<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="exitcond516_fu_5508_p2" SOURCE="" VARIABLE="exitcond516" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next_fu_5514_p2" SOURCE="" VARIABLE="indvars_iv_next" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_19_fu_5536_p2" SOURCE="" VARIABLE="empty_19" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1" SOURCE="" VARIABLE="empty_21" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2" SOURCE="" VARIABLE="empty_22" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3" SOURCE="" VARIABLE="empty_23" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4" SOURCE="" VARIABLE="empty_24" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U5" SOURCE="" VARIABLE="empty_25" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U6" SOURCE="" VARIABLE="empty_26" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U7" SOURCE="" VARIABLE="empty_27" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U8" SOURCE="" VARIABLE="empty_28" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U9" SOURCE="" VARIABLE="empty_29" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U10" SOURCE="" VARIABLE="empty_30" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U11" SOURCE="" VARIABLE="empty_31" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U12" SOURCE="" VARIABLE="empty_32" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U13" SOURCE="" VARIABLE="empty_33" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U14" SOURCE="" VARIABLE="empty_34" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U15" SOURCE="" VARIABLE="empty_35" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U16" SOURCE="" VARIABLE="empty_36" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2_fu_5934_p2" SOURCE="" VARIABLE="tmp2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3_fu_5940_p2" SOURCE="" VARIABLE="tmp3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1_fu_5946_p2" SOURCE="" VARIABLE="tmp1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp5_fu_5952_p2" SOURCE="" VARIABLE="tmp5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp6_fu_5958_p2" SOURCE="" VARIABLE="tmp6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp4_fu_5964_p2" SOURCE="" VARIABLE="tmp4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp_fu_5970_p2" SOURCE="" VARIABLE="tmp" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp9_fu_5976_p2" SOURCE="" VARIABLE="tmp9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp10_fu_5982_p2" SOURCE="" VARIABLE="tmp10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp8_fu_5988_p2" SOURCE="" VARIABLE="tmp8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp12_fu_5994_p2" SOURCE="" VARIABLE="tmp12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp13_fu_6000_p2" SOURCE="" VARIABLE="tmp13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp11_fu_6006_p2" SOURCE="" VARIABLE="tmp11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp7_fu_6012_p2" SOURCE="" VARIABLE="tmp7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_152616_fu_6018_p2" SOURCE="" VARIABLE="add31_u0_32fixp_152616" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U17" SOURCE="" VARIABLE="empty_37" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U18" SOURCE="" VARIABLE="empty_38" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U19" SOURCE="" VARIABLE="empty_39" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U20" SOURCE="" VARIABLE="empty_40" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U21" SOURCE="" VARIABLE="empty_41" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U22" SOURCE="" VARIABLE="empty_42" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U23" SOURCE="" VARIABLE="empty_43" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U24" SOURCE="" VARIABLE="empty_44" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U25" SOURCE="" VARIABLE="empty_45" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U26" SOURCE="" VARIABLE="empty_46" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U27" SOURCE="" VARIABLE="empty_47" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U28" SOURCE="" VARIABLE="empty_48" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U29" SOURCE="" VARIABLE="empty_49" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U30" SOURCE="" VARIABLE="empty_50" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U31" SOURCE="" VARIABLE="empty_51" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U32" SOURCE="" VARIABLE="empty_52" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp16_fu_6264_p2" SOURCE="" VARIABLE="tmp16" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp17_fu_6270_p2" SOURCE="" VARIABLE="tmp17" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp15_fu_6276_p2" SOURCE="" VARIABLE="tmp15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp19_fu_6282_p2" SOURCE="" VARIABLE="tmp19" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp20_fu_6288_p2" SOURCE="" VARIABLE="tmp20" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp18_fu_6294_p2" SOURCE="" VARIABLE="tmp18" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp14_fu_6300_p2" SOURCE="" VARIABLE="tmp14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp23_fu_6306_p2" SOURCE="" VARIABLE="tmp23" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp24_fu_6312_p2" SOURCE="" VARIABLE="tmp24" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp22_fu_6318_p2" SOURCE="" VARIABLE="tmp22" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp26_fu_6324_p2" SOURCE="" VARIABLE="tmp26" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp27_fu_6330_p2" SOURCE="" VARIABLE="tmp27" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp25_fu_6336_p2" SOURCE="" VARIABLE="tmp25" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp21_fu_6342_p2" SOURCE="" VARIABLE="tmp21" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_11892_15_fu_6348_p2" SOURCE="" VARIABLE="add31_u0_32fixp_11892_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U33" SOURCE="" VARIABLE="empty_53" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U34" SOURCE="" VARIABLE="empty_54" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U35" SOURCE="" VARIABLE="empty_55" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U36" SOURCE="" VARIABLE="empty_56" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U37" SOURCE="" VARIABLE="empty_57" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U38" SOURCE="" VARIABLE="empty_58" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U39" SOURCE="" VARIABLE="empty_59" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U40" SOURCE="" VARIABLE="empty_60" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U41" SOURCE="" VARIABLE="empty_61" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U42" SOURCE="" VARIABLE="empty_62" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U43" SOURCE="" VARIABLE="empty_63" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U44" SOURCE="" VARIABLE="empty_64" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U45" SOURCE="" VARIABLE="empty_65" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U46" SOURCE="" VARIABLE="empty_66" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U47" SOURCE="" VARIABLE="empty_67" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U48" SOURCE="" VARIABLE="empty_68" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp30_fu_6594_p2" SOURCE="" VARIABLE="tmp30" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp31_fu_6600_p2" SOURCE="" VARIABLE="tmp31" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp29_fu_6606_p2" SOURCE="" VARIABLE="tmp29" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp33_fu_6612_p2" SOURCE="" VARIABLE="tmp33" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp34_fu_6618_p2" SOURCE="" VARIABLE="tmp34" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp32_fu_6624_p2" SOURCE="" VARIABLE="tmp32" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp28_fu_6630_p2" SOURCE="" VARIABLE="tmp28" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp37_fu_6636_p2" SOURCE="" VARIABLE="tmp37" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp38_fu_6642_p2" SOURCE="" VARIABLE="tmp38" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp36_fu_6648_p2" SOURCE="" VARIABLE="tmp36" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp40_fu_6654_p2" SOURCE="" VARIABLE="tmp40" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp41_fu_6660_p2" SOURCE="" VARIABLE="tmp41" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp39_fu_6666_p2" SOURCE="" VARIABLE="tmp39" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp35_fu_6672_p2" SOURCE="" VARIABLE="tmp35" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_21903_15_fu_6678_p2" SOURCE="" VARIABLE="add31_u0_32fixp_21903_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U49" SOURCE="" VARIABLE="empty_69" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U50" SOURCE="" VARIABLE="empty_70" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U51" SOURCE="" VARIABLE="empty_71" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U52" SOURCE="" VARIABLE="empty_72" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U53" SOURCE="" VARIABLE="empty_73" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U54" SOURCE="" VARIABLE="empty_74" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U55" SOURCE="" VARIABLE="empty_75" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U56" SOURCE="" VARIABLE="empty_76" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U57" SOURCE="" VARIABLE="empty_77" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U58" SOURCE="" VARIABLE="empty_78" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U59" SOURCE="" VARIABLE="empty_79" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U60" SOURCE="" VARIABLE="empty_80" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U61" SOURCE="" VARIABLE="empty_81" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U62" SOURCE="" VARIABLE="empty_82" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U63" SOURCE="" VARIABLE="empty_83" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U64" SOURCE="" VARIABLE="empty_84" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp44_fu_6924_p2" SOURCE="" VARIABLE="tmp44" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp45_fu_6930_p2" SOURCE="" VARIABLE="tmp45" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp43_fu_6936_p2" SOURCE="" VARIABLE="tmp43" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp47_fu_6942_p2" SOURCE="" VARIABLE="tmp47" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp48_fu_6948_p2" SOURCE="" VARIABLE="tmp48" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp46_fu_6954_p2" SOURCE="" VARIABLE="tmp46" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp42_fu_6960_p2" SOURCE="" VARIABLE="tmp42" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp51_fu_6966_p2" SOURCE="" VARIABLE="tmp51" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp52_fu_6972_p2" SOURCE="" VARIABLE="tmp52" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp50_fu_6978_p2" SOURCE="" VARIABLE="tmp50" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp54_fu_6984_p2" SOURCE="" VARIABLE="tmp54" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp55_fu_6990_p2" SOURCE="" VARIABLE="tmp55" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp53_fu_6996_p2" SOURCE="" VARIABLE="tmp53" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp49_fu_7002_p2" SOURCE="" VARIABLE="tmp49" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_31914_15_fu_7008_p2" SOURCE="" VARIABLE="add31_u0_32fixp_31914_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U65" SOURCE="" VARIABLE="empty_85" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U66" SOURCE="" VARIABLE="empty_86" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U67" SOURCE="" VARIABLE="empty_87" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U68" SOURCE="" VARIABLE="empty_88" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U69" SOURCE="" VARIABLE="empty_89" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U70" SOURCE="" VARIABLE="empty_90" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U71" SOURCE="" VARIABLE="empty_91" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U72" SOURCE="" VARIABLE="empty_92" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U73" SOURCE="" VARIABLE="empty_93" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U74" SOURCE="" VARIABLE="empty_94" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U75" SOURCE="" VARIABLE="empty_95" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U76" SOURCE="" VARIABLE="empty_96" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U77" SOURCE="" VARIABLE="empty_97" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U78" SOURCE="" VARIABLE="empty_98" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U79" SOURCE="" VARIABLE="empty_99" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U80" SOURCE="" VARIABLE="empty_100" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp58_fu_7254_p2" SOURCE="" VARIABLE="tmp58" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp59_fu_7260_p2" SOURCE="" VARIABLE="tmp59" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp57_fu_7266_p2" SOURCE="" VARIABLE="tmp57" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp61_fu_7272_p2" SOURCE="" VARIABLE="tmp61" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp62_fu_7278_p2" SOURCE="" VARIABLE="tmp62" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp60_fu_7284_p2" SOURCE="" VARIABLE="tmp60" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp56_fu_7290_p2" SOURCE="" VARIABLE="tmp56" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp65_fu_7296_p2" SOURCE="" VARIABLE="tmp65" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp66_fu_7302_p2" SOURCE="" VARIABLE="tmp66" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp64_fu_7308_p2" SOURCE="" VARIABLE="tmp64" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp68_fu_7314_p2" SOURCE="" VARIABLE="tmp68" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp69_fu_7320_p2" SOURCE="" VARIABLE="tmp69" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp67_fu_7326_p2" SOURCE="" VARIABLE="tmp67" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp63_fu_7332_p2" SOURCE="" VARIABLE="tmp63" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_41925_15_fu_7338_p2" SOURCE="" VARIABLE="add31_u0_32fixp_41925_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U81" SOURCE="" VARIABLE="empty_101" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U82" SOURCE="" VARIABLE="empty_102" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U83" SOURCE="" VARIABLE="empty_103" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U84" SOURCE="" VARIABLE="empty_104" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U85" SOURCE="" VARIABLE="empty_105" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U86" SOURCE="" VARIABLE="empty_106" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U87" SOURCE="" VARIABLE="empty_107" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U88" SOURCE="" VARIABLE="empty_108" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U89" SOURCE="" VARIABLE="empty_109" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U90" SOURCE="" VARIABLE="empty_110" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U91" SOURCE="" VARIABLE="empty_111" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U92" SOURCE="" VARIABLE="empty_112" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U93" SOURCE="" VARIABLE="empty_113" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U94" SOURCE="" VARIABLE="empty_114" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U95" SOURCE="" VARIABLE="empty_115" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U96" SOURCE="" VARIABLE="empty_116" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp72_fu_7584_p2" SOURCE="" VARIABLE="tmp72" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp73_fu_7590_p2" SOURCE="" VARIABLE="tmp73" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp71_fu_7596_p2" SOURCE="" VARIABLE="tmp71" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp75_fu_7602_p2" SOURCE="" VARIABLE="tmp75" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp76_fu_7608_p2" SOURCE="" VARIABLE="tmp76" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp74_fu_7614_p2" SOURCE="" VARIABLE="tmp74" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp70_fu_7620_p2" SOURCE="" VARIABLE="tmp70" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp79_fu_7626_p2" SOURCE="" VARIABLE="tmp79" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp80_fu_7632_p2" SOURCE="" VARIABLE="tmp80" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp78_fu_7638_p2" SOURCE="" VARIABLE="tmp78" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp82_fu_7644_p2" SOURCE="" VARIABLE="tmp82" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp83_fu_7650_p2" SOURCE="" VARIABLE="tmp83" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp81_fu_7656_p2" SOURCE="" VARIABLE="tmp81" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp77_fu_7662_p2" SOURCE="" VARIABLE="tmp77" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_51936_15_fu_7668_p2" SOURCE="" VARIABLE="add31_u0_32fixp_51936_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U97" SOURCE="" VARIABLE="empty_117" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U98" SOURCE="" VARIABLE="empty_118" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U99" SOURCE="" VARIABLE="empty_119" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U100" SOURCE="" VARIABLE="empty_120" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U101" SOURCE="" VARIABLE="empty_121" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U102" SOURCE="" VARIABLE="empty_122" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U103" SOURCE="" VARIABLE="empty_123" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U104" SOURCE="" VARIABLE="empty_124" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U105" SOURCE="" VARIABLE="empty_125" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U106" SOURCE="" VARIABLE="empty_126" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U107" SOURCE="" VARIABLE="empty_127" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U108" SOURCE="" VARIABLE="empty_128" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U109" SOURCE="" VARIABLE="empty_129" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U110" SOURCE="" VARIABLE="empty_130" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U111" SOURCE="" VARIABLE="empty_131" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U112" SOURCE="" VARIABLE="empty_132" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp86_fu_7914_p2" SOURCE="" VARIABLE="tmp86" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp87_fu_7920_p2" SOURCE="" VARIABLE="tmp87" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp85_fu_7926_p2" SOURCE="" VARIABLE="tmp85" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp89_fu_7932_p2" SOURCE="" VARIABLE="tmp89" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp90_fu_7938_p2" SOURCE="" VARIABLE="tmp90" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp88_fu_7944_p2" SOURCE="" VARIABLE="tmp88" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp84_fu_7950_p2" SOURCE="" VARIABLE="tmp84" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp93_fu_7956_p2" SOURCE="" VARIABLE="tmp93" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp94_fu_7962_p2" SOURCE="" VARIABLE="tmp94" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp92_fu_7968_p2" SOURCE="" VARIABLE="tmp92" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp96_fu_7974_p2" SOURCE="" VARIABLE="tmp96" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp97_fu_7980_p2" SOURCE="" VARIABLE="tmp97" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp95_fu_7986_p2" SOURCE="" VARIABLE="tmp95" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp91_fu_7992_p2" SOURCE="" VARIABLE="tmp91" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_61947_15_fu_7998_p2" SOURCE="" VARIABLE="add31_u0_32fixp_61947_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U113" SOURCE="" VARIABLE="empty_133" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U114" SOURCE="" VARIABLE="empty_134" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U115" SOURCE="" VARIABLE="empty_135" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U116" SOURCE="" VARIABLE="empty_136" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U117" SOURCE="" VARIABLE="empty_137" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U118" SOURCE="" VARIABLE="empty_138" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U119" SOURCE="" VARIABLE="empty_139" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U120" SOURCE="" VARIABLE="empty_140" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U121" SOURCE="" VARIABLE="empty_141" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U122" SOURCE="" VARIABLE="empty_142" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U123" SOURCE="" VARIABLE="empty_143" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U124" SOURCE="" VARIABLE="empty_144" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U125" SOURCE="" VARIABLE="empty_145" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U126" SOURCE="" VARIABLE="empty_146" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U127" SOURCE="" VARIABLE="empty_147" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U128" SOURCE="" VARIABLE="empty_148" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp100_fu_8244_p2" SOURCE="" VARIABLE="tmp100" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp101_fu_8250_p2" SOURCE="" VARIABLE="tmp101" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp99_fu_8256_p2" SOURCE="" VARIABLE="tmp99" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp103_fu_8262_p2" SOURCE="" VARIABLE="tmp103" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp104_fu_8268_p2" SOURCE="" VARIABLE="tmp104" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp102_fu_8274_p2" SOURCE="" VARIABLE="tmp102" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp98_fu_8280_p2" SOURCE="" VARIABLE="tmp98" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp107_fu_8286_p2" SOURCE="" VARIABLE="tmp107" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp108_fu_8292_p2" SOURCE="" VARIABLE="tmp108" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp106_fu_8298_p2" SOURCE="" VARIABLE="tmp106" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp110_fu_8304_p2" SOURCE="" VARIABLE="tmp110" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp111_fu_8310_p2" SOURCE="" VARIABLE="tmp111" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp109_fu_8316_p2" SOURCE="" VARIABLE="tmp109" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp105_fu_8322_p2" SOURCE="" VARIABLE="tmp105" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_71958_15_fu_8328_p2" SOURCE="" VARIABLE="add31_u0_32fixp_71958_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U129" SOURCE="" VARIABLE="empty_149" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U130" SOURCE="" VARIABLE="empty_150" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U131" SOURCE="" VARIABLE="empty_151" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U132" SOURCE="" VARIABLE="empty_152" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U133" SOURCE="" VARIABLE="empty_153" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U134" SOURCE="" VARIABLE="empty_154" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U135" SOURCE="" VARIABLE="empty_155" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U136" SOURCE="" VARIABLE="empty_156" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U137" SOURCE="" VARIABLE="empty_157" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U138" SOURCE="" VARIABLE="empty_158" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U139" SOURCE="" VARIABLE="empty_159" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U140" SOURCE="" VARIABLE="empty_160" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U141" SOURCE="" VARIABLE="empty_161" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U142" SOURCE="" VARIABLE="empty_162" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U143" SOURCE="" VARIABLE="empty_163" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U144" SOURCE="" VARIABLE="empty_164" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp114_fu_8574_p2" SOURCE="" VARIABLE="tmp114" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp115_fu_8580_p2" SOURCE="" VARIABLE="tmp115" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp113_fu_8586_p2" SOURCE="" VARIABLE="tmp113" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp117_fu_8592_p2" SOURCE="" VARIABLE="tmp117" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp118_fu_8598_p2" SOURCE="" VARIABLE="tmp118" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp116_fu_8604_p2" SOURCE="" VARIABLE="tmp116" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp112_fu_8610_p2" SOURCE="" VARIABLE="tmp112" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp121_fu_8616_p2" SOURCE="" VARIABLE="tmp121" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp122_fu_8622_p2" SOURCE="" VARIABLE="tmp122" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp120_fu_8628_p2" SOURCE="" VARIABLE="tmp120" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp124_fu_8634_p2" SOURCE="" VARIABLE="tmp124" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp125_fu_8640_p2" SOURCE="" VARIABLE="tmp125" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp123_fu_8646_p2" SOURCE="" VARIABLE="tmp123" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp119_fu_8652_p2" SOURCE="" VARIABLE="tmp119" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_81969_15_fu_8658_p2" SOURCE="" VARIABLE="add31_u0_32fixp_81969_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U145" SOURCE="" VARIABLE="empty_165" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U146" SOURCE="" VARIABLE="empty_166" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U147" SOURCE="" VARIABLE="empty_167" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U148" SOURCE="" VARIABLE="empty_168" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U149" SOURCE="" VARIABLE="empty_169" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U150" SOURCE="" VARIABLE="empty_170" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U151" SOURCE="" VARIABLE="empty_171" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U152" SOURCE="" VARIABLE="empty_172" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U153" SOURCE="" VARIABLE="empty_173" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U154" SOURCE="" VARIABLE="empty_174" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U155" SOURCE="" VARIABLE="empty_175" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U156" SOURCE="" VARIABLE="empty_176" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U157" SOURCE="" VARIABLE="empty_177" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U158" SOURCE="" VARIABLE="empty_178" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U159" SOURCE="" VARIABLE="empty_179" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U160" SOURCE="" VARIABLE="empty_180" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp128_fu_8904_p2" SOURCE="" VARIABLE="tmp128" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp129_fu_8910_p2" SOURCE="" VARIABLE="tmp129" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp127_fu_8916_p2" SOURCE="" VARIABLE="tmp127" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp131_fu_8922_p2" SOURCE="" VARIABLE="tmp131" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp132_fu_8928_p2" SOURCE="" VARIABLE="tmp132" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp130_fu_8934_p2" SOURCE="" VARIABLE="tmp130" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp126_fu_8940_p2" SOURCE="" VARIABLE="tmp126" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp135_fu_8946_p2" SOURCE="" VARIABLE="tmp135" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp136_fu_8952_p2" SOURCE="" VARIABLE="tmp136" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp134_fu_8958_p2" SOURCE="" VARIABLE="tmp134" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp138_fu_8964_p2" SOURCE="" VARIABLE="tmp138" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp139_fu_8970_p2" SOURCE="" VARIABLE="tmp139" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp137_fu_8976_p2" SOURCE="" VARIABLE="tmp137" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp133_fu_8982_p2" SOURCE="" VARIABLE="tmp133" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_91980_15_fu_8988_p2" SOURCE="" VARIABLE="add31_u0_32fixp_91980_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U161" SOURCE="" VARIABLE="empty_181" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U162" SOURCE="" VARIABLE="empty_182" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U163" SOURCE="" VARIABLE="empty_183" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U164" SOURCE="" VARIABLE="empty_184" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U165" SOURCE="" VARIABLE="empty_185" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U166" SOURCE="" VARIABLE="empty_186" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U167" SOURCE="" VARIABLE="empty_187" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U168" SOURCE="" VARIABLE="empty_188" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U169" SOURCE="" VARIABLE="empty_189" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U170" SOURCE="" VARIABLE="empty_190" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U171" SOURCE="" VARIABLE="empty_191" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U172" SOURCE="" VARIABLE="empty_192" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U173" SOURCE="" VARIABLE="empty_193" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U174" SOURCE="" VARIABLE="empty_194" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U175" SOURCE="" VARIABLE="empty_195" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U176" SOURCE="" VARIABLE="empty_196" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp142_fu_9234_p2" SOURCE="" VARIABLE="tmp142" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp143_fu_9240_p2" SOURCE="" VARIABLE="tmp143" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp141_fu_9246_p2" SOURCE="" VARIABLE="tmp141" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp145_fu_9252_p2" SOURCE="" VARIABLE="tmp145" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp146_fu_9258_p2" SOURCE="" VARIABLE="tmp146" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp144_fu_9264_p2" SOURCE="" VARIABLE="tmp144" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp140_fu_9270_p2" SOURCE="" VARIABLE="tmp140" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp149_fu_9276_p2" SOURCE="" VARIABLE="tmp149" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp150_fu_9282_p2" SOURCE="" VARIABLE="tmp150" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp148_fu_9288_p2" SOURCE="" VARIABLE="tmp148" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp152_fu_9294_p2" SOURCE="" VARIABLE="tmp152" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp153_fu_9300_p2" SOURCE="" VARIABLE="tmp153" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp151_fu_9306_p2" SOURCE="" VARIABLE="tmp151" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp147_fu_9312_p2" SOURCE="" VARIABLE="tmp147" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_101991_15_fu_9318_p2" SOURCE="" VARIABLE="add31_u0_32fixp_101991_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U177" SOURCE="" VARIABLE="empty_197" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U178" SOURCE="" VARIABLE="empty_198" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U179" SOURCE="" VARIABLE="empty_199" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U180" SOURCE="" VARIABLE="empty_200" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U181" SOURCE="" VARIABLE="empty_201" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U182" SOURCE="" VARIABLE="empty_202" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U183" SOURCE="" VARIABLE="empty_203" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U184" SOURCE="" VARIABLE="empty_204" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U185" SOURCE="" VARIABLE="empty_205" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U186" SOURCE="" VARIABLE="empty_206" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U187" SOURCE="" VARIABLE="empty_207" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U188" SOURCE="" VARIABLE="empty_208" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U189" SOURCE="" VARIABLE="empty_209" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U190" SOURCE="" VARIABLE="empty_210" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U191" SOURCE="" VARIABLE="empty_211" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U192" SOURCE="" VARIABLE="empty_212" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp156_fu_9564_p2" SOURCE="" VARIABLE="tmp156" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp157_fu_9570_p2" SOURCE="" VARIABLE="tmp157" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp155_fu_9576_p2" SOURCE="" VARIABLE="tmp155" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp159_fu_9582_p2" SOURCE="" VARIABLE="tmp159" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp160_fu_9588_p2" SOURCE="" VARIABLE="tmp160" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp158_fu_9594_p2" SOURCE="" VARIABLE="tmp158" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp154_fu_9600_p2" SOURCE="" VARIABLE="tmp154" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp163_fu_9606_p2" SOURCE="" VARIABLE="tmp163" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp164_fu_9612_p2" SOURCE="" VARIABLE="tmp164" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp162_fu_9618_p2" SOURCE="" VARIABLE="tmp162" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp166_fu_9624_p2" SOURCE="" VARIABLE="tmp166" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp167_fu_9630_p2" SOURCE="" VARIABLE="tmp167" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp165_fu_9636_p2" SOURCE="" VARIABLE="tmp165" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp161_fu_9642_p2" SOURCE="" VARIABLE="tmp161" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_112002_15_fu_9648_p2" SOURCE="" VARIABLE="add31_u0_32fixp_112002_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U193" SOURCE="" VARIABLE="empty_213" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U194" SOURCE="" VARIABLE="empty_214" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U195" SOURCE="" VARIABLE="empty_215" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U196" SOURCE="" VARIABLE="empty_216" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U197" SOURCE="" VARIABLE="empty_217" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U198" SOURCE="" VARIABLE="empty_218" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U199" SOURCE="" VARIABLE="empty_219" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U200" SOURCE="" VARIABLE="empty_220" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U201" SOURCE="" VARIABLE="empty_221" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U202" SOURCE="" VARIABLE="empty_222" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U203" SOURCE="" VARIABLE="empty_223" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U204" SOURCE="" VARIABLE="empty_224" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U205" SOURCE="" VARIABLE="empty_225" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U206" SOURCE="" VARIABLE="empty_226" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U207" SOURCE="" VARIABLE="empty_227" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U208" SOURCE="" VARIABLE="empty_228" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp170_fu_9894_p2" SOURCE="" VARIABLE="tmp170" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp171_fu_9900_p2" SOURCE="" VARIABLE="tmp171" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp169_fu_9906_p2" SOURCE="" VARIABLE="tmp169" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp173_fu_9912_p2" SOURCE="" VARIABLE="tmp173" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp174_fu_9918_p2" SOURCE="" VARIABLE="tmp174" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp172_fu_9924_p2" SOURCE="" VARIABLE="tmp172" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp168_fu_9930_p2" SOURCE="" VARIABLE="tmp168" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp177_fu_9936_p2" SOURCE="" VARIABLE="tmp177" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp178_fu_9942_p2" SOURCE="" VARIABLE="tmp178" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp176_fu_9948_p2" SOURCE="" VARIABLE="tmp176" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp180_fu_9954_p2" SOURCE="" VARIABLE="tmp180" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp181_fu_9960_p2" SOURCE="" VARIABLE="tmp181" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp179_fu_9966_p2" SOURCE="" VARIABLE="tmp179" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp175_fu_9972_p2" SOURCE="" VARIABLE="tmp175" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_122013_15_fu_9978_p2" SOURCE="" VARIABLE="add31_u0_32fixp_122013_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U209" SOURCE="" VARIABLE="empty_229" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U210" SOURCE="" VARIABLE="empty_230" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U211" SOURCE="" VARIABLE="empty_231" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U212" SOURCE="" VARIABLE="empty_232" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U213" SOURCE="" VARIABLE="empty_233" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U214" SOURCE="" VARIABLE="empty_234" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U215" SOURCE="" VARIABLE="empty_235" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U216" SOURCE="" VARIABLE="empty_236" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U217" SOURCE="" VARIABLE="empty_237" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U218" SOURCE="" VARIABLE="empty_238" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U219" SOURCE="" VARIABLE="empty_239" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U220" SOURCE="" VARIABLE="empty_240" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U221" SOURCE="" VARIABLE="empty_241" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U222" SOURCE="" VARIABLE="empty_242" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U223" SOURCE="" VARIABLE="empty_243" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U224" SOURCE="" VARIABLE="empty_244" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp184_fu_10224_p2" SOURCE="" VARIABLE="tmp184" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp185_fu_10230_p2" SOURCE="" VARIABLE="tmp185" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp183_fu_10236_p2" SOURCE="" VARIABLE="tmp183" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp187_fu_10242_p2" SOURCE="" VARIABLE="tmp187" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp188_fu_10248_p2" SOURCE="" VARIABLE="tmp188" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp186_fu_10254_p2" SOURCE="" VARIABLE="tmp186" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp182_fu_10260_p2" SOURCE="" VARIABLE="tmp182" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp191_fu_10266_p2" SOURCE="" VARIABLE="tmp191" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp192_fu_10272_p2" SOURCE="" VARIABLE="tmp192" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp190_fu_10278_p2" SOURCE="" VARIABLE="tmp190" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp194_fu_10284_p2" SOURCE="" VARIABLE="tmp194" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp195_fu_10290_p2" SOURCE="" VARIABLE="tmp195" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp193_fu_10296_p2" SOURCE="" VARIABLE="tmp193" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp189_fu_10302_p2" SOURCE="" VARIABLE="tmp189" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_132024_15_fu_10308_p2" SOURCE="" VARIABLE="add31_u0_32fixp_132024_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U225" SOURCE="" VARIABLE="empty_245" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U226" SOURCE="" VARIABLE="empty_246" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U227" SOURCE="" VARIABLE="empty_247" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U228" SOURCE="" VARIABLE="empty_248" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U229" SOURCE="" VARIABLE="empty_249" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U230" SOURCE="" VARIABLE="empty_250" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U231" SOURCE="" VARIABLE="empty_251" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U232" SOURCE="" VARIABLE="empty_252" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U233" SOURCE="" VARIABLE="empty_253" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U234" SOURCE="" VARIABLE="empty_254" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U235" SOURCE="" VARIABLE="empty_255" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U236" SOURCE="" VARIABLE="empty_256" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U237" SOURCE="" VARIABLE="empty_257" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U238" SOURCE="" VARIABLE="empty_258" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U239" SOURCE="" VARIABLE="empty_259" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U240" SOURCE="" VARIABLE="empty_260" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp198_fu_10554_p2" SOURCE="" VARIABLE="tmp198" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp199_fu_10560_p2" SOURCE="" VARIABLE="tmp199" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp197_fu_10566_p2" SOURCE="" VARIABLE="tmp197" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp201_fu_10572_p2" SOURCE="" VARIABLE="tmp201" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp202_fu_10578_p2" SOURCE="" VARIABLE="tmp202" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp200_fu_10584_p2" SOURCE="" VARIABLE="tmp200" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp196_fu_10590_p2" SOURCE="" VARIABLE="tmp196" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp205_fu_10596_p2" SOURCE="" VARIABLE="tmp205" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp206_fu_10602_p2" SOURCE="" VARIABLE="tmp206" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp204_fu_10608_p2" SOURCE="" VARIABLE="tmp204" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp208_fu_10614_p2" SOURCE="" VARIABLE="tmp208" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp209_fu_10620_p2" SOURCE="" VARIABLE="tmp209" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp207_fu_10626_p2" SOURCE="" VARIABLE="tmp207" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp203_fu_10632_p2" SOURCE="" VARIABLE="tmp203" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_142035_15_fu_10638_p2" SOURCE="" VARIABLE="add31_u0_32fixp_142035_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U241" SOURCE="" VARIABLE="empty_261" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U242" SOURCE="" VARIABLE="empty_262" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U243" SOURCE="" VARIABLE="empty_263" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U244" SOURCE="" VARIABLE="empty_264" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U245" SOURCE="" VARIABLE="empty_265" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U246" SOURCE="" VARIABLE="empty_266" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U247" SOURCE="" VARIABLE="empty_267" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U248" SOURCE="" VARIABLE="empty_268" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U249" SOURCE="" VARIABLE="empty_269" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U250" SOURCE="" VARIABLE="empty_270" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U251" SOURCE="" VARIABLE="empty_271" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U252" SOURCE="" VARIABLE="empty_272" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U253" SOURCE="" VARIABLE="empty_273" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U254" SOURCE="" VARIABLE="empty_274" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U255" SOURCE="" VARIABLE="empty_275" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U256" SOURCE="" VARIABLE="empty_276" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp212_fu_10884_p2" SOURCE="" VARIABLE="tmp212" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp213_fu_10890_p2" SOURCE="" VARIABLE="tmp213" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp211_fu_10896_p2" SOURCE="" VARIABLE="tmp211" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp215_fu_10902_p2" SOURCE="" VARIABLE="tmp215" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp216_fu_10908_p2" SOURCE="" VARIABLE="tmp216" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp214_fu_10914_p2" SOURCE="" VARIABLE="tmp214" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp210_fu_10920_p2" SOURCE="" VARIABLE="tmp210" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp219_fu_10926_p2" SOURCE="" VARIABLE="tmp219" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp220_fu_10932_p2" SOURCE="" VARIABLE="tmp220" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp218_fu_10938_p2" SOURCE="" VARIABLE="tmp218" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp222_fu_10944_p2" SOURCE="" VARIABLE="tmp222" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp223_fu_10950_p2" SOURCE="" VARIABLE="tmp223" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp221_fu_10956_p2" SOURCE="" VARIABLE="tmp221" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp217_fu_10962_p2" SOURCE="" VARIABLE="tmp217" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_152046_15_fu_10968_p2" SOURCE="" VARIABLE="add31_u0_32fixp_152046_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U257" SOURCE="" VARIABLE="empty_277" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U258" SOURCE="" VARIABLE="empty_278" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U259" SOURCE="" VARIABLE="empty_279" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U260" SOURCE="" VARIABLE="empty_280" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U261" SOURCE="" VARIABLE="empty_281" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U262" SOURCE="" VARIABLE="empty_282" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U263" SOURCE="" VARIABLE="empty_283" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U264" SOURCE="" VARIABLE="empty_284" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U265" SOURCE="" VARIABLE="empty_285" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U266" SOURCE="" VARIABLE="empty_286" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U267" SOURCE="" VARIABLE="empty_287" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U268" SOURCE="" VARIABLE="empty_288" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U269" SOURCE="" VARIABLE="empty_289" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U270" SOURCE="" VARIABLE="empty_290" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U271" SOURCE="" VARIABLE="empty_291" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U272" SOURCE="" VARIABLE="empty_292" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp226_fu_11438_p2" SOURCE="" VARIABLE="tmp226" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp227_fu_11444_p2" SOURCE="" VARIABLE="tmp227" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp225_fu_11450_p2" SOURCE="" VARIABLE="tmp225" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp229_fu_11456_p2" SOURCE="" VARIABLE="tmp229" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp230_fu_11462_p2" SOURCE="" VARIABLE="tmp230" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp228_fu_11468_p2" SOURCE="" VARIABLE="tmp228" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp224_fu_11474_p2" SOURCE="" VARIABLE="tmp224" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp233_fu_11480_p2" SOURCE="" VARIABLE="tmp233" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp234_fu_11486_p2" SOURCE="" VARIABLE="tmp234" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp232_fu_11492_p2" SOURCE="" VARIABLE="tmp232" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp236_fu_11498_p2" SOURCE="" VARIABLE="tmp236" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp237_fu_11504_p2" SOURCE="" VARIABLE="tmp237" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp235_fu_11510_p2" SOURCE="" VARIABLE="tmp235" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp231_fu_11516_p2" SOURCE="" VARIABLE="tmp231" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_1_151806_fu_11522_p2" SOURCE="" VARIABLE="add31_u0_32fixp_1_151806" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U273" SOURCE="" VARIABLE="empty_293" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U274" SOURCE="" VARIABLE="empty_294" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U275" SOURCE="" VARIABLE="empty_295" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U276" SOURCE="" VARIABLE="empty_296" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U277" SOURCE="" VARIABLE="empty_297" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U278" SOURCE="" VARIABLE="empty_298" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U279" SOURCE="" VARIABLE="empty_299" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U280" SOURCE="" VARIABLE="empty_300" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U281" SOURCE="" VARIABLE="empty_301" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U282" SOURCE="" VARIABLE="empty_302" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U283" SOURCE="" VARIABLE="empty_303" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U284" SOURCE="" VARIABLE="empty_304" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U285" SOURCE="" VARIABLE="empty_305" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U286" SOURCE="" VARIABLE="empty_306" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U287" SOURCE="" VARIABLE="empty_307" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U288" SOURCE="" VARIABLE="empty_308" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp240_fu_11768_p2" SOURCE="" VARIABLE="tmp240" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp241_fu_11774_p2" SOURCE="" VARIABLE="tmp241" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp239_fu_11780_p2" SOURCE="" VARIABLE="tmp239" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp243_fu_11786_p2" SOURCE="" VARIABLE="tmp243" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp244_fu_11792_p2" SOURCE="" VARIABLE="tmp244" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp242_fu_11798_p2" SOURCE="" VARIABLE="tmp242" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp238_fu_11804_p2" SOURCE="" VARIABLE="tmp238" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp247_fu_11810_p2" SOURCE="" VARIABLE="tmp247" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp248_fu_11816_p2" SOURCE="" VARIABLE="tmp248" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp246_fu_11822_p2" SOURCE="" VARIABLE="tmp246" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp250_fu_11828_p2" SOURCE="" VARIABLE="tmp250" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp251_fu_11834_p2" SOURCE="" VARIABLE="tmp251" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp249_fu_11840_p2" SOURCE="" VARIABLE="tmp249" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp245_fu_11846_p2" SOURCE="" VARIABLE="tmp245" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_1_1_15_fu_11852_p2" SOURCE="" VARIABLE="add31_u0_32fixp_1_1_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U289" SOURCE="" VARIABLE="empty_309" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U290" SOURCE="" VARIABLE="empty_310" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U291" SOURCE="" VARIABLE="empty_311" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U292" SOURCE="" VARIABLE="empty_312" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U293" SOURCE="" VARIABLE="empty_313" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U294" SOURCE="" VARIABLE="empty_314" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U295" SOURCE="" VARIABLE="empty_315" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U296" SOURCE="" VARIABLE="empty_316" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U297" SOURCE="" VARIABLE="empty_317" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U298" SOURCE="" VARIABLE="empty_318" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U299" SOURCE="" VARIABLE="empty_319" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U300" SOURCE="" VARIABLE="empty_320" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U301" SOURCE="" VARIABLE="empty_321" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U302" SOURCE="" VARIABLE="empty_322" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U303" SOURCE="" VARIABLE="empty_323" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U304" SOURCE="" VARIABLE="empty_324" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp254_fu_12098_p2" SOURCE="" VARIABLE="tmp254" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp255_fu_12104_p2" SOURCE="" VARIABLE="tmp255" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp253_fu_12110_p2" SOURCE="" VARIABLE="tmp253" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp257_fu_12116_p2" SOURCE="" VARIABLE="tmp257" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp258_fu_12122_p2" SOURCE="" VARIABLE="tmp258" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp256_fu_12128_p2" SOURCE="" VARIABLE="tmp256" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp252_fu_12134_p2" SOURCE="" VARIABLE="tmp252" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp261_fu_12140_p2" SOURCE="" VARIABLE="tmp261" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp262_fu_12146_p2" SOURCE="" VARIABLE="tmp262" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp260_fu_12152_p2" SOURCE="" VARIABLE="tmp260" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp264_fu_12158_p2" SOURCE="" VARIABLE="tmp264" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp265_fu_12164_p2" SOURCE="" VARIABLE="tmp265" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp263_fu_12170_p2" SOURCE="" VARIABLE="tmp263" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp259_fu_12176_p2" SOURCE="" VARIABLE="tmp259" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_1_2_15_fu_12182_p2" SOURCE="" VARIABLE="add31_u0_32fixp_1_2_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U305" SOURCE="" VARIABLE="empty_325" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U306" SOURCE="" VARIABLE="empty_326" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U307" SOURCE="" VARIABLE="empty_327" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U308" SOURCE="" VARIABLE="empty_328" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U309" SOURCE="" VARIABLE="empty_329" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U310" SOURCE="" VARIABLE="empty_330" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U311" SOURCE="" VARIABLE="empty_331" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U312" SOURCE="" VARIABLE="empty_332" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U313" SOURCE="" VARIABLE="empty_333" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U314" SOURCE="" VARIABLE="empty_334" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U315" SOURCE="" VARIABLE="empty_335" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U316" SOURCE="" VARIABLE="empty_336" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U317" SOURCE="" VARIABLE="empty_337" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U318" SOURCE="" VARIABLE="empty_338" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U319" SOURCE="" VARIABLE="empty_339" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U320" SOURCE="" VARIABLE="empty_340" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp268_fu_12428_p2" SOURCE="" VARIABLE="tmp268" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp269_fu_12434_p2" SOURCE="" VARIABLE="tmp269" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp267_fu_12440_p2" SOURCE="" VARIABLE="tmp267" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp271_fu_12446_p2" SOURCE="" VARIABLE="tmp271" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp272_fu_12452_p2" SOURCE="" VARIABLE="tmp272" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp270_fu_12458_p2" SOURCE="" VARIABLE="tmp270" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp266_fu_12464_p2" SOURCE="" VARIABLE="tmp266" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp275_fu_12470_p2" SOURCE="" VARIABLE="tmp275" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp276_fu_12476_p2" SOURCE="" VARIABLE="tmp276" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp274_fu_12482_p2" SOURCE="" VARIABLE="tmp274" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp278_fu_12488_p2" SOURCE="" VARIABLE="tmp278" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp279_fu_12494_p2" SOURCE="" VARIABLE="tmp279" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp277_fu_12500_p2" SOURCE="" VARIABLE="tmp277" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp273_fu_12506_p2" SOURCE="" VARIABLE="tmp273" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_1_3_15_fu_12512_p2" SOURCE="" VARIABLE="add31_u0_32fixp_1_3_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U321" SOURCE="" VARIABLE="empty_341" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U322" SOURCE="" VARIABLE="empty_342" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U323" SOURCE="" VARIABLE="empty_343" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U324" SOURCE="" VARIABLE="empty_344" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U325" SOURCE="" VARIABLE="empty_345" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U326" SOURCE="" VARIABLE="empty_346" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U327" SOURCE="" VARIABLE="empty_347" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U328" SOURCE="" VARIABLE="empty_348" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U329" SOURCE="" VARIABLE="empty_349" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U330" SOURCE="" VARIABLE="empty_350" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U331" SOURCE="" VARIABLE="empty_351" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U332" SOURCE="" VARIABLE="empty_352" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U333" SOURCE="" VARIABLE="empty_353" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U334" SOURCE="" VARIABLE="empty_354" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U335" SOURCE="" VARIABLE="empty_355" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U336" SOURCE="" VARIABLE="empty_356" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp282_fu_12758_p2" SOURCE="" VARIABLE="tmp282" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp283_fu_12764_p2" SOURCE="" VARIABLE="tmp283" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp281_fu_12770_p2" SOURCE="" VARIABLE="tmp281" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp285_fu_12776_p2" SOURCE="" VARIABLE="tmp285" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp286_fu_12782_p2" SOURCE="" VARIABLE="tmp286" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp284_fu_12788_p2" SOURCE="" VARIABLE="tmp284" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp280_fu_12794_p2" SOURCE="" VARIABLE="tmp280" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp289_fu_12800_p2" SOURCE="" VARIABLE="tmp289" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp290_fu_12806_p2" SOURCE="" VARIABLE="tmp290" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp288_fu_12812_p2" SOURCE="" VARIABLE="tmp288" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp292_fu_12818_p2" SOURCE="" VARIABLE="tmp292" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp293_fu_12824_p2" SOURCE="" VARIABLE="tmp293" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp291_fu_12830_p2" SOURCE="" VARIABLE="tmp291" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp287_fu_12836_p2" SOURCE="" VARIABLE="tmp287" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_1_4_15_fu_12842_p2" SOURCE="" VARIABLE="add31_u0_32fixp_1_4_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U337" SOURCE="" VARIABLE="empty_357" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U338" SOURCE="" VARIABLE="empty_358" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U339" SOURCE="" VARIABLE="empty_359" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U340" SOURCE="" VARIABLE="empty_360" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U341" SOURCE="" VARIABLE="empty_361" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U342" SOURCE="" VARIABLE="empty_362" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U343" SOURCE="" VARIABLE="empty_363" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U344" SOURCE="" VARIABLE="empty_364" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U345" SOURCE="" VARIABLE="empty_365" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U346" SOURCE="" VARIABLE="empty_366" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U347" SOURCE="" VARIABLE="empty_367" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U348" SOURCE="" VARIABLE="empty_368" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U349" SOURCE="" VARIABLE="empty_369" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U350" SOURCE="" VARIABLE="empty_370" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U351" SOURCE="" VARIABLE="empty_371" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U352" SOURCE="" VARIABLE="empty_372" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp296_fu_13088_p2" SOURCE="" VARIABLE="tmp296" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp297_fu_13094_p2" SOURCE="" VARIABLE="tmp297" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp295_fu_13100_p2" SOURCE="" VARIABLE="tmp295" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp299_fu_13106_p2" SOURCE="" VARIABLE="tmp299" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp300_fu_13112_p2" SOURCE="" VARIABLE="tmp300" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp298_fu_13118_p2" SOURCE="" VARIABLE="tmp298" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp294_fu_13124_p2" SOURCE="" VARIABLE="tmp294" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp303_fu_13130_p2" SOURCE="" VARIABLE="tmp303" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp304_fu_13136_p2" SOURCE="" VARIABLE="tmp304" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp302_fu_13142_p2" SOURCE="" VARIABLE="tmp302" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp306_fu_13148_p2" SOURCE="" VARIABLE="tmp306" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp307_fu_13154_p2" SOURCE="" VARIABLE="tmp307" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp305_fu_13160_p2" SOURCE="" VARIABLE="tmp305" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp301_fu_13166_p2" SOURCE="" VARIABLE="tmp301" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_1_5_15_fu_13172_p2" SOURCE="" VARIABLE="add31_u0_32fixp_1_5_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U353" SOURCE="" VARIABLE="empty_373" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U354" SOURCE="" VARIABLE="empty_374" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U355" SOURCE="" VARIABLE="empty_375" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U356" SOURCE="" VARIABLE="empty_376" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U357" SOURCE="" VARIABLE="empty_377" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U358" SOURCE="" VARIABLE="empty_378" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U359" SOURCE="" VARIABLE="empty_379" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U360" SOURCE="" VARIABLE="empty_380" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U361" SOURCE="" VARIABLE="empty_381" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U362" SOURCE="" VARIABLE="empty_382" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U363" SOURCE="" VARIABLE="empty_383" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U364" SOURCE="" VARIABLE="empty_384" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U365" SOURCE="" VARIABLE="empty_385" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U366" SOURCE="" VARIABLE="empty_386" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U367" SOURCE="" VARIABLE="empty_387" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U368" SOURCE="" VARIABLE="empty_388" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp310_fu_13418_p2" SOURCE="" VARIABLE="tmp310" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp311_fu_13424_p2" SOURCE="" VARIABLE="tmp311" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp309_fu_13430_p2" SOURCE="" VARIABLE="tmp309" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp313_fu_13436_p2" SOURCE="" VARIABLE="tmp313" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp314_fu_13442_p2" SOURCE="" VARIABLE="tmp314" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp312_fu_13448_p2" SOURCE="" VARIABLE="tmp312" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp308_fu_13454_p2" SOURCE="" VARIABLE="tmp308" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp317_fu_13460_p2" SOURCE="" VARIABLE="tmp317" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp318_fu_13466_p2" SOURCE="" VARIABLE="tmp318" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp316_fu_13472_p2" SOURCE="" VARIABLE="tmp316" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp320_fu_13478_p2" SOURCE="" VARIABLE="tmp320" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp321_fu_13484_p2" SOURCE="" VARIABLE="tmp321" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp319_fu_13490_p2" SOURCE="" VARIABLE="tmp319" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp315_fu_13496_p2" SOURCE="" VARIABLE="tmp315" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_1_6_15_fu_13502_p2" SOURCE="" VARIABLE="add31_u0_32fixp_1_6_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U369" SOURCE="" VARIABLE="empty_389" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U370" SOURCE="" VARIABLE="empty_390" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U371" SOURCE="" VARIABLE="empty_391" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U372" SOURCE="" VARIABLE="empty_392" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U373" SOURCE="" VARIABLE="empty_393" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U374" SOURCE="" VARIABLE="empty_394" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U375" SOURCE="" VARIABLE="empty_395" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U376" SOURCE="" VARIABLE="empty_396" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U377" SOURCE="" VARIABLE="empty_397" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U378" SOURCE="" VARIABLE="empty_398" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U379" SOURCE="" VARIABLE="empty_399" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U380" SOURCE="" VARIABLE="empty_400" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U381" SOURCE="" VARIABLE="empty_401" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U382" SOURCE="" VARIABLE="empty_402" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U383" SOURCE="" VARIABLE="empty_403" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U384" SOURCE="" VARIABLE="empty_404" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp324_fu_13748_p2" SOURCE="" VARIABLE="tmp324" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp325_fu_13754_p2" SOURCE="" VARIABLE="tmp325" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp323_fu_13760_p2" SOURCE="" VARIABLE="tmp323" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp327_fu_13766_p2" SOURCE="" VARIABLE="tmp327" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp328_fu_13772_p2" SOURCE="" VARIABLE="tmp328" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp326_fu_13778_p2" SOURCE="" VARIABLE="tmp326" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp322_fu_13784_p2" SOURCE="" VARIABLE="tmp322" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp331_fu_13790_p2" SOURCE="" VARIABLE="tmp331" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp332_fu_13796_p2" SOURCE="" VARIABLE="tmp332" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp330_fu_13802_p2" SOURCE="" VARIABLE="tmp330" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp334_fu_13808_p2" SOURCE="" VARIABLE="tmp334" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp335_fu_13814_p2" SOURCE="" VARIABLE="tmp335" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp333_fu_13820_p2" SOURCE="" VARIABLE="tmp333" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp329_fu_13826_p2" SOURCE="" VARIABLE="tmp329" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_1_7_15_fu_13832_p2" SOURCE="" VARIABLE="add31_u0_32fixp_1_7_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U385" SOURCE="" VARIABLE="empty_405" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U386" SOURCE="" VARIABLE="empty_406" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U387" SOURCE="" VARIABLE="empty_407" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U388" SOURCE="" VARIABLE="empty_408" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U389" SOURCE="" VARIABLE="empty_409" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U390" SOURCE="" VARIABLE="empty_410" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U391" SOURCE="" VARIABLE="empty_411" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U392" SOURCE="" VARIABLE="empty_412" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U393" SOURCE="" VARIABLE="empty_413" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U394" SOURCE="" VARIABLE="empty_414" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U395" SOURCE="" VARIABLE="empty_415" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U396" SOURCE="" VARIABLE="empty_416" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U397" SOURCE="" VARIABLE="empty_417" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U398" SOURCE="" VARIABLE="empty_418" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U399" SOURCE="" VARIABLE="empty_419" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U400" SOURCE="" VARIABLE="empty_420" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp338_fu_14078_p2" SOURCE="" VARIABLE="tmp338" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp339_fu_14084_p2" SOURCE="" VARIABLE="tmp339" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp337_fu_14090_p2" SOURCE="" VARIABLE="tmp337" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp341_fu_14096_p2" SOURCE="" VARIABLE="tmp341" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp342_fu_14102_p2" SOURCE="" VARIABLE="tmp342" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp340_fu_14108_p2" SOURCE="" VARIABLE="tmp340" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp336_fu_14114_p2" SOURCE="" VARIABLE="tmp336" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp345_fu_14120_p2" SOURCE="" VARIABLE="tmp345" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp346_fu_14126_p2" SOURCE="" VARIABLE="tmp346" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp344_fu_14132_p2" SOURCE="" VARIABLE="tmp344" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp348_fu_14138_p2" SOURCE="" VARIABLE="tmp348" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp349_fu_14144_p2" SOURCE="" VARIABLE="tmp349" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp347_fu_14150_p2" SOURCE="" VARIABLE="tmp347" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp343_fu_14156_p2" SOURCE="" VARIABLE="tmp343" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_1_8_15_fu_14162_p2" SOURCE="" VARIABLE="add31_u0_32fixp_1_8_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U401" SOURCE="" VARIABLE="empty_421" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U402" SOURCE="" VARIABLE="empty_422" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U403" SOURCE="" VARIABLE="empty_423" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U404" SOURCE="" VARIABLE="empty_424" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U405" SOURCE="" VARIABLE="empty_425" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U406" SOURCE="" VARIABLE="empty_426" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U407" SOURCE="" VARIABLE="empty_427" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U408" SOURCE="" VARIABLE="empty_428" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U409" SOURCE="" VARIABLE="empty_429" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U410" SOURCE="" VARIABLE="empty_430" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U411" SOURCE="" VARIABLE="empty_431" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U412" SOURCE="" VARIABLE="empty_432" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U413" SOURCE="" VARIABLE="empty_433" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U414" SOURCE="" VARIABLE="empty_434" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U415" SOURCE="" VARIABLE="empty_435" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U416" SOURCE="" VARIABLE="empty_436" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp352_fu_14408_p2" SOURCE="" VARIABLE="tmp352" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp353_fu_14414_p2" SOURCE="" VARIABLE="tmp353" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp351_fu_14420_p2" SOURCE="" VARIABLE="tmp351" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp355_fu_14426_p2" SOURCE="" VARIABLE="tmp355" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp356_fu_14432_p2" SOURCE="" VARIABLE="tmp356" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp354_fu_14438_p2" SOURCE="" VARIABLE="tmp354" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp350_fu_14444_p2" SOURCE="" VARIABLE="tmp350" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp359_fu_14450_p2" SOURCE="" VARIABLE="tmp359" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp360_fu_14456_p2" SOURCE="" VARIABLE="tmp360" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp358_fu_14462_p2" SOURCE="" VARIABLE="tmp358" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp362_fu_14468_p2" SOURCE="" VARIABLE="tmp362" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp363_fu_14474_p2" SOURCE="" VARIABLE="tmp363" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp361_fu_14480_p2" SOURCE="" VARIABLE="tmp361" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp357_fu_14486_p2" SOURCE="" VARIABLE="tmp357" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_1_9_15_fu_14492_p2" SOURCE="" VARIABLE="add31_u0_32fixp_1_9_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U417" SOURCE="" VARIABLE="empty_437" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U418" SOURCE="" VARIABLE="empty_438" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U419" SOURCE="" VARIABLE="empty_439" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U420" SOURCE="" VARIABLE="empty_440" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U421" SOURCE="" VARIABLE="empty_441" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U422" SOURCE="" VARIABLE="empty_442" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U423" SOURCE="" VARIABLE="empty_443" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U424" SOURCE="" VARIABLE="empty_444" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U425" SOURCE="" VARIABLE="empty_445" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U426" SOURCE="" VARIABLE="empty_446" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U427" SOURCE="" VARIABLE="empty_447" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U428" SOURCE="" VARIABLE="empty_448" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U429" SOURCE="" VARIABLE="empty_449" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U430" SOURCE="" VARIABLE="empty_450" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U431" SOURCE="" VARIABLE="empty_451" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U432" SOURCE="" VARIABLE="empty_452" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp366_fu_14738_p2" SOURCE="" VARIABLE="tmp366" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp367_fu_14744_p2" SOURCE="" VARIABLE="tmp367" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp365_fu_14750_p2" SOURCE="" VARIABLE="tmp365" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp369_fu_14756_p2" SOURCE="" VARIABLE="tmp369" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp370_fu_14762_p2" SOURCE="" VARIABLE="tmp370" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp368_fu_14768_p2" SOURCE="" VARIABLE="tmp368" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp364_fu_14774_p2" SOURCE="" VARIABLE="tmp364" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp373_fu_14780_p2" SOURCE="" VARIABLE="tmp373" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp374_fu_14786_p2" SOURCE="" VARIABLE="tmp374" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp372_fu_14792_p2" SOURCE="" VARIABLE="tmp372" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp376_fu_14798_p2" SOURCE="" VARIABLE="tmp376" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp377_fu_14804_p2" SOURCE="" VARIABLE="tmp377" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp375_fu_14810_p2" SOURCE="" VARIABLE="tmp375" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp371_fu_14816_p2" SOURCE="" VARIABLE="tmp371" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_1_10_15_fu_14822_p2" SOURCE="" VARIABLE="add31_u0_32fixp_1_10_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U433" SOURCE="" VARIABLE="empty_453" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U434" SOURCE="" VARIABLE="empty_454" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U435" SOURCE="" VARIABLE="empty_455" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U436" SOURCE="" VARIABLE="empty_456" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U437" SOURCE="" VARIABLE="empty_457" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U438" SOURCE="" VARIABLE="empty_458" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U439" SOURCE="" VARIABLE="empty_459" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U440" SOURCE="" VARIABLE="empty_460" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U441" SOURCE="" VARIABLE="empty_461" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U442" SOURCE="" VARIABLE="empty_462" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U443" SOURCE="" VARIABLE="empty_463" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U444" SOURCE="" VARIABLE="empty_464" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U445" SOURCE="" VARIABLE="empty_465" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U446" SOURCE="" VARIABLE="empty_466" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U447" SOURCE="" VARIABLE="empty_467" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U448" SOURCE="" VARIABLE="empty_468" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp380_fu_15068_p2" SOURCE="" VARIABLE="tmp380" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp381_fu_15074_p2" SOURCE="" VARIABLE="tmp381" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp379_fu_15080_p2" SOURCE="" VARIABLE="tmp379" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp383_fu_15086_p2" SOURCE="" VARIABLE="tmp383" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp384_fu_15092_p2" SOURCE="" VARIABLE="tmp384" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp382_fu_15098_p2" SOURCE="" VARIABLE="tmp382" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp378_fu_15104_p2" SOURCE="" VARIABLE="tmp378" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp387_fu_15110_p2" SOURCE="" VARIABLE="tmp387" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp388_fu_15116_p2" SOURCE="" VARIABLE="tmp388" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp386_fu_15122_p2" SOURCE="" VARIABLE="tmp386" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp390_fu_15128_p2" SOURCE="" VARIABLE="tmp390" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp391_fu_15134_p2" SOURCE="" VARIABLE="tmp391" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp389_fu_15140_p2" SOURCE="" VARIABLE="tmp389" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp385_fu_15146_p2" SOURCE="" VARIABLE="tmp385" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_1_11_15_fu_15152_p2" SOURCE="" VARIABLE="add31_u0_32fixp_1_11_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U449" SOURCE="" VARIABLE="empty_469" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U450" SOURCE="" VARIABLE="empty_470" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U451" SOURCE="" VARIABLE="empty_471" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U452" SOURCE="" VARIABLE="empty_472" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U453" SOURCE="" VARIABLE="empty_473" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U454" SOURCE="" VARIABLE="empty_474" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U455" SOURCE="" VARIABLE="empty_475" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U456" SOURCE="" VARIABLE="empty_476" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U457" SOURCE="" VARIABLE="empty_477" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U458" SOURCE="" VARIABLE="empty_478" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U459" SOURCE="" VARIABLE="empty_479" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U460" SOURCE="" VARIABLE="empty_480" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U461" SOURCE="" VARIABLE="empty_481" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U462" SOURCE="" VARIABLE="empty_482" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U463" SOURCE="" VARIABLE="empty_483" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U464" SOURCE="" VARIABLE="empty_484" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp394_fu_15398_p2" SOURCE="" VARIABLE="tmp394" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp395_fu_15404_p2" SOURCE="" VARIABLE="tmp395" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp393_fu_15410_p2" SOURCE="" VARIABLE="tmp393" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp397_fu_15416_p2" SOURCE="" VARIABLE="tmp397" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp398_fu_15422_p2" SOURCE="" VARIABLE="tmp398" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp396_fu_15428_p2" SOURCE="" VARIABLE="tmp396" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp392_fu_15434_p2" SOURCE="" VARIABLE="tmp392" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp401_fu_15440_p2" SOURCE="" VARIABLE="tmp401" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp402_fu_15446_p2" SOURCE="" VARIABLE="tmp402" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp400_fu_15452_p2" SOURCE="" VARIABLE="tmp400" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp404_fu_15458_p2" SOURCE="" VARIABLE="tmp404" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp405_fu_15464_p2" SOURCE="" VARIABLE="tmp405" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp403_fu_15470_p2" SOURCE="" VARIABLE="tmp403" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp399_fu_15476_p2" SOURCE="" VARIABLE="tmp399" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_1_12_15_fu_15482_p2" SOURCE="" VARIABLE="add31_u0_32fixp_1_12_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U465" SOURCE="" VARIABLE="empty_485" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U466" SOURCE="" VARIABLE="empty_486" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U467" SOURCE="" VARIABLE="empty_487" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U468" SOURCE="" VARIABLE="empty_488" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U469" SOURCE="" VARIABLE="empty_489" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U470" SOURCE="" VARIABLE="empty_490" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U471" SOURCE="" VARIABLE="empty_491" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U472" SOURCE="" VARIABLE="empty_492" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U473" SOURCE="" VARIABLE="empty_493" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U474" SOURCE="" VARIABLE="empty_494" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U475" SOURCE="" VARIABLE="empty_495" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U476" SOURCE="" VARIABLE="empty_496" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U477" SOURCE="" VARIABLE="empty_497" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U478" SOURCE="" VARIABLE="empty_498" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U479" SOURCE="" VARIABLE="empty_499" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U480" SOURCE="" VARIABLE="empty_500" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp408_fu_15728_p2" SOURCE="" VARIABLE="tmp408" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp409_fu_15734_p2" SOURCE="" VARIABLE="tmp409" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp407_fu_15740_p2" SOURCE="" VARIABLE="tmp407" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp411_fu_15746_p2" SOURCE="" VARIABLE="tmp411" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp412_fu_15752_p2" SOURCE="" VARIABLE="tmp412" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp410_fu_15758_p2" SOURCE="" VARIABLE="tmp410" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp406_fu_15764_p2" SOURCE="" VARIABLE="tmp406" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp415_fu_15770_p2" SOURCE="" VARIABLE="tmp415" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp416_fu_15776_p2" SOURCE="" VARIABLE="tmp416" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp414_fu_15782_p2" SOURCE="" VARIABLE="tmp414" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp418_fu_15788_p2" SOURCE="" VARIABLE="tmp418" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp419_fu_15794_p2" SOURCE="" VARIABLE="tmp419" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp417_fu_15800_p2" SOURCE="" VARIABLE="tmp417" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp413_fu_15806_p2" SOURCE="" VARIABLE="tmp413" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_1_13_15_fu_15812_p2" SOURCE="" VARIABLE="add31_u0_32fixp_1_13_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U481" SOURCE="" VARIABLE="empty_501" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U482" SOURCE="" VARIABLE="empty_502" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U483" SOURCE="" VARIABLE="empty_503" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U484" SOURCE="" VARIABLE="empty_504" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U485" SOURCE="" VARIABLE="empty_505" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U486" SOURCE="" VARIABLE="empty_506" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U487" SOURCE="" VARIABLE="empty_507" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U488" SOURCE="" VARIABLE="empty_508" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U489" SOURCE="" VARIABLE="empty_509" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U490" SOURCE="" VARIABLE="empty_510" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U491" SOURCE="" VARIABLE="empty_511" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U492" SOURCE="" VARIABLE="empty_512" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U493" SOURCE="" VARIABLE="empty_513" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U494" SOURCE="" VARIABLE="empty_514" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U495" SOURCE="" VARIABLE="empty_515" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U496" SOURCE="" VARIABLE="empty_516" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp422_fu_16058_p2" SOURCE="" VARIABLE="tmp422" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp423_fu_16064_p2" SOURCE="" VARIABLE="tmp423" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp421_fu_16070_p2" SOURCE="" VARIABLE="tmp421" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp425_fu_16076_p2" SOURCE="" VARIABLE="tmp425" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp426_fu_16082_p2" SOURCE="" VARIABLE="tmp426" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp424_fu_16088_p2" SOURCE="" VARIABLE="tmp424" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp420_fu_16094_p2" SOURCE="" VARIABLE="tmp420" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp429_fu_16100_p2" SOURCE="" VARIABLE="tmp429" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp430_fu_16106_p2" SOURCE="" VARIABLE="tmp430" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp428_fu_16112_p2" SOURCE="" VARIABLE="tmp428" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp432_fu_16118_p2" SOURCE="" VARIABLE="tmp432" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp433_fu_16124_p2" SOURCE="" VARIABLE="tmp433" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp431_fu_16130_p2" SOURCE="" VARIABLE="tmp431" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp427_fu_16136_p2" SOURCE="" VARIABLE="tmp427" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_1_14_15_fu_16142_p2" SOURCE="" VARIABLE="add31_u0_32fixp_1_14_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U497" SOURCE="" VARIABLE="empty_517" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U498" SOURCE="" VARIABLE="empty_518" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U499" SOURCE="" VARIABLE="empty_519" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U500" SOURCE="" VARIABLE="empty_520" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U501" SOURCE="" VARIABLE="empty_521" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U502" SOURCE="" VARIABLE="empty_522" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U503" SOURCE="" VARIABLE="empty_523" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U504" SOURCE="" VARIABLE="empty_524" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U505" SOURCE="" VARIABLE="empty_525" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U506" SOURCE="" VARIABLE="empty_526" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U507" SOURCE="" VARIABLE="empty_527" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U508" SOURCE="" VARIABLE="empty_528" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U509" SOURCE="" VARIABLE="empty_529" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U510" SOURCE="" VARIABLE="empty_530" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U511" SOURCE="" VARIABLE="empty_531" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U512" SOURCE="" VARIABLE="empty_532" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp436_fu_16388_p2" SOURCE="" VARIABLE="tmp436" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp437_fu_16394_p2" SOURCE="" VARIABLE="tmp437" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp435_fu_16400_p2" SOURCE="" VARIABLE="tmp435" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp439_fu_16406_p2" SOURCE="" VARIABLE="tmp439" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp440_fu_16412_p2" SOURCE="" VARIABLE="tmp440" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp438_fu_16418_p2" SOURCE="" VARIABLE="tmp438" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp434_fu_16424_p2" SOURCE="" VARIABLE="tmp434" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp443_fu_16430_p2" SOURCE="" VARIABLE="tmp443" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp444_fu_16436_p2" SOURCE="" VARIABLE="tmp444" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp442_fu_16442_p2" SOURCE="" VARIABLE="tmp442" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp446_fu_16448_p2" SOURCE="" VARIABLE="tmp446" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp447_fu_16454_p2" SOURCE="" VARIABLE="tmp447" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp445_fu_16460_p2" SOURCE="" VARIABLE="tmp445" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp441_fu_16466_p2" SOURCE="" VARIABLE="tmp441" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_1_15_15_fu_16472_p2" SOURCE="" VARIABLE="add31_u0_32fixp_1_15_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U513" SOURCE="" VARIABLE="empty_533" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U514" SOURCE="" VARIABLE="empty_534" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U515" SOURCE="" VARIABLE="empty_535" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U516" SOURCE="" VARIABLE="empty_536" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U517" SOURCE="" VARIABLE="empty_537" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U518" SOURCE="" VARIABLE="empty_538" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U519" SOURCE="" VARIABLE="empty_539" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U520" SOURCE="" VARIABLE="empty_540" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U521" SOURCE="" VARIABLE="empty_541" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U522" SOURCE="" VARIABLE="empty_542" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U523" SOURCE="" VARIABLE="empty_543" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U524" SOURCE="" VARIABLE="empty_544" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U525" SOURCE="" VARIABLE="empty_545" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U526" SOURCE="" VARIABLE="empty_546" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U527" SOURCE="" VARIABLE="empty_547" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U528" SOURCE="" VARIABLE="empty_548" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp450_fu_16942_p2" SOURCE="" VARIABLE="tmp450" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp451_fu_16948_p2" SOURCE="" VARIABLE="tmp451" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp449_fu_16954_p2" SOURCE="" VARIABLE="tmp449" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp453_fu_16960_p2" SOURCE="" VARIABLE="tmp453" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp454_fu_16966_p2" SOURCE="" VARIABLE="tmp454" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp452_fu_16972_p2" SOURCE="" VARIABLE="tmp452" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp448_fu_16978_p2" SOURCE="" VARIABLE="tmp448" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp457_fu_16984_p2" SOURCE="" VARIABLE="tmp457" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp458_fu_16990_p2" SOURCE="" VARIABLE="tmp458" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp456_fu_16996_p2" SOURCE="" VARIABLE="tmp456" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp460_fu_17002_p2" SOURCE="" VARIABLE="tmp460" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp461_fu_17008_p2" SOURCE="" VARIABLE="tmp461" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp459_fu_17014_p2" SOURCE="" VARIABLE="tmp459" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp455_fu_17020_p2" SOURCE="" VARIABLE="tmp455" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_2_151686_fu_17026_p2" SOURCE="" VARIABLE="add31_u0_32fixp_2_151686" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U529" SOURCE="" VARIABLE="empty_549" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U530" SOURCE="" VARIABLE="empty_550" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U531" SOURCE="" VARIABLE="empty_551" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U532" SOURCE="" VARIABLE="empty_552" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U533" SOURCE="" VARIABLE="empty_553" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U534" SOURCE="" VARIABLE="empty_554" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U535" SOURCE="" VARIABLE="empty_555" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U536" SOURCE="" VARIABLE="empty_556" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U537" SOURCE="" VARIABLE="empty_557" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U538" SOURCE="" VARIABLE="empty_558" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U539" SOURCE="" VARIABLE="empty_559" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U540" SOURCE="" VARIABLE="empty_560" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U541" SOURCE="" VARIABLE="empty_561" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U542" SOURCE="" VARIABLE="empty_562" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U543" SOURCE="" VARIABLE="empty_563" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U544" SOURCE="" VARIABLE="empty_564" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp464_fu_17272_p2" SOURCE="" VARIABLE="tmp464" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp465_fu_17278_p2" SOURCE="" VARIABLE="tmp465" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp463_fu_17284_p2" SOURCE="" VARIABLE="tmp463" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp467_fu_17290_p2" SOURCE="" VARIABLE="tmp467" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp468_fu_17296_p2" SOURCE="" VARIABLE="tmp468" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp466_fu_17302_p2" SOURCE="" VARIABLE="tmp466" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp462_fu_17308_p2" SOURCE="" VARIABLE="tmp462" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp471_fu_17314_p2" SOURCE="" VARIABLE="tmp471" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp472_fu_17320_p2" SOURCE="" VARIABLE="tmp472" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp470_fu_17326_p2" SOURCE="" VARIABLE="tmp470" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp474_fu_17332_p2" SOURCE="" VARIABLE="tmp474" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp475_fu_17338_p2" SOURCE="" VARIABLE="tmp475" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp473_fu_17344_p2" SOURCE="" VARIABLE="tmp473" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp469_fu_17350_p2" SOURCE="" VARIABLE="tmp469" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_2_1_15_fu_17356_p2" SOURCE="" VARIABLE="add31_u0_32fixp_2_1_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U545" SOURCE="" VARIABLE="empty_565" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U546" SOURCE="" VARIABLE="empty_566" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U547" SOURCE="" VARIABLE="empty_567" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U548" SOURCE="" VARIABLE="empty_568" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U549" SOURCE="" VARIABLE="empty_569" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U550" SOURCE="" VARIABLE="empty_570" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U551" SOURCE="" VARIABLE="empty_571" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U552" SOURCE="" VARIABLE="empty_572" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U553" SOURCE="" VARIABLE="empty_573" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U554" SOURCE="" VARIABLE="empty_574" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U555" SOURCE="" VARIABLE="empty_575" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U556" SOURCE="" VARIABLE="empty_576" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U557" SOURCE="" VARIABLE="empty_577" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U558" SOURCE="" VARIABLE="empty_578" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U559" SOURCE="" VARIABLE="empty_579" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U560" SOURCE="" VARIABLE="empty_580" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp478_fu_17602_p2" SOURCE="" VARIABLE="tmp478" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp479_fu_17608_p2" SOURCE="" VARIABLE="tmp479" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp477_fu_17614_p2" SOURCE="" VARIABLE="tmp477" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp481_fu_17620_p2" SOURCE="" VARIABLE="tmp481" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp482_fu_17626_p2" SOURCE="" VARIABLE="tmp482" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp480_fu_17632_p2" SOURCE="" VARIABLE="tmp480" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp476_fu_17638_p2" SOURCE="" VARIABLE="tmp476" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp485_fu_17644_p2" SOURCE="" VARIABLE="tmp485" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp486_fu_17650_p2" SOURCE="" VARIABLE="tmp486" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp484_fu_17656_p2" SOURCE="" VARIABLE="tmp484" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp488_fu_17662_p2" SOURCE="" VARIABLE="tmp488" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp489_fu_17668_p2" SOURCE="" VARIABLE="tmp489" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp487_fu_17674_p2" SOURCE="" VARIABLE="tmp487" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp483_fu_17680_p2" SOURCE="" VARIABLE="tmp483" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_2_2_15_fu_17686_p2" SOURCE="" VARIABLE="add31_u0_32fixp_2_2_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U561" SOURCE="" VARIABLE="empty_581" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U562" SOURCE="" VARIABLE="empty_582" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U563" SOURCE="" VARIABLE="empty_583" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U564" SOURCE="" VARIABLE="empty_584" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U565" SOURCE="" VARIABLE="empty_585" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U566" SOURCE="" VARIABLE="empty_586" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U567" SOURCE="" VARIABLE="empty_587" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U568" SOURCE="" VARIABLE="empty_588" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U569" SOURCE="" VARIABLE="empty_589" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U570" SOURCE="" VARIABLE="empty_590" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U571" SOURCE="" VARIABLE="empty_591" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U572" SOURCE="" VARIABLE="empty_592" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U573" SOURCE="" VARIABLE="empty_593" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U574" SOURCE="" VARIABLE="empty_594" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U575" SOURCE="" VARIABLE="empty_595" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U576" SOURCE="" VARIABLE="empty_596" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp492_fu_17932_p2" SOURCE="" VARIABLE="tmp492" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp493_fu_17938_p2" SOURCE="" VARIABLE="tmp493" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp491_fu_17944_p2" SOURCE="" VARIABLE="tmp491" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp495_fu_17950_p2" SOURCE="" VARIABLE="tmp495" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp496_fu_17956_p2" SOURCE="" VARIABLE="tmp496" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp494_fu_17962_p2" SOURCE="" VARIABLE="tmp494" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp490_fu_17968_p2" SOURCE="" VARIABLE="tmp490" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp499_fu_17974_p2" SOURCE="" VARIABLE="tmp499" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp500_fu_17980_p2" SOURCE="" VARIABLE="tmp500" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp498_fu_17986_p2" SOURCE="" VARIABLE="tmp498" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp502_fu_17992_p2" SOURCE="" VARIABLE="tmp502" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp503_fu_17998_p2" SOURCE="" VARIABLE="tmp503" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp501_fu_18004_p2" SOURCE="" VARIABLE="tmp501" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp497_fu_18010_p2" SOURCE="" VARIABLE="tmp497" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_2_3_15_fu_18016_p2" SOURCE="" VARIABLE="add31_u0_32fixp_2_3_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U577" SOURCE="" VARIABLE="empty_597" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U578" SOURCE="" VARIABLE="empty_598" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U579" SOURCE="" VARIABLE="empty_599" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U580" SOURCE="" VARIABLE="empty_600" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U581" SOURCE="" VARIABLE="empty_601" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U582" SOURCE="" VARIABLE="empty_602" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U583" SOURCE="" VARIABLE="empty_603" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U584" SOURCE="" VARIABLE="empty_604" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U585" SOURCE="" VARIABLE="empty_605" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U586" SOURCE="" VARIABLE="empty_606" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U587" SOURCE="" VARIABLE="empty_607" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U588" SOURCE="" VARIABLE="empty_608" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U589" SOURCE="" VARIABLE="empty_609" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U590" SOURCE="" VARIABLE="empty_610" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U591" SOURCE="" VARIABLE="empty_611" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U592" SOURCE="" VARIABLE="empty_612" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp506_fu_18262_p2" SOURCE="" VARIABLE="tmp506" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp507_fu_18268_p2" SOURCE="" VARIABLE="tmp507" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp505_fu_18274_p2" SOURCE="" VARIABLE="tmp505" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp509_fu_18280_p2" SOURCE="" VARIABLE="tmp509" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp510_fu_18286_p2" SOURCE="" VARIABLE="tmp510" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp508_fu_18292_p2" SOURCE="" VARIABLE="tmp508" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp504_fu_18298_p2" SOURCE="" VARIABLE="tmp504" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp513_fu_18304_p2" SOURCE="" VARIABLE="tmp513" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp514_fu_18310_p2" SOURCE="" VARIABLE="tmp514" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp512_fu_18316_p2" SOURCE="" VARIABLE="tmp512" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp516_fu_18322_p2" SOURCE="" VARIABLE="tmp516" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp517_fu_18328_p2" SOURCE="" VARIABLE="tmp517" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp515_fu_18334_p2" SOURCE="" VARIABLE="tmp515" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp511_fu_18340_p2" SOURCE="" VARIABLE="tmp511" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_2_4_15_fu_18346_p2" SOURCE="" VARIABLE="add31_u0_32fixp_2_4_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U593" SOURCE="" VARIABLE="empty_613" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U594" SOURCE="" VARIABLE="empty_614" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U595" SOURCE="" VARIABLE="empty_615" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U596" SOURCE="" VARIABLE="empty_616" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U597" SOURCE="" VARIABLE="empty_617" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U598" SOURCE="" VARIABLE="empty_618" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U599" SOURCE="" VARIABLE="empty_619" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U600" SOURCE="" VARIABLE="empty_620" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U601" SOURCE="" VARIABLE="empty_621" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U602" SOURCE="" VARIABLE="empty_622" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U603" SOURCE="" VARIABLE="empty_623" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U604" SOURCE="" VARIABLE="empty_624" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U605" SOURCE="" VARIABLE="empty_625" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U606" SOURCE="" VARIABLE="empty_626" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U607" SOURCE="" VARIABLE="empty_627" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U608" SOURCE="" VARIABLE="empty_628" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp520_fu_18592_p2" SOURCE="" VARIABLE="tmp520" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp521_fu_18598_p2" SOURCE="" VARIABLE="tmp521" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp519_fu_18604_p2" SOURCE="" VARIABLE="tmp519" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp523_fu_18610_p2" SOURCE="" VARIABLE="tmp523" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp524_fu_18616_p2" SOURCE="" VARIABLE="tmp524" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp522_fu_18622_p2" SOURCE="" VARIABLE="tmp522" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp518_fu_18628_p2" SOURCE="" VARIABLE="tmp518" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp527_fu_18634_p2" SOURCE="" VARIABLE="tmp527" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp528_fu_18640_p2" SOURCE="" VARIABLE="tmp528" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp526_fu_18646_p2" SOURCE="" VARIABLE="tmp526" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp530_fu_18652_p2" SOURCE="" VARIABLE="tmp530" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp531_fu_18658_p2" SOURCE="" VARIABLE="tmp531" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp529_fu_18664_p2" SOURCE="" VARIABLE="tmp529" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp525_fu_18670_p2" SOURCE="" VARIABLE="tmp525" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_2_5_15_fu_18676_p2" SOURCE="" VARIABLE="add31_u0_32fixp_2_5_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U609" SOURCE="" VARIABLE="empty_629" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U610" SOURCE="" VARIABLE="empty_630" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U611" SOURCE="" VARIABLE="empty_631" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U612" SOURCE="" VARIABLE="empty_632" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U613" SOURCE="" VARIABLE="empty_633" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U614" SOURCE="" VARIABLE="empty_634" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U615" SOURCE="" VARIABLE="empty_635" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U616" SOURCE="" VARIABLE="empty_636" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U617" SOURCE="" VARIABLE="empty_637" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U618" SOURCE="" VARIABLE="empty_638" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U619" SOURCE="" VARIABLE="empty_639" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U620" SOURCE="" VARIABLE="empty_640" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U621" SOURCE="" VARIABLE="empty_641" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U622" SOURCE="" VARIABLE="empty_642" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U623" SOURCE="" VARIABLE="empty_643" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U624" SOURCE="" VARIABLE="empty_644" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp534_fu_18922_p2" SOURCE="" VARIABLE="tmp534" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp535_fu_18928_p2" SOURCE="" VARIABLE="tmp535" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp533_fu_18934_p2" SOURCE="" VARIABLE="tmp533" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp537_fu_18940_p2" SOURCE="" VARIABLE="tmp537" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp538_fu_18946_p2" SOURCE="" VARIABLE="tmp538" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp536_fu_18952_p2" SOURCE="" VARIABLE="tmp536" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp532_fu_18958_p2" SOURCE="" VARIABLE="tmp532" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp541_fu_18964_p2" SOURCE="" VARIABLE="tmp541" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp542_fu_18970_p2" SOURCE="" VARIABLE="tmp542" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp540_fu_18976_p2" SOURCE="" VARIABLE="tmp540" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp544_fu_18982_p2" SOURCE="" VARIABLE="tmp544" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp545_fu_18988_p2" SOURCE="" VARIABLE="tmp545" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp543_fu_18994_p2" SOURCE="" VARIABLE="tmp543" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp539_fu_19000_p2" SOURCE="" VARIABLE="tmp539" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_2_6_15_fu_19006_p2" SOURCE="" VARIABLE="add31_u0_32fixp_2_6_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U625" SOURCE="" VARIABLE="empty_645" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U626" SOURCE="" VARIABLE="empty_646" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U627" SOURCE="" VARIABLE="empty_647" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U628" SOURCE="" VARIABLE="empty_648" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U629" SOURCE="" VARIABLE="empty_649" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U630" SOURCE="" VARIABLE="empty_650" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U631" SOURCE="" VARIABLE="empty_651" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U632" SOURCE="" VARIABLE="empty_652" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U633" SOURCE="" VARIABLE="empty_653" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U634" SOURCE="" VARIABLE="empty_654" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U635" SOURCE="" VARIABLE="empty_655" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U636" SOURCE="" VARIABLE="empty_656" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U637" SOURCE="" VARIABLE="empty_657" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U638" SOURCE="" VARIABLE="empty_658" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U639" SOURCE="" VARIABLE="empty_659" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U640" SOURCE="" VARIABLE="empty_660" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp548_fu_19252_p2" SOURCE="" VARIABLE="tmp548" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp549_fu_19258_p2" SOURCE="" VARIABLE="tmp549" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp547_fu_19264_p2" SOURCE="" VARIABLE="tmp547" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp551_fu_19270_p2" SOURCE="" VARIABLE="tmp551" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp552_fu_19276_p2" SOURCE="" VARIABLE="tmp552" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp550_fu_19282_p2" SOURCE="" VARIABLE="tmp550" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp546_fu_19288_p2" SOURCE="" VARIABLE="tmp546" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp555_fu_19294_p2" SOURCE="" VARIABLE="tmp555" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp556_fu_19300_p2" SOURCE="" VARIABLE="tmp556" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp554_fu_19306_p2" SOURCE="" VARIABLE="tmp554" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp558_fu_19312_p2" SOURCE="" VARIABLE="tmp558" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp559_fu_19318_p2" SOURCE="" VARIABLE="tmp559" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp557_fu_19324_p2" SOURCE="" VARIABLE="tmp557" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp553_fu_19330_p2" SOURCE="" VARIABLE="tmp553" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_2_7_15_fu_19336_p2" SOURCE="" VARIABLE="add31_u0_32fixp_2_7_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U641" SOURCE="" VARIABLE="empty_661" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U642" SOURCE="" VARIABLE="empty_662" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U643" SOURCE="" VARIABLE="empty_663" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U644" SOURCE="" VARIABLE="empty_664" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U645" SOURCE="" VARIABLE="empty_665" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U646" SOURCE="" VARIABLE="empty_666" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U647" SOURCE="" VARIABLE="empty_667" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U648" SOURCE="" VARIABLE="empty_668" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U649" SOURCE="" VARIABLE="empty_669" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U650" SOURCE="" VARIABLE="empty_670" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U651" SOURCE="" VARIABLE="empty_671" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U652" SOURCE="" VARIABLE="empty_672" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U653" SOURCE="" VARIABLE="empty_673" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U654" SOURCE="" VARIABLE="empty_674" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U655" SOURCE="" VARIABLE="empty_675" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U656" SOURCE="" VARIABLE="empty_676" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp562_fu_19582_p2" SOURCE="" VARIABLE="tmp562" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp563_fu_19588_p2" SOURCE="" VARIABLE="tmp563" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp561_fu_19594_p2" SOURCE="" VARIABLE="tmp561" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp565_fu_19600_p2" SOURCE="" VARIABLE="tmp565" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp566_fu_19606_p2" SOURCE="" VARIABLE="tmp566" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp564_fu_19612_p2" SOURCE="" VARIABLE="tmp564" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp560_fu_19618_p2" SOURCE="" VARIABLE="tmp560" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp569_fu_19624_p2" SOURCE="" VARIABLE="tmp569" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp570_fu_19630_p2" SOURCE="" VARIABLE="tmp570" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp568_fu_19636_p2" SOURCE="" VARIABLE="tmp568" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp572_fu_19642_p2" SOURCE="" VARIABLE="tmp572" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp573_fu_19648_p2" SOURCE="" VARIABLE="tmp573" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp571_fu_19654_p2" SOURCE="" VARIABLE="tmp571" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp567_fu_19660_p2" SOURCE="" VARIABLE="tmp567" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_2_8_15_fu_19666_p2" SOURCE="" VARIABLE="add31_u0_32fixp_2_8_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U657" SOURCE="" VARIABLE="empty_677" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U658" SOURCE="" VARIABLE="empty_678" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U659" SOURCE="" VARIABLE="empty_679" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U660" SOURCE="" VARIABLE="empty_680" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U661" SOURCE="" VARIABLE="empty_681" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U662" SOURCE="" VARIABLE="empty_682" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U663" SOURCE="" VARIABLE="empty_683" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U664" SOURCE="" VARIABLE="empty_684" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U665" SOURCE="" VARIABLE="empty_685" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U666" SOURCE="" VARIABLE="empty_686" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U667" SOURCE="" VARIABLE="empty_687" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U668" SOURCE="" VARIABLE="empty_688" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U669" SOURCE="" VARIABLE="empty_689" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U670" SOURCE="" VARIABLE="empty_690" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U671" SOURCE="" VARIABLE="empty_691" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U672" SOURCE="" VARIABLE="empty_692" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp576_fu_19912_p2" SOURCE="" VARIABLE="tmp576" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp577_fu_19918_p2" SOURCE="" VARIABLE="tmp577" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp575_fu_19924_p2" SOURCE="" VARIABLE="tmp575" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp579_fu_19930_p2" SOURCE="" VARIABLE="tmp579" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp580_fu_19936_p2" SOURCE="" VARIABLE="tmp580" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp578_fu_19942_p2" SOURCE="" VARIABLE="tmp578" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp574_fu_19948_p2" SOURCE="" VARIABLE="tmp574" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp583_fu_19954_p2" SOURCE="" VARIABLE="tmp583" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp584_fu_19960_p2" SOURCE="" VARIABLE="tmp584" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp582_fu_19966_p2" SOURCE="" VARIABLE="tmp582" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp586_fu_19972_p2" SOURCE="" VARIABLE="tmp586" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp587_fu_19978_p2" SOURCE="" VARIABLE="tmp587" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp585_fu_19984_p2" SOURCE="" VARIABLE="tmp585" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp581_fu_19990_p2" SOURCE="" VARIABLE="tmp581" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_2_9_15_fu_19996_p2" SOURCE="" VARIABLE="add31_u0_32fixp_2_9_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U673" SOURCE="" VARIABLE="empty_693" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U674" SOURCE="" VARIABLE="empty_694" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U675" SOURCE="" VARIABLE="empty_695" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U676" SOURCE="" VARIABLE="empty_696" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U677" SOURCE="" VARIABLE="empty_697" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U678" SOURCE="" VARIABLE="empty_698" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U679" SOURCE="" VARIABLE="empty_699" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U680" SOURCE="" VARIABLE="empty_700" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U681" SOURCE="" VARIABLE="empty_701" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U682" SOURCE="" VARIABLE="empty_702" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U683" SOURCE="" VARIABLE="empty_703" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U684" SOURCE="" VARIABLE="empty_704" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U685" SOURCE="" VARIABLE="empty_705" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U686" SOURCE="" VARIABLE="empty_706" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U687" SOURCE="" VARIABLE="empty_707" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U688" SOURCE="" VARIABLE="empty_708" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp590_fu_20242_p2" SOURCE="" VARIABLE="tmp590" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp591_fu_20248_p2" SOURCE="" VARIABLE="tmp591" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp589_fu_20254_p2" SOURCE="" VARIABLE="tmp589" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp593_fu_20260_p2" SOURCE="" VARIABLE="tmp593" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp594_fu_20266_p2" SOURCE="" VARIABLE="tmp594" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp592_fu_20272_p2" SOURCE="" VARIABLE="tmp592" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp588_fu_20278_p2" SOURCE="" VARIABLE="tmp588" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp597_fu_20284_p2" SOURCE="" VARIABLE="tmp597" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp598_fu_20290_p2" SOURCE="" VARIABLE="tmp598" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp596_fu_20296_p2" SOURCE="" VARIABLE="tmp596" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp600_fu_20302_p2" SOURCE="" VARIABLE="tmp600" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp601_fu_20308_p2" SOURCE="" VARIABLE="tmp601" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp599_fu_20314_p2" SOURCE="" VARIABLE="tmp599" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp595_fu_20320_p2" SOURCE="" VARIABLE="tmp595" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_2_10_15_fu_20326_p2" SOURCE="" VARIABLE="add31_u0_32fixp_2_10_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U689" SOURCE="" VARIABLE="empty_709" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U690" SOURCE="" VARIABLE="empty_710" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U691" SOURCE="" VARIABLE="empty_711" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U692" SOURCE="" VARIABLE="empty_712" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U693" SOURCE="" VARIABLE="empty_713" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U694" SOURCE="" VARIABLE="empty_714" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U695" SOURCE="" VARIABLE="empty_715" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U696" SOURCE="" VARIABLE="empty_716" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U697" SOURCE="" VARIABLE="empty_717" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U698" SOURCE="" VARIABLE="empty_718" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U699" SOURCE="" VARIABLE="empty_719" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U700" SOURCE="" VARIABLE="empty_720" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U701" SOURCE="" VARIABLE="empty_721" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U702" SOURCE="" VARIABLE="empty_722" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U703" SOURCE="" VARIABLE="empty_723" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U704" SOURCE="" VARIABLE="empty_724" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp604_fu_20572_p2" SOURCE="" VARIABLE="tmp604" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp605_fu_20578_p2" SOURCE="" VARIABLE="tmp605" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp603_fu_20584_p2" SOURCE="" VARIABLE="tmp603" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp607_fu_20590_p2" SOURCE="" VARIABLE="tmp607" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp608_fu_20596_p2" SOURCE="" VARIABLE="tmp608" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp606_fu_20602_p2" SOURCE="" VARIABLE="tmp606" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp602_fu_20608_p2" SOURCE="" VARIABLE="tmp602" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp611_fu_20614_p2" SOURCE="" VARIABLE="tmp611" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp612_fu_20620_p2" SOURCE="" VARIABLE="tmp612" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp610_fu_20626_p2" SOURCE="" VARIABLE="tmp610" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp614_fu_20632_p2" SOURCE="" VARIABLE="tmp614" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp615_fu_20638_p2" SOURCE="" VARIABLE="tmp615" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp613_fu_20644_p2" SOURCE="" VARIABLE="tmp613" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp609_fu_20650_p2" SOURCE="" VARIABLE="tmp609" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_2_11_15_fu_20656_p2" SOURCE="" VARIABLE="add31_u0_32fixp_2_11_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U705" SOURCE="" VARIABLE="empty_725" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U706" SOURCE="" VARIABLE="empty_726" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U707" SOURCE="" VARIABLE="empty_727" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U708" SOURCE="" VARIABLE="empty_728" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U709" SOURCE="" VARIABLE="empty_729" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U710" SOURCE="" VARIABLE="empty_730" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U711" SOURCE="" VARIABLE="empty_731" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U712" SOURCE="" VARIABLE="empty_732" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U713" SOURCE="" VARIABLE="empty_733" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U714" SOURCE="" VARIABLE="empty_734" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U715" SOURCE="" VARIABLE="empty_735" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U716" SOURCE="" VARIABLE="empty_736" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U717" SOURCE="" VARIABLE="empty_737" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U718" SOURCE="" VARIABLE="empty_738" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U719" SOURCE="" VARIABLE="empty_739" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U720" SOURCE="" VARIABLE="empty_740" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp618_fu_20902_p2" SOURCE="" VARIABLE="tmp618" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp619_fu_20908_p2" SOURCE="" VARIABLE="tmp619" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp617_fu_20914_p2" SOURCE="" VARIABLE="tmp617" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp621_fu_20920_p2" SOURCE="" VARIABLE="tmp621" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp622_fu_20926_p2" SOURCE="" VARIABLE="tmp622" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp620_fu_20932_p2" SOURCE="" VARIABLE="tmp620" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp616_fu_20938_p2" SOURCE="" VARIABLE="tmp616" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp625_fu_20944_p2" SOURCE="" VARIABLE="tmp625" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp626_fu_20950_p2" SOURCE="" VARIABLE="tmp626" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp624_fu_20956_p2" SOURCE="" VARIABLE="tmp624" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp628_fu_20962_p2" SOURCE="" VARIABLE="tmp628" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp629_fu_20968_p2" SOURCE="" VARIABLE="tmp629" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp627_fu_20974_p2" SOURCE="" VARIABLE="tmp627" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp623_fu_20980_p2" SOURCE="" VARIABLE="tmp623" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_2_12_15_fu_20986_p2" SOURCE="" VARIABLE="add31_u0_32fixp_2_12_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U721" SOURCE="" VARIABLE="empty_741" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U722" SOURCE="" VARIABLE="empty_742" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U723" SOURCE="" VARIABLE="empty_743" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U724" SOURCE="" VARIABLE="empty_744" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U725" SOURCE="" VARIABLE="empty_745" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U726" SOURCE="" VARIABLE="empty_746" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U727" SOURCE="" VARIABLE="empty_747" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U728" SOURCE="" VARIABLE="empty_748" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U729" SOURCE="" VARIABLE="empty_749" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U730" SOURCE="" VARIABLE="empty_750" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U731" SOURCE="" VARIABLE="empty_751" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U732" SOURCE="" VARIABLE="empty_752" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U733" SOURCE="" VARIABLE="empty_753" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U734" SOURCE="" VARIABLE="empty_754" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U735" SOURCE="" VARIABLE="empty_755" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U736" SOURCE="" VARIABLE="empty_756" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp632_fu_21232_p2" SOURCE="" VARIABLE="tmp632" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp633_fu_21238_p2" SOURCE="" VARIABLE="tmp633" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp631_fu_21244_p2" SOURCE="" VARIABLE="tmp631" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp635_fu_21250_p2" SOURCE="" VARIABLE="tmp635" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp636_fu_21256_p2" SOURCE="" VARIABLE="tmp636" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp634_fu_21262_p2" SOURCE="" VARIABLE="tmp634" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp630_fu_21268_p2" SOURCE="" VARIABLE="tmp630" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp639_fu_21274_p2" SOURCE="" VARIABLE="tmp639" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp640_fu_21280_p2" SOURCE="" VARIABLE="tmp640" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp638_fu_21286_p2" SOURCE="" VARIABLE="tmp638" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp642_fu_21292_p2" SOURCE="" VARIABLE="tmp642" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp643_fu_21298_p2" SOURCE="" VARIABLE="tmp643" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp641_fu_21304_p2" SOURCE="" VARIABLE="tmp641" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp637_fu_21310_p2" SOURCE="" VARIABLE="tmp637" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_2_13_15_fu_21316_p2" SOURCE="" VARIABLE="add31_u0_32fixp_2_13_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U737" SOURCE="" VARIABLE="empty_757" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U738" SOURCE="" VARIABLE="empty_758" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U739" SOURCE="" VARIABLE="empty_759" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U740" SOURCE="" VARIABLE="empty_760" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U741" SOURCE="" VARIABLE="empty_761" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U742" SOURCE="" VARIABLE="empty_762" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U743" SOURCE="" VARIABLE="empty_763" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U744" SOURCE="" VARIABLE="empty_764" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U745" SOURCE="" VARIABLE="empty_765" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U746" SOURCE="" VARIABLE="empty_766" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U747" SOURCE="" VARIABLE="empty_767" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U748" SOURCE="" VARIABLE="empty_768" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U749" SOURCE="" VARIABLE="empty_769" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U750" SOURCE="" VARIABLE="empty_770" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U751" SOURCE="" VARIABLE="empty_771" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U752" SOURCE="" VARIABLE="empty_772" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp646_fu_21562_p2" SOURCE="" VARIABLE="tmp646" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp647_fu_21568_p2" SOURCE="" VARIABLE="tmp647" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp645_fu_21574_p2" SOURCE="" VARIABLE="tmp645" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp649_fu_21580_p2" SOURCE="" VARIABLE="tmp649" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp650_fu_21586_p2" SOURCE="" VARIABLE="tmp650" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp648_fu_21592_p2" SOURCE="" VARIABLE="tmp648" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp644_fu_21598_p2" SOURCE="" VARIABLE="tmp644" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp653_fu_21604_p2" SOURCE="" VARIABLE="tmp653" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp654_fu_21610_p2" SOURCE="" VARIABLE="tmp654" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp652_fu_21616_p2" SOURCE="" VARIABLE="tmp652" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp656_fu_21622_p2" SOURCE="" VARIABLE="tmp656" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp657_fu_21628_p2" SOURCE="" VARIABLE="tmp657" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp655_fu_21634_p2" SOURCE="" VARIABLE="tmp655" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp651_fu_21640_p2" SOURCE="" VARIABLE="tmp651" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_2_14_15_fu_21646_p2" SOURCE="" VARIABLE="add31_u0_32fixp_2_14_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U753" SOURCE="" VARIABLE="empty_773" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U754" SOURCE="" VARIABLE="empty_774" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U755" SOURCE="" VARIABLE="empty_775" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U756" SOURCE="" VARIABLE="empty_776" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U757" SOURCE="" VARIABLE="empty_777" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U758" SOURCE="" VARIABLE="empty_778" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U759" SOURCE="" VARIABLE="empty_779" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U760" SOURCE="" VARIABLE="empty_780" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U761" SOURCE="" VARIABLE="empty_781" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U762" SOURCE="" VARIABLE="empty_782" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U763" SOURCE="" VARIABLE="empty_783" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U764" SOURCE="" VARIABLE="empty_784" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U765" SOURCE="" VARIABLE="empty_785" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U766" SOURCE="" VARIABLE="empty_786" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U767" SOURCE="" VARIABLE="empty_787" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U768" SOURCE="" VARIABLE="empty_788" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp660_fu_21892_p2" SOURCE="" VARIABLE="tmp660" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp661_fu_21898_p2" SOURCE="" VARIABLE="tmp661" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp659_fu_21904_p2" SOURCE="" VARIABLE="tmp659" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp663_fu_21910_p2" SOURCE="" VARIABLE="tmp663" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp664_fu_21916_p2" SOURCE="" VARIABLE="tmp664" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp662_fu_21922_p2" SOURCE="" VARIABLE="tmp662" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp658_fu_21928_p2" SOURCE="" VARIABLE="tmp658" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp667_fu_21934_p2" SOURCE="" VARIABLE="tmp667" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp668_fu_21940_p2" SOURCE="" VARIABLE="tmp668" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp666_fu_21946_p2" SOURCE="" VARIABLE="tmp666" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp670_fu_21952_p2" SOURCE="" VARIABLE="tmp670" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp671_fu_21958_p2" SOURCE="" VARIABLE="tmp671" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp669_fu_21964_p2" SOURCE="" VARIABLE="tmp669" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp665_fu_21970_p2" SOURCE="" VARIABLE="tmp665" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_2_15_15_fu_21976_p2" SOURCE="" VARIABLE="add31_u0_32fixp_2_15_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U769" SOURCE="" VARIABLE="empty_789" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U770" SOURCE="" VARIABLE="empty_790" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U771" SOURCE="" VARIABLE="empty_791" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U772" SOURCE="" VARIABLE="empty_792" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U773" SOURCE="" VARIABLE="empty_793" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U774" SOURCE="" VARIABLE="empty_794" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U775" SOURCE="" VARIABLE="empty_795" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U776" SOURCE="" VARIABLE="empty_796" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U777" SOURCE="" VARIABLE="empty_797" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U778" SOURCE="" VARIABLE="empty_798" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U779" SOURCE="" VARIABLE="empty_799" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U780" SOURCE="" VARIABLE="empty_800" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U781" SOURCE="" VARIABLE="empty_801" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U782" SOURCE="" VARIABLE="empty_802" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U783" SOURCE="" VARIABLE="empty_803" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U784" SOURCE="" VARIABLE="empty_804" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp674_fu_22446_p2" SOURCE="" VARIABLE="tmp674" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp675_fu_22452_p2" SOURCE="" VARIABLE="tmp675" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp673_fu_22458_p2" SOURCE="" VARIABLE="tmp673" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp677_fu_22464_p2" SOURCE="" VARIABLE="tmp677" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp678_fu_22470_p2" SOURCE="" VARIABLE="tmp678" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp676_fu_22476_p2" SOURCE="" VARIABLE="tmp676" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp672_fu_22482_p2" SOURCE="" VARIABLE="tmp672" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp681_fu_22488_p2" SOURCE="" VARIABLE="tmp681" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp682_fu_22494_p2" SOURCE="" VARIABLE="tmp682" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp680_fu_22500_p2" SOURCE="" VARIABLE="tmp680" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp684_fu_22506_p2" SOURCE="" VARIABLE="tmp684" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp685_fu_22512_p2" SOURCE="" VARIABLE="tmp685" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp683_fu_22518_p2" SOURCE="" VARIABLE="tmp683" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp679_fu_22524_p2" SOURCE="" VARIABLE="tmp679" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_3_151566_fu_22530_p2" SOURCE="" VARIABLE="add31_u0_32fixp_3_151566" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U785" SOURCE="" VARIABLE="empty_805" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U786" SOURCE="" VARIABLE="empty_806" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U787" SOURCE="" VARIABLE="empty_807" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U788" SOURCE="" VARIABLE="empty_808" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U789" SOURCE="" VARIABLE="empty_809" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U790" SOURCE="" VARIABLE="empty_810" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U791" SOURCE="" VARIABLE="empty_811" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U792" SOURCE="" VARIABLE="empty_812" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U793" SOURCE="" VARIABLE="empty_813" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U794" SOURCE="" VARIABLE="empty_814" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U795" SOURCE="" VARIABLE="empty_815" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U796" SOURCE="" VARIABLE="empty_816" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U797" SOURCE="" VARIABLE="empty_817" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U798" SOURCE="" VARIABLE="empty_818" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U799" SOURCE="" VARIABLE="empty_819" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U800" SOURCE="" VARIABLE="empty_820" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp688_fu_22776_p2" SOURCE="" VARIABLE="tmp688" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp689_fu_22782_p2" SOURCE="" VARIABLE="tmp689" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp687_fu_22788_p2" SOURCE="" VARIABLE="tmp687" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp691_fu_22794_p2" SOURCE="" VARIABLE="tmp691" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp692_fu_22800_p2" SOURCE="" VARIABLE="tmp692" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp690_fu_22806_p2" SOURCE="" VARIABLE="tmp690" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp686_fu_22812_p2" SOURCE="" VARIABLE="tmp686" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp695_fu_22818_p2" SOURCE="" VARIABLE="tmp695" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp696_fu_22824_p2" SOURCE="" VARIABLE="tmp696" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp694_fu_22830_p2" SOURCE="" VARIABLE="tmp694" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp698_fu_22836_p2" SOURCE="" VARIABLE="tmp698" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp699_fu_22842_p2" SOURCE="" VARIABLE="tmp699" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp697_fu_22848_p2" SOURCE="" VARIABLE="tmp697" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp693_fu_22854_p2" SOURCE="" VARIABLE="tmp693" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_3_1_15_fu_22860_p2" SOURCE="" VARIABLE="add31_u0_32fixp_3_1_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U801" SOURCE="" VARIABLE="empty_821" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U802" SOURCE="" VARIABLE="empty_822" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U803" SOURCE="" VARIABLE="empty_823" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U804" SOURCE="" VARIABLE="empty_824" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U805" SOURCE="" VARIABLE="empty_825" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U806" SOURCE="" VARIABLE="empty_826" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U807" SOURCE="" VARIABLE="empty_827" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U808" SOURCE="" VARIABLE="empty_828" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U809" SOURCE="" VARIABLE="empty_829" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U810" SOURCE="" VARIABLE="empty_830" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U811" SOURCE="" VARIABLE="empty_831" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U812" SOURCE="" VARIABLE="empty_832" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U813" SOURCE="" VARIABLE="empty_833" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U814" SOURCE="" VARIABLE="empty_834" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U815" SOURCE="" VARIABLE="empty_835" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U816" SOURCE="" VARIABLE="empty_836" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp702_fu_23106_p2" SOURCE="" VARIABLE="tmp702" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp703_fu_23112_p2" SOURCE="" VARIABLE="tmp703" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp701_fu_23118_p2" SOURCE="" VARIABLE="tmp701" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp705_fu_23124_p2" SOURCE="" VARIABLE="tmp705" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp706_fu_23130_p2" SOURCE="" VARIABLE="tmp706" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp704_fu_23136_p2" SOURCE="" VARIABLE="tmp704" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp700_fu_23142_p2" SOURCE="" VARIABLE="tmp700" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp709_fu_23148_p2" SOURCE="" VARIABLE="tmp709" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp710_fu_23154_p2" SOURCE="" VARIABLE="tmp710" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp708_fu_23160_p2" SOURCE="" VARIABLE="tmp708" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp712_fu_23166_p2" SOURCE="" VARIABLE="tmp712" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp713_fu_23172_p2" SOURCE="" VARIABLE="tmp713" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp711_fu_23178_p2" SOURCE="" VARIABLE="tmp711" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp707_fu_23184_p2" SOURCE="" VARIABLE="tmp707" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_3_2_15_fu_23190_p2" SOURCE="" VARIABLE="add31_u0_32fixp_3_2_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U817" SOURCE="" VARIABLE="empty_837" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U818" SOURCE="" VARIABLE="empty_838" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U819" SOURCE="" VARIABLE="empty_839" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U820" SOURCE="" VARIABLE="empty_840" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U821" SOURCE="" VARIABLE="empty_841" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U822" SOURCE="" VARIABLE="empty_842" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U823" SOURCE="" VARIABLE="empty_843" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U824" SOURCE="" VARIABLE="empty_844" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U825" SOURCE="" VARIABLE="empty_845" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U826" SOURCE="" VARIABLE="empty_846" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U827" SOURCE="" VARIABLE="empty_847" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U828" SOURCE="" VARIABLE="empty_848" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U829" SOURCE="" VARIABLE="empty_849" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U830" SOURCE="" VARIABLE="empty_850" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U831" SOURCE="" VARIABLE="empty_851" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U832" SOURCE="" VARIABLE="empty_852" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp716_fu_23436_p2" SOURCE="" VARIABLE="tmp716" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp717_fu_23442_p2" SOURCE="" VARIABLE="tmp717" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp715_fu_23448_p2" SOURCE="" VARIABLE="tmp715" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp719_fu_23454_p2" SOURCE="" VARIABLE="tmp719" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp720_fu_23460_p2" SOURCE="" VARIABLE="tmp720" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp718_fu_23466_p2" SOURCE="" VARIABLE="tmp718" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp714_fu_23472_p2" SOURCE="" VARIABLE="tmp714" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp723_fu_23478_p2" SOURCE="" VARIABLE="tmp723" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp724_fu_23484_p2" SOURCE="" VARIABLE="tmp724" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp722_fu_23490_p2" SOURCE="" VARIABLE="tmp722" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp726_fu_23496_p2" SOURCE="" VARIABLE="tmp726" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp727_fu_23502_p2" SOURCE="" VARIABLE="tmp727" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp725_fu_23508_p2" SOURCE="" VARIABLE="tmp725" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp721_fu_23514_p2" SOURCE="" VARIABLE="tmp721" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_3_3_15_fu_23520_p2" SOURCE="" VARIABLE="add31_u0_32fixp_3_3_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U833" SOURCE="" VARIABLE="empty_853" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U834" SOURCE="" VARIABLE="empty_854" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U835" SOURCE="" VARIABLE="empty_855" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U836" SOURCE="" VARIABLE="empty_856" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U837" SOURCE="" VARIABLE="empty_857" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U838" SOURCE="" VARIABLE="empty_858" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U839" SOURCE="" VARIABLE="empty_859" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U840" SOURCE="" VARIABLE="empty_860" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U841" SOURCE="" VARIABLE="empty_861" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U842" SOURCE="" VARIABLE="empty_862" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U843" SOURCE="" VARIABLE="empty_863" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U844" SOURCE="" VARIABLE="empty_864" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U845" SOURCE="" VARIABLE="empty_865" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U846" SOURCE="" VARIABLE="empty_866" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U847" SOURCE="" VARIABLE="empty_867" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U848" SOURCE="" VARIABLE="empty_868" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp730_fu_23766_p2" SOURCE="" VARIABLE="tmp730" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp731_fu_23772_p2" SOURCE="" VARIABLE="tmp731" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp729_fu_23778_p2" SOURCE="" VARIABLE="tmp729" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp733_fu_23784_p2" SOURCE="" VARIABLE="tmp733" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp734_fu_23790_p2" SOURCE="" VARIABLE="tmp734" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp732_fu_23796_p2" SOURCE="" VARIABLE="tmp732" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp728_fu_23802_p2" SOURCE="" VARIABLE="tmp728" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp737_fu_23808_p2" SOURCE="" VARIABLE="tmp737" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp738_fu_23814_p2" SOURCE="" VARIABLE="tmp738" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp736_fu_23820_p2" SOURCE="" VARIABLE="tmp736" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp740_fu_23826_p2" SOURCE="" VARIABLE="tmp740" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp741_fu_23832_p2" SOURCE="" VARIABLE="tmp741" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp739_fu_23838_p2" SOURCE="" VARIABLE="tmp739" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp735_fu_23844_p2" SOURCE="" VARIABLE="tmp735" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_3_4_15_fu_23850_p2" SOURCE="" VARIABLE="add31_u0_32fixp_3_4_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U849" SOURCE="" VARIABLE="empty_869" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U850" SOURCE="" VARIABLE="empty_870" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U851" SOURCE="" VARIABLE="empty_871" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U852" SOURCE="" VARIABLE="empty_872" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U853" SOURCE="" VARIABLE="empty_873" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U854" SOURCE="" VARIABLE="empty_874" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U855" SOURCE="" VARIABLE="empty_875" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U856" SOURCE="" VARIABLE="empty_876" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U857" SOURCE="" VARIABLE="empty_877" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U858" SOURCE="" VARIABLE="empty_878" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U859" SOURCE="" VARIABLE="empty_879" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U860" SOURCE="" VARIABLE="empty_880" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U861" SOURCE="" VARIABLE="empty_881" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U862" SOURCE="" VARIABLE="empty_882" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U863" SOURCE="" VARIABLE="empty_883" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U864" SOURCE="" VARIABLE="empty_884" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp744_fu_24096_p2" SOURCE="" VARIABLE="tmp744" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp745_fu_24102_p2" SOURCE="" VARIABLE="tmp745" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp743_fu_24108_p2" SOURCE="" VARIABLE="tmp743" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp747_fu_24114_p2" SOURCE="" VARIABLE="tmp747" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp748_fu_24120_p2" SOURCE="" VARIABLE="tmp748" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp746_fu_24126_p2" SOURCE="" VARIABLE="tmp746" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp742_fu_24132_p2" SOURCE="" VARIABLE="tmp742" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp751_fu_24138_p2" SOURCE="" VARIABLE="tmp751" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp752_fu_24144_p2" SOURCE="" VARIABLE="tmp752" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp750_fu_24150_p2" SOURCE="" VARIABLE="tmp750" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp754_fu_24156_p2" SOURCE="" VARIABLE="tmp754" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp755_fu_24162_p2" SOURCE="" VARIABLE="tmp755" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp753_fu_24168_p2" SOURCE="" VARIABLE="tmp753" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp749_fu_24174_p2" SOURCE="" VARIABLE="tmp749" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_3_5_15_fu_24180_p2" SOURCE="" VARIABLE="add31_u0_32fixp_3_5_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U865" SOURCE="" VARIABLE="empty_885" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U866" SOURCE="" VARIABLE="empty_886" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U867" SOURCE="" VARIABLE="empty_887" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U868" SOURCE="" VARIABLE="empty_888" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U869" SOURCE="" VARIABLE="empty_889" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U870" SOURCE="" VARIABLE="empty_890" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U871" SOURCE="" VARIABLE="empty_891" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U872" SOURCE="" VARIABLE="empty_892" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U873" SOURCE="" VARIABLE="empty_893" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U874" SOURCE="" VARIABLE="empty_894" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U875" SOURCE="" VARIABLE="empty_895" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U876" SOURCE="" VARIABLE="empty_896" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U877" SOURCE="" VARIABLE="empty_897" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U878" SOURCE="" VARIABLE="empty_898" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U879" SOURCE="" VARIABLE="empty_899" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U880" SOURCE="" VARIABLE="empty_900" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp758_fu_24426_p2" SOURCE="" VARIABLE="tmp758" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp759_fu_24432_p2" SOURCE="" VARIABLE="tmp759" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp757_fu_24438_p2" SOURCE="" VARIABLE="tmp757" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp761_fu_24444_p2" SOURCE="" VARIABLE="tmp761" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp762_fu_24450_p2" SOURCE="" VARIABLE="tmp762" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp760_fu_24456_p2" SOURCE="" VARIABLE="tmp760" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp756_fu_24462_p2" SOURCE="" VARIABLE="tmp756" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp765_fu_24468_p2" SOURCE="" VARIABLE="tmp765" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp766_fu_24474_p2" SOURCE="" VARIABLE="tmp766" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp764_fu_24480_p2" SOURCE="" VARIABLE="tmp764" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp768_fu_24486_p2" SOURCE="" VARIABLE="tmp768" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp769_fu_24492_p2" SOURCE="" VARIABLE="tmp769" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp767_fu_24498_p2" SOURCE="" VARIABLE="tmp767" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp763_fu_24504_p2" SOURCE="" VARIABLE="tmp763" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_3_6_15_fu_24510_p2" SOURCE="" VARIABLE="add31_u0_32fixp_3_6_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U881" SOURCE="" VARIABLE="empty_901" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U882" SOURCE="" VARIABLE="empty_902" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U883" SOURCE="" VARIABLE="empty_903" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U884" SOURCE="" VARIABLE="empty_904" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U885" SOURCE="" VARIABLE="empty_905" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U886" SOURCE="" VARIABLE="empty_906" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U887" SOURCE="" VARIABLE="empty_907" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U888" SOURCE="" VARIABLE="empty_908" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U889" SOURCE="" VARIABLE="empty_909" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U890" SOURCE="" VARIABLE="empty_910" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U891" SOURCE="" VARIABLE="empty_911" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U892" SOURCE="" VARIABLE="empty_912" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U893" SOURCE="" VARIABLE="empty_913" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U894" SOURCE="" VARIABLE="empty_914" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U895" SOURCE="" VARIABLE="empty_915" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U896" SOURCE="" VARIABLE="empty_916" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp772_fu_24756_p2" SOURCE="" VARIABLE="tmp772" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp773_fu_24762_p2" SOURCE="" VARIABLE="tmp773" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp771_fu_24768_p2" SOURCE="" VARIABLE="tmp771" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp775_fu_24774_p2" SOURCE="" VARIABLE="tmp775" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp776_fu_24780_p2" SOURCE="" VARIABLE="tmp776" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp774_fu_24786_p2" SOURCE="" VARIABLE="tmp774" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp770_fu_24792_p2" SOURCE="" VARIABLE="tmp770" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp779_fu_24798_p2" SOURCE="" VARIABLE="tmp779" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp780_fu_24804_p2" SOURCE="" VARIABLE="tmp780" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp778_fu_24810_p2" SOURCE="" VARIABLE="tmp778" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp782_fu_24816_p2" SOURCE="" VARIABLE="tmp782" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp783_fu_24822_p2" SOURCE="" VARIABLE="tmp783" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp781_fu_24828_p2" SOURCE="" VARIABLE="tmp781" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp777_fu_24834_p2" SOURCE="" VARIABLE="tmp777" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_3_7_15_fu_24840_p2" SOURCE="" VARIABLE="add31_u0_32fixp_3_7_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U897" SOURCE="" VARIABLE="empty_917" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U898" SOURCE="" VARIABLE="empty_918" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U899" SOURCE="" VARIABLE="empty_919" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U900" SOURCE="" VARIABLE="empty_920" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U901" SOURCE="" VARIABLE="empty_921" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U902" SOURCE="" VARIABLE="empty_922" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U903" SOURCE="" VARIABLE="empty_923" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U904" SOURCE="" VARIABLE="empty_924" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U905" SOURCE="" VARIABLE="empty_925" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U906" SOURCE="" VARIABLE="empty_926" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U907" SOURCE="" VARIABLE="empty_927" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U908" SOURCE="" VARIABLE="empty_928" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U909" SOURCE="" VARIABLE="empty_929" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U910" SOURCE="" VARIABLE="empty_930" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U911" SOURCE="" VARIABLE="empty_931" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U912" SOURCE="" VARIABLE="empty_932" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp786_fu_25086_p2" SOURCE="" VARIABLE="tmp786" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp787_fu_25092_p2" SOURCE="" VARIABLE="tmp787" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp785_fu_25098_p2" SOURCE="" VARIABLE="tmp785" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp789_fu_25104_p2" SOURCE="" VARIABLE="tmp789" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp790_fu_25110_p2" SOURCE="" VARIABLE="tmp790" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp788_fu_25116_p2" SOURCE="" VARIABLE="tmp788" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp784_fu_25122_p2" SOURCE="" VARIABLE="tmp784" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp793_fu_25128_p2" SOURCE="" VARIABLE="tmp793" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp794_fu_25134_p2" SOURCE="" VARIABLE="tmp794" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp792_fu_25140_p2" SOURCE="" VARIABLE="tmp792" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp796_fu_25146_p2" SOURCE="" VARIABLE="tmp796" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp797_fu_25152_p2" SOURCE="" VARIABLE="tmp797" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp795_fu_25158_p2" SOURCE="" VARIABLE="tmp795" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp791_fu_25164_p2" SOURCE="" VARIABLE="tmp791" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_3_8_15_fu_25170_p2" SOURCE="" VARIABLE="add31_u0_32fixp_3_8_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U913" SOURCE="" VARIABLE="empty_933" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U914" SOURCE="" VARIABLE="empty_934" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U915" SOURCE="" VARIABLE="empty_935" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U916" SOURCE="" VARIABLE="empty_936" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U917" SOURCE="" VARIABLE="empty_937" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U918" SOURCE="" VARIABLE="empty_938" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U919" SOURCE="" VARIABLE="empty_939" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U920" SOURCE="" VARIABLE="empty_940" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U921" SOURCE="" VARIABLE="empty_941" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U922" SOURCE="" VARIABLE="empty_942" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U923" SOURCE="" VARIABLE="empty_943" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U924" SOURCE="" VARIABLE="empty_944" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U925" SOURCE="" VARIABLE="empty_945" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U926" SOURCE="" VARIABLE="empty_946" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U927" SOURCE="" VARIABLE="empty_947" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U928" SOURCE="" VARIABLE="empty_948" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp800_fu_25416_p2" SOURCE="" VARIABLE="tmp800" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp801_fu_25422_p2" SOURCE="" VARIABLE="tmp801" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp799_fu_25428_p2" SOURCE="" VARIABLE="tmp799" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp803_fu_25434_p2" SOURCE="" VARIABLE="tmp803" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp804_fu_25440_p2" SOURCE="" VARIABLE="tmp804" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp802_fu_25446_p2" SOURCE="" VARIABLE="tmp802" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp798_fu_25452_p2" SOURCE="" VARIABLE="tmp798" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp807_fu_25458_p2" SOURCE="" VARIABLE="tmp807" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp808_fu_25464_p2" SOURCE="" VARIABLE="tmp808" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp806_fu_25470_p2" SOURCE="" VARIABLE="tmp806" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp810_fu_25476_p2" SOURCE="" VARIABLE="tmp810" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp811_fu_25482_p2" SOURCE="" VARIABLE="tmp811" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp809_fu_25488_p2" SOURCE="" VARIABLE="tmp809" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp805_fu_25494_p2" SOURCE="" VARIABLE="tmp805" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_3_9_15_fu_25500_p2" SOURCE="" VARIABLE="add31_u0_32fixp_3_9_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U929" SOURCE="" VARIABLE="empty_949" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U930" SOURCE="" VARIABLE="empty_950" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U931" SOURCE="" VARIABLE="empty_951" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U932" SOURCE="" VARIABLE="empty_952" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U933" SOURCE="" VARIABLE="empty_953" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U934" SOURCE="" VARIABLE="empty_954" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U935" SOURCE="" VARIABLE="empty_955" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U936" SOURCE="" VARIABLE="empty_956" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U937" SOURCE="" VARIABLE="empty_957" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U938" SOURCE="" VARIABLE="empty_958" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U939" SOURCE="" VARIABLE="empty_959" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U940" SOURCE="" VARIABLE="empty_960" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U941" SOURCE="" VARIABLE="empty_961" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U942" SOURCE="" VARIABLE="empty_962" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U943" SOURCE="" VARIABLE="empty_963" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U944" SOURCE="" VARIABLE="empty_964" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp814_fu_25746_p2" SOURCE="" VARIABLE="tmp814" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp815_fu_25752_p2" SOURCE="" VARIABLE="tmp815" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp813_fu_25758_p2" SOURCE="" VARIABLE="tmp813" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp817_fu_25764_p2" SOURCE="" VARIABLE="tmp817" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp818_fu_25770_p2" SOURCE="" VARIABLE="tmp818" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp816_fu_25776_p2" SOURCE="" VARIABLE="tmp816" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp812_fu_25782_p2" SOURCE="" VARIABLE="tmp812" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp821_fu_25788_p2" SOURCE="" VARIABLE="tmp821" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp822_fu_25794_p2" SOURCE="" VARIABLE="tmp822" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp820_fu_25800_p2" SOURCE="" VARIABLE="tmp820" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp824_fu_25806_p2" SOURCE="" VARIABLE="tmp824" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp825_fu_25812_p2" SOURCE="" VARIABLE="tmp825" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp823_fu_25818_p2" SOURCE="" VARIABLE="tmp823" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp819_fu_25824_p2" SOURCE="" VARIABLE="tmp819" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_3_10_15_fu_25830_p2" SOURCE="" VARIABLE="add31_u0_32fixp_3_10_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U945" SOURCE="" VARIABLE="empty_965" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U946" SOURCE="" VARIABLE="empty_966" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U947" SOURCE="" VARIABLE="empty_967" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U948" SOURCE="" VARIABLE="empty_968" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U949" SOURCE="" VARIABLE="empty_969" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U950" SOURCE="" VARIABLE="empty_970" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U951" SOURCE="" VARIABLE="empty_971" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U952" SOURCE="" VARIABLE="empty_972" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U953" SOURCE="" VARIABLE="empty_973" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U954" SOURCE="" VARIABLE="empty_974" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U955" SOURCE="" VARIABLE="empty_975" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U956" SOURCE="" VARIABLE="empty_976" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U957" SOURCE="" VARIABLE="empty_977" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U958" SOURCE="" VARIABLE="empty_978" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U959" SOURCE="" VARIABLE="empty_979" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U960" SOURCE="" VARIABLE="empty_980" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp828_fu_26076_p2" SOURCE="" VARIABLE="tmp828" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp829_fu_26082_p2" SOURCE="" VARIABLE="tmp829" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp827_fu_26088_p2" SOURCE="" VARIABLE="tmp827" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp831_fu_26094_p2" SOURCE="" VARIABLE="tmp831" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp832_fu_26100_p2" SOURCE="" VARIABLE="tmp832" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp830_fu_26106_p2" SOURCE="" VARIABLE="tmp830" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp826_fu_26112_p2" SOURCE="" VARIABLE="tmp826" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp835_fu_26118_p2" SOURCE="" VARIABLE="tmp835" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp836_fu_26124_p2" SOURCE="" VARIABLE="tmp836" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp834_fu_26130_p2" SOURCE="" VARIABLE="tmp834" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp838_fu_26136_p2" SOURCE="" VARIABLE="tmp838" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp839_fu_26142_p2" SOURCE="" VARIABLE="tmp839" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp837_fu_26148_p2" SOURCE="" VARIABLE="tmp837" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp833_fu_26154_p2" SOURCE="" VARIABLE="tmp833" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_3_11_15_fu_26160_p2" SOURCE="" VARIABLE="add31_u0_32fixp_3_11_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U961" SOURCE="" VARIABLE="empty_981" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U962" SOURCE="" VARIABLE="empty_982" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U963" SOURCE="" VARIABLE="empty_983" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U964" SOURCE="" VARIABLE="empty_984" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U965" SOURCE="" VARIABLE="empty_985" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U966" SOURCE="" VARIABLE="empty_986" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U967" SOURCE="" VARIABLE="empty_987" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U968" SOURCE="" VARIABLE="empty_988" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U969" SOURCE="" VARIABLE="empty_989" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U970" SOURCE="" VARIABLE="empty_990" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U971" SOURCE="" VARIABLE="empty_991" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U972" SOURCE="" VARIABLE="empty_992" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U973" SOURCE="" VARIABLE="empty_993" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U974" SOURCE="" VARIABLE="empty_994" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U975" SOURCE="" VARIABLE="empty_995" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U976" SOURCE="" VARIABLE="empty_996" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp842_fu_26406_p2" SOURCE="" VARIABLE="tmp842" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp843_fu_26412_p2" SOURCE="" VARIABLE="tmp843" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp841_fu_26418_p2" SOURCE="" VARIABLE="tmp841" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp845_fu_26424_p2" SOURCE="" VARIABLE="tmp845" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp846_fu_26430_p2" SOURCE="" VARIABLE="tmp846" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp844_fu_26436_p2" SOURCE="" VARIABLE="tmp844" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp840_fu_26442_p2" SOURCE="" VARIABLE="tmp840" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp849_fu_26448_p2" SOURCE="" VARIABLE="tmp849" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp850_fu_26454_p2" SOURCE="" VARIABLE="tmp850" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp848_fu_26460_p2" SOURCE="" VARIABLE="tmp848" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp852_fu_26466_p2" SOURCE="" VARIABLE="tmp852" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp853_fu_26472_p2" SOURCE="" VARIABLE="tmp853" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp851_fu_26478_p2" SOURCE="" VARIABLE="tmp851" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp847_fu_26484_p2" SOURCE="" VARIABLE="tmp847" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_3_12_15_fu_26490_p2" SOURCE="" VARIABLE="add31_u0_32fixp_3_12_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U977" SOURCE="" VARIABLE="empty_997" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U978" SOURCE="" VARIABLE="empty_998" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U979" SOURCE="" VARIABLE="empty_999" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U980" SOURCE="" VARIABLE="empty_1000" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U981" SOURCE="" VARIABLE="empty_1001" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U982" SOURCE="" VARIABLE="empty_1002" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U983" SOURCE="" VARIABLE="empty_1003" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U984" SOURCE="" VARIABLE="empty_1004" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U985" SOURCE="" VARIABLE="empty_1005" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U986" SOURCE="" VARIABLE="empty_1006" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U987" SOURCE="" VARIABLE="empty_1007" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U988" SOURCE="" VARIABLE="empty_1008" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U989" SOURCE="" VARIABLE="empty_1009" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U990" SOURCE="" VARIABLE="empty_1010" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U991" SOURCE="" VARIABLE="empty_1011" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U992" SOURCE="" VARIABLE="empty_1012" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp856_fu_26736_p2" SOURCE="" VARIABLE="tmp856" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp857_fu_26742_p2" SOURCE="" VARIABLE="tmp857" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp855_fu_26748_p2" SOURCE="" VARIABLE="tmp855" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp859_fu_26754_p2" SOURCE="" VARIABLE="tmp859" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp860_fu_26760_p2" SOURCE="" VARIABLE="tmp860" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp858_fu_26766_p2" SOURCE="" VARIABLE="tmp858" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp854_fu_26772_p2" SOURCE="" VARIABLE="tmp854" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp863_fu_26778_p2" SOURCE="" VARIABLE="tmp863" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp864_fu_26784_p2" SOURCE="" VARIABLE="tmp864" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp862_fu_26790_p2" SOURCE="" VARIABLE="tmp862" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp866_fu_26796_p2" SOURCE="" VARIABLE="tmp866" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp867_fu_26802_p2" SOURCE="" VARIABLE="tmp867" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp865_fu_26808_p2" SOURCE="" VARIABLE="tmp865" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp861_fu_26814_p2" SOURCE="" VARIABLE="tmp861" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_3_13_15_fu_26820_p2" SOURCE="" VARIABLE="add31_u0_32fixp_3_13_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U993" SOURCE="" VARIABLE="empty_1013" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U994" SOURCE="" VARIABLE="empty_1014" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U995" SOURCE="" VARIABLE="empty_1015" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U996" SOURCE="" VARIABLE="empty_1016" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U997" SOURCE="" VARIABLE="empty_1017" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U998" SOURCE="" VARIABLE="empty_1018" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U999" SOURCE="" VARIABLE="empty_1019" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1000" SOURCE="" VARIABLE="empty_1020" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1001" SOURCE="" VARIABLE="empty_1021" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1002" SOURCE="" VARIABLE="empty_1022" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1003" SOURCE="" VARIABLE="empty_1023" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1004" SOURCE="" VARIABLE="empty_1024" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1005" SOURCE="" VARIABLE="empty_1025" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1006" SOURCE="" VARIABLE="empty_1026" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1007" SOURCE="" VARIABLE="empty_1027" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1008" SOURCE="" VARIABLE="empty_1028" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp870_fu_27066_p2" SOURCE="" VARIABLE="tmp870" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp871_fu_27072_p2" SOURCE="" VARIABLE="tmp871" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp869_fu_27078_p2" SOURCE="" VARIABLE="tmp869" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp873_fu_27084_p2" SOURCE="" VARIABLE="tmp873" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp874_fu_27090_p2" SOURCE="" VARIABLE="tmp874" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp872_fu_27096_p2" SOURCE="" VARIABLE="tmp872" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp868_fu_27102_p2" SOURCE="" VARIABLE="tmp868" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp877_fu_27108_p2" SOURCE="" VARIABLE="tmp877" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp878_fu_27114_p2" SOURCE="" VARIABLE="tmp878" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp876_fu_27120_p2" SOURCE="" VARIABLE="tmp876" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp880_fu_27126_p2" SOURCE="" VARIABLE="tmp880" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp881_fu_27132_p2" SOURCE="" VARIABLE="tmp881" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp879_fu_27138_p2" SOURCE="" VARIABLE="tmp879" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp875_fu_27144_p2" SOURCE="" VARIABLE="tmp875" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_3_14_15_fu_27150_p2" SOURCE="" VARIABLE="add31_u0_32fixp_3_14_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1009" SOURCE="" VARIABLE="empty_1029" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1010" SOURCE="" VARIABLE="empty_1030" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1011" SOURCE="" VARIABLE="empty_1031" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1012" SOURCE="" VARIABLE="empty_1032" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1013" SOURCE="" VARIABLE="empty_1033" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1014" SOURCE="" VARIABLE="empty_1034" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1015" SOURCE="" VARIABLE="empty_1035" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1016" SOURCE="" VARIABLE="empty_1036" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1017" SOURCE="" VARIABLE="empty_1037" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1018" SOURCE="" VARIABLE="empty_1038" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1019" SOURCE="" VARIABLE="empty_1039" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1020" SOURCE="" VARIABLE="empty_1040" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1021" SOURCE="" VARIABLE="empty_1041" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1022" SOURCE="" VARIABLE="empty_1042" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1023" SOURCE="" VARIABLE="empty_1043" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1024" SOURCE="" VARIABLE="empty_1044" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp884_fu_27396_p2" SOURCE="" VARIABLE="tmp884" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp885_fu_27402_p2" SOURCE="" VARIABLE="tmp885" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp883_fu_27408_p2" SOURCE="" VARIABLE="tmp883" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp887_fu_27414_p2" SOURCE="" VARIABLE="tmp887" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp888_fu_27420_p2" SOURCE="" VARIABLE="tmp888" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp886_fu_27426_p2" SOURCE="" VARIABLE="tmp886" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp882_fu_27432_p2" SOURCE="" VARIABLE="tmp882" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp891_fu_27438_p2" SOURCE="" VARIABLE="tmp891" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp892_fu_27444_p2" SOURCE="" VARIABLE="tmp892" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp890_fu_27450_p2" SOURCE="" VARIABLE="tmp890" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp894_fu_27456_p2" SOURCE="" VARIABLE="tmp894" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp895_fu_27462_p2" SOURCE="" VARIABLE="tmp895" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp893_fu_27468_p2" SOURCE="" VARIABLE="tmp893" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp889_fu_27474_p2" SOURCE="" VARIABLE="tmp889" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_3_15_15_fu_27480_p2" SOURCE="" VARIABLE="add31_u0_32fixp_3_15_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1025" SOURCE="" VARIABLE="empty_1045" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1026" SOURCE="" VARIABLE="empty_1046" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1027" SOURCE="" VARIABLE="empty_1047" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1028" SOURCE="" VARIABLE="empty_1048" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1029" SOURCE="" VARIABLE="empty_1049" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1030" SOURCE="" VARIABLE="empty_1050" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1031" SOURCE="" VARIABLE="empty_1051" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1032" SOURCE="" VARIABLE="empty_1052" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1033" SOURCE="" VARIABLE="empty_1053" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1034" SOURCE="" VARIABLE="empty_1054" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1035" SOURCE="" VARIABLE="empty_1055" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1036" SOURCE="" VARIABLE="empty_1056" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1037" SOURCE="" VARIABLE="empty_1057" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1038" SOURCE="" VARIABLE="empty_1058" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1039" SOURCE="" VARIABLE="empty_1059" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1040" SOURCE="" VARIABLE="empty_1060" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp898_fu_27950_p2" SOURCE="" VARIABLE="tmp898" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp899_fu_27956_p2" SOURCE="" VARIABLE="tmp899" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp897_fu_27962_p2" SOURCE="" VARIABLE="tmp897" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp901_fu_27968_p2" SOURCE="" VARIABLE="tmp901" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp902_fu_27974_p2" SOURCE="" VARIABLE="tmp902" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp900_fu_27980_p2" SOURCE="" VARIABLE="tmp900" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp896_fu_27986_p2" SOURCE="" VARIABLE="tmp896" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp905_fu_27992_p2" SOURCE="" VARIABLE="tmp905" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp906_fu_27998_p2" SOURCE="" VARIABLE="tmp906" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp904_fu_28004_p2" SOURCE="" VARIABLE="tmp904" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp908_fu_28010_p2" SOURCE="" VARIABLE="tmp908" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp909_fu_28016_p2" SOURCE="" VARIABLE="tmp909" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp907_fu_28022_p2" SOURCE="" VARIABLE="tmp907" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp903_fu_28028_p2" SOURCE="" VARIABLE="tmp903" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_4_151446_fu_28034_p2" SOURCE="" VARIABLE="add31_u0_32fixp_4_151446" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1041" SOURCE="" VARIABLE="empty_1061" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1042" SOURCE="" VARIABLE="empty_1062" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1043" SOURCE="" VARIABLE="empty_1063" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1044" SOURCE="" VARIABLE="empty_1064" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1045" SOURCE="" VARIABLE="empty_1065" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1046" SOURCE="" VARIABLE="empty_1066" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1047" SOURCE="" VARIABLE="empty_1067" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1048" SOURCE="" VARIABLE="empty_1068" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1049" SOURCE="" VARIABLE="empty_1069" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1050" SOURCE="" VARIABLE="empty_1070" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1051" SOURCE="" VARIABLE="empty_1071" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1052" SOURCE="" VARIABLE="empty_1072" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1053" SOURCE="" VARIABLE="empty_1073" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1054" SOURCE="" VARIABLE="empty_1074" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1055" SOURCE="" VARIABLE="empty_1075" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1056" SOURCE="" VARIABLE="empty_1076" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp912_fu_28280_p2" SOURCE="" VARIABLE="tmp912" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp913_fu_28286_p2" SOURCE="" VARIABLE="tmp913" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp911_fu_28292_p2" SOURCE="" VARIABLE="tmp911" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp915_fu_28298_p2" SOURCE="" VARIABLE="tmp915" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp916_fu_28304_p2" SOURCE="" VARIABLE="tmp916" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp914_fu_28310_p2" SOURCE="" VARIABLE="tmp914" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp910_fu_28316_p2" SOURCE="" VARIABLE="tmp910" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp919_fu_28322_p2" SOURCE="" VARIABLE="tmp919" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp920_fu_28328_p2" SOURCE="" VARIABLE="tmp920" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp918_fu_28334_p2" SOURCE="" VARIABLE="tmp918" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp922_fu_28340_p2" SOURCE="" VARIABLE="tmp922" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp923_fu_28346_p2" SOURCE="" VARIABLE="tmp923" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp921_fu_28352_p2" SOURCE="" VARIABLE="tmp921" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp917_fu_28358_p2" SOURCE="" VARIABLE="tmp917" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_4_1_15_fu_28364_p2" SOURCE="" VARIABLE="add31_u0_32fixp_4_1_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1057" SOURCE="" VARIABLE="empty_1077" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1058" SOURCE="" VARIABLE="empty_1078" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1059" SOURCE="" VARIABLE="empty_1079" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1060" SOURCE="" VARIABLE="empty_1080" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1061" SOURCE="" VARIABLE="empty_1081" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1062" SOURCE="" VARIABLE="empty_1082" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1063" SOURCE="" VARIABLE="empty_1083" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1064" SOURCE="" VARIABLE="empty_1084" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1065" SOURCE="" VARIABLE="empty_1085" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1066" SOURCE="" VARIABLE="empty_1086" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1067" SOURCE="" VARIABLE="empty_1087" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1068" SOURCE="" VARIABLE="empty_1088" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1069" SOURCE="" VARIABLE="empty_1089" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1070" SOURCE="" VARIABLE="empty_1090" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1071" SOURCE="" VARIABLE="empty_1091" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1072" SOURCE="" VARIABLE="empty_1092" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp926_fu_28610_p2" SOURCE="" VARIABLE="tmp926" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp927_fu_28616_p2" SOURCE="" VARIABLE="tmp927" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp925_fu_28622_p2" SOURCE="" VARIABLE="tmp925" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp929_fu_28628_p2" SOURCE="" VARIABLE="tmp929" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp930_fu_28634_p2" SOURCE="" VARIABLE="tmp930" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp928_fu_28640_p2" SOURCE="" VARIABLE="tmp928" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp924_fu_28646_p2" SOURCE="" VARIABLE="tmp924" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp933_fu_28652_p2" SOURCE="" VARIABLE="tmp933" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp934_fu_28658_p2" SOURCE="" VARIABLE="tmp934" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp932_fu_28664_p2" SOURCE="" VARIABLE="tmp932" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp936_fu_28670_p2" SOURCE="" VARIABLE="tmp936" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp937_fu_28676_p2" SOURCE="" VARIABLE="tmp937" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp935_fu_28682_p2" SOURCE="" VARIABLE="tmp935" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp931_fu_28688_p2" SOURCE="" VARIABLE="tmp931" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_4_2_15_fu_28694_p2" SOURCE="" VARIABLE="add31_u0_32fixp_4_2_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1073" SOURCE="" VARIABLE="empty_1093" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1074" SOURCE="" VARIABLE="empty_1094" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1075" SOURCE="" VARIABLE="empty_1095" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1076" SOURCE="" VARIABLE="empty_1096" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1077" SOURCE="" VARIABLE="empty_1097" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1078" SOURCE="" VARIABLE="empty_1098" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1079" SOURCE="" VARIABLE="empty_1099" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1080" SOURCE="" VARIABLE="empty_1100" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1081" SOURCE="" VARIABLE="empty_1101" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1082" SOURCE="" VARIABLE="empty_1102" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1083" SOURCE="" VARIABLE="empty_1103" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1084" SOURCE="" VARIABLE="empty_1104" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1085" SOURCE="" VARIABLE="empty_1105" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1086" SOURCE="" VARIABLE="empty_1106" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1087" SOURCE="" VARIABLE="empty_1107" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1088" SOURCE="" VARIABLE="empty_1108" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp940_fu_28940_p2" SOURCE="" VARIABLE="tmp940" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp941_fu_28946_p2" SOURCE="" VARIABLE="tmp941" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp939_fu_28952_p2" SOURCE="" VARIABLE="tmp939" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp943_fu_28958_p2" SOURCE="" VARIABLE="tmp943" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp944_fu_28964_p2" SOURCE="" VARIABLE="tmp944" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp942_fu_28970_p2" SOURCE="" VARIABLE="tmp942" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp938_fu_28976_p2" SOURCE="" VARIABLE="tmp938" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp947_fu_28982_p2" SOURCE="" VARIABLE="tmp947" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp948_fu_28988_p2" SOURCE="" VARIABLE="tmp948" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp946_fu_28994_p2" SOURCE="" VARIABLE="tmp946" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp950_fu_29000_p2" SOURCE="" VARIABLE="tmp950" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp951_fu_29006_p2" SOURCE="" VARIABLE="tmp951" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp949_fu_29012_p2" SOURCE="" VARIABLE="tmp949" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp945_fu_29018_p2" SOURCE="" VARIABLE="tmp945" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_4_3_15_fu_29024_p2" SOURCE="" VARIABLE="add31_u0_32fixp_4_3_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1089" SOURCE="" VARIABLE="empty_1109" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1090" SOURCE="" VARIABLE="empty_1110" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1091" SOURCE="" VARIABLE="empty_1111" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1092" SOURCE="" VARIABLE="empty_1112" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1093" SOURCE="" VARIABLE="empty_1113" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1094" SOURCE="" VARIABLE="empty_1114" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1095" SOURCE="" VARIABLE="empty_1115" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1096" SOURCE="" VARIABLE="empty_1116" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1097" SOURCE="" VARIABLE="empty_1117" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1098" SOURCE="" VARIABLE="empty_1118" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1099" SOURCE="" VARIABLE="empty_1119" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1100" SOURCE="" VARIABLE="empty_1120" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1101" SOURCE="" VARIABLE="empty_1121" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1102" SOURCE="" VARIABLE="empty_1122" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1103" SOURCE="" VARIABLE="empty_1123" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1104" SOURCE="" VARIABLE="empty_1124" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp954_fu_29270_p2" SOURCE="" VARIABLE="tmp954" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp955_fu_29276_p2" SOURCE="" VARIABLE="tmp955" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp953_fu_29282_p2" SOURCE="" VARIABLE="tmp953" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp957_fu_29288_p2" SOURCE="" VARIABLE="tmp957" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp958_fu_29294_p2" SOURCE="" VARIABLE="tmp958" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp956_fu_29300_p2" SOURCE="" VARIABLE="tmp956" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp952_fu_29306_p2" SOURCE="" VARIABLE="tmp952" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp961_fu_29312_p2" SOURCE="" VARIABLE="tmp961" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp962_fu_29318_p2" SOURCE="" VARIABLE="tmp962" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp960_fu_29324_p2" SOURCE="" VARIABLE="tmp960" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp964_fu_29330_p2" SOURCE="" VARIABLE="tmp964" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp965_fu_29336_p2" SOURCE="" VARIABLE="tmp965" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp963_fu_29342_p2" SOURCE="" VARIABLE="tmp963" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp959_fu_29348_p2" SOURCE="" VARIABLE="tmp959" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_4_4_15_fu_29354_p2" SOURCE="" VARIABLE="add31_u0_32fixp_4_4_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1105" SOURCE="" VARIABLE="empty_1125" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1106" SOURCE="" VARIABLE="empty_1126" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1107" SOURCE="" VARIABLE="empty_1127" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1108" SOURCE="" VARIABLE="empty_1128" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1109" SOURCE="" VARIABLE="empty_1129" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1110" SOURCE="" VARIABLE="empty_1130" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1111" SOURCE="" VARIABLE="empty_1131" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1112" SOURCE="" VARIABLE="empty_1132" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1113" SOURCE="" VARIABLE="empty_1133" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1114" SOURCE="" VARIABLE="empty_1134" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1115" SOURCE="" VARIABLE="empty_1135" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1116" SOURCE="" VARIABLE="empty_1136" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1117" SOURCE="" VARIABLE="empty_1137" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1118" SOURCE="" VARIABLE="empty_1138" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1119" SOURCE="" VARIABLE="empty_1139" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1120" SOURCE="" VARIABLE="empty_1140" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp968_fu_29600_p2" SOURCE="" VARIABLE="tmp968" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp969_fu_29606_p2" SOURCE="" VARIABLE="tmp969" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp967_fu_29612_p2" SOURCE="" VARIABLE="tmp967" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp971_fu_29618_p2" SOURCE="" VARIABLE="tmp971" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp972_fu_29624_p2" SOURCE="" VARIABLE="tmp972" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp970_fu_29630_p2" SOURCE="" VARIABLE="tmp970" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp966_fu_29636_p2" SOURCE="" VARIABLE="tmp966" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp975_fu_29642_p2" SOURCE="" VARIABLE="tmp975" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp976_fu_29648_p2" SOURCE="" VARIABLE="tmp976" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp974_fu_29654_p2" SOURCE="" VARIABLE="tmp974" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp978_fu_29660_p2" SOURCE="" VARIABLE="tmp978" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp979_fu_29666_p2" SOURCE="" VARIABLE="tmp979" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp977_fu_29672_p2" SOURCE="" VARIABLE="tmp977" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp973_fu_29678_p2" SOURCE="" VARIABLE="tmp973" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_4_5_15_fu_29684_p2" SOURCE="" VARIABLE="add31_u0_32fixp_4_5_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1121" SOURCE="" VARIABLE="empty_1141" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1122" SOURCE="" VARIABLE="empty_1142" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1123" SOURCE="" VARIABLE="empty_1143" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1124" SOURCE="" VARIABLE="empty_1144" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1125" SOURCE="" VARIABLE="empty_1145" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1126" SOURCE="" VARIABLE="empty_1146" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1127" SOURCE="" VARIABLE="empty_1147" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1128" SOURCE="" VARIABLE="empty_1148" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1129" SOURCE="" VARIABLE="empty_1149" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1130" SOURCE="" VARIABLE="empty_1150" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1131" SOURCE="" VARIABLE="empty_1151" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1132" SOURCE="" VARIABLE="empty_1152" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1133" SOURCE="" VARIABLE="empty_1153" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1134" SOURCE="" VARIABLE="empty_1154" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1135" SOURCE="" VARIABLE="empty_1155" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1136" SOURCE="" VARIABLE="empty_1156" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp982_fu_29930_p2" SOURCE="" VARIABLE="tmp982" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp983_fu_29936_p2" SOURCE="" VARIABLE="tmp983" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp981_fu_29942_p2" SOURCE="" VARIABLE="tmp981" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp985_fu_29948_p2" SOURCE="" VARIABLE="tmp985" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp986_fu_29954_p2" SOURCE="" VARIABLE="tmp986" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp984_fu_29960_p2" SOURCE="" VARIABLE="tmp984" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp980_fu_29966_p2" SOURCE="" VARIABLE="tmp980" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp989_fu_29972_p2" SOURCE="" VARIABLE="tmp989" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp990_fu_29978_p2" SOURCE="" VARIABLE="tmp990" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp988_fu_29984_p2" SOURCE="" VARIABLE="tmp988" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp992_fu_29990_p2" SOURCE="" VARIABLE="tmp992" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp993_fu_29996_p2" SOURCE="" VARIABLE="tmp993" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp991_fu_30002_p2" SOURCE="" VARIABLE="tmp991" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp987_fu_30008_p2" SOURCE="" VARIABLE="tmp987" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_4_6_15_fu_30014_p2" SOURCE="" VARIABLE="add31_u0_32fixp_4_6_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1137" SOURCE="" VARIABLE="empty_1157" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1138" SOURCE="" VARIABLE="empty_1158" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1139" SOURCE="" VARIABLE="empty_1159" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1140" SOURCE="" VARIABLE="empty_1160" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1141" SOURCE="" VARIABLE="empty_1161" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1142" SOURCE="" VARIABLE="empty_1162" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1143" SOURCE="" VARIABLE="empty_1163" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1144" SOURCE="" VARIABLE="empty_1164" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1145" SOURCE="" VARIABLE="empty_1165" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1146" SOURCE="" VARIABLE="empty_1166" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1147" SOURCE="" VARIABLE="empty_1167" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1148" SOURCE="" VARIABLE="empty_1168" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1149" SOURCE="" VARIABLE="empty_1169" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1150" SOURCE="" VARIABLE="empty_1170" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1151" SOURCE="" VARIABLE="empty_1171" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1152" SOURCE="" VARIABLE="empty_1172" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp996_fu_30260_p2" SOURCE="" VARIABLE="tmp996" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp997_fu_30266_p2" SOURCE="" VARIABLE="tmp997" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp995_fu_30272_p2" SOURCE="" VARIABLE="tmp995" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp999_fu_30278_p2" SOURCE="" VARIABLE="tmp999" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1000_fu_30284_p2" SOURCE="" VARIABLE="tmp1000" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp998_fu_30290_p2" SOURCE="" VARIABLE="tmp998" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp994_fu_30296_p2" SOURCE="" VARIABLE="tmp994" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1003_fu_30302_p2" SOURCE="" VARIABLE="tmp1003" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1004_fu_30308_p2" SOURCE="" VARIABLE="tmp1004" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1002_fu_30314_p2" SOURCE="" VARIABLE="tmp1002" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1006_fu_30320_p2" SOURCE="" VARIABLE="tmp1006" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1007_fu_30326_p2" SOURCE="" VARIABLE="tmp1007" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1005_fu_30332_p2" SOURCE="" VARIABLE="tmp1005" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1001_fu_30338_p2" SOURCE="" VARIABLE="tmp1001" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_4_7_15_fu_30344_p2" SOURCE="" VARIABLE="add31_u0_32fixp_4_7_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1153" SOURCE="" VARIABLE="empty_1173" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1154" SOURCE="" VARIABLE="empty_1174" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1155" SOURCE="" VARIABLE="empty_1175" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1156" SOURCE="" VARIABLE="empty_1176" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1157" SOURCE="" VARIABLE="empty_1177" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1158" SOURCE="" VARIABLE="empty_1178" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1159" SOURCE="" VARIABLE="empty_1179" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1160" SOURCE="" VARIABLE="empty_1180" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1161" SOURCE="" VARIABLE="empty_1181" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1162" SOURCE="" VARIABLE="empty_1182" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1163" SOURCE="" VARIABLE="empty_1183" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1164" SOURCE="" VARIABLE="empty_1184" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1165" SOURCE="" VARIABLE="empty_1185" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1166" SOURCE="" VARIABLE="empty_1186" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1167" SOURCE="" VARIABLE="empty_1187" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1168" SOURCE="" VARIABLE="empty_1188" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1010_fu_30590_p2" SOURCE="" VARIABLE="tmp1010" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1011_fu_30596_p2" SOURCE="" VARIABLE="tmp1011" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1009_fu_30602_p2" SOURCE="" VARIABLE="tmp1009" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1013_fu_30608_p2" SOURCE="" VARIABLE="tmp1013" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1014_fu_30614_p2" SOURCE="" VARIABLE="tmp1014" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1012_fu_30620_p2" SOURCE="" VARIABLE="tmp1012" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1008_fu_30626_p2" SOURCE="" VARIABLE="tmp1008" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1017_fu_30632_p2" SOURCE="" VARIABLE="tmp1017" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1018_fu_30638_p2" SOURCE="" VARIABLE="tmp1018" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1016_fu_30644_p2" SOURCE="" VARIABLE="tmp1016" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1020_fu_30650_p2" SOURCE="" VARIABLE="tmp1020" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1021_fu_30656_p2" SOURCE="" VARIABLE="tmp1021" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1019_fu_30662_p2" SOURCE="" VARIABLE="tmp1019" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1015_fu_30668_p2" SOURCE="" VARIABLE="tmp1015" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_4_8_15_fu_30674_p2" SOURCE="" VARIABLE="add31_u0_32fixp_4_8_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1169" SOURCE="" VARIABLE="empty_1189" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1170" SOURCE="" VARIABLE="empty_1190" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1171" SOURCE="" VARIABLE="empty_1191" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1172" SOURCE="" VARIABLE="empty_1192" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1173" SOURCE="" VARIABLE="empty_1193" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1174" SOURCE="" VARIABLE="empty_1194" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1175" SOURCE="" VARIABLE="empty_1195" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1176" SOURCE="" VARIABLE="empty_1196" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1177" SOURCE="" VARIABLE="empty_1197" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1178" SOURCE="" VARIABLE="empty_1198" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1179" SOURCE="" VARIABLE="empty_1199" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1180" SOURCE="" VARIABLE="empty_1200" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1181" SOURCE="" VARIABLE="empty_1201" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1182" SOURCE="" VARIABLE="empty_1202" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1183" SOURCE="" VARIABLE="empty_1203" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1184" SOURCE="" VARIABLE="empty_1204" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1024_fu_30920_p2" SOURCE="" VARIABLE="tmp1024" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1025_fu_30926_p2" SOURCE="" VARIABLE="tmp1025" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1023_fu_30932_p2" SOURCE="" VARIABLE="tmp1023" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1027_fu_30938_p2" SOURCE="" VARIABLE="tmp1027" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1028_fu_30944_p2" SOURCE="" VARIABLE="tmp1028" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1026_fu_30950_p2" SOURCE="" VARIABLE="tmp1026" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1022_fu_30956_p2" SOURCE="" VARIABLE="tmp1022" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1031_fu_30962_p2" SOURCE="" VARIABLE="tmp1031" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1032_fu_30968_p2" SOURCE="" VARIABLE="tmp1032" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1030_fu_30974_p2" SOURCE="" VARIABLE="tmp1030" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1034_fu_30980_p2" SOURCE="" VARIABLE="tmp1034" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1035_fu_30986_p2" SOURCE="" VARIABLE="tmp1035" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1033_fu_30992_p2" SOURCE="" VARIABLE="tmp1033" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1029_fu_30998_p2" SOURCE="" VARIABLE="tmp1029" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_4_9_15_fu_31004_p2" SOURCE="" VARIABLE="add31_u0_32fixp_4_9_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1185" SOURCE="" VARIABLE="empty_1205" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1186" SOURCE="" VARIABLE="empty_1206" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1187" SOURCE="" VARIABLE="empty_1207" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1188" SOURCE="" VARIABLE="empty_1208" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1189" SOURCE="" VARIABLE="empty_1209" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1190" SOURCE="" VARIABLE="empty_1210" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1191" SOURCE="" VARIABLE="empty_1211" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1192" SOURCE="" VARIABLE="empty_1212" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1193" SOURCE="" VARIABLE="empty_1213" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1194" SOURCE="" VARIABLE="empty_1214" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1195" SOURCE="" VARIABLE="empty_1215" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1196" SOURCE="" VARIABLE="empty_1216" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1197" SOURCE="" VARIABLE="empty_1217" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1198" SOURCE="" VARIABLE="empty_1218" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1199" SOURCE="" VARIABLE="empty_1219" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1200" SOURCE="" VARIABLE="empty_1220" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1038_fu_31250_p2" SOURCE="" VARIABLE="tmp1038" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1039_fu_31256_p2" SOURCE="" VARIABLE="tmp1039" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1037_fu_31262_p2" SOURCE="" VARIABLE="tmp1037" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1041_fu_31268_p2" SOURCE="" VARIABLE="tmp1041" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1042_fu_31274_p2" SOURCE="" VARIABLE="tmp1042" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1040_fu_31280_p2" SOURCE="" VARIABLE="tmp1040" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1036_fu_31286_p2" SOURCE="" VARIABLE="tmp1036" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1045_fu_31292_p2" SOURCE="" VARIABLE="tmp1045" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1046_fu_31298_p2" SOURCE="" VARIABLE="tmp1046" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1044_fu_31304_p2" SOURCE="" VARIABLE="tmp1044" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1048_fu_31310_p2" SOURCE="" VARIABLE="tmp1048" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1049_fu_31316_p2" SOURCE="" VARIABLE="tmp1049" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1047_fu_31322_p2" SOURCE="" VARIABLE="tmp1047" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1043_fu_31328_p2" SOURCE="" VARIABLE="tmp1043" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_4_10_15_fu_31334_p2" SOURCE="" VARIABLE="add31_u0_32fixp_4_10_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1201" SOURCE="" VARIABLE="empty_1221" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1202" SOURCE="" VARIABLE="empty_1222" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1203" SOURCE="" VARIABLE="empty_1223" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1204" SOURCE="" VARIABLE="empty_1224" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1205" SOURCE="" VARIABLE="empty_1225" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1206" SOURCE="" VARIABLE="empty_1226" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1207" SOURCE="" VARIABLE="empty_1227" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1208" SOURCE="" VARIABLE="empty_1228" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1209" SOURCE="" VARIABLE="empty_1229" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1210" SOURCE="" VARIABLE="empty_1230" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1211" SOURCE="" VARIABLE="empty_1231" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1212" SOURCE="" VARIABLE="empty_1232" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1213" SOURCE="" VARIABLE="empty_1233" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1214" SOURCE="" VARIABLE="empty_1234" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1215" SOURCE="" VARIABLE="empty_1235" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1216" SOURCE="" VARIABLE="empty_1236" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1052_fu_31580_p2" SOURCE="" VARIABLE="tmp1052" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1053_fu_31586_p2" SOURCE="" VARIABLE="tmp1053" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1051_fu_31592_p2" SOURCE="" VARIABLE="tmp1051" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1055_fu_31598_p2" SOURCE="" VARIABLE="tmp1055" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1056_fu_31604_p2" SOURCE="" VARIABLE="tmp1056" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1054_fu_31610_p2" SOURCE="" VARIABLE="tmp1054" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1050_fu_31616_p2" SOURCE="" VARIABLE="tmp1050" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1059_fu_31622_p2" SOURCE="" VARIABLE="tmp1059" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1060_fu_31628_p2" SOURCE="" VARIABLE="tmp1060" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1058_fu_31634_p2" SOURCE="" VARIABLE="tmp1058" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1062_fu_31640_p2" SOURCE="" VARIABLE="tmp1062" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1063_fu_31646_p2" SOURCE="" VARIABLE="tmp1063" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1061_fu_31652_p2" SOURCE="" VARIABLE="tmp1061" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1057_fu_31658_p2" SOURCE="" VARIABLE="tmp1057" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_4_11_15_fu_31664_p2" SOURCE="" VARIABLE="add31_u0_32fixp_4_11_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1217" SOURCE="" VARIABLE="empty_1237" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1218" SOURCE="" VARIABLE="empty_1238" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1219" SOURCE="" VARIABLE="empty_1239" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1220" SOURCE="" VARIABLE="empty_1240" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1221" SOURCE="" VARIABLE="empty_1241" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1222" SOURCE="" VARIABLE="empty_1242" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1223" SOURCE="" VARIABLE="empty_1243" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1224" SOURCE="" VARIABLE="empty_1244" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1225" SOURCE="" VARIABLE="empty_1245" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1226" SOURCE="" VARIABLE="empty_1246" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1227" SOURCE="" VARIABLE="empty_1247" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1228" SOURCE="" VARIABLE="empty_1248" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1229" SOURCE="" VARIABLE="empty_1249" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1230" SOURCE="" VARIABLE="empty_1250" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1231" SOURCE="" VARIABLE="empty_1251" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1232" SOURCE="" VARIABLE="empty_1252" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1066_fu_31910_p2" SOURCE="" VARIABLE="tmp1066" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1067_fu_31916_p2" SOURCE="" VARIABLE="tmp1067" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1065_fu_31922_p2" SOURCE="" VARIABLE="tmp1065" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1069_fu_31928_p2" SOURCE="" VARIABLE="tmp1069" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1070_fu_31934_p2" SOURCE="" VARIABLE="tmp1070" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1068_fu_31940_p2" SOURCE="" VARIABLE="tmp1068" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1064_fu_31946_p2" SOURCE="" VARIABLE="tmp1064" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1073_fu_31952_p2" SOURCE="" VARIABLE="tmp1073" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1074_fu_31958_p2" SOURCE="" VARIABLE="tmp1074" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1072_fu_31964_p2" SOURCE="" VARIABLE="tmp1072" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1076_fu_31970_p2" SOURCE="" VARIABLE="tmp1076" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1077_fu_31976_p2" SOURCE="" VARIABLE="tmp1077" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1075_fu_31982_p2" SOURCE="" VARIABLE="tmp1075" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1071_fu_31988_p2" SOURCE="" VARIABLE="tmp1071" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_4_12_15_fu_31994_p2" SOURCE="" VARIABLE="add31_u0_32fixp_4_12_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1233" SOURCE="" VARIABLE="empty_1253" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1234" SOURCE="" VARIABLE="empty_1254" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1235" SOURCE="" VARIABLE="empty_1255" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1236" SOURCE="" VARIABLE="empty_1256" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1237" SOURCE="" VARIABLE="empty_1257" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1238" SOURCE="" VARIABLE="empty_1258" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1239" SOURCE="" VARIABLE="empty_1259" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1240" SOURCE="" VARIABLE="empty_1260" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1241" SOURCE="" VARIABLE="empty_1261" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1242" SOURCE="" VARIABLE="empty_1262" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1243" SOURCE="" VARIABLE="empty_1263" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1244" SOURCE="" VARIABLE="empty_1264" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1245" SOURCE="" VARIABLE="empty_1265" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1246" SOURCE="" VARIABLE="empty_1266" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1247" SOURCE="" VARIABLE="empty_1267" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1248" SOURCE="" VARIABLE="empty_1268" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1080_fu_32240_p2" SOURCE="" VARIABLE="tmp1080" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1081_fu_32246_p2" SOURCE="" VARIABLE="tmp1081" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1079_fu_32252_p2" SOURCE="" VARIABLE="tmp1079" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1083_fu_32258_p2" SOURCE="" VARIABLE="tmp1083" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1084_fu_32264_p2" SOURCE="" VARIABLE="tmp1084" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1082_fu_32270_p2" SOURCE="" VARIABLE="tmp1082" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1078_fu_32276_p2" SOURCE="" VARIABLE="tmp1078" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1087_fu_32282_p2" SOURCE="" VARIABLE="tmp1087" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1088_fu_32288_p2" SOURCE="" VARIABLE="tmp1088" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1086_fu_32294_p2" SOURCE="" VARIABLE="tmp1086" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1090_fu_32300_p2" SOURCE="" VARIABLE="tmp1090" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1091_fu_32306_p2" SOURCE="" VARIABLE="tmp1091" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1089_fu_32312_p2" SOURCE="" VARIABLE="tmp1089" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1085_fu_32318_p2" SOURCE="" VARIABLE="tmp1085" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_4_13_15_fu_32324_p2" SOURCE="" VARIABLE="add31_u0_32fixp_4_13_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1249" SOURCE="" VARIABLE="empty_1269" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1250" SOURCE="" VARIABLE="empty_1270" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1251" SOURCE="" VARIABLE="empty_1271" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1252" SOURCE="" VARIABLE="empty_1272" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1253" SOURCE="" VARIABLE="empty_1273" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1254" SOURCE="" VARIABLE="empty_1274" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1255" SOURCE="" VARIABLE="empty_1275" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1256" SOURCE="" VARIABLE="empty_1276" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1257" SOURCE="" VARIABLE="empty_1277" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1258" SOURCE="" VARIABLE="empty_1278" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1259" SOURCE="" VARIABLE="empty_1279" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1260" SOURCE="" VARIABLE="empty_1280" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1261" SOURCE="" VARIABLE="empty_1281" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1262" SOURCE="" VARIABLE="empty_1282" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1263" SOURCE="" VARIABLE="empty_1283" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1264" SOURCE="" VARIABLE="empty_1284" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1094_fu_32570_p2" SOURCE="" VARIABLE="tmp1094" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1095_fu_32576_p2" SOURCE="" VARIABLE="tmp1095" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1093_fu_32582_p2" SOURCE="" VARIABLE="tmp1093" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1097_fu_32588_p2" SOURCE="" VARIABLE="tmp1097" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1098_fu_32594_p2" SOURCE="" VARIABLE="tmp1098" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1096_fu_32600_p2" SOURCE="" VARIABLE="tmp1096" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1092_fu_32606_p2" SOURCE="" VARIABLE="tmp1092" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1101_fu_32612_p2" SOURCE="" VARIABLE="tmp1101" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1102_fu_32618_p2" SOURCE="" VARIABLE="tmp1102" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1100_fu_32624_p2" SOURCE="" VARIABLE="tmp1100" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1104_fu_32630_p2" SOURCE="" VARIABLE="tmp1104" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1105_fu_32636_p2" SOURCE="" VARIABLE="tmp1105" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1103_fu_32642_p2" SOURCE="" VARIABLE="tmp1103" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1099_fu_32648_p2" SOURCE="" VARIABLE="tmp1099" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_4_14_15_fu_32654_p2" SOURCE="" VARIABLE="add31_u0_32fixp_4_14_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1265" SOURCE="" VARIABLE="empty_1285" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1266" SOURCE="" VARIABLE="empty_1286" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1267" SOURCE="" VARIABLE="empty_1287" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1268" SOURCE="" VARIABLE="empty_1288" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1269" SOURCE="" VARIABLE="empty_1289" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1270" SOURCE="" VARIABLE="empty_1290" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1271" SOURCE="" VARIABLE="empty_1291" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1272" SOURCE="" VARIABLE="empty_1292" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1273" SOURCE="" VARIABLE="empty_1293" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1274" SOURCE="" VARIABLE="empty_1294" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1275" SOURCE="" VARIABLE="empty_1295" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1276" SOURCE="" VARIABLE="empty_1296" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1277" SOURCE="" VARIABLE="empty_1297" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1278" SOURCE="" VARIABLE="empty_1298" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1279" SOURCE="" VARIABLE="empty_1299" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1280" SOURCE="" VARIABLE="empty_1300" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1108_fu_32900_p2" SOURCE="" VARIABLE="tmp1108" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1109_fu_32906_p2" SOURCE="" VARIABLE="tmp1109" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1107_fu_32912_p2" SOURCE="" VARIABLE="tmp1107" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1111_fu_32918_p2" SOURCE="" VARIABLE="tmp1111" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1112_fu_32924_p2" SOURCE="" VARIABLE="tmp1112" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1110_fu_32930_p2" SOURCE="" VARIABLE="tmp1110" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1106_fu_32936_p2" SOURCE="" VARIABLE="tmp1106" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1115_fu_32942_p2" SOURCE="" VARIABLE="tmp1115" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1116_fu_32948_p2" SOURCE="" VARIABLE="tmp1116" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1114_fu_32954_p2" SOURCE="" VARIABLE="tmp1114" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1118_fu_32960_p2" SOURCE="" VARIABLE="tmp1118" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1119_fu_32966_p2" SOURCE="" VARIABLE="tmp1119" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1117_fu_32972_p2" SOURCE="" VARIABLE="tmp1117" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1113_fu_32978_p2" SOURCE="" VARIABLE="tmp1113" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_4_15_15_fu_32984_p2" SOURCE="" VARIABLE="add31_u0_32fixp_4_15_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1281" SOURCE="" VARIABLE="empty_1301" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1282" SOURCE="" VARIABLE="empty_1302" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1283" SOURCE="" VARIABLE="empty_1303" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1284" SOURCE="" VARIABLE="empty_1304" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1285" SOURCE="" VARIABLE="empty_1305" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1286" SOURCE="" VARIABLE="empty_1306" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1287" SOURCE="" VARIABLE="empty_1307" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1288" SOURCE="" VARIABLE="empty_1308" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1289" SOURCE="" VARIABLE="empty_1309" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1290" SOURCE="" VARIABLE="empty_1310" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1291" SOURCE="" VARIABLE="empty_1311" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1292" SOURCE="" VARIABLE="empty_1312" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1293" SOURCE="" VARIABLE="empty_1313" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1294" SOURCE="" VARIABLE="empty_1314" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1295" SOURCE="" VARIABLE="empty_1315" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1296" SOURCE="" VARIABLE="empty_1316" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1122_fu_33454_p2" SOURCE="" VARIABLE="tmp1122" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1123_fu_33460_p2" SOURCE="" VARIABLE="tmp1123" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1121_fu_33466_p2" SOURCE="" VARIABLE="tmp1121" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1125_fu_33472_p2" SOURCE="" VARIABLE="tmp1125" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1126_fu_33478_p2" SOURCE="" VARIABLE="tmp1126" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1124_fu_33484_p2" SOURCE="" VARIABLE="tmp1124" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1120_fu_33490_p2" SOURCE="" VARIABLE="tmp1120" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1129_fu_33496_p2" SOURCE="" VARIABLE="tmp1129" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1130_fu_33502_p2" SOURCE="" VARIABLE="tmp1130" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1128_fu_33508_p2" SOURCE="" VARIABLE="tmp1128" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1132_fu_33514_p2" SOURCE="" VARIABLE="tmp1132" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1133_fu_33520_p2" SOURCE="" VARIABLE="tmp1133" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1131_fu_33526_p2" SOURCE="" VARIABLE="tmp1131" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1127_fu_33532_p2" SOURCE="" VARIABLE="tmp1127" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_5_151326_fu_33538_p2" SOURCE="" VARIABLE="add31_u0_32fixp_5_151326" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1297" SOURCE="" VARIABLE="empty_1317" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1298" SOURCE="" VARIABLE="empty_1318" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1299" SOURCE="" VARIABLE="empty_1319" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1300" SOURCE="" VARIABLE="empty_1320" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1301" SOURCE="" VARIABLE="empty_1321" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1302" SOURCE="" VARIABLE="empty_1322" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1303" SOURCE="" VARIABLE="empty_1323" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1304" SOURCE="" VARIABLE="empty_1324" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1305" SOURCE="" VARIABLE="empty_1325" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1306" SOURCE="" VARIABLE="empty_1326" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1307" SOURCE="" VARIABLE="empty_1327" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1308" SOURCE="" VARIABLE="empty_1328" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1309" SOURCE="" VARIABLE="empty_1329" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1310" SOURCE="" VARIABLE="empty_1330" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1311" SOURCE="" VARIABLE="empty_1331" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1312" SOURCE="" VARIABLE="empty_1332" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1136_fu_33784_p2" SOURCE="" VARIABLE="tmp1136" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1137_fu_33790_p2" SOURCE="" VARIABLE="tmp1137" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1135_fu_33796_p2" SOURCE="" VARIABLE="tmp1135" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1139_fu_33802_p2" SOURCE="" VARIABLE="tmp1139" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1140_fu_33808_p2" SOURCE="" VARIABLE="tmp1140" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1138_fu_33814_p2" SOURCE="" VARIABLE="tmp1138" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1134_fu_33820_p2" SOURCE="" VARIABLE="tmp1134" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1143_fu_33826_p2" SOURCE="" VARIABLE="tmp1143" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1144_fu_33832_p2" SOURCE="" VARIABLE="tmp1144" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1142_fu_33838_p2" SOURCE="" VARIABLE="tmp1142" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1146_fu_33844_p2" SOURCE="" VARIABLE="tmp1146" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1147_fu_33850_p2" SOURCE="" VARIABLE="tmp1147" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1145_fu_33856_p2" SOURCE="" VARIABLE="tmp1145" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1141_fu_33862_p2" SOURCE="" VARIABLE="tmp1141" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_5_1_15_fu_33868_p2" SOURCE="" VARIABLE="add31_u0_32fixp_5_1_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1313" SOURCE="" VARIABLE="empty_1333" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1314" SOURCE="" VARIABLE="empty_1334" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1315" SOURCE="" VARIABLE="empty_1335" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1316" SOURCE="" VARIABLE="empty_1336" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1317" SOURCE="" VARIABLE="empty_1337" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1318" SOURCE="" VARIABLE="empty_1338" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1319" SOURCE="" VARIABLE="empty_1339" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1320" SOURCE="" VARIABLE="empty_1340" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1321" SOURCE="" VARIABLE="empty_1341" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1322" SOURCE="" VARIABLE="empty_1342" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1323" SOURCE="" VARIABLE="empty_1343" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1324" SOURCE="" VARIABLE="empty_1344" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1325" SOURCE="" VARIABLE="empty_1345" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1326" SOURCE="" VARIABLE="empty_1346" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1327" SOURCE="" VARIABLE="empty_1347" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1328" SOURCE="" VARIABLE="empty_1348" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1150_fu_34114_p2" SOURCE="" VARIABLE="tmp1150" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1151_fu_34120_p2" SOURCE="" VARIABLE="tmp1151" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1149_fu_34126_p2" SOURCE="" VARIABLE="tmp1149" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1153_fu_34132_p2" SOURCE="" VARIABLE="tmp1153" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1154_fu_34138_p2" SOURCE="" VARIABLE="tmp1154" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1152_fu_34144_p2" SOURCE="" VARIABLE="tmp1152" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1148_fu_34150_p2" SOURCE="" VARIABLE="tmp1148" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1157_fu_34156_p2" SOURCE="" VARIABLE="tmp1157" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1158_fu_34162_p2" SOURCE="" VARIABLE="tmp1158" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1156_fu_34168_p2" SOURCE="" VARIABLE="tmp1156" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1160_fu_34174_p2" SOURCE="" VARIABLE="tmp1160" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1161_fu_34180_p2" SOURCE="" VARIABLE="tmp1161" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1159_fu_34186_p2" SOURCE="" VARIABLE="tmp1159" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1155_fu_34192_p2" SOURCE="" VARIABLE="tmp1155" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_5_2_15_fu_34198_p2" SOURCE="" VARIABLE="add31_u0_32fixp_5_2_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1329" SOURCE="" VARIABLE="empty_1349" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1330" SOURCE="" VARIABLE="empty_1350" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1331" SOURCE="" VARIABLE="empty_1351" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1332" SOURCE="" VARIABLE="empty_1352" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1333" SOURCE="" VARIABLE="empty_1353" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1334" SOURCE="" VARIABLE="empty_1354" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1335" SOURCE="" VARIABLE="empty_1355" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1336" SOURCE="" VARIABLE="empty_1356" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1337" SOURCE="" VARIABLE="empty_1357" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1338" SOURCE="" VARIABLE="empty_1358" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1339" SOURCE="" VARIABLE="empty_1359" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1340" SOURCE="" VARIABLE="empty_1360" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1341" SOURCE="" VARIABLE="empty_1361" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1342" SOURCE="" VARIABLE="empty_1362" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1343" SOURCE="" VARIABLE="empty_1363" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1344" SOURCE="" VARIABLE="empty_1364" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1164_fu_34444_p2" SOURCE="" VARIABLE="tmp1164" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1165_fu_34450_p2" SOURCE="" VARIABLE="tmp1165" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1163_fu_34456_p2" SOURCE="" VARIABLE="tmp1163" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1167_fu_34462_p2" SOURCE="" VARIABLE="tmp1167" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1168_fu_34468_p2" SOURCE="" VARIABLE="tmp1168" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1166_fu_34474_p2" SOURCE="" VARIABLE="tmp1166" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1162_fu_34480_p2" SOURCE="" VARIABLE="tmp1162" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1171_fu_34486_p2" SOURCE="" VARIABLE="tmp1171" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1172_fu_34492_p2" SOURCE="" VARIABLE="tmp1172" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1170_fu_34498_p2" SOURCE="" VARIABLE="tmp1170" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1174_fu_34504_p2" SOURCE="" VARIABLE="tmp1174" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1175_fu_34510_p2" SOURCE="" VARIABLE="tmp1175" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1173_fu_34516_p2" SOURCE="" VARIABLE="tmp1173" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1169_fu_34522_p2" SOURCE="" VARIABLE="tmp1169" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_5_3_15_fu_34528_p2" SOURCE="" VARIABLE="add31_u0_32fixp_5_3_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1345" SOURCE="" VARIABLE="empty_1365" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1346" SOURCE="" VARIABLE="empty_1366" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1347" SOURCE="" VARIABLE="empty_1367" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1348" SOURCE="" VARIABLE="empty_1368" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1349" SOURCE="" VARIABLE="empty_1369" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1350" SOURCE="" VARIABLE="empty_1370" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1351" SOURCE="" VARIABLE="empty_1371" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1352" SOURCE="" VARIABLE="empty_1372" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1353" SOURCE="" VARIABLE="empty_1373" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1354" SOURCE="" VARIABLE="empty_1374" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1355" SOURCE="" VARIABLE="empty_1375" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1356" SOURCE="" VARIABLE="empty_1376" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1357" SOURCE="" VARIABLE="empty_1377" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1358" SOURCE="" VARIABLE="empty_1378" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1359" SOURCE="" VARIABLE="empty_1379" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1360" SOURCE="" VARIABLE="empty_1380" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1178_fu_34774_p2" SOURCE="" VARIABLE="tmp1178" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1179_fu_34780_p2" SOURCE="" VARIABLE="tmp1179" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1177_fu_34786_p2" SOURCE="" VARIABLE="tmp1177" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1181_fu_34792_p2" SOURCE="" VARIABLE="tmp1181" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1182_fu_34798_p2" SOURCE="" VARIABLE="tmp1182" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1180_fu_34804_p2" SOURCE="" VARIABLE="tmp1180" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1176_fu_34810_p2" SOURCE="" VARIABLE="tmp1176" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1185_fu_34816_p2" SOURCE="" VARIABLE="tmp1185" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1186_fu_34822_p2" SOURCE="" VARIABLE="tmp1186" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1184_fu_34828_p2" SOURCE="" VARIABLE="tmp1184" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1188_fu_34834_p2" SOURCE="" VARIABLE="tmp1188" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1189_fu_34840_p2" SOURCE="" VARIABLE="tmp1189" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1187_fu_34846_p2" SOURCE="" VARIABLE="tmp1187" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1183_fu_34852_p2" SOURCE="" VARIABLE="tmp1183" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_5_4_15_fu_34858_p2" SOURCE="" VARIABLE="add31_u0_32fixp_5_4_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1361" SOURCE="" VARIABLE="empty_1381" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1362" SOURCE="" VARIABLE="empty_1382" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1363" SOURCE="" VARIABLE="empty_1383" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1364" SOURCE="" VARIABLE="empty_1384" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1365" SOURCE="" VARIABLE="empty_1385" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1366" SOURCE="" VARIABLE="empty_1386" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1367" SOURCE="" VARIABLE="empty_1387" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1368" SOURCE="" VARIABLE="empty_1388" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1369" SOURCE="" VARIABLE="empty_1389" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1370" SOURCE="" VARIABLE="empty_1390" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1371" SOURCE="" VARIABLE="empty_1391" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1372" SOURCE="" VARIABLE="empty_1392" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1373" SOURCE="" VARIABLE="empty_1393" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1374" SOURCE="" VARIABLE="empty_1394" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1375" SOURCE="" VARIABLE="empty_1395" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1376" SOURCE="" VARIABLE="empty_1396" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1192_fu_35104_p2" SOURCE="" VARIABLE="tmp1192" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1193_fu_35110_p2" SOURCE="" VARIABLE="tmp1193" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1191_fu_35116_p2" SOURCE="" VARIABLE="tmp1191" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1195_fu_35122_p2" SOURCE="" VARIABLE="tmp1195" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1196_fu_35128_p2" SOURCE="" VARIABLE="tmp1196" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1194_fu_35134_p2" SOURCE="" VARIABLE="tmp1194" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1190_fu_35140_p2" SOURCE="" VARIABLE="tmp1190" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1199_fu_35146_p2" SOURCE="" VARIABLE="tmp1199" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1200_fu_35152_p2" SOURCE="" VARIABLE="tmp1200" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1198_fu_35158_p2" SOURCE="" VARIABLE="tmp1198" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1202_fu_35164_p2" SOURCE="" VARIABLE="tmp1202" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1203_fu_35170_p2" SOURCE="" VARIABLE="tmp1203" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1201_fu_35176_p2" SOURCE="" VARIABLE="tmp1201" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1197_fu_35182_p2" SOURCE="" VARIABLE="tmp1197" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_5_5_15_fu_35188_p2" SOURCE="" VARIABLE="add31_u0_32fixp_5_5_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1377" SOURCE="" VARIABLE="empty_1397" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1378" SOURCE="" VARIABLE="empty_1398" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1379" SOURCE="" VARIABLE="empty_1399" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1380" SOURCE="" VARIABLE="empty_1400" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1381" SOURCE="" VARIABLE="empty_1401" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1382" SOURCE="" VARIABLE="empty_1402" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1383" SOURCE="" VARIABLE="empty_1403" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1384" SOURCE="" VARIABLE="empty_1404" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1385" SOURCE="" VARIABLE="empty_1405" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1386" SOURCE="" VARIABLE="empty_1406" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1387" SOURCE="" VARIABLE="empty_1407" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1388" SOURCE="" VARIABLE="empty_1408" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1389" SOURCE="" VARIABLE="empty_1409" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1390" SOURCE="" VARIABLE="empty_1410" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1391" SOURCE="" VARIABLE="empty_1411" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1392" SOURCE="" VARIABLE="empty_1412" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1206_fu_35434_p2" SOURCE="" VARIABLE="tmp1206" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1207_fu_35440_p2" SOURCE="" VARIABLE="tmp1207" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1205_fu_35446_p2" SOURCE="" VARIABLE="tmp1205" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1209_fu_35452_p2" SOURCE="" VARIABLE="tmp1209" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1210_fu_35458_p2" SOURCE="" VARIABLE="tmp1210" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1208_fu_35464_p2" SOURCE="" VARIABLE="tmp1208" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1204_fu_35470_p2" SOURCE="" VARIABLE="tmp1204" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1213_fu_35476_p2" SOURCE="" VARIABLE="tmp1213" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1214_fu_35482_p2" SOURCE="" VARIABLE="tmp1214" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1212_fu_35488_p2" SOURCE="" VARIABLE="tmp1212" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1216_fu_35494_p2" SOURCE="" VARIABLE="tmp1216" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1217_fu_35500_p2" SOURCE="" VARIABLE="tmp1217" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1215_fu_35506_p2" SOURCE="" VARIABLE="tmp1215" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1211_fu_35512_p2" SOURCE="" VARIABLE="tmp1211" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_5_6_15_fu_35518_p2" SOURCE="" VARIABLE="add31_u0_32fixp_5_6_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1393" SOURCE="" VARIABLE="empty_1413" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1394" SOURCE="" VARIABLE="empty_1414" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1395" SOURCE="" VARIABLE="empty_1415" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1396" SOURCE="" VARIABLE="empty_1416" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1397" SOURCE="" VARIABLE="empty_1417" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1398" SOURCE="" VARIABLE="empty_1418" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1399" SOURCE="" VARIABLE="empty_1419" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1400" SOURCE="" VARIABLE="empty_1420" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1401" SOURCE="" VARIABLE="empty_1421" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1402" SOURCE="" VARIABLE="empty_1422" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1403" SOURCE="" VARIABLE="empty_1423" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1404" SOURCE="" VARIABLE="empty_1424" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1405" SOURCE="" VARIABLE="empty_1425" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1406" SOURCE="" VARIABLE="empty_1426" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1407" SOURCE="" VARIABLE="empty_1427" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1408" SOURCE="" VARIABLE="empty_1428" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1220_fu_35764_p2" SOURCE="" VARIABLE="tmp1220" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1221_fu_35770_p2" SOURCE="" VARIABLE="tmp1221" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1219_fu_35776_p2" SOURCE="" VARIABLE="tmp1219" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1223_fu_35782_p2" SOURCE="" VARIABLE="tmp1223" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1224_fu_35788_p2" SOURCE="" VARIABLE="tmp1224" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1222_fu_35794_p2" SOURCE="" VARIABLE="tmp1222" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1218_fu_35800_p2" SOURCE="" VARIABLE="tmp1218" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1227_fu_35806_p2" SOURCE="" VARIABLE="tmp1227" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1228_fu_35812_p2" SOURCE="" VARIABLE="tmp1228" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1226_fu_35818_p2" SOURCE="" VARIABLE="tmp1226" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1230_fu_35824_p2" SOURCE="" VARIABLE="tmp1230" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1231_fu_35830_p2" SOURCE="" VARIABLE="tmp1231" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1229_fu_35836_p2" SOURCE="" VARIABLE="tmp1229" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1225_fu_35842_p2" SOURCE="" VARIABLE="tmp1225" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_5_7_15_fu_35848_p2" SOURCE="" VARIABLE="add31_u0_32fixp_5_7_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1409" SOURCE="" VARIABLE="empty_1429" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1410" SOURCE="" VARIABLE="empty_1430" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1411" SOURCE="" VARIABLE="empty_1431" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1412" SOURCE="" VARIABLE="empty_1432" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1413" SOURCE="" VARIABLE="empty_1433" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1414" SOURCE="" VARIABLE="empty_1434" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1415" SOURCE="" VARIABLE="empty_1435" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1416" SOURCE="" VARIABLE="empty_1436" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1417" SOURCE="" VARIABLE="empty_1437" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1418" SOURCE="" VARIABLE="empty_1438" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1419" SOURCE="" VARIABLE="empty_1439" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1420" SOURCE="" VARIABLE="empty_1440" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1421" SOURCE="" VARIABLE="empty_1441" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1422" SOURCE="" VARIABLE="empty_1442" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1423" SOURCE="" VARIABLE="empty_1443" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1424" SOURCE="" VARIABLE="empty_1444" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1234_fu_36094_p2" SOURCE="" VARIABLE="tmp1234" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1235_fu_36100_p2" SOURCE="" VARIABLE="tmp1235" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1233_fu_36106_p2" SOURCE="" VARIABLE="tmp1233" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1237_fu_36112_p2" SOURCE="" VARIABLE="tmp1237" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1238_fu_36118_p2" SOURCE="" VARIABLE="tmp1238" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1236_fu_36124_p2" SOURCE="" VARIABLE="tmp1236" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1232_fu_36130_p2" SOURCE="" VARIABLE="tmp1232" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1241_fu_36136_p2" SOURCE="" VARIABLE="tmp1241" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1242_fu_36142_p2" SOURCE="" VARIABLE="tmp1242" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1240_fu_36148_p2" SOURCE="" VARIABLE="tmp1240" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1244_fu_36154_p2" SOURCE="" VARIABLE="tmp1244" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1245_fu_36160_p2" SOURCE="" VARIABLE="tmp1245" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1243_fu_36166_p2" SOURCE="" VARIABLE="tmp1243" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1239_fu_36172_p2" SOURCE="" VARIABLE="tmp1239" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_5_8_15_fu_36178_p2" SOURCE="" VARIABLE="add31_u0_32fixp_5_8_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1425" SOURCE="" VARIABLE="empty_1445" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1426" SOURCE="" VARIABLE="empty_1446" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1427" SOURCE="" VARIABLE="empty_1447" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1428" SOURCE="" VARIABLE="empty_1448" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1429" SOURCE="" VARIABLE="empty_1449" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1430" SOURCE="" VARIABLE="empty_1450" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1431" SOURCE="" VARIABLE="empty_1451" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1432" SOURCE="" VARIABLE="empty_1452" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1433" SOURCE="" VARIABLE="empty_1453" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1434" SOURCE="" VARIABLE="empty_1454" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1435" SOURCE="" VARIABLE="empty_1455" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1436" SOURCE="" VARIABLE="empty_1456" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1437" SOURCE="" VARIABLE="empty_1457" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1438" SOURCE="" VARIABLE="empty_1458" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1439" SOURCE="" VARIABLE="empty_1459" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1440" SOURCE="" VARIABLE="empty_1460" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1248_fu_36424_p2" SOURCE="" VARIABLE="tmp1248" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1249_fu_36430_p2" SOURCE="" VARIABLE="tmp1249" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1247_fu_36436_p2" SOURCE="" VARIABLE="tmp1247" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1251_fu_36442_p2" SOURCE="" VARIABLE="tmp1251" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1252_fu_36448_p2" SOURCE="" VARIABLE="tmp1252" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1250_fu_36454_p2" SOURCE="" VARIABLE="tmp1250" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1246_fu_36460_p2" SOURCE="" VARIABLE="tmp1246" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1255_fu_36466_p2" SOURCE="" VARIABLE="tmp1255" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1256_fu_36472_p2" SOURCE="" VARIABLE="tmp1256" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1254_fu_36478_p2" SOURCE="" VARIABLE="tmp1254" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1258_fu_36484_p2" SOURCE="" VARIABLE="tmp1258" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1259_fu_36490_p2" SOURCE="" VARIABLE="tmp1259" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1257_fu_36496_p2" SOURCE="" VARIABLE="tmp1257" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1253_fu_36502_p2" SOURCE="" VARIABLE="tmp1253" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_5_9_15_fu_36508_p2" SOURCE="" VARIABLE="add31_u0_32fixp_5_9_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1441" SOURCE="" VARIABLE="empty_1461" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1442" SOURCE="" VARIABLE="empty_1462" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1443" SOURCE="" VARIABLE="empty_1463" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1444" SOURCE="" VARIABLE="empty_1464" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1445" SOURCE="" VARIABLE="empty_1465" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1446" SOURCE="" VARIABLE="empty_1466" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1447" SOURCE="" VARIABLE="empty_1467" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1448" SOURCE="" VARIABLE="empty_1468" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1449" SOURCE="" VARIABLE="empty_1469" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1450" SOURCE="" VARIABLE="empty_1470" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1451" SOURCE="" VARIABLE="empty_1471" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1452" SOURCE="" VARIABLE="empty_1472" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1453" SOURCE="" VARIABLE="empty_1473" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1454" SOURCE="" VARIABLE="empty_1474" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1455" SOURCE="" VARIABLE="empty_1475" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1456" SOURCE="" VARIABLE="empty_1476" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1262_fu_36754_p2" SOURCE="" VARIABLE="tmp1262" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1263_fu_36760_p2" SOURCE="" VARIABLE="tmp1263" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1261_fu_36766_p2" SOURCE="" VARIABLE="tmp1261" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1265_fu_36772_p2" SOURCE="" VARIABLE="tmp1265" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1266_fu_36778_p2" SOURCE="" VARIABLE="tmp1266" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1264_fu_36784_p2" SOURCE="" VARIABLE="tmp1264" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1260_fu_36790_p2" SOURCE="" VARIABLE="tmp1260" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1269_fu_36796_p2" SOURCE="" VARIABLE="tmp1269" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1270_fu_36802_p2" SOURCE="" VARIABLE="tmp1270" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1268_fu_36808_p2" SOURCE="" VARIABLE="tmp1268" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1272_fu_36814_p2" SOURCE="" VARIABLE="tmp1272" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1273_fu_36820_p2" SOURCE="" VARIABLE="tmp1273" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1271_fu_36826_p2" SOURCE="" VARIABLE="tmp1271" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1267_fu_36832_p2" SOURCE="" VARIABLE="tmp1267" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_5_10_15_fu_36838_p2" SOURCE="" VARIABLE="add31_u0_32fixp_5_10_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1457" SOURCE="" VARIABLE="empty_1477" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1458" SOURCE="" VARIABLE="empty_1478" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1459" SOURCE="" VARIABLE="empty_1479" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1460" SOURCE="" VARIABLE="empty_1480" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1461" SOURCE="" VARIABLE="empty_1481" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1462" SOURCE="" VARIABLE="empty_1482" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1463" SOURCE="" VARIABLE="empty_1483" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1464" SOURCE="" VARIABLE="empty_1484" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1465" SOURCE="" VARIABLE="empty_1485" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1466" SOURCE="" VARIABLE="empty_1486" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1467" SOURCE="" VARIABLE="empty_1487" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1468" SOURCE="" VARIABLE="empty_1488" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1469" SOURCE="" VARIABLE="empty_1489" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1470" SOURCE="" VARIABLE="empty_1490" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1471" SOURCE="" VARIABLE="empty_1491" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1472" SOURCE="" VARIABLE="empty_1492" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1276_fu_37084_p2" SOURCE="" VARIABLE="tmp1276" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1277_fu_37090_p2" SOURCE="" VARIABLE="tmp1277" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1275_fu_37096_p2" SOURCE="" VARIABLE="tmp1275" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1279_fu_37102_p2" SOURCE="" VARIABLE="tmp1279" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1280_fu_37108_p2" SOURCE="" VARIABLE="tmp1280" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1278_fu_37114_p2" SOURCE="" VARIABLE="tmp1278" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1274_fu_37120_p2" SOURCE="" VARIABLE="tmp1274" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1283_fu_37126_p2" SOURCE="" VARIABLE="tmp1283" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1284_fu_37132_p2" SOURCE="" VARIABLE="tmp1284" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1282_fu_37138_p2" SOURCE="" VARIABLE="tmp1282" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1286_fu_37144_p2" SOURCE="" VARIABLE="tmp1286" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1287_fu_37150_p2" SOURCE="" VARIABLE="tmp1287" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1285_fu_37156_p2" SOURCE="" VARIABLE="tmp1285" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1281_fu_37162_p2" SOURCE="" VARIABLE="tmp1281" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_5_11_15_fu_37168_p2" SOURCE="" VARIABLE="add31_u0_32fixp_5_11_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1473" SOURCE="" VARIABLE="empty_1493" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1474" SOURCE="" VARIABLE="empty_1494" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1475" SOURCE="" VARIABLE="empty_1495" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1476" SOURCE="" VARIABLE="empty_1496" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1477" SOURCE="" VARIABLE="empty_1497" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1478" SOURCE="" VARIABLE="empty_1498" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1479" SOURCE="" VARIABLE="empty_1499" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1480" SOURCE="" VARIABLE="empty_1500" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1481" SOURCE="" VARIABLE="empty_1501" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1482" SOURCE="" VARIABLE="empty_1502" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1483" SOURCE="" VARIABLE="empty_1503" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1484" SOURCE="" VARIABLE="empty_1504" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1485" SOURCE="" VARIABLE="empty_1505" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1486" SOURCE="" VARIABLE="empty_1506" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1487" SOURCE="" VARIABLE="empty_1507" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1488" SOURCE="" VARIABLE="empty_1508" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1290_fu_37414_p2" SOURCE="" VARIABLE="tmp1290" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1291_fu_37420_p2" SOURCE="" VARIABLE="tmp1291" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1289_fu_37426_p2" SOURCE="" VARIABLE="tmp1289" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1293_fu_37432_p2" SOURCE="" VARIABLE="tmp1293" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1294_fu_37438_p2" SOURCE="" VARIABLE="tmp1294" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1292_fu_37444_p2" SOURCE="" VARIABLE="tmp1292" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1288_fu_37450_p2" SOURCE="" VARIABLE="tmp1288" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1297_fu_37456_p2" SOURCE="" VARIABLE="tmp1297" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1298_fu_37462_p2" SOURCE="" VARIABLE="tmp1298" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1296_fu_37468_p2" SOURCE="" VARIABLE="tmp1296" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1300_fu_37474_p2" SOURCE="" VARIABLE="tmp1300" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1301_fu_37480_p2" SOURCE="" VARIABLE="tmp1301" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1299_fu_37486_p2" SOURCE="" VARIABLE="tmp1299" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1295_fu_37492_p2" SOURCE="" VARIABLE="tmp1295" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_5_12_15_fu_37498_p2" SOURCE="" VARIABLE="add31_u0_32fixp_5_12_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1489" SOURCE="" VARIABLE="empty_1509" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1490" SOURCE="" VARIABLE="empty_1510" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1491" SOURCE="" VARIABLE="empty_1511" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1492" SOURCE="" VARIABLE="empty_1512" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1493" SOURCE="" VARIABLE="empty_1513" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1494" SOURCE="" VARIABLE="empty_1514" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1495" SOURCE="" VARIABLE="empty_1515" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1496" SOURCE="" VARIABLE="empty_1516" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1497" SOURCE="" VARIABLE="empty_1517" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1498" SOURCE="" VARIABLE="empty_1518" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1499" SOURCE="" VARIABLE="empty_1519" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1500" SOURCE="" VARIABLE="empty_1520" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1501" SOURCE="" VARIABLE="empty_1521" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1502" SOURCE="" VARIABLE="empty_1522" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1503" SOURCE="" VARIABLE="empty_1523" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1504" SOURCE="" VARIABLE="empty_1524" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1304_fu_37744_p2" SOURCE="" VARIABLE="tmp1304" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1305_fu_37750_p2" SOURCE="" VARIABLE="tmp1305" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1303_fu_37756_p2" SOURCE="" VARIABLE="tmp1303" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1307_fu_37762_p2" SOURCE="" VARIABLE="tmp1307" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1308_fu_37768_p2" SOURCE="" VARIABLE="tmp1308" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1306_fu_37774_p2" SOURCE="" VARIABLE="tmp1306" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1302_fu_37780_p2" SOURCE="" VARIABLE="tmp1302" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1311_fu_37786_p2" SOURCE="" VARIABLE="tmp1311" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1312_fu_37792_p2" SOURCE="" VARIABLE="tmp1312" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1310_fu_37798_p2" SOURCE="" VARIABLE="tmp1310" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1314_fu_37804_p2" SOURCE="" VARIABLE="tmp1314" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1315_fu_37810_p2" SOURCE="" VARIABLE="tmp1315" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1313_fu_37816_p2" SOURCE="" VARIABLE="tmp1313" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1309_fu_37822_p2" SOURCE="" VARIABLE="tmp1309" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_5_13_15_fu_37828_p2" SOURCE="" VARIABLE="add31_u0_32fixp_5_13_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1505" SOURCE="" VARIABLE="empty_1525" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1506" SOURCE="" VARIABLE="empty_1526" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1507" SOURCE="" VARIABLE="empty_1527" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1508" SOURCE="" VARIABLE="empty_1528" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1509" SOURCE="" VARIABLE="empty_1529" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1510" SOURCE="" VARIABLE="empty_1530" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1511" SOURCE="" VARIABLE="empty_1531" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1512" SOURCE="" VARIABLE="empty_1532" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1513" SOURCE="" VARIABLE="empty_1533" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1514" SOURCE="" VARIABLE="empty_1534" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1515" SOURCE="" VARIABLE="empty_1535" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1516" SOURCE="" VARIABLE="empty_1536" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1517" SOURCE="" VARIABLE="empty_1537" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1518" SOURCE="" VARIABLE="empty_1538" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1519" SOURCE="" VARIABLE="empty_1539" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1520" SOURCE="" VARIABLE="empty_1540" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1318_fu_38074_p2" SOURCE="" VARIABLE="tmp1318" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1319_fu_38080_p2" SOURCE="" VARIABLE="tmp1319" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1317_fu_38086_p2" SOURCE="" VARIABLE="tmp1317" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1321_fu_38092_p2" SOURCE="" VARIABLE="tmp1321" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1322_fu_38098_p2" SOURCE="" VARIABLE="tmp1322" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1320_fu_38104_p2" SOURCE="" VARIABLE="tmp1320" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1316_fu_38110_p2" SOURCE="" VARIABLE="tmp1316" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1325_fu_38116_p2" SOURCE="" VARIABLE="tmp1325" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1326_fu_38122_p2" SOURCE="" VARIABLE="tmp1326" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1324_fu_38128_p2" SOURCE="" VARIABLE="tmp1324" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1328_fu_38134_p2" SOURCE="" VARIABLE="tmp1328" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1329_fu_38140_p2" SOURCE="" VARIABLE="tmp1329" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1327_fu_38146_p2" SOURCE="" VARIABLE="tmp1327" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1323_fu_38152_p2" SOURCE="" VARIABLE="tmp1323" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_5_14_15_fu_38158_p2" SOURCE="" VARIABLE="add31_u0_32fixp_5_14_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1521" SOURCE="" VARIABLE="empty_1541" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1522" SOURCE="" VARIABLE="empty_1542" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1523" SOURCE="" VARIABLE="empty_1543" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1524" SOURCE="" VARIABLE="empty_1544" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1525" SOURCE="" VARIABLE="empty_1545" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1526" SOURCE="" VARIABLE="empty_1546" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1527" SOURCE="" VARIABLE="empty_1547" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1528" SOURCE="" VARIABLE="empty_1548" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1529" SOURCE="" VARIABLE="empty_1549" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1530" SOURCE="" VARIABLE="empty_1550" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1531" SOURCE="" VARIABLE="empty_1551" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1532" SOURCE="" VARIABLE="empty_1552" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1533" SOURCE="" VARIABLE="empty_1553" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1534" SOURCE="" VARIABLE="empty_1554" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1535" SOURCE="" VARIABLE="empty_1555" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1536" SOURCE="" VARIABLE="empty_1556" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1332_fu_38404_p2" SOURCE="" VARIABLE="tmp1332" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1333_fu_38410_p2" SOURCE="" VARIABLE="tmp1333" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1331_fu_38416_p2" SOURCE="" VARIABLE="tmp1331" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1335_fu_38422_p2" SOURCE="" VARIABLE="tmp1335" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1336_fu_38428_p2" SOURCE="" VARIABLE="tmp1336" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1334_fu_38434_p2" SOURCE="" VARIABLE="tmp1334" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1330_fu_38440_p2" SOURCE="" VARIABLE="tmp1330" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1339_fu_38446_p2" SOURCE="" VARIABLE="tmp1339" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1340_fu_38452_p2" SOURCE="" VARIABLE="tmp1340" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1338_fu_38458_p2" SOURCE="" VARIABLE="tmp1338" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1342_fu_38464_p2" SOURCE="" VARIABLE="tmp1342" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1343_fu_38470_p2" SOURCE="" VARIABLE="tmp1343" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1341_fu_38476_p2" SOURCE="" VARIABLE="tmp1341" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1337_fu_38482_p2" SOURCE="" VARIABLE="tmp1337" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_5_15_15_fu_38488_p2" SOURCE="" VARIABLE="add31_u0_32fixp_5_15_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1537" SOURCE="" VARIABLE="empty_1557" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1538" SOURCE="" VARIABLE="empty_1558" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1539" SOURCE="" VARIABLE="empty_1559" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1540" SOURCE="" VARIABLE="empty_1560" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1541" SOURCE="" VARIABLE="empty_1561" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1542" SOURCE="" VARIABLE="empty_1562" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1543" SOURCE="" VARIABLE="empty_1563" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1544" SOURCE="" VARIABLE="empty_1564" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1545" SOURCE="" VARIABLE="empty_1565" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1546" SOURCE="" VARIABLE="empty_1566" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1547" SOURCE="" VARIABLE="empty_1567" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1548" SOURCE="" VARIABLE="empty_1568" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1549" SOURCE="" VARIABLE="empty_1569" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1550" SOURCE="" VARIABLE="empty_1570" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1551" SOURCE="" VARIABLE="empty_1571" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1552" SOURCE="" VARIABLE="empty_1572" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1346_fu_38958_p2" SOURCE="" VARIABLE="tmp1346" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1347_fu_38964_p2" SOURCE="" VARIABLE="tmp1347" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1345_fu_38970_p2" SOURCE="" VARIABLE="tmp1345" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1349_fu_38976_p2" SOURCE="" VARIABLE="tmp1349" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1350_fu_38982_p2" SOURCE="" VARIABLE="tmp1350" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1348_fu_38988_p2" SOURCE="" VARIABLE="tmp1348" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1344_fu_38994_p2" SOURCE="" VARIABLE="tmp1344" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1353_fu_39000_p2" SOURCE="" VARIABLE="tmp1353" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1354_fu_39006_p2" SOURCE="" VARIABLE="tmp1354" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1352_fu_39012_p2" SOURCE="" VARIABLE="tmp1352" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1356_fu_39018_p2" SOURCE="" VARIABLE="tmp1356" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1357_fu_39024_p2" SOURCE="" VARIABLE="tmp1357" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1355_fu_39030_p2" SOURCE="" VARIABLE="tmp1355" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1351_fu_39036_p2" SOURCE="" VARIABLE="tmp1351" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_6_151206_fu_39042_p2" SOURCE="" VARIABLE="add31_u0_32fixp_6_151206" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1553" SOURCE="" VARIABLE="empty_1573" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1554" SOURCE="" VARIABLE="empty_1574" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1555" SOURCE="" VARIABLE="empty_1575" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1556" SOURCE="" VARIABLE="empty_1576" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1557" SOURCE="" VARIABLE="empty_1577" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1558" SOURCE="" VARIABLE="empty_1578" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1559" SOURCE="" VARIABLE="empty_1579" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1560" SOURCE="" VARIABLE="empty_1580" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1561" SOURCE="" VARIABLE="empty_1581" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1562" SOURCE="" VARIABLE="empty_1582" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1563" SOURCE="" VARIABLE="empty_1583" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1564" SOURCE="" VARIABLE="empty_1584" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1565" SOURCE="" VARIABLE="empty_1585" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1566" SOURCE="" VARIABLE="empty_1586" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1567" SOURCE="" VARIABLE="empty_1587" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1568" SOURCE="" VARIABLE="empty_1588" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1360_fu_39288_p2" SOURCE="" VARIABLE="tmp1360" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1361_fu_39294_p2" SOURCE="" VARIABLE="tmp1361" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1359_fu_39300_p2" SOURCE="" VARIABLE="tmp1359" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1363_fu_39306_p2" SOURCE="" VARIABLE="tmp1363" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1364_fu_39312_p2" SOURCE="" VARIABLE="tmp1364" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1362_fu_39318_p2" SOURCE="" VARIABLE="tmp1362" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1358_fu_39324_p2" SOURCE="" VARIABLE="tmp1358" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1367_fu_39330_p2" SOURCE="" VARIABLE="tmp1367" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1368_fu_39336_p2" SOURCE="" VARIABLE="tmp1368" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1366_fu_39342_p2" SOURCE="" VARIABLE="tmp1366" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1370_fu_39348_p2" SOURCE="" VARIABLE="tmp1370" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1371_fu_39354_p2" SOURCE="" VARIABLE="tmp1371" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1369_fu_39360_p2" SOURCE="" VARIABLE="tmp1369" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1365_fu_39366_p2" SOURCE="" VARIABLE="tmp1365" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_6_1_15_fu_39372_p2" SOURCE="" VARIABLE="add31_u0_32fixp_6_1_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1569" SOURCE="" VARIABLE="empty_1589" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1570" SOURCE="" VARIABLE="empty_1590" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1571" SOURCE="" VARIABLE="empty_1591" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1572" SOURCE="" VARIABLE="empty_1592" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1573" SOURCE="" VARIABLE="empty_1593" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1574" SOURCE="" VARIABLE="empty_1594" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1575" SOURCE="" VARIABLE="empty_1595" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1576" SOURCE="" VARIABLE="empty_1596" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1577" SOURCE="" VARIABLE="empty_1597" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1578" SOURCE="" VARIABLE="empty_1598" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1579" SOURCE="" VARIABLE="empty_1599" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1580" SOURCE="" VARIABLE="empty_1600" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1581" SOURCE="" VARIABLE="empty_1601" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1582" SOURCE="" VARIABLE="empty_1602" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1583" SOURCE="" VARIABLE="empty_1603" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1584" SOURCE="" VARIABLE="empty_1604" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1374_fu_39618_p2" SOURCE="" VARIABLE="tmp1374" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1375_fu_39624_p2" SOURCE="" VARIABLE="tmp1375" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1373_fu_39630_p2" SOURCE="" VARIABLE="tmp1373" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1377_fu_39636_p2" SOURCE="" VARIABLE="tmp1377" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1378_fu_39642_p2" SOURCE="" VARIABLE="tmp1378" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1376_fu_39648_p2" SOURCE="" VARIABLE="tmp1376" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1372_fu_39654_p2" SOURCE="" VARIABLE="tmp1372" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1381_fu_39660_p2" SOURCE="" VARIABLE="tmp1381" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1382_fu_39666_p2" SOURCE="" VARIABLE="tmp1382" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1380_fu_39672_p2" SOURCE="" VARIABLE="tmp1380" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1384_fu_39678_p2" SOURCE="" VARIABLE="tmp1384" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1385_fu_39684_p2" SOURCE="" VARIABLE="tmp1385" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1383_fu_39690_p2" SOURCE="" VARIABLE="tmp1383" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1379_fu_39696_p2" SOURCE="" VARIABLE="tmp1379" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_6_2_15_fu_39702_p2" SOURCE="" VARIABLE="add31_u0_32fixp_6_2_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1585" SOURCE="" VARIABLE="empty_1605" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1586" SOURCE="" VARIABLE="empty_1606" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1587" SOURCE="" VARIABLE="empty_1607" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1588" SOURCE="" VARIABLE="empty_1608" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1589" SOURCE="" VARIABLE="empty_1609" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1590" SOURCE="" VARIABLE="empty_1610" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1591" SOURCE="" VARIABLE="empty_1611" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1592" SOURCE="" VARIABLE="empty_1612" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1593" SOURCE="" VARIABLE="empty_1613" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1594" SOURCE="" VARIABLE="empty_1614" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1595" SOURCE="" VARIABLE="empty_1615" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1596" SOURCE="" VARIABLE="empty_1616" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1597" SOURCE="" VARIABLE="empty_1617" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1598" SOURCE="" VARIABLE="empty_1618" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1599" SOURCE="" VARIABLE="empty_1619" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1600" SOURCE="" VARIABLE="empty_1620" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1388_fu_39948_p2" SOURCE="" VARIABLE="tmp1388" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1389_fu_39954_p2" SOURCE="" VARIABLE="tmp1389" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1387_fu_39960_p2" SOURCE="" VARIABLE="tmp1387" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1391_fu_39966_p2" SOURCE="" VARIABLE="tmp1391" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1392_fu_39972_p2" SOURCE="" VARIABLE="tmp1392" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1390_fu_39978_p2" SOURCE="" VARIABLE="tmp1390" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1386_fu_39984_p2" SOURCE="" VARIABLE="tmp1386" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1395_fu_39990_p2" SOURCE="" VARIABLE="tmp1395" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1396_fu_39996_p2" SOURCE="" VARIABLE="tmp1396" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1394_fu_40002_p2" SOURCE="" VARIABLE="tmp1394" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1398_fu_40008_p2" SOURCE="" VARIABLE="tmp1398" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1399_fu_40014_p2" SOURCE="" VARIABLE="tmp1399" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1397_fu_40020_p2" SOURCE="" VARIABLE="tmp1397" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1393_fu_40026_p2" SOURCE="" VARIABLE="tmp1393" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_6_3_15_fu_40032_p2" SOURCE="" VARIABLE="add31_u0_32fixp_6_3_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1601" SOURCE="" VARIABLE="empty_1621" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1602" SOURCE="" VARIABLE="empty_1622" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1603" SOURCE="" VARIABLE="empty_1623" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1604" SOURCE="" VARIABLE="empty_1624" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1605" SOURCE="" VARIABLE="empty_1625" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1606" SOURCE="" VARIABLE="empty_1626" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1607" SOURCE="" VARIABLE="empty_1627" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1608" SOURCE="" VARIABLE="empty_1628" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1609" SOURCE="" VARIABLE="empty_1629" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1610" SOURCE="" VARIABLE="empty_1630" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1611" SOURCE="" VARIABLE="empty_1631" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1612" SOURCE="" VARIABLE="empty_1632" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1613" SOURCE="" VARIABLE="empty_1633" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1614" SOURCE="" VARIABLE="empty_1634" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1615" SOURCE="" VARIABLE="empty_1635" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1616" SOURCE="" VARIABLE="empty_1636" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1402_fu_40278_p2" SOURCE="" VARIABLE="tmp1402" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1403_fu_40284_p2" SOURCE="" VARIABLE="tmp1403" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1401_fu_40290_p2" SOURCE="" VARIABLE="tmp1401" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1405_fu_40296_p2" SOURCE="" VARIABLE="tmp1405" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1406_fu_40302_p2" SOURCE="" VARIABLE="tmp1406" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1404_fu_40308_p2" SOURCE="" VARIABLE="tmp1404" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1400_fu_40314_p2" SOURCE="" VARIABLE="tmp1400" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1409_fu_40320_p2" SOURCE="" VARIABLE="tmp1409" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1410_fu_40326_p2" SOURCE="" VARIABLE="tmp1410" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1408_fu_40332_p2" SOURCE="" VARIABLE="tmp1408" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1412_fu_40338_p2" SOURCE="" VARIABLE="tmp1412" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1413_fu_40344_p2" SOURCE="" VARIABLE="tmp1413" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1411_fu_40350_p2" SOURCE="" VARIABLE="tmp1411" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1407_fu_40356_p2" SOURCE="" VARIABLE="tmp1407" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_6_4_15_fu_40362_p2" SOURCE="" VARIABLE="add31_u0_32fixp_6_4_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1617" SOURCE="" VARIABLE="empty_1637" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1618" SOURCE="" VARIABLE="empty_1638" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1619" SOURCE="" VARIABLE="empty_1639" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1620" SOURCE="" VARIABLE="empty_1640" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1621" SOURCE="" VARIABLE="empty_1641" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1622" SOURCE="" VARIABLE="empty_1642" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1623" SOURCE="" VARIABLE="empty_1643" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1624" SOURCE="" VARIABLE="empty_1644" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1625" SOURCE="" VARIABLE="empty_1645" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1626" SOURCE="" VARIABLE="empty_1646" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1627" SOURCE="" VARIABLE="empty_1647" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1628" SOURCE="" VARIABLE="empty_1648" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1629" SOURCE="" VARIABLE="empty_1649" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1630" SOURCE="" VARIABLE="empty_1650" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1631" SOURCE="" VARIABLE="empty_1651" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1632" SOURCE="" VARIABLE="empty_1652" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1416_fu_40608_p2" SOURCE="" VARIABLE="tmp1416" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1417_fu_40614_p2" SOURCE="" VARIABLE="tmp1417" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1415_fu_40620_p2" SOURCE="" VARIABLE="tmp1415" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1419_fu_40626_p2" SOURCE="" VARIABLE="tmp1419" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1420_fu_40632_p2" SOURCE="" VARIABLE="tmp1420" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1418_fu_40638_p2" SOURCE="" VARIABLE="tmp1418" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1414_fu_40644_p2" SOURCE="" VARIABLE="tmp1414" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1423_fu_40650_p2" SOURCE="" VARIABLE="tmp1423" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1424_fu_40656_p2" SOURCE="" VARIABLE="tmp1424" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1422_fu_40662_p2" SOURCE="" VARIABLE="tmp1422" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1426_fu_40668_p2" SOURCE="" VARIABLE="tmp1426" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1427_fu_40674_p2" SOURCE="" VARIABLE="tmp1427" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1425_fu_40680_p2" SOURCE="" VARIABLE="tmp1425" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1421_fu_40686_p2" SOURCE="" VARIABLE="tmp1421" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_6_5_15_fu_40692_p2" SOURCE="" VARIABLE="add31_u0_32fixp_6_5_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1633" SOURCE="" VARIABLE="empty_1653" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1634" SOURCE="" VARIABLE="empty_1654" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1635" SOURCE="" VARIABLE="empty_1655" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1636" SOURCE="" VARIABLE="empty_1656" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1637" SOURCE="" VARIABLE="empty_1657" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1638" SOURCE="" VARIABLE="empty_1658" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1639" SOURCE="" VARIABLE="empty_1659" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1640" SOURCE="" VARIABLE="empty_1660" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1641" SOURCE="" VARIABLE="empty_1661" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1642" SOURCE="" VARIABLE="empty_1662" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1643" SOURCE="" VARIABLE="empty_1663" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1644" SOURCE="" VARIABLE="empty_1664" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1645" SOURCE="" VARIABLE="empty_1665" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1646" SOURCE="" VARIABLE="empty_1666" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1647" SOURCE="" VARIABLE="empty_1667" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1648" SOURCE="" VARIABLE="empty_1668" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1430_fu_40938_p2" SOURCE="" VARIABLE="tmp1430" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1431_fu_40944_p2" SOURCE="" VARIABLE="tmp1431" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1429_fu_40950_p2" SOURCE="" VARIABLE="tmp1429" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1433_fu_40956_p2" SOURCE="" VARIABLE="tmp1433" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1434_fu_40962_p2" SOURCE="" VARIABLE="tmp1434" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1432_fu_40968_p2" SOURCE="" VARIABLE="tmp1432" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1428_fu_40974_p2" SOURCE="" VARIABLE="tmp1428" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1437_fu_40980_p2" SOURCE="" VARIABLE="tmp1437" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1438_fu_40986_p2" SOURCE="" VARIABLE="tmp1438" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1436_fu_40992_p2" SOURCE="" VARIABLE="tmp1436" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1440_fu_40998_p2" SOURCE="" VARIABLE="tmp1440" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1441_fu_41004_p2" SOURCE="" VARIABLE="tmp1441" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1439_fu_41010_p2" SOURCE="" VARIABLE="tmp1439" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1435_fu_41016_p2" SOURCE="" VARIABLE="tmp1435" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_6_6_15_fu_41022_p2" SOURCE="" VARIABLE="add31_u0_32fixp_6_6_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1649" SOURCE="" VARIABLE="empty_1669" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1650" SOURCE="" VARIABLE="empty_1670" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1651" SOURCE="" VARIABLE="empty_1671" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1652" SOURCE="" VARIABLE="empty_1672" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1653" SOURCE="" VARIABLE="empty_1673" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1654" SOURCE="" VARIABLE="empty_1674" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1655" SOURCE="" VARIABLE="empty_1675" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1656" SOURCE="" VARIABLE="empty_1676" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1657" SOURCE="" VARIABLE="empty_1677" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1658" SOURCE="" VARIABLE="empty_1678" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1659" SOURCE="" VARIABLE="empty_1679" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1660" SOURCE="" VARIABLE="empty_1680" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1661" SOURCE="" VARIABLE="empty_1681" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1662" SOURCE="" VARIABLE="empty_1682" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1663" SOURCE="" VARIABLE="empty_1683" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1664" SOURCE="" VARIABLE="empty_1684" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1444_fu_41268_p2" SOURCE="" VARIABLE="tmp1444" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1445_fu_41274_p2" SOURCE="" VARIABLE="tmp1445" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1443_fu_41280_p2" SOURCE="" VARIABLE="tmp1443" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1447_fu_41286_p2" SOURCE="" VARIABLE="tmp1447" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1448_fu_41292_p2" SOURCE="" VARIABLE="tmp1448" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1446_fu_41298_p2" SOURCE="" VARIABLE="tmp1446" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1442_fu_41304_p2" SOURCE="" VARIABLE="tmp1442" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1451_fu_41310_p2" SOURCE="" VARIABLE="tmp1451" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1452_fu_41316_p2" SOURCE="" VARIABLE="tmp1452" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1450_fu_41322_p2" SOURCE="" VARIABLE="tmp1450" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1454_fu_41328_p2" SOURCE="" VARIABLE="tmp1454" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1455_fu_41334_p2" SOURCE="" VARIABLE="tmp1455" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1453_fu_41340_p2" SOURCE="" VARIABLE="tmp1453" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1449_fu_41346_p2" SOURCE="" VARIABLE="tmp1449" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_6_7_15_fu_41352_p2" SOURCE="" VARIABLE="add31_u0_32fixp_6_7_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1665" SOURCE="" VARIABLE="empty_1685" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1666" SOURCE="" VARIABLE="empty_1686" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1667" SOURCE="" VARIABLE="empty_1687" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1668" SOURCE="" VARIABLE="empty_1688" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1669" SOURCE="" VARIABLE="empty_1689" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1670" SOURCE="" VARIABLE="empty_1690" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1671" SOURCE="" VARIABLE="empty_1691" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1672" SOURCE="" VARIABLE="empty_1692" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1673" SOURCE="" VARIABLE="empty_1693" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1674" SOURCE="" VARIABLE="empty_1694" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1675" SOURCE="" VARIABLE="empty_1695" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1676" SOURCE="" VARIABLE="empty_1696" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1677" SOURCE="" VARIABLE="empty_1697" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1678" SOURCE="" VARIABLE="empty_1698" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1679" SOURCE="" VARIABLE="empty_1699" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1680" SOURCE="" VARIABLE="empty_1700" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1458_fu_41598_p2" SOURCE="" VARIABLE="tmp1458" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1459_fu_41604_p2" SOURCE="" VARIABLE="tmp1459" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1457_fu_41610_p2" SOURCE="" VARIABLE="tmp1457" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1461_fu_41616_p2" SOURCE="" VARIABLE="tmp1461" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1462_fu_41622_p2" SOURCE="" VARIABLE="tmp1462" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1460_fu_41628_p2" SOURCE="" VARIABLE="tmp1460" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1456_fu_41634_p2" SOURCE="" VARIABLE="tmp1456" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1465_fu_41640_p2" SOURCE="" VARIABLE="tmp1465" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1466_fu_41646_p2" SOURCE="" VARIABLE="tmp1466" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1464_fu_41652_p2" SOURCE="" VARIABLE="tmp1464" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1468_fu_41658_p2" SOURCE="" VARIABLE="tmp1468" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1469_fu_41664_p2" SOURCE="" VARIABLE="tmp1469" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1467_fu_41670_p2" SOURCE="" VARIABLE="tmp1467" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1463_fu_41676_p2" SOURCE="" VARIABLE="tmp1463" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_6_8_15_fu_41682_p2" SOURCE="" VARIABLE="add31_u0_32fixp_6_8_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1681" SOURCE="" VARIABLE="empty_1701" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1682" SOURCE="" VARIABLE="empty_1702" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1683" SOURCE="" VARIABLE="empty_1703" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1684" SOURCE="" VARIABLE="empty_1704" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1685" SOURCE="" VARIABLE="empty_1705" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1686" SOURCE="" VARIABLE="empty_1706" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1687" SOURCE="" VARIABLE="empty_1707" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1688" SOURCE="" VARIABLE="empty_1708" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1689" SOURCE="" VARIABLE="empty_1709" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1690" SOURCE="" VARIABLE="empty_1710" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1691" SOURCE="" VARIABLE="empty_1711" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1692" SOURCE="" VARIABLE="empty_1712" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1693" SOURCE="" VARIABLE="empty_1713" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1694" SOURCE="" VARIABLE="empty_1714" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1695" SOURCE="" VARIABLE="empty_1715" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1696" SOURCE="" VARIABLE="empty_1716" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1472_fu_41928_p2" SOURCE="" VARIABLE="tmp1472" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1473_fu_41934_p2" SOURCE="" VARIABLE="tmp1473" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1471_fu_41940_p2" SOURCE="" VARIABLE="tmp1471" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1475_fu_41946_p2" SOURCE="" VARIABLE="tmp1475" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1476_fu_41952_p2" SOURCE="" VARIABLE="tmp1476" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1474_fu_41958_p2" SOURCE="" VARIABLE="tmp1474" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1470_fu_41964_p2" SOURCE="" VARIABLE="tmp1470" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1479_fu_41970_p2" SOURCE="" VARIABLE="tmp1479" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1480_fu_41976_p2" SOURCE="" VARIABLE="tmp1480" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1478_fu_41982_p2" SOURCE="" VARIABLE="tmp1478" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1482_fu_41988_p2" SOURCE="" VARIABLE="tmp1482" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1483_fu_41994_p2" SOURCE="" VARIABLE="tmp1483" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1481_fu_42000_p2" SOURCE="" VARIABLE="tmp1481" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1477_fu_42006_p2" SOURCE="" VARIABLE="tmp1477" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_6_9_15_fu_42012_p2" SOURCE="" VARIABLE="add31_u0_32fixp_6_9_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1697" SOURCE="" VARIABLE="empty_1717" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1698" SOURCE="" VARIABLE="empty_1718" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1699" SOURCE="" VARIABLE="empty_1719" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1700" SOURCE="" VARIABLE="empty_1720" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1701" SOURCE="" VARIABLE="empty_1721" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1702" SOURCE="" VARIABLE="empty_1722" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1703" SOURCE="" VARIABLE="empty_1723" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1704" SOURCE="" VARIABLE="empty_1724" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1705" SOURCE="" VARIABLE="empty_1725" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1706" SOURCE="" VARIABLE="empty_1726" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1707" SOURCE="" VARIABLE="empty_1727" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1708" SOURCE="" VARIABLE="empty_1728" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1709" SOURCE="" VARIABLE="empty_1729" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1710" SOURCE="" VARIABLE="empty_1730" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1711" SOURCE="" VARIABLE="empty_1731" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1712" SOURCE="" VARIABLE="empty_1732" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1486_fu_42258_p2" SOURCE="" VARIABLE="tmp1486" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1487_fu_42264_p2" SOURCE="" VARIABLE="tmp1487" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1485_fu_42270_p2" SOURCE="" VARIABLE="tmp1485" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1489_fu_42276_p2" SOURCE="" VARIABLE="tmp1489" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1490_fu_42282_p2" SOURCE="" VARIABLE="tmp1490" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1488_fu_42288_p2" SOURCE="" VARIABLE="tmp1488" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1484_fu_42294_p2" SOURCE="" VARIABLE="tmp1484" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1493_fu_42300_p2" SOURCE="" VARIABLE="tmp1493" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1494_fu_42306_p2" SOURCE="" VARIABLE="tmp1494" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1492_fu_42312_p2" SOURCE="" VARIABLE="tmp1492" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1496_fu_42318_p2" SOURCE="" VARIABLE="tmp1496" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1497_fu_42324_p2" SOURCE="" VARIABLE="tmp1497" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1495_fu_42330_p2" SOURCE="" VARIABLE="tmp1495" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1491_fu_42336_p2" SOURCE="" VARIABLE="tmp1491" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_6_10_15_fu_42342_p2" SOURCE="" VARIABLE="add31_u0_32fixp_6_10_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1713" SOURCE="" VARIABLE="empty_1733" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1714" SOURCE="" VARIABLE="empty_1734" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1715" SOURCE="" VARIABLE="empty_1735" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1716" SOURCE="" VARIABLE="empty_1736" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1717" SOURCE="" VARIABLE="empty_1737" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1718" SOURCE="" VARIABLE="empty_1738" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1719" SOURCE="" VARIABLE="empty_1739" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1720" SOURCE="" VARIABLE="empty_1740" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1721" SOURCE="" VARIABLE="empty_1741" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1722" SOURCE="" VARIABLE="empty_1742" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1723" SOURCE="" VARIABLE="empty_1743" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1724" SOURCE="" VARIABLE="empty_1744" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1725" SOURCE="" VARIABLE="empty_1745" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1726" SOURCE="" VARIABLE="empty_1746" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1727" SOURCE="" VARIABLE="empty_1747" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1728" SOURCE="" VARIABLE="empty_1748" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1500_fu_42588_p2" SOURCE="" VARIABLE="tmp1500" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1501_fu_42594_p2" SOURCE="" VARIABLE="tmp1501" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1499_fu_42600_p2" SOURCE="" VARIABLE="tmp1499" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1503_fu_42606_p2" SOURCE="" VARIABLE="tmp1503" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1504_fu_42612_p2" SOURCE="" VARIABLE="tmp1504" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1502_fu_42618_p2" SOURCE="" VARIABLE="tmp1502" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1498_fu_42624_p2" SOURCE="" VARIABLE="tmp1498" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1507_fu_42630_p2" SOURCE="" VARIABLE="tmp1507" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1508_fu_42636_p2" SOURCE="" VARIABLE="tmp1508" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1506_fu_42642_p2" SOURCE="" VARIABLE="tmp1506" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1510_fu_42648_p2" SOURCE="" VARIABLE="tmp1510" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1511_fu_42654_p2" SOURCE="" VARIABLE="tmp1511" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1509_fu_42660_p2" SOURCE="" VARIABLE="tmp1509" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1505_fu_42666_p2" SOURCE="" VARIABLE="tmp1505" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_6_11_15_fu_42672_p2" SOURCE="" VARIABLE="add31_u0_32fixp_6_11_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1729" SOURCE="" VARIABLE="empty_1749" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1730" SOURCE="" VARIABLE="empty_1750" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1731" SOURCE="" VARIABLE="empty_1751" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1732" SOURCE="" VARIABLE="empty_1752" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1733" SOURCE="" VARIABLE="empty_1753" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1734" SOURCE="" VARIABLE="empty_1754" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1735" SOURCE="" VARIABLE="empty_1755" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1736" SOURCE="" VARIABLE="empty_1756" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1737" SOURCE="" VARIABLE="empty_1757" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1738" SOURCE="" VARIABLE="empty_1758" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1739" SOURCE="" VARIABLE="empty_1759" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1740" SOURCE="" VARIABLE="empty_1760" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1741" SOURCE="" VARIABLE="empty_1761" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1742" SOURCE="" VARIABLE="empty_1762" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1743" SOURCE="" VARIABLE="empty_1763" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1744" SOURCE="" VARIABLE="empty_1764" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1514_fu_42918_p2" SOURCE="" VARIABLE="tmp1514" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1515_fu_42924_p2" SOURCE="" VARIABLE="tmp1515" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1513_fu_42930_p2" SOURCE="" VARIABLE="tmp1513" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1517_fu_42936_p2" SOURCE="" VARIABLE="tmp1517" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1518_fu_42942_p2" SOURCE="" VARIABLE="tmp1518" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1516_fu_42948_p2" SOURCE="" VARIABLE="tmp1516" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1512_fu_42954_p2" SOURCE="" VARIABLE="tmp1512" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1521_fu_42960_p2" SOURCE="" VARIABLE="tmp1521" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1522_fu_42966_p2" SOURCE="" VARIABLE="tmp1522" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1520_fu_42972_p2" SOURCE="" VARIABLE="tmp1520" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1524_fu_42978_p2" SOURCE="" VARIABLE="tmp1524" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1525_fu_42984_p2" SOURCE="" VARIABLE="tmp1525" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1523_fu_42990_p2" SOURCE="" VARIABLE="tmp1523" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1519_fu_42996_p2" SOURCE="" VARIABLE="tmp1519" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_6_12_15_fu_43002_p2" SOURCE="" VARIABLE="add31_u0_32fixp_6_12_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1745" SOURCE="" VARIABLE="empty_1765" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1746" SOURCE="" VARIABLE="empty_1766" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1747" SOURCE="" VARIABLE="empty_1767" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1748" SOURCE="" VARIABLE="empty_1768" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1749" SOURCE="" VARIABLE="empty_1769" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1750" SOURCE="" VARIABLE="empty_1770" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1751" SOURCE="" VARIABLE="empty_1771" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1752" SOURCE="" VARIABLE="empty_1772" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1753" SOURCE="" VARIABLE="empty_1773" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1754" SOURCE="" VARIABLE="empty_1774" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1755" SOURCE="" VARIABLE="empty_1775" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1756" SOURCE="" VARIABLE="empty_1776" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1757" SOURCE="" VARIABLE="empty_1777" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1758" SOURCE="" VARIABLE="empty_1778" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1759" SOURCE="" VARIABLE="empty_1779" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1760" SOURCE="" VARIABLE="empty_1780" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1528_fu_43248_p2" SOURCE="" VARIABLE="tmp1528" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1529_fu_43254_p2" SOURCE="" VARIABLE="tmp1529" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1527_fu_43260_p2" SOURCE="" VARIABLE="tmp1527" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1531_fu_43266_p2" SOURCE="" VARIABLE="tmp1531" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1532_fu_43272_p2" SOURCE="" VARIABLE="tmp1532" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1530_fu_43278_p2" SOURCE="" VARIABLE="tmp1530" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1526_fu_43284_p2" SOURCE="" VARIABLE="tmp1526" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1535_fu_43290_p2" SOURCE="" VARIABLE="tmp1535" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1536_fu_43296_p2" SOURCE="" VARIABLE="tmp1536" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1534_fu_43302_p2" SOURCE="" VARIABLE="tmp1534" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1538_fu_43308_p2" SOURCE="" VARIABLE="tmp1538" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1539_fu_43314_p2" SOURCE="" VARIABLE="tmp1539" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1537_fu_43320_p2" SOURCE="" VARIABLE="tmp1537" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1533_fu_43326_p2" SOURCE="" VARIABLE="tmp1533" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_6_13_15_fu_43332_p2" SOURCE="" VARIABLE="add31_u0_32fixp_6_13_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1761" SOURCE="" VARIABLE="empty_1781" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1762" SOURCE="" VARIABLE="empty_1782" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1763" SOURCE="" VARIABLE="empty_1783" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1764" SOURCE="" VARIABLE="empty_1784" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1765" SOURCE="" VARIABLE="empty_1785" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1766" SOURCE="" VARIABLE="empty_1786" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1767" SOURCE="" VARIABLE="empty_1787" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1768" SOURCE="" VARIABLE="empty_1788" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1769" SOURCE="" VARIABLE="empty_1789" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1770" SOURCE="" VARIABLE="empty_1790" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1771" SOURCE="" VARIABLE="empty_1791" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1772" SOURCE="" VARIABLE="empty_1792" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1773" SOURCE="" VARIABLE="empty_1793" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1774" SOURCE="" VARIABLE="empty_1794" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1775" SOURCE="" VARIABLE="empty_1795" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1776" SOURCE="" VARIABLE="empty_1796" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1542_fu_43578_p2" SOURCE="" VARIABLE="tmp1542" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1543_fu_43584_p2" SOURCE="" VARIABLE="tmp1543" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1541_fu_43590_p2" SOURCE="" VARIABLE="tmp1541" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1545_fu_43596_p2" SOURCE="" VARIABLE="tmp1545" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1546_fu_43602_p2" SOURCE="" VARIABLE="tmp1546" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1544_fu_43608_p2" SOURCE="" VARIABLE="tmp1544" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1540_fu_43614_p2" SOURCE="" VARIABLE="tmp1540" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1549_fu_43620_p2" SOURCE="" VARIABLE="tmp1549" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1550_fu_43626_p2" SOURCE="" VARIABLE="tmp1550" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1548_fu_43632_p2" SOURCE="" VARIABLE="tmp1548" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1552_fu_43638_p2" SOURCE="" VARIABLE="tmp1552" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1553_fu_43644_p2" SOURCE="" VARIABLE="tmp1553" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1551_fu_43650_p2" SOURCE="" VARIABLE="tmp1551" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1547_fu_43656_p2" SOURCE="" VARIABLE="tmp1547" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_6_14_15_fu_43662_p2" SOURCE="" VARIABLE="add31_u0_32fixp_6_14_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1777" SOURCE="" VARIABLE="empty_1797" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1778" SOURCE="" VARIABLE="empty_1798" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1779" SOURCE="" VARIABLE="empty_1799" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1780" SOURCE="" VARIABLE="empty_1800" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1781" SOURCE="" VARIABLE="empty_1801" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1782" SOURCE="" VARIABLE="empty_1802" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1783" SOURCE="" VARIABLE="empty_1803" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1784" SOURCE="" VARIABLE="empty_1804" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1785" SOURCE="" VARIABLE="empty_1805" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1786" SOURCE="" VARIABLE="empty_1806" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1787" SOURCE="" VARIABLE="empty_1807" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1788" SOURCE="" VARIABLE="empty_1808" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1789" SOURCE="" VARIABLE="empty_1809" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1790" SOURCE="" VARIABLE="empty_1810" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1791" SOURCE="" VARIABLE="empty_1811" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1792" SOURCE="" VARIABLE="empty_1812" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1556_fu_43908_p2" SOURCE="" VARIABLE="tmp1556" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1557_fu_43914_p2" SOURCE="" VARIABLE="tmp1557" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1555_fu_43920_p2" SOURCE="" VARIABLE="tmp1555" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1559_fu_43926_p2" SOURCE="" VARIABLE="tmp1559" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1560_fu_43932_p2" SOURCE="" VARIABLE="tmp1560" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1558_fu_43938_p2" SOURCE="" VARIABLE="tmp1558" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1554_fu_43944_p2" SOURCE="" VARIABLE="tmp1554" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1563_fu_43950_p2" SOURCE="" VARIABLE="tmp1563" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1564_fu_43956_p2" SOURCE="" VARIABLE="tmp1564" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1562_fu_43962_p2" SOURCE="" VARIABLE="tmp1562" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1566_fu_43968_p2" SOURCE="" VARIABLE="tmp1566" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1567_fu_43974_p2" SOURCE="" VARIABLE="tmp1567" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1565_fu_43980_p2" SOURCE="" VARIABLE="tmp1565" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1561_fu_43986_p2" SOURCE="" VARIABLE="tmp1561" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_6_15_15_fu_43992_p2" SOURCE="" VARIABLE="add31_u0_32fixp_6_15_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1793" SOURCE="" VARIABLE="empty_1813" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1794" SOURCE="" VARIABLE="empty_1814" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1795" SOURCE="" VARIABLE="empty_1815" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1796" SOURCE="" VARIABLE="empty_1816" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1797" SOURCE="" VARIABLE="empty_1817" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1798" SOURCE="" VARIABLE="empty_1818" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1799" SOURCE="" VARIABLE="empty_1819" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1800" SOURCE="" VARIABLE="empty_1820" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1801" SOURCE="" VARIABLE="empty_1821" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1802" SOURCE="" VARIABLE="empty_1822" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1803" SOURCE="" VARIABLE="empty_1823" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1804" SOURCE="" VARIABLE="empty_1824" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1805" SOURCE="" VARIABLE="empty_1825" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1806" SOURCE="" VARIABLE="empty_1826" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1807" SOURCE="" VARIABLE="empty_1827" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1808" SOURCE="" VARIABLE="empty_1828" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1570_fu_44462_p2" SOURCE="" VARIABLE="tmp1570" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1571_fu_44468_p2" SOURCE="" VARIABLE="tmp1571" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1569_fu_44474_p2" SOURCE="" VARIABLE="tmp1569" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1573_fu_44480_p2" SOURCE="" VARIABLE="tmp1573" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1574_fu_44486_p2" SOURCE="" VARIABLE="tmp1574" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1572_fu_44492_p2" SOURCE="" VARIABLE="tmp1572" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1568_fu_44498_p2" SOURCE="" VARIABLE="tmp1568" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1577_fu_44504_p2" SOURCE="" VARIABLE="tmp1577" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1578_fu_44510_p2" SOURCE="" VARIABLE="tmp1578" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1576_fu_44516_p2" SOURCE="" VARIABLE="tmp1576" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1580_fu_44522_p2" SOURCE="" VARIABLE="tmp1580" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1581_fu_44528_p2" SOURCE="" VARIABLE="tmp1581" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1579_fu_44534_p2" SOURCE="" VARIABLE="tmp1579" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1575_fu_44540_p2" SOURCE="" VARIABLE="tmp1575" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_7_151086_fu_44546_p2" SOURCE="" VARIABLE="add31_u0_32fixp_7_151086" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1809" SOURCE="" VARIABLE="empty_1829" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1810" SOURCE="" VARIABLE="empty_1830" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1811" SOURCE="" VARIABLE="empty_1831" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1812" SOURCE="" VARIABLE="empty_1832" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1813" SOURCE="" VARIABLE="empty_1833" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1814" SOURCE="" VARIABLE="empty_1834" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1815" SOURCE="" VARIABLE="empty_1835" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1816" SOURCE="" VARIABLE="empty_1836" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1817" SOURCE="" VARIABLE="empty_1837" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1818" SOURCE="" VARIABLE="empty_1838" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1819" SOURCE="" VARIABLE="empty_1839" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1820" SOURCE="" VARIABLE="empty_1840" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1821" SOURCE="" VARIABLE="empty_1841" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1822" SOURCE="" VARIABLE="empty_1842" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1823" SOURCE="" VARIABLE="empty_1843" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1824" SOURCE="" VARIABLE="empty_1844" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1584_fu_44792_p2" SOURCE="" VARIABLE="tmp1584" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1585_fu_44798_p2" SOURCE="" VARIABLE="tmp1585" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1583_fu_44804_p2" SOURCE="" VARIABLE="tmp1583" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1587_fu_44810_p2" SOURCE="" VARIABLE="tmp1587" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1588_fu_44816_p2" SOURCE="" VARIABLE="tmp1588" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1586_fu_44822_p2" SOURCE="" VARIABLE="tmp1586" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1582_fu_44828_p2" SOURCE="" VARIABLE="tmp1582" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1591_fu_44834_p2" SOURCE="" VARIABLE="tmp1591" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1592_fu_44840_p2" SOURCE="" VARIABLE="tmp1592" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1590_fu_44846_p2" SOURCE="" VARIABLE="tmp1590" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1594_fu_44852_p2" SOURCE="" VARIABLE="tmp1594" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1595_fu_44858_p2" SOURCE="" VARIABLE="tmp1595" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1593_fu_44864_p2" SOURCE="" VARIABLE="tmp1593" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1589_fu_44870_p2" SOURCE="" VARIABLE="tmp1589" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_7_1_15_fu_44876_p2" SOURCE="" VARIABLE="add31_u0_32fixp_7_1_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1825" SOURCE="" VARIABLE="empty_1845" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1826" SOURCE="" VARIABLE="empty_1846" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1827" SOURCE="" VARIABLE="empty_1847" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1828" SOURCE="" VARIABLE="empty_1848" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1829" SOURCE="" VARIABLE="empty_1849" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1830" SOURCE="" VARIABLE="empty_1850" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1831" SOURCE="" VARIABLE="empty_1851" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1832" SOURCE="" VARIABLE="empty_1852" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1833" SOURCE="" VARIABLE="empty_1853" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1834" SOURCE="" VARIABLE="empty_1854" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1835" SOURCE="" VARIABLE="empty_1855" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1836" SOURCE="" VARIABLE="empty_1856" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1837" SOURCE="" VARIABLE="empty_1857" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1838" SOURCE="" VARIABLE="empty_1858" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1839" SOURCE="" VARIABLE="empty_1859" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1840" SOURCE="" VARIABLE="empty_1860" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1598_fu_45122_p2" SOURCE="" VARIABLE="tmp1598" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1599_fu_45128_p2" SOURCE="" VARIABLE="tmp1599" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1597_fu_45134_p2" SOURCE="" VARIABLE="tmp1597" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1601_fu_45140_p2" SOURCE="" VARIABLE="tmp1601" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1602_fu_45146_p2" SOURCE="" VARIABLE="tmp1602" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1600_fu_45152_p2" SOURCE="" VARIABLE="tmp1600" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1596_fu_45158_p2" SOURCE="" VARIABLE="tmp1596" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1605_fu_45164_p2" SOURCE="" VARIABLE="tmp1605" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1606_fu_45170_p2" SOURCE="" VARIABLE="tmp1606" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1604_fu_45176_p2" SOURCE="" VARIABLE="tmp1604" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1608_fu_45182_p2" SOURCE="" VARIABLE="tmp1608" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1609_fu_45188_p2" SOURCE="" VARIABLE="tmp1609" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1607_fu_45194_p2" SOURCE="" VARIABLE="tmp1607" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1603_fu_45200_p2" SOURCE="" VARIABLE="tmp1603" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_7_2_15_fu_45206_p2" SOURCE="" VARIABLE="add31_u0_32fixp_7_2_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1841" SOURCE="" VARIABLE="empty_1861" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1842" SOURCE="" VARIABLE="empty_1862" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1843" SOURCE="" VARIABLE="empty_1863" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1844" SOURCE="" VARIABLE="empty_1864" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1845" SOURCE="" VARIABLE="empty_1865" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1846" SOURCE="" VARIABLE="empty_1866" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1847" SOURCE="" VARIABLE="empty_1867" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1848" SOURCE="" VARIABLE="empty_1868" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1849" SOURCE="" VARIABLE="empty_1869" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1850" SOURCE="" VARIABLE="empty_1870" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1851" SOURCE="" VARIABLE="empty_1871" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1852" SOURCE="" VARIABLE="empty_1872" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1853" SOURCE="" VARIABLE="empty_1873" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1854" SOURCE="" VARIABLE="empty_1874" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1855" SOURCE="" VARIABLE="empty_1875" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1856" SOURCE="" VARIABLE="empty_1876" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1612_fu_45452_p2" SOURCE="" VARIABLE="tmp1612" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1613_fu_45458_p2" SOURCE="" VARIABLE="tmp1613" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1611_fu_45464_p2" SOURCE="" VARIABLE="tmp1611" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1615_fu_45470_p2" SOURCE="" VARIABLE="tmp1615" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1616_fu_45476_p2" SOURCE="" VARIABLE="tmp1616" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1614_fu_45482_p2" SOURCE="" VARIABLE="tmp1614" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1610_fu_45488_p2" SOURCE="" VARIABLE="tmp1610" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1619_fu_45494_p2" SOURCE="" VARIABLE="tmp1619" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1620_fu_45500_p2" SOURCE="" VARIABLE="tmp1620" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1618_fu_45506_p2" SOURCE="" VARIABLE="tmp1618" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1622_fu_45512_p2" SOURCE="" VARIABLE="tmp1622" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1623_fu_45518_p2" SOURCE="" VARIABLE="tmp1623" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1621_fu_45524_p2" SOURCE="" VARIABLE="tmp1621" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1617_fu_45530_p2" SOURCE="" VARIABLE="tmp1617" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_7_3_15_fu_45536_p2" SOURCE="" VARIABLE="add31_u0_32fixp_7_3_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1857" SOURCE="" VARIABLE="empty_1877" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1858" SOURCE="" VARIABLE="empty_1878" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1859" SOURCE="" VARIABLE="empty_1879" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1860" SOURCE="" VARIABLE="empty_1880" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1861" SOURCE="" VARIABLE="empty_1881" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1862" SOURCE="" VARIABLE="empty_1882" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1863" SOURCE="" VARIABLE="empty_1883" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1864" SOURCE="" VARIABLE="empty_1884" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1865" SOURCE="" VARIABLE="empty_1885" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1866" SOURCE="" VARIABLE="empty_1886" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1867" SOURCE="" VARIABLE="empty_1887" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1868" SOURCE="" VARIABLE="empty_1888" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1869" SOURCE="" VARIABLE="empty_1889" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1870" SOURCE="" VARIABLE="empty_1890" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1871" SOURCE="" VARIABLE="empty_1891" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1872" SOURCE="" VARIABLE="empty_1892" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1626_fu_45782_p2" SOURCE="" VARIABLE="tmp1626" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1627_fu_45788_p2" SOURCE="" VARIABLE="tmp1627" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1625_fu_45794_p2" SOURCE="" VARIABLE="tmp1625" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1629_fu_45800_p2" SOURCE="" VARIABLE="tmp1629" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1630_fu_45806_p2" SOURCE="" VARIABLE="tmp1630" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1628_fu_45812_p2" SOURCE="" VARIABLE="tmp1628" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1624_fu_45818_p2" SOURCE="" VARIABLE="tmp1624" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1633_fu_45824_p2" SOURCE="" VARIABLE="tmp1633" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1634_fu_45830_p2" SOURCE="" VARIABLE="tmp1634" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1632_fu_45836_p2" SOURCE="" VARIABLE="tmp1632" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1636_fu_45842_p2" SOURCE="" VARIABLE="tmp1636" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1637_fu_45848_p2" SOURCE="" VARIABLE="tmp1637" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1635_fu_45854_p2" SOURCE="" VARIABLE="tmp1635" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1631_fu_45860_p2" SOURCE="" VARIABLE="tmp1631" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_7_4_15_fu_45866_p2" SOURCE="" VARIABLE="add31_u0_32fixp_7_4_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1873" SOURCE="" VARIABLE="empty_1893" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1874" SOURCE="" VARIABLE="empty_1894" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1875" SOURCE="" VARIABLE="empty_1895" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1876" SOURCE="" VARIABLE="empty_1896" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1877" SOURCE="" VARIABLE="empty_1897" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1878" SOURCE="" VARIABLE="empty_1898" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1879" SOURCE="" VARIABLE="empty_1899" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1880" SOURCE="" VARIABLE="empty_1900" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1881" SOURCE="" VARIABLE="empty_1901" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1882" SOURCE="" VARIABLE="empty_1902" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1883" SOURCE="" VARIABLE="empty_1903" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1884" SOURCE="" VARIABLE="empty_1904" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1885" SOURCE="" VARIABLE="empty_1905" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1886" SOURCE="" VARIABLE="empty_1906" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1887" SOURCE="" VARIABLE="empty_1907" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1888" SOURCE="" VARIABLE="empty_1908" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1640_fu_46112_p2" SOURCE="" VARIABLE="tmp1640" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1641_fu_46118_p2" SOURCE="" VARIABLE="tmp1641" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1639_fu_46124_p2" SOURCE="" VARIABLE="tmp1639" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1643_fu_46130_p2" SOURCE="" VARIABLE="tmp1643" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1644_fu_46136_p2" SOURCE="" VARIABLE="tmp1644" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1642_fu_46142_p2" SOURCE="" VARIABLE="tmp1642" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1638_fu_46148_p2" SOURCE="" VARIABLE="tmp1638" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1647_fu_46154_p2" SOURCE="" VARIABLE="tmp1647" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1648_fu_46160_p2" SOURCE="" VARIABLE="tmp1648" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1646_fu_46166_p2" SOURCE="" VARIABLE="tmp1646" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1650_fu_46172_p2" SOURCE="" VARIABLE="tmp1650" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1651_fu_46178_p2" SOURCE="" VARIABLE="tmp1651" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1649_fu_46184_p2" SOURCE="" VARIABLE="tmp1649" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1645_fu_46190_p2" SOURCE="" VARIABLE="tmp1645" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_7_5_15_fu_46196_p2" SOURCE="" VARIABLE="add31_u0_32fixp_7_5_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1889" SOURCE="" VARIABLE="empty_1909" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1890" SOURCE="" VARIABLE="empty_1910" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1891" SOURCE="" VARIABLE="empty_1911" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1892" SOURCE="" VARIABLE="empty_1912" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1893" SOURCE="" VARIABLE="empty_1913" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1894" SOURCE="" VARIABLE="empty_1914" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1895" SOURCE="" VARIABLE="empty_1915" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1896" SOURCE="" VARIABLE="empty_1916" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1897" SOURCE="" VARIABLE="empty_1917" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1898" SOURCE="" VARIABLE="empty_1918" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1899" SOURCE="" VARIABLE="empty_1919" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1900" SOURCE="" VARIABLE="empty_1920" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1901" SOURCE="" VARIABLE="empty_1921" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1902" SOURCE="" VARIABLE="empty_1922" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1903" SOURCE="" VARIABLE="empty_1923" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1904" SOURCE="" VARIABLE="empty_1924" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1654_fu_46442_p2" SOURCE="" VARIABLE="tmp1654" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1655_fu_46448_p2" SOURCE="" VARIABLE="tmp1655" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1653_fu_46454_p2" SOURCE="" VARIABLE="tmp1653" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1657_fu_46460_p2" SOURCE="" VARIABLE="tmp1657" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1658_fu_46466_p2" SOURCE="" VARIABLE="tmp1658" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1656_fu_46472_p2" SOURCE="" VARIABLE="tmp1656" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1652_fu_46478_p2" SOURCE="" VARIABLE="tmp1652" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1661_fu_46484_p2" SOURCE="" VARIABLE="tmp1661" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1662_fu_46490_p2" SOURCE="" VARIABLE="tmp1662" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1660_fu_46496_p2" SOURCE="" VARIABLE="tmp1660" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1664_fu_46502_p2" SOURCE="" VARIABLE="tmp1664" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1665_fu_46508_p2" SOURCE="" VARIABLE="tmp1665" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1663_fu_46514_p2" SOURCE="" VARIABLE="tmp1663" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1659_fu_46520_p2" SOURCE="" VARIABLE="tmp1659" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_7_6_15_fu_46526_p2" SOURCE="" VARIABLE="add31_u0_32fixp_7_6_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1905" SOURCE="" VARIABLE="empty_1925" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1906" SOURCE="" VARIABLE="empty_1926" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1907" SOURCE="" VARIABLE="empty_1927" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1908" SOURCE="" VARIABLE="empty_1928" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1909" SOURCE="" VARIABLE="empty_1929" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1910" SOURCE="" VARIABLE="empty_1930" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1911" SOURCE="" VARIABLE="empty_1931" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1912" SOURCE="" VARIABLE="empty_1932" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1913" SOURCE="" VARIABLE="empty_1933" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1914" SOURCE="" VARIABLE="empty_1934" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1915" SOURCE="" VARIABLE="empty_1935" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1916" SOURCE="" VARIABLE="empty_1936" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1917" SOURCE="" VARIABLE="empty_1937" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1918" SOURCE="" VARIABLE="empty_1938" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1919" SOURCE="" VARIABLE="empty_1939" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1920" SOURCE="" VARIABLE="empty_1940" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1668_fu_46772_p2" SOURCE="" VARIABLE="tmp1668" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1669_fu_46778_p2" SOURCE="" VARIABLE="tmp1669" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1667_fu_46784_p2" SOURCE="" VARIABLE="tmp1667" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1671_fu_46790_p2" SOURCE="" VARIABLE="tmp1671" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1672_fu_46796_p2" SOURCE="" VARIABLE="tmp1672" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1670_fu_46802_p2" SOURCE="" VARIABLE="tmp1670" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1666_fu_46808_p2" SOURCE="" VARIABLE="tmp1666" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1675_fu_46814_p2" SOURCE="" VARIABLE="tmp1675" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1676_fu_46820_p2" SOURCE="" VARIABLE="tmp1676" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1674_fu_46826_p2" SOURCE="" VARIABLE="tmp1674" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1678_fu_46832_p2" SOURCE="" VARIABLE="tmp1678" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1679_fu_46838_p2" SOURCE="" VARIABLE="tmp1679" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1677_fu_46844_p2" SOURCE="" VARIABLE="tmp1677" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1673_fu_46850_p2" SOURCE="" VARIABLE="tmp1673" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_7_7_15_fu_46856_p2" SOURCE="" VARIABLE="add31_u0_32fixp_7_7_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1921" SOURCE="" VARIABLE="empty_1941" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1922" SOURCE="" VARIABLE="empty_1942" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1923" SOURCE="" VARIABLE="empty_1943" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1924" SOURCE="" VARIABLE="empty_1944" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1925" SOURCE="" VARIABLE="empty_1945" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1926" SOURCE="" VARIABLE="empty_1946" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1927" SOURCE="" VARIABLE="empty_1947" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1928" SOURCE="" VARIABLE="empty_1948" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1929" SOURCE="" VARIABLE="empty_1949" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1930" SOURCE="" VARIABLE="empty_1950" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1931" SOURCE="" VARIABLE="empty_1951" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1932" SOURCE="" VARIABLE="empty_1952" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1933" SOURCE="" VARIABLE="empty_1953" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1934" SOURCE="" VARIABLE="empty_1954" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1935" SOURCE="" VARIABLE="empty_1955" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1936" SOURCE="" VARIABLE="empty_1956" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1682_fu_47102_p2" SOURCE="" VARIABLE="tmp1682" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1683_fu_47108_p2" SOURCE="" VARIABLE="tmp1683" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1681_fu_47114_p2" SOURCE="" VARIABLE="tmp1681" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1685_fu_47120_p2" SOURCE="" VARIABLE="tmp1685" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1686_fu_47126_p2" SOURCE="" VARIABLE="tmp1686" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1684_fu_47132_p2" SOURCE="" VARIABLE="tmp1684" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1680_fu_47138_p2" SOURCE="" VARIABLE="tmp1680" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1689_fu_47144_p2" SOURCE="" VARIABLE="tmp1689" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1690_fu_47150_p2" SOURCE="" VARIABLE="tmp1690" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1688_fu_47156_p2" SOURCE="" VARIABLE="tmp1688" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1692_fu_47162_p2" SOURCE="" VARIABLE="tmp1692" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1693_fu_47168_p2" SOURCE="" VARIABLE="tmp1693" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1691_fu_47174_p2" SOURCE="" VARIABLE="tmp1691" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1687_fu_47180_p2" SOURCE="" VARIABLE="tmp1687" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_7_8_15_fu_47186_p2" SOURCE="" VARIABLE="add31_u0_32fixp_7_8_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1937" SOURCE="" VARIABLE="empty_1957" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1938" SOURCE="" VARIABLE="empty_1958" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1939" SOURCE="" VARIABLE="empty_1959" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1940" SOURCE="" VARIABLE="empty_1960" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1941" SOURCE="" VARIABLE="empty_1961" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1942" SOURCE="" VARIABLE="empty_1962" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1943" SOURCE="" VARIABLE="empty_1963" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1944" SOURCE="" VARIABLE="empty_1964" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1945" SOURCE="" VARIABLE="empty_1965" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1946" SOURCE="" VARIABLE="empty_1966" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1947" SOURCE="" VARIABLE="empty_1967" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1948" SOURCE="" VARIABLE="empty_1968" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1949" SOURCE="" VARIABLE="empty_1969" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1950" SOURCE="" VARIABLE="empty_1970" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1951" SOURCE="" VARIABLE="empty_1971" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1952" SOURCE="" VARIABLE="empty_1972" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1696_fu_47432_p2" SOURCE="" VARIABLE="tmp1696" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1697_fu_47438_p2" SOURCE="" VARIABLE="tmp1697" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1695_fu_47444_p2" SOURCE="" VARIABLE="tmp1695" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1699_fu_47450_p2" SOURCE="" VARIABLE="tmp1699" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1700_fu_47456_p2" SOURCE="" VARIABLE="tmp1700" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1698_fu_47462_p2" SOURCE="" VARIABLE="tmp1698" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1694_fu_47468_p2" SOURCE="" VARIABLE="tmp1694" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1703_fu_47474_p2" SOURCE="" VARIABLE="tmp1703" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1704_fu_47480_p2" SOURCE="" VARIABLE="tmp1704" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1702_fu_47486_p2" SOURCE="" VARIABLE="tmp1702" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1706_fu_47492_p2" SOURCE="" VARIABLE="tmp1706" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1707_fu_47498_p2" SOURCE="" VARIABLE="tmp1707" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1705_fu_47504_p2" SOURCE="" VARIABLE="tmp1705" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1701_fu_47510_p2" SOURCE="" VARIABLE="tmp1701" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_7_9_15_fu_47516_p2" SOURCE="" VARIABLE="add31_u0_32fixp_7_9_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1953" SOURCE="" VARIABLE="empty_1973" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1954" SOURCE="" VARIABLE="empty_1974" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1955" SOURCE="" VARIABLE="empty_1975" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1956" SOURCE="" VARIABLE="empty_1976" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1957" SOURCE="" VARIABLE="empty_1977" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1958" SOURCE="" VARIABLE="empty_1978" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1959" SOURCE="" VARIABLE="empty_1979" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1960" SOURCE="" VARIABLE="empty_1980" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1961" SOURCE="" VARIABLE="empty_1981" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1962" SOURCE="" VARIABLE="empty_1982" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1963" SOURCE="" VARIABLE="empty_1983" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1964" SOURCE="" VARIABLE="empty_1984" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1965" SOURCE="" VARIABLE="empty_1985" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1966" SOURCE="" VARIABLE="empty_1986" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1967" SOURCE="" VARIABLE="empty_1987" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1968" SOURCE="" VARIABLE="empty_1988" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1710_fu_47762_p2" SOURCE="" VARIABLE="tmp1710" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1711_fu_47768_p2" SOURCE="" VARIABLE="tmp1711" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1709_fu_47774_p2" SOURCE="" VARIABLE="tmp1709" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1713_fu_47780_p2" SOURCE="" VARIABLE="tmp1713" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1714_fu_47786_p2" SOURCE="" VARIABLE="tmp1714" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1712_fu_47792_p2" SOURCE="" VARIABLE="tmp1712" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1708_fu_47798_p2" SOURCE="" VARIABLE="tmp1708" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1717_fu_47804_p2" SOURCE="" VARIABLE="tmp1717" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1718_fu_47810_p2" SOURCE="" VARIABLE="tmp1718" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1716_fu_47816_p2" SOURCE="" VARIABLE="tmp1716" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1720_fu_47822_p2" SOURCE="" VARIABLE="tmp1720" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1721_fu_47828_p2" SOURCE="" VARIABLE="tmp1721" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1719_fu_47834_p2" SOURCE="" VARIABLE="tmp1719" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1715_fu_47840_p2" SOURCE="" VARIABLE="tmp1715" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_7_10_15_fu_47846_p2" SOURCE="" VARIABLE="add31_u0_32fixp_7_10_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1969" SOURCE="" VARIABLE="empty_1989" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1970" SOURCE="" VARIABLE="empty_1990" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1971" SOURCE="" VARIABLE="empty_1991" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1972" SOURCE="" VARIABLE="empty_1992" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1973" SOURCE="" VARIABLE="empty_1993" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1974" SOURCE="" VARIABLE="empty_1994" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1975" SOURCE="" VARIABLE="empty_1995" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1976" SOURCE="" VARIABLE="empty_1996" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1977" SOURCE="" VARIABLE="empty_1997" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1978" SOURCE="" VARIABLE="empty_1998" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1979" SOURCE="" VARIABLE="empty_1999" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1980" SOURCE="" VARIABLE="empty_2000" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1981" SOURCE="" VARIABLE="empty_2001" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1982" SOURCE="" VARIABLE="empty_2002" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1983" SOURCE="" VARIABLE="empty_2003" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1984" SOURCE="" VARIABLE="empty_2004" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1724_fu_48092_p2" SOURCE="" VARIABLE="tmp1724" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1725_fu_48098_p2" SOURCE="" VARIABLE="tmp1725" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1723_fu_48104_p2" SOURCE="" VARIABLE="tmp1723" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1727_fu_48110_p2" SOURCE="" VARIABLE="tmp1727" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1728_fu_48116_p2" SOURCE="" VARIABLE="tmp1728" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1726_fu_48122_p2" SOURCE="" VARIABLE="tmp1726" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1722_fu_48128_p2" SOURCE="" VARIABLE="tmp1722" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1731_fu_48134_p2" SOURCE="" VARIABLE="tmp1731" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1732_fu_48140_p2" SOURCE="" VARIABLE="tmp1732" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1730_fu_48146_p2" SOURCE="" VARIABLE="tmp1730" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1734_fu_48152_p2" SOURCE="" VARIABLE="tmp1734" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1735_fu_48158_p2" SOURCE="" VARIABLE="tmp1735" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1733_fu_48164_p2" SOURCE="" VARIABLE="tmp1733" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1729_fu_48170_p2" SOURCE="" VARIABLE="tmp1729" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_7_11_15_fu_48176_p2" SOURCE="" VARIABLE="add31_u0_32fixp_7_11_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1985" SOURCE="" VARIABLE="empty_2005" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1986" SOURCE="" VARIABLE="empty_2006" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1987" SOURCE="" VARIABLE="empty_2007" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1988" SOURCE="" VARIABLE="empty_2008" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1989" SOURCE="" VARIABLE="empty_2009" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1990" SOURCE="" VARIABLE="empty_2010" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1991" SOURCE="" VARIABLE="empty_2011" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1992" SOURCE="" VARIABLE="empty_2012" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1993" SOURCE="" VARIABLE="empty_2013" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1994" SOURCE="" VARIABLE="empty_2014" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1995" SOURCE="" VARIABLE="empty_2015" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1996" SOURCE="" VARIABLE="empty_2016" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1997" SOURCE="" VARIABLE="empty_2017" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1998" SOURCE="" VARIABLE="empty_2018" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U1999" SOURCE="" VARIABLE="empty_2019" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2000" SOURCE="" VARIABLE="empty_2020" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1738_fu_48422_p2" SOURCE="" VARIABLE="tmp1738" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1739_fu_48428_p2" SOURCE="" VARIABLE="tmp1739" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1737_fu_48434_p2" SOURCE="" VARIABLE="tmp1737" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1741_fu_48440_p2" SOURCE="" VARIABLE="tmp1741" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1742_fu_48446_p2" SOURCE="" VARIABLE="tmp1742" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1740_fu_48452_p2" SOURCE="" VARIABLE="tmp1740" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1736_fu_48458_p2" SOURCE="" VARIABLE="tmp1736" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1745_fu_48464_p2" SOURCE="" VARIABLE="tmp1745" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1746_fu_48470_p2" SOURCE="" VARIABLE="tmp1746" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1744_fu_48476_p2" SOURCE="" VARIABLE="tmp1744" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1748_fu_48482_p2" SOURCE="" VARIABLE="tmp1748" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1749_fu_48488_p2" SOURCE="" VARIABLE="tmp1749" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1747_fu_48494_p2" SOURCE="" VARIABLE="tmp1747" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1743_fu_48500_p2" SOURCE="" VARIABLE="tmp1743" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_7_12_15_fu_48506_p2" SOURCE="" VARIABLE="add31_u0_32fixp_7_12_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2001" SOURCE="" VARIABLE="empty_2021" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2002" SOURCE="" VARIABLE="empty_2022" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2003" SOURCE="" VARIABLE="empty_2023" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2004" SOURCE="" VARIABLE="empty_2024" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2005" SOURCE="" VARIABLE="empty_2025" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2006" SOURCE="" VARIABLE="empty_2026" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2007" SOURCE="" VARIABLE="empty_2027" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2008" SOURCE="" VARIABLE="empty_2028" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2009" SOURCE="" VARIABLE="empty_2029" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2010" SOURCE="" VARIABLE="empty_2030" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2011" SOURCE="" VARIABLE="empty_2031" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2012" SOURCE="" VARIABLE="empty_2032" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2013" SOURCE="" VARIABLE="empty_2033" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2014" SOURCE="" VARIABLE="empty_2034" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2015" SOURCE="" VARIABLE="empty_2035" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2016" SOURCE="" VARIABLE="empty_2036" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1752_fu_48752_p2" SOURCE="" VARIABLE="tmp1752" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1753_fu_48758_p2" SOURCE="" VARIABLE="tmp1753" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1751_fu_48764_p2" SOURCE="" VARIABLE="tmp1751" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1755_fu_48770_p2" SOURCE="" VARIABLE="tmp1755" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1756_fu_48776_p2" SOURCE="" VARIABLE="tmp1756" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1754_fu_48782_p2" SOURCE="" VARIABLE="tmp1754" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1750_fu_48788_p2" SOURCE="" VARIABLE="tmp1750" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1759_fu_48794_p2" SOURCE="" VARIABLE="tmp1759" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1760_fu_48800_p2" SOURCE="" VARIABLE="tmp1760" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1758_fu_48806_p2" SOURCE="" VARIABLE="tmp1758" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1762_fu_48812_p2" SOURCE="" VARIABLE="tmp1762" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1763_fu_48818_p2" SOURCE="" VARIABLE="tmp1763" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1761_fu_48824_p2" SOURCE="" VARIABLE="tmp1761" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1757_fu_48830_p2" SOURCE="" VARIABLE="tmp1757" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_7_13_15_fu_48836_p2" SOURCE="" VARIABLE="add31_u0_32fixp_7_13_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2017" SOURCE="" VARIABLE="empty_2037" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2018" SOURCE="" VARIABLE="empty_2038" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2019" SOURCE="" VARIABLE="empty_2039" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2020" SOURCE="" VARIABLE="empty_2040" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2021" SOURCE="" VARIABLE="empty_2041" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2022" SOURCE="" VARIABLE="empty_2042" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2023" SOURCE="" VARIABLE="empty_2043" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2024" SOURCE="" VARIABLE="empty_2044" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2025" SOURCE="" VARIABLE="empty_2045" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2026" SOURCE="" VARIABLE="empty_2046" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2027" SOURCE="" VARIABLE="empty_2047" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2028" SOURCE="" VARIABLE="empty_2048" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2029" SOURCE="" VARIABLE="empty_2049" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2030" SOURCE="" VARIABLE="empty_2050" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2031" SOURCE="" VARIABLE="empty_2051" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2032" SOURCE="" VARIABLE="empty_2052" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1766_fu_49082_p2" SOURCE="" VARIABLE="tmp1766" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1767_fu_49088_p2" SOURCE="" VARIABLE="tmp1767" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1765_fu_49094_p2" SOURCE="" VARIABLE="tmp1765" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1769_fu_49100_p2" SOURCE="" VARIABLE="tmp1769" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1770_fu_49106_p2" SOURCE="" VARIABLE="tmp1770" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1768_fu_49112_p2" SOURCE="" VARIABLE="tmp1768" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1764_fu_49118_p2" SOURCE="" VARIABLE="tmp1764" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1773_fu_49124_p2" SOURCE="" VARIABLE="tmp1773" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1774_fu_49130_p2" SOURCE="" VARIABLE="tmp1774" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1772_fu_49136_p2" SOURCE="" VARIABLE="tmp1772" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1776_fu_49142_p2" SOURCE="" VARIABLE="tmp1776" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1777_fu_49148_p2" SOURCE="" VARIABLE="tmp1777" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1775_fu_49154_p2" SOURCE="" VARIABLE="tmp1775" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1771_fu_49160_p2" SOURCE="" VARIABLE="tmp1771" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_7_14_15_fu_49166_p2" SOURCE="" VARIABLE="add31_u0_32fixp_7_14_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2033" SOURCE="" VARIABLE="empty_2053" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2034" SOURCE="" VARIABLE="empty_2054" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2035" SOURCE="" VARIABLE="empty_2055" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2036" SOURCE="" VARIABLE="empty_2056" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2037" SOURCE="" VARIABLE="empty_2057" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2038" SOURCE="" VARIABLE="empty_2058" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2039" SOURCE="" VARIABLE="empty_2059" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2040" SOURCE="" VARIABLE="empty_2060" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2041" SOURCE="" VARIABLE="empty_2061" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2042" SOURCE="" VARIABLE="empty_2062" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2043" SOURCE="" VARIABLE="empty_2063" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2044" SOURCE="" VARIABLE="empty_2064" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2045" SOURCE="" VARIABLE="empty_2065" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2046" SOURCE="" VARIABLE="empty_2066" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2047" SOURCE="" VARIABLE="empty_2067" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2048" SOURCE="" VARIABLE="empty_2068" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1780_fu_49412_p2" SOURCE="" VARIABLE="tmp1780" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1781_fu_49418_p2" SOURCE="" VARIABLE="tmp1781" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1779_fu_49424_p2" SOURCE="" VARIABLE="tmp1779" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1783_fu_49430_p2" SOURCE="" VARIABLE="tmp1783" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1784_fu_49436_p2" SOURCE="" VARIABLE="tmp1784" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1782_fu_49442_p2" SOURCE="" VARIABLE="tmp1782" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1778_fu_49448_p2" SOURCE="" VARIABLE="tmp1778" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1787_fu_49454_p2" SOURCE="" VARIABLE="tmp1787" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1788_fu_49460_p2" SOURCE="" VARIABLE="tmp1788" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1786_fu_49466_p2" SOURCE="" VARIABLE="tmp1786" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1790_fu_49472_p2" SOURCE="" VARIABLE="tmp1790" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1791_fu_49478_p2" SOURCE="" VARIABLE="tmp1791" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1789_fu_49484_p2" SOURCE="" VARIABLE="tmp1789" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1785_fu_49490_p2" SOURCE="" VARIABLE="tmp1785" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_7_15_15_fu_49496_p2" SOURCE="" VARIABLE="add31_u0_32fixp_7_15_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2049" SOURCE="" VARIABLE="empty_2069" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2050" SOURCE="" VARIABLE="empty_2070" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2051" SOURCE="" VARIABLE="empty_2071" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2052" SOURCE="" VARIABLE="empty_2072" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2053" SOURCE="" VARIABLE="empty_2073" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2054" SOURCE="" VARIABLE="empty_2074" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2055" SOURCE="" VARIABLE="empty_2075" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2056" SOURCE="" VARIABLE="empty_2076" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2057" SOURCE="" VARIABLE="empty_2077" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2058" SOURCE="" VARIABLE="empty_2078" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2059" SOURCE="" VARIABLE="empty_2079" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2060" SOURCE="" VARIABLE="empty_2080" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2061" SOURCE="" VARIABLE="empty_2081" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2062" SOURCE="" VARIABLE="empty_2082" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2063" SOURCE="" VARIABLE="empty_2083" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2064" SOURCE="" VARIABLE="empty_2084" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1794_fu_49966_p2" SOURCE="" VARIABLE="tmp1794" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1795_fu_49972_p2" SOURCE="" VARIABLE="tmp1795" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1793_fu_49978_p2" SOURCE="" VARIABLE="tmp1793" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1797_fu_49984_p2" SOURCE="" VARIABLE="tmp1797" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1798_fu_49990_p2" SOURCE="" VARIABLE="tmp1798" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1796_fu_49996_p2" SOURCE="" VARIABLE="tmp1796" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1792_fu_50002_p2" SOURCE="" VARIABLE="tmp1792" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1801_fu_50008_p2" SOURCE="" VARIABLE="tmp1801" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1802_fu_50014_p2" SOURCE="" VARIABLE="tmp1802" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1800_fu_50020_p2" SOURCE="" VARIABLE="tmp1800" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1804_fu_50026_p2" SOURCE="" VARIABLE="tmp1804" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1805_fu_50032_p2" SOURCE="" VARIABLE="tmp1805" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1803_fu_50038_p2" SOURCE="" VARIABLE="tmp1803" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1799_fu_50044_p2" SOURCE="" VARIABLE="tmp1799" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_8_15966_fu_50050_p2" SOURCE="" VARIABLE="add31_u0_32fixp_8_15966" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2065" SOURCE="" VARIABLE="empty_2085" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2066" SOURCE="" VARIABLE="empty_2086" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2067" SOURCE="" VARIABLE="empty_2087" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2068" SOURCE="" VARIABLE="empty_2088" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2069" SOURCE="" VARIABLE="empty_2089" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2070" SOURCE="" VARIABLE="empty_2090" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2071" SOURCE="" VARIABLE="empty_2091" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2072" SOURCE="" VARIABLE="empty_2092" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2073" SOURCE="" VARIABLE="empty_2093" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2074" SOURCE="" VARIABLE="empty_2094" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2075" SOURCE="" VARIABLE="empty_2095" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2076" SOURCE="" VARIABLE="empty_2096" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2077" SOURCE="" VARIABLE="empty_2097" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2078" SOURCE="" VARIABLE="empty_2098" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2079" SOURCE="" VARIABLE="empty_2099" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2080" SOURCE="" VARIABLE="empty_2100" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1808_fu_50296_p2" SOURCE="" VARIABLE="tmp1808" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1809_fu_50302_p2" SOURCE="" VARIABLE="tmp1809" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1807_fu_50308_p2" SOURCE="" VARIABLE="tmp1807" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1811_fu_50314_p2" SOURCE="" VARIABLE="tmp1811" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1812_fu_50320_p2" SOURCE="" VARIABLE="tmp1812" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1810_fu_50326_p2" SOURCE="" VARIABLE="tmp1810" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1806_fu_50332_p2" SOURCE="" VARIABLE="tmp1806" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1815_fu_50338_p2" SOURCE="" VARIABLE="tmp1815" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1816_fu_50344_p2" SOURCE="" VARIABLE="tmp1816" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1814_fu_50350_p2" SOURCE="" VARIABLE="tmp1814" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1818_fu_50356_p2" SOURCE="" VARIABLE="tmp1818" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1819_fu_50362_p2" SOURCE="" VARIABLE="tmp1819" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1817_fu_50368_p2" SOURCE="" VARIABLE="tmp1817" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1813_fu_50374_p2" SOURCE="" VARIABLE="tmp1813" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_8_1_15_fu_50380_p2" SOURCE="" VARIABLE="add31_u0_32fixp_8_1_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2081" SOURCE="" VARIABLE="empty_2101" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2082" SOURCE="" VARIABLE="empty_2102" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2083" SOURCE="" VARIABLE="empty_2103" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2084" SOURCE="" VARIABLE="empty_2104" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2085" SOURCE="" VARIABLE="empty_2105" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2086" SOURCE="" VARIABLE="empty_2106" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2087" SOURCE="" VARIABLE="empty_2107" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2088" SOURCE="" VARIABLE="empty_2108" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2089" SOURCE="" VARIABLE="empty_2109" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2090" SOURCE="" VARIABLE="empty_2110" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2091" SOURCE="" VARIABLE="empty_2111" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2092" SOURCE="" VARIABLE="empty_2112" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2093" SOURCE="" VARIABLE="empty_2113" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2094" SOURCE="" VARIABLE="empty_2114" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2095" SOURCE="" VARIABLE="empty_2115" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2096" SOURCE="" VARIABLE="empty_2116" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1822_fu_50626_p2" SOURCE="" VARIABLE="tmp1822" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1823_fu_50632_p2" SOURCE="" VARIABLE="tmp1823" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1821_fu_50638_p2" SOURCE="" VARIABLE="tmp1821" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1825_fu_50644_p2" SOURCE="" VARIABLE="tmp1825" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1826_fu_50650_p2" SOURCE="" VARIABLE="tmp1826" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1824_fu_50656_p2" SOURCE="" VARIABLE="tmp1824" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1820_fu_50662_p2" SOURCE="" VARIABLE="tmp1820" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1829_fu_50668_p2" SOURCE="" VARIABLE="tmp1829" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1830_fu_50674_p2" SOURCE="" VARIABLE="tmp1830" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1828_fu_50680_p2" SOURCE="" VARIABLE="tmp1828" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1832_fu_50686_p2" SOURCE="" VARIABLE="tmp1832" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1833_fu_50692_p2" SOURCE="" VARIABLE="tmp1833" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1831_fu_50698_p2" SOURCE="" VARIABLE="tmp1831" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1827_fu_50704_p2" SOURCE="" VARIABLE="tmp1827" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_8_2_15_fu_50710_p2" SOURCE="" VARIABLE="add31_u0_32fixp_8_2_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2097" SOURCE="" VARIABLE="empty_2117" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2098" SOURCE="" VARIABLE="empty_2118" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2099" SOURCE="" VARIABLE="empty_2119" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2100" SOURCE="" VARIABLE="empty_2120" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2101" SOURCE="" VARIABLE="empty_2121" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2102" SOURCE="" VARIABLE="empty_2122" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2103" SOURCE="" VARIABLE="empty_2123" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2104" SOURCE="" VARIABLE="empty_2124" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2105" SOURCE="" VARIABLE="empty_2125" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2106" SOURCE="" VARIABLE="empty_2126" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2107" SOURCE="" VARIABLE="empty_2127" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2108" SOURCE="" VARIABLE="empty_2128" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2109" SOURCE="" VARIABLE="empty_2129" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2110" SOURCE="" VARIABLE="empty_2130" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2111" SOURCE="" VARIABLE="empty_2131" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2112" SOURCE="" VARIABLE="empty_2132" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1836_fu_50956_p2" SOURCE="" VARIABLE="tmp1836" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1837_fu_50962_p2" SOURCE="" VARIABLE="tmp1837" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1835_fu_50968_p2" SOURCE="" VARIABLE="tmp1835" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1839_fu_50974_p2" SOURCE="" VARIABLE="tmp1839" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1840_fu_50980_p2" SOURCE="" VARIABLE="tmp1840" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1838_fu_50986_p2" SOURCE="" VARIABLE="tmp1838" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1834_fu_50992_p2" SOURCE="" VARIABLE="tmp1834" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1843_fu_50998_p2" SOURCE="" VARIABLE="tmp1843" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1844_fu_51004_p2" SOURCE="" VARIABLE="tmp1844" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1842_fu_51010_p2" SOURCE="" VARIABLE="tmp1842" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1846_fu_51016_p2" SOURCE="" VARIABLE="tmp1846" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1847_fu_51022_p2" SOURCE="" VARIABLE="tmp1847" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1845_fu_51028_p2" SOURCE="" VARIABLE="tmp1845" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1841_fu_51034_p2" SOURCE="" VARIABLE="tmp1841" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_8_3_15_fu_51040_p2" SOURCE="" VARIABLE="add31_u0_32fixp_8_3_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2113" SOURCE="" VARIABLE="empty_2133" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2114" SOURCE="" VARIABLE="empty_2134" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2115" SOURCE="" VARIABLE="empty_2135" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2116" SOURCE="" VARIABLE="empty_2136" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2117" SOURCE="" VARIABLE="empty_2137" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2118" SOURCE="" VARIABLE="empty_2138" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2119" SOURCE="" VARIABLE="empty_2139" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2120" SOURCE="" VARIABLE="empty_2140" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2121" SOURCE="" VARIABLE="empty_2141" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2122" SOURCE="" VARIABLE="empty_2142" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2123" SOURCE="" VARIABLE="empty_2143" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2124" SOURCE="" VARIABLE="empty_2144" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2125" SOURCE="" VARIABLE="empty_2145" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2126" SOURCE="" VARIABLE="empty_2146" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2127" SOURCE="" VARIABLE="empty_2147" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2128" SOURCE="" VARIABLE="empty_2148" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1850_fu_51286_p2" SOURCE="" VARIABLE="tmp1850" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1851_fu_51292_p2" SOURCE="" VARIABLE="tmp1851" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1849_fu_51298_p2" SOURCE="" VARIABLE="tmp1849" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1853_fu_51304_p2" SOURCE="" VARIABLE="tmp1853" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1854_fu_51310_p2" SOURCE="" VARIABLE="tmp1854" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1852_fu_51316_p2" SOURCE="" VARIABLE="tmp1852" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1848_fu_51322_p2" SOURCE="" VARIABLE="tmp1848" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1857_fu_51328_p2" SOURCE="" VARIABLE="tmp1857" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1858_fu_51334_p2" SOURCE="" VARIABLE="tmp1858" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1856_fu_51340_p2" SOURCE="" VARIABLE="tmp1856" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1860_fu_51346_p2" SOURCE="" VARIABLE="tmp1860" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1861_fu_51352_p2" SOURCE="" VARIABLE="tmp1861" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1859_fu_51358_p2" SOURCE="" VARIABLE="tmp1859" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1855_fu_51364_p2" SOURCE="" VARIABLE="tmp1855" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_8_4_15_fu_51370_p2" SOURCE="" VARIABLE="add31_u0_32fixp_8_4_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2129" SOURCE="" VARIABLE="empty_2149" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2130" SOURCE="" VARIABLE="empty_2150" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2131" SOURCE="" VARIABLE="empty_2151" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2132" SOURCE="" VARIABLE="empty_2152" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2133" SOURCE="" VARIABLE="empty_2153" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2134" SOURCE="" VARIABLE="empty_2154" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2135" SOURCE="" VARIABLE="empty_2155" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2136" SOURCE="" VARIABLE="empty_2156" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2137" SOURCE="" VARIABLE="empty_2157" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2138" SOURCE="" VARIABLE="empty_2158" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2139" SOURCE="" VARIABLE="empty_2159" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2140" SOURCE="" VARIABLE="empty_2160" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2141" SOURCE="" VARIABLE="empty_2161" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2142" SOURCE="" VARIABLE="empty_2162" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2143" SOURCE="" VARIABLE="empty_2163" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2144" SOURCE="" VARIABLE="empty_2164" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1864_fu_51616_p2" SOURCE="" VARIABLE="tmp1864" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1865_fu_51622_p2" SOURCE="" VARIABLE="tmp1865" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1863_fu_51628_p2" SOURCE="" VARIABLE="tmp1863" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1867_fu_51634_p2" SOURCE="" VARIABLE="tmp1867" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1868_fu_51640_p2" SOURCE="" VARIABLE="tmp1868" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1866_fu_51646_p2" SOURCE="" VARIABLE="tmp1866" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1862_fu_51652_p2" SOURCE="" VARIABLE="tmp1862" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1871_fu_51658_p2" SOURCE="" VARIABLE="tmp1871" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1872_fu_51664_p2" SOURCE="" VARIABLE="tmp1872" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1870_fu_51670_p2" SOURCE="" VARIABLE="tmp1870" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1874_fu_51676_p2" SOURCE="" VARIABLE="tmp1874" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1875_fu_51682_p2" SOURCE="" VARIABLE="tmp1875" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1873_fu_51688_p2" SOURCE="" VARIABLE="tmp1873" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1869_fu_51694_p2" SOURCE="" VARIABLE="tmp1869" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_8_5_15_fu_51700_p2" SOURCE="" VARIABLE="add31_u0_32fixp_8_5_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2145" SOURCE="" VARIABLE="empty_2165" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2146" SOURCE="" VARIABLE="empty_2166" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2147" SOURCE="" VARIABLE="empty_2167" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2148" SOURCE="" VARIABLE="empty_2168" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2149" SOURCE="" VARIABLE="empty_2169" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2150" SOURCE="" VARIABLE="empty_2170" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2151" SOURCE="" VARIABLE="empty_2171" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2152" SOURCE="" VARIABLE="empty_2172" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2153" SOURCE="" VARIABLE="empty_2173" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2154" SOURCE="" VARIABLE="empty_2174" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2155" SOURCE="" VARIABLE="empty_2175" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2156" SOURCE="" VARIABLE="empty_2176" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2157" SOURCE="" VARIABLE="empty_2177" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2158" SOURCE="" VARIABLE="empty_2178" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2159" SOURCE="" VARIABLE="empty_2179" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2160" SOURCE="" VARIABLE="empty_2180" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1878_fu_51946_p2" SOURCE="" VARIABLE="tmp1878" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1879_fu_51952_p2" SOURCE="" VARIABLE="tmp1879" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1877_fu_51958_p2" SOURCE="" VARIABLE="tmp1877" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1881_fu_51964_p2" SOURCE="" VARIABLE="tmp1881" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1882_fu_51970_p2" SOURCE="" VARIABLE="tmp1882" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1880_fu_51976_p2" SOURCE="" VARIABLE="tmp1880" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1876_fu_51982_p2" SOURCE="" VARIABLE="tmp1876" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1885_fu_51988_p2" SOURCE="" VARIABLE="tmp1885" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1886_fu_51994_p2" SOURCE="" VARIABLE="tmp1886" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1884_fu_52000_p2" SOURCE="" VARIABLE="tmp1884" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1888_fu_52006_p2" SOURCE="" VARIABLE="tmp1888" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1889_fu_52012_p2" SOURCE="" VARIABLE="tmp1889" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1887_fu_52018_p2" SOURCE="" VARIABLE="tmp1887" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1883_fu_52024_p2" SOURCE="" VARIABLE="tmp1883" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_8_6_15_fu_52030_p2" SOURCE="" VARIABLE="add31_u0_32fixp_8_6_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2161" SOURCE="" VARIABLE="empty_2181" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2162" SOURCE="" VARIABLE="empty_2182" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2163" SOURCE="" VARIABLE="empty_2183" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2164" SOURCE="" VARIABLE="empty_2184" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2165" SOURCE="" VARIABLE="empty_2185" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2166" SOURCE="" VARIABLE="empty_2186" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2167" SOURCE="" VARIABLE="empty_2187" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2168" SOURCE="" VARIABLE="empty_2188" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2169" SOURCE="" VARIABLE="empty_2189" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2170" SOURCE="" VARIABLE="empty_2190" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2171" SOURCE="" VARIABLE="empty_2191" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2172" SOURCE="" VARIABLE="empty_2192" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2173" SOURCE="" VARIABLE="empty_2193" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2174" SOURCE="" VARIABLE="empty_2194" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2175" SOURCE="" VARIABLE="empty_2195" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2176" SOURCE="" VARIABLE="empty_2196" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1892_fu_52276_p2" SOURCE="" VARIABLE="tmp1892" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1893_fu_52282_p2" SOURCE="" VARIABLE="tmp1893" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1891_fu_52288_p2" SOURCE="" VARIABLE="tmp1891" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1895_fu_52294_p2" SOURCE="" VARIABLE="tmp1895" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1896_fu_52300_p2" SOURCE="" VARIABLE="tmp1896" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1894_fu_52306_p2" SOURCE="" VARIABLE="tmp1894" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1890_fu_52312_p2" SOURCE="" VARIABLE="tmp1890" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1899_fu_52318_p2" SOURCE="" VARIABLE="tmp1899" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1900_fu_52324_p2" SOURCE="" VARIABLE="tmp1900" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1898_fu_52330_p2" SOURCE="" VARIABLE="tmp1898" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1902_fu_52336_p2" SOURCE="" VARIABLE="tmp1902" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1903_fu_52342_p2" SOURCE="" VARIABLE="tmp1903" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1901_fu_52348_p2" SOURCE="" VARIABLE="tmp1901" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1897_fu_52354_p2" SOURCE="" VARIABLE="tmp1897" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_8_7_15_fu_52360_p2" SOURCE="" VARIABLE="add31_u0_32fixp_8_7_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2177" SOURCE="" VARIABLE="empty_2197" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2178" SOURCE="" VARIABLE="empty_2198" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2179" SOURCE="" VARIABLE="empty_2199" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2180" SOURCE="" VARIABLE="empty_2200" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2181" SOURCE="" VARIABLE="empty_2201" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2182" SOURCE="" VARIABLE="empty_2202" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2183" SOURCE="" VARIABLE="empty_2203" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2184" SOURCE="" VARIABLE="empty_2204" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2185" SOURCE="" VARIABLE="empty_2205" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2186" SOURCE="" VARIABLE="empty_2206" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2187" SOURCE="" VARIABLE="empty_2207" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2188" SOURCE="" VARIABLE="empty_2208" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2189" SOURCE="" VARIABLE="empty_2209" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2190" SOURCE="" VARIABLE="empty_2210" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2191" SOURCE="" VARIABLE="empty_2211" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2192" SOURCE="" VARIABLE="empty_2212" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1906_fu_52606_p2" SOURCE="" VARIABLE="tmp1906" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1907_fu_52612_p2" SOURCE="" VARIABLE="tmp1907" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1905_fu_52618_p2" SOURCE="" VARIABLE="tmp1905" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1909_fu_52624_p2" SOURCE="" VARIABLE="tmp1909" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1910_fu_52630_p2" SOURCE="" VARIABLE="tmp1910" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1908_fu_52636_p2" SOURCE="" VARIABLE="tmp1908" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1904_fu_52642_p2" SOURCE="" VARIABLE="tmp1904" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1913_fu_52648_p2" SOURCE="" VARIABLE="tmp1913" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1914_fu_52654_p2" SOURCE="" VARIABLE="tmp1914" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1912_fu_52660_p2" SOURCE="" VARIABLE="tmp1912" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1916_fu_52666_p2" SOURCE="" VARIABLE="tmp1916" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1917_fu_52672_p2" SOURCE="" VARIABLE="tmp1917" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1915_fu_52678_p2" SOURCE="" VARIABLE="tmp1915" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1911_fu_52684_p2" SOURCE="" VARIABLE="tmp1911" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_8_8_15_fu_52690_p2" SOURCE="" VARIABLE="add31_u0_32fixp_8_8_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2193" SOURCE="" VARIABLE="empty_2213" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2194" SOURCE="" VARIABLE="empty_2214" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2195" SOURCE="" VARIABLE="empty_2215" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2196" SOURCE="" VARIABLE="empty_2216" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2197" SOURCE="" VARIABLE="empty_2217" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2198" SOURCE="" VARIABLE="empty_2218" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2199" SOURCE="" VARIABLE="empty_2219" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2200" SOURCE="" VARIABLE="empty_2220" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2201" SOURCE="" VARIABLE="empty_2221" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2202" SOURCE="" VARIABLE="empty_2222" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2203" SOURCE="" VARIABLE="empty_2223" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2204" SOURCE="" VARIABLE="empty_2224" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2205" SOURCE="" VARIABLE="empty_2225" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2206" SOURCE="" VARIABLE="empty_2226" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2207" SOURCE="" VARIABLE="empty_2227" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2208" SOURCE="" VARIABLE="empty_2228" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1920_fu_52936_p2" SOURCE="" VARIABLE="tmp1920" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1921_fu_52942_p2" SOURCE="" VARIABLE="tmp1921" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1919_fu_52948_p2" SOURCE="" VARIABLE="tmp1919" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1923_fu_52954_p2" SOURCE="" VARIABLE="tmp1923" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1924_fu_52960_p2" SOURCE="" VARIABLE="tmp1924" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1922_fu_52966_p2" SOURCE="" VARIABLE="tmp1922" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1918_fu_52972_p2" SOURCE="" VARIABLE="tmp1918" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1927_fu_52978_p2" SOURCE="" VARIABLE="tmp1927" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1928_fu_52984_p2" SOURCE="" VARIABLE="tmp1928" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1926_fu_52990_p2" SOURCE="" VARIABLE="tmp1926" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1930_fu_52996_p2" SOURCE="" VARIABLE="tmp1930" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1931_fu_53002_p2" SOURCE="" VARIABLE="tmp1931" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1929_fu_53008_p2" SOURCE="" VARIABLE="tmp1929" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1925_fu_53014_p2" SOURCE="" VARIABLE="tmp1925" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_8_9_15_fu_53020_p2" SOURCE="" VARIABLE="add31_u0_32fixp_8_9_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2209" SOURCE="" VARIABLE="empty_2229" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2210" SOURCE="" VARIABLE="empty_2230" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2211" SOURCE="" VARIABLE="empty_2231" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2212" SOURCE="" VARIABLE="empty_2232" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2213" SOURCE="" VARIABLE="empty_2233" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2214" SOURCE="" VARIABLE="empty_2234" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2215" SOURCE="" VARIABLE="empty_2235" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2216" SOURCE="" VARIABLE="empty_2236" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2217" SOURCE="" VARIABLE="empty_2237" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2218" SOURCE="" VARIABLE="empty_2238" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2219" SOURCE="" VARIABLE="empty_2239" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2220" SOURCE="" VARIABLE="empty_2240" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2221" SOURCE="" VARIABLE="empty_2241" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2222" SOURCE="" VARIABLE="empty_2242" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2223" SOURCE="" VARIABLE="empty_2243" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2224" SOURCE="" VARIABLE="empty_2244" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1934_fu_53266_p2" SOURCE="" VARIABLE="tmp1934" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1935_fu_53272_p2" SOURCE="" VARIABLE="tmp1935" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1933_fu_53278_p2" SOURCE="" VARIABLE="tmp1933" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1937_fu_53284_p2" SOURCE="" VARIABLE="tmp1937" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1938_fu_53290_p2" SOURCE="" VARIABLE="tmp1938" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1936_fu_53296_p2" SOURCE="" VARIABLE="tmp1936" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1932_fu_53302_p2" SOURCE="" VARIABLE="tmp1932" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1941_fu_53308_p2" SOURCE="" VARIABLE="tmp1941" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1942_fu_53314_p2" SOURCE="" VARIABLE="tmp1942" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1940_fu_53320_p2" SOURCE="" VARIABLE="tmp1940" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1944_fu_53326_p2" SOURCE="" VARIABLE="tmp1944" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1945_fu_53332_p2" SOURCE="" VARIABLE="tmp1945" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1943_fu_53338_p2" SOURCE="" VARIABLE="tmp1943" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1939_fu_53344_p2" SOURCE="" VARIABLE="tmp1939" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_8_10_15_fu_53350_p2" SOURCE="" VARIABLE="add31_u0_32fixp_8_10_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2225" SOURCE="" VARIABLE="empty_2245" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2226" SOURCE="" VARIABLE="empty_2246" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2227" SOURCE="" VARIABLE="empty_2247" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2228" SOURCE="" VARIABLE="empty_2248" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2229" SOURCE="" VARIABLE="empty_2249" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2230" SOURCE="" VARIABLE="empty_2250" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2231" SOURCE="" VARIABLE="empty_2251" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2232" SOURCE="" VARIABLE="empty_2252" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2233" SOURCE="" VARIABLE="empty_2253" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2234" SOURCE="" VARIABLE="empty_2254" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2235" SOURCE="" VARIABLE="empty_2255" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2236" SOURCE="" VARIABLE="empty_2256" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2237" SOURCE="" VARIABLE="empty_2257" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2238" SOURCE="" VARIABLE="empty_2258" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2239" SOURCE="" VARIABLE="empty_2259" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2240" SOURCE="" VARIABLE="empty_2260" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1948_fu_53596_p2" SOURCE="" VARIABLE="tmp1948" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1949_fu_53602_p2" SOURCE="" VARIABLE="tmp1949" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1947_fu_53608_p2" SOURCE="" VARIABLE="tmp1947" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1951_fu_53614_p2" SOURCE="" VARIABLE="tmp1951" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1952_fu_53620_p2" SOURCE="" VARIABLE="tmp1952" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1950_fu_53626_p2" SOURCE="" VARIABLE="tmp1950" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1946_fu_53632_p2" SOURCE="" VARIABLE="tmp1946" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1955_fu_53638_p2" SOURCE="" VARIABLE="tmp1955" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1956_fu_53644_p2" SOURCE="" VARIABLE="tmp1956" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1954_fu_53650_p2" SOURCE="" VARIABLE="tmp1954" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1958_fu_53656_p2" SOURCE="" VARIABLE="tmp1958" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1959_fu_53662_p2" SOURCE="" VARIABLE="tmp1959" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1957_fu_53668_p2" SOURCE="" VARIABLE="tmp1957" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1953_fu_53674_p2" SOURCE="" VARIABLE="tmp1953" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_8_11_15_fu_53680_p2" SOURCE="" VARIABLE="add31_u0_32fixp_8_11_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2241" SOURCE="" VARIABLE="empty_2261" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2242" SOURCE="" VARIABLE="empty_2262" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2243" SOURCE="" VARIABLE="empty_2263" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2244" SOURCE="" VARIABLE="empty_2264" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2245" SOURCE="" VARIABLE="empty_2265" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2246" SOURCE="" VARIABLE="empty_2266" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2247" SOURCE="" VARIABLE="empty_2267" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2248" SOURCE="" VARIABLE="empty_2268" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2249" SOURCE="" VARIABLE="empty_2269" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2250" SOURCE="" VARIABLE="empty_2270" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2251" SOURCE="" VARIABLE="empty_2271" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2252" SOURCE="" VARIABLE="empty_2272" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2253" SOURCE="" VARIABLE="empty_2273" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2254" SOURCE="" VARIABLE="empty_2274" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2255" SOURCE="" VARIABLE="empty_2275" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2256" SOURCE="" VARIABLE="empty_2276" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1962_fu_53926_p2" SOURCE="" VARIABLE="tmp1962" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1963_fu_53932_p2" SOURCE="" VARIABLE="tmp1963" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1961_fu_53938_p2" SOURCE="" VARIABLE="tmp1961" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1965_fu_53944_p2" SOURCE="" VARIABLE="tmp1965" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1966_fu_53950_p2" SOURCE="" VARIABLE="tmp1966" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1964_fu_53956_p2" SOURCE="" VARIABLE="tmp1964" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1960_fu_53962_p2" SOURCE="" VARIABLE="tmp1960" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1969_fu_53968_p2" SOURCE="" VARIABLE="tmp1969" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1970_fu_53974_p2" SOURCE="" VARIABLE="tmp1970" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1968_fu_53980_p2" SOURCE="" VARIABLE="tmp1968" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1972_fu_53986_p2" SOURCE="" VARIABLE="tmp1972" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1973_fu_53992_p2" SOURCE="" VARIABLE="tmp1973" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1971_fu_53998_p2" SOURCE="" VARIABLE="tmp1971" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1967_fu_54004_p2" SOURCE="" VARIABLE="tmp1967" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_8_12_15_fu_54010_p2" SOURCE="" VARIABLE="add31_u0_32fixp_8_12_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2257" SOURCE="" VARIABLE="empty_2277" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2258" SOURCE="" VARIABLE="empty_2278" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2259" SOURCE="" VARIABLE="empty_2279" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2260" SOURCE="" VARIABLE="empty_2280" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2261" SOURCE="" VARIABLE="empty_2281" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2262" SOURCE="" VARIABLE="empty_2282" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2263" SOURCE="" VARIABLE="empty_2283" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2264" SOURCE="" VARIABLE="empty_2284" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2265" SOURCE="" VARIABLE="empty_2285" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2266" SOURCE="" VARIABLE="empty_2286" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2267" SOURCE="" VARIABLE="empty_2287" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2268" SOURCE="" VARIABLE="empty_2288" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2269" SOURCE="" VARIABLE="empty_2289" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2270" SOURCE="" VARIABLE="empty_2290" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2271" SOURCE="" VARIABLE="empty_2291" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2272" SOURCE="" VARIABLE="empty_2292" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1976_fu_54256_p2" SOURCE="" VARIABLE="tmp1976" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1977_fu_54262_p2" SOURCE="" VARIABLE="tmp1977" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1975_fu_54268_p2" SOURCE="" VARIABLE="tmp1975" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1979_fu_54274_p2" SOURCE="" VARIABLE="tmp1979" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1980_fu_54280_p2" SOURCE="" VARIABLE="tmp1980" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1978_fu_54286_p2" SOURCE="" VARIABLE="tmp1978" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1974_fu_54292_p2" SOURCE="" VARIABLE="tmp1974" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1983_fu_54298_p2" SOURCE="" VARIABLE="tmp1983" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1984_fu_54304_p2" SOURCE="" VARIABLE="tmp1984" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1982_fu_54310_p2" SOURCE="" VARIABLE="tmp1982" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1986_fu_54316_p2" SOURCE="" VARIABLE="tmp1986" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1987_fu_54322_p2" SOURCE="" VARIABLE="tmp1987" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1985_fu_54328_p2" SOURCE="" VARIABLE="tmp1985" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1981_fu_54334_p2" SOURCE="" VARIABLE="tmp1981" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_8_13_15_fu_54340_p2" SOURCE="" VARIABLE="add31_u0_32fixp_8_13_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2273" SOURCE="" VARIABLE="empty_2293" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2274" SOURCE="" VARIABLE="empty_2294" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2275" SOURCE="" VARIABLE="empty_2295" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2276" SOURCE="" VARIABLE="empty_2296" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2277" SOURCE="" VARIABLE="empty_2297" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2278" SOURCE="" VARIABLE="empty_2298" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2279" SOURCE="" VARIABLE="empty_2299" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2280" SOURCE="" VARIABLE="empty_2300" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2281" SOURCE="" VARIABLE="empty_2301" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2282" SOURCE="" VARIABLE="empty_2302" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2283" SOURCE="" VARIABLE="empty_2303" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2284" SOURCE="" VARIABLE="empty_2304" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2285" SOURCE="" VARIABLE="empty_2305" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2286" SOURCE="" VARIABLE="empty_2306" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2287" SOURCE="" VARIABLE="empty_2307" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2288" SOURCE="" VARIABLE="empty_2308" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1990_fu_54586_p2" SOURCE="" VARIABLE="tmp1990" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1991_fu_54592_p2" SOURCE="" VARIABLE="tmp1991" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1989_fu_54598_p2" SOURCE="" VARIABLE="tmp1989" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1993_fu_54604_p2" SOURCE="" VARIABLE="tmp1993" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1994_fu_54610_p2" SOURCE="" VARIABLE="tmp1994" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1992_fu_54616_p2" SOURCE="" VARIABLE="tmp1992" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1988_fu_54622_p2" SOURCE="" VARIABLE="tmp1988" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1997_fu_54628_p2" SOURCE="" VARIABLE="tmp1997" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1998_fu_54634_p2" SOURCE="" VARIABLE="tmp1998" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1996_fu_54640_p2" SOURCE="" VARIABLE="tmp1996" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2000_fu_54646_p2" SOURCE="" VARIABLE="tmp2000" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2001_fu_54652_p2" SOURCE="" VARIABLE="tmp2001" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1999_fu_54658_p2" SOURCE="" VARIABLE="tmp1999" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1995_fu_54664_p2" SOURCE="" VARIABLE="tmp1995" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_8_14_15_fu_54670_p2" SOURCE="" VARIABLE="add31_u0_32fixp_8_14_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2289" SOURCE="" VARIABLE="empty_2309" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2290" SOURCE="" VARIABLE="empty_2310" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2291" SOURCE="" VARIABLE="empty_2311" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2292" SOURCE="" VARIABLE="empty_2312" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2293" SOURCE="" VARIABLE="empty_2313" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2294" SOURCE="" VARIABLE="empty_2314" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2295" SOURCE="" VARIABLE="empty_2315" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2296" SOURCE="" VARIABLE="empty_2316" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2297" SOURCE="" VARIABLE="empty_2317" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2298" SOURCE="" VARIABLE="empty_2318" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2299" SOURCE="" VARIABLE="empty_2319" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2300" SOURCE="" VARIABLE="empty_2320" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2301" SOURCE="" VARIABLE="empty_2321" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2302" SOURCE="" VARIABLE="empty_2322" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2303" SOURCE="" VARIABLE="empty_2323" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2304" SOURCE="" VARIABLE="empty_2324" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2004_fu_54916_p2" SOURCE="" VARIABLE="tmp2004" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2005_fu_54922_p2" SOURCE="" VARIABLE="tmp2005" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2003_fu_54928_p2" SOURCE="" VARIABLE="tmp2003" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2007_fu_54934_p2" SOURCE="" VARIABLE="tmp2007" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2008_fu_54940_p2" SOURCE="" VARIABLE="tmp2008" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2006_fu_54946_p2" SOURCE="" VARIABLE="tmp2006" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2002_fu_54952_p2" SOURCE="" VARIABLE="tmp2002" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2011_fu_54958_p2" SOURCE="" VARIABLE="tmp2011" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2012_fu_54964_p2" SOURCE="" VARIABLE="tmp2012" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2010_fu_54970_p2" SOURCE="" VARIABLE="tmp2010" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2014_fu_54976_p2" SOURCE="" VARIABLE="tmp2014" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2015_fu_54982_p2" SOURCE="" VARIABLE="tmp2015" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2013_fu_54988_p2" SOURCE="" VARIABLE="tmp2013" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2009_fu_54994_p2" SOURCE="" VARIABLE="tmp2009" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_8_15_15_fu_55000_p2" SOURCE="" VARIABLE="add31_u0_32fixp_8_15_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2305" SOURCE="" VARIABLE="empty_2325" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2306" SOURCE="" VARIABLE="empty_2326" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2307" SOURCE="" VARIABLE="empty_2327" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2308" SOURCE="" VARIABLE="empty_2328" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2309" SOURCE="" VARIABLE="empty_2329" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2310" SOURCE="" VARIABLE="empty_2330" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2311" SOURCE="" VARIABLE="empty_2331" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2312" SOURCE="" VARIABLE="empty_2332" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2313" SOURCE="" VARIABLE="empty_2333" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2314" SOURCE="" VARIABLE="empty_2334" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2315" SOURCE="" VARIABLE="empty_2335" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2316" SOURCE="" VARIABLE="empty_2336" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2317" SOURCE="" VARIABLE="empty_2337" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2318" SOURCE="" VARIABLE="empty_2338" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2319" SOURCE="" VARIABLE="empty_2339" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2320" SOURCE="" VARIABLE="empty_2340" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2018_fu_55470_p2" SOURCE="" VARIABLE="tmp2018" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2019_fu_55476_p2" SOURCE="" VARIABLE="tmp2019" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2017_fu_55482_p2" SOURCE="" VARIABLE="tmp2017" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2021_fu_55488_p2" SOURCE="" VARIABLE="tmp2021" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2022_fu_55494_p2" SOURCE="" VARIABLE="tmp2022" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2020_fu_55500_p2" SOURCE="" VARIABLE="tmp2020" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2016_fu_55506_p2" SOURCE="" VARIABLE="tmp2016" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2025_fu_55512_p2" SOURCE="" VARIABLE="tmp2025" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2026_fu_55518_p2" SOURCE="" VARIABLE="tmp2026" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2024_fu_55524_p2" SOURCE="" VARIABLE="tmp2024" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2028_fu_55530_p2" SOURCE="" VARIABLE="tmp2028" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2029_fu_55536_p2" SOURCE="" VARIABLE="tmp2029" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2027_fu_55542_p2" SOURCE="" VARIABLE="tmp2027" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2023_fu_55548_p2" SOURCE="" VARIABLE="tmp2023" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_9_15846_fu_55554_p2" SOURCE="" VARIABLE="add31_u0_32fixp_9_15846" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2321" SOURCE="" VARIABLE="empty_2341" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2322" SOURCE="" VARIABLE="empty_2342" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2323" SOURCE="" VARIABLE="empty_2343" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2324" SOURCE="" VARIABLE="empty_2344" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2325" SOURCE="" VARIABLE="empty_2345" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2326" SOURCE="" VARIABLE="empty_2346" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2327" SOURCE="" VARIABLE="empty_2347" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2328" SOURCE="" VARIABLE="empty_2348" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2329" SOURCE="" VARIABLE="empty_2349" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2330" SOURCE="" VARIABLE="empty_2350" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2331" SOURCE="" VARIABLE="empty_2351" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2332" SOURCE="" VARIABLE="empty_2352" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2333" SOURCE="" VARIABLE="empty_2353" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2334" SOURCE="" VARIABLE="empty_2354" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2335" SOURCE="" VARIABLE="empty_2355" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2336" SOURCE="" VARIABLE="empty_2356" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2032_fu_55800_p2" SOURCE="" VARIABLE="tmp2032" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2033_fu_55806_p2" SOURCE="" VARIABLE="tmp2033" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2031_fu_55812_p2" SOURCE="" VARIABLE="tmp2031" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2035_fu_55818_p2" SOURCE="" VARIABLE="tmp2035" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2036_fu_55824_p2" SOURCE="" VARIABLE="tmp2036" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2034_fu_55830_p2" SOURCE="" VARIABLE="tmp2034" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2030_fu_55836_p2" SOURCE="" VARIABLE="tmp2030" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2039_fu_55842_p2" SOURCE="" VARIABLE="tmp2039" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2040_fu_55848_p2" SOURCE="" VARIABLE="tmp2040" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2038_fu_55854_p2" SOURCE="" VARIABLE="tmp2038" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2042_fu_55860_p2" SOURCE="" VARIABLE="tmp2042" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2043_fu_55866_p2" SOURCE="" VARIABLE="tmp2043" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2041_fu_55872_p2" SOURCE="" VARIABLE="tmp2041" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2037_fu_55878_p2" SOURCE="" VARIABLE="tmp2037" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_9_1_15_fu_55884_p2" SOURCE="" VARIABLE="add31_u0_32fixp_9_1_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2337" SOURCE="" VARIABLE="empty_2357" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2338" SOURCE="" VARIABLE="empty_2358" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2339" SOURCE="" VARIABLE="empty_2359" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2340" SOURCE="" VARIABLE="empty_2360" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2341" SOURCE="" VARIABLE="empty_2361" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2342" SOURCE="" VARIABLE="empty_2362" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2343" SOURCE="" VARIABLE="empty_2363" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2344" SOURCE="" VARIABLE="empty_2364" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2345" SOURCE="" VARIABLE="empty_2365" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2346" SOURCE="" VARIABLE="empty_2366" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2347" SOURCE="" VARIABLE="empty_2367" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2348" SOURCE="" VARIABLE="empty_2368" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2349" SOURCE="" VARIABLE="empty_2369" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2350" SOURCE="" VARIABLE="empty_2370" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2351" SOURCE="" VARIABLE="empty_2371" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2352" SOURCE="" VARIABLE="empty_2372" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2046_fu_56130_p2" SOURCE="" VARIABLE="tmp2046" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2047_fu_56136_p2" SOURCE="" VARIABLE="tmp2047" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2045_fu_56142_p2" SOURCE="" VARIABLE="tmp2045" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2049_fu_56148_p2" SOURCE="" VARIABLE="tmp2049" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2050_fu_56154_p2" SOURCE="" VARIABLE="tmp2050" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2048_fu_56160_p2" SOURCE="" VARIABLE="tmp2048" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2044_fu_56166_p2" SOURCE="" VARIABLE="tmp2044" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2053_fu_56172_p2" SOURCE="" VARIABLE="tmp2053" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2054_fu_56178_p2" SOURCE="" VARIABLE="tmp2054" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2052_fu_56184_p2" SOURCE="" VARIABLE="tmp2052" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2056_fu_56190_p2" SOURCE="" VARIABLE="tmp2056" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2057_fu_56196_p2" SOURCE="" VARIABLE="tmp2057" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2055_fu_56202_p2" SOURCE="" VARIABLE="tmp2055" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2051_fu_56208_p2" SOURCE="" VARIABLE="tmp2051" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_9_2_15_fu_56214_p2" SOURCE="" VARIABLE="add31_u0_32fixp_9_2_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2353" SOURCE="" VARIABLE="empty_2373" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2354" SOURCE="" VARIABLE="empty_2374" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2355" SOURCE="" VARIABLE="empty_2375" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2356" SOURCE="" VARIABLE="empty_2376" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2357" SOURCE="" VARIABLE="empty_2377" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2358" SOURCE="" VARIABLE="empty_2378" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2359" SOURCE="" VARIABLE="empty_2379" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2360" SOURCE="" VARIABLE="empty_2380" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2361" SOURCE="" VARIABLE="empty_2381" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2362" SOURCE="" VARIABLE="empty_2382" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2363" SOURCE="" VARIABLE="empty_2383" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2364" SOURCE="" VARIABLE="empty_2384" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2365" SOURCE="" VARIABLE="empty_2385" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2366" SOURCE="" VARIABLE="empty_2386" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2367" SOURCE="" VARIABLE="empty_2387" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2368" SOURCE="" VARIABLE="empty_2388" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2060_fu_56460_p2" SOURCE="" VARIABLE="tmp2060" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2061_fu_56466_p2" SOURCE="" VARIABLE="tmp2061" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2059_fu_56472_p2" SOURCE="" VARIABLE="tmp2059" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2063_fu_56478_p2" SOURCE="" VARIABLE="tmp2063" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2064_fu_56484_p2" SOURCE="" VARIABLE="tmp2064" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2062_fu_56490_p2" SOURCE="" VARIABLE="tmp2062" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2058_fu_56496_p2" SOURCE="" VARIABLE="tmp2058" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2067_fu_56502_p2" SOURCE="" VARIABLE="tmp2067" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2068_fu_56508_p2" SOURCE="" VARIABLE="tmp2068" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2066_fu_56514_p2" SOURCE="" VARIABLE="tmp2066" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2070_fu_56520_p2" SOURCE="" VARIABLE="tmp2070" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2071_fu_56526_p2" SOURCE="" VARIABLE="tmp2071" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2069_fu_56532_p2" SOURCE="" VARIABLE="tmp2069" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2065_fu_56538_p2" SOURCE="" VARIABLE="tmp2065" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_9_3_15_fu_56544_p2" SOURCE="" VARIABLE="add31_u0_32fixp_9_3_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2369" SOURCE="" VARIABLE="empty_2389" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2370" SOURCE="" VARIABLE="empty_2390" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2371" SOURCE="" VARIABLE="empty_2391" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2372" SOURCE="" VARIABLE="empty_2392" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2373" SOURCE="" VARIABLE="empty_2393" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2374" SOURCE="" VARIABLE="empty_2394" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2375" SOURCE="" VARIABLE="empty_2395" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2376" SOURCE="" VARIABLE="empty_2396" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2377" SOURCE="" VARIABLE="empty_2397" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2378" SOURCE="" VARIABLE="empty_2398" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2379" SOURCE="" VARIABLE="empty_2399" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2380" SOURCE="" VARIABLE="empty_2400" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2381" SOURCE="" VARIABLE="empty_2401" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2382" SOURCE="" VARIABLE="empty_2402" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2383" SOURCE="" VARIABLE="empty_2403" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2384" SOURCE="" VARIABLE="empty_2404" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2074_fu_56790_p2" SOURCE="" VARIABLE="tmp2074" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2075_fu_56796_p2" SOURCE="" VARIABLE="tmp2075" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2073_fu_56802_p2" SOURCE="" VARIABLE="tmp2073" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2077_fu_56808_p2" SOURCE="" VARIABLE="tmp2077" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2078_fu_56814_p2" SOURCE="" VARIABLE="tmp2078" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2076_fu_56820_p2" SOURCE="" VARIABLE="tmp2076" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2072_fu_56826_p2" SOURCE="" VARIABLE="tmp2072" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2081_fu_56832_p2" SOURCE="" VARIABLE="tmp2081" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2082_fu_56838_p2" SOURCE="" VARIABLE="tmp2082" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2080_fu_56844_p2" SOURCE="" VARIABLE="tmp2080" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2084_fu_56850_p2" SOURCE="" VARIABLE="tmp2084" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2085_fu_56856_p2" SOURCE="" VARIABLE="tmp2085" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2083_fu_56862_p2" SOURCE="" VARIABLE="tmp2083" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2079_fu_56868_p2" SOURCE="" VARIABLE="tmp2079" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_9_4_15_fu_56874_p2" SOURCE="" VARIABLE="add31_u0_32fixp_9_4_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2385" SOURCE="" VARIABLE="empty_2405" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2386" SOURCE="" VARIABLE="empty_2406" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2387" SOURCE="" VARIABLE="empty_2407" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2388" SOURCE="" VARIABLE="empty_2408" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2389" SOURCE="" VARIABLE="empty_2409" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2390" SOURCE="" VARIABLE="empty_2410" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2391" SOURCE="" VARIABLE="empty_2411" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2392" SOURCE="" VARIABLE="empty_2412" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2393" SOURCE="" VARIABLE="empty_2413" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2394" SOURCE="" VARIABLE="empty_2414" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2395" SOURCE="" VARIABLE="empty_2415" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2396" SOURCE="" VARIABLE="empty_2416" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2397" SOURCE="" VARIABLE="empty_2417" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2398" SOURCE="" VARIABLE="empty_2418" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2399" SOURCE="" VARIABLE="empty_2419" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2400" SOURCE="" VARIABLE="empty_2420" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2088_fu_57120_p2" SOURCE="" VARIABLE="tmp2088" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2089_fu_57126_p2" SOURCE="" VARIABLE="tmp2089" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2087_fu_57132_p2" SOURCE="" VARIABLE="tmp2087" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2091_fu_57138_p2" SOURCE="" VARIABLE="tmp2091" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2092_fu_57144_p2" SOURCE="" VARIABLE="tmp2092" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2090_fu_57150_p2" SOURCE="" VARIABLE="tmp2090" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2086_fu_57156_p2" SOURCE="" VARIABLE="tmp2086" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2095_fu_57162_p2" SOURCE="" VARIABLE="tmp2095" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2096_fu_57168_p2" SOURCE="" VARIABLE="tmp2096" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2094_fu_57174_p2" SOURCE="" VARIABLE="tmp2094" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2098_fu_57180_p2" SOURCE="" VARIABLE="tmp2098" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2099_fu_57186_p2" SOURCE="" VARIABLE="tmp2099" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2097_fu_57192_p2" SOURCE="" VARIABLE="tmp2097" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2093_fu_57198_p2" SOURCE="" VARIABLE="tmp2093" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_9_5_15_fu_57204_p2" SOURCE="" VARIABLE="add31_u0_32fixp_9_5_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2401" SOURCE="" VARIABLE="empty_2421" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2402" SOURCE="" VARIABLE="empty_2422" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2403" SOURCE="" VARIABLE="empty_2423" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2404" SOURCE="" VARIABLE="empty_2424" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2405" SOURCE="" VARIABLE="empty_2425" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2406" SOURCE="" VARIABLE="empty_2426" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2407" SOURCE="" VARIABLE="empty_2427" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2408" SOURCE="" VARIABLE="empty_2428" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2409" SOURCE="" VARIABLE="empty_2429" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2410" SOURCE="" VARIABLE="empty_2430" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2411" SOURCE="" VARIABLE="empty_2431" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2412" SOURCE="" VARIABLE="empty_2432" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2413" SOURCE="" VARIABLE="empty_2433" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2414" SOURCE="" VARIABLE="empty_2434" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2415" SOURCE="" VARIABLE="empty_2435" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2416" SOURCE="" VARIABLE="empty_2436" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2102_fu_57450_p2" SOURCE="" VARIABLE="tmp2102" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2103_fu_57456_p2" SOURCE="" VARIABLE="tmp2103" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2101_fu_57462_p2" SOURCE="" VARIABLE="tmp2101" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2105_fu_57468_p2" SOURCE="" VARIABLE="tmp2105" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2106_fu_57474_p2" SOURCE="" VARIABLE="tmp2106" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2104_fu_57480_p2" SOURCE="" VARIABLE="tmp2104" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2100_fu_57486_p2" SOURCE="" VARIABLE="tmp2100" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2109_fu_57492_p2" SOURCE="" VARIABLE="tmp2109" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2110_fu_57498_p2" SOURCE="" VARIABLE="tmp2110" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2108_fu_57504_p2" SOURCE="" VARIABLE="tmp2108" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2112_fu_57510_p2" SOURCE="" VARIABLE="tmp2112" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2113_fu_57516_p2" SOURCE="" VARIABLE="tmp2113" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2111_fu_57522_p2" SOURCE="" VARIABLE="tmp2111" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2107_fu_57528_p2" SOURCE="" VARIABLE="tmp2107" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_9_6_15_fu_57534_p2" SOURCE="" VARIABLE="add31_u0_32fixp_9_6_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2417" SOURCE="" VARIABLE="empty_2437" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2418" SOURCE="" VARIABLE="empty_2438" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2419" SOURCE="" VARIABLE="empty_2439" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2420" SOURCE="" VARIABLE="empty_2440" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2421" SOURCE="" VARIABLE="empty_2441" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2422" SOURCE="" VARIABLE="empty_2442" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2423" SOURCE="" VARIABLE="empty_2443" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2424" SOURCE="" VARIABLE="empty_2444" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2425" SOURCE="" VARIABLE="empty_2445" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2426" SOURCE="" VARIABLE="empty_2446" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2427" SOURCE="" VARIABLE="empty_2447" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2428" SOURCE="" VARIABLE="empty_2448" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2429" SOURCE="" VARIABLE="empty_2449" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2430" SOURCE="" VARIABLE="empty_2450" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2431" SOURCE="" VARIABLE="empty_2451" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2432" SOURCE="" VARIABLE="empty_2452" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2116_fu_57780_p2" SOURCE="" VARIABLE="tmp2116" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2117_fu_57786_p2" SOURCE="" VARIABLE="tmp2117" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2115_fu_57792_p2" SOURCE="" VARIABLE="tmp2115" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2119_fu_57798_p2" SOURCE="" VARIABLE="tmp2119" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2120_fu_57804_p2" SOURCE="" VARIABLE="tmp2120" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2118_fu_57810_p2" SOURCE="" VARIABLE="tmp2118" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2114_fu_57816_p2" SOURCE="" VARIABLE="tmp2114" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2123_fu_57822_p2" SOURCE="" VARIABLE="tmp2123" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2124_fu_57828_p2" SOURCE="" VARIABLE="tmp2124" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2122_fu_57834_p2" SOURCE="" VARIABLE="tmp2122" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2126_fu_57840_p2" SOURCE="" VARIABLE="tmp2126" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2127_fu_57846_p2" SOURCE="" VARIABLE="tmp2127" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2125_fu_57852_p2" SOURCE="" VARIABLE="tmp2125" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2121_fu_57858_p2" SOURCE="" VARIABLE="tmp2121" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_9_7_15_fu_57864_p2" SOURCE="" VARIABLE="add31_u0_32fixp_9_7_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2433" SOURCE="" VARIABLE="empty_2453" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2434" SOURCE="" VARIABLE="empty_2454" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2435" SOURCE="" VARIABLE="empty_2455" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2436" SOURCE="" VARIABLE="empty_2456" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2437" SOURCE="" VARIABLE="empty_2457" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2438" SOURCE="" VARIABLE="empty_2458" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2439" SOURCE="" VARIABLE="empty_2459" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2440" SOURCE="" VARIABLE="empty_2460" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2441" SOURCE="" VARIABLE="empty_2461" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2442" SOURCE="" VARIABLE="empty_2462" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2443" SOURCE="" VARIABLE="empty_2463" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2444" SOURCE="" VARIABLE="empty_2464" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2445" SOURCE="" VARIABLE="empty_2465" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2446" SOURCE="" VARIABLE="empty_2466" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2447" SOURCE="" VARIABLE="empty_2467" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2448" SOURCE="" VARIABLE="empty_2468" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2130_fu_58110_p2" SOURCE="" VARIABLE="tmp2130" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2131_fu_58116_p2" SOURCE="" VARIABLE="tmp2131" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2129_fu_58122_p2" SOURCE="" VARIABLE="tmp2129" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2133_fu_58128_p2" SOURCE="" VARIABLE="tmp2133" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2134_fu_58134_p2" SOURCE="" VARIABLE="tmp2134" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2132_fu_58140_p2" SOURCE="" VARIABLE="tmp2132" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2128_fu_58146_p2" SOURCE="" VARIABLE="tmp2128" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2137_fu_58152_p2" SOURCE="" VARIABLE="tmp2137" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2138_fu_58158_p2" SOURCE="" VARIABLE="tmp2138" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2136_fu_58164_p2" SOURCE="" VARIABLE="tmp2136" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2140_fu_58170_p2" SOURCE="" VARIABLE="tmp2140" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2141_fu_58176_p2" SOURCE="" VARIABLE="tmp2141" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2139_fu_58182_p2" SOURCE="" VARIABLE="tmp2139" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2135_fu_58188_p2" SOURCE="" VARIABLE="tmp2135" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_9_8_15_fu_58194_p2" SOURCE="" VARIABLE="add31_u0_32fixp_9_8_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2449" SOURCE="" VARIABLE="empty_2469" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2450" SOURCE="" VARIABLE="empty_2470" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2451" SOURCE="" VARIABLE="empty_2471" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2452" SOURCE="" VARIABLE="empty_2472" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2453" SOURCE="" VARIABLE="empty_2473" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2454" SOURCE="" VARIABLE="empty_2474" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2455" SOURCE="" VARIABLE="empty_2475" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2456" SOURCE="" VARIABLE="empty_2476" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2457" SOURCE="" VARIABLE="empty_2477" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2458" SOURCE="" VARIABLE="empty_2478" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2459" SOURCE="" VARIABLE="empty_2479" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2460" SOURCE="" VARIABLE="empty_2480" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2461" SOURCE="" VARIABLE="empty_2481" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2462" SOURCE="" VARIABLE="empty_2482" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2463" SOURCE="" VARIABLE="empty_2483" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2464" SOURCE="" VARIABLE="empty_2484" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2144_fu_58440_p2" SOURCE="" VARIABLE="tmp2144" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2145_fu_58446_p2" SOURCE="" VARIABLE="tmp2145" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2143_fu_58452_p2" SOURCE="" VARIABLE="tmp2143" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2147_fu_58458_p2" SOURCE="" VARIABLE="tmp2147" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2148_fu_58464_p2" SOURCE="" VARIABLE="tmp2148" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2146_fu_58470_p2" SOURCE="" VARIABLE="tmp2146" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2142_fu_58476_p2" SOURCE="" VARIABLE="tmp2142" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2151_fu_58482_p2" SOURCE="" VARIABLE="tmp2151" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2152_fu_58488_p2" SOURCE="" VARIABLE="tmp2152" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2150_fu_58494_p2" SOURCE="" VARIABLE="tmp2150" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2154_fu_58500_p2" SOURCE="" VARIABLE="tmp2154" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2155_fu_58506_p2" SOURCE="" VARIABLE="tmp2155" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2153_fu_58512_p2" SOURCE="" VARIABLE="tmp2153" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2149_fu_58518_p2" SOURCE="" VARIABLE="tmp2149" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_9_9_15_fu_58524_p2" SOURCE="" VARIABLE="add31_u0_32fixp_9_9_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2465" SOURCE="" VARIABLE="empty_2485" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2466" SOURCE="" VARIABLE="empty_2486" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2467" SOURCE="" VARIABLE="empty_2487" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2468" SOURCE="" VARIABLE="empty_2488" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2469" SOURCE="" VARIABLE="empty_2489" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2470" SOURCE="" VARIABLE="empty_2490" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2471" SOURCE="" VARIABLE="empty_2491" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2472" SOURCE="" VARIABLE="empty_2492" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2473" SOURCE="" VARIABLE="empty_2493" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2474" SOURCE="" VARIABLE="empty_2494" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2475" SOURCE="" VARIABLE="empty_2495" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2476" SOURCE="" VARIABLE="empty_2496" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2477" SOURCE="" VARIABLE="empty_2497" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2478" SOURCE="" VARIABLE="empty_2498" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2479" SOURCE="" VARIABLE="empty_2499" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2480" SOURCE="" VARIABLE="empty_2500" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2158_fu_58770_p2" SOURCE="" VARIABLE="tmp2158" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2159_fu_58776_p2" SOURCE="" VARIABLE="tmp2159" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2157_fu_58782_p2" SOURCE="" VARIABLE="tmp2157" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2161_fu_58788_p2" SOURCE="" VARIABLE="tmp2161" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2162_fu_58794_p2" SOURCE="" VARIABLE="tmp2162" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2160_fu_58800_p2" SOURCE="" VARIABLE="tmp2160" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2156_fu_58806_p2" SOURCE="" VARIABLE="tmp2156" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2165_fu_58812_p2" SOURCE="" VARIABLE="tmp2165" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2166_fu_58818_p2" SOURCE="" VARIABLE="tmp2166" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2164_fu_58824_p2" SOURCE="" VARIABLE="tmp2164" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2168_fu_58830_p2" SOURCE="" VARIABLE="tmp2168" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2169_fu_58836_p2" SOURCE="" VARIABLE="tmp2169" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2167_fu_58842_p2" SOURCE="" VARIABLE="tmp2167" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2163_fu_58848_p2" SOURCE="" VARIABLE="tmp2163" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_9_10_15_fu_58854_p2" SOURCE="" VARIABLE="add31_u0_32fixp_9_10_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2481" SOURCE="" VARIABLE="empty_2501" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2482" SOURCE="" VARIABLE="empty_2502" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2483" SOURCE="" VARIABLE="empty_2503" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2484" SOURCE="" VARIABLE="empty_2504" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2485" SOURCE="" VARIABLE="empty_2505" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2486" SOURCE="" VARIABLE="empty_2506" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2487" SOURCE="" VARIABLE="empty_2507" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2488" SOURCE="" VARIABLE="empty_2508" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2489" SOURCE="" VARIABLE="empty_2509" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2490" SOURCE="" VARIABLE="empty_2510" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2491" SOURCE="" VARIABLE="empty_2511" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2492" SOURCE="" VARIABLE="empty_2512" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2493" SOURCE="" VARIABLE="empty_2513" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2494" SOURCE="" VARIABLE="empty_2514" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2495" SOURCE="" VARIABLE="empty_2515" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2496" SOURCE="" VARIABLE="empty_2516" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2172_fu_59100_p2" SOURCE="" VARIABLE="tmp2172" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2173_fu_59106_p2" SOURCE="" VARIABLE="tmp2173" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2171_fu_59112_p2" SOURCE="" VARIABLE="tmp2171" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2175_fu_59118_p2" SOURCE="" VARIABLE="tmp2175" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2176_fu_59124_p2" SOURCE="" VARIABLE="tmp2176" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2174_fu_59130_p2" SOURCE="" VARIABLE="tmp2174" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2170_fu_59136_p2" SOURCE="" VARIABLE="tmp2170" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2179_fu_59142_p2" SOURCE="" VARIABLE="tmp2179" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2180_fu_59148_p2" SOURCE="" VARIABLE="tmp2180" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2178_fu_59154_p2" SOURCE="" VARIABLE="tmp2178" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2182_fu_59160_p2" SOURCE="" VARIABLE="tmp2182" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2183_fu_59166_p2" SOURCE="" VARIABLE="tmp2183" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2181_fu_59172_p2" SOURCE="" VARIABLE="tmp2181" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2177_fu_59178_p2" SOURCE="" VARIABLE="tmp2177" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_9_11_15_fu_59184_p2" SOURCE="" VARIABLE="add31_u0_32fixp_9_11_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2497" SOURCE="" VARIABLE="empty_2517" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2498" SOURCE="" VARIABLE="empty_2518" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2499" SOURCE="" VARIABLE="empty_2519" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2500" SOURCE="" VARIABLE="empty_2520" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2501" SOURCE="" VARIABLE="empty_2521" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2502" SOURCE="" VARIABLE="empty_2522" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2503" SOURCE="" VARIABLE="empty_2523" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2504" SOURCE="" VARIABLE="empty_2524" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2505" SOURCE="" VARIABLE="empty_2525" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2506" SOURCE="" VARIABLE="empty_2526" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2507" SOURCE="" VARIABLE="empty_2527" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2508" SOURCE="" VARIABLE="empty_2528" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2509" SOURCE="" VARIABLE="empty_2529" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2510" SOURCE="" VARIABLE="empty_2530" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2511" SOURCE="" VARIABLE="empty_2531" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2512" SOURCE="" VARIABLE="empty_2532" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2186_fu_59430_p2" SOURCE="" VARIABLE="tmp2186" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2187_fu_59436_p2" SOURCE="" VARIABLE="tmp2187" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2185_fu_59442_p2" SOURCE="" VARIABLE="tmp2185" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2189_fu_59448_p2" SOURCE="" VARIABLE="tmp2189" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2190_fu_59454_p2" SOURCE="" VARIABLE="tmp2190" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2188_fu_59460_p2" SOURCE="" VARIABLE="tmp2188" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2184_fu_59466_p2" SOURCE="" VARIABLE="tmp2184" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2193_fu_59472_p2" SOURCE="" VARIABLE="tmp2193" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2194_fu_59478_p2" SOURCE="" VARIABLE="tmp2194" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2192_fu_59484_p2" SOURCE="" VARIABLE="tmp2192" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2196_fu_59490_p2" SOURCE="" VARIABLE="tmp2196" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2197_fu_59496_p2" SOURCE="" VARIABLE="tmp2197" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2195_fu_59502_p2" SOURCE="" VARIABLE="tmp2195" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2191_fu_59508_p2" SOURCE="" VARIABLE="tmp2191" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_9_12_15_fu_59514_p2" SOURCE="" VARIABLE="add31_u0_32fixp_9_12_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2513" SOURCE="" VARIABLE="empty_2533" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2514" SOURCE="" VARIABLE="empty_2534" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2515" SOURCE="" VARIABLE="empty_2535" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2516" SOURCE="" VARIABLE="empty_2536" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2517" SOURCE="" VARIABLE="empty_2537" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2518" SOURCE="" VARIABLE="empty_2538" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2519" SOURCE="" VARIABLE="empty_2539" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2520" SOURCE="" VARIABLE="empty_2540" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2521" SOURCE="" VARIABLE="empty_2541" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2522" SOURCE="" VARIABLE="empty_2542" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2523" SOURCE="" VARIABLE="empty_2543" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2524" SOURCE="" VARIABLE="empty_2544" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2525" SOURCE="" VARIABLE="empty_2545" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2526" SOURCE="" VARIABLE="empty_2546" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2527" SOURCE="" VARIABLE="empty_2547" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2528" SOURCE="" VARIABLE="empty_2548" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2200_fu_59760_p2" SOURCE="" VARIABLE="tmp2200" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2201_fu_59766_p2" SOURCE="" VARIABLE="tmp2201" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2199_fu_59772_p2" SOURCE="" VARIABLE="tmp2199" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2203_fu_59778_p2" SOURCE="" VARIABLE="tmp2203" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2204_fu_59784_p2" SOURCE="" VARIABLE="tmp2204" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2202_fu_59790_p2" SOURCE="" VARIABLE="tmp2202" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2198_fu_59796_p2" SOURCE="" VARIABLE="tmp2198" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2207_fu_59802_p2" SOURCE="" VARIABLE="tmp2207" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2208_fu_59808_p2" SOURCE="" VARIABLE="tmp2208" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2206_fu_59814_p2" SOURCE="" VARIABLE="tmp2206" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2210_fu_59820_p2" SOURCE="" VARIABLE="tmp2210" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2211_fu_59826_p2" SOURCE="" VARIABLE="tmp2211" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2209_fu_59832_p2" SOURCE="" VARIABLE="tmp2209" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2205_fu_59838_p2" SOURCE="" VARIABLE="tmp2205" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_9_13_15_fu_59844_p2" SOURCE="" VARIABLE="add31_u0_32fixp_9_13_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2529" SOURCE="" VARIABLE="empty_2549" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2530" SOURCE="" VARIABLE="empty_2550" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2531" SOURCE="" VARIABLE="empty_2551" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2532" SOURCE="" VARIABLE="empty_2552" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2533" SOURCE="" VARIABLE="empty_2553" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2534" SOURCE="" VARIABLE="empty_2554" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2535" SOURCE="" VARIABLE="empty_2555" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2536" SOURCE="" VARIABLE="empty_2556" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2537" SOURCE="" VARIABLE="empty_2557" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2538" SOURCE="" VARIABLE="empty_2558" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2539" SOURCE="" VARIABLE="empty_2559" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2540" SOURCE="" VARIABLE="empty_2560" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2541" SOURCE="" VARIABLE="empty_2561" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2542" SOURCE="" VARIABLE="empty_2562" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2543" SOURCE="" VARIABLE="empty_2563" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2544" SOURCE="" VARIABLE="empty_2564" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2214_fu_60090_p2" SOURCE="" VARIABLE="tmp2214" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2215_fu_60096_p2" SOURCE="" VARIABLE="tmp2215" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2213_fu_60102_p2" SOURCE="" VARIABLE="tmp2213" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2217_fu_60108_p2" SOURCE="" VARIABLE="tmp2217" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2218_fu_60114_p2" SOURCE="" VARIABLE="tmp2218" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2216_fu_60120_p2" SOURCE="" VARIABLE="tmp2216" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2212_fu_60126_p2" SOURCE="" VARIABLE="tmp2212" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2221_fu_60132_p2" SOURCE="" VARIABLE="tmp2221" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2222_fu_60138_p2" SOURCE="" VARIABLE="tmp2222" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2220_fu_60144_p2" SOURCE="" VARIABLE="tmp2220" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2224_fu_60150_p2" SOURCE="" VARIABLE="tmp2224" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2225_fu_60156_p2" SOURCE="" VARIABLE="tmp2225" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2223_fu_60162_p2" SOURCE="" VARIABLE="tmp2223" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2219_fu_60168_p2" SOURCE="" VARIABLE="tmp2219" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_9_14_15_fu_60174_p2" SOURCE="" VARIABLE="add31_u0_32fixp_9_14_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2545" SOURCE="" VARIABLE="empty_2565" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2546" SOURCE="" VARIABLE="empty_2566" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2547" SOURCE="" VARIABLE="empty_2567" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2548" SOURCE="" VARIABLE="empty_2568" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2549" SOURCE="" VARIABLE="empty_2569" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2550" SOURCE="" VARIABLE="empty_2570" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2551" SOURCE="" VARIABLE="empty_2571" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2552" SOURCE="" VARIABLE="empty_2572" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2553" SOURCE="" VARIABLE="empty_2573" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2554" SOURCE="" VARIABLE="empty_2574" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2555" SOURCE="" VARIABLE="empty_2575" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2556" SOURCE="" VARIABLE="empty_2576" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2557" SOURCE="" VARIABLE="empty_2577" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2558" SOURCE="" VARIABLE="empty_2578" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2559" SOURCE="" VARIABLE="empty_2579" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2560" SOURCE="" VARIABLE="empty_2580" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2228_fu_60420_p2" SOURCE="" VARIABLE="tmp2228" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2229_fu_60426_p2" SOURCE="" VARIABLE="tmp2229" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2227_fu_60432_p2" SOURCE="" VARIABLE="tmp2227" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2231_fu_60438_p2" SOURCE="" VARIABLE="tmp2231" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2232_fu_60444_p2" SOURCE="" VARIABLE="tmp2232" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2230_fu_60450_p2" SOURCE="" VARIABLE="tmp2230" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2226_fu_60456_p2" SOURCE="" VARIABLE="tmp2226" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2235_fu_60462_p2" SOURCE="" VARIABLE="tmp2235" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2236_fu_60468_p2" SOURCE="" VARIABLE="tmp2236" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2234_fu_60474_p2" SOURCE="" VARIABLE="tmp2234" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2238_fu_60480_p2" SOURCE="" VARIABLE="tmp2238" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2239_fu_60486_p2" SOURCE="" VARIABLE="tmp2239" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2237_fu_60492_p2" SOURCE="" VARIABLE="tmp2237" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2233_fu_60498_p2" SOURCE="" VARIABLE="tmp2233" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_9_15_15_fu_60504_p2" SOURCE="" VARIABLE="add31_u0_32fixp_9_15_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2561" SOURCE="" VARIABLE="empty_2581" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2562" SOURCE="" VARIABLE="empty_2582" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2563" SOURCE="" VARIABLE="empty_2583" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2564" SOURCE="" VARIABLE="empty_2584" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2565" SOURCE="" VARIABLE="empty_2585" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2566" SOURCE="" VARIABLE="empty_2586" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2567" SOURCE="" VARIABLE="empty_2587" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2568" SOURCE="" VARIABLE="empty_2588" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2569" SOURCE="" VARIABLE="empty_2589" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2570" SOURCE="" VARIABLE="empty_2590" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2571" SOURCE="" VARIABLE="empty_2591" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2572" SOURCE="" VARIABLE="empty_2592" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2573" SOURCE="" VARIABLE="empty_2593" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2574" SOURCE="" VARIABLE="empty_2594" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2575" SOURCE="" VARIABLE="empty_2595" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2576" SOURCE="" VARIABLE="empty_2596" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2242_fu_60974_p2" SOURCE="" VARIABLE="tmp2242" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2243_fu_60980_p2" SOURCE="" VARIABLE="tmp2243" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2241_fu_60986_p2" SOURCE="" VARIABLE="tmp2241" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2245_fu_60992_p2" SOURCE="" VARIABLE="tmp2245" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2246_fu_60998_p2" SOURCE="" VARIABLE="tmp2246" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2244_fu_61004_p2" SOURCE="" VARIABLE="tmp2244" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2240_fu_61010_p2" SOURCE="" VARIABLE="tmp2240" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2249_fu_61016_p2" SOURCE="" VARIABLE="tmp2249" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2250_fu_61022_p2" SOURCE="" VARIABLE="tmp2250" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2248_fu_61028_p2" SOURCE="" VARIABLE="tmp2248" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2252_fu_61034_p2" SOURCE="" VARIABLE="tmp2252" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2253_fu_61040_p2" SOURCE="" VARIABLE="tmp2253" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2251_fu_61046_p2" SOURCE="" VARIABLE="tmp2251" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2247_fu_61052_p2" SOURCE="" VARIABLE="tmp2247" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_10_15726_fu_61058_p2" SOURCE="" VARIABLE="add31_u0_32fixp_10_15726" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2577" SOURCE="" VARIABLE="empty_2597" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2578" SOURCE="" VARIABLE="empty_2598" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2579" SOURCE="" VARIABLE="empty_2599" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2580" SOURCE="" VARIABLE="empty_2600" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2581" SOURCE="" VARIABLE="empty_2601" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2582" SOURCE="" VARIABLE="empty_2602" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2583" SOURCE="" VARIABLE="empty_2603" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2584" SOURCE="" VARIABLE="empty_2604" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2585" SOURCE="" VARIABLE="empty_2605" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2586" SOURCE="" VARIABLE="empty_2606" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2587" SOURCE="" VARIABLE="empty_2607" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2588" SOURCE="" VARIABLE="empty_2608" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2589" SOURCE="" VARIABLE="empty_2609" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2590" SOURCE="" VARIABLE="empty_2610" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2591" SOURCE="" VARIABLE="empty_2611" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2592" SOURCE="" VARIABLE="empty_2612" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2256_fu_61304_p2" SOURCE="" VARIABLE="tmp2256" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2257_fu_61310_p2" SOURCE="" VARIABLE="tmp2257" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2255_fu_61316_p2" SOURCE="" VARIABLE="tmp2255" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2259_fu_61322_p2" SOURCE="" VARIABLE="tmp2259" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2260_fu_61328_p2" SOURCE="" VARIABLE="tmp2260" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2258_fu_61334_p2" SOURCE="" VARIABLE="tmp2258" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2254_fu_61340_p2" SOURCE="" VARIABLE="tmp2254" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2263_fu_61346_p2" SOURCE="" VARIABLE="tmp2263" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2264_fu_61352_p2" SOURCE="" VARIABLE="tmp2264" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2262_fu_61358_p2" SOURCE="" VARIABLE="tmp2262" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2266_fu_61364_p2" SOURCE="" VARIABLE="tmp2266" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2267_fu_61370_p2" SOURCE="" VARIABLE="tmp2267" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2265_fu_61376_p2" SOURCE="" VARIABLE="tmp2265" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2261_fu_61382_p2" SOURCE="" VARIABLE="tmp2261" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_10_1_15_fu_61388_p2" SOURCE="" VARIABLE="add31_u0_32fixp_10_1_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2593" SOURCE="" VARIABLE="empty_2613" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2594" SOURCE="" VARIABLE="empty_2614" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2595" SOURCE="" VARIABLE="empty_2615" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2596" SOURCE="" VARIABLE="empty_2616" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2597" SOURCE="" VARIABLE="empty_2617" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2598" SOURCE="" VARIABLE="empty_2618" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2599" SOURCE="" VARIABLE="empty_2619" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2600" SOURCE="" VARIABLE="empty_2620" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2601" SOURCE="" VARIABLE="empty_2621" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2602" SOURCE="" VARIABLE="empty_2622" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2603" SOURCE="" VARIABLE="empty_2623" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2604" SOURCE="" VARIABLE="empty_2624" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2605" SOURCE="" VARIABLE="empty_2625" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2606" SOURCE="" VARIABLE="empty_2626" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2607" SOURCE="" VARIABLE="empty_2627" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2608" SOURCE="" VARIABLE="empty_2628" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2270_fu_61634_p2" SOURCE="" VARIABLE="tmp2270" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2271_fu_61640_p2" SOURCE="" VARIABLE="tmp2271" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2269_fu_61646_p2" SOURCE="" VARIABLE="tmp2269" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2273_fu_61652_p2" SOURCE="" VARIABLE="tmp2273" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2274_fu_61658_p2" SOURCE="" VARIABLE="tmp2274" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2272_fu_61664_p2" SOURCE="" VARIABLE="tmp2272" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2268_fu_61670_p2" SOURCE="" VARIABLE="tmp2268" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2277_fu_61676_p2" SOURCE="" VARIABLE="tmp2277" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2278_fu_61682_p2" SOURCE="" VARIABLE="tmp2278" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2276_fu_61688_p2" SOURCE="" VARIABLE="tmp2276" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2280_fu_61694_p2" SOURCE="" VARIABLE="tmp2280" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2281_fu_61700_p2" SOURCE="" VARIABLE="tmp2281" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2279_fu_61706_p2" SOURCE="" VARIABLE="tmp2279" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2275_fu_61712_p2" SOURCE="" VARIABLE="tmp2275" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_10_2_15_fu_61718_p2" SOURCE="" VARIABLE="add31_u0_32fixp_10_2_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2609" SOURCE="" VARIABLE="empty_2629" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2610" SOURCE="" VARIABLE="empty_2630" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2611" SOURCE="" VARIABLE="empty_2631" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2612" SOURCE="" VARIABLE="empty_2632" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2613" SOURCE="" VARIABLE="empty_2633" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2614" SOURCE="" VARIABLE="empty_2634" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2615" SOURCE="" VARIABLE="empty_2635" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2616" SOURCE="" VARIABLE="empty_2636" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2617" SOURCE="" VARIABLE="empty_2637" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2618" SOURCE="" VARIABLE="empty_2638" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2619" SOURCE="" VARIABLE="empty_2639" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2620" SOURCE="" VARIABLE="empty_2640" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2621" SOURCE="" VARIABLE="empty_2641" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2622" SOURCE="" VARIABLE="empty_2642" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2623" SOURCE="" VARIABLE="empty_2643" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2624" SOURCE="" VARIABLE="empty_2644" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2284_fu_61964_p2" SOURCE="" VARIABLE="tmp2284" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2285_fu_61970_p2" SOURCE="" VARIABLE="tmp2285" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2283_fu_61976_p2" SOURCE="" VARIABLE="tmp2283" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2287_fu_61982_p2" SOURCE="" VARIABLE="tmp2287" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2288_fu_61988_p2" SOURCE="" VARIABLE="tmp2288" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2286_fu_61994_p2" SOURCE="" VARIABLE="tmp2286" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2282_fu_62000_p2" SOURCE="" VARIABLE="tmp2282" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2291_fu_62006_p2" SOURCE="" VARIABLE="tmp2291" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2292_fu_62012_p2" SOURCE="" VARIABLE="tmp2292" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2290_fu_62018_p2" SOURCE="" VARIABLE="tmp2290" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2294_fu_62024_p2" SOURCE="" VARIABLE="tmp2294" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2295_fu_62030_p2" SOURCE="" VARIABLE="tmp2295" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2293_fu_62036_p2" SOURCE="" VARIABLE="tmp2293" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2289_fu_62042_p2" SOURCE="" VARIABLE="tmp2289" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_10_3_15_fu_62048_p2" SOURCE="" VARIABLE="add31_u0_32fixp_10_3_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2625" SOURCE="" VARIABLE="empty_2645" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2626" SOURCE="" VARIABLE="empty_2646" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2627" SOURCE="" VARIABLE="empty_2647" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2628" SOURCE="" VARIABLE="empty_2648" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2629" SOURCE="" VARIABLE="empty_2649" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2630" SOURCE="" VARIABLE="empty_2650" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2631" SOURCE="" VARIABLE="empty_2651" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2632" SOURCE="" VARIABLE="empty_2652" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2633" SOURCE="" VARIABLE="empty_2653" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2634" SOURCE="" VARIABLE="empty_2654" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2635" SOURCE="" VARIABLE="empty_2655" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2636" SOURCE="" VARIABLE="empty_2656" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2637" SOURCE="" VARIABLE="empty_2657" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2638" SOURCE="" VARIABLE="empty_2658" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2639" SOURCE="" VARIABLE="empty_2659" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2640" SOURCE="" VARIABLE="empty_2660" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2298_fu_62294_p2" SOURCE="" VARIABLE="tmp2298" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2299_fu_62300_p2" SOURCE="" VARIABLE="tmp2299" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2297_fu_62306_p2" SOURCE="" VARIABLE="tmp2297" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2301_fu_62312_p2" SOURCE="" VARIABLE="tmp2301" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2302_fu_62318_p2" SOURCE="" VARIABLE="tmp2302" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2300_fu_62324_p2" SOURCE="" VARIABLE="tmp2300" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2296_fu_62330_p2" SOURCE="" VARIABLE="tmp2296" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2305_fu_62336_p2" SOURCE="" VARIABLE="tmp2305" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2306_fu_62342_p2" SOURCE="" VARIABLE="tmp2306" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2304_fu_62348_p2" SOURCE="" VARIABLE="tmp2304" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2308_fu_62354_p2" SOURCE="" VARIABLE="tmp2308" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2309_fu_62360_p2" SOURCE="" VARIABLE="tmp2309" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2307_fu_62366_p2" SOURCE="" VARIABLE="tmp2307" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2303_fu_62372_p2" SOURCE="" VARIABLE="tmp2303" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_10_4_15_fu_62378_p2" SOURCE="" VARIABLE="add31_u0_32fixp_10_4_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2641" SOURCE="" VARIABLE="empty_2661" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2642" SOURCE="" VARIABLE="empty_2662" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2643" SOURCE="" VARIABLE="empty_2663" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2644" SOURCE="" VARIABLE="empty_2664" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2645" SOURCE="" VARIABLE="empty_2665" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2646" SOURCE="" VARIABLE="empty_2666" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2647" SOURCE="" VARIABLE="empty_2667" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2648" SOURCE="" VARIABLE="empty_2668" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2649" SOURCE="" VARIABLE="empty_2669" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2650" SOURCE="" VARIABLE="empty_2670" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2651" SOURCE="" VARIABLE="empty_2671" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2652" SOURCE="" VARIABLE="empty_2672" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2653" SOURCE="" VARIABLE="empty_2673" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2654" SOURCE="" VARIABLE="empty_2674" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2655" SOURCE="" VARIABLE="empty_2675" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2656" SOURCE="" VARIABLE="empty_2676" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2312_fu_62624_p2" SOURCE="" VARIABLE="tmp2312" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2313_fu_62630_p2" SOURCE="" VARIABLE="tmp2313" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2311_fu_62636_p2" SOURCE="" VARIABLE="tmp2311" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2315_fu_62642_p2" SOURCE="" VARIABLE="tmp2315" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2316_fu_62648_p2" SOURCE="" VARIABLE="tmp2316" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2314_fu_62654_p2" SOURCE="" VARIABLE="tmp2314" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2310_fu_62660_p2" SOURCE="" VARIABLE="tmp2310" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2319_fu_62666_p2" SOURCE="" VARIABLE="tmp2319" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2320_fu_62672_p2" SOURCE="" VARIABLE="tmp2320" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2318_fu_62678_p2" SOURCE="" VARIABLE="tmp2318" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2322_fu_62684_p2" SOURCE="" VARIABLE="tmp2322" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2323_fu_62690_p2" SOURCE="" VARIABLE="tmp2323" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2321_fu_62696_p2" SOURCE="" VARIABLE="tmp2321" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2317_fu_62702_p2" SOURCE="" VARIABLE="tmp2317" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_10_5_15_fu_62708_p2" SOURCE="" VARIABLE="add31_u0_32fixp_10_5_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2657" SOURCE="" VARIABLE="empty_2677" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2658" SOURCE="" VARIABLE="empty_2678" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2659" SOURCE="" VARIABLE="empty_2679" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2660" SOURCE="" VARIABLE="empty_2680" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2661" SOURCE="" VARIABLE="empty_2681" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2662" SOURCE="" VARIABLE="empty_2682" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2663" SOURCE="" VARIABLE="empty_2683" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2664" SOURCE="" VARIABLE="empty_2684" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2665" SOURCE="" VARIABLE="empty_2685" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2666" SOURCE="" VARIABLE="empty_2686" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2667" SOURCE="" VARIABLE="empty_2687" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2668" SOURCE="" VARIABLE="empty_2688" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2669" SOURCE="" VARIABLE="empty_2689" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2670" SOURCE="" VARIABLE="empty_2690" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2671" SOURCE="" VARIABLE="empty_2691" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2672" SOURCE="" VARIABLE="empty_2692" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2326_fu_62954_p2" SOURCE="" VARIABLE="tmp2326" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2327_fu_62960_p2" SOURCE="" VARIABLE="tmp2327" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2325_fu_62966_p2" SOURCE="" VARIABLE="tmp2325" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2329_fu_62972_p2" SOURCE="" VARIABLE="tmp2329" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2330_fu_62978_p2" SOURCE="" VARIABLE="tmp2330" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2328_fu_62984_p2" SOURCE="" VARIABLE="tmp2328" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2324_fu_62990_p2" SOURCE="" VARIABLE="tmp2324" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2333_fu_62996_p2" SOURCE="" VARIABLE="tmp2333" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2334_fu_63002_p2" SOURCE="" VARIABLE="tmp2334" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2332_fu_63008_p2" SOURCE="" VARIABLE="tmp2332" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2336_fu_63014_p2" SOURCE="" VARIABLE="tmp2336" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2337_fu_63020_p2" SOURCE="" VARIABLE="tmp2337" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2335_fu_63026_p2" SOURCE="" VARIABLE="tmp2335" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2331_fu_63032_p2" SOURCE="" VARIABLE="tmp2331" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_10_6_15_fu_63038_p2" SOURCE="" VARIABLE="add31_u0_32fixp_10_6_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2673" SOURCE="" VARIABLE="empty_2693" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2674" SOURCE="" VARIABLE="empty_2694" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2675" SOURCE="" VARIABLE="empty_2695" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2676" SOURCE="" VARIABLE="empty_2696" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2677" SOURCE="" VARIABLE="empty_2697" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2678" SOURCE="" VARIABLE="empty_2698" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2679" SOURCE="" VARIABLE="empty_2699" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2680" SOURCE="" VARIABLE="empty_2700" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2681" SOURCE="" VARIABLE="empty_2701" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2682" SOURCE="" VARIABLE="empty_2702" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2683" SOURCE="" VARIABLE="empty_2703" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2684" SOURCE="" VARIABLE="empty_2704" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2685" SOURCE="" VARIABLE="empty_2705" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2686" SOURCE="" VARIABLE="empty_2706" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2687" SOURCE="" VARIABLE="empty_2707" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2688" SOURCE="" VARIABLE="empty_2708" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2340_fu_63284_p2" SOURCE="" VARIABLE="tmp2340" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2341_fu_63290_p2" SOURCE="" VARIABLE="tmp2341" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2339_fu_63296_p2" SOURCE="" VARIABLE="tmp2339" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2343_fu_63302_p2" SOURCE="" VARIABLE="tmp2343" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2344_fu_63308_p2" SOURCE="" VARIABLE="tmp2344" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2342_fu_63314_p2" SOURCE="" VARIABLE="tmp2342" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2338_fu_63320_p2" SOURCE="" VARIABLE="tmp2338" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2347_fu_63326_p2" SOURCE="" VARIABLE="tmp2347" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2348_fu_63332_p2" SOURCE="" VARIABLE="tmp2348" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2346_fu_63338_p2" SOURCE="" VARIABLE="tmp2346" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2350_fu_63344_p2" SOURCE="" VARIABLE="tmp2350" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2351_fu_63350_p2" SOURCE="" VARIABLE="tmp2351" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2349_fu_63356_p2" SOURCE="" VARIABLE="tmp2349" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2345_fu_63362_p2" SOURCE="" VARIABLE="tmp2345" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_10_7_15_fu_63368_p2" SOURCE="" VARIABLE="add31_u0_32fixp_10_7_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2689" SOURCE="" VARIABLE="empty_2709" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2690" SOURCE="" VARIABLE="empty_2710" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2691" SOURCE="" VARIABLE="empty_2711" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2692" SOURCE="" VARIABLE="empty_2712" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2693" SOURCE="" VARIABLE="empty_2713" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2694" SOURCE="" VARIABLE="empty_2714" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2695" SOURCE="" VARIABLE="empty_2715" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2696" SOURCE="" VARIABLE="empty_2716" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2697" SOURCE="" VARIABLE="empty_2717" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2698" SOURCE="" VARIABLE="empty_2718" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2699" SOURCE="" VARIABLE="empty_2719" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2700" SOURCE="" VARIABLE="empty_2720" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2701" SOURCE="" VARIABLE="empty_2721" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2702" SOURCE="" VARIABLE="empty_2722" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2703" SOURCE="" VARIABLE="empty_2723" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2704" SOURCE="" VARIABLE="empty_2724" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2354_fu_63614_p2" SOURCE="" VARIABLE="tmp2354" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2355_fu_63620_p2" SOURCE="" VARIABLE="tmp2355" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2353_fu_63626_p2" SOURCE="" VARIABLE="tmp2353" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2357_fu_63632_p2" SOURCE="" VARIABLE="tmp2357" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2358_fu_63638_p2" SOURCE="" VARIABLE="tmp2358" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2356_fu_63644_p2" SOURCE="" VARIABLE="tmp2356" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2352_fu_63650_p2" SOURCE="" VARIABLE="tmp2352" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2361_fu_63656_p2" SOURCE="" VARIABLE="tmp2361" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2362_fu_63662_p2" SOURCE="" VARIABLE="tmp2362" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2360_fu_63668_p2" SOURCE="" VARIABLE="tmp2360" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2364_fu_63674_p2" SOURCE="" VARIABLE="tmp2364" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2365_fu_63680_p2" SOURCE="" VARIABLE="tmp2365" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2363_fu_63686_p2" SOURCE="" VARIABLE="tmp2363" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2359_fu_63692_p2" SOURCE="" VARIABLE="tmp2359" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_10_8_15_fu_63698_p2" SOURCE="" VARIABLE="add31_u0_32fixp_10_8_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2705" SOURCE="" VARIABLE="empty_2725" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2706" SOURCE="" VARIABLE="empty_2726" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2707" SOURCE="" VARIABLE="empty_2727" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2708" SOURCE="" VARIABLE="empty_2728" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2709" SOURCE="" VARIABLE="empty_2729" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2710" SOURCE="" VARIABLE="empty_2730" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2711" SOURCE="" VARIABLE="empty_2731" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2712" SOURCE="" VARIABLE="empty_2732" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2713" SOURCE="" VARIABLE="empty_2733" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2714" SOURCE="" VARIABLE="empty_2734" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2715" SOURCE="" VARIABLE="empty_2735" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2716" SOURCE="" VARIABLE="empty_2736" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2717" SOURCE="" VARIABLE="empty_2737" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2718" SOURCE="" VARIABLE="empty_2738" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2719" SOURCE="" VARIABLE="empty_2739" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2720" SOURCE="" VARIABLE="empty_2740" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2368_fu_63944_p2" SOURCE="" VARIABLE="tmp2368" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2369_fu_63950_p2" SOURCE="" VARIABLE="tmp2369" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2367_fu_63956_p2" SOURCE="" VARIABLE="tmp2367" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2371_fu_63962_p2" SOURCE="" VARIABLE="tmp2371" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2372_fu_63968_p2" SOURCE="" VARIABLE="tmp2372" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2370_fu_63974_p2" SOURCE="" VARIABLE="tmp2370" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2366_fu_63980_p2" SOURCE="" VARIABLE="tmp2366" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2375_fu_63986_p2" SOURCE="" VARIABLE="tmp2375" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2376_fu_63992_p2" SOURCE="" VARIABLE="tmp2376" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2374_fu_63998_p2" SOURCE="" VARIABLE="tmp2374" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2378_fu_64004_p2" SOURCE="" VARIABLE="tmp2378" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2379_fu_64010_p2" SOURCE="" VARIABLE="tmp2379" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2377_fu_64016_p2" SOURCE="" VARIABLE="tmp2377" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2373_fu_64022_p2" SOURCE="" VARIABLE="tmp2373" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_10_9_15_fu_64028_p2" SOURCE="" VARIABLE="add31_u0_32fixp_10_9_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2721" SOURCE="" VARIABLE="empty_2741" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2722" SOURCE="" VARIABLE="empty_2742" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2723" SOURCE="" VARIABLE="empty_2743" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2724" SOURCE="" VARIABLE="empty_2744" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2725" SOURCE="" VARIABLE="empty_2745" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2726" SOURCE="" VARIABLE="empty_2746" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2727" SOURCE="" VARIABLE="empty_2747" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2728" SOURCE="" VARIABLE="empty_2748" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2729" SOURCE="" VARIABLE="empty_2749" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2730" SOURCE="" VARIABLE="empty_2750" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2731" SOURCE="" VARIABLE="empty_2751" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2732" SOURCE="" VARIABLE="empty_2752" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2733" SOURCE="" VARIABLE="empty_2753" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2734" SOURCE="" VARIABLE="empty_2754" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2735" SOURCE="" VARIABLE="empty_2755" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2736" SOURCE="" VARIABLE="empty_2756" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2382_fu_64274_p2" SOURCE="" VARIABLE="tmp2382" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2383_fu_64280_p2" SOURCE="" VARIABLE="tmp2383" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2381_fu_64286_p2" SOURCE="" VARIABLE="tmp2381" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2385_fu_64292_p2" SOURCE="" VARIABLE="tmp2385" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2386_fu_64298_p2" SOURCE="" VARIABLE="tmp2386" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2384_fu_64304_p2" SOURCE="" VARIABLE="tmp2384" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2380_fu_64310_p2" SOURCE="" VARIABLE="tmp2380" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2389_fu_64316_p2" SOURCE="" VARIABLE="tmp2389" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2390_fu_64322_p2" SOURCE="" VARIABLE="tmp2390" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2388_fu_64328_p2" SOURCE="" VARIABLE="tmp2388" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2392_fu_64334_p2" SOURCE="" VARIABLE="tmp2392" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2393_fu_64340_p2" SOURCE="" VARIABLE="tmp2393" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2391_fu_64346_p2" SOURCE="" VARIABLE="tmp2391" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2387_fu_64352_p2" SOURCE="" VARIABLE="tmp2387" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_10_10_15_fu_64358_p2" SOURCE="" VARIABLE="add31_u0_32fixp_10_10_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2737" SOURCE="" VARIABLE="empty_2757" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2738" SOURCE="" VARIABLE="empty_2758" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2739" SOURCE="" VARIABLE="empty_2759" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2740" SOURCE="" VARIABLE="empty_2760" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2741" SOURCE="" VARIABLE="empty_2761" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2742" SOURCE="" VARIABLE="empty_2762" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2743" SOURCE="" VARIABLE="empty_2763" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2744" SOURCE="" VARIABLE="empty_2764" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2745" SOURCE="" VARIABLE="empty_2765" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2746" SOURCE="" VARIABLE="empty_2766" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2747" SOURCE="" VARIABLE="empty_2767" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2748" SOURCE="" VARIABLE="empty_2768" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2749" SOURCE="" VARIABLE="empty_2769" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2750" SOURCE="" VARIABLE="empty_2770" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2751" SOURCE="" VARIABLE="empty_2771" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2752" SOURCE="" VARIABLE="empty_2772" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2396_fu_64604_p2" SOURCE="" VARIABLE="tmp2396" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2397_fu_64610_p2" SOURCE="" VARIABLE="tmp2397" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2395_fu_64616_p2" SOURCE="" VARIABLE="tmp2395" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2399_fu_64622_p2" SOURCE="" VARIABLE="tmp2399" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2400_fu_64628_p2" SOURCE="" VARIABLE="tmp2400" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2398_fu_64634_p2" SOURCE="" VARIABLE="tmp2398" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2394_fu_64640_p2" SOURCE="" VARIABLE="tmp2394" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2403_fu_64646_p2" SOURCE="" VARIABLE="tmp2403" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2404_fu_64652_p2" SOURCE="" VARIABLE="tmp2404" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2402_fu_64658_p2" SOURCE="" VARIABLE="tmp2402" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2406_fu_64664_p2" SOURCE="" VARIABLE="tmp2406" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2407_fu_64670_p2" SOURCE="" VARIABLE="tmp2407" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2405_fu_64676_p2" SOURCE="" VARIABLE="tmp2405" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2401_fu_64682_p2" SOURCE="" VARIABLE="tmp2401" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_10_11_15_fu_64688_p2" SOURCE="" VARIABLE="add31_u0_32fixp_10_11_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2753" SOURCE="" VARIABLE="empty_2773" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2754" SOURCE="" VARIABLE="empty_2774" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2755" SOURCE="" VARIABLE="empty_2775" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2756" SOURCE="" VARIABLE="empty_2776" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2757" SOURCE="" VARIABLE="empty_2777" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2758" SOURCE="" VARIABLE="empty_2778" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2759" SOURCE="" VARIABLE="empty_2779" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2760" SOURCE="" VARIABLE="empty_2780" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2761" SOURCE="" VARIABLE="empty_2781" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2762" SOURCE="" VARIABLE="empty_2782" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2763" SOURCE="" VARIABLE="empty_2783" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2764" SOURCE="" VARIABLE="empty_2784" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2765" SOURCE="" VARIABLE="empty_2785" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2766" SOURCE="" VARIABLE="empty_2786" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2767" SOURCE="" VARIABLE="empty_2787" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2768" SOURCE="" VARIABLE="empty_2788" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2410_fu_64934_p2" SOURCE="" VARIABLE="tmp2410" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2411_fu_64940_p2" SOURCE="" VARIABLE="tmp2411" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2409_fu_64946_p2" SOURCE="" VARIABLE="tmp2409" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2413_fu_64952_p2" SOURCE="" VARIABLE="tmp2413" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2414_fu_64958_p2" SOURCE="" VARIABLE="tmp2414" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2412_fu_64964_p2" SOURCE="" VARIABLE="tmp2412" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2408_fu_64970_p2" SOURCE="" VARIABLE="tmp2408" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2417_fu_64976_p2" SOURCE="" VARIABLE="tmp2417" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2418_fu_64982_p2" SOURCE="" VARIABLE="tmp2418" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2416_fu_64988_p2" SOURCE="" VARIABLE="tmp2416" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2420_fu_64994_p2" SOURCE="" VARIABLE="tmp2420" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2421_fu_65000_p2" SOURCE="" VARIABLE="tmp2421" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2419_fu_65006_p2" SOURCE="" VARIABLE="tmp2419" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2415_fu_65012_p2" SOURCE="" VARIABLE="tmp2415" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_10_12_15_fu_65018_p2" SOURCE="" VARIABLE="add31_u0_32fixp_10_12_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2769" SOURCE="" VARIABLE="empty_2789" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2770" SOURCE="" VARIABLE="empty_2790" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2771" SOURCE="" VARIABLE="empty_2791" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2772" SOURCE="" VARIABLE="empty_2792" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2773" SOURCE="" VARIABLE="empty_2793" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2774" SOURCE="" VARIABLE="empty_2794" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2775" SOURCE="" VARIABLE="empty_2795" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2776" SOURCE="" VARIABLE="empty_2796" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2777" SOURCE="" VARIABLE="empty_2797" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2778" SOURCE="" VARIABLE="empty_2798" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2779" SOURCE="" VARIABLE="empty_2799" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2780" SOURCE="" VARIABLE="empty_2800" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2781" SOURCE="" VARIABLE="empty_2801" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2782" SOURCE="" VARIABLE="empty_2802" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2783" SOURCE="" VARIABLE="empty_2803" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2784" SOURCE="" VARIABLE="empty_2804" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2424_fu_65264_p2" SOURCE="" VARIABLE="tmp2424" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2425_fu_65270_p2" SOURCE="" VARIABLE="tmp2425" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2423_fu_65276_p2" SOURCE="" VARIABLE="tmp2423" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2427_fu_65282_p2" SOURCE="" VARIABLE="tmp2427" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2428_fu_65288_p2" SOURCE="" VARIABLE="tmp2428" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2426_fu_65294_p2" SOURCE="" VARIABLE="tmp2426" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2422_fu_65300_p2" SOURCE="" VARIABLE="tmp2422" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2431_fu_65306_p2" SOURCE="" VARIABLE="tmp2431" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2432_fu_65312_p2" SOURCE="" VARIABLE="tmp2432" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2430_fu_65318_p2" SOURCE="" VARIABLE="tmp2430" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2434_fu_65324_p2" SOURCE="" VARIABLE="tmp2434" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2435_fu_65330_p2" SOURCE="" VARIABLE="tmp2435" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2433_fu_65336_p2" SOURCE="" VARIABLE="tmp2433" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2429_fu_65342_p2" SOURCE="" VARIABLE="tmp2429" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_10_13_15_fu_65348_p2" SOURCE="" VARIABLE="add31_u0_32fixp_10_13_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2785" SOURCE="" VARIABLE="empty_2805" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2786" SOURCE="" VARIABLE="empty_2806" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2787" SOURCE="" VARIABLE="empty_2807" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2788" SOURCE="" VARIABLE="empty_2808" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2789" SOURCE="" VARIABLE="empty_2809" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2790" SOURCE="" VARIABLE="empty_2810" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2791" SOURCE="" VARIABLE="empty_2811" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2792" SOURCE="" VARIABLE="empty_2812" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2793" SOURCE="" VARIABLE="empty_2813" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2794" SOURCE="" VARIABLE="empty_2814" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2795" SOURCE="" VARIABLE="empty_2815" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2796" SOURCE="" VARIABLE="empty_2816" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2797" SOURCE="" VARIABLE="empty_2817" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2798" SOURCE="" VARIABLE="empty_2818" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2799" SOURCE="" VARIABLE="empty_2819" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2800" SOURCE="" VARIABLE="empty_2820" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2438_fu_65594_p2" SOURCE="" VARIABLE="tmp2438" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2439_fu_65600_p2" SOURCE="" VARIABLE="tmp2439" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2437_fu_65606_p2" SOURCE="" VARIABLE="tmp2437" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2441_fu_65612_p2" SOURCE="" VARIABLE="tmp2441" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2442_fu_65618_p2" SOURCE="" VARIABLE="tmp2442" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2440_fu_65624_p2" SOURCE="" VARIABLE="tmp2440" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2436_fu_65630_p2" SOURCE="" VARIABLE="tmp2436" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2445_fu_65636_p2" SOURCE="" VARIABLE="tmp2445" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2446_fu_65642_p2" SOURCE="" VARIABLE="tmp2446" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2444_fu_65648_p2" SOURCE="" VARIABLE="tmp2444" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2448_fu_65654_p2" SOURCE="" VARIABLE="tmp2448" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2449_fu_65660_p2" SOURCE="" VARIABLE="tmp2449" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2447_fu_65666_p2" SOURCE="" VARIABLE="tmp2447" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2443_fu_65672_p2" SOURCE="" VARIABLE="tmp2443" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_10_14_15_fu_65678_p2" SOURCE="" VARIABLE="add31_u0_32fixp_10_14_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2801" SOURCE="" VARIABLE="empty_2821" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2802" SOURCE="" VARIABLE="empty_2822" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2803" SOURCE="" VARIABLE="empty_2823" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2804" SOURCE="" VARIABLE="empty_2824" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2805" SOURCE="" VARIABLE="empty_2825" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2806" SOURCE="" VARIABLE="empty_2826" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2807" SOURCE="" VARIABLE="empty_2827" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2808" SOURCE="" VARIABLE="empty_2828" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2809" SOURCE="" VARIABLE="empty_2829" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2810" SOURCE="" VARIABLE="empty_2830" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2811" SOURCE="" VARIABLE="empty_2831" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2812" SOURCE="" VARIABLE="empty_2832" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2813" SOURCE="" VARIABLE="empty_2833" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2814" SOURCE="" VARIABLE="empty_2834" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2815" SOURCE="" VARIABLE="empty_2835" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2816" SOURCE="" VARIABLE="empty_2836" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2452_fu_65924_p2" SOURCE="" VARIABLE="tmp2452" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2453_fu_65930_p2" SOURCE="" VARIABLE="tmp2453" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2451_fu_65936_p2" SOURCE="" VARIABLE="tmp2451" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2455_fu_65942_p2" SOURCE="" VARIABLE="tmp2455" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2456_fu_65948_p2" SOURCE="" VARIABLE="tmp2456" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2454_fu_65954_p2" SOURCE="" VARIABLE="tmp2454" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2450_fu_65960_p2" SOURCE="" VARIABLE="tmp2450" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2459_fu_65966_p2" SOURCE="" VARIABLE="tmp2459" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2460_fu_65972_p2" SOURCE="" VARIABLE="tmp2460" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2458_fu_65978_p2" SOURCE="" VARIABLE="tmp2458" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2462_fu_65984_p2" SOURCE="" VARIABLE="tmp2462" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2463_fu_65990_p2" SOURCE="" VARIABLE="tmp2463" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2461_fu_65996_p2" SOURCE="" VARIABLE="tmp2461" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2457_fu_66002_p2" SOURCE="" VARIABLE="tmp2457" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_10_15_15_fu_66008_p2" SOURCE="" VARIABLE="add31_u0_32fixp_10_15_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2817" SOURCE="" VARIABLE="empty_2837" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2818" SOURCE="" VARIABLE="empty_2838" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2819" SOURCE="" VARIABLE="empty_2839" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2820" SOURCE="" VARIABLE="empty_2840" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2821" SOURCE="" VARIABLE="empty_2841" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2822" SOURCE="" VARIABLE="empty_2842" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2823" SOURCE="" VARIABLE="empty_2843" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2824" SOURCE="" VARIABLE="empty_2844" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2825" SOURCE="" VARIABLE="empty_2845" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2826" SOURCE="" VARIABLE="empty_2846" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2827" SOURCE="" VARIABLE="empty_2847" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2828" SOURCE="" VARIABLE="empty_2848" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2829" SOURCE="" VARIABLE="empty_2849" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2830" SOURCE="" VARIABLE="empty_2850" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2831" SOURCE="" VARIABLE="empty_2851" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2832" SOURCE="" VARIABLE="empty_2852" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2466_fu_66478_p2" SOURCE="" VARIABLE="tmp2466" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2467_fu_66484_p2" SOURCE="" VARIABLE="tmp2467" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2465_fu_66490_p2" SOURCE="" VARIABLE="tmp2465" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2469_fu_66496_p2" SOURCE="" VARIABLE="tmp2469" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2470_fu_66502_p2" SOURCE="" VARIABLE="tmp2470" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2468_fu_66508_p2" SOURCE="" VARIABLE="tmp2468" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2464_fu_66514_p2" SOURCE="" VARIABLE="tmp2464" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2473_fu_66520_p2" SOURCE="" VARIABLE="tmp2473" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2474_fu_66526_p2" SOURCE="" VARIABLE="tmp2474" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2472_fu_66532_p2" SOURCE="" VARIABLE="tmp2472" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2476_fu_66538_p2" SOURCE="" VARIABLE="tmp2476" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2477_fu_66544_p2" SOURCE="" VARIABLE="tmp2477" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2475_fu_66550_p2" SOURCE="" VARIABLE="tmp2475" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2471_fu_66556_p2" SOURCE="" VARIABLE="tmp2471" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_11_15606_fu_66562_p2" SOURCE="" VARIABLE="add31_u0_32fixp_11_15606" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2833" SOURCE="" VARIABLE="empty_2853" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2834" SOURCE="" VARIABLE="empty_2854" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2835" SOURCE="" VARIABLE="empty_2855" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2836" SOURCE="" VARIABLE="empty_2856" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2837" SOURCE="" VARIABLE="empty_2857" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2838" SOURCE="" VARIABLE="empty_2858" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2839" SOURCE="" VARIABLE="empty_2859" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2840" SOURCE="" VARIABLE="empty_2860" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2841" SOURCE="" VARIABLE="empty_2861" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2842" SOURCE="" VARIABLE="empty_2862" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2843" SOURCE="" VARIABLE="empty_2863" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2844" SOURCE="" VARIABLE="empty_2864" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2845" SOURCE="" VARIABLE="empty_2865" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2846" SOURCE="" VARIABLE="empty_2866" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2847" SOURCE="" VARIABLE="empty_2867" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2848" SOURCE="" VARIABLE="empty_2868" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2480_fu_66808_p2" SOURCE="" VARIABLE="tmp2480" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2481_fu_66814_p2" SOURCE="" VARIABLE="tmp2481" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2479_fu_66820_p2" SOURCE="" VARIABLE="tmp2479" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2483_fu_66826_p2" SOURCE="" VARIABLE="tmp2483" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2484_fu_66832_p2" SOURCE="" VARIABLE="tmp2484" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2482_fu_66838_p2" SOURCE="" VARIABLE="tmp2482" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2478_fu_66844_p2" SOURCE="" VARIABLE="tmp2478" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2487_fu_66850_p2" SOURCE="" VARIABLE="tmp2487" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2488_fu_66856_p2" SOURCE="" VARIABLE="tmp2488" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2486_fu_66862_p2" SOURCE="" VARIABLE="tmp2486" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2490_fu_66868_p2" SOURCE="" VARIABLE="tmp2490" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2491_fu_66874_p2" SOURCE="" VARIABLE="tmp2491" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2489_fu_66880_p2" SOURCE="" VARIABLE="tmp2489" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2485_fu_66886_p2" SOURCE="" VARIABLE="tmp2485" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_11_1_15_fu_66892_p2" SOURCE="" VARIABLE="add31_u0_32fixp_11_1_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2849" SOURCE="" VARIABLE="empty_2869" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2850" SOURCE="" VARIABLE="empty_2870" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2851" SOURCE="" VARIABLE="empty_2871" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2852" SOURCE="" VARIABLE="empty_2872" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2853" SOURCE="" VARIABLE="empty_2873" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2854" SOURCE="" VARIABLE="empty_2874" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2855" SOURCE="" VARIABLE="empty_2875" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2856" SOURCE="" VARIABLE="empty_2876" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2857" SOURCE="" VARIABLE="empty_2877" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2858" SOURCE="" VARIABLE="empty_2878" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2859" SOURCE="" VARIABLE="empty_2879" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2860" SOURCE="" VARIABLE="empty_2880" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2861" SOURCE="" VARIABLE="empty_2881" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2862" SOURCE="" VARIABLE="empty_2882" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2863" SOURCE="" VARIABLE="empty_2883" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2864" SOURCE="" VARIABLE="empty_2884" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2494_fu_67138_p2" SOURCE="" VARIABLE="tmp2494" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2495_fu_67144_p2" SOURCE="" VARIABLE="tmp2495" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2493_fu_67150_p2" SOURCE="" VARIABLE="tmp2493" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2497_fu_67156_p2" SOURCE="" VARIABLE="tmp2497" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2498_fu_67162_p2" SOURCE="" VARIABLE="tmp2498" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2496_fu_67168_p2" SOURCE="" VARIABLE="tmp2496" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2492_fu_67174_p2" SOURCE="" VARIABLE="tmp2492" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2501_fu_67180_p2" SOURCE="" VARIABLE="tmp2501" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2502_fu_67186_p2" SOURCE="" VARIABLE="tmp2502" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2500_fu_67192_p2" SOURCE="" VARIABLE="tmp2500" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2504_fu_67198_p2" SOURCE="" VARIABLE="tmp2504" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2505_fu_67204_p2" SOURCE="" VARIABLE="tmp2505" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2503_fu_67210_p2" SOURCE="" VARIABLE="tmp2503" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2499_fu_67216_p2" SOURCE="" VARIABLE="tmp2499" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_11_2_15_fu_67222_p2" SOURCE="" VARIABLE="add31_u0_32fixp_11_2_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2865" SOURCE="" VARIABLE="empty_2885" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2866" SOURCE="" VARIABLE="empty_2886" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2867" SOURCE="" VARIABLE="empty_2887" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2868" SOURCE="" VARIABLE="empty_2888" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2869" SOURCE="" VARIABLE="empty_2889" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2870" SOURCE="" VARIABLE="empty_2890" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2871" SOURCE="" VARIABLE="empty_2891" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2872" SOURCE="" VARIABLE="empty_2892" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2873" SOURCE="" VARIABLE="empty_2893" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2874" SOURCE="" VARIABLE="empty_2894" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2875" SOURCE="" VARIABLE="empty_2895" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2876" SOURCE="" VARIABLE="empty_2896" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2877" SOURCE="" VARIABLE="empty_2897" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2878" SOURCE="" VARIABLE="empty_2898" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2879" SOURCE="" VARIABLE="empty_2899" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2880" SOURCE="" VARIABLE="empty_2900" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2508_fu_67468_p2" SOURCE="" VARIABLE="tmp2508" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2509_fu_67474_p2" SOURCE="" VARIABLE="tmp2509" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2507_fu_67480_p2" SOURCE="" VARIABLE="tmp2507" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2511_fu_67486_p2" SOURCE="" VARIABLE="tmp2511" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2512_fu_67492_p2" SOURCE="" VARIABLE="tmp2512" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2510_fu_67498_p2" SOURCE="" VARIABLE="tmp2510" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2506_fu_67504_p2" SOURCE="" VARIABLE="tmp2506" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2515_fu_67510_p2" SOURCE="" VARIABLE="tmp2515" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2516_fu_67516_p2" SOURCE="" VARIABLE="tmp2516" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2514_fu_67522_p2" SOURCE="" VARIABLE="tmp2514" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2518_fu_67528_p2" SOURCE="" VARIABLE="tmp2518" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2519_fu_67534_p2" SOURCE="" VARIABLE="tmp2519" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2517_fu_67540_p2" SOURCE="" VARIABLE="tmp2517" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2513_fu_67546_p2" SOURCE="" VARIABLE="tmp2513" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_11_3_15_fu_67552_p2" SOURCE="" VARIABLE="add31_u0_32fixp_11_3_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2881" SOURCE="" VARIABLE="empty_2901" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2882" SOURCE="" VARIABLE="empty_2902" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2883" SOURCE="" VARIABLE="empty_2903" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2884" SOURCE="" VARIABLE="empty_2904" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2885" SOURCE="" VARIABLE="empty_2905" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2886" SOURCE="" VARIABLE="empty_2906" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2887" SOURCE="" VARIABLE="empty_2907" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2888" SOURCE="" VARIABLE="empty_2908" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2889" SOURCE="" VARIABLE="empty_2909" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2890" SOURCE="" VARIABLE="empty_2910" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2891" SOURCE="" VARIABLE="empty_2911" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2892" SOURCE="" VARIABLE="empty_2912" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2893" SOURCE="" VARIABLE="empty_2913" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2894" SOURCE="" VARIABLE="empty_2914" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2895" SOURCE="" VARIABLE="empty_2915" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2896" SOURCE="" VARIABLE="empty_2916" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2522_fu_67798_p2" SOURCE="" VARIABLE="tmp2522" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2523_fu_67804_p2" SOURCE="" VARIABLE="tmp2523" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2521_fu_67810_p2" SOURCE="" VARIABLE="tmp2521" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2525_fu_67816_p2" SOURCE="" VARIABLE="tmp2525" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2526_fu_67822_p2" SOURCE="" VARIABLE="tmp2526" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2524_fu_67828_p2" SOURCE="" VARIABLE="tmp2524" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2520_fu_67834_p2" SOURCE="" VARIABLE="tmp2520" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2529_fu_67840_p2" SOURCE="" VARIABLE="tmp2529" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2530_fu_67846_p2" SOURCE="" VARIABLE="tmp2530" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2528_fu_67852_p2" SOURCE="" VARIABLE="tmp2528" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2532_fu_67858_p2" SOURCE="" VARIABLE="tmp2532" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2533_fu_67864_p2" SOURCE="" VARIABLE="tmp2533" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2531_fu_67870_p2" SOURCE="" VARIABLE="tmp2531" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2527_fu_67876_p2" SOURCE="" VARIABLE="tmp2527" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_11_4_15_fu_67882_p2" SOURCE="" VARIABLE="add31_u0_32fixp_11_4_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2897" SOURCE="" VARIABLE="empty_2917" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2898" SOURCE="" VARIABLE="empty_2918" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2899" SOURCE="" VARIABLE="empty_2919" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2900" SOURCE="" VARIABLE="empty_2920" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2901" SOURCE="" VARIABLE="empty_2921" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2902" SOURCE="" VARIABLE="empty_2922" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2903" SOURCE="" VARIABLE="empty_2923" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2904" SOURCE="" VARIABLE="empty_2924" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2905" SOURCE="" VARIABLE="empty_2925" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2906" SOURCE="" VARIABLE="empty_2926" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2907" SOURCE="" VARIABLE="empty_2927" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2908" SOURCE="" VARIABLE="empty_2928" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2909" SOURCE="" VARIABLE="empty_2929" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2910" SOURCE="" VARIABLE="empty_2930" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2911" SOURCE="" VARIABLE="empty_2931" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2912" SOURCE="" VARIABLE="empty_2932" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2536_fu_68128_p2" SOURCE="" VARIABLE="tmp2536" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2537_fu_68134_p2" SOURCE="" VARIABLE="tmp2537" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2535_fu_68140_p2" SOURCE="" VARIABLE="tmp2535" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2539_fu_68146_p2" SOURCE="" VARIABLE="tmp2539" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2540_fu_68152_p2" SOURCE="" VARIABLE="tmp2540" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2538_fu_68158_p2" SOURCE="" VARIABLE="tmp2538" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2534_fu_68164_p2" SOURCE="" VARIABLE="tmp2534" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2543_fu_68170_p2" SOURCE="" VARIABLE="tmp2543" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2544_fu_68176_p2" SOURCE="" VARIABLE="tmp2544" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2542_fu_68182_p2" SOURCE="" VARIABLE="tmp2542" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2546_fu_68188_p2" SOURCE="" VARIABLE="tmp2546" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2547_fu_68194_p2" SOURCE="" VARIABLE="tmp2547" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2545_fu_68200_p2" SOURCE="" VARIABLE="tmp2545" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2541_fu_68206_p2" SOURCE="" VARIABLE="tmp2541" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_11_5_15_fu_68212_p2" SOURCE="" VARIABLE="add31_u0_32fixp_11_5_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2913" SOURCE="" VARIABLE="empty_2933" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2914" SOURCE="" VARIABLE="empty_2934" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2915" SOURCE="" VARIABLE="empty_2935" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2916" SOURCE="" VARIABLE="empty_2936" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2917" SOURCE="" VARIABLE="empty_2937" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2918" SOURCE="" VARIABLE="empty_2938" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2919" SOURCE="" VARIABLE="empty_2939" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2920" SOURCE="" VARIABLE="empty_2940" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2921" SOURCE="" VARIABLE="empty_2941" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2922" SOURCE="" VARIABLE="empty_2942" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2923" SOURCE="" VARIABLE="empty_2943" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2924" SOURCE="" VARIABLE="empty_2944" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2925" SOURCE="" VARIABLE="empty_2945" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2926" SOURCE="" VARIABLE="empty_2946" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2927" SOURCE="" VARIABLE="empty_2947" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2928" SOURCE="" VARIABLE="empty_2948" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2550_fu_68458_p2" SOURCE="" VARIABLE="tmp2550" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2551_fu_68464_p2" SOURCE="" VARIABLE="tmp2551" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2549_fu_68470_p2" SOURCE="" VARIABLE="tmp2549" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2553_fu_68476_p2" SOURCE="" VARIABLE="tmp2553" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2554_fu_68482_p2" SOURCE="" VARIABLE="tmp2554" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2552_fu_68488_p2" SOURCE="" VARIABLE="tmp2552" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2548_fu_68494_p2" SOURCE="" VARIABLE="tmp2548" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2557_fu_68500_p2" SOURCE="" VARIABLE="tmp2557" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2558_fu_68506_p2" SOURCE="" VARIABLE="tmp2558" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2556_fu_68512_p2" SOURCE="" VARIABLE="tmp2556" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2560_fu_68518_p2" SOURCE="" VARIABLE="tmp2560" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2561_fu_68524_p2" SOURCE="" VARIABLE="tmp2561" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2559_fu_68530_p2" SOURCE="" VARIABLE="tmp2559" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2555_fu_68536_p2" SOURCE="" VARIABLE="tmp2555" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_11_6_15_fu_68542_p2" SOURCE="" VARIABLE="add31_u0_32fixp_11_6_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2929" SOURCE="" VARIABLE="empty_2949" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2930" SOURCE="" VARIABLE="empty_2950" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2931" SOURCE="" VARIABLE="empty_2951" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2932" SOURCE="" VARIABLE="empty_2952" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2933" SOURCE="" VARIABLE="empty_2953" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2934" SOURCE="" VARIABLE="empty_2954" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2935" SOURCE="" VARIABLE="empty_2955" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2936" SOURCE="" VARIABLE="empty_2956" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2937" SOURCE="" VARIABLE="empty_2957" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2938" SOURCE="" VARIABLE="empty_2958" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2939" SOURCE="" VARIABLE="empty_2959" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2940" SOURCE="" VARIABLE="empty_2960" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2941" SOURCE="" VARIABLE="empty_2961" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2942" SOURCE="" VARIABLE="empty_2962" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2943" SOURCE="" VARIABLE="empty_2963" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2944" SOURCE="" VARIABLE="empty_2964" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2564_fu_68788_p2" SOURCE="" VARIABLE="tmp2564" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2565_fu_68794_p2" SOURCE="" VARIABLE="tmp2565" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2563_fu_68800_p2" SOURCE="" VARIABLE="tmp2563" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2567_fu_68806_p2" SOURCE="" VARIABLE="tmp2567" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2568_fu_68812_p2" SOURCE="" VARIABLE="tmp2568" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2566_fu_68818_p2" SOURCE="" VARIABLE="tmp2566" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2562_fu_68824_p2" SOURCE="" VARIABLE="tmp2562" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2571_fu_68830_p2" SOURCE="" VARIABLE="tmp2571" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2572_fu_68836_p2" SOURCE="" VARIABLE="tmp2572" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2570_fu_68842_p2" SOURCE="" VARIABLE="tmp2570" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2574_fu_68848_p2" SOURCE="" VARIABLE="tmp2574" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2575_fu_68854_p2" SOURCE="" VARIABLE="tmp2575" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2573_fu_68860_p2" SOURCE="" VARIABLE="tmp2573" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2569_fu_68866_p2" SOURCE="" VARIABLE="tmp2569" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_11_7_15_fu_68872_p2" SOURCE="" VARIABLE="add31_u0_32fixp_11_7_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2945" SOURCE="" VARIABLE="empty_2965" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2946" SOURCE="" VARIABLE="empty_2966" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2947" SOURCE="" VARIABLE="empty_2967" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2948" SOURCE="" VARIABLE="empty_2968" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2949" SOURCE="" VARIABLE="empty_2969" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2950" SOURCE="" VARIABLE="empty_2970" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2951" SOURCE="" VARIABLE="empty_2971" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2952" SOURCE="" VARIABLE="empty_2972" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2953" SOURCE="" VARIABLE="empty_2973" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2954" SOURCE="" VARIABLE="empty_2974" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2955" SOURCE="" VARIABLE="empty_2975" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2956" SOURCE="" VARIABLE="empty_2976" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2957" SOURCE="" VARIABLE="empty_2977" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2958" SOURCE="" VARIABLE="empty_2978" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2959" SOURCE="" VARIABLE="empty_2979" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2960" SOURCE="" VARIABLE="empty_2980" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2578_fu_69118_p2" SOURCE="" VARIABLE="tmp2578" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2579_fu_69124_p2" SOURCE="" VARIABLE="tmp2579" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2577_fu_69130_p2" SOURCE="" VARIABLE="tmp2577" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2581_fu_69136_p2" SOURCE="" VARIABLE="tmp2581" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2582_fu_69142_p2" SOURCE="" VARIABLE="tmp2582" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2580_fu_69148_p2" SOURCE="" VARIABLE="tmp2580" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2576_fu_69154_p2" SOURCE="" VARIABLE="tmp2576" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2585_fu_69160_p2" SOURCE="" VARIABLE="tmp2585" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2586_fu_69166_p2" SOURCE="" VARIABLE="tmp2586" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2584_fu_69172_p2" SOURCE="" VARIABLE="tmp2584" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2588_fu_69178_p2" SOURCE="" VARIABLE="tmp2588" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2589_fu_69184_p2" SOURCE="" VARIABLE="tmp2589" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2587_fu_69190_p2" SOURCE="" VARIABLE="tmp2587" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2583_fu_69196_p2" SOURCE="" VARIABLE="tmp2583" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_11_8_15_fu_69202_p2" SOURCE="" VARIABLE="add31_u0_32fixp_11_8_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2961" SOURCE="" VARIABLE="empty_2981" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2962" SOURCE="" VARIABLE="empty_2982" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2963" SOURCE="" VARIABLE="empty_2983" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2964" SOURCE="" VARIABLE="empty_2984" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2965" SOURCE="" VARIABLE="empty_2985" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2966" SOURCE="" VARIABLE="empty_2986" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2967" SOURCE="" VARIABLE="empty_2987" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2968" SOURCE="" VARIABLE="empty_2988" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2969" SOURCE="" VARIABLE="empty_2989" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2970" SOURCE="" VARIABLE="empty_2990" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2971" SOURCE="" VARIABLE="empty_2991" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2972" SOURCE="" VARIABLE="empty_2992" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2973" SOURCE="" VARIABLE="empty_2993" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2974" SOURCE="" VARIABLE="empty_2994" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2975" SOURCE="" VARIABLE="empty_2995" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2976" SOURCE="" VARIABLE="empty_2996" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2592_fu_69448_p2" SOURCE="" VARIABLE="tmp2592" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2593_fu_69454_p2" SOURCE="" VARIABLE="tmp2593" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2591_fu_69460_p2" SOURCE="" VARIABLE="tmp2591" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2595_fu_69466_p2" SOURCE="" VARIABLE="tmp2595" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2596_fu_69472_p2" SOURCE="" VARIABLE="tmp2596" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2594_fu_69478_p2" SOURCE="" VARIABLE="tmp2594" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2590_fu_69484_p2" SOURCE="" VARIABLE="tmp2590" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2599_fu_69490_p2" SOURCE="" VARIABLE="tmp2599" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2600_fu_69496_p2" SOURCE="" VARIABLE="tmp2600" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2598_fu_69502_p2" SOURCE="" VARIABLE="tmp2598" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2602_fu_69508_p2" SOURCE="" VARIABLE="tmp2602" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2603_fu_69514_p2" SOURCE="" VARIABLE="tmp2603" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2601_fu_69520_p2" SOURCE="" VARIABLE="tmp2601" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2597_fu_69526_p2" SOURCE="" VARIABLE="tmp2597" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_11_9_15_fu_69532_p2" SOURCE="" VARIABLE="add31_u0_32fixp_11_9_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2977" SOURCE="" VARIABLE="empty_2997" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2978" SOURCE="" VARIABLE="empty_2998" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2979" SOURCE="" VARIABLE="empty_2999" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2980" SOURCE="" VARIABLE="empty_3000" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2981" SOURCE="" VARIABLE="empty_3001" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2982" SOURCE="" VARIABLE="empty_3002" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2983" SOURCE="" VARIABLE="empty_3003" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2984" SOURCE="" VARIABLE="empty_3004" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2985" SOURCE="" VARIABLE="empty_3005" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2986" SOURCE="" VARIABLE="empty_3006" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2987" SOURCE="" VARIABLE="empty_3007" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2988" SOURCE="" VARIABLE="empty_3008" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2989" SOURCE="" VARIABLE="empty_3009" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2990" SOURCE="" VARIABLE="empty_3010" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2991" SOURCE="" VARIABLE="empty_3011" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2992" SOURCE="" VARIABLE="empty_3012" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2606_fu_69778_p2" SOURCE="" VARIABLE="tmp2606" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2607_fu_69784_p2" SOURCE="" VARIABLE="tmp2607" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2605_fu_69790_p2" SOURCE="" VARIABLE="tmp2605" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2609_fu_69796_p2" SOURCE="" VARIABLE="tmp2609" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2610_fu_69802_p2" SOURCE="" VARIABLE="tmp2610" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2608_fu_69808_p2" SOURCE="" VARIABLE="tmp2608" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2604_fu_69814_p2" SOURCE="" VARIABLE="tmp2604" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2613_fu_69820_p2" SOURCE="" VARIABLE="tmp2613" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2614_fu_69826_p2" SOURCE="" VARIABLE="tmp2614" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2612_fu_69832_p2" SOURCE="" VARIABLE="tmp2612" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2616_fu_69838_p2" SOURCE="" VARIABLE="tmp2616" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2617_fu_69844_p2" SOURCE="" VARIABLE="tmp2617" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2615_fu_69850_p2" SOURCE="" VARIABLE="tmp2615" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2611_fu_69856_p2" SOURCE="" VARIABLE="tmp2611" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_11_10_15_fu_69862_p2" SOURCE="" VARIABLE="add31_u0_32fixp_11_10_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2993" SOURCE="" VARIABLE="empty_3013" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2994" SOURCE="" VARIABLE="empty_3014" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2995" SOURCE="" VARIABLE="empty_3015" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2996" SOURCE="" VARIABLE="empty_3016" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2997" SOURCE="" VARIABLE="empty_3017" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2998" SOURCE="" VARIABLE="empty_3018" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U2999" SOURCE="" VARIABLE="empty_3019" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3000" SOURCE="" VARIABLE="empty_3020" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3001" SOURCE="" VARIABLE="empty_3021" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3002" SOURCE="" VARIABLE="empty_3022" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3003" SOURCE="" VARIABLE="empty_3023" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3004" SOURCE="" VARIABLE="empty_3024" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3005" SOURCE="" VARIABLE="empty_3025" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3006" SOURCE="" VARIABLE="empty_3026" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3007" SOURCE="" VARIABLE="empty_3027" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3008" SOURCE="" VARIABLE="empty_3028" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2620_fu_70108_p2" SOURCE="" VARIABLE="tmp2620" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2621_fu_70114_p2" SOURCE="" VARIABLE="tmp2621" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2619_fu_70120_p2" SOURCE="" VARIABLE="tmp2619" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2623_fu_70126_p2" SOURCE="" VARIABLE="tmp2623" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2624_fu_70132_p2" SOURCE="" VARIABLE="tmp2624" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2622_fu_70138_p2" SOURCE="" VARIABLE="tmp2622" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2618_fu_70144_p2" SOURCE="" VARIABLE="tmp2618" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2627_fu_70150_p2" SOURCE="" VARIABLE="tmp2627" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2628_fu_70156_p2" SOURCE="" VARIABLE="tmp2628" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2626_fu_70162_p2" SOURCE="" VARIABLE="tmp2626" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2630_fu_70168_p2" SOURCE="" VARIABLE="tmp2630" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2631_fu_70174_p2" SOURCE="" VARIABLE="tmp2631" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2629_fu_70180_p2" SOURCE="" VARIABLE="tmp2629" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2625_fu_70186_p2" SOURCE="" VARIABLE="tmp2625" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_11_11_15_fu_70192_p2" SOURCE="" VARIABLE="add31_u0_32fixp_11_11_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3009" SOURCE="" VARIABLE="empty_3029" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3010" SOURCE="" VARIABLE="empty_3030" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3011" SOURCE="" VARIABLE="empty_3031" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3012" SOURCE="" VARIABLE="empty_3032" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3013" SOURCE="" VARIABLE="empty_3033" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3014" SOURCE="" VARIABLE="empty_3034" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3015" SOURCE="" VARIABLE="empty_3035" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3016" SOURCE="" VARIABLE="empty_3036" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3017" SOURCE="" VARIABLE="empty_3037" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3018" SOURCE="" VARIABLE="empty_3038" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3019" SOURCE="" VARIABLE="empty_3039" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3020" SOURCE="" VARIABLE="empty_3040" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3021" SOURCE="" VARIABLE="empty_3041" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3022" SOURCE="" VARIABLE="empty_3042" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3023" SOURCE="" VARIABLE="empty_3043" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3024" SOURCE="" VARIABLE="empty_3044" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2634_fu_70438_p2" SOURCE="" VARIABLE="tmp2634" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2635_fu_70444_p2" SOURCE="" VARIABLE="tmp2635" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2633_fu_70450_p2" SOURCE="" VARIABLE="tmp2633" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2637_fu_70456_p2" SOURCE="" VARIABLE="tmp2637" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2638_fu_70462_p2" SOURCE="" VARIABLE="tmp2638" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2636_fu_70468_p2" SOURCE="" VARIABLE="tmp2636" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2632_fu_70474_p2" SOURCE="" VARIABLE="tmp2632" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2641_fu_70480_p2" SOURCE="" VARIABLE="tmp2641" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2642_fu_70486_p2" SOURCE="" VARIABLE="tmp2642" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2640_fu_70492_p2" SOURCE="" VARIABLE="tmp2640" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2644_fu_70498_p2" SOURCE="" VARIABLE="tmp2644" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2645_fu_70504_p2" SOURCE="" VARIABLE="tmp2645" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2643_fu_70510_p2" SOURCE="" VARIABLE="tmp2643" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2639_fu_70516_p2" SOURCE="" VARIABLE="tmp2639" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_11_12_15_fu_70522_p2" SOURCE="" VARIABLE="add31_u0_32fixp_11_12_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3025" SOURCE="" VARIABLE="empty_3045" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3026" SOURCE="" VARIABLE="empty_3046" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3027" SOURCE="" VARIABLE="empty_3047" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3028" SOURCE="" VARIABLE="empty_3048" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3029" SOURCE="" VARIABLE="empty_3049" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3030" SOURCE="" VARIABLE="empty_3050" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3031" SOURCE="" VARIABLE="empty_3051" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3032" SOURCE="" VARIABLE="empty_3052" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3033" SOURCE="" VARIABLE="empty_3053" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3034" SOURCE="" VARIABLE="empty_3054" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3035" SOURCE="" VARIABLE="empty_3055" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3036" SOURCE="" VARIABLE="empty_3056" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3037" SOURCE="" VARIABLE="empty_3057" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3038" SOURCE="" VARIABLE="empty_3058" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3039" SOURCE="" VARIABLE="empty_3059" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3040" SOURCE="" VARIABLE="empty_3060" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2648_fu_70768_p2" SOURCE="" VARIABLE="tmp2648" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2649_fu_70774_p2" SOURCE="" VARIABLE="tmp2649" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2647_fu_70780_p2" SOURCE="" VARIABLE="tmp2647" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2651_fu_70786_p2" SOURCE="" VARIABLE="tmp2651" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2652_fu_70792_p2" SOURCE="" VARIABLE="tmp2652" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2650_fu_70798_p2" SOURCE="" VARIABLE="tmp2650" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2646_fu_70804_p2" SOURCE="" VARIABLE="tmp2646" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2655_fu_70810_p2" SOURCE="" VARIABLE="tmp2655" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2656_fu_70816_p2" SOURCE="" VARIABLE="tmp2656" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2654_fu_70822_p2" SOURCE="" VARIABLE="tmp2654" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2658_fu_70828_p2" SOURCE="" VARIABLE="tmp2658" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2659_fu_70834_p2" SOURCE="" VARIABLE="tmp2659" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2657_fu_70840_p2" SOURCE="" VARIABLE="tmp2657" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2653_fu_70846_p2" SOURCE="" VARIABLE="tmp2653" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_11_13_15_fu_70852_p2" SOURCE="" VARIABLE="add31_u0_32fixp_11_13_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3041" SOURCE="" VARIABLE="empty_3061" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3042" SOURCE="" VARIABLE="empty_3062" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3043" SOURCE="" VARIABLE="empty_3063" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3044" SOURCE="" VARIABLE="empty_3064" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3045" SOURCE="" VARIABLE="empty_3065" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3046" SOURCE="" VARIABLE="empty_3066" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3047" SOURCE="" VARIABLE="empty_3067" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3048" SOURCE="" VARIABLE="empty_3068" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3049" SOURCE="" VARIABLE="empty_3069" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3050" SOURCE="" VARIABLE="empty_3070" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3051" SOURCE="" VARIABLE="empty_3071" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3052" SOURCE="" VARIABLE="empty_3072" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3053" SOURCE="" VARIABLE="empty_3073" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3054" SOURCE="" VARIABLE="empty_3074" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3055" SOURCE="" VARIABLE="empty_3075" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3056" SOURCE="" VARIABLE="empty_3076" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2662_fu_71098_p2" SOURCE="" VARIABLE="tmp2662" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2663_fu_71104_p2" SOURCE="" VARIABLE="tmp2663" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2661_fu_71110_p2" SOURCE="" VARIABLE="tmp2661" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2665_fu_71116_p2" SOURCE="" VARIABLE="tmp2665" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2666_fu_71122_p2" SOURCE="" VARIABLE="tmp2666" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2664_fu_71128_p2" SOURCE="" VARIABLE="tmp2664" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2660_fu_71134_p2" SOURCE="" VARIABLE="tmp2660" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2669_fu_71140_p2" SOURCE="" VARIABLE="tmp2669" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2670_fu_71146_p2" SOURCE="" VARIABLE="tmp2670" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2668_fu_71152_p2" SOURCE="" VARIABLE="tmp2668" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2672_fu_71158_p2" SOURCE="" VARIABLE="tmp2672" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2673_fu_71164_p2" SOURCE="" VARIABLE="tmp2673" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2671_fu_71170_p2" SOURCE="" VARIABLE="tmp2671" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2667_fu_71176_p2" SOURCE="" VARIABLE="tmp2667" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_11_14_15_fu_71182_p2" SOURCE="" VARIABLE="add31_u0_32fixp_11_14_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3057" SOURCE="" VARIABLE="empty_3077" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3058" SOURCE="" VARIABLE="empty_3078" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3059" SOURCE="" VARIABLE="empty_3079" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3060" SOURCE="" VARIABLE="empty_3080" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3061" SOURCE="" VARIABLE="empty_3081" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3062" SOURCE="" VARIABLE="empty_3082" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3063" SOURCE="" VARIABLE="empty_3083" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3064" SOURCE="" VARIABLE="empty_3084" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3065" SOURCE="" VARIABLE="empty_3085" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3066" SOURCE="" VARIABLE="empty_3086" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3067" SOURCE="" VARIABLE="empty_3087" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3068" SOURCE="" VARIABLE="empty_3088" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3069" SOURCE="" VARIABLE="empty_3089" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3070" SOURCE="" VARIABLE="empty_3090" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3071" SOURCE="" VARIABLE="empty_3091" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3072" SOURCE="" VARIABLE="empty_3092" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2676_fu_71428_p2" SOURCE="" VARIABLE="tmp2676" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2677_fu_71434_p2" SOURCE="" VARIABLE="tmp2677" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2675_fu_71440_p2" SOURCE="" VARIABLE="tmp2675" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2679_fu_71446_p2" SOURCE="" VARIABLE="tmp2679" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2680_fu_71452_p2" SOURCE="" VARIABLE="tmp2680" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2678_fu_71458_p2" SOURCE="" VARIABLE="tmp2678" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2674_fu_71464_p2" SOURCE="" VARIABLE="tmp2674" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2683_fu_71470_p2" SOURCE="" VARIABLE="tmp2683" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2684_fu_71476_p2" SOURCE="" VARIABLE="tmp2684" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2682_fu_71482_p2" SOURCE="" VARIABLE="tmp2682" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2686_fu_71488_p2" SOURCE="" VARIABLE="tmp2686" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2687_fu_71494_p2" SOURCE="" VARIABLE="tmp2687" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2685_fu_71500_p2" SOURCE="" VARIABLE="tmp2685" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2681_fu_71506_p2" SOURCE="" VARIABLE="tmp2681" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_11_15_15_fu_71512_p2" SOURCE="" VARIABLE="add31_u0_32fixp_11_15_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3073" SOURCE="" VARIABLE="empty_3093" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3074" SOURCE="" VARIABLE="empty_3094" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3075" SOURCE="" VARIABLE="empty_3095" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3076" SOURCE="" VARIABLE="empty_3096" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3077" SOURCE="" VARIABLE="empty_3097" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3078" SOURCE="" VARIABLE="empty_3098" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3079" SOURCE="" VARIABLE="empty_3099" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3080" SOURCE="" VARIABLE="empty_3100" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3081" SOURCE="" VARIABLE="empty_3101" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3082" SOURCE="" VARIABLE="empty_3102" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3083" SOURCE="" VARIABLE="empty_3103" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3084" SOURCE="" VARIABLE="empty_3104" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3085" SOURCE="" VARIABLE="empty_3105" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3086" SOURCE="" VARIABLE="empty_3106" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3087" SOURCE="" VARIABLE="empty_3107" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3088" SOURCE="" VARIABLE="empty_3108" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2690_fu_71982_p2" SOURCE="" VARIABLE="tmp2690" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2691_fu_71988_p2" SOURCE="" VARIABLE="tmp2691" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2689_fu_71994_p2" SOURCE="" VARIABLE="tmp2689" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2693_fu_72000_p2" SOURCE="" VARIABLE="tmp2693" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2694_fu_72006_p2" SOURCE="" VARIABLE="tmp2694" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2692_fu_72012_p2" SOURCE="" VARIABLE="tmp2692" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2688_fu_72018_p2" SOURCE="" VARIABLE="tmp2688" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2697_fu_72024_p2" SOURCE="" VARIABLE="tmp2697" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2698_fu_72030_p2" SOURCE="" VARIABLE="tmp2698" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2696_fu_72036_p2" SOURCE="" VARIABLE="tmp2696" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2700_fu_72042_p2" SOURCE="" VARIABLE="tmp2700" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2701_fu_72048_p2" SOURCE="" VARIABLE="tmp2701" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2699_fu_72054_p2" SOURCE="" VARIABLE="tmp2699" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2695_fu_72060_p2" SOURCE="" VARIABLE="tmp2695" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_12_15486_fu_72066_p2" SOURCE="" VARIABLE="add31_u0_32fixp_12_15486" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3089" SOURCE="" VARIABLE="empty_3109" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3090" SOURCE="" VARIABLE="empty_3110" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3091" SOURCE="" VARIABLE="empty_3111" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3092" SOURCE="" VARIABLE="empty_3112" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3093" SOURCE="" VARIABLE="empty_3113" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3094" SOURCE="" VARIABLE="empty_3114" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3095" SOURCE="" VARIABLE="empty_3115" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3096" SOURCE="" VARIABLE="empty_3116" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3097" SOURCE="" VARIABLE="empty_3117" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3098" SOURCE="" VARIABLE="empty_3118" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3099" SOURCE="" VARIABLE="empty_3119" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3100" SOURCE="" VARIABLE="empty_3120" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3101" SOURCE="" VARIABLE="empty_3121" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3102" SOURCE="" VARIABLE="empty_3122" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3103" SOURCE="" VARIABLE="empty_3123" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3104" SOURCE="" VARIABLE="empty_3124" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2704_fu_72312_p2" SOURCE="" VARIABLE="tmp2704" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2705_fu_72318_p2" SOURCE="" VARIABLE="tmp2705" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2703_fu_72324_p2" SOURCE="" VARIABLE="tmp2703" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2707_fu_72330_p2" SOURCE="" VARIABLE="tmp2707" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2708_fu_72336_p2" SOURCE="" VARIABLE="tmp2708" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2706_fu_72342_p2" SOURCE="" VARIABLE="tmp2706" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2702_fu_72348_p2" SOURCE="" VARIABLE="tmp2702" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2711_fu_72354_p2" SOURCE="" VARIABLE="tmp2711" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2712_fu_72360_p2" SOURCE="" VARIABLE="tmp2712" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2710_fu_72366_p2" SOURCE="" VARIABLE="tmp2710" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2714_fu_72372_p2" SOURCE="" VARIABLE="tmp2714" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2715_fu_72378_p2" SOURCE="" VARIABLE="tmp2715" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2713_fu_72384_p2" SOURCE="" VARIABLE="tmp2713" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2709_fu_72390_p2" SOURCE="" VARIABLE="tmp2709" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_12_1_15_fu_72396_p2" SOURCE="" VARIABLE="add31_u0_32fixp_12_1_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3105" SOURCE="" VARIABLE="empty_3125" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3106" SOURCE="" VARIABLE="empty_3126" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3107" SOURCE="" VARIABLE="empty_3127" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3108" SOURCE="" VARIABLE="empty_3128" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3109" SOURCE="" VARIABLE="empty_3129" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3110" SOURCE="" VARIABLE="empty_3130" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3111" SOURCE="" VARIABLE="empty_3131" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3112" SOURCE="" VARIABLE="empty_3132" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3113" SOURCE="" VARIABLE="empty_3133" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3114" SOURCE="" VARIABLE="empty_3134" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3115" SOURCE="" VARIABLE="empty_3135" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3116" SOURCE="" VARIABLE="empty_3136" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3117" SOURCE="" VARIABLE="empty_3137" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3118" SOURCE="" VARIABLE="empty_3138" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3119" SOURCE="" VARIABLE="empty_3139" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3120" SOURCE="" VARIABLE="empty_3140" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2718_fu_72642_p2" SOURCE="" VARIABLE="tmp2718" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2719_fu_72648_p2" SOURCE="" VARIABLE="tmp2719" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2717_fu_72654_p2" SOURCE="" VARIABLE="tmp2717" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2721_fu_72660_p2" SOURCE="" VARIABLE="tmp2721" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2722_fu_72666_p2" SOURCE="" VARIABLE="tmp2722" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2720_fu_72672_p2" SOURCE="" VARIABLE="tmp2720" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2716_fu_72678_p2" SOURCE="" VARIABLE="tmp2716" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2725_fu_72684_p2" SOURCE="" VARIABLE="tmp2725" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2726_fu_72690_p2" SOURCE="" VARIABLE="tmp2726" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2724_fu_72696_p2" SOURCE="" VARIABLE="tmp2724" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2728_fu_72702_p2" SOURCE="" VARIABLE="tmp2728" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2729_fu_72708_p2" SOURCE="" VARIABLE="tmp2729" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2727_fu_72714_p2" SOURCE="" VARIABLE="tmp2727" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2723_fu_72720_p2" SOURCE="" VARIABLE="tmp2723" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_12_2_15_fu_72726_p2" SOURCE="" VARIABLE="add31_u0_32fixp_12_2_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3121" SOURCE="" VARIABLE="empty_3141" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3122" SOURCE="" VARIABLE="empty_3142" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3123" SOURCE="" VARIABLE="empty_3143" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3124" SOURCE="" VARIABLE="empty_3144" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3125" SOURCE="" VARIABLE="empty_3145" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3126" SOURCE="" VARIABLE="empty_3146" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3127" SOURCE="" VARIABLE="empty_3147" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3128" SOURCE="" VARIABLE="empty_3148" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3129" SOURCE="" VARIABLE="empty_3149" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3130" SOURCE="" VARIABLE="empty_3150" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3131" SOURCE="" VARIABLE="empty_3151" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3132" SOURCE="" VARIABLE="empty_3152" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3133" SOURCE="" VARIABLE="empty_3153" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3134" SOURCE="" VARIABLE="empty_3154" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3135" SOURCE="" VARIABLE="empty_3155" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3136" SOURCE="" VARIABLE="empty_3156" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2732_fu_72972_p2" SOURCE="" VARIABLE="tmp2732" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2733_fu_72978_p2" SOURCE="" VARIABLE="tmp2733" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2731_fu_72984_p2" SOURCE="" VARIABLE="tmp2731" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2735_fu_72990_p2" SOURCE="" VARIABLE="tmp2735" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2736_fu_72996_p2" SOURCE="" VARIABLE="tmp2736" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2734_fu_73002_p2" SOURCE="" VARIABLE="tmp2734" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2730_fu_73008_p2" SOURCE="" VARIABLE="tmp2730" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2739_fu_73014_p2" SOURCE="" VARIABLE="tmp2739" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2740_fu_73020_p2" SOURCE="" VARIABLE="tmp2740" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2738_fu_73026_p2" SOURCE="" VARIABLE="tmp2738" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2742_fu_73032_p2" SOURCE="" VARIABLE="tmp2742" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2743_fu_73038_p2" SOURCE="" VARIABLE="tmp2743" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2741_fu_73044_p2" SOURCE="" VARIABLE="tmp2741" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2737_fu_73050_p2" SOURCE="" VARIABLE="tmp2737" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_12_3_15_fu_73056_p2" SOURCE="" VARIABLE="add31_u0_32fixp_12_3_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3137" SOURCE="" VARIABLE="empty_3157" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3138" SOURCE="" VARIABLE="empty_3158" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3139" SOURCE="" VARIABLE="empty_3159" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3140" SOURCE="" VARIABLE="empty_3160" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3141" SOURCE="" VARIABLE="empty_3161" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3142" SOURCE="" VARIABLE="empty_3162" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3143" SOURCE="" VARIABLE="empty_3163" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3144" SOURCE="" VARIABLE="empty_3164" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3145" SOURCE="" VARIABLE="empty_3165" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3146" SOURCE="" VARIABLE="empty_3166" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3147" SOURCE="" VARIABLE="empty_3167" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3148" SOURCE="" VARIABLE="empty_3168" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3149" SOURCE="" VARIABLE="empty_3169" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3150" SOURCE="" VARIABLE="empty_3170" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3151" SOURCE="" VARIABLE="empty_3171" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3152" SOURCE="" VARIABLE="empty_3172" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2746_fu_73302_p2" SOURCE="" VARIABLE="tmp2746" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2747_fu_73308_p2" SOURCE="" VARIABLE="tmp2747" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2745_fu_73314_p2" SOURCE="" VARIABLE="tmp2745" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2749_fu_73320_p2" SOURCE="" VARIABLE="tmp2749" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2750_fu_73326_p2" SOURCE="" VARIABLE="tmp2750" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2748_fu_73332_p2" SOURCE="" VARIABLE="tmp2748" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2744_fu_73338_p2" SOURCE="" VARIABLE="tmp2744" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2753_fu_73344_p2" SOURCE="" VARIABLE="tmp2753" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2754_fu_73350_p2" SOURCE="" VARIABLE="tmp2754" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2752_fu_73356_p2" SOURCE="" VARIABLE="tmp2752" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2756_fu_73362_p2" SOURCE="" VARIABLE="tmp2756" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2757_fu_73368_p2" SOURCE="" VARIABLE="tmp2757" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2755_fu_73374_p2" SOURCE="" VARIABLE="tmp2755" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2751_fu_73380_p2" SOURCE="" VARIABLE="tmp2751" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_12_4_15_fu_73386_p2" SOURCE="" VARIABLE="add31_u0_32fixp_12_4_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3153" SOURCE="" VARIABLE="empty_3173" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3154" SOURCE="" VARIABLE="empty_3174" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3155" SOURCE="" VARIABLE="empty_3175" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3156" SOURCE="" VARIABLE="empty_3176" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3157" SOURCE="" VARIABLE="empty_3177" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3158" SOURCE="" VARIABLE="empty_3178" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3159" SOURCE="" VARIABLE="empty_3179" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3160" SOURCE="" VARIABLE="empty_3180" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3161" SOURCE="" VARIABLE="empty_3181" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3162" SOURCE="" VARIABLE="empty_3182" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3163" SOURCE="" VARIABLE="empty_3183" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3164" SOURCE="" VARIABLE="empty_3184" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3165" SOURCE="" VARIABLE="empty_3185" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3166" SOURCE="" VARIABLE="empty_3186" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3167" SOURCE="" VARIABLE="empty_3187" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3168" SOURCE="" VARIABLE="empty_3188" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2760_fu_73632_p2" SOURCE="" VARIABLE="tmp2760" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2761_fu_73638_p2" SOURCE="" VARIABLE="tmp2761" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2759_fu_73644_p2" SOURCE="" VARIABLE="tmp2759" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2763_fu_73650_p2" SOURCE="" VARIABLE="tmp2763" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2764_fu_73656_p2" SOURCE="" VARIABLE="tmp2764" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2762_fu_73662_p2" SOURCE="" VARIABLE="tmp2762" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2758_fu_73668_p2" SOURCE="" VARIABLE="tmp2758" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2767_fu_73674_p2" SOURCE="" VARIABLE="tmp2767" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2768_fu_73680_p2" SOURCE="" VARIABLE="tmp2768" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2766_fu_73686_p2" SOURCE="" VARIABLE="tmp2766" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2770_fu_73692_p2" SOURCE="" VARIABLE="tmp2770" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2771_fu_73698_p2" SOURCE="" VARIABLE="tmp2771" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2769_fu_73704_p2" SOURCE="" VARIABLE="tmp2769" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2765_fu_73710_p2" SOURCE="" VARIABLE="tmp2765" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_12_5_15_fu_73716_p2" SOURCE="" VARIABLE="add31_u0_32fixp_12_5_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3169" SOURCE="" VARIABLE="empty_3189" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3170" SOURCE="" VARIABLE="empty_3190" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3171" SOURCE="" VARIABLE="empty_3191" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3172" SOURCE="" VARIABLE="empty_3192" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3173" SOURCE="" VARIABLE="empty_3193" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3174" SOURCE="" VARIABLE="empty_3194" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3175" SOURCE="" VARIABLE="empty_3195" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3176" SOURCE="" VARIABLE="empty_3196" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3177" SOURCE="" VARIABLE="empty_3197" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3178" SOURCE="" VARIABLE="empty_3198" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3179" SOURCE="" VARIABLE="empty_3199" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3180" SOURCE="" VARIABLE="empty_3200" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3181" SOURCE="" VARIABLE="empty_3201" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3182" SOURCE="" VARIABLE="empty_3202" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3183" SOURCE="" VARIABLE="empty_3203" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3184" SOURCE="" VARIABLE="empty_3204" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2774_fu_73962_p2" SOURCE="" VARIABLE="tmp2774" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2775_fu_73968_p2" SOURCE="" VARIABLE="tmp2775" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2773_fu_73974_p2" SOURCE="" VARIABLE="tmp2773" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2777_fu_73980_p2" SOURCE="" VARIABLE="tmp2777" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2778_fu_73986_p2" SOURCE="" VARIABLE="tmp2778" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2776_fu_73992_p2" SOURCE="" VARIABLE="tmp2776" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2772_fu_73998_p2" SOURCE="" VARIABLE="tmp2772" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2781_fu_74004_p2" SOURCE="" VARIABLE="tmp2781" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2782_fu_74010_p2" SOURCE="" VARIABLE="tmp2782" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2780_fu_74016_p2" SOURCE="" VARIABLE="tmp2780" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2784_fu_74022_p2" SOURCE="" VARIABLE="tmp2784" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2785_fu_74028_p2" SOURCE="" VARIABLE="tmp2785" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2783_fu_74034_p2" SOURCE="" VARIABLE="tmp2783" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2779_fu_74040_p2" SOURCE="" VARIABLE="tmp2779" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_12_6_15_fu_74046_p2" SOURCE="" VARIABLE="add31_u0_32fixp_12_6_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3185" SOURCE="" VARIABLE="empty_3205" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3186" SOURCE="" VARIABLE="empty_3206" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3187" SOURCE="" VARIABLE="empty_3207" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3188" SOURCE="" VARIABLE="empty_3208" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3189" SOURCE="" VARIABLE="empty_3209" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3190" SOURCE="" VARIABLE="empty_3210" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3191" SOURCE="" VARIABLE="empty_3211" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3192" SOURCE="" VARIABLE="empty_3212" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3193" SOURCE="" VARIABLE="empty_3213" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3194" SOURCE="" VARIABLE="empty_3214" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3195" SOURCE="" VARIABLE="empty_3215" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3196" SOURCE="" VARIABLE="empty_3216" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3197" SOURCE="" VARIABLE="empty_3217" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3198" SOURCE="" VARIABLE="empty_3218" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3199" SOURCE="" VARIABLE="empty_3219" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3200" SOURCE="" VARIABLE="empty_3220" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2788_fu_74292_p2" SOURCE="" VARIABLE="tmp2788" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2789_fu_74298_p2" SOURCE="" VARIABLE="tmp2789" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2787_fu_74304_p2" SOURCE="" VARIABLE="tmp2787" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2791_fu_74310_p2" SOURCE="" VARIABLE="tmp2791" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2792_fu_74316_p2" SOURCE="" VARIABLE="tmp2792" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2790_fu_74322_p2" SOURCE="" VARIABLE="tmp2790" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2786_fu_74328_p2" SOURCE="" VARIABLE="tmp2786" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2795_fu_74334_p2" SOURCE="" VARIABLE="tmp2795" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2796_fu_74340_p2" SOURCE="" VARIABLE="tmp2796" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2794_fu_74346_p2" SOURCE="" VARIABLE="tmp2794" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2798_fu_74352_p2" SOURCE="" VARIABLE="tmp2798" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2799_fu_74358_p2" SOURCE="" VARIABLE="tmp2799" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2797_fu_74364_p2" SOURCE="" VARIABLE="tmp2797" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2793_fu_74370_p2" SOURCE="" VARIABLE="tmp2793" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_12_7_15_fu_74376_p2" SOURCE="" VARIABLE="add31_u0_32fixp_12_7_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3201" SOURCE="" VARIABLE="empty_3221" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3202" SOURCE="" VARIABLE="empty_3222" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3203" SOURCE="" VARIABLE="empty_3223" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3204" SOURCE="" VARIABLE="empty_3224" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3205" SOURCE="" VARIABLE="empty_3225" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3206" SOURCE="" VARIABLE="empty_3226" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3207" SOURCE="" VARIABLE="empty_3227" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3208" SOURCE="" VARIABLE="empty_3228" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3209" SOURCE="" VARIABLE="empty_3229" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3210" SOURCE="" VARIABLE="empty_3230" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3211" SOURCE="" VARIABLE="empty_3231" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3212" SOURCE="" VARIABLE="empty_3232" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3213" SOURCE="" VARIABLE="empty_3233" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3214" SOURCE="" VARIABLE="empty_3234" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3215" SOURCE="" VARIABLE="empty_3235" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3216" SOURCE="" VARIABLE="empty_3236" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2802_fu_74622_p2" SOURCE="" VARIABLE="tmp2802" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2803_fu_74628_p2" SOURCE="" VARIABLE="tmp2803" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2801_fu_74634_p2" SOURCE="" VARIABLE="tmp2801" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2805_fu_74640_p2" SOURCE="" VARIABLE="tmp2805" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2806_fu_74646_p2" SOURCE="" VARIABLE="tmp2806" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2804_fu_74652_p2" SOURCE="" VARIABLE="tmp2804" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2800_fu_74658_p2" SOURCE="" VARIABLE="tmp2800" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2809_fu_74664_p2" SOURCE="" VARIABLE="tmp2809" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2810_fu_74670_p2" SOURCE="" VARIABLE="tmp2810" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2808_fu_74676_p2" SOURCE="" VARIABLE="tmp2808" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2812_fu_74682_p2" SOURCE="" VARIABLE="tmp2812" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2813_fu_74688_p2" SOURCE="" VARIABLE="tmp2813" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2811_fu_74694_p2" SOURCE="" VARIABLE="tmp2811" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2807_fu_74700_p2" SOURCE="" VARIABLE="tmp2807" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_12_8_15_fu_74706_p2" SOURCE="" VARIABLE="add31_u0_32fixp_12_8_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3217" SOURCE="" VARIABLE="empty_3237" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3218" SOURCE="" VARIABLE="empty_3238" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3219" SOURCE="" VARIABLE="empty_3239" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3220" SOURCE="" VARIABLE="empty_3240" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3221" SOURCE="" VARIABLE="empty_3241" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3222" SOURCE="" VARIABLE="empty_3242" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3223" SOURCE="" VARIABLE="empty_3243" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3224" SOURCE="" VARIABLE="empty_3244" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3225" SOURCE="" VARIABLE="empty_3245" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3226" SOURCE="" VARIABLE="empty_3246" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3227" SOURCE="" VARIABLE="empty_3247" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3228" SOURCE="" VARIABLE="empty_3248" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3229" SOURCE="" VARIABLE="empty_3249" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3230" SOURCE="" VARIABLE="empty_3250" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3231" SOURCE="" VARIABLE="empty_3251" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3232" SOURCE="" VARIABLE="empty_3252" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2816_fu_74952_p2" SOURCE="" VARIABLE="tmp2816" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2817_fu_74958_p2" SOURCE="" VARIABLE="tmp2817" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2815_fu_74964_p2" SOURCE="" VARIABLE="tmp2815" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2819_fu_74970_p2" SOURCE="" VARIABLE="tmp2819" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2820_fu_74976_p2" SOURCE="" VARIABLE="tmp2820" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2818_fu_74982_p2" SOURCE="" VARIABLE="tmp2818" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2814_fu_74988_p2" SOURCE="" VARIABLE="tmp2814" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2823_fu_74994_p2" SOURCE="" VARIABLE="tmp2823" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2824_fu_75000_p2" SOURCE="" VARIABLE="tmp2824" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2822_fu_75006_p2" SOURCE="" VARIABLE="tmp2822" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2826_fu_75012_p2" SOURCE="" VARIABLE="tmp2826" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2827_fu_75018_p2" SOURCE="" VARIABLE="tmp2827" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2825_fu_75024_p2" SOURCE="" VARIABLE="tmp2825" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2821_fu_75030_p2" SOURCE="" VARIABLE="tmp2821" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_12_9_15_fu_75036_p2" SOURCE="" VARIABLE="add31_u0_32fixp_12_9_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3233" SOURCE="" VARIABLE="empty_3253" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3234" SOURCE="" VARIABLE="empty_3254" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3235" SOURCE="" VARIABLE="empty_3255" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3236" SOURCE="" VARIABLE="empty_3256" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3237" SOURCE="" VARIABLE="empty_3257" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3238" SOURCE="" VARIABLE="empty_3258" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3239" SOURCE="" VARIABLE="empty_3259" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3240" SOURCE="" VARIABLE="empty_3260" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3241" SOURCE="" VARIABLE="empty_3261" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3242" SOURCE="" VARIABLE="empty_3262" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3243" SOURCE="" VARIABLE="empty_3263" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3244" SOURCE="" VARIABLE="empty_3264" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3245" SOURCE="" VARIABLE="empty_3265" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3246" SOURCE="" VARIABLE="empty_3266" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3247" SOURCE="" VARIABLE="empty_3267" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3248" SOURCE="" VARIABLE="empty_3268" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2830_fu_75282_p2" SOURCE="" VARIABLE="tmp2830" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2831_fu_75288_p2" SOURCE="" VARIABLE="tmp2831" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2829_fu_75294_p2" SOURCE="" VARIABLE="tmp2829" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2833_fu_75300_p2" SOURCE="" VARIABLE="tmp2833" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2834_fu_75306_p2" SOURCE="" VARIABLE="tmp2834" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2832_fu_75312_p2" SOURCE="" VARIABLE="tmp2832" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2828_fu_75318_p2" SOURCE="" VARIABLE="tmp2828" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2837_fu_75324_p2" SOURCE="" VARIABLE="tmp2837" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2838_fu_75330_p2" SOURCE="" VARIABLE="tmp2838" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2836_fu_75336_p2" SOURCE="" VARIABLE="tmp2836" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2840_fu_75342_p2" SOURCE="" VARIABLE="tmp2840" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2841_fu_75348_p2" SOURCE="" VARIABLE="tmp2841" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2839_fu_75354_p2" SOURCE="" VARIABLE="tmp2839" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2835_fu_75360_p2" SOURCE="" VARIABLE="tmp2835" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_12_10_15_fu_75366_p2" SOURCE="" VARIABLE="add31_u0_32fixp_12_10_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3249" SOURCE="" VARIABLE="empty_3269" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3250" SOURCE="" VARIABLE="empty_3270" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3251" SOURCE="" VARIABLE="empty_3271" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3252" SOURCE="" VARIABLE="empty_3272" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3253" SOURCE="" VARIABLE="empty_3273" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3254" SOURCE="" VARIABLE="empty_3274" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3255" SOURCE="" VARIABLE="empty_3275" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3256" SOURCE="" VARIABLE="empty_3276" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3257" SOURCE="" VARIABLE="empty_3277" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3258" SOURCE="" VARIABLE="empty_3278" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3259" SOURCE="" VARIABLE="empty_3279" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3260" SOURCE="" VARIABLE="empty_3280" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3261" SOURCE="" VARIABLE="empty_3281" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3262" SOURCE="" VARIABLE="empty_3282" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3263" SOURCE="" VARIABLE="empty_3283" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3264" SOURCE="" VARIABLE="empty_3284" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2844_fu_75612_p2" SOURCE="" VARIABLE="tmp2844" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2845_fu_75618_p2" SOURCE="" VARIABLE="tmp2845" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2843_fu_75624_p2" SOURCE="" VARIABLE="tmp2843" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2847_fu_75630_p2" SOURCE="" VARIABLE="tmp2847" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2848_fu_75636_p2" SOURCE="" VARIABLE="tmp2848" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2846_fu_75642_p2" SOURCE="" VARIABLE="tmp2846" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2842_fu_75648_p2" SOURCE="" VARIABLE="tmp2842" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2851_fu_75654_p2" SOURCE="" VARIABLE="tmp2851" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2852_fu_75660_p2" SOURCE="" VARIABLE="tmp2852" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2850_fu_75666_p2" SOURCE="" VARIABLE="tmp2850" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2854_fu_75672_p2" SOURCE="" VARIABLE="tmp2854" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2855_fu_75678_p2" SOURCE="" VARIABLE="tmp2855" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2853_fu_75684_p2" SOURCE="" VARIABLE="tmp2853" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2849_fu_75690_p2" SOURCE="" VARIABLE="tmp2849" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_12_11_15_fu_75696_p2" SOURCE="" VARIABLE="add31_u0_32fixp_12_11_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3265" SOURCE="" VARIABLE="empty_3285" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3266" SOURCE="" VARIABLE="empty_3286" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3267" SOURCE="" VARIABLE="empty_3287" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3268" SOURCE="" VARIABLE="empty_3288" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3269" SOURCE="" VARIABLE="empty_3289" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3270" SOURCE="" VARIABLE="empty_3290" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3271" SOURCE="" VARIABLE="empty_3291" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3272" SOURCE="" VARIABLE="empty_3292" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3273" SOURCE="" VARIABLE="empty_3293" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3274" SOURCE="" VARIABLE="empty_3294" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3275" SOURCE="" VARIABLE="empty_3295" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3276" SOURCE="" VARIABLE="empty_3296" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3277" SOURCE="" VARIABLE="empty_3297" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3278" SOURCE="" VARIABLE="empty_3298" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3279" SOURCE="" VARIABLE="empty_3299" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3280" SOURCE="" VARIABLE="empty_3300" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2858_fu_75942_p2" SOURCE="" VARIABLE="tmp2858" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2859_fu_75948_p2" SOURCE="" VARIABLE="tmp2859" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2857_fu_75954_p2" SOURCE="" VARIABLE="tmp2857" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2861_fu_75960_p2" SOURCE="" VARIABLE="tmp2861" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2862_fu_75966_p2" SOURCE="" VARIABLE="tmp2862" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2860_fu_75972_p2" SOURCE="" VARIABLE="tmp2860" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2856_fu_75978_p2" SOURCE="" VARIABLE="tmp2856" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2865_fu_75984_p2" SOURCE="" VARIABLE="tmp2865" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2866_fu_75990_p2" SOURCE="" VARIABLE="tmp2866" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2864_fu_75996_p2" SOURCE="" VARIABLE="tmp2864" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2868_fu_76002_p2" SOURCE="" VARIABLE="tmp2868" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2869_fu_76008_p2" SOURCE="" VARIABLE="tmp2869" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2867_fu_76014_p2" SOURCE="" VARIABLE="tmp2867" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2863_fu_76020_p2" SOURCE="" VARIABLE="tmp2863" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_12_12_15_fu_76026_p2" SOURCE="" VARIABLE="add31_u0_32fixp_12_12_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3281" SOURCE="" VARIABLE="empty_3301" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3282" SOURCE="" VARIABLE="empty_3302" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3283" SOURCE="" VARIABLE="empty_3303" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3284" SOURCE="" VARIABLE="empty_3304" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3285" SOURCE="" VARIABLE="empty_3305" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3286" SOURCE="" VARIABLE="empty_3306" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3287" SOURCE="" VARIABLE="empty_3307" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3288" SOURCE="" VARIABLE="empty_3308" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3289" SOURCE="" VARIABLE="empty_3309" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3290" SOURCE="" VARIABLE="empty_3310" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3291" SOURCE="" VARIABLE="empty_3311" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3292" SOURCE="" VARIABLE="empty_3312" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3293" SOURCE="" VARIABLE="empty_3313" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3294" SOURCE="" VARIABLE="empty_3314" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3295" SOURCE="" VARIABLE="empty_3315" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3296" SOURCE="" VARIABLE="empty_3316" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2872_fu_76272_p2" SOURCE="" VARIABLE="tmp2872" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2873_fu_76278_p2" SOURCE="" VARIABLE="tmp2873" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2871_fu_76284_p2" SOURCE="" VARIABLE="tmp2871" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2875_fu_76290_p2" SOURCE="" VARIABLE="tmp2875" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2876_fu_76296_p2" SOURCE="" VARIABLE="tmp2876" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2874_fu_76302_p2" SOURCE="" VARIABLE="tmp2874" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2870_fu_76308_p2" SOURCE="" VARIABLE="tmp2870" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2879_fu_76314_p2" SOURCE="" VARIABLE="tmp2879" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2880_fu_76320_p2" SOURCE="" VARIABLE="tmp2880" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2878_fu_76326_p2" SOURCE="" VARIABLE="tmp2878" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2882_fu_76332_p2" SOURCE="" VARIABLE="tmp2882" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2883_fu_76338_p2" SOURCE="" VARIABLE="tmp2883" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2881_fu_76344_p2" SOURCE="" VARIABLE="tmp2881" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2877_fu_76350_p2" SOURCE="" VARIABLE="tmp2877" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_12_13_15_fu_76356_p2" SOURCE="" VARIABLE="add31_u0_32fixp_12_13_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3297" SOURCE="" VARIABLE="empty_3317" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3298" SOURCE="" VARIABLE="empty_3318" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3299" SOURCE="" VARIABLE="empty_3319" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3300" SOURCE="" VARIABLE="empty_3320" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3301" SOURCE="" VARIABLE="empty_3321" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3302" SOURCE="" VARIABLE="empty_3322" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3303" SOURCE="" VARIABLE="empty_3323" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3304" SOURCE="" VARIABLE="empty_3324" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3305" SOURCE="" VARIABLE="empty_3325" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3306" SOURCE="" VARIABLE="empty_3326" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3307" SOURCE="" VARIABLE="empty_3327" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3308" SOURCE="" VARIABLE="empty_3328" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3309" SOURCE="" VARIABLE="empty_3329" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3310" SOURCE="" VARIABLE="empty_3330" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3311" SOURCE="" VARIABLE="empty_3331" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3312" SOURCE="" VARIABLE="empty_3332" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2886_fu_76602_p2" SOURCE="" VARIABLE="tmp2886" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2887_fu_76608_p2" SOURCE="" VARIABLE="tmp2887" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2885_fu_76614_p2" SOURCE="" VARIABLE="tmp2885" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2889_fu_76620_p2" SOURCE="" VARIABLE="tmp2889" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2890_fu_76626_p2" SOURCE="" VARIABLE="tmp2890" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2888_fu_76632_p2" SOURCE="" VARIABLE="tmp2888" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2884_fu_76638_p2" SOURCE="" VARIABLE="tmp2884" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2893_fu_76644_p2" SOURCE="" VARIABLE="tmp2893" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2894_fu_76650_p2" SOURCE="" VARIABLE="tmp2894" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2892_fu_76656_p2" SOURCE="" VARIABLE="tmp2892" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2896_fu_76662_p2" SOURCE="" VARIABLE="tmp2896" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2897_fu_76668_p2" SOURCE="" VARIABLE="tmp2897" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2895_fu_76674_p2" SOURCE="" VARIABLE="tmp2895" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2891_fu_76680_p2" SOURCE="" VARIABLE="tmp2891" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_12_14_15_fu_76686_p2" SOURCE="" VARIABLE="add31_u0_32fixp_12_14_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3313" SOURCE="" VARIABLE="empty_3333" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3314" SOURCE="" VARIABLE="empty_3334" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3315" SOURCE="" VARIABLE="empty_3335" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3316" SOURCE="" VARIABLE="empty_3336" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3317" SOURCE="" VARIABLE="empty_3337" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3318" SOURCE="" VARIABLE="empty_3338" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3319" SOURCE="" VARIABLE="empty_3339" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3320" SOURCE="" VARIABLE="empty_3340" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3321" SOURCE="" VARIABLE="empty_3341" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3322" SOURCE="" VARIABLE="empty_3342" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3323" SOURCE="" VARIABLE="empty_3343" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3324" SOURCE="" VARIABLE="empty_3344" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3325" SOURCE="" VARIABLE="empty_3345" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3326" SOURCE="" VARIABLE="empty_3346" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3327" SOURCE="" VARIABLE="empty_3347" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3328" SOURCE="" VARIABLE="empty_3348" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2900_fu_76932_p2" SOURCE="" VARIABLE="tmp2900" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2901_fu_76938_p2" SOURCE="" VARIABLE="tmp2901" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2899_fu_76944_p2" SOURCE="" VARIABLE="tmp2899" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2903_fu_76950_p2" SOURCE="" VARIABLE="tmp2903" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2904_fu_76956_p2" SOURCE="" VARIABLE="tmp2904" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2902_fu_76962_p2" SOURCE="" VARIABLE="tmp2902" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2898_fu_76968_p2" SOURCE="" VARIABLE="tmp2898" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2907_fu_76974_p2" SOURCE="" VARIABLE="tmp2907" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2908_fu_76980_p2" SOURCE="" VARIABLE="tmp2908" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2906_fu_76986_p2" SOURCE="" VARIABLE="tmp2906" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2910_fu_76992_p2" SOURCE="" VARIABLE="tmp2910" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2911_fu_76998_p2" SOURCE="" VARIABLE="tmp2911" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2909_fu_77004_p2" SOURCE="" VARIABLE="tmp2909" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2905_fu_77010_p2" SOURCE="" VARIABLE="tmp2905" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_12_15_15_fu_77016_p2" SOURCE="" VARIABLE="add31_u0_32fixp_12_15_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3329" SOURCE="" VARIABLE="empty_3349" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3330" SOURCE="" VARIABLE="empty_3350" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3331" SOURCE="" VARIABLE="empty_3351" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3332" SOURCE="" VARIABLE="empty_3352" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3333" SOURCE="" VARIABLE="empty_3353" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3334" SOURCE="" VARIABLE="empty_3354" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3335" SOURCE="" VARIABLE="empty_3355" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3336" SOURCE="" VARIABLE="empty_3356" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3337" SOURCE="" VARIABLE="empty_3357" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3338" SOURCE="" VARIABLE="empty_3358" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3339" SOURCE="" VARIABLE="empty_3359" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3340" SOURCE="" VARIABLE="empty_3360" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3341" SOURCE="" VARIABLE="empty_3361" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3342" SOURCE="" VARIABLE="empty_3362" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3343" SOURCE="" VARIABLE="empty_3363" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3344" SOURCE="" VARIABLE="empty_3364" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2914_fu_77486_p2" SOURCE="" VARIABLE="tmp2914" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2915_fu_77492_p2" SOURCE="" VARIABLE="tmp2915" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2913_fu_77498_p2" SOURCE="" VARIABLE="tmp2913" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2917_fu_77504_p2" SOURCE="" VARIABLE="tmp2917" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2918_fu_77510_p2" SOURCE="" VARIABLE="tmp2918" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2916_fu_77516_p2" SOURCE="" VARIABLE="tmp2916" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2912_fu_77522_p2" SOURCE="" VARIABLE="tmp2912" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2921_fu_77528_p2" SOURCE="" VARIABLE="tmp2921" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2922_fu_77534_p2" SOURCE="" VARIABLE="tmp2922" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2920_fu_77540_p2" SOURCE="" VARIABLE="tmp2920" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2924_fu_77546_p2" SOURCE="" VARIABLE="tmp2924" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2925_fu_77552_p2" SOURCE="" VARIABLE="tmp2925" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2923_fu_77558_p2" SOURCE="" VARIABLE="tmp2923" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2919_fu_77564_p2" SOURCE="" VARIABLE="tmp2919" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_13_15366_fu_77570_p2" SOURCE="" VARIABLE="add31_u0_32fixp_13_15366" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3345" SOURCE="" VARIABLE="empty_3365" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3346" SOURCE="" VARIABLE="empty_3366" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3347" SOURCE="" VARIABLE="empty_3367" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3348" SOURCE="" VARIABLE="empty_3368" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3349" SOURCE="" VARIABLE="empty_3369" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3350" SOURCE="" VARIABLE="empty_3370" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3351" SOURCE="" VARIABLE="empty_3371" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3352" SOURCE="" VARIABLE="empty_3372" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3353" SOURCE="" VARIABLE="empty_3373" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3354" SOURCE="" VARIABLE="empty_3374" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3355" SOURCE="" VARIABLE="empty_3375" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3356" SOURCE="" VARIABLE="empty_3376" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3357" SOURCE="" VARIABLE="empty_3377" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3358" SOURCE="" VARIABLE="empty_3378" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3359" SOURCE="" VARIABLE="empty_3379" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3360" SOURCE="" VARIABLE="empty_3380" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2928_fu_77816_p2" SOURCE="" VARIABLE="tmp2928" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2929_fu_77822_p2" SOURCE="" VARIABLE="tmp2929" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2927_fu_77828_p2" SOURCE="" VARIABLE="tmp2927" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2931_fu_77834_p2" SOURCE="" VARIABLE="tmp2931" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2932_fu_77840_p2" SOURCE="" VARIABLE="tmp2932" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2930_fu_77846_p2" SOURCE="" VARIABLE="tmp2930" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2926_fu_77852_p2" SOURCE="" VARIABLE="tmp2926" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2935_fu_77858_p2" SOURCE="" VARIABLE="tmp2935" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2936_fu_77864_p2" SOURCE="" VARIABLE="tmp2936" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2934_fu_77870_p2" SOURCE="" VARIABLE="tmp2934" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2938_fu_77876_p2" SOURCE="" VARIABLE="tmp2938" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2939_fu_77882_p2" SOURCE="" VARIABLE="tmp2939" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2937_fu_77888_p2" SOURCE="" VARIABLE="tmp2937" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2933_fu_77894_p2" SOURCE="" VARIABLE="tmp2933" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_13_1_15_fu_77900_p2" SOURCE="" VARIABLE="add31_u0_32fixp_13_1_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3361" SOURCE="" VARIABLE="empty_3381" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3362" SOURCE="" VARIABLE="empty_3382" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3363" SOURCE="" VARIABLE="empty_3383" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3364" SOURCE="" VARIABLE="empty_3384" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3365" SOURCE="" VARIABLE="empty_3385" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3366" SOURCE="" VARIABLE="empty_3386" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3367" SOURCE="" VARIABLE="empty_3387" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3368" SOURCE="" VARIABLE="empty_3388" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3369" SOURCE="" VARIABLE="empty_3389" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3370" SOURCE="" VARIABLE="empty_3390" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3371" SOURCE="" VARIABLE="empty_3391" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3372" SOURCE="" VARIABLE="empty_3392" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3373" SOURCE="" VARIABLE="empty_3393" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3374" SOURCE="" VARIABLE="empty_3394" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3375" SOURCE="" VARIABLE="empty_3395" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3376" SOURCE="" VARIABLE="empty_3396" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2942_fu_78146_p2" SOURCE="" VARIABLE="tmp2942" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2943_fu_78152_p2" SOURCE="" VARIABLE="tmp2943" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2941_fu_78158_p2" SOURCE="" VARIABLE="tmp2941" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2945_fu_78164_p2" SOURCE="" VARIABLE="tmp2945" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2946_fu_78170_p2" SOURCE="" VARIABLE="tmp2946" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2944_fu_78176_p2" SOURCE="" VARIABLE="tmp2944" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2940_fu_78182_p2" SOURCE="" VARIABLE="tmp2940" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2949_fu_78188_p2" SOURCE="" VARIABLE="tmp2949" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2950_fu_78194_p2" SOURCE="" VARIABLE="tmp2950" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2948_fu_78200_p2" SOURCE="" VARIABLE="tmp2948" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2952_fu_78206_p2" SOURCE="" VARIABLE="tmp2952" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2953_fu_78212_p2" SOURCE="" VARIABLE="tmp2953" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2951_fu_78218_p2" SOURCE="" VARIABLE="tmp2951" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2947_fu_78224_p2" SOURCE="" VARIABLE="tmp2947" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_13_2_15_fu_78230_p2" SOURCE="" VARIABLE="add31_u0_32fixp_13_2_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3377" SOURCE="" VARIABLE="empty_3397" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3378" SOURCE="" VARIABLE="empty_3398" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3379" SOURCE="" VARIABLE="empty_3399" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3380" SOURCE="" VARIABLE="empty_3400" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3381" SOURCE="" VARIABLE="empty_3401" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3382" SOURCE="" VARIABLE="empty_3402" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3383" SOURCE="" VARIABLE="empty_3403" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3384" SOURCE="" VARIABLE="empty_3404" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3385" SOURCE="" VARIABLE="empty_3405" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3386" SOURCE="" VARIABLE="empty_3406" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3387" SOURCE="" VARIABLE="empty_3407" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3388" SOURCE="" VARIABLE="empty_3408" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3389" SOURCE="" VARIABLE="empty_3409" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3390" SOURCE="" VARIABLE="empty_3410" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3391" SOURCE="" VARIABLE="empty_3411" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3392" SOURCE="" VARIABLE="empty_3412" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2956_fu_78476_p2" SOURCE="" VARIABLE="tmp2956" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2957_fu_78482_p2" SOURCE="" VARIABLE="tmp2957" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2955_fu_78488_p2" SOURCE="" VARIABLE="tmp2955" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2959_fu_78494_p2" SOURCE="" VARIABLE="tmp2959" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2960_fu_78500_p2" SOURCE="" VARIABLE="tmp2960" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2958_fu_78506_p2" SOURCE="" VARIABLE="tmp2958" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2954_fu_78512_p2" SOURCE="" VARIABLE="tmp2954" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2963_fu_78518_p2" SOURCE="" VARIABLE="tmp2963" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2964_fu_78524_p2" SOURCE="" VARIABLE="tmp2964" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2962_fu_78530_p2" SOURCE="" VARIABLE="tmp2962" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2966_fu_78536_p2" SOURCE="" VARIABLE="tmp2966" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2967_fu_78542_p2" SOURCE="" VARIABLE="tmp2967" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2965_fu_78548_p2" SOURCE="" VARIABLE="tmp2965" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2961_fu_78554_p2" SOURCE="" VARIABLE="tmp2961" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_13_3_15_fu_78560_p2" SOURCE="" VARIABLE="add31_u0_32fixp_13_3_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3393" SOURCE="" VARIABLE="empty_3413" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3394" SOURCE="" VARIABLE="empty_3414" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3395" SOURCE="" VARIABLE="empty_3415" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3396" SOURCE="" VARIABLE="empty_3416" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3397" SOURCE="" VARIABLE="empty_3417" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3398" SOURCE="" VARIABLE="empty_3418" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3399" SOURCE="" VARIABLE="empty_3419" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3400" SOURCE="" VARIABLE="empty_3420" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3401" SOURCE="" VARIABLE="empty_3421" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3402" SOURCE="" VARIABLE="empty_3422" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3403" SOURCE="" VARIABLE="empty_3423" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3404" SOURCE="" VARIABLE="empty_3424" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3405" SOURCE="" VARIABLE="empty_3425" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3406" SOURCE="" VARIABLE="empty_3426" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3407" SOURCE="" VARIABLE="empty_3427" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3408" SOURCE="" VARIABLE="empty_3428" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2970_fu_78806_p2" SOURCE="" VARIABLE="tmp2970" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2971_fu_78812_p2" SOURCE="" VARIABLE="tmp2971" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2969_fu_78818_p2" SOURCE="" VARIABLE="tmp2969" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2973_fu_78824_p2" SOURCE="" VARIABLE="tmp2973" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2974_fu_78830_p2" SOURCE="" VARIABLE="tmp2974" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2972_fu_78836_p2" SOURCE="" VARIABLE="tmp2972" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2968_fu_78842_p2" SOURCE="" VARIABLE="tmp2968" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2977_fu_78848_p2" SOURCE="" VARIABLE="tmp2977" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2978_fu_78854_p2" SOURCE="" VARIABLE="tmp2978" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2976_fu_78860_p2" SOURCE="" VARIABLE="tmp2976" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2980_fu_78866_p2" SOURCE="" VARIABLE="tmp2980" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2981_fu_78872_p2" SOURCE="" VARIABLE="tmp2981" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2979_fu_78878_p2" SOURCE="" VARIABLE="tmp2979" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2975_fu_78884_p2" SOURCE="" VARIABLE="tmp2975" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_13_4_15_fu_78890_p2" SOURCE="" VARIABLE="add31_u0_32fixp_13_4_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3409" SOURCE="" VARIABLE="empty_3429" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3410" SOURCE="" VARIABLE="empty_3430" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3411" SOURCE="" VARIABLE="empty_3431" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3412" SOURCE="" VARIABLE="empty_3432" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3413" SOURCE="" VARIABLE="empty_3433" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3414" SOURCE="" VARIABLE="empty_3434" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3415" SOURCE="" VARIABLE="empty_3435" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3416" SOURCE="" VARIABLE="empty_3436" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3417" SOURCE="" VARIABLE="empty_3437" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3418" SOURCE="" VARIABLE="empty_3438" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3419" SOURCE="" VARIABLE="empty_3439" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3420" SOURCE="" VARIABLE="empty_3440" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3421" SOURCE="" VARIABLE="empty_3441" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3422" SOURCE="" VARIABLE="empty_3442" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3423" SOURCE="" VARIABLE="empty_3443" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3424" SOURCE="" VARIABLE="empty_3444" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2984_fu_79136_p2" SOURCE="" VARIABLE="tmp2984" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2985_fu_79142_p2" SOURCE="" VARIABLE="tmp2985" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2983_fu_79148_p2" SOURCE="" VARIABLE="tmp2983" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2987_fu_79154_p2" SOURCE="" VARIABLE="tmp2987" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2988_fu_79160_p2" SOURCE="" VARIABLE="tmp2988" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2986_fu_79166_p2" SOURCE="" VARIABLE="tmp2986" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2982_fu_79172_p2" SOURCE="" VARIABLE="tmp2982" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2991_fu_79178_p2" SOURCE="" VARIABLE="tmp2991" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2992_fu_79184_p2" SOURCE="" VARIABLE="tmp2992" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2990_fu_79190_p2" SOURCE="" VARIABLE="tmp2990" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2994_fu_79196_p2" SOURCE="" VARIABLE="tmp2994" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2995_fu_79202_p2" SOURCE="" VARIABLE="tmp2995" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2993_fu_79208_p2" SOURCE="" VARIABLE="tmp2993" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2989_fu_79214_p2" SOURCE="" VARIABLE="tmp2989" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_13_5_15_fu_79220_p2" SOURCE="" VARIABLE="add31_u0_32fixp_13_5_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3425" SOURCE="" VARIABLE="empty_3445" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3426" SOURCE="" VARIABLE="empty_3446" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3427" SOURCE="" VARIABLE="empty_3447" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3428" SOURCE="" VARIABLE="empty_3448" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3429" SOURCE="" VARIABLE="empty_3449" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3430" SOURCE="" VARIABLE="empty_3450" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3431" SOURCE="" VARIABLE="empty_3451" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3432" SOURCE="" VARIABLE="empty_3452" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3433" SOURCE="" VARIABLE="empty_3453" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3434" SOURCE="" VARIABLE="empty_3454" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3435" SOURCE="" VARIABLE="empty_3455" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3436" SOURCE="" VARIABLE="empty_3456" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3437" SOURCE="" VARIABLE="empty_3457" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3438" SOURCE="" VARIABLE="empty_3458" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3439" SOURCE="" VARIABLE="empty_3459" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3440" SOURCE="" VARIABLE="empty_3460" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2998_fu_79466_p2" SOURCE="" VARIABLE="tmp2998" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2999_fu_79472_p2" SOURCE="" VARIABLE="tmp2999" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2997_fu_79478_p2" SOURCE="" VARIABLE="tmp2997" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3001_fu_79484_p2" SOURCE="" VARIABLE="tmp3001" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3002_fu_79490_p2" SOURCE="" VARIABLE="tmp3002" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3000_fu_79496_p2" SOURCE="" VARIABLE="tmp3000" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2996_fu_79502_p2" SOURCE="" VARIABLE="tmp2996" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3005_fu_79508_p2" SOURCE="" VARIABLE="tmp3005" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3006_fu_79514_p2" SOURCE="" VARIABLE="tmp3006" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3004_fu_79520_p2" SOURCE="" VARIABLE="tmp3004" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3008_fu_79526_p2" SOURCE="" VARIABLE="tmp3008" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3009_fu_79532_p2" SOURCE="" VARIABLE="tmp3009" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3007_fu_79538_p2" SOURCE="" VARIABLE="tmp3007" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3003_fu_79544_p2" SOURCE="" VARIABLE="tmp3003" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_13_6_15_fu_79550_p2" SOURCE="" VARIABLE="add31_u0_32fixp_13_6_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3441" SOURCE="" VARIABLE="empty_3461" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3442" SOURCE="" VARIABLE="empty_3462" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3443" SOURCE="" VARIABLE="empty_3463" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3444" SOURCE="" VARIABLE="empty_3464" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3445" SOURCE="" VARIABLE="empty_3465" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3446" SOURCE="" VARIABLE="empty_3466" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3447" SOURCE="" VARIABLE="empty_3467" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3448" SOURCE="" VARIABLE="empty_3468" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3449" SOURCE="" VARIABLE="empty_3469" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3450" SOURCE="" VARIABLE="empty_3470" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3451" SOURCE="" VARIABLE="empty_3471" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3452" SOURCE="" VARIABLE="empty_3472" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3453" SOURCE="" VARIABLE="empty_3473" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3454" SOURCE="" VARIABLE="empty_3474" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3455" SOURCE="" VARIABLE="empty_3475" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3456" SOURCE="" VARIABLE="empty_3476" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3012_fu_79796_p2" SOURCE="" VARIABLE="tmp3012" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3013_fu_79802_p2" SOURCE="" VARIABLE="tmp3013" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3011_fu_79808_p2" SOURCE="" VARIABLE="tmp3011" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3015_fu_79814_p2" SOURCE="" VARIABLE="tmp3015" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3016_fu_79820_p2" SOURCE="" VARIABLE="tmp3016" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3014_fu_79826_p2" SOURCE="" VARIABLE="tmp3014" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3010_fu_79832_p2" SOURCE="" VARIABLE="tmp3010" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3019_fu_79838_p2" SOURCE="" VARIABLE="tmp3019" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3020_fu_79844_p2" SOURCE="" VARIABLE="tmp3020" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3018_fu_79850_p2" SOURCE="" VARIABLE="tmp3018" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3022_fu_79856_p2" SOURCE="" VARIABLE="tmp3022" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3023_fu_79862_p2" SOURCE="" VARIABLE="tmp3023" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3021_fu_79868_p2" SOURCE="" VARIABLE="tmp3021" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3017_fu_79874_p2" SOURCE="" VARIABLE="tmp3017" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_13_7_15_fu_79880_p2" SOURCE="" VARIABLE="add31_u0_32fixp_13_7_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3457" SOURCE="" VARIABLE="empty_3477" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3458" SOURCE="" VARIABLE="empty_3478" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3459" SOURCE="" VARIABLE="empty_3479" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3460" SOURCE="" VARIABLE="empty_3480" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3461" SOURCE="" VARIABLE="empty_3481" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3462" SOURCE="" VARIABLE="empty_3482" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3463" SOURCE="" VARIABLE="empty_3483" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3464" SOURCE="" VARIABLE="empty_3484" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3465" SOURCE="" VARIABLE="empty_3485" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3466" SOURCE="" VARIABLE="empty_3486" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3467" SOURCE="" VARIABLE="empty_3487" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3468" SOURCE="" VARIABLE="empty_3488" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3469" SOURCE="" VARIABLE="empty_3489" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3470" SOURCE="" VARIABLE="empty_3490" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3471" SOURCE="" VARIABLE="empty_3491" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3472" SOURCE="" VARIABLE="empty_3492" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3026_fu_80126_p2" SOURCE="" VARIABLE="tmp3026" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3027_fu_80132_p2" SOURCE="" VARIABLE="tmp3027" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3025_fu_80138_p2" SOURCE="" VARIABLE="tmp3025" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3029_fu_80144_p2" SOURCE="" VARIABLE="tmp3029" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3030_fu_80150_p2" SOURCE="" VARIABLE="tmp3030" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3028_fu_80156_p2" SOURCE="" VARIABLE="tmp3028" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3024_fu_80162_p2" SOURCE="" VARIABLE="tmp3024" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3033_fu_80168_p2" SOURCE="" VARIABLE="tmp3033" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3034_fu_80174_p2" SOURCE="" VARIABLE="tmp3034" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3032_fu_80180_p2" SOURCE="" VARIABLE="tmp3032" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3036_fu_80186_p2" SOURCE="" VARIABLE="tmp3036" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3037_fu_80192_p2" SOURCE="" VARIABLE="tmp3037" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3035_fu_80198_p2" SOURCE="" VARIABLE="tmp3035" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3031_fu_80204_p2" SOURCE="" VARIABLE="tmp3031" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_13_8_15_fu_80210_p2" SOURCE="" VARIABLE="add31_u0_32fixp_13_8_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3473" SOURCE="" VARIABLE="empty_3493" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3474" SOURCE="" VARIABLE="empty_3494" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3475" SOURCE="" VARIABLE="empty_3495" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3476" SOURCE="" VARIABLE="empty_3496" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3477" SOURCE="" VARIABLE="empty_3497" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3478" SOURCE="" VARIABLE="empty_3498" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3479" SOURCE="" VARIABLE="empty_3499" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3480" SOURCE="" VARIABLE="empty_3500" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3481" SOURCE="" VARIABLE="empty_3501" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3482" SOURCE="" VARIABLE="empty_3502" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3483" SOURCE="" VARIABLE="empty_3503" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3484" SOURCE="" VARIABLE="empty_3504" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3485" SOURCE="" VARIABLE="empty_3505" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3486" SOURCE="" VARIABLE="empty_3506" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3487" SOURCE="" VARIABLE="empty_3507" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3488" SOURCE="" VARIABLE="empty_3508" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3040_fu_80456_p2" SOURCE="" VARIABLE="tmp3040" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3041_fu_80462_p2" SOURCE="" VARIABLE="tmp3041" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3039_fu_80468_p2" SOURCE="" VARIABLE="tmp3039" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3043_fu_80474_p2" SOURCE="" VARIABLE="tmp3043" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3044_fu_80480_p2" SOURCE="" VARIABLE="tmp3044" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3042_fu_80486_p2" SOURCE="" VARIABLE="tmp3042" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3038_fu_80492_p2" SOURCE="" VARIABLE="tmp3038" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3047_fu_80498_p2" SOURCE="" VARIABLE="tmp3047" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3048_fu_80504_p2" SOURCE="" VARIABLE="tmp3048" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3046_fu_80510_p2" SOURCE="" VARIABLE="tmp3046" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3050_fu_80516_p2" SOURCE="" VARIABLE="tmp3050" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3051_fu_80522_p2" SOURCE="" VARIABLE="tmp3051" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3049_fu_80528_p2" SOURCE="" VARIABLE="tmp3049" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3045_fu_80534_p2" SOURCE="" VARIABLE="tmp3045" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_13_9_15_fu_80540_p2" SOURCE="" VARIABLE="add31_u0_32fixp_13_9_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3489" SOURCE="" VARIABLE="empty_3509" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3490" SOURCE="" VARIABLE="empty_3510" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3491" SOURCE="" VARIABLE="empty_3511" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3492" SOURCE="" VARIABLE="empty_3512" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3493" SOURCE="" VARIABLE="empty_3513" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3494" SOURCE="" VARIABLE="empty_3514" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3495" SOURCE="" VARIABLE="empty_3515" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3496" SOURCE="" VARIABLE="empty_3516" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3497" SOURCE="" VARIABLE="empty_3517" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3498" SOURCE="" VARIABLE="empty_3518" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3499" SOURCE="" VARIABLE="empty_3519" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3500" SOURCE="" VARIABLE="empty_3520" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3501" SOURCE="" VARIABLE="empty_3521" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3502" SOURCE="" VARIABLE="empty_3522" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3503" SOURCE="" VARIABLE="empty_3523" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3504" SOURCE="" VARIABLE="empty_3524" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3054_fu_80786_p2" SOURCE="" VARIABLE="tmp3054" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3055_fu_80792_p2" SOURCE="" VARIABLE="tmp3055" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3053_fu_80798_p2" SOURCE="" VARIABLE="tmp3053" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3057_fu_80804_p2" SOURCE="" VARIABLE="tmp3057" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3058_fu_80810_p2" SOURCE="" VARIABLE="tmp3058" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3056_fu_80816_p2" SOURCE="" VARIABLE="tmp3056" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3052_fu_80822_p2" SOURCE="" VARIABLE="tmp3052" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3061_fu_80828_p2" SOURCE="" VARIABLE="tmp3061" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3062_fu_80834_p2" SOURCE="" VARIABLE="tmp3062" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3060_fu_80840_p2" SOURCE="" VARIABLE="tmp3060" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3064_fu_80846_p2" SOURCE="" VARIABLE="tmp3064" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3065_fu_80852_p2" SOURCE="" VARIABLE="tmp3065" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3063_fu_80858_p2" SOURCE="" VARIABLE="tmp3063" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3059_fu_80864_p2" SOURCE="" VARIABLE="tmp3059" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_13_10_15_fu_80870_p2" SOURCE="" VARIABLE="add31_u0_32fixp_13_10_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3505" SOURCE="" VARIABLE="empty_3525" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3506" SOURCE="" VARIABLE="empty_3526" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3507" SOURCE="" VARIABLE="empty_3527" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3508" SOURCE="" VARIABLE="empty_3528" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3509" SOURCE="" VARIABLE="empty_3529" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3510" SOURCE="" VARIABLE="empty_3530" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3511" SOURCE="" VARIABLE="empty_3531" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3512" SOURCE="" VARIABLE="empty_3532" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3513" SOURCE="" VARIABLE="empty_3533" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3514" SOURCE="" VARIABLE="empty_3534" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3515" SOURCE="" VARIABLE="empty_3535" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3516" SOURCE="" VARIABLE="empty_3536" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3517" SOURCE="" VARIABLE="empty_3537" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3518" SOURCE="" VARIABLE="empty_3538" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3519" SOURCE="" VARIABLE="empty_3539" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3520" SOURCE="" VARIABLE="empty_3540" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3068_fu_81116_p2" SOURCE="" VARIABLE="tmp3068" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3069_fu_81122_p2" SOURCE="" VARIABLE="tmp3069" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3067_fu_81128_p2" SOURCE="" VARIABLE="tmp3067" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3071_fu_81134_p2" SOURCE="" VARIABLE="tmp3071" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3072_fu_81140_p2" SOURCE="" VARIABLE="tmp3072" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3070_fu_81146_p2" SOURCE="" VARIABLE="tmp3070" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3066_fu_81152_p2" SOURCE="" VARIABLE="tmp3066" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3075_fu_81158_p2" SOURCE="" VARIABLE="tmp3075" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3076_fu_81164_p2" SOURCE="" VARIABLE="tmp3076" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3074_fu_81170_p2" SOURCE="" VARIABLE="tmp3074" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3078_fu_81176_p2" SOURCE="" VARIABLE="tmp3078" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3079_fu_81182_p2" SOURCE="" VARIABLE="tmp3079" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3077_fu_81188_p2" SOURCE="" VARIABLE="tmp3077" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3073_fu_81194_p2" SOURCE="" VARIABLE="tmp3073" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_13_11_15_fu_81200_p2" SOURCE="" VARIABLE="add31_u0_32fixp_13_11_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3521" SOURCE="" VARIABLE="empty_3541" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3522" SOURCE="" VARIABLE="empty_3542" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3523" SOURCE="" VARIABLE="empty_3543" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3524" SOURCE="" VARIABLE="empty_3544" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3525" SOURCE="" VARIABLE="empty_3545" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3526" SOURCE="" VARIABLE="empty_3546" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3527" SOURCE="" VARIABLE="empty_3547" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3528" SOURCE="" VARIABLE="empty_3548" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3529" SOURCE="" VARIABLE="empty_3549" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3530" SOURCE="" VARIABLE="empty_3550" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3531" SOURCE="" VARIABLE="empty_3551" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3532" SOURCE="" VARIABLE="empty_3552" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3533" SOURCE="" VARIABLE="empty_3553" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3534" SOURCE="" VARIABLE="empty_3554" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3535" SOURCE="" VARIABLE="empty_3555" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3536" SOURCE="" VARIABLE="empty_3556" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3082_fu_81446_p2" SOURCE="" VARIABLE="tmp3082" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3083_fu_81452_p2" SOURCE="" VARIABLE="tmp3083" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3081_fu_81458_p2" SOURCE="" VARIABLE="tmp3081" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3085_fu_81464_p2" SOURCE="" VARIABLE="tmp3085" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3086_fu_81470_p2" SOURCE="" VARIABLE="tmp3086" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3084_fu_81476_p2" SOURCE="" VARIABLE="tmp3084" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3080_fu_81482_p2" SOURCE="" VARIABLE="tmp3080" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3089_fu_81488_p2" SOURCE="" VARIABLE="tmp3089" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3090_fu_81494_p2" SOURCE="" VARIABLE="tmp3090" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3088_fu_81500_p2" SOURCE="" VARIABLE="tmp3088" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3092_fu_81506_p2" SOURCE="" VARIABLE="tmp3092" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3093_fu_81512_p2" SOURCE="" VARIABLE="tmp3093" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3091_fu_81518_p2" SOURCE="" VARIABLE="tmp3091" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3087_fu_81524_p2" SOURCE="" VARIABLE="tmp3087" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_13_12_15_fu_81530_p2" SOURCE="" VARIABLE="add31_u0_32fixp_13_12_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3537" SOURCE="" VARIABLE="empty_3557" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3538" SOURCE="" VARIABLE="empty_3558" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3539" SOURCE="" VARIABLE="empty_3559" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3540" SOURCE="" VARIABLE="empty_3560" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3541" SOURCE="" VARIABLE="empty_3561" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3542" SOURCE="" VARIABLE="empty_3562" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3543" SOURCE="" VARIABLE="empty_3563" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3544" SOURCE="" VARIABLE="empty_3564" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3545" SOURCE="" VARIABLE="empty_3565" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3546" SOURCE="" VARIABLE="empty_3566" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3547" SOURCE="" VARIABLE="empty_3567" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3548" SOURCE="" VARIABLE="empty_3568" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3549" SOURCE="" VARIABLE="empty_3569" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3550" SOURCE="" VARIABLE="empty_3570" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3551" SOURCE="" VARIABLE="empty_3571" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3552" SOURCE="" VARIABLE="empty_3572" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3096_fu_81776_p2" SOURCE="" VARIABLE="tmp3096" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3097_fu_81782_p2" SOURCE="" VARIABLE="tmp3097" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3095_fu_81788_p2" SOURCE="" VARIABLE="tmp3095" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3099_fu_81794_p2" SOURCE="" VARIABLE="tmp3099" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3100_fu_81800_p2" SOURCE="" VARIABLE="tmp3100" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3098_fu_81806_p2" SOURCE="" VARIABLE="tmp3098" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3094_fu_81812_p2" SOURCE="" VARIABLE="tmp3094" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3103_fu_81818_p2" SOURCE="" VARIABLE="tmp3103" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3104_fu_81824_p2" SOURCE="" VARIABLE="tmp3104" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3102_fu_81830_p2" SOURCE="" VARIABLE="tmp3102" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3106_fu_81836_p2" SOURCE="" VARIABLE="tmp3106" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3107_fu_81842_p2" SOURCE="" VARIABLE="tmp3107" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3105_fu_81848_p2" SOURCE="" VARIABLE="tmp3105" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3101_fu_81854_p2" SOURCE="" VARIABLE="tmp3101" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_13_13_15_fu_81860_p2" SOURCE="" VARIABLE="add31_u0_32fixp_13_13_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3553" SOURCE="" VARIABLE="empty_3573" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3554" SOURCE="" VARIABLE="empty_3574" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3555" SOURCE="" VARIABLE="empty_3575" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3556" SOURCE="" VARIABLE="empty_3576" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3557" SOURCE="" VARIABLE="empty_3577" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3558" SOURCE="" VARIABLE="empty_3578" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3559" SOURCE="" VARIABLE="empty_3579" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3560" SOURCE="" VARIABLE="empty_3580" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3561" SOURCE="" VARIABLE="empty_3581" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3562" SOURCE="" VARIABLE="empty_3582" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3563" SOURCE="" VARIABLE="empty_3583" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3564" SOURCE="" VARIABLE="empty_3584" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3565" SOURCE="" VARIABLE="empty_3585" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3566" SOURCE="" VARIABLE="empty_3586" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3567" SOURCE="" VARIABLE="empty_3587" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3568" SOURCE="" VARIABLE="empty_3588" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3110_fu_82106_p2" SOURCE="" VARIABLE="tmp3110" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3111_fu_82112_p2" SOURCE="" VARIABLE="tmp3111" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3109_fu_82118_p2" SOURCE="" VARIABLE="tmp3109" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3113_fu_82124_p2" SOURCE="" VARIABLE="tmp3113" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3114_fu_82130_p2" SOURCE="" VARIABLE="tmp3114" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3112_fu_82136_p2" SOURCE="" VARIABLE="tmp3112" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3108_fu_82142_p2" SOURCE="" VARIABLE="tmp3108" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3117_fu_82148_p2" SOURCE="" VARIABLE="tmp3117" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3118_fu_82154_p2" SOURCE="" VARIABLE="tmp3118" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3116_fu_82160_p2" SOURCE="" VARIABLE="tmp3116" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3120_fu_82166_p2" SOURCE="" VARIABLE="tmp3120" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3121_fu_82172_p2" SOURCE="" VARIABLE="tmp3121" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3119_fu_82178_p2" SOURCE="" VARIABLE="tmp3119" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3115_fu_82184_p2" SOURCE="" VARIABLE="tmp3115" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_13_14_15_fu_82190_p2" SOURCE="" VARIABLE="add31_u0_32fixp_13_14_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3569" SOURCE="" VARIABLE="empty_3589" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3570" SOURCE="" VARIABLE="empty_3590" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3571" SOURCE="" VARIABLE="empty_3591" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3572" SOURCE="" VARIABLE="empty_3592" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3573" SOURCE="" VARIABLE="empty_3593" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3574" SOURCE="" VARIABLE="empty_3594" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3575" SOURCE="" VARIABLE="empty_3595" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3576" SOURCE="" VARIABLE="empty_3596" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3577" SOURCE="" VARIABLE="empty_3597" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3578" SOURCE="" VARIABLE="empty_3598" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3579" SOURCE="" VARIABLE="empty_3599" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3580" SOURCE="" VARIABLE="empty_3600" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3581" SOURCE="" VARIABLE="empty_3601" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3582" SOURCE="" VARIABLE="empty_3602" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3583" SOURCE="" VARIABLE="empty_3603" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3584" SOURCE="" VARIABLE="empty_3604" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3124_fu_82436_p2" SOURCE="" VARIABLE="tmp3124" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3125_fu_82442_p2" SOURCE="" VARIABLE="tmp3125" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3123_fu_82448_p2" SOURCE="" VARIABLE="tmp3123" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3127_fu_82454_p2" SOURCE="" VARIABLE="tmp3127" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3128_fu_82460_p2" SOURCE="" VARIABLE="tmp3128" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3126_fu_82466_p2" SOURCE="" VARIABLE="tmp3126" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3122_fu_82472_p2" SOURCE="" VARIABLE="tmp3122" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3131_fu_82478_p2" SOURCE="" VARIABLE="tmp3131" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3132_fu_82484_p2" SOURCE="" VARIABLE="tmp3132" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3130_fu_82490_p2" SOURCE="" VARIABLE="tmp3130" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3134_fu_82496_p2" SOURCE="" VARIABLE="tmp3134" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3135_fu_82502_p2" SOURCE="" VARIABLE="tmp3135" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3133_fu_82508_p2" SOURCE="" VARIABLE="tmp3133" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3129_fu_82514_p2" SOURCE="" VARIABLE="tmp3129" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_13_15_15_fu_82520_p2" SOURCE="" VARIABLE="add31_u0_32fixp_13_15_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3585" SOURCE="" VARIABLE="empty_3605" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3586" SOURCE="" VARIABLE="empty_3606" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3587" SOURCE="" VARIABLE="empty_3607" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3588" SOURCE="" VARIABLE="empty_3608" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3589" SOURCE="" VARIABLE="empty_3609" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3590" SOURCE="" VARIABLE="empty_3610" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3591" SOURCE="" VARIABLE="empty_3611" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3592" SOURCE="" VARIABLE="empty_3612" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3593" SOURCE="" VARIABLE="empty_3613" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3594" SOURCE="" VARIABLE="empty_3614" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3595" SOURCE="" VARIABLE="empty_3615" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3596" SOURCE="" VARIABLE="empty_3616" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3597" SOURCE="" VARIABLE="empty_3617" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3598" SOURCE="" VARIABLE="empty_3618" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3599" SOURCE="" VARIABLE="empty_3619" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3600" SOURCE="" VARIABLE="empty_3620" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3138_fu_82990_p2" SOURCE="" VARIABLE="tmp3138" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3139_fu_82996_p2" SOURCE="" VARIABLE="tmp3139" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3137_fu_83002_p2" SOURCE="" VARIABLE="tmp3137" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3141_fu_83008_p2" SOURCE="" VARIABLE="tmp3141" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3142_fu_83014_p2" SOURCE="" VARIABLE="tmp3142" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3140_fu_83020_p2" SOURCE="" VARIABLE="tmp3140" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3136_fu_83026_p2" SOURCE="" VARIABLE="tmp3136" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3145_fu_83032_p2" SOURCE="" VARIABLE="tmp3145" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3146_fu_83038_p2" SOURCE="" VARIABLE="tmp3146" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3144_fu_83044_p2" SOURCE="" VARIABLE="tmp3144" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3148_fu_83050_p2" SOURCE="" VARIABLE="tmp3148" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3149_fu_83056_p2" SOURCE="" VARIABLE="tmp3149" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3147_fu_83062_p2" SOURCE="" VARIABLE="tmp3147" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3143_fu_83068_p2" SOURCE="" VARIABLE="tmp3143" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_14_15246_fu_83074_p2" SOURCE="" VARIABLE="add31_u0_32fixp_14_15246" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3601" SOURCE="" VARIABLE="empty_3621" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3602" SOURCE="" VARIABLE="empty_3622" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3603" SOURCE="" VARIABLE="empty_3623" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3604" SOURCE="" VARIABLE="empty_3624" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3605" SOURCE="" VARIABLE="empty_3625" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3606" SOURCE="" VARIABLE="empty_3626" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3607" SOURCE="" VARIABLE="empty_3627" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3608" SOURCE="" VARIABLE="empty_3628" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3609" SOURCE="" VARIABLE="empty_3629" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3610" SOURCE="" VARIABLE="empty_3630" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3611" SOURCE="" VARIABLE="empty_3631" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3612" SOURCE="" VARIABLE="empty_3632" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3613" SOURCE="" VARIABLE="empty_3633" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3614" SOURCE="" VARIABLE="empty_3634" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3615" SOURCE="" VARIABLE="empty_3635" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3616" SOURCE="" VARIABLE="empty_3636" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3152_fu_83320_p2" SOURCE="" VARIABLE="tmp3152" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3153_fu_83326_p2" SOURCE="" VARIABLE="tmp3153" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3151_fu_83332_p2" SOURCE="" VARIABLE="tmp3151" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3155_fu_83338_p2" SOURCE="" VARIABLE="tmp3155" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3156_fu_83344_p2" SOURCE="" VARIABLE="tmp3156" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3154_fu_83350_p2" SOURCE="" VARIABLE="tmp3154" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3150_fu_83356_p2" SOURCE="" VARIABLE="tmp3150" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3159_fu_83362_p2" SOURCE="" VARIABLE="tmp3159" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3160_fu_83368_p2" SOURCE="" VARIABLE="tmp3160" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3158_fu_83374_p2" SOURCE="" VARIABLE="tmp3158" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3162_fu_83380_p2" SOURCE="" VARIABLE="tmp3162" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3163_fu_83386_p2" SOURCE="" VARIABLE="tmp3163" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3161_fu_83392_p2" SOURCE="" VARIABLE="tmp3161" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3157_fu_83398_p2" SOURCE="" VARIABLE="tmp3157" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_14_1_15_fu_83404_p2" SOURCE="" VARIABLE="add31_u0_32fixp_14_1_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3617" SOURCE="" VARIABLE="empty_3637" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3618" SOURCE="" VARIABLE="empty_3638" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3619" SOURCE="" VARIABLE="empty_3639" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3620" SOURCE="" VARIABLE="empty_3640" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3621" SOURCE="" VARIABLE="empty_3641" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3622" SOURCE="" VARIABLE="empty_3642" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3623" SOURCE="" VARIABLE="empty_3643" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3624" SOURCE="" VARIABLE="empty_3644" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3625" SOURCE="" VARIABLE="empty_3645" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3626" SOURCE="" VARIABLE="empty_3646" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3627" SOURCE="" VARIABLE="empty_3647" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3628" SOURCE="" VARIABLE="empty_3648" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3629" SOURCE="" VARIABLE="empty_3649" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3630" SOURCE="" VARIABLE="empty_3650" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3631" SOURCE="" VARIABLE="empty_3651" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3632" SOURCE="" VARIABLE="empty_3652" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3166_fu_83650_p2" SOURCE="" VARIABLE="tmp3166" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3167_fu_83656_p2" SOURCE="" VARIABLE="tmp3167" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3165_fu_83662_p2" SOURCE="" VARIABLE="tmp3165" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3169_fu_83668_p2" SOURCE="" VARIABLE="tmp3169" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3170_fu_83674_p2" SOURCE="" VARIABLE="tmp3170" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3168_fu_83680_p2" SOURCE="" VARIABLE="tmp3168" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3164_fu_83686_p2" SOURCE="" VARIABLE="tmp3164" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3173_fu_83692_p2" SOURCE="" VARIABLE="tmp3173" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3174_fu_83698_p2" SOURCE="" VARIABLE="tmp3174" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3172_fu_83704_p2" SOURCE="" VARIABLE="tmp3172" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3176_fu_83710_p2" SOURCE="" VARIABLE="tmp3176" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3177_fu_83716_p2" SOURCE="" VARIABLE="tmp3177" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3175_fu_83722_p2" SOURCE="" VARIABLE="tmp3175" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3171_fu_83728_p2" SOURCE="" VARIABLE="tmp3171" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_14_2_15_fu_83734_p2" SOURCE="" VARIABLE="add31_u0_32fixp_14_2_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3633" SOURCE="" VARIABLE="empty_3653" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3634" SOURCE="" VARIABLE="empty_3654" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3635" SOURCE="" VARIABLE="empty_3655" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3636" SOURCE="" VARIABLE="empty_3656" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3637" SOURCE="" VARIABLE="empty_3657" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3638" SOURCE="" VARIABLE="empty_3658" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3639" SOURCE="" VARIABLE="empty_3659" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3640" SOURCE="" VARIABLE="empty_3660" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3641" SOURCE="" VARIABLE="empty_3661" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3642" SOURCE="" VARIABLE="empty_3662" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3643" SOURCE="" VARIABLE="empty_3663" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3644" SOURCE="" VARIABLE="empty_3664" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3645" SOURCE="" VARIABLE="empty_3665" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3646" SOURCE="" VARIABLE="empty_3666" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3647" SOURCE="" VARIABLE="empty_3667" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3648" SOURCE="" VARIABLE="empty_3668" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3180_fu_83980_p2" SOURCE="" VARIABLE="tmp3180" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3181_fu_83986_p2" SOURCE="" VARIABLE="tmp3181" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3179_fu_83992_p2" SOURCE="" VARIABLE="tmp3179" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3183_fu_83998_p2" SOURCE="" VARIABLE="tmp3183" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3184_fu_84004_p2" SOURCE="" VARIABLE="tmp3184" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3182_fu_84010_p2" SOURCE="" VARIABLE="tmp3182" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3178_fu_84016_p2" SOURCE="" VARIABLE="tmp3178" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3187_fu_84022_p2" SOURCE="" VARIABLE="tmp3187" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3188_fu_84028_p2" SOURCE="" VARIABLE="tmp3188" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3186_fu_84034_p2" SOURCE="" VARIABLE="tmp3186" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3190_fu_84040_p2" SOURCE="" VARIABLE="tmp3190" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3191_fu_84046_p2" SOURCE="" VARIABLE="tmp3191" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3189_fu_84052_p2" SOURCE="" VARIABLE="tmp3189" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3185_fu_84058_p2" SOURCE="" VARIABLE="tmp3185" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_14_3_15_fu_84064_p2" SOURCE="" VARIABLE="add31_u0_32fixp_14_3_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3649" SOURCE="" VARIABLE="empty_3669" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3650" SOURCE="" VARIABLE="empty_3670" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3651" SOURCE="" VARIABLE="empty_3671" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3652" SOURCE="" VARIABLE="empty_3672" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3653" SOURCE="" VARIABLE="empty_3673" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3654" SOURCE="" VARIABLE="empty_3674" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3655" SOURCE="" VARIABLE="empty_3675" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3656" SOURCE="" VARIABLE="empty_3676" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3657" SOURCE="" VARIABLE="empty_3677" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3658" SOURCE="" VARIABLE="empty_3678" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3659" SOURCE="" VARIABLE="empty_3679" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3660" SOURCE="" VARIABLE="empty_3680" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3661" SOURCE="" VARIABLE="empty_3681" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3662" SOURCE="" VARIABLE="empty_3682" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3663" SOURCE="" VARIABLE="empty_3683" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3664" SOURCE="" VARIABLE="empty_3684" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3194_fu_84310_p2" SOURCE="" VARIABLE="tmp3194" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3195_fu_84316_p2" SOURCE="" VARIABLE="tmp3195" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3193_fu_84322_p2" SOURCE="" VARIABLE="tmp3193" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3197_fu_84328_p2" SOURCE="" VARIABLE="tmp3197" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3198_fu_84334_p2" SOURCE="" VARIABLE="tmp3198" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3196_fu_84340_p2" SOURCE="" VARIABLE="tmp3196" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3192_fu_84346_p2" SOURCE="" VARIABLE="tmp3192" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3201_fu_84352_p2" SOURCE="" VARIABLE="tmp3201" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3202_fu_84358_p2" SOURCE="" VARIABLE="tmp3202" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3200_fu_84364_p2" SOURCE="" VARIABLE="tmp3200" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3204_fu_84370_p2" SOURCE="" VARIABLE="tmp3204" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3205_fu_84376_p2" SOURCE="" VARIABLE="tmp3205" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3203_fu_84382_p2" SOURCE="" VARIABLE="tmp3203" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3199_fu_84388_p2" SOURCE="" VARIABLE="tmp3199" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_14_4_15_fu_84394_p2" SOURCE="" VARIABLE="add31_u0_32fixp_14_4_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3665" SOURCE="" VARIABLE="empty_3685" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3666" SOURCE="" VARIABLE="empty_3686" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3667" SOURCE="" VARIABLE="empty_3687" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3668" SOURCE="" VARIABLE="empty_3688" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3669" SOURCE="" VARIABLE="empty_3689" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3670" SOURCE="" VARIABLE="empty_3690" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3671" SOURCE="" VARIABLE="empty_3691" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3672" SOURCE="" VARIABLE="empty_3692" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3673" SOURCE="" VARIABLE="empty_3693" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3674" SOURCE="" VARIABLE="empty_3694" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3675" SOURCE="" VARIABLE="empty_3695" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3676" SOURCE="" VARIABLE="empty_3696" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3677" SOURCE="" VARIABLE="empty_3697" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3678" SOURCE="" VARIABLE="empty_3698" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3679" SOURCE="" VARIABLE="empty_3699" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3680" SOURCE="" VARIABLE="empty_3700" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3208_fu_84640_p2" SOURCE="" VARIABLE="tmp3208" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3209_fu_84646_p2" SOURCE="" VARIABLE="tmp3209" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3207_fu_84652_p2" SOURCE="" VARIABLE="tmp3207" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3211_fu_84658_p2" SOURCE="" VARIABLE="tmp3211" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3212_fu_84664_p2" SOURCE="" VARIABLE="tmp3212" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3210_fu_84670_p2" SOURCE="" VARIABLE="tmp3210" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3206_fu_84676_p2" SOURCE="" VARIABLE="tmp3206" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3215_fu_84682_p2" SOURCE="" VARIABLE="tmp3215" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3216_fu_84688_p2" SOURCE="" VARIABLE="tmp3216" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3214_fu_84694_p2" SOURCE="" VARIABLE="tmp3214" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3218_fu_84700_p2" SOURCE="" VARIABLE="tmp3218" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3219_fu_84706_p2" SOURCE="" VARIABLE="tmp3219" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3217_fu_84712_p2" SOURCE="" VARIABLE="tmp3217" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3213_fu_84718_p2" SOURCE="" VARIABLE="tmp3213" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_14_5_15_fu_84724_p2" SOURCE="" VARIABLE="add31_u0_32fixp_14_5_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3681" SOURCE="" VARIABLE="empty_3701" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3682" SOURCE="" VARIABLE="empty_3702" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3683" SOURCE="" VARIABLE="empty_3703" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3684" SOURCE="" VARIABLE="empty_3704" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3685" SOURCE="" VARIABLE="empty_3705" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3686" SOURCE="" VARIABLE="empty_3706" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3687" SOURCE="" VARIABLE="empty_3707" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3688" SOURCE="" VARIABLE="empty_3708" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3689" SOURCE="" VARIABLE="empty_3709" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3690" SOURCE="" VARIABLE="empty_3710" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3691" SOURCE="" VARIABLE="empty_3711" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3692" SOURCE="" VARIABLE="empty_3712" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3693" SOURCE="" VARIABLE="empty_3713" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3694" SOURCE="" VARIABLE="empty_3714" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3695" SOURCE="" VARIABLE="empty_3715" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3696" SOURCE="" VARIABLE="empty_3716" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3222_fu_84970_p2" SOURCE="" VARIABLE="tmp3222" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3223_fu_84976_p2" SOURCE="" VARIABLE="tmp3223" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3221_fu_84982_p2" SOURCE="" VARIABLE="tmp3221" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3225_fu_84988_p2" SOURCE="" VARIABLE="tmp3225" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3226_fu_84994_p2" SOURCE="" VARIABLE="tmp3226" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3224_fu_85000_p2" SOURCE="" VARIABLE="tmp3224" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3220_fu_85006_p2" SOURCE="" VARIABLE="tmp3220" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3229_fu_85012_p2" SOURCE="" VARIABLE="tmp3229" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3230_fu_85018_p2" SOURCE="" VARIABLE="tmp3230" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3228_fu_85024_p2" SOURCE="" VARIABLE="tmp3228" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3232_fu_85030_p2" SOURCE="" VARIABLE="tmp3232" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3233_fu_85036_p2" SOURCE="" VARIABLE="tmp3233" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3231_fu_85042_p2" SOURCE="" VARIABLE="tmp3231" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3227_fu_85048_p2" SOURCE="" VARIABLE="tmp3227" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_14_6_15_fu_85054_p2" SOURCE="" VARIABLE="add31_u0_32fixp_14_6_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3697" SOURCE="" VARIABLE="empty_3717" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3698" SOURCE="" VARIABLE="empty_3718" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3699" SOURCE="" VARIABLE="empty_3719" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3700" SOURCE="" VARIABLE="empty_3720" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3701" SOURCE="" VARIABLE="empty_3721" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3702" SOURCE="" VARIABLE="empty_3722" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3703" SOURCE="" VARIABLE="empty_3723" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3704" SOURCE="" VARIABLE="empty_3724" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3705" SOURCE="" VARIABLE="empty_3725" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3706" SOURCE="" VARIABLE="empty_3726" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3707" SOURCE="" VARIABLE="empty_3727" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3708" SOURCE="" VARIABLE="empty_3728" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3709" SOURCE="" VARIABLE="empty_3729" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3710" SOURCE="" VARIABLE="empty_3730" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3711" SOURCE="" VARIABLE="empty_3731" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3712" SOURCE="" VARIABLE="empty_3732" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3236_fu_85300_p2" SOURCE="" VARIABLE="tmp3236" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3237_fu_85306_p2" SOURCE="" VARIABLE="tmp3237" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3235_fu_85312_p2" SOURCE="" VARIABLE="tmp3235" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3239_fu_85318_p2" SOURCE="" VARIABLE="tmp3239" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3240_fu_85324_p2" SOURCE="" VARIABLE="tmp3240" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3238_fu_85330_p2" SOURCE="" VARIABLE="tmp3238" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3234_fu_85336_p2" SOURCE="" VARIABLE="tmp3234" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3243_fu_85342_p2" SOURCE="" VARIABLE="tmp3243" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3244_fu_85348_p2" SOURCE="" VARIABLE="tmp3244" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3242_fu_85354_p2" SOURCE="" VARIABLE="tmp3242" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3246_fu_85360_p2" SOURCE="" VARIABLE="tmp3246" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3247_fu_85366_p2" SOURCE="" VARIABLE="tmp3247" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3245_fu_85372_p2" SOURCE="" VARIABLE="tmp3245" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3241_fu_85378_p2" SOURCE="" VARIABLE="tmp3241" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_14_7_15_fu_85384_p2" SOURCE="" VARIABLE="add31_u0_32fixp_14_7_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3713" SOURCE="" VARIABLE="empty_3733" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3714" SOURCE="" VARIABLE="empty_3734" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3715" SOURCE="" VARIABLE="empty_3735" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3716" SOURCE="" VARIABLE="empty_3736" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3717" SOURCE="" VARIABLE="empty_3737" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3718" SOURCE="" VARIABLE="empty_3738" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3719" SOURCE="" VARIABLE="empty_3739" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3720" SOURCE="" VARIABLE="empty_3740" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3721" SOURCE="" VARIABLE="empty_3741" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3722" SOURCE="" VARIABLE="empty_3742" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3723" SOURCE="" VARIABLE="empty_3743" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3724" SOURCE="" VARIABLE="empty_3744" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3725" SOURCE="" VARIABLE="empty_3745" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3726" SOURCE="" VARIABLE="empty_3746" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3727" SOURCE="" VARIABLE="empty_3747" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3728" SOURCE="" VARIABLE="empty_3748" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3250_fu_85630_p2" SOURCE="" VARIABLE="tmp3250" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3251_fu_85636_p2" SOURCE="" VARIABLE="tmp3251" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3249_fu_85642_p2" SOURCE="" VARIABLE="tmp3249" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3253_fu_85648_p2" SOURCE="" VARIABLE="tmp3253" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3254_fu_85654_p2" SOURCE="" VARIABLE="tmp3254" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3252_fu_85660_p2" SOURCE="" VARIABLE="tmp3252" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3248_fu_85666_p2" SOURCE="" VARIABLE="tmp3248" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3257_fu_85672_p2" SOURCE="" VARIABLE="tmp3257" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3258_fu_85678_p2" SOURCE="" VARIABLE="tmp3258" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3256_fu_85684_p2" SOURCE="" VARIABLE="tmp3256" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3260_fu_85690_p2" SOURCE="" VARIABLE="tmp3260" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3261_fu_85696_p2" SOURCE="" VARIABLE="tmp3261" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3259_fu_85702_p2" SOURCE="" VARIABLE="tmp3259" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3255_fu_85708_p2" SOURCE="" VARIABLE="tmp3255" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_14_8_15_fu_85714_p2" SOURCE="" VARIABLE="add31_u0_32fixp_14_8_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3729" SOURCE="" VARIABLE="empty_3749" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3730" SOURCE="" VARIABLE="empty_3750" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3731" SOURCE="" VARIABLE="empty_3751" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3732" SOURCE="" VARIABLE="empty_3752" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3733" SOURCE="" VARIABLE="empty_3753" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3734" SOURCE="" VARIABLE="empty_3754" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3735" SOURCE="" VARIABLE="empty_3755" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3736" SOURCE="" VARIABLE="empty_3756" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3737" SOURCE="" VARIABLE="empty_3757" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3738" SOURCE="" VARIABLE="empty_3758" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3739" SOURCE="" VARIABLE="empty_3759" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3740" SOURCE="" VARIABLE="empty_3760" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3741" SOURCE="" VARIABLE="empty_3761" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3742" SOURCE="" VARIABLE="empty_3762" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3743" SOURCE="" VARIABLE="empty_3763" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3744" SOURCE="" VARIABLE="empty_3764" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3264_fu_85960_p2" SOURCE="" VARIABLE="tmp3264" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3265_fu_85966_p2" SOURCE="" VARIABLE="tmp3265" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3263_fu_85972_p2" SOURCE="" VARIABLE="tmp3263" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3267_fu_85978_p2" SOURCE="" VARIABLE="tmp3267" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3268_fu_85984_p2" SOURCE="" VARIABLE="tmp3268" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3266_fu_85990_p2" SOURCE="" VARIABLE="tmp3266" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3262_fu_85996_p2" SOURCE="" VARIABLE="tmp3262" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3271_fu_86002_p2" SOURCE="" VARIABLE="tmp3271" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3272_fu_86008_p2" SOURCE="" VARIABLE="tmp3272" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3270_fu_86014_p2" SOURCE="" VARIABLE="tmp3270" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3274_fu_86020_p2" SOURCE="" VARIABLE="tmp3274" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3275_fu_86026_p2" SOURCE="" VARIABLE="tmp3275" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3273_fu_86032_p2" SOURCE="" VARIABLE="tmp3273" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3269_fu_86038_p2" SOURCE="" VARIABLE="tmp3269" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_14_9_15_fu_86044_p2" SOURCE="" VARIABLE="add31_u0_32fixp_14_9_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3745" SOURCE="" VARIABLE="empty_3765" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3746" SOURCE="" VARIABLE="empty_3766" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3747" SOURCE="" VARIABLE="empty_3767" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3748" SOURCE="" VARIABLE="empty_3768" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3749" SOURCE="" VARIABLE="empty_3769" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3750" SOURCE="" VARIABLE="empty_3770" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3751" SOURCE="" VARIABLE="empty_3771" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3752" SOURCE="" VARIABLE="empty_3772" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3753" SOURCE="" VARIABLE="empty_3773" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3754" SOURCE="" VARIABLE="empty_3774" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3755" SOURCE="" VARIABLE="empty_3775" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3756" SOURCE="" VARIABLE="empty_3776" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3757" SOURCE="" VARIABLE="empty_3777" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3758" SOURCE="" VARIABLE="empty_3778" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3759" SOURCE="" VARIABLE="empty_3779" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3760" SOURCE="" VARIABLE="empty_3780" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3278_fu_86290_p2" SOURCE="" VARIABLE="tmp3278" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3279_fu_86296_p2" SOURCE="" VARIABLE="tmp3279" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3277_fu_86302_p2" SOURCE="" VARIABLE="tmp3277" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3281_fu_86308_p2" SOURCE="" VARIABLE="tmp3281" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3282_fu_86314_p2" SOURCE="" VARIABLE="tmp3282" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3280_fu_86320_p2" SOURCE="" VARIABLE="tmp3280" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3276_fu_86326_p2" SOURCE="" VARIABLE="tmp3276" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3285_fu_86332_p2" SOURCE="" VARIABLE="tmp3285" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3286_fu_86338_p2" SOURCE="" VARIABLE="tmp3286" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3284_fu_86344_p2" SOURCE="" VARIABLE="tmp3284" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3288_fu_86350_p2" SOURCE="" VARIABLE="tmp3288" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3289_fu_86356_p2" SOURCE="" VARIABLE="tmp3289" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3287_fu_86362_p2" SOURCE="" VARIABLE="tmp3287" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3283_fu_86368_p2" SOURCE="" VARIABLE="tmp3283" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_14_10_15_fu_86374_p2" SOURCE="" VARIABLE="add31_u0_32fixp_14_10_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3761" SOURCE="" VARIABLE="empty_3781" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3762" SOURCE="" VARIABLE="empty_3782" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3763" SOURCE="" VARIABLE="empty_3783" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3764" SOURCE="" VARIABLE="empty_3784" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3765" SOURCE="" VARIABLE="empty_3785" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3766" SOURCE="" VARIABLE="empty_3786" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3767" SOURCE="" VARIABLE="empty_3787" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3768" SOURCE="" VARIABLE="empty_3788" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3769" SOURCE="" VARIABLE="empty_3789" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3770" SOURCE="" VARIABLE="empty_3790" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3771" SOURCE="" VARIABLE="empty_3791" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3772" SOURCE="" VARIABLE="empty_3792" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3773" SOURCE="" VARIABLE="empty_3793" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3774" SOURCE="" VARIABLE="empty_3794" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3775" SOURCE="" VARIABLE="empty_3795" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3776" SOURCE="" VARIABLE="empty_3796" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3292_fu_86620_p2" SOURCE="" VARIABLE="tmp3292" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3293_fu_86626_p2" SOURCE="" VARIABLE="tmp3293" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3291_fu_86632_p2" SOURCE="" VARIABLE="tmp3291" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3295_fu_86638_p2" SOURCE="" VARIABLE="tmp3295" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3296_fu_86644_p2" SOURCE="" VARIABLE="tmp3296" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3294_fu_86650_p2" SOURCE="" VARIABLE="tmp3294" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3290_fu_86656_p2" SOURCE="" VARIABLE="tmp3290" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3299_fu_86662_p2" SOURCE="" VARIABLE="tmp3299" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3300_fu_86668_p2" SOURCE="" VARIABLE="tmp3300" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3298_fu_86674_p2" SOURCE="" VARIABLE="tmp3298" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3302_fu_86680_p2" SOURCE="" VARIABLE="tmp3302" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3303_fu_86686_p2" SOURCE="" VARIABLE="tmp3303" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3301_fu_86692_p2" SOURCE="" VARIABLE="tmp3301" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3297_fu_86698_p2" SOURCE="" VARIABLE="tmp3297" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_14_11_15_fu_86704_p2" SOURCE="" VARIABLE="add31_u0_32fixp_14_11_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3777" SOURCE="" VARIABLE="empty_3797" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3778" SOURCE="" VARIABLE="empty_3798" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3779" SOURCE="" VARIABLE="empty_3799" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3780" SOURCE="" VARIABLE="empty_3800" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3781" SOURCE="" VARIABLE="empty_3801" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3782" SOURCE="" VARIABLE="empty_3802" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3783" SOURCE="" VARIABLE="empty_3803" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3784" SOURCE="" VARIABLE="empty_3804" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3785" SOURCE="" VARIABLE="empty_3805" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3786" SOURCE="" VARIABLE="empty_3806" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3787" SOURCE="" VARIABLE="empty_3807" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3788" SOURCE="" VARIABLE="empty_3808" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3789" SOURCE="" VARIABLE="empty_3809" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3790" SOURCE="" VARIABLE="empty_3810" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3791" SOURCE="" VARIABLE="empty_3811" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3792" SOURCE="" VARIABLE="empty_3812" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3306_fu_86950_p2" SOURCE="" VARIABLE="tmp3306" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3307_fu_86956_p2" SOURCE="" VARIABLE="tmp3307" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3305_fu_86962_p2" SOURCE="" VARIABLE="tmp3305" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3309_fu_86968_p2" SOURCE="" VARIABLE="tmp3309" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3310_fu_86974_p2" SOURCE="" VARIABLE="tmp3310" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3308_fu_86980_p2" SOURCE="" VARIABLE="tmp3308" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3304_fu_86986_p2" SOURCE="" VARIABLE="tmp3304" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3313_fu_86992_p2" SOURCE="" VARIABLE="tmp3313" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3314_fu_86998_p2" SOURCE="" VARIABLE="tmp3314" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3312_fu_87004_p2" SOURCE="" VARIABLE="tmp3312" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3316_fu_87010_p2" SOURCE="" VARIABLE="tmp3316" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3317_fu_87016_p2" SOURCE="" VARIABLE="tmp3317" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3315_fu_87022_p2" SOURCE="" VARIABLE="tmp3315" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3311_fu_87028_p2" SOURCE="" VARIABLE="tmp3311" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_14_12_15_fu_87034_p2" SOURCE="" VARIABLE="add31_u0_32fixp_14_12_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3793" SOURCE="" VARIABLE="empty_3813" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3794" SOURCE="" VARIABLE="empty_3814" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3795" SOURCE="" VARIABLE="empty_3815" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3796" SOURCE="" VARIABLE="empty_3816" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3797" SOURCE="" VARIABLE="empty_3817" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3798" SOURCE="" VARIABLE="empty_3818" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3799" SOURCE="" VARIABLE="empty_3819" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3800" SOURCE="" VARIABLE="empty_3820" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3801" SOURCE="" VARIABLE="empty_3821" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3802" SOURCE="" VARIABLE="empty_3822" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3803" SOURCE="" VARIABLE="empty_3823" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3804" SOURCE="" VARIABLE="empty_3824" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3805" SOURCE="" VARIABLE="empty_3825" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3806" SOURCE="" VARIABLE="empty_3826" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3807" SOURCE="" VARIABLE="empty_3827" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3808" SOURCE="" VARIABLE="empty_3828" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3320_fu_87280_p2" SOURCE="" VARIABLE="tmp3320" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3321_fu_87286_p2" SOURCE="" VARIABLE="tmp3321" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3319_fu_87292_p2" SOURCE="" VARIABLE="tmp3319" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3323_fu_87298_p2" SOURCE="" VARIABLE="tmp3323" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3324_fu_87304_p2" SOURCE="" VARIABLE="tmp3324" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3322_fu_87310_p2" SOURCE="" VARIABLE="tmp3322" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3318_fu_87316_p2" SOURCE="" VARIABLE="tmp3318" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3327_fu_87322_p2" SOURCE="" VARIABLE="tmp3327" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3328_fu_87328_p2" SOURCE="" VARIABLE="tmp3328" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3326_fu_87334_p2" SOURCE="" VARIABLE="tmp3326" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3330_fu_87340_p2" SOURCE="" VARIABLE="tmp3330" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3331_fu_87346_p2" SOURCE="" VARIABLE="tmp3331" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3329_fu_87352_p2" SOURCE="" VARIABLE="tmp3329" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3325_fu_87358_p2" SOURCE="" VARIABLE="tmp3325" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_14_13_15_fu_87364_p2" SOURCE="" VARIABLE="add31_u0_32fixp_14_13_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3809" SOURCE="" VARIABLE="empty_3829" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3810" SOURCE="" VARIABLE="empty_3830" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3811" SOURCE="" VARIABLE="empty_3831" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3812" SOURCE="" VARIABLE="empty_3832" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3813" SOURCE="" VARIABLE="empty_3833" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3814" SOURCE="" VARIABLE="empty_3834" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3815" SOURCE="" VARIABLE="empty_3835" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3816" SOURCE="" VARIABLE="empty_3836" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3817" SOURCE="" VARIABLE="empty_3837" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3818" SOURCE="" VARIABLE="empty_3838" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3819" SOURCE="" VARIABLE="empty_3839" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3820" SOURCE="" VARIABLE="empty_3840" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3821" SOURCE="" VARIABLE="empty_3841" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3822" SOURCE="" VARIABLE="empty_3842" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3823" SOURCE="" VARIABLE="empty_3843" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3824" SOURCE="" VARIABLE="empty_3844" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3334_fu_87610_p2" SOURCE="" VARIABLE="tmp3334" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3335_fu_87616_p2" SOURCE="" VARIABLE="tmp3335" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3333_fu_87622_p2" SOURCE="" VARIABLE="tmp3333" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3337_fu_87628_p2" SOURCE="" VARIABLE="tmp3337" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3338_fu_87634_p2" SOURCE="" VARIABLE="tmp3338" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3336_fu_87640_p2" SOURCE="" VARIABLE="tmp3336" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3332_fu_87646_p2" SOURCE="" VARIABLE="tmp3332" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3341_fu_87652_p2" SOURCE="" VARIABLE="tmp3341" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3342_fu_87658_p2" SOURCE="" VARIABLE="tmp3342" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3340_fu_87664_p2" SOURCE="" VARIABLE="tmp3340" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3344_fu_87670_p2" SOURCE="" VARIABLE="tmp3344" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3345_fu_87676_p2" SOURCE="" VARIABLE="tmp3345" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3343_fu_87682_p2" SOURCE="" VARIABLE="tmp3343" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3339_fu_87688_p2" SOURCE="" VARIABLE="tmp3339" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_14_14_15_fu_87694_p2" SOURCE="" VARIABLE="add31_u0_32fixp_14_14_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3825" SOURCE="" VARIABLE="empty_3845" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3826" SOURCE="" VARIABLE="empty_3846" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3827" SOURCE="" VARIABLE="empty_3847" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3828" SOURCE="" VARIABLE="empty_3848" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3829" SOURCE="" VARIABLE="empty_3849" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3830" SOURCE="" VARIABLE="empty_3850" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3831" SOURCE="" VARIABLE="empty_3851" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3832" SOURCE="" VARIABLE="empty_3852" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3833" SOURCE="" VARIABLE="empty_3853" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3834" SOURCE="" VARIABLE="empty_3854" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3835" SOURCE="" VARIABLE="empty_3855" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3836" SOURCE="" VARIABLE="empty_3856" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3837" SOURCE="" VARIABLE="empty_3857" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3838" SOURCE="" VARIABLE="empty_3858" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3839" SOURCE="" VARIABLE="empty_3859" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3840" SOURCE="" VARIABLE="empty_3860" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3348_fu_87940_p2" SOURCE="" VARIABLE="tmp3348" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3349_fu_87946_p2" SOURCE="" VARIABLE="tmp3349" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3347_fu_87952_p2" SOURCE="" VARIABLE="tmp3347" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3351_fu_87958_p2" SOURCE="" VARIABLE="tmp3351" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3352_fu_87964_p2" SOURCE="" VARIABLE="tmp3352" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3350_fu_87970_p2" SOURCE="" VARIABLE="tmp3350" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3346_fu_87976_p2" SOURCE="" VARIABLE="tmp3346" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3355_fu_87982_p2" SOURCE="" VARIABLE="tmp3355" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3356_fu_87988_p2" SOURCE="" VARIABLE="tmp3356" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3354_fu_87994_p2" SOURCE="" VARIABLE="tmp3354" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3358_fu_88000_p2" SOURCE="" VARIABLE="tmp3358" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3359_fu_88006_p2" SOURCE="" VARIABLE="tmp3359" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3357_fu_88012_p2" SOURCE="" VARIABLE="tmp3357" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3353_fu_88018_p2" SOURCE="" VARIABLE="tmp3353" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_14_15_15_fu_88024_p2" SOURCE="" VARIABLE="add31_u0_32fixp_14_15_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3841" SOURCE="" VARIABLE="empty_3861" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3857" SOURCE="" VARIABLE="empty_3862" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3873" SOURCE="" VARIABLE="empty_3863" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3889" SOURCE="" VARIABLE="empty_3864" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3905" SOURCE="" VARIABLE="empty_3865" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3921" SOURCE="" VARIABLE="empty_3866" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3937" SOURCE="" VARIABLE="empty_3867" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3953" SOURCE="" VARIABLE="empty_3868" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3969" SOURCE="" VARIABLE="empty_3869" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3985" SOURCE="" VARIABLE="empty_3870" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4001" SOURCE="" VARIABLE="empty_3871" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4017" SOURCE="" VARIABLE="empty_3872" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4033" SOURCE="" VARIABLE="empty_3873" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4049" SOURCE="" VARIABLE="empty_3874" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4065" SOURCE="" VARIABLE="empty_3875" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4081" SOURCE="" VARIABLE="empty_3876" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3375_fu_92105_p2" SOURCE="" VARIABLE="tmp3375" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3376_fu_91537_p2" SOURCE="" VARIABLE="tmp3376" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3374_fu_92110_p2" SOURCE="" VARIABLE="tmp3374" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3378_fu_90809_p2" SOURCE="" VARIABLE="tmp3378" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3379_fu_90813_p2" SOURCE="" VARIABLE="tmp3379" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3377_fu_90818_p2" SOURCE="" VARIABLE="tmp3377" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3373_fu_92509_p2" SOURCE="" VARIABLE="tmp3373" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3382_fu_88697_p2" SOURCE="" VARIABLE="tmp3382" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3383_fu_89265_p2" SOURCE="" VARIABLE="tmp3383" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3381_fu_92513_p2" SOURCE="" VARIABLE="tmp3381" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3385_fu_92517_p2" SOURCE="" VARIABLE="tmp3385" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3386_fu_92521_p2" SOURCE="" VARIABLE="tmp3386" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3384_fu_92526_p2" SOURCE="" VARIABLE="tmp3384" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3380_fu_92532_p2" SOURCE="" VARIABLE="tmp3380" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_15_15126_fu_92538_p2" SOURCE="" VARIABLE="add31_u0_32fixp_15_15126" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3842" SOURCE="" VARIABLE="empty_3877" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3858" SOURCE="" VARIABLE="empty_3878" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3874" SOURCE="" VARIABLE="empty_3879" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3890" SOURCE="" VARIABLE="empty_3880" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3906" SOURCE="" VARIABLE="empty_3881" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3922" SOURCE="" VARIABLE="empty_3882" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3938" SOURCE="" VARIABLE="empty_3883" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3954" SOURCE="" VARIABLE="empty_3884" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3970" SOURCE="" VARIABLE="empty_3885" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3986" SOURCE="" VARIABLE="empty_3886" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4002" SOURCE="" VARIABLE="empty_3887" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4018" SOURCE="" VARIABLE="empty_3888" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4034" SOURCE="" VARIABLE="empty_3889" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4050" SOURCE="" VARIABLE="empty_3890" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4066" SOURCE="" VARIABLE="empty_3891" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4082" SOURCE="" VARIABLE="empty_3892" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3402_fu_92130_p2" SOURCE="" VARIABLE="tmp3402" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3403_fu_91557_p2" SOURCE="" VARIABLE="tmp3403" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3401_fu_92135_p2" SOURCE="" VARIABLE="tmp3401" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3405_fu_90839_p2" SOURCE="" VARIABLE="tmp3405" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3406_fu_90843_p2" SOURCE="" VARIABLE="tmp3406" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3404_fu_90848_p2" SOURCE="" VARIABLE="tmp3404" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3400_fu_92559_p2" SOURCE="" VARIABLE="tmp3400" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3409_fu_88717_p2" SOURCE="" VARIABLE="tmp3409" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3410_fu_89285_p2" SOURCE="" VARIABLE="tmp3410" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3408_fu_92563_p2" SOURCE="" VARIABLE="tmp3408" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3412_fu_92567_p2" SOURCE="" VARIABLE="tmp3412" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3413_fu_92571_p2" SOURCE="" VARIABLE="tmp3413" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3411_fu_92576_p2" SOURCE="" VARIABLE="tmp3411" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3407_fu_92582_p2" SOURCE="" VARIABLE="tmp3407" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_15_1_15_fu_92588_p2" SOURCE="" VARIABLE="add31_u0_32fixp_15_1_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3843" SOURCE="" VARIABLE="empty_3893" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3859" SOURCE="" VARIABLE="empty_3894" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3875" SOURCE="" VARIABLE="empty_3895" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3891" SOURCE="" VARIABLE="empty_3896" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3907" SOURCE="" VARIABLE="empty_3897" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3923" SOURCE="" VARIABLE="empty_3898" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3939" SOURCE="" VARIABLE="empty_3899" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3955" SOURCE="" VARIABLE="empty_3900" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3971" SOURCE="" VARIABLE="empty_3901" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3987" SOURCE="" VARIABLE="empty_3902" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4003" SOURCE="" VARIABLE="empty_3903" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4019" SOURCE="" VARIABLE="empty_3904" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4035" SOURCE="" VARIABLE="empty_3905" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4051" SOURCE="" VARIABLE="empty_3906" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4067" SOURCE="" VARIABLE="empty_3907" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4083" SOURCE="" VARIABLE="empty_3908" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3429_fu_92155_p2" SOURCE="" VARIABLE="tmp3429" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3430_fu_91577_p2" SOURCE="" VARIABLE="tmp3430" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3428_fu_92160_p2" SOURCE="" VARIABLE="tmp3428" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3432_fu_90869_p2" SOURCE="" VARIABLE="tmp3432" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3433_fu_90873_p2" SOURCE="" VARIABLE="tmp3433" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3431_fu_90878_p2" SOURCE="" VARIABLE="tmp3431" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3427_fu_92609_p2" SOURCE="" VARIABLE="tmp3427" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3436_fu_88737_p2" SOURCE="" VARIABLE="tmp3436" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3437_fu_89305_p2" SOURCE="" VARIABLE="tmp3437" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3435_fu_92613_p2" SOURCE="" VARIABLE="tmp3435" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3439_fu_92617_p2" SOURCE="" VARIABLE="tmp3439" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3440_fu_92621_p2" SOURCE="" VARIABLE="tmp3440" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3438_fu_92626_p2" SOURCE="" VARIABLE="tmp3438" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3434_fu_92632_p2" SOURCE="" VARIABLE="tmp3434" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_15_2_15_fu_92638_p2" SOURCE="" VARIABLE="add31_u0_32fixp_15_2_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3844" SOURCE="" VARIABLE="empty_3909" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3860" SOURCE="" VARIABLE="empty_3910" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3876" SOURCE="" VARIABLE="empty_3911" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3892" SOURCE="" VARIABLE="empty_3912" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3908" SOURCE="" VARIABLE="empty_3913" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3924" SOURCE="" VARIABLE="empty_3914" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3940" SOURCE="" VARIABLE="empty_3915" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3956" SOURCE="" VARIABLE="empty_3916" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3972" SOURCE="" VARIABLE="empty_3917" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3988" SOURCE="" VARIABLE="empty_3918" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4004" SOURCE="" VARIABLE="empty_3919" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4020" SOURCE="" VARIABLE="empty_3920" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4036" SOURCE="" VARIABLE="empty_3921" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4052" SOURCE="" VARIABLE="empty_3922" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4068" SOURCE="" VARIABLE="empty_3923" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4084" SOURCE="" VARIABLE="empty_3924" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3456_fu_92180_p2" SOURCE="" VARIABLE="tmp3456" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3457_fu_91597_p2" SOURCE="" VARIABLE="tmp3457" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3455_fu_92185_p2" SOURCE="" VARIABLE="tmp3455" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3459_fu_90899_p2" SOURCE="" VARIABLE="tmp3459" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3460_fu_90903_p2" SOURCE="" VARIABLE="tmp3460" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3458_fu_90908_p2" SOURCE="" VARIABLE="tmp3458" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3454_fu_92659_p2" SOURCE="" VARIABLE="tmp3454" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3463_fu_88757_p2" SOURCE="" VARIABLE="tmp3463" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3464_fu_89325_p2" SOURCE="" VARIABLE="tmp3464" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3462_fu_92663_p2" SOURCE="" VARIABLE="tmp3462" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3466_fu_92667_p2" SOURCE="" VARIABLE="tmp3466" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3467_fu_92671_p2" SOURCE="" VARIABLE="tmp3467" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3465_fu_92676_p2" SOURCE="" VARIABLE="tmp3465" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3461_fu_92682_p2" SOURCE="" VARIABLE="tmp3461" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_15_3_15_fu_92688_p2" SOURCE="" VARIABLE="add31_u0_32fixp_15_3_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3845" SOURCE="" VARIABLE="empty_3925" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3861" SOURCE="" VARIABLE="empty_3926" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3877" SOURCE="" VARIABLE="empty_3927" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3893" SOURCE="" VARIABLE="empty_3928" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3909" SOURCE="" VARIABLE="empty_3929" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3925" SOURCE="" VARIABLE="empty_3930" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3941" SOURCE="" VARIABLE="empty_3931" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3957" SOURCE="" VARIABLE="empty_3932" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3973" SOURCE="" VARIABLE="empty_3933" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3989" SOURCE="" VARIABLE="empty_3934" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4005" SOURCE="" VARIABLE="empty_3935" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4021" SOURCE="" VARIABLE="empty_3936" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4037" SOURCE="" VARIABLE="empty_3937" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4053" SOURCE="" VARIABLE="empty_3938" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4069" SOURCE="" VARIABLE="empty_3939" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4085" SOURCE="" VARIABLE="empty_3940" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3483_fu_92205_p2" SOURCE="" VARIABLE="tmp3483" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3484_fu_91617_p2" SOURCE="" VARIABLE="tmp3484" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3482_fu_92210_p2" SOURCE="" VARIABLE="tmp3482" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3486_fu_90929_p2" SOURCE="" VARIABLE="tmp3486" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3487_fu_90933_p2" SOURCE="" VARIABLE="tmp3487" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3485_fu_90938_p2" SOURCE="" VARIABLE="tmp3485" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3481_fu_92709_p2" SOURCE="" VARIABLE="tmp3481" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3490_fu_88777_p2" SOURCE="" VARIABLE="tmp3490" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3491_fu_89345_p2" SOURCE="" VARIABLE="tmp3491" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3489_fu_92713_p2" SOURCE="" VARIABLE="tmp3489" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3493_fu_92717_p2" SOURCE="" VARIABLE="tmp3493" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3494_fu_92721_p2" SOURCE="" VARIABLE="tmp3494" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3492_fu_92726_p2" SOURCE="" VARIABLE="tmp3492" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3488_fu_92732_p2" SOURCE="" VARIABLE="tmp3488" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_15_4_15_fu_92738_p2" SOURCE="" VARIABLE="add31_u0_32fixp_15_4_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3846" SOURCE="" VARIABLE="empty_3941" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3862" SOURCE="" VARIABLE="empty_3942" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3878" SOURCE="" VARIABLE="empty_3943" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3894" SOURCE="" VARIABLE="empty_3944" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3910" SOURCE="" VARIABLE="empty_3945" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3926" SOURCE="" VARIABLE="empty_3946" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3942" SOURCE="" VARIABLE="empty_3947" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3958" SOURCE="" VARIABLE="empty_3948" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3974" SOURCE="" VARIABLE="empty_3949" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3990" SOURCE="" VARIABLE="empty_3950" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4006" SOURCE="" VARIABLE="empty_3951" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4022" SOURCE="" VARIABLE="empty_3952" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4038" SOURCE="" VARIABLE="empty_3953" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4054" SOURCE="" VARIABLE="empty_3954" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4070" SOURCE="" VARIABLE="empty_3955" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4086" SOURCE="" VARIABLE="empty_3956" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3510_fu_92230_p2" SOURCE="" VARIABLE="tmp3510" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3511_fu_91637_p2" SOURCE="" VARIABLE="tmp3511" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3509_fu_92235_p2" SOURCE="" VARIABLE="tmp3509" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3513_fu_90959_p2" SOURCE="" VARIABLE="tmp3513" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3514_fu_90963_p2" SOURCE="" VARIABLE="tmp3514" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3512_fu_90968_p2" SOURCE="" VARIABLE="tmp3512" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3508_fu_92759_p2" SOURCE="" VARIABLE="tmp3508" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3517_fu_88797_p2" SOURCE="" VARIABLE="tmp3517" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3518_fu_89365_p2" SOURCE="" VARIABLE="tmp3518" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3516_fu_92763_p2" SOURCE="" VARIABLE="tmp3516" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3520_fu_92767_p2" SOURCE="" VARIABLE="tmp3520" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3521_fu_92771_p2" SOURCE="" VARIABLE="tmp3521" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3519_fu_92776_p2" SOURCE="" VARIABLE="tmp3519" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3515_fu_92782_p2" SOURCE="" VARIABLE="tmp3515" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_15_5_15_fu_92788_p2" SOURCE="" VARIABLE="add31_u0_32fixp_15_5_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3847" SOURCE="" VARIABLE="empty_3957" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3863" SOURCE="" VARIABLE="empty_3958" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3879" SOURCE="" VARIABLE="empty_3959" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3895" SOURCE="" VARIABLE="empty_3960" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3911" SOURCE="" VARIABLE="empty_3961" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3927" SOURCE="" VARIABLE="empty_3962" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3943" SOURCE="" VARIABLE="empty_3963" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3959" SOURCE="" VARIABLE="empty_3964" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3975" SOURCE="" VARIABLE="empty_3965" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3991" SOURCE="" VARIABLE="empty_3966" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4007" SOURCE="" VARIABLE="empty_3967" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4023" SOURCE="" VARIABLE="empty_3968" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4039" SOURCE="" VARIABLE="empty_3969" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4055" SOURCE="" VARIABLE="empty_3970" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4071" SOURCE="" VARIABLE="empty_3971" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4087" SOURCE="" VARIABLE="empty_3972" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3537_fu_92255_p2" SOURCE="" VARIABLE="tmp3537" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3538_fu_91657_p2" SOURCE="" VARIABLE="tmp3538" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3536_fu_92260_p2" SOURCE="" VARIABLE="tmp3536" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3540_fu_90989_p2" SOURCE="" VARIABLE="tmp3540" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3541_fu_90993_p2" SOURCE="" VARIABLE="tmp3541" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3539_fu_90998_p2" SOURCE="" VARIABLE="tmp3539" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3535_fu_92809_p2" SOURCE="" VARIABLE="tmp3535" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3544_fu_88817_p2" SOURCE="" VARIABLE="tmp3544" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3545_fu_89385_p2" SOURCE="" VARIABLE="tmp3545" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3543_fu_92813_p2" SOURCE="" VARIABLE="tmp3543" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3547_fu_92817_p2" SOURCE="" VARIABLE="tmp3547" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3548_fu_92821_p2" SOURCE="" VARIABLE="tmp3548" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3546_fu_92826_p2" SOURCE="" VARIABLE="tmp3546" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3542_fu_92832_p2" SOURCE="" VARIABLE="tmp3542" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_15_6_15_fu_92838_p2" SOURCE="" VARIABLE="add31_u0_32fixp_15_6_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3848" SOURCE="" VARIABLE="empty_3973" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3864" SOURCE="" VARIABLE="empty_3974" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3880" SOURCE="" VARIABLE="empty_3975" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3896" SOURCE="" VARIABLE="empty_3976" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3912" SOURCE="" VARIABLE="empty_3977" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3928" SOURCE="" VARIABLE="empty_3978" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3944" SOURCE="" VARIABLE="empty_3979" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3960" SOURCE="" VARIABLE="empty_3980" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3976" SOURCE="" VARIABLE="empty_3981" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3992" SOURCE="" VARIABLE="empty_3982" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4008" SOURCE="" VARIABLE="empty_3983" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4024" SOURCE="" VARIABLE="empty_3984" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4040" SOURCE="" VARIABLE="empty_3985" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4056" SOURCE="" VARIABLE="empty_3986" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4072" SOURCE="" VARIABLE="empty_3987" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4088" SOURCE="" VARIABLE="empty_3988" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3564_fu_92280_p2" SOURCE="" VARIABLE="tmp3564" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3565_fu_91677_p2" SOURCE="" VARIABLE="tmp3565" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3563_fu_92285_p2" SOURCE="" VARIABLE="tmp3563" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3567_fu_91019_p2" SOURCE="" VARIABLE="tmp3567" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3568_fu_91023_p2" SOURCE="" VARIABLE="tmp3568" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3566_fu_91028_p2" SOURCE="" VARIABLE="tmp3566" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3562_fu_92859_p2" SOURCE="" VARIABLE="tmp3562" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3571_fu_88837_p2" SOURCE="" VARIABLE="tmp3571" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3572_fu_89405_p2" SOURCE="" VARIABLE="tmp3572" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3570_fu_92863_p2" SOURCE="" VARIABLE="tmp3570" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3574_fu_92867_p2" SOURCE="" VARIABLE="tmp3574" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3575_fu_92871_p2" SOURCE="" VARIABLE="tmp3575" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3573_fu_92876_p2" SOURCE="" VARIABLE="tmp3573" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3569_fu_92882_p2" SOURCE="" VARIABLE="tmp3569" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_15_7_15_fu_92888_p2" SOURCE="" VARIABLE="add31_u0_32fixp_15_7_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3849" SOURCE="" VARIABLE="empty_3989" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3865" SOURCE="" VARIABLE="empty_3990" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3881" SOURCE="" VARIABLE="empty_3991" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3897" SOURCE="" VARIABLE="empty_3992" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3913" SOURCE="" VARIABLE="empty_3993" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3929" SOURCE="" VARIABLE="empty_3994" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3945" SOURCE="" VARIABLE="empty_3995" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3961" SOURCE="" VARIABLE="empty_3996" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3977" SOURCE="" VARIABLE="empty_3997" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3993" SOURCE="" VARIABLE="empty_3998" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4009" SOURCE="" VARIABLE="empty_3999" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4025" SOURCE="" VARIABLE="empty_4000" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4041" SOURCE="" VARIABLE="empty_4001" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4057" SOURCE="" VARIABLE="empty_4002" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4073" SOURCE="" VARIABLE="empty_4003" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4089" SOURCE="" VARIABLE="empty_4004" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3591_fu_92305_p2" SOURCE="" VARIABLE="tmp3591" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3592_fu_91697_p2" SOURCE="" VARIABLE="tmp3592" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3590_fu_92310_p2" SOURCE="" VARIABLE="tmp3590" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3594_fu_91049_p2" SOURCE="" VARIABLE="tmp3594" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3595_fu_91053_p2" SOURCE="" VARIABLE="tmp3595" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3593_fu_91058_p2" SOURCE="" VARIABLE="tmp3593" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3589_fu_92909_p2" SOURCE="" VARIABLE="tmp3589" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3598_fu_88857_p2" SOURCE="" VARIABLE="tmp3598" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3599_fu_89425_p2" SOURCE="" VARIABLE="tmp3599" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3597_fu_92913_p2" SOURCE="" VARIABLE="tmp3597" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3601_fu_92917_p2" SOURCE="" VARIABLE="tmp3601" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3602_fu_92921_p2" SOURCE="" VARIABLE="tmp3602" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3600_fu_92926_p2" SOURCE="" VARIABLE="tmp3600" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3596_fu_92932_p2" SOURCE="" VARIABLE="tmp3596" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_15_8_15_fu_92938_p2" SOURCE="" VARIABLE="add31_u0_32fixp_15_8_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3850" SOURCE="" VARIABLE="empty_4005" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3866" SOURCE="" VARIABLE="empty_4006" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3882" SOURCE="" VARIABLE="empty_4007" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3898" SOURCE="" VARIABLE="empty_4008" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3914" SOURCE="" VARIABLE="empty_4009" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3930" SOURCE="" VARIABLE="empty_4010" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3946" SOURCE="" VARIABLE="empty_4011" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3962" SOURCE="" VARIABLE="empty_4012" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3978" SOURCE="" VARIABLE="empty_4013" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3994" SOURCE="" VARIABLE="empty_4014" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4010" SOURCE="" VARIABLE="empty_4015" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4026" SOURCE="" VARIABLE="empty_4016" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4042" SOURCE="" VARIABLE="empty_4017" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4058" SOURCE="" VARIABLE="empty_4018" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4074" SOURCE="" VARIABLE="empty_4019" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4090" SOURCE="" VARIABLE="empty_4020" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3618_fu_92330_p2" SOURCE="" VARIABLE="tmp3618" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3619_fu_91717_p2" SOURCE="" VARIABLE="tmp3619" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3617_fu_92335_p2" SOURCE="" VARIABLE="tmp3617" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3621_fu_91079_p2" SOURCE="" VARIABLE="tmp3621" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3622_fu_91083_p2" SOURCE="" VARIABLE="tmp3622" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3620_fu_91088_p2" SOURCE="" VARIABLE="tmp3620" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3616_fu_92959_p2" SOURCE="" VARIABLE="tmp3616" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3625_fu_88877_p2" SOURCE="" VARIABLE="tmp3625" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3626_fu_89445_p2" SOURCE="" VARIABLE="tmp3626" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3624_fu_92963_p2" SOURCE="" VARIABLE="tmp3624" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3628_fu_92967_p2" SOURCE="" VARIABLE="tmp3628" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3629_fu_92971_p2" SOURCE="" VARIABLE="tmp3629" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3627_fu_92976_p2" SOURCE="" VARIABLE="tmp3627" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3623_fu_92982_p2" SOURCE="" VARIABLE="tmp3623" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_15_9_15_fu_92988_p2" SOURCE="" VARIABLE="add31_u0_32fixp_15_9_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3851" SOURCE="" VARIABLE="empty_4021" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3867" SOURCE="" VARIABLE="empty_4022" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3883" SOURCE="" VARIABLE="empty_4023" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3899" SOURCE="" VARIABLE="empty_4024" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3915" SOURCE="" VARIABLE="empty_4025" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3931" SOURCE="" VARIABLE="empty_4026" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3947" SOURCE="" VARIABLE="empty_4027" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3963" SOURCE="" VARIABLE="empty_4028" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3979" SOURCE="" VARIABLE="empty_4029" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3995" SOURCE="" VARIABLE="empty_4030" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4011" SOURCE="" VARIABLE="empty_4031" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4027" SOURCE="" VARIABLE="empty_4032" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4043" SOURCE="" VARIABLE="empty_4033" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4059" SOURCE="" VARIABLE="empty_4034" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4075" SOURCE="" VARIABLE="empty_4035" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4091" SOURCE="" VARIABLE="empty_4036" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3645_fu_92355_p2" SOURCE="" VARIABLE="tmp3645" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3646_fu_91737_p2" SOURCE="" VARIABLE="tmp3646" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3644_fu_92360_p2" SOURCE="" VARIABLE="tmp3644" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3648_fu_91109_p2" SOURCE="" VARIABLE="tmp3648" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3649_fu_91113_p2" SOURCE="" VARIABLE="tmp3649" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3647_fu_91118_p2" SOURCE="" VARIABLE="tmp3647" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3643_fu_93009_p2" SOURCE="" VARIABLE="tmp3643" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3652_fu_88897_p2" SOURCE="" VARIABLE="tmp3652" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3653_fu_89465_p2" SOURCE="" VARIABLE="tmp3653" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3651_fu_93013_p2" SOURCE="" VARIABLE="tmp3651" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3655_fu_93017_p2" SOURCE="" VARIABLE="tmp3655" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3656_fu_93021_p2" SOURCE="" VARIABLE="tmp3656" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3654_fu_93026_p2" SOURCE="" VARIABLE="tmp3654" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3650_fu_93032_p2" SOURCE="" VARIABLE="tmp3650" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_15_10_15_fu_93038_p2" SOURCE="" VARIABLE="add31_u0_32fixp_15_10_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3852" SOURCE="" VARIABLE="empty_4037" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3868" SOURCE="" VARIABLE="empty_4038" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3884" SOURCE="" VARIABLE="empty_4039" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3900" SOURCE="" VARIABLE="empty_4040" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3916" SOURCE="" VARIABLE="empty_4041" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3932" SOURCE="" VARIABLE="empty_4042" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3948" SOURCE="" VARIABLE="empty_4043" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3964" SOURCE="" VARIABLE="empty_4044" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3980" SOURCE="" VARIABLE="empty_4045" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3996" SOURCE="" VARIABLE="empty_4046" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4012" SOURCE="" VARIABLE="empty_4047" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4028" SOURCE="" VARIABLE="empty_4048" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4044" SOURCE="" VARIABLE="empty_4049" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4060" SOURCE="" VARIABLE="empty_4050" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4076" SOURCE="" VARIABLE="empty_4051" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4092" SOURCE="" VARIABLE="empty_4052" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3672_fu_92380_p2" SOURCE="" VARIABLE="tmp3672" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3673_fu_91757_p2" SOURCE="" VARIABLE="tmp3673" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3671_fu_92385_p2" SOURCE="" VARIABLE="tmp3671" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3675_fu_91139_p2" SOURCE="" VARIABLE="tmp3675" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3676_fu_91143_p2" SOURCE="" VARIABLE="tmp3676" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3674_fu_91148_p2" SOURCE="" VARIABLE="tmp3674" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3670_fu_93059_p2" SOURCE="" VARIABLE="tmp3670" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3679_fu_88917_p2" SOURCE="" VARIABLE="tmp3679" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3680_fu_89485_p2" SOURCE="" VARIABLE="tmp3680" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3678_fu_93063_p2" SOURCE="" VARIABLE="tmp3678" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3682_fu_93067_p2" SOURCE="" VARIABLE="tmp3682" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3683_fu_93071_p2" SOURCE="" VARIABLE="tmp3683" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3681_fu_93076_p2" SOURCE="" VARIABLE="tmp3681" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3677_fu_93082_p2" SOURCE="" VARIABLE="tmp3677" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_15_11_15_fu_93088_p2" SOURCE="" VARIABLE="add31_u0_32fixp_15_11_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3853" SOURCE="" VARIABLE="empty_4053" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3869" SOURCE="" VARIABLE="empty_4054" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3885" SOURCE="" VARIABLE="empty_4055" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3901" SOURCE="" VARIABLE="empty_4056" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3917" SOURCE="" VARIABLE="empty_4057" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3933" SOURCE="" VARIABLE="empty_4058" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3949" SOURCE="" VARIABLE="empty_4059" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3965" SOURCE="" VARIABLE="empty_4060" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3981" SOURCE="" VARIABLE="empty_4061" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3997" SOURCE="" VARIABLE="empty_4062" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4013" SOURCE="" VARIABLE="empty_4063" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4029" SOURCE="" VARIABLE="empty_4064" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4045" SOURCE="" VARIABLE="empty_4065" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4061" SOURCE="" VARIABLE="empty_4066" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4077" SOURCE="" VARIABLE="empty_4067" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4093" SOURCE="" VARIABLE="empty_4068" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3699_fu_92405_p2" SOURCE="" VARIABLE="tmp3699" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3700_fu_91777_p2" SOURCE="" VARIABLE="tmp3700" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3698_fu_92410_p2" SOURCE="" VARIABLE="tmp3698" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3702_fu_91169_p2" SOURCE="" VARIABLE="tmp3702" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3703_fu_91173_p2" SOURCE="" VARIABLE="tmp3703" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3701_fu_91178_p2" SOURCE="" VARIABLE="tmp3701" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3697_fu_93109_p2" SOURCE="" VARIABLE="tmp3697" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3706_fu_88937_p2" SOURCE="" VARIABLE="tmp3706" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3707_fu_89505_p2" SOURCE="" VARIABLE="tmp3707" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3705_fu_93113_p2" SOURCE="" VARIABLE="tmp3705" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3709_fu_93117_p2" SOURCE="" VARIABLE="tmp3709" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3710_fu_93121_p2" SOURCE="" VARIABLE="tmp3710" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3708_fu_93126_p2" SOURCE="" VARIABLE="tmp3708" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3704_fu_93132_p2" SOURCE="" VARIABLE="tmp3704" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_15_12_15_fu_93138_p2" SOURCE="" VARIABLE="add31_u0_32fixp_15_12_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3854" SOURCE="" VARIABLE="empty_4069" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3870" SOURCE="" VARIABLE="empty_4070" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3886" SOURCE="" VARIABLE="empty_4071" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3902" SOURCE="" VARIABLE="empty_4072" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3918" SOURCE="" VARIABLE="empty_4073" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3934" SOURCE="" VARIABLE="empty_4074" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3950" SOURCE="" VARIABLE="empty_4075" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3966" SOURCE="" VARIABLE="empty_4076" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3982" SOURCE="" VARIABLE="empty_4077" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3998" SOURCE="" VARIABLE="empty_4078" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4014" SOURCE="" VARIABLE="empty_4079" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4030" SOURCE="" VARIABLE="empty_4080" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4046" SOURCE="" VARIABLE="empty_4081" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4062" SOURCE="" VARIABLE="empty_4082" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4078" SOURCE="" VARIABLE="empty_4083" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4094" SOURCE="" VARIABLE="empty_4084" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3726_fu_92430_p2" SOURCE="" VARIABLE="tmp3726" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3727_fu_91797_p2" SOURCE="" VARIABLE="tmp3727" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3725_fu_92435_p2" SOURCE="" VARIABLE="tmp3725" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3729_fu_91199_p2" SOURCE="" VARIABLE="tmp3729" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3730_fu_91203_p2" SOURCE="" VARIABLE="tmp3730" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3728_fu_91208_p2" SOURCE="" VARIABLE="tmp3728" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3724_fu_93159_p2" SOURCE="" VARIABLE="tmp3724" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3733_fu_88957_p2" SOURCE="" VARIABLE="tmp3733" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3734_fu_89525_p2" SOURCE="" VARIABLE="tmp3734" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3732_fu_93163_p2" SOURCE="" VARIABLE="tmp3732" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3736_fu_93167_p2" SOURCE="" VARIABLE="tmp3736" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3737_fu_93171_p2" SOURCE="" VARIABLE="tmp3737" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3735_fu_93176_p2" SOURCE="" VARIABLE="tmp3735" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3731_fu_93182_p2" SOURCE="" VARIABLE="tmp3731" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_15_13_15_fu_93188_p2" SOURCE="" VARIABLE="add31_u0_32fixp_15_13_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3855" SOURCE="" VARIABLE="empty_4085" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3871" SOURCE="" VARIABLE="empty_4086" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3887" SOURCE="" VARIABLE="empty_4087" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3903" SOURCE="" VARIABLE="empty_4088" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3919" SOURCE="" VARIABLE="empty_4089" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3935" SOURCE="" VARIABLE="empty_4090" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3951" SOURCE="" VARIABLE="empty_4091" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3967" SOURCE="" VARIABLE="empty_4092" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3983" SOURCE="" VARIABLE="empty_4093" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3999" SOURCE="" VARIABLE="empty_4094" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4015" SOURCE="" VARIABLE="empty_4095" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4031" SOURCE="" VARIABLE="empty_4096" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4047" SOURCE="" VARIABLE="empty_4097" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4063" SOURCE="" VARIABLE="empty_4098" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4079" SOURCE="" VARIABLE="empty_4099" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4095" SOURCE="" VARIABLE="empty_4100" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3753_fu_92455_p2" SOURCE="" VARIABLE="tmp3753" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3754_fu_91817_p2" SOURCE="" VARIABLE="tmp3754" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3752_fu_92460_p2" SOURCE="" VARIABLE="tmp3752" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3756_fu_91229_p2" SOURCE="" VARIABLE="tmp3756" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3757_fu_91233_p2" SOURCE="" VARIABLE="tmp3757" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3755_fu_91238_p2" SOURCE="" VARIABLE="tmp3755" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3751_fu_93209_p2" SOURCE="" VARIABLE="tmp3751" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3760_fu_88977_p2" SOURCE="" VARIABLE="tmp3760" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3761_fu_89545_p2" SOURCE="" VARIABLE="tmp3761" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3759_fu_93213_p2" SOURCE="" VARIABLE="tmp3759" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3763_fu_93217_p2" SOURCE="" VARIABLE="tmp3763" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3764_fu_93221_p2" SOURCE="" VARIABLE="tmp3764" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3762_fu_93226_p2" SOURCE="" VARIABLE="tmp3762" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3758_fu_93232_p2" SOURCE="" VARIABLE="tmp3758" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_15_14_15_fu_93238_p2" SOURCE="" VARIABLE="add31_u0_32fixp_15_14_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3856" SOURCE="" VARIABLE="empty_4101" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3872" SOURCE="" VARIABLE="empty_4102" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3888" SOURCE="" VARIABLE="empty_4103" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3904" SOURCE="" VARIABLE="empty_4104" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3920" SOURCE="" VARIABLE="empty_4105" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3936" SOURCE="" VARIABLE="empty_4106" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3952" SOURCE="" VARIABLE="empty_4107" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3968" SOURCE="" VARIABLE="empty_4108" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U3984" SOURCE="" VARIABLE="empty_4109" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4000" SOURCE="" VARIABLE="empty_4110" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4016" SOURCE="" VARIABLE="empty_4111" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4032" SOURCE="" VARIABLE="empty_4112" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4048" SOURCE="" VARIABLE="empty_4113" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4064" SOURCE="" VARIABLE="empty_4114" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4080" SOURCE="" VARIABLE="empty_4115" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_50_1_1_U4096" SOURCE="" VARIABLE="empty_4116" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3780_fu_92480_p2" SOURCE="" VARIABLE="tmp3780" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3781_fu_91837_p2" SOURCE="" VARIABLE="tmp3781" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3779_fu_92485_p2" SOURCE="" VARIABLE="tmp3779" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3783_fu_91259_p2" SOURCE="" VARIABLE="tmp3783" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3784_fu_91263_p2" SOURCE="" VARIABLE="tmp3784" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3782_fu_91268_p2" SOURCE="" VARIABLE="tmp3782" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3778_fu_93259_p2" SOURCE="" VARIABLE="tmp3778" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3787_fu_88997_p2" SOURCE="" VARIABLE="tmp3787" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3788_fu_89565_p2" SOURCE="" VARIABLE="tmp3788" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3786_fu_93263_p2" SOURCE="" VARIABLE="tmp3786" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3790_fu_93267_p2" SOURCE="" VARIABLE="tmp3790" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3791_fu_93271_p2" SOURCE="" VARIABLE="tmp3791" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3789_fu_93276_p2" SOURCE="" VARIABLE="tmp3789" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3785_fu_93282_p2" SOURCE="" VARIABLE="tmp3785" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add31_u0_32fixp_15_15_15_fu_93288_p2" SOURCE="" VARIABLE="add31_u0_32fixp_15_15_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="doitgen" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem_m_axi_U" SOURCE="" VARIABLE="" MODULE="doitgen" LOOP="" BUNDLEDNAME="gmem" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
