
*** Running vivado
    with args -log system_vga_display_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_vga_display_0_0.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Wed Dec 10 20:44:22 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source system_vga_display_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 491.723 ; gain = 211.289
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/lucas/Documents/GitHub/KBS-DOOM/IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top system_vga_display_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1

*** Running vivado
    with args -log system_vga_display_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_vga_display_0_0.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Wed Dec 10 20:44:56 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source system_vga_display_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 493.676 ; gain = 213.656
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/lucas/Documents/GitHub/KBS-DOOM/IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top system_vga_display_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 42532
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1200.832 ; gain = 492.941
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_vga_display_0_0' [c:/Users/lucas/Documents/GitHub/KBS-DOOM/KBS-DOOM/KBS-DOOM.gen/sources_1/bd/system/ip/system_vga_display_0_0/synth/system_vga_display_0_0.vhd:75]
INFO: [Synth 8-3491] module 'vga_display' declared at 'C:/Users/lucas/Documents/GitHub/KBS-DOOM/KBS-DOOM/KBS-DOOM.srcs/sources_1/new/vga_controller.vhd:5' bound to instance 'U0' of component 'vga_display' [c:/Users/lucas/Documents/GitHub/KBS-DOOM/KBS-DOOM/KBS-DOOM.gen/sources_1/bd/system/ip/system_vga_display_0_0/synth/system_vga_display_0_0.vhd:111]
INFO: [Synth 8-638] synthesizing module 'vga_display' [C:/Users/lucas/Documents/GitHub/KBS-DOOM/KBS-DOOM/KBS-DOOM.srcs/sources_1/new/vga_controller.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'vga_display' (0#1) [C:/Users/lucas/Documents/GitHub/KBS-DOOM/KBS-DOOM/KBS-DOOM.srcs/sources_1/new/vga_controller.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'system_vga_display_0_0' (0#1) [c:/Users/lucas/Documents/GitHub/KBS-DOOM/KBS-DOOM/KBS-DOOM.gen/sources_1/bd/system/ip/system_vga_display_0_0/synth/system_vga_display_0_0.vhd:75]
WARNING: [Synth 8-6014] Unused sequential element pixel_index_reg was removed.  [C:/Users/lucas/Documents/GitHub/KBS-DOOM/KBS-DOOM/KBS-DOOM.srcs/sources_1/new/vga_controller.vhd:155]
WARNING: [Synth 8-6014] Unused sequential element disp_x_d1_reg was removed.  [C:/Users/lucas/Documents/GitHub/KBS-DOOM/KBS-DOOM/KBS-DOOM.srcs/sources_1/new/vga_controller.vhd:183]
WARNING: [Synth 8-6014] Unused sequential element disp_y_d1_reg was removed.  [C:/Users/lucas/Documents/GitHub/KBS-DOOM/KBS-DOOM/KBS-DOOM.srcs/sources_1/new/vga_controller.vhd:184]
WARNING: [Synth 8-6014] Unused sequential element disp_x_d2_reg was removed.  [C:/Users/lucas/Documents/GitHub/KBS-DOOM/KBS-DOOM/KBS-DOOM.srcs/sources_1/new/vga_controller.vhd:192]
WARNING: [Synth 8-6014] Unused sequential element disp_y_d2_reg was removed.  [C:/Users/lucas/Documents/GitHub/KBS-DOOM/KBS-DOOM/KBS-DOOM.srcs/sources_1/new/vga_controller.vhd:193]
WARNING: [Synth 8-6014] Unused sequential element disp_x_d3_reg was removed.  [C:/Users/lucas/Documents/GitHub/KBS-DOOM/KBS-DOOM/KBS-DOOM.srcs/sources_1/new/vga_controller.vhd:202]
WARNING: [Synth 8-6014] Unused sequential element disp_y_d3_reg was removed.  [C:/Users/lucas/Documents/GitHub/KBS-DOOM/KBS-DOOM/KBS-DOOM.srcs/sources_1/new/vga_controller.vhd:203]
WARNING: [Synth 8-6014] Unused sequential element disp_x_d4_reg was removed.  [C:/Users/lucas/Documents/GitHub/KBS-DOOM/KBS-DOOM/KBS-DOOM.srcs/sources_1/new/vga_controller.vhd:210]
WARNING: [Synth 8-6014] Unused sequential element disp_y_d4_reg was removed.  [C:/Users/lucas/Documents/GitHub/KBS-DOOM/KBS-DOOM/KBS-DOOM.srcs/sources_1/new/vga_controller.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element h_count_d5_reg was removed.  [C:/Users/lucas/Documents/GitHub/KBS-DOOM/KBS-DOOM/KBS-DOOM.srcs/sources_1/new/vga_controller.vhd:215]
WARNING: [Synth 8-6014] Unused sequential element v_count_d5_reg was removed.  [C:/Users/lucas/Documents/GitHub/KBS-DOOM/KBS-DOOM/KBS-DOOM.srcs/sources_1/new/vga_controller.vhd:216]
WARNING: [Synth 8-6014] Unused sequential element visible_d5_reg was removed.  [C:/Users/lucas/Documents/GitHub/KBS-DOOM/KBS-DOOM/KBS-DOOM.srcs/sources_1/new/vga_controller.vhd:217]
WARNING: [Synth 8-6014] Unused sequential element draw_d5_reg was removed.  [C:/Users/lucas/Documents/GitHub/KBS-DOOM/KBS-DOOM/KBS-DOOM.srcs/sources_1/new/vga_controller.vhd:218]
WARNING: [Synth 8-6014] Unused sequential element draw_d1_reg was removed.  [C:/Users/lucas/Documents/GitHub/KBS-DOOM/KBS-DOOM/KBS-DOOM.srcs/sources_1/new/vga_controller.vhd:182]
WARNING: [Synth 8-3936] Found unconnected internal register 'pal_color_reg' and it is trimmed from '32' to '12' bits. [C:/Users/lucas/Documents/GitHub/KBS-DOOM/KBS-DOOM/KBS-DOOM.srcs/sources_1/new/vga_controller.vhd:212]
WARNING: [Synth 8-7129] Port doutPalette[31] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port doutPalette[30] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port doutPalette[29] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port doutPalette[28] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port doutPalette[27] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port doutPalette[26] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port doutPalette[25] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port doutPalette[24] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port doutPalette[23] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port doutPalette[22] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port doutPalette[21] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port doutPalette[20] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port doutPalette[19] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port doutPalette[18] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port doutPalette[17] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port doutPalette[16] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port doutPalette[15] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port doutPalette[14] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port doutPalette[13] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port doutPalette[12] in module vga_display is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1314.043 ; gain = 606.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1314.043 ; gain = 606.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1314.043 ; gain = 606.152
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1314.043 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1393.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1393.375 ; gain = 0.199
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1393.375 ; gain = 685.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1393.375 ; gain = 685.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1393.375 ; gain = 685.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1393.375 ; gain = 685.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 10    
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP U0/byte_lane0, operation Mode is: C'+(A:0x140)*B2.
DSP Report: register U0/v_count_reg is absorbed into DSP U0/byte_lane0.
DSP Report: register U0/h_count_reg is absorbed into DSP U0/byte_lane0.
DSP Report: operator U0/byte_lane0 is absorbed into DSP U0/byte_lane0.
DSP Report: operator U0/byte_lane1 is absorbed into DSP U0/byte_lane0.
WARNING: [Synth 8-7129] Port doutPalette[31] in module system_vga_display_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port doutPalette[30] in module system_vga_display_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port doutPalette[29] in module system_vga_display_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port doutPalette[28] in module system_vga_display_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port doutPalette[27] in module system_vga_display_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port doutPalette[26] in module system_vga_display_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port doutPalette[25] in module system_vga_display_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port doutPalette[24] in module system_vga_display_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port doutPalette[23] in module system_vga_display_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port doutPalette[22] in module system_vga_display_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port doutPalette[21] in module system_vga_display_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port doutPalette[20] in module system_vga_display_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port doutPalette[19] in module system_vga_display_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port doutPalette[18] in module system_vga_display_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port doutPalette[17] in module system_vga_display_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port doutPalette[16] in module system_vga_display_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port doutPalette[15] in module system_vga_display_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port doutPalette[14] in module system_vga_display_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port doutPalette[13] in module system_vga_display_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port doutPalette[12] in module system_vga_display_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1393.375 ; gain = 685.484
---------------------------------------------------------------------------------
 Sort Area is  U0/byte_lane0_0 : 0 0 : 289 289 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|vga_display | C'+(A:0x140)*B2 | 8      | 17     | 9      | -      | 17     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1550.555 ; gain = 842.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1550.703 ; gain = 842.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1569.793 ; gain = 861.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1795.367 ; gain = 1087.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1795.367 ; gain = 1087.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1795.367 ; gain = 1087.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1795.367 ; gain = 1087.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1795.367 ; gain = 1087.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1795.367 ; gain = 1087.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|system_vga_display_0_0 | U0/h_count_d4_reg[9] | 4      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|system_vga_display_0_0 | U0/v_count_d4_reg[9] | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
+-----------------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|vga_display | (C'+A'*B)'  | 8      | 9      | 9      | -      | 17     | 1    | 0    | 1    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     1|
|2     |LUT1    |     3|
|3     |LUT2    |     3|
|4     |LUT3    |     4|
|5     |LUT4    |     6|
|6     |LUT5    |     8|
|7     |LUT6    |    19|
|8     |SRL16E  |    15|
|9     |FDRE    |   107|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1795.367 ; gain = 1087.477
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1795.367 ; gain = 1008.145
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1795.367 ; gain = 1087.477
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1796.871 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1800.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e15748ea
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 1800.125 ; gain = 1287.715
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1800.125 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/lucas/Documents/GitHub/KBS-DOOM/KBS-DOOM/KBS-DOOM.runs/system_vga_display_0_0_synth_1/system_vga_display_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file system_vga_display_0_0_utilization_synth.rpt -pb system_vga_display_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 10 20:45:43 2025...
