Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4e0e4061a3af4841bdc6408af3096db8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_hex_7seg_behav xil_defaultlib.tb_hex_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3219] choice '"0100"' is already covered [D:/Documents/xstefk04/digital-electronics-1/labs/04-segment/04segment/04segment.srcs/sources_1/new/hex_7seg.vhd:68]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_hex_7seg in library work failed.
