// Seed: 1349349411
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  logic [7:0] id_3;
  id_4 :
  assert property (@(1) (id_4 !== 1))
  else id_2 <= 1;
  assign id_3[1 : 1] = 1;
  assign id_2 = 1;
  module_0();
endmodule
module module_2 (
    input wor id_0,
    output tri1 id_1,
    input tri0 id_2,
    output uwire id_3,
    input supply1 id_4,
    input tri id_5,
    output tri0 id_6,
    input tri id_7,
    input tri0 id_8,
    output wire id_9,
    output tri0 id_10,
    input wire id_11,
    output wor id_12,
    input wire id_13
);
  wire id_15;
  module_0();
endmodule
