

================================================================
== Vivado HLS Report for 'worker_COO_SpMV'
================================================================
* Date:           Mon Nov 21 16:31:05 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        COO_SpMV.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.09|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  5001|  32501|  5001|  32501|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  5000|  32500|  2 ~ 13  |          -|          -|  2500|    no    |
        +----------+------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     28|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     18|
|Register         |        -|      -|     185|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      5|     533|    757|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------------+-------------------------------------+---------+-------+-----+-----+
    |                Instance                |                Module               | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------------+-------------------------------------+---------+-------+-----+-----+
    |worker_fadd_32ns_32ns_32_5_full_dsp_U7  |worker_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |worker_fmul_32ns_32ns_32_4_max_dsp_U8   |worker_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +----------------------------------------+-------------------------------------+---------+-------+-----+-----+
    |Total                                   |                                     |        0|      5|  348|  711|
    +----------------------------------------+-------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------+------------------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |         Module         | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------------------+---------+---+----+------+-----+------+-------------+
    |vector_U  |worker_COO_SpMV_vector  |        1|  0|   0|   100|   32|     1|         3200|
    +----------+------------------------+---------+---+----+------+-----+------+-------------+
    |Total     |                        |        1|  0|   0|   100|   32|     1|         3200|
    +----------+------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_4_fu_125_p2       |     +    |      0|  0|  12|          12|           1|
    |exitcond_fu_119_p2  |   icmp   |      0|  0|   5|          12|          12|
    |tmp_fu_131_p2       |   icmp   |      0|  0|  11|          32|          32|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  28|          56|          45|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   6|         15|    1|         15|
    |i_reg_95   |  12|          2|   12|         24|
    +-----------+----+-----------+-----+-----------+
    |Total      |  18|         17|   13|         39|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |  14|   0|   14|          0|
    |i_4_reg_171          |  12|   0|   12|          0|
    |i_reg_95             |  12|   0|   12|          0|
    |output_addr_reg_205  |   5|   0|    5|          0|
    |output_load_reg_230  |  32|   0|   32|          0|
    |tmp_12_reg_191       |   1|   0|    1|          0|
    |tmp_7_reg_225        |  32|   0|   32|          0|
    |tmp_9_reg_235        |  32|   0|   32|          0|
    |tmp_reg_176          |   1|   0|    1|          0|
    |tmp_s_reg_180        |  12|   0|   64|         52|
    |val_load_reg_210     |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 185|   0|  237|         52|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | worker_COO_SpMV | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | worker_COO_SpMV | return value |
|ap_start           |  in |    1| ap_ctrl_hs | worker_COO_SpMV | return value |
|ap_done            | out |    1| ap_ctrl_hs | worker_COO_SpMV | return value |
|ap_idle            | out |    1| ap_ctrl_hs | worker_COO_SpMV | return value |
|ap_ready           | out |    1| ap_ctrl_hs | worker_COO_SpMV | return value |
|row_address0       | out |   12|  ap_memory |       row       |     array    |
|row_ce0            | out |    1|  ap_memory |       row       |     array    |
|row_q0             |  in |    6|  ap_memory |       row       |     array    |
|col_address0       | out |   12|  ap_memory |       col       |     array    |
|col_ce0            | out |    1|  ap_memory |       col       |     array    |
|col_q0             |  in |    8|  ap_memory |       col       |     array    |
|val_r_address0     | out |   12|  ap_memory |      val_r      |     array    |
|val_r_ce0          | out |    1|  ap_memory |      val_r      |     array    |
|val_r_q0           |  in |   32|  ap_memory |      val_r      |     array    |
|output_r_address0  | out |    5|  ap_memory |     output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_d0        | out |   32|  ap_memory |     output_r    |     array    |
|output_r_q0        |  in |   32|  ap_memory |     output_r    |     array    |
|nnz                |  in |   32|   ap_none  |       nnz       |    scalar    |
+-------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond & tmp)
	14  / (!exitcond & !tmp)
3 --> 
	4  / (!tmp_12)
	14  / (tmp_12)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: nnz_read [1/1] 1.04ns
:0  %nnz_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nnz)

ST_1: stg_16 [1/1] 1.57ns
:1  br label %1


 <State 2>: 2.71ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i12 [ 0, %0 ], [ %i_4, %._crit_edge ]

ST_2: i_cast1 [1/1] 0.00ns
:1  %i_cast1 = zext i12 %i to i32

ST_2: exitcond [1/1] 2.14ns
:2  %exitcond = icmp eq i12 %i, -1596

ST_2: empty [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2500, i64 2500, i64 2500)

ST_2: i_4 [1/1] 1.84ns
:4  %i_4 = add i12 %i, 1

ST_2: stg_22 [1/1] 0.00ns
:5  br i1 %exitcond, label %3, label %2

ST_2: tmp [1/1] 2.52ns
:0  %tmp = icmp slt i32 %i_cast1, %nnz_read

ST_2: stg_24 [1/1] 0.00ns
:1  br i1 %tmp, label %branch0, label %._crit_edge

ST_2: tmp_s [1/1] 0.00ns
branch0:0  %tmp_s = zext i12 %i to i64

ST_2: row_addr [1/1] 0.00ns
branch0:1  %row_addr = getelementptr [2500 x i6]* %row, i64 0, i64 %tmp_s

ST_2: row_load [2/2] 2.71ns
branch0:2  %row_load = load i6* %row_addr, align 1

ST_2: stg_28 [1/1] 0.00ns
:0  ret void


 <State 3>: 2.71ns
ST_3: row_load [1/2] 2.71ns
branch0:2  %row_load = load i6* %row_addr, align 1

ST_3: extLd [1/1] 0.00ns
branch0:3  %extLd = sext i6 %row_load to i32

ST_3: tmp_12 [1/1] 0.00ns
branch0:4  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %row_load, i32 5)

ST_3: stg_32 [1/1] 0.00ns
branch0:5  br i1 %tmp_12, label %._crit_edge, label %branch2

ST_3: val_addr [1/1] 0.00ns
branch2:0  %val_addr = getelementptr [2500 x float]* %val_r, i64 0, i64 %tmp_s

ST_3: val_load [2/2] 2.71ns
branch2:1  %val_load = load float* %val_addr, align 4

ST_3: col_addr [1/1] 0.00ns
branch2:2  %col_addr = getelementptr [2500 x i8]* %col, i64 0, i64 %tmp_s

ST_3: col_load [2/2] 2.71ns
branch2:3  %col_load = load i8* %col_addr, align 1

ST_3: tmp_8 [1/1] 0.00ns
branch2:8  %tmp_8 = zext i32 %extLd to i64

ST_3: output_addr [1/1] 0.00ns
branch2:9  %output_addr = getelementptr [25 x float]* %output_r, i64 0, i64 %tmp_8


 <State 4>: 5.10ns
ST_4: val_load [1/2] 2.71ns
branch2:1  %val_load = load float* %val_addr, align 4

ST_4: col_load [1/2] 2.71ns
branch2:3  %col_load = load i8* %col_addr, align 1

ST_4: tmp_6 [1/1] 0.00ns
branch2:4  %tmp_6 = sext i8 %col_load to i64

ST_4: vector_addr [1/1] 0.00ns
branch2:5  %vector_addr = getelementptr inbounds [100 x float]* @vector, i64 0, i64 %tmp_6

ST_4: vector_load [2/2] 2.39ns
branch2:6  %vector_load = load float* %vector_addr, align 4


 <State 5>: 8.09ns
ST_5: vector_load [1/2] 2.39ns
branch2:6  %vector_load = load float* %vector_addr, align 4

ST_5: tmp_7 [4/4] 5.70ns
branch2:7  %tmp_7 = fmul float %val_load, %vector_load


 <State 6>: 5.70ns
ST_6: tmp_7 [3/4] 5.70ns
branch2:7  %tmp_7 = fmul float %val_load, %vector_load


 <State 7>: 5.70ns
ST_7: tmp_7 [2/4] 5.70ns
branch2:7  %tmp_7 = fmul float %val_load, %vector_load

ST_7: output_load [2/2] 2.39ns
branch2:10  %output_load = load float* %output_addr, align 4


 <State 8>: 5.70ns
ST_8: tmp_7 [1/4] 5.70ns
branch2:7  %tmp_7 = fmul float %val_load, %vector_load

ST_8: output_load [1/2] 2.39ns
branch2:10  %output_load = load float* %output_addr, align 4


 <State 9>: 7.26ns
ST_9: tmp_9 [5/5] 7.26ns
branch2:11  %tmp_9 = fadd float %output_load, %tmp_7


 <State 10>: 7.26ns
ST_10: tmp_9 [4/5] 7.26ns
branch2:11  %tmp_9 = fadd float %output_load, %tmp_7


 <State 11>: 7.26ns
ST_11: tmp_9 [3/5] 7.26ns
branch2:11  %tmp_9 = fadd float %output_load, %tmp_7


 <State 12>: 7.26ns
ST_12: tmp_9 [2/5] 7.26ns
branch2:11  %tmp_9 = fadd float %output_load, %tmp_7


 <State 13>: 7.26ns
ST_13: tmp_9 [1/5] 7.26ns
branch2:11  %tmp_9 = fadd float %output_load, %tmp_7


 <State 14>: 2.39ns
ST_14: stg_56 [1/1] 2.39ns
branch2:12  store float %tmp_9, float* %output_addr, align 4

ST_14: stg_57 [1/1] 0.00ns
branch2:13  br label %._crit_edge

ST_14: stg_58 [1/1] 0.00ns
._crit_edge:0  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ row]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ nnz]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vector]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
nnz_read    (read             ) [ 001111111111111]
stg_16      (br               ) [ 011111111111111]
i           (phi              ) [ 001000000000000]
i_cast1     (zext             ) [ 000000000000000]
exitcond    (icmp             ) [ 001111111111111]
empty       (speclooptripcount) [ 000000000000000]
i_4         (add              ) [ 011111111111111]
stg_22      (br               ) [ 000000000000000]
tmp         (icmp             ) [ 001111111111111]
stg_24      (br               ) [ 000000000000000]
tmp_s       (zext             ) [ 000100000000000]
row_addr    (getelementptr    ) [ 000100000000000]
stg_28      (ret              ) [ 000000000000000]
row_load    (load             ) [ 000000000000000]
extLd       (sext             ) [ 000000000000000]
tmp_12      (bitselect        ) [ 001111111111111]
stg_32      (br               ) [ 000000000000000]
val_addr    (getelementptr    ) [ 000010000000000]
col_addr    (getelementptr    ) [ 000010000000000]
tmp_8       (zext             ) [ 000000000000000]
output_addr (getelementptr    ) [ 001011111111111]
val_load    (load             ) [ 000001111000000]
col_load    (load             ) [ 000000000000000]
tmp_6       (sext             ) [ 000000000000000]
vector_addr (getelementptr    ) [ 000001000000000]
vector_load (load             ) [ 000000111000000]
tmp_7       (fmul             ) [ 000000000111110]
output_load (load             ) [ 000000000111110]
tmp_9       (fadd             ) [ 001100000000001]
stg_56      (store            ) [ 000000000000000]
stg_57      (br               ) [ 000000000000000]
stg_58      (br               ) [ 011111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="row">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="col">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="val_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nnz">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnz"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="vector">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vector"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="nnz_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nnz_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="row_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="6" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="12" slack="0"/>
<pin id="40" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_addr/2 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="12" slack="0"/>
<pin id="45" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="46" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_load/2 "/>
</bind>
</comp>

<comp id="48" class="1004" name="val_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="12" slack="1"/>
<pin id="52" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="val_addr/3 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="12" slack="0"/>
<pin id="57" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="58" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="val_load/3 "/>
</bind>
</comp>

<comp id="60" class="1004" name="col_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="12" slack="1"/>
<pin id="64" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_addr/3 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="12" slack="0"/>
<pin id="69" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="70" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_load/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="output_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="32" slack="0"/>
<pin id="76" dir="1" index="3" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="vector_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="8" slack="0"/>
<pin id="83" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vector_addr/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="7" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vector_load/4 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="5" slack="4"/>
<pin id="93" dir="0" index="1" bw="32" slack="1"/>
<pin id="94" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_load/7 stg_56/14 "/>
</bind>
</comp>

<comp id="95" class="1005" name="i_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="12" slack="1"/>
<pin id="97" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="i_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="1"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="12" slack="0"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="1"/>
<pin id="108" dir="0" index="1" bw="32" slack="1"/>
<pin id="109" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_9/9 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="1"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="115" class="1004" name="i_cast1_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="12" slack="0"/>
<pin id="117" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="exitcond_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="12" slack="0"/>
<pin id="121" dir="0" index="1" bw="12" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="i_4_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="12" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="1"/>
<pin id="134" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_s_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="12" slack="0"/>
<pin id="138" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="extLd_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="6" slack="0"/>
<pin id="143" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="extLd/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_12_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="6" slack="0"/>
<pin id="148" dir="0" index="2" bw="4" slack="0"/>
<pin id="149" dir="1" index="3" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_8_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="6" slack="0"/>
<pin id="155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_6_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="163" class="1005" name="nnz_read_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="1"/>
<pin id="165" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nnz_read "/>
</bind>
</comp>

<comp id="171" class="1005" name="i_4_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="12" slack="0"/>
<pin id="173" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="176" class="1005" name="tmp_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="12"/>
<pin id="178" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="180" class="1005" name="tmp_s_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="1"/>
<pin id="182" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="186" class="1005" name="row_addr_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="12" slack="1"/>
<pin id="188" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="row_addr "/>
</bind>
</comp>

<comp id="191" class="1005" name="tmp_12_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="11"/>
<pin id="193" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="195" class="1005" name="val_addr_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="12" slack="1"/>
<pin id="197" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="val_addr "/>
</bind>
</comp>

<comp id="200" class="1005" name="col_addr_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="12" slack="1"/>
<pin id="202" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="col_addr "/>
</bind>
</comp>

<comp id="205" class="1005" name="output_addr_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="4"/>
<pin id="207" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="210" class="1005" name="val_load_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_load "/>
</bind>
</comp>

<comp id="215" class="1005" name="vector_addr_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="7" slack="1"/>
<pin id="217" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="vector_addr "/>
</bind>
</comp>

<comp id="220" class="1005" name="vector_load_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vector_load "/>
</bind>
</comp>

<comp id="225" class="1005" name="tmp_7_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="230" class="1005" name="output_load_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_load "/>
</bind>
</comp>

<comp id="235" class="1005" name="tmp_9_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="12" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="8" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="24" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="36" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="24" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="24" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="24" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="24" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="90"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="114"><net_src comp="86" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="118"><net_src comp="99" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="99" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="16" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="99" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="115" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="139"><net_src comp="99" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="144"><net_src comp="43" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="26" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="43" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="156"><net_src comp="141" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="161"><net_src comp="67" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="166"><net_src comp="30" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="174"><net_src comp="125" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="179"><net_src comp="131" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="136" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="189"><net_src comp="36" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="194"><net_src comp="145" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="48" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="203"><net_src comp="60" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="208"><net_src comp="72" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="213"><net_src comp="55" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="218"><net_src comp="79" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="223"><net_src comp="86" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="228"><net_src comp="110" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="233"><net_src comp="91" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="238"><net_src comp="106" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="91" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {14 }
	Port: vector | {}
 - Input state : 
	Port: worker_COO_SpMV : row | {2 3 }
	Port: worker_COO_SpMV : col | {3 4 }
	Port: worker_COO_SpMV : val_r | {3 4 }
	Port: worker_COO_SpMV : output_r | {7 8 }
	Port: worker_COO_SpMV : nnz | {1 }
	Port: worker_COO_SpMV : vector | {4 5 }
  - Chain level:
	State 1
	State 2
		i_cast1 : 1
		exitcond : 1
		i_4 : 1
		stg_22 : 2
		tmp : 2
		stg_24 : 3
		tmp_s : 1
		row_addr : 2
		row_load : 3
	State 3
		extLd : 1
		tmp_12 : 1
		stg_32 : 2
		val_load : 1
		col_load : 1
		tmp_8 : 2
		output_addr : 3
	State 4
		tmp_6 : 1
		vector_addr : 2
		vector_load : 3
	State 5
		tmp_7 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_106     |    2    |   205   |   390   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_110     |    3    |   143   |   321   |
|----------|---------------------|---------|---------|---------|
|   icmp   |   exitcond_fu_119   |    0    |    0    |    5    |
|          |      tmp_fu_131     |    0    |    0    |    11   |
|----------|---------------------|---------|---------|---------|
|    add   |      i_4_fu_125     |    0    |    0    |    12   |
|----------|---------------------|---------|---------|---------|
|   read   | nnz_read_read_fu_30 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    i_cast1_fu_115   |    0    |    0    |    0    |
|   zext   |     tmp_s_fu_136    |    0    |    0    |    0    |
|          |     tmp_8_fu_153    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |     extLd_fu_141    |    0    |    0    |    0    |
|          |     tmp_6_fu_158    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
| bitselect|    tmp_12_fu_145    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   348   |   739   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  col_addr_reg_200 |   12   |
|    i_4_reg_171    |   12   |
|      i_reg_95     |   12   |
|  nnz_read_reg_163 |   32   |
|output_addr_reg_205|    5   |
|output_load_reg_230|   32   |
|  row_addr_reg_186 |   12   |
|   tmp_12_reg_191  |    1   |
|   tmp_7_reg_225   |   32   |
|   tmp_9_reg_235   |   32   |
|    tmp_reg_176    |    1   |
|   tmp_s_reg_180   |   64   |
|  val_addr_reg_195 |   12   |
|  val_load_reg_210 |   32   |
|vector_addr_reg_215|    7   |
|vector_load_reg_220|   32   |
+-------------------+--------+
|       Total       |   330  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_43 |  p0  |   2  |  12  |   24   ||    12   |
| grp_access_fu_55 |  p0  |   2  |  12  |   24   ||    12   |
| grp_access_fu_67 |  p0  |   2  |  12  |   24   ||    12   |
| grp_access_fu_86 |  p0  |   2  |   7  |   14   ||    7    |
|    grp_fu_110    |  p1  |   2  |  32  |   64   ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   150  ||  7.855  ||    75   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   739  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   75   |
|  Register |    -   |    -   |   330  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    7   |   678  |   814  |
+-----------+--------+--------+--------+--------+
