
motorCONTROL_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         00009ec8  00000470  60000470  00008470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.exidx    00000008  20000000  6000a338  00018000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000580  20000008  6000a340  00018008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          000002f0  20000588  6000a8c0  00018588  2**2
                  ALLOC
  5 .comment      00000204  00000000  00000000  00018588  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 000001c0  00000000  00000000  0001878c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00001956  00000000  00000000  0001894c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000c744  00000000  00000000  0001a2a2  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000017e0  00000000  00000000  000269e6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00003a51  00000000  00000000  000281c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001e80  00000000  00000000  0002bc18  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000042e7  00000000  00000000  0002da98  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00002b09  00000000  00000000  00031d7f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 0004900f  00000000  00000000  00034888  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  0007d897  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 000002b8  00000000  00000000  0007d8bc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .init:

00000000 <__vector_table_vma_base_address>:
#define LEFT_MOTOR_CORRECTION 1//0.95
#define RIGHT_MOTOR_CORRECTION 1//1.05


void init_motor_commends( void ){
	rmotor_pwm = 0;
   0:	20010000 	.word	0x20010000
	lmotor_pwm = 0;
   4:	00000299 	.word	0x00000299
	motor_dir = 0;
   8:	00000309 	.word	0x00000309
#define LEFT_MOTOR_CORRECTION 1//0.95
#define RIGHT_MOTOR_CORRECTION 1//1.05


void init_motor_commends( void ){
	rmotor_pwm = 0;
   c:	0000030b 	.word	0x0000030b
	unsigned int pixy_mag, pixy_dir;
	int pixy_pwm = 0 ;

	//return if data is none existant
	ir_update_error();
	if(!pixy_x_err( &pixy_mag, &pixy_dir)){ return; }
  10:	0000030d 	.word	0x0000030d
#define RIGHT_MOTOR_CORRECTION 1//1.05


void init_motor_commends( void ){
	rmotor_pwm = 0;
	lmotor_pwm = 0;
  14:	0000030f 	.word	0x0000030f
	motor_dir = 0;
  18:	00000311 	.word	0x00000311
	...
{
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
  2c:	00000313 	.word	0x00000313

	//return if data is none existant
	ir_update_error();
	if(!pixy_x_err( &pixy_mag, &pixy_dir)){ return; }

	pixy_pwm = PIXY_PWM_CONTRIBUTION * pixy_mag;
  30:	00000315 	.word	0x00000315
	dir[0] = pixy_dir;
  34:	00000000 	.word	0x00000000
			*lpwm = pixy_pwm;//temp;
		}
	}
	else if(pixy_dir == 2){
		//if turning left
		if(ir_dir == 1)	{
  38:	00000317 	.word	0x00000317
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
  3c:	00000319 	.word	0x00000319
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
  40:	0000031b 	.word	0x0000031b
		else{
			*rpwm = pixy_pwm;//temp;
			*lpwm = pixy_pwm;//temp;
		}
	}
	else if(pixy_dir == 2){
  44:	0000031d 	.word	0x0000031d
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
  48:	0000031f 	.word	0x0000031f
	else { // no direction, don't move
		if(ir_dir == 1)	{
			*lpwm = 0;
			*rpwm  = ir_error * IR_PWM_CONTRIBUTION * MAX_PWM;
		}
		else if(ir_dir == 2) {
  4c:	00000321 	.word	0x00000321
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  50:	00000323 	.word	0x00000323
    1 down-counter will start decrementing from this value after the current
    count expires.
 */
static __INLINE void MSS_TIM1_load_background( uint32_t load_value )
{
    TIMER->TIM1_BGLOADVAL = load_value;
  54:	00000325 	.word	0x00000325
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
  58:	00000327 	.word	0x00000327
		*rpwm  = 0;// temp
	}

	if (*rpwm > 500000){*rpwm = 500000;}
	else if(*rpwm < 0 ){*rpwm = 0;}
	if (*lpwm > 500000){*lpwm = 500000;}
  5c:	00000329 	.word	0x00000329
void start_hardware_cont_timer( void ){
	MSS_TIM1_init(MSS_TIMER_PERIODIC_MODE);
	MSS_TIM1_load_background(PIXY_READ_PERIOD);
	MSS_TIM1_start();
	MSS_TIM1_enable_irq();
}
  60:	0000032b 	.word	0x0000032b
  64:	0000032d 	.word	0x0000032d
  68:	00001461 	.word	0x00001461
	else if(*rpwm < 0 ){*rpwm = 0;}
	if (*lpwm > 500000){*lpwm = 500000;}
	else if(*lpwm < 0 ){*lpwm = 0;}


}
  6c:	00001491 	.word	0x00001491
  70:	00000333 	.word	0x00000333
	pixy_pwm = PIXY_PWM_CONTRIBUTION * pixy_mag;
	dir[0] = pixy_dir;

	if(pixy_dir == 1){
		//if turning left
		if(ir_dir == 1)	{
  74:	00000335 	.word	0x00000335
  78:	000020e9 	.word	0x000020e9
  7c:	00000339 	.word	0x00000339
  80:	0000033b 	.word	0x0000033b
			*lpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
			*rpwm = pixy_pwm  - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
			//*rpwm = pixy_pwm  - (IR_PWM_CONTRIBUTION * ir_error);
		}
		//if turning right
		else if(ir_dir == 2) {
  84:	00002119 	.word	0x00002119
		else if(ir_dir == 2) {
			*rpwm = pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error)) ;
		}
		else{
			*rpwm = pixy_pwm;//temp;
  88:	0000033f 	.word	0x0000033f
			*lpwm = LEFT_MOTOR_CORRECTION * pixy_pwm;//temp;
  8c:	00000341 	.word	0x00000341
		//todo: remove!
		*lpwm = 0; // temp
		*rpwm  = 0;// temp
	}

	if (*rpwm > 500000){*rpwm = 500000;}
  90:	00000755 	.word	0x00000755
  94:	00000345 	.word	0x00000345
  98:	00000347 	.word	0x00000347
	else if(*rpwm < 0 ){*rpwm = 0;}
  9c:	00000349 	.word	0x00000349
	if (*lpwm > 500000){*lpwm = 500000;}
  a0:	0000034b 	.word	0x0000034b
	...
		if(ir_dir == 1)	{
			*lpwm = 0;
			*rpwm  = ir_error * IR_PWM_CONTRIBUTION * MAX_PWM;
		}
		else if(ir_dir == 2) {
			*lpwm = ir_error * IR_PWM_CONTRIBUTION * MAX_PWM;
  bc:	0000034d 	.word	0x0000034d
  c0:	0000034f 	.word	0x0000034f
  c4:	00000351 	.word	0x00000351
  c8:	00000353 	.word	0x00000353
  cc:	00000355 	.word	0x00000355
  d0:	00000357 	.word	0x00000357
  d4:	00000359 	.word	0x00000359
  d8:	0000035b 	.word	0x0000035b
  dc:	0000035d 	.word	0x0000035d
  e0:	0000035f 	.word	0x0000035f
			*rpwm  = 0;
  e4:	00000361 	.word	0x00000361
			*lpwm = pixy_pwm;//temp;
		}
	}
	else if(pixy_dir == 2){
		//if turning left
		if(ir_dir == 1)	{
  e8:	00000363 	.word	0x00000363
  ec:	00000365 	.word	0x00000365
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error));
			*rpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
		}
		//if turning right
		else if(ir_dir == 2) {
  f0:	00000367 	.word	0x00000367
			*rpwm = pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
  f4:	00000369 	.word	0x00000369
  f8:	0000036b 	.word	0x0000036b
  fc:	0000036d 	.word	0x0000036d
 100:	0000036f 	.word	0x0000036f
 104:	00000371 	.word	0x00000371
 108:	00000373 	.word	0x00000373
 10c:	00000375 	.word	0x00000375
 110:	00000377 	.word	0x00000377
 114:	00000379 	.word	0x00000379
 118:	0000037b 	.word	0x0000037b
 11c:	0000037d 	.word	0x0000037d
 120:	0000037f 	.word	0x0000037f
 124:	00000381 	.word	0x00000381
 128:	00000383 	.word	0x00000383
 12c:	00000385 	.word	0x00000385
 130:	00000387 	.word	0x00000387
 134:	00000389 	.word	0x00000389
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error)) ;
 138:	0000038b 	.word	0x0000038b
 13c:	0000038d 	.word	0x0000038d
 140:	0000038f 	.word	0x0000038f
 144:	00000391 	.word	0x00000391
 148:	00000393 	.word	0x00000393
 14c:	00000395 	.word	0x00000395
 150:	00000397 	.word	0x00000397
 154:	00000399 	.word	0x00000399
 158:	0000039b 	.word	0x0000039b
 15c:	0000039d 	.word	0x0000039d
 160:	0000039f 	.word	0x0000039f
 164:	000003a1 	.word	0x000003a1
 168:	000003a3 	.word	0x000003a3
 16c:	000003a5 	.word	0x000003a5
 170:	000003a7 	.word	0x000003a7
 174:	000003a9 	.word	0x000003a9
		}
	}
	else { // no direction, don't move
		if(ir_dir == 1)	{
			*lpwm = 0;
			*rpwm  = ir_error * IR_PWM_CONTRIBUTION * MAX_PWM;
 178:	000003ab 	.word	0x000003ab
			*lpwm = LEFT_MOTOR_CORRECTION * pixy_pwm;//temp;
		}
	}
	else { // no direction, don't move
		if(ir_dir == 1)	{
			*lpwm = 0;
 17c:	000003ad 	.word	0x000003ad
			*rpwm  = ir_error * IR_PWM_CONTRIBUTION * MAX_PWM;
 180:	000003af 	.word	0x000003af
 184:	000003b1 	.word	0x000003b1
 188:	000003b3 	.word	0x000003b3
 18c:	000003b5 	.word	0x000003b5
 190:	000003b7 	.word	0x000003b7
 194:	000003b9 	.word	0x000003b9
 198:	000003bb 	.word	0x000003bb
 19c:	000003bd 	.word	0x000003bd
 1a0:	000003bf 	.word	0x000003bf
 1a4:	000003c1 	.word	0x000003c1
	dir[0] = pixy_dir;

	if(pixy_dir == 1){
		//if turning left
		if(ir_dir == 1)	{
			*lpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
 1a8:	000003c3 	.word	0x000003c3
 1ac:	000003c5 	.word	0x000003c5
 1b0:	000003c7 	.word	0x000003c7
 1b4:	000003c9 	.word	0x000003c9
 1b8:	000003cb 	.word	0x000003cb
 1bc:	000003cd 	.word	0x000003cd
 1c0:	000003cf 	.word	0x000003cf
 1c4:	000003d1 	.word	0x000003d1
 1c8:	000003d3 	.word	0x000003d3
 1cc:	000003d5 	.word	0x000003d5
 1d0:	000003d7 	.word	0x000003d7
 1d4:	000003d9 	.word	0x000003d9
 1d8:	000003db 	.word	0x000003db
 1dc:	000003dd 	.word	0x000003dd
 1e0:	000003df 	.word	0x000003df
 1e4:	000003e1 	.word	0x000003e1
 1e8:	000003e3 	.word	0x000003e3
			*rpwm = pixy_pwm  - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
 1ec:	000003e5 	.word	0x000003e5
	dir[0] = pixy_dir;

	if(pixy_dir == 1){
		//if turning left
		if(ir_dir == 1)	{
			*lpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
 1f0:	000003e7 	.word	0x000003e7
			*rpwm = pixy_pwm  - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
 1f4:	000003e9 	.word	0x000003e9
	}
	else if(pixy_dir == 2){
		//if turning left
		if(ir_dir == 1)	{
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error));
			*rpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
 1f8:	000003eb 	.word	0x000003eb
 1fc:	000003ed 	.word	0x000003ed
 200:	000003ef 	.word	0x000003ef
 204:	000003f1 	.word	0x000003f1
 208:	000003f3 	.word	0x000003f3
 20c:	000003f5 	.word	0x000003f5
 210:	000003f7 	.word	0x000003f7
 214:	000003f9 	.word	0x000003f9
 218:	0000342d 	.word	0x0000342d
 21c:	0000344d 	.word	0x0000344d
 220:	0000346d 	.word	0x0000346d
 224:	0000348d 	.word	0x0000348d
 228:	000034ad 	.word	0x000034ad
			*rpwm = pixy_pwm  - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
			//*rpwm = pixy_pwm  - (IR_PWM_CONTRIBUTION * ir_error);
		}
		//if turning right
		else if(ir_dir == 2) {
			*rpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
 22c:	000034cd 	.word	0x000034cd
 230:	000034ed 	.word	0x000034ed
 234:	0000350d 	.word	0x0000350d
 238:	0000352d 	.word	0x0000352d
 23c:	0000354d 	.word	0x0000354d
 240:	0000356d 	.word	0x0000356d
 244:	0000358d 	.word	0x0000358d
 248:	000035ad 	.word	0x000035ad
 24c:	000035cd 	.word	0x000035cd
 250:	000035ed 	.word	0x000035ed
 254:	0000360d 	.word	0x0000360d
 258:	0000362d 	.word	0x0000362d
 25c:	0000364d 	.word	0x0000364d
 260:	0000366d 	.word	0x0000366d
 264:	0000368d 	.word	0x0000368d
 268:	000036ad 	.word	0x000036ad
 26c:	000036cd 	.word	0x000036cd
			*lpwm = pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
 270:	000036ed 	.word	0x000036ed
 274:	0000370d 	.word	0x0000370d
 278:	0000372d 	.word	0x0000372d
		}
	}
	else if(pixy_dir == 2){
		//if turning left
		if(ir_dir == 1)	{
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error));
 27c:	0000374d 	.word	0x0000374d
 280:	0000376d 	.word	0x0000376d
 284:	0000378d 	.word	0x0000378d
 288:	000037ad 	.word	0x000037ad
 28c:	000037cd 	.word	0x000037cd
 290:	000037ed 	.word	0x000037ed
 294:	0000380d 	.word	0x0000380d

00000298 <Reset_Handler>:
 298:	4868      	ldr	r0, [pc, #416]	; (43c <ACE_ADC2_FifoEmpty_IRQHandler+0x44>)
 29a:	4780      	blx	r0
 29c:	4868      	ldr	r0, [pc, #416]	; (440 <ACE_ADC2_FifoEmpty_IRQHandler+0x48>)
 29e:	2800      	cmp	r0, #0
 2a0:	d10b      	bne.n	2ba <copy_data>
 2a2:	4868      	ldr	r0, [pc, #416]	; (444 <ACE_ADC2_FifoEmpty_IRQHandler+0x4c>)
 2a4:	4968      	ldr	r1, [pc, #416]	; (448 <ACE_ADC2_FifoEmpty_IRQHandler+0x50>)
 2a6:	4a69      	ldr	r2, [pc, #420]	; (44c <ACE_ADC2_FifoEmpty_IRQHandler+0x54>)
 2a8:	4288      	cmp	r0, r1
 2aa:	d006      	beq.n	2ba <copy_data>

000002ac <copy_code_loop>:
 2ac:	4291      	cmp	r1, r2
 2ae:	bf1c      	itt	ne
 2b0:	f850 3b04 	ldrne.w	r3, [r0], #4
 2b4:	f841 3b04 	strne.w	r3, [r1], #4
 2b8:	d1f8      	bne.n	2ac <copy_code_loop>

000002ba <copy_data>:
 2ba:	4865      	ldr	r0, [pc, #404]	; (450 <ACE_ADC2_FifoEmpty_IRQHandler+0x58>)
 2bc:	4965      	ldr	r1, [pc, #404]	; (454 <ACE_ADC2_FifoEmpty_IRQHandler+0x5c>)
 2be:	4a66      	ldr	r2, [pc, #408]	; (458 <ACE_ADC2_FifoEmpty_IRQHandler+0x60>)
			*rpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
 2c0:	4288      	cmp	r0, r1
 2c2:	d006      	beq.n	2d2 <clear_bss>

000002c4 <copy_data_loop>:
		}
	}
	else if(pixy_dir == 2){
		//if turning left
		if(ir_dir == 1)	{
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error));
 2c4:	4291      	cmp	r1, r2
			*rpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
 2c6:	bf1c      	itt	ne
 2c8:	f850 3b04 	ldrne.w	r3, [r0], #4
 2cc:	f841 3b04 	strne.w	r3, [r1], #4
		*lpwm = 0; // temp
		*rpwm  = 0;// temp
	}

	if (*rpwm > 500000){*rpwm = 500000;}
	else if(*rpwm < 0 ){*rpwm = 0;}
 2d0:	d1f8      	bne.n	2c4 <copy_data_loop>

000002d2 <clear_bss>:
 2d2:	4862      	ldr	r0, [pc, #392]	; (45c <ACE_ADC2_FifoEmpty_IRQHandler+0x64>)
 2d4:	4962      	ldr	r1, [pc, #392]	; (460 <ACE_ADC2_FifoEmpty_IRQHandler+0x68>)
 2d6:	4a63      	ldr	r2, [pc, #396]	; (464 <ACE_ADC2_FifoEmpty_IRQHandler+0x6c>)

000002d8 <clear_bss_loop>:
 2d8:	4291      	cmp	r1, r2
 2da:	bf18      	it	ne
 2dc:	f841 0b04 	strne.w	r0, [r1], #4
 2e0:	d1fa      	bne.n	2d8 <clear_bss_loop>
	...

000002f0 <call_glob_ctor>:
 2f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 468 <ACE_ADC2_FifoEmpty_IRQHandler+0x70>
 2f4:	f20f 0e03 	addw	lr, pc, #3
 2f8:	4700      	bx	r0

000002fa <branch_to_main>:
 2fa:	f04f 0000 	mov.w	r0, #0
 2fe:	f04f 0100 	mov.w	r1, #0
 302:	f8df f168 	ldr.w	pc, [pc, #360]	; 46c <ACE_ADC2_FifoEmpty_IRQHandler+0x74>

00000306 <ExitLoop>:
 306:	e7fe      	b.n	306 <ExitLoop>

00000308 <NMI_Handler>:
 308:	e7fe      	b.n	308 <NMI_Handler>

0000030a <HardFault_Handler>:
 30a:	e7fe      	b.n	30a <HardFault_Handler>

0000030c <MemManage_Handler>:
 30c:	e7fe      	b.n	30c <MemManage_Handler>

0000030e <BusFault_Handler>:
 30e:	e7fe      	b.n	30e <BusFault_Handler>

00000310 <UsageFault_Handler>:
 310:	e7fe      	b.n	310 <UsageFault_Handler>

00000312 <SVC_Handler>:
 312:	e7fe      	b.n	312 <SVC_Handler>

00000314 <DebugMon_Handler>:
 314:	e7fe      	b.n	314 <DebugMon_Handler>

00000316 <PendSV_Handler>:
 316:	e7fe      	b.n	316 <PendSV_Handler>

00000318 <SysTick_Handler>:
 318:	e7fe      	b.n	318 <SysTick_Handler>

0000031a <WdogWakeup_IRQHandler>:
 31a:	e7fe      	b.n	31a <WdogWakeup_IRQHandler>

0000031c <BrownOut_1_5V_IRQHandler>:
 31c:	e7fe      	b.n	31c <BrownOut_1_5V_IRQHandler>

0000031e <BrownOut_3_3V_IRQHandler>:
 31e:	e7fe      	b.n	31e <BrownOut_3_3V_IRQHandler>

00000320 <RTC_Match_IRQHandler>:
 320:	e7fe      	b.n	320 <RTC_Match_IRQHandler>

00000322 <RTCIF_Pub_IRQHandler>:
 322:	e7fe      	b.n	322 <RTCIF_Pub_IRQHandler>

00000324 <EthernetMAC_IRQHandler>:
 324:	e7fe      	b.n	324 <EthernetMAC_IRQHandler>

00000326 <IAP_IRQHandler>:
 326:	e7fe      	b.n	326 <IAP_IRQHandler>

00000328 <ENVM0_IRQHandler>:
 328:	e7fe      	b.n	328 <ENVM0_IRQHandler>

0000032a <ENVM1_IRQHandler>:
 32a:	e7fe      	b.n	32a <ENVM1_IRQHandler>

0000032c <DMA_IRQHandler>:
 32c:	e7fe      	b.n	32c <DMA_IRQHandler>
 32e:	e7fe      	b.n	32e <DMA_IRQHandler+0x2>
 330:	e7fe      	b.n	330 <DMA_IRQHandler+0x4>

00000332 <SPI0_IRQHandler>:
 332:	e7fe      	b.n	332 <SPI0_IRQHandler>

00000334 <SPI1_IRQHandler>:
 334:	e7fe      	b.n	334 <SPI1_IRQHandler>
 336:	e7fe      	b.n	336 <SPI1_IRQHandler+0x2>

00000338 <I2C0_SMBAlert_IRQHandler>:
 338:	e7fe      	b.n	338 <I2C0_SMBAlert_IRQHandler>

0000033a <I2C0_SMBus_IRQHandler>:
 33a:	e7fe      	b.n	33a <I2C0_SMBus_IRQHandler>
 33c:	e7fe      	b.n	33c <I2C0_SMBus_IRQHandler+0x2>

0000033e <I2C1_SMBAlert_IRQHandler>:
 33e:	e7fe      	b.n	33e <I2C1_SMBAlert_IRQHandler>

00000340 <I2C1_SMBus_IRQHandler>:
 340:	e7fe      	b.n	340 <I2C1_SMBus_IRQHandler>
 342:	e7fe      	b.n	342 <I2C1_SMBus_IRQHandler+0x2>

00000344 <Timer2_IRQHandler>:
 344:	e7fe      	b.n	344 <Timer2_IRQHandler>

00000346 <PLL_Lock_IRQHandler>:
 346:	e7fe      	b.n	346 <PLL_Lock_IRQHandler>

00000348 <PLL_LockLost_IRQHandler>:
 348:	e7fe      	b.n	348 <PLL_LockLost_IRQHandler>

0000034a <CommError_IRQHandler>:
 34a:	e7fe      	b.n	34a <CommError_IRQHandler>

0000034c <Fabric_IRQHandler>:
 34c:	e7fe      	b.n	34c <Fabric_IRQHandler>

0000034e <GPIO0_IRQHandler>:
 34e:	e7fe      	b.n	34e <GPIO0_IRQHandler>

00000350 <GPIO1_IRQHandler>:
 350:	e7fe      	b.n	350 <GPIO1_IRQHandler>

00000352 <GPIO2_IRQHandler>:
 352:	e7fe      	b.n	352 <GPIO2_IRQHandler>

00000354 <GPIO3_IRQHandler>:
 354:	e7fe      	b.n	354 <GPIO3_IRQHandler>

00000356 <GPIO4_IRQHandler>:
 356:	e7fe      	b.n	356 <GPIO4_IRQHandler>

00000358 <GPIO5_IRQHandler>:
 358:	e7fe      	b.n	358 <GPIO5_IRQHandler>

0000035a <GPIO6_IRQHandler>:
 35a:	e7fe      	b.n	35a <GPIO6_IRQHandler>

0000035c <GPIO7_IRQHandler>:
 35c:	e7fe      	b.n	35c <GPIO7_IRQHandler>

0000035e <GPIO8_IRQHandler>:
 35e:	e7fe      	b.n	35e <GPIO8_IRQHandler>

00000360 <GPIO9_IRQHandler>:
 360:	e7fe      	b.n	360 <GPIO9_IRQHandler>

00000362 <GPIO10_IRQHandler>:
 362:	e7fe      	b.n	362 <GPIO10_IRQHandler>

00000364 <GPIO11_IRQHandler>:
 364:	e7fe      	b.n	364 <GPIO11_IRQHandler>

00000366 <GPIO12_IRQHandler>:
 366:	e7fe      	b.n	366 <GPIO12_IRQHandler>

00000368 <GPIO13_IRQHandler>:
 368:	e7fe      	b.n	368 <GPIO13_IRQHandler>

0000036a <GPIO14_IRQHandler>:
 36a:	e7fe      	b.n	36a <GPIO14_IRQHandler>

0000036c <GPIO15_IRQHandler>:
 36c:	e7fe      	b.n	36c <GPIO15_IRQHandler>

0000036e <GPIO16_IRQHandler>:
 36e:	e7fe      	b.n	36e <GPIO16_IRQHandler>

00000370 <GPIO17_IRQHandler>:
 370:	e7fe      	b.n	370 <GPIO17_IRQHandler>

00000372 <GPIO18_IRQHandler>:
 372:	e7fe      	b.n	372 <GPIO18_IRQHandler>

00000374 <GPIO19_IRQHandler>:
 374:	e7fe      	b.n	374 <GPIO19_IRQHandler>

00000376 <GPIO20_IRQHandler>:
 376:	e7fe      	b.n	376 <GPIO20_IRQHandler>

00000378 <GPIO21_IRQHandler>:
 378:	e7fe      	b.n	378 <GPIO21_IRQHandler>

0000037a <GPIO22_IRQHandler>:
 37a:	e7fe      	b.n	37a <GPIO22_IRQHandler>

0000037c <GPIO23_IRQHandler>:
 37c:	e7fe      	b.n	37c <GPIO23_IRQHandler>

0000037e <GPIO24_IRQHandler>:
 37e:	e7fe      	b.n	37e <GPIO24_IRQHandler>

00000380 <GPIO25_IRQHandler>:
 380:	e7fe      	b.n	380 <GPIO25_IRQHandler>

00000382 <GPIO26_IRQHandler>:
 382:	e7fe      	b.n	382 <GPIO26_IRQHandler>

00000384 <GPIO27_IRQHandler>:
 384:	e7fe      	b.n	384 <GPIO27_IRQHandler>

00000386 <GPIO28_IRQHandler>:
 386:	e7fe      	b.n	386 <GPIO28_IRQHandler>

00000388 <GPIO29_IRQHandler>:
 388:	e7fe      	b.n	388 <GPIO29_IRQHandler>

0000038a <GPIO30_IRQHandler>:
 38a:	e7fe      	b.n	38a <GPIO30_IRQHandler>

0000038c <GPIO31_IRQHandler>:
 38c:	e7fe      	b.n	38c <GPIO31_IRQHandler>

0000038e <ACE_PC0_Flag0_IRQHandler>:
 38e:	e7fe      	b.n	38e <ACE_PC0_Flag0_IRQHandler>

00000390 <ACE_PC0_Flag1_IRQHandler>:
 390:	e7fe      	b.n	390 <ACE_PC0_Flag1_IRQHandler>

00000392 <ACE_PC0_Flag2_IRQHandler>:
 392:	e7fe      	b.n	392 <ACE_PC0_Flag2_IRQHandler>

00000394 <ACE_PC0_Flag3_IRQHandler>:
 394:	e7fe      	b.n	394 <ACE_PC0_Flag3_IRQHandler>

00000396 <ACE_PC1_Flag0_IRQHandler>:
 396:	e7fe      	b.n	396 <ACE_PC1_Flag0_IRQHandler>

00000398 <ACE_PC1_Flag1_IRQHandler>:
 398:	e7fe      	b.n	398 <ACE_PC1_Flag1_IRQHandler>

0000039a <ACE_PC1_Flag2_IRQHandler>:
 39a:	e7fe      	b.n	39a <ACE_PC1_Flag2_IRQHandler>

0000039c <ACE_PC1_Flag3_IRQHandler>:
 39c:	e7fe      	b.n	39c <ACE_PC1_Flag3_IRQHandler>

0000039e <ACE_PC2_Flag0_IRQHandler>:
 39e:	e7fe      	b.n	39e <ACE_PC2_Flag0_IRQHandler>

000003a0 <ACE_PC2_Flag1_IRQHandler>:
 3a0:	e7fe      	b.n	3a0 <ACE_PC2_Flag1_IRQHandler>

000003a2 <ACE_PC2_Flag2_IRQHandler>:
 3a2:	e7fe      	b.n	3a2 <ACE_PC2_Flag2_IRQHandler>

000003a4 <ACE_PC2_Flag3_IRQHandler>:
 3a4:	e7fe      	b.n	3a4 <ACE_PC2_Flag3_IRQHandler>

000003a6 <ACE_ADC0_DataValid_IRQHandler>:
 3a6:	e7fe      	b.n	3a6 <ACE_ADC0_DataValid_IRQHandler>

000003a8 <ACE_ADC1_DataValid_IRQHandler>:
 3a8:	e7fe      	b.n	3a8 <ACE_ADC1_DataValid_IRQHandler>

000003aa <ACE_ADC2_DataValid_IRQHandler>:
 3aa:	e7fe      	b.n	3aa <ACE_ADC2_DataValid_IRQHandler>

000003ac <ACE_ADC0_CalDone_IRQHandler>:
 3ac:	e7fe      	b.n	3ac <ACE_ADC0_CalDone_IRQHandler>

000003ae <ACE_ADC1_CalDone_IRQHandler>:
 3ae:	e7fe      	b.n	3ae <ACE_ADC1_CalDone_IRQHandler>

000003b0 <ACE_ADC2_CalDone_IRQHandler>:
 3b0:	e7fe      	b.n	3b0 <ACE_ADC2_CalDone_IRQHandler>

000003b2 <ACE_ADC0_CalStart_IRQHandler>:
 3b2:	e7fe      	b.n	3b2 <ACE_ADC0_CalStart_IRQHandler>

000003b4 <ACE_ADC1_CalStart_IRQHandler>:
 3b4:	e7fe      	b.n	3b4 <ACE_ADC1_CalStart_IRQHandler>

000003b6 <ACE_ADC2_CalStart_IRQHandler>:
 3b6:	e7fe      	b.n	3b6 <ACE_ADC2_CalStart_IRQHandler>

000003b8 <ACE_Comp0_Fall_IRQHandler>:
 3b8:	e7fe      	b.n	3b8 <ACE_Comp0_Fall_IRQHandler>

000003ba <ACE_Comp1_Fall_IRQHandler>:
 3ba:	e7fe      	b.n	3ba <ACE_Comp1_Fall_IRQHandler>

000003bc <ACE_Comp2_Fall_IRQHandler>:
 3bc:	e7fe      	b.n	3bc <ACE_Comp2_Fall_IRQHandler>

000003be <ACE_Comp3_Fall_IRQHandler>:
 3be:	e7fe      	b.n	3be <ACE_Comp3_Fall_IRQHandler>

000003c0 <ACE_Comp4_Fall_IRQHandler>:
 3c0:	e7fe      	b.n	3c0 <ACE_Comp4_Fall_IRQHandler>

000003c2 <ACE_Comp5_Fall_IRQHandler>:
 3c2:	e7fe      	b.n	3c2 <ACE_Comp5_Fall_IRQHandler>

000003c4 <ACE_Comp6_Fall_IRQHandler>:
 3c4:	e7fe      	b.n	3c4 <ACE_Comp6_Fall_IRQHandler>

000003c6 <ACE_Comp7_Fall_IRQHandler>:
 3c6:	e7fe      	b.n	3c6 <ACE_Comp7_Fall_IRQHandler>

000003c8 <ACE_Comp8_Fall_IRQHandler>:
 3c8:	e7fe      	b.n	3c8 <ACE_Comp8_Fall_IRQHandler>

000003ca <ACE_Comp9_Fall_IRQHandler>:
 3ca:	e7fe      	b.n	3ca <ACE_Comp9_Fall_IRQHandler>

000003cc <ACE_Comp10_Fall_IRQHandler>:
 3cc:	e7fe      	b.n	3cc <ACE_Comp10_Fall_IRQHandler>

000003ce <ACE_Comp11_Fall_IRQHandler>:
 3ce:	e7fe      	b.n	3ce <ACE_Comp11_Fall_IRQHandler>

000003d0 <ACE_Comp0_Rise_IRQHandler>:
 3d0:	e7fe      	b.n	3d0 <ACE_Comp0_Rise_IRQHandler>

000003d2 <ACE_Comp1_Rise_IRQHandler>:
 3d2:	e7fe      	b.n	3d2 <ACE_Comp1_Rise_IRQHandler>

000003d4 <ACE_Comp2_Rise_IRQHandler>:
 3d4:	e7fe      	b.n	3d4 <ACE_Comp2_Rise_IRQHandler>

000003d6 <ACE_Comp3_Rise_IRQHandler>:
 3d6:	e7fe      	b.n	3d6 <ACE_Comp3_Rise_IRQHandler>

000003d8 <ACE_Comp4_Rise_IRQHandler>:
 3d8:	e7fe      	b.n	3d8 <ACE_Comp4_Rise_IRQHandler>

000003da <ACE_Comp5_Rise_IRQHandler>:
 3da:	e7fe      	b.n	3da <ACE_Comp5_Rise_IRQHandler>

000003dc <ACE_Comp6_Rise_IRQHandler>:
 3dc:	e7fe      	b.n	3dc <ACE_Comp6_Rise_IRQHandler>

000003de <ACE_Comp7_Rise_IRQHandler>:
 3de:	e7fe      	b.n	3de <ACE_Comp7_Rise_IRQHandler>

000003e0 <ACE_Comp8_Rise_IRQHandler>:
 3e0:	e7fe      	b.n	3e0 <ACE_Comp8_Rise_IRQHandler>

000003e2 <ACE_Comp9_Rise_IRQHandler>:
 3e2:	e7fe      	b.n	3e2 <ACE_Comp9_Rise_IRQHandler>

000003e4 <ACE_Comp10_Rise_IRQHandler>:
 3e4:	e7fe      	b.n	3e4 <ACE_Comp10_Rise_IRQHandler>

000003e6 <ACE_Comp11_Rise_IRQHandler>:
 3e6:	e7fe      	b.n	3e6 <ACE_Comp11_Rise_IRQHandler>

000003e8 <ACE_ADC0_FifoFull_IRQHandler>:
 3e8:	e7fe      	b.n	3e8 <ACE_ADC0_FifoFull_IRQHandler>

000003ea <ACE_ADC0_FifoAFull_IRQHandler>:
 3ea:	e7fe      	b.n	3ea <ACE_ADC0_FifoAFull_IRQHandler>

000003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
 3ec:	e7fe      	b.n	3ec <ACE_ADC0_FifoEmpty_IRQHandler>

000003ee <ACE_ADC1_FifoFull_IRQHandler>:
 3ee:	e7fe      	b.n	3ee <ACE_ADC1_FifoFull_IRQHandler>

000003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
 3f0:	e7fe      	b.n	3f0 <ACE_ADC1_FifoAFull_IRQHandler>

000003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
 3f2:	e7fe      	b.n	3f2 <ACE_ADC1_FifoEmpty_IRQHandler>

000003f4 <ACE_ADC2_FifoFull_IRQHandler>:
 3f4:	e7fe      	b.n	3f4 <ACE_ADC2_FifoFull_IRQHandler>

000003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
 3f6:	e7fe      	b.n	3f6 <ACE_ADC2_FifoAFull_IRQHandler>

000003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
 3f8:	e7fe      	b.n	3f8 <ACE_ADC2_FifoEmpty_IRQHandler>
 3fa:	e7fe      	b.n	3fa <ACE_ADC2_FifoEmpty_IRQHandler+0x2>
 3fc:	e7fe      	b.n	3fc <ACE_ADC2_FifoEmpty_IRQHandler+0x4>
 3fe:	e7fe      	b.n	3fe <ACE_ADC2_FifoEmpty_IRQHandler+0x6>
 400:	e7fe      	b.n	400 <ACE_ADC2_FifoEmpty_IRQHandler+0x8>
 402:	e7fe      	b.n	402 <ACE_ADC2_FifoEmpty_IRQHandler+0xa>
 404:	e7fe      	b.n	404 <ACE_ADC2_FifoEmpty_IRQHandler+0xc>
 406:	e7fe      	b.n	406 <ACE_ADC2_FifoEmpty_IRQHandler+0xe>
 408:	e7fe      	b.n	408 <ACE_ADC2_FifoEmpty_IRQHandler+0x10>
 40a:	e7fe      	b.n	40a <ACE_ADC2_FifoEmpty_IRQHandler+0x12>
 40c:	e7fe      	b.n	40c <ACE_ADC2_FifoEmpty_IRQHandler+0x14>
 40e:	e7fe      	b.n	40e <ACE_ADC2_FifoEmpty_IRQHandler+0x16>
 410:	e7fe      	b.n	410 <ACE_ADC2_FifoEmpty_IRQHandler+0x18>
 412:	e7fe      	b.n	412 <ACE_ADC2_FifoEmpty_IRQHandler+0x1a>
 414:	e7fe      	b.n	414 <ACE_ADC2_FifoEmpty_IRQHandler+0x1c>
 416:	e7fe      	b.n	416 <ACE_ADC2_FifoEmpty_IRQHandler+0x1e>
 418:	e7fe      	b.n	418 <ACE_ADC2_FifoEmpty_IRQHandler+0x20>
 41a:	e7fe      	b.n	41a <ACE_ADC2_FifoEmpty_IRQHandler+0x22>
 41c:	e7fe      	b.n	41c <ACE_ADC2_FifoEmpty_IRQHandler+0x24>
 41e:	e7fe      	b.n	41e <ACE_ADC2_FifoEmpty_IRQHandler+0x26>
 420:	e7fe      	b.n	420 <ACE_ADC2_FifoEmpty_IRQHandler+0x28>
 422:	e7fe      	b.n	422 <ACE_ADC2_FifoEmpty_IRQHandler+0x2a>
 424:	e7fe      	b.n	424 <ACE_ADC2_FifoEmpty_IRQHandler+0x2c>
 426:	e7fe      	b.n	426 <ACE_ADC2_FifoEmpty_IRQHandler+0x2e>
 428:	e7fe      	b.n	428 <ACE_ADC2_FifoEmpty_IRQHandler+0x30>
 42a:	e7fe      	b.n	42a <ACE_ADC2_FifoEmpty_IRQHandler+0x32>
 42c:	e7fe      	b.n	42c <ACE_ADC2_FifoEmpty_IRQHandler+0x34>
 42e:	e7fe      	b.n	42e <ACE_ADC2_FifoEmpty_IRQHandler+0x36>
 430:	e7fe      	b.n	430 <ACE_ADC2_FifoEmpty_IRQHandler+0x38>
 432:	e7fe      	b.n	432 <ACE_ADC2_FifoEmpty_IRQHandler+0x3a>
 434:	e7fe      	b.n	434 <ACE_ADC2_FifoEmpty_IRQHandler+0x3c>
 436:	e7fe      	b.n	436 <ACE_ADC2_FifoEmpty_IRQHandler+0x3e>
 438:	e7fe      	b.n	438 <ACE_ADC2_FifoEmpty_IRQHandler+0x40>
 43a:	0000      	.short	0x0000
 43c:	00002cb5 	.word	0x00002cb5
 440:	00000001 	.word	0x00000001
 444:	60000470 	.word	0x60000470
 448:	00000470 	.word	0x00000470
 44c:	20000008 	.word	0x20000008
 450:	6000a340 	.word	0x6000a340
 454:	20000008 	.word	0x20000008
 458:	20000588 	.word	0x20000588
 45c:	00000000 	.word	0x00000000
 460:	20000588 	.word	0x20000588
 464:	20000878 	.word	0x20000878
 468:	00004239 	.word	0x00004239
 46c:	000007a1 	.word	0x000007a1

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
     470:	f240 5388 	movw	r3, #1416	; 0x588
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
     484:	f240 0008 	movw	r0, #8
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <ir_update_error>:

//update ir_samples and average result
void ir_update_error( void ){
	int temp_error;

	ir_front_ave = ir_front_sum / IR_SAMPLE_COUNT;
     4a0:	f240 6018 	movw	r0, #1560	; 0x618
     4a4:	f2c2 0000 	movt	r0, #8192	; 0x2000

}


//update ir_samples and average result
void ir_update_error( void ){
     4a8:	b4f0      	push	{r4, r5, r6, r7}
	int temp_error;

	ir_front_ave = ir_front_sum / IR_SAMPLE_COUNT;
	ir_back_ave = ir_back_sum / IR_SAMPLE_COUNT;
     4aa:	f240 6680 	movw	r6, #1664	; 0x680

//update ir_samples and average result
void ir_update_error( void ){
	int temp_error;

	ir_front_ave = ir_front_sum / IR_SAMPLE_COUNT;
     4ae:	6801      	ldr	r1, [r0, #0]
	ir_back_ave = ir_back_sum / IR_SAMPLE_COUNT;
     4b0:	f2c2 0600 	movt	r6, #8192	; 0x2000

//update ir_samples and average result
void ir_update_error( void ){
	int temp_error;

	ir_front_ave = ir_front_sum / IR_SAMPLE_COUNT;
     4b4:	f246 6467 	movw	r4, #26215	; 0x6667
	ir_back_ave = ir_back_sum / IR_SAMPLE_COUNT;
     4b8:	6832      	ldr	r2, [r6, #0]

//update ir_samples and average result
void ir_update_error( void ){
	int temp_error;

	ir_front_ave = ir_front_sum / IR_SAMPLE_COUNT;
     4ba:	f2c6 6466 	movt	r4, #26214	; 0x6666
     4be:	fb84 6301 	smull	r6, r3, r4, r1
	ir_back_ave = ir_back_sum / IR_SAMPLE_COUNT;
     4c2:	fb84 0c02 	smull	r0, ip, r4, r2

//update ir_samples and average result
void ir_update_error( void ){
	int temp_error;

	ir_front_ave = ir_front_sum / IR_SAMPLE_COUNT;
     4c6:	17cc      	asrs	r4, r1, #31
	ir_back_ave = ir_back_sum / IR_SAMPLE_COUNT;
     4c8:	17d0      	asrs	r0, r2, #31

//update ir_samples and average result
void ir_update_error( void ){
	int temp_error;

	ir_front_ave = ir_front_sum / IR_SAMPLE_COUNT;
     4ca:	ebc4 03a3 	rsb	r3, r4, r3, asr #2
     4ce:	f240 51f8 	movw	r1, #1528	; 0x5f8
	ir_back_ave = ir_back_sum / IR_SAMPLE_COUNT;
     4d2:	f240 6214 	movw	r2, #1556	; 0x614
     4d6:	ebc0 00ac 	rsb	r0, r0, ip, asr #2

//update ir_samples and average result
void ir_update_error( void ){
	int temp_error;

	ir_front_ave = ir_front_sum / IR_SAMPLE_COUNT;
     4da:	f2c2 0100 	movt	r1, #8192	; 0x2000
	ir_back_ave = ir_back_sum / IR_SAMPLE_COUNT;
     4de:	f2c2 0200 	movt	r2, #8192	; 0x2000

	if(ir_front_ave < IR_LOWER_LIMIT || ir_back_ave < IR_LOWER_LIMIT){
     4e2:	2b0e      	cmp	r3, #14

//update ir_samples and average result
void ir_update_error( void ){
	int temp_error;

	ir_front_ave = ir_front_sum / IR_SAMPLE_COUNT;
     4e4:	600b      	str	r3, [r1, #0]
	ir_back_ave = ir_back_sum / IR_SAMPLE_COUNT;
     4e6:	6010      	str	r0, [r2, #0]

	if(ir_front_ave < IR_LOWER_LIMIT || ir_back_ave < IR_LOWER_LIMIT){
     4e8:	dd38      	ble.n	55c <ir_update_error+0xbc>
     4ea:	280e      	cmp	r0, #14
     4ec:	dd36      	ble.n	55c <ir_update_error+0xbc>
		ir_dir = 0;
		return;
	}

	//turning right, dir = 2
	if((ir_front_ave - ir_back_ave) > IR_TOLERANCE){
     4ee:	1a1a      	subs	r2, r3, r0
     4f0:	2a02      	cmp	r2, #2
     4f2:	dc3b      	bgt.n	56c <ir_update_error+0xcc>
		ir_dir = 2;
		temp_error = ir_front_ave - ir_back_ave;
	}
	//turning left, dir = 1
	else if((ir_back_ave - ir_front_ave) > IR_TOLERANCE){
     4f4:	1ac2      	subs	r2, r0, r3
     4f6:	2a02      	cmp	r2, #2
     4f8:	dd3f      	ble.n	57a <ir_update_error+0xda>
		ir_dir = 1;
     4fa:	f240 6454 	movw	r4, #1620	; 0x654
     4fe:	f2c2 0400 	movt	r4, #8192	; 0x2000
     502:	2101      	movs	r1, #1
     504:	6021      	str	r1, [r4, #0]
		ir_dir = 0;
		temp_error = ir_back_ave - ir_front_ave;
		temp_error *= temp_error > 0 ? 1 : -1;
	}

	ir_error_sum -= ir_error_samples[ir_error_index];
     506:	f240 6350 	movw	r3, #1616	; 0x650
     50a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     50e:	681d      	ldr	r5, [r3, #0]
     510:	f240 614c 	movw	r1, #1612	; 0x64c
     514:	f240 50fc 	movw	r0, #1532	; 0x5fc
     518:	f2c2 0100 	movt	r1, #8192	; 0x2000
     51c:	f2c2 0000 	movt	r0, #8192	; 0x2000
     520:	680e      	ldr	r6, [r1, #0]
     522:	f850 7025 	ldr.w	r7, [r0, r5, lsl #2]
	ir_error_samples[ir_error_index] = temp_error;
	ir_error_sum += temp_error;

	ir_error = ir_error_sum / (IR_ERROR_SAMPLE_COUNT * IR_ERROR_DIVIDER);
     526:	f246 6c67 	movw	ip, #26215	; 0x6667
		ir_dir = 0;
		temp_error = ir_back_ave - ir_front_ave;
		temp_error *= temp_error > 0 ? 1 : -1;
	}

	ir_error_sum -= ir_error_samples[ir_error_index];
     52a:	1bf4      	subs	r4, r6, r7
	ir_error_samples[ir_error_index] = temp_error;
	ir_error_sum += temp_error;
     52c:	18a4      	adds	r4, r4, r2

	ir_error = ir_error_sum / (IR_ERROR_SAMPLE_COUNT * IR_ERROR_DIVIDER);
     52e:	f2c6 6c66 	movt	ip, #26214	; 0x6666
     532:	fb8c 6c04 	smull	r6, ip, ip, r4
     536:	17e7      	asrs	r7, r4, #31
     538:	ebc7 0c6c 	rsb	ip, r7, ip, asr #1
     53c:	f240 56f4 	movw	r6, #1524	; 0x5f4
	//ir_error *= ir_error;

	++ir_error_index;
     540:	1c6f      	adds	r7, r5, #1

	ir_error_sum -= ir_error_samples[ir_error_index];
	ir_error_samples[ir_error_index] = temp_error;
	ir_error_sum += temp_error;

	ir_error = ir_error_sum / (IR_ERROR_SAMPLE_COUNT * IR_ERROR_DIVIDER);
     542:	f2c2 0600 	movt	r6, #8192	; 0x2000
	//ir_error *= ir_error;

	++ir_error_index;
	if(ir_error_index == IR_ERROR_SAMPLE_COUNT)	{ ir_error_index = 0; }
     546:	2f05      	cmp	r7, #5

	ir_error_sum -= ir_error_samples[ir_error_index];
	ir_error_samples[ir_error_index] = temp_error;
	ir_error_sum += temp_error;

	ir_error = ir_error_sum / (IR_ERROR_SAMPLE_COUNT * IR_ERROR_DIVIDER);
     548:	f8c6 c000 	str.w	ip, [r6]
		temp_error = ir_back_ave - ir_front_ave;
		temp_error *= temp_error > 0 ? 1 : -1;
	}

	ir_error_sum -= ir_error_samples[ir_error_index];
	ir_error_samples[ir_error_index] = temp_error;
     54c:	f840 2025 	str.w	r2, [r0, r5, lsl #2]
	ir_error_sum += temp_error;
     550:	600c      	str	r4, [r1, #0]

	ir_error = ir_error_sum / (IR_ERROR_SAMPLE_COUNT * IR_ERROR_DIVIDER);
	//ir_error *= ir_error;

	++ir_error_index;
     552:	601f      	str	r7, [r3, #0]
	if(ir_error_index == IR_ERROR_SAMPLE_COUNT)	{ ir_error_index = 0; }
     554:	d108      	bne.n	568 <ir_update_error+0xc8>
     556:	2200      	movs	r2, #0
     558:	601a      	str	r2, [r3, #0]
     55a:	e005      	b.n	568 <ir_update_error+0xc8>

	ir_front_ave = ir_front_sum / IR_SAMPLE_COUNT;
	ir_back_ave = ir_back_sum / IR_SAMPLE_COUNT;

	if(ir_front_ave < IR_LOWER_LIMIT || ir_back_ave < IR_LOWER_LIMIT){
		ir_dir = 0;
     55c:	f240 6354 	movw	r3, #1620	; 0x654
     560:	f2c2 0300 	movt	r3, #8192	; 0x2000
     564:	2200      	movs	r2, #0
     566:	601a      	str	r2, [r3, #0]
	++ir_error_index;
	if(ir_error_index == IR_ERROR_SAMPLE_COUNT)	{ ir_error_index = 0; }

	//return 0 if it's not turning
	return;
}
     568:	bcf0      	pop	{r4, r5, r6, r7}
     56a:	4770      	bx	lr
		return;
	}

	//turning right, dir = 2
	if((ir_front_ave - ir_back_ave) > IR_TOLERANCE){
		ir_dir = 2;
     56c:	f240 6754 	movw	r7, #1620	; 0x654
     570:	f2c2 0700 	movt	r7, #8192	; 0x2000
     574:	2502      	movs	r5, #2
     576:	603d      	str	r5, [r7, #0]
     578:	e7c5      	b.n	506 <ir_update_error+0x66>
	else if((ir_back_ave - ir_front_ave) > IR_TOLERANCE){
		ir_dir = 1;
		temp_error = ir_back_ave - ir_front_ave;
	}
	else {
		ir_dir = 0;
     57a:	f240 6054 	movw	r0, #1620	; 0x654
		temp_error = ir_back_ave - ir_front_ave;
		temp_error *= temp_error > 0 ? 1 : -1;
     57e:	2a00      	cmp	r2, #0
     580:	bfcc      	ite	gt
     582:	f04f 0c01 	movgt.w	ip, #1
     586:	f04f 3cff 	movle.w	ip, #4294967295
	else if((ir_back_ave - ir_front_ave) > IR_TOLERANCE){
		ir_dir = 1;
		temp_error = ir_back_ave - ir_front_ave;
	}
	else {
		ir_dir = 0;
     58a:	f2c2 0000 	movt	r0, #8192	; 0x2000
     58e:	2600      	movs	r6, #0
		temp_error = ir_back_ave - ir_front_ave;
		temp_error *= temp_error > 0 ? 1 : -1;
     590:	fb0c f202 	mul.w	r2, ip, r2
	else if((ir_back_ave - ir_front_ave) > IR_TOLERANCE){
		ir_dir = 1;
		temp_error = ir_back_ave - ir_front_ave;
	}
	else {
		ir_dir = 0;
     594:	6006      	str	r6, [r0, #0]
     596:	e7b6      	b.n	506 <ir_update_error+0x66>

00000598 <ir_sample>:
    	ir_back_samples[i] = 0;
    }
    sample_index = 0;
}

void ir_sample( void ){
     598:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   uint16_t adc_data_f = 0;
	uint16_t adc_data_b = 0;

	adc_data_f = ACE_get_ppe_sample(adc_handler_f) / IR_DIVIDER;
     59c:	f240 671c 	movw	r7, #1564	; 0x61c
     5a0:	f2c2 0700 	movt	r7, #8192	; 0x2000
     5a4:	7838      	ldrb	r0, [r7, #0]
     5a6:	f002 faf7 	bl	2b98 <ACE_get_ppe_sample>
	adc_data_b = ACE_get_ppe_sample(adc_handler_b) / IR_DIVIDER;
     5aa:	f240 6348 	movw	r3, #1608	; 0x648
     5ae:	f2c2 0300 	movt	r3, #8192	; 0x2000

void ir_sample( void ){
   uint16_t adc_data_f = 0;
	uint16_t adc_data_b = 0;

	adc_data_f = ACE_get_ppe_sample(adc_handler_f) / IR_DIVIDER;
     5b2:	4606      	mov	r6, r0
	adc_data_b = ACE_get_ppe_sample(adc_handler_b) / IR_DIVIDER;
     5b4:	7818      	ldrb	r0, [r3, #0]
     5b6:	f002 faef 	bl	2b98 <ACE_get_ppe_sample>
//	printf("front: %i\r\n", adc_data_f);
//	printf("back: %i\r\n", adc_data_b);
	ir_front_sum -= ir_front_samples[sample_index];
	ir_back_sum -= ir_back_samples[sample_index];

	ir_front_samples[sample_index] = adc_data_f;
     5ba:	f248 551f 	movw	r5, #34079	; 0x851f
	adc_data_f = ACE_get_ppe_sample(adc_handler_f) / IR_DIVIDER;
	adc_data_b = ACE_get_ppe_sample(adc_handler_b) / IR_DIVIDER;

//	printf("front: %i\r\n", adc_data_f);
//	printf("back: %i\r\n", adc_data_b);
	ir_front_sum -= ir_front_samples[sample_index];
     5be:	f240 6310 	movw	r3, #1552	; 0x610
	ir_back_sum -= ir_back_samples[sample_index];

	ir_front_samples[sample_index] = adc_data_f;
     5c2:	f2c5 15eb 	movt	r5, #20971	; 0x51eb
	adc_data_f = ACE_get_ppe_sample(adc_handler_f) / IR_DIVIDER;
	adc_data_b = ACE_get_ppe_sample(adc_handler_b) / IR_DIVIDER;

//	printf("front: %i\r\n", adc_data_f);
//	printf("back: %i\r\n", adc_data_b);
	ir_front_sum -= ir_front_samples[sample_index];
     5c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
	ir_back_sum -= ir_back_samples[sample_index];

	ir_front_samples[sample_index] = adc_data_f;
     5ca:	fba5 1206 	umull	r1, r2, r5, r6
	ir_back_samples[sample_index] = adc_data_b;
     5ce:	fba5 1900 	umull	r1, r9, r5, r0
	adc_data_f = ACE_get_ppe_sample(adc_handler_f) / IR_DIVIDER;
	adc_data_b = ACE_get_ppe_sample(adc_handler_b) / IR_DIVIDER;

//	printf("front: %i\r\n", adc_data_f);
//	printf("back: %i\r\n", adc_data_b);
	ir_front_sum -= ir_front_samples[sample_index];
     5d2:	f240 6658 	movw	r6, #1624	; 0x658
     5d6:	6819      	ldr	r1, [r3, #0]
     5d8:	f240 6018 	movw	r0, #1560	; 0x618
	ir_back_sum -= ir_back_samples[sample_index];
     5dc:	f240 6780 	movw	r7, #1664	; 0x680
     5e0:	f240 6520 	movw	r5, #1568	; 0x620
	adc_data_f = ACE_get_ppe_sample(adc_handler_f) / IR_DIVIDER;
	adc_data_b = ACE_get_ppe_sample(adc_handler_b) / IR_DIVIDER;

//	printf("front: %i\r\n", adc_data_f);
//	printf("back: %i\r\n", adc_data_b);
	ir_front_sum -= ir_front_samples[sample_index];
     5e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
     5e8:	f2c2 0600 	movt	r6, #8192	; 0x2000
	ir_back_sum -= ir_back_samples[sample_index];
     5ec:	f2c2 0700 	movt	r7, #8192	; 0x2000
     5f0:	f2c2 0500 	movt	r5, #8192	; 0x2000
	adc_data_f = ACE_get_ppe_sample(adc_handler_f) / IR_DIVIDER;
	adc_data_b = ACE_get_ppe_sample(adc_handler_b) / IR_DIVIDER;

//	printf("front: %i\r\n", adc_data_f);
//	printf("back: %i\r\n", adc_data_b);
	ir_front_sum -= ir_front_samples[sample_index];
     5f4:	f856 c021 	ldr.w	ip, [r6, r1, lsl #2]
	ir_back_sum -= ir_back_samples[sample_index];
     5f8:	f855 4021 	ldr.w	r4, [r5, r1, lsl #2]
	adc_data_f = ACE_get_ppe_sample(adc_handler_f) / IR_DIVIDER;
	adc_data_b = ACE_get_ppe_sample(adc_handler_b) / IR_DIVIDER;

//	printf("front: %i\r\n", adc_data_f);
//	printf("back: %i\r\n", adc_data_b);
	ir_front_sum -= ir_front_samples[sample_index];
     5fc:	f8d0 a000 	ldr.w	sl, [r0]
	ir_back_sum -= ir_back_samples[sample_index];
     600:	f8d7 8000 	ldr.w	r8, [r7]
	adc_data_f = ACE_get_ppe_sample(adc_handler_f) / IR_DIVIDER;
	adc_data_b = ACE_get_ppe_sample(adc_handler_b) / IR_DIVIDER;

//	printf("front: %i\r\n", adc_data_f);
//	printf("back: %i\r\n", adc_data_b);
	ir_front_sum -= ir_front_samples[sample_index];
     604:	ebcc 0a0a 	rsb	sl, ip, sl
	ir_back_sum -= ir_back_samples[sample_index];
     608:	ebc4 0808 	rsb	r8, r4, r8

	ir_front_samples[sample_index] = adc_data_f;
     60c:	f3c2 1c4f 	ubfx	ip, r2, #5, #16
	ir_back_samples[sample_index] = adc_data_b;
     610:	f3c9 144f 	ubfx	r4, r9, #5, #16

	ir_front_sum += ir_front_samples[sample_index];
	ir_back_sum += ir_back_samples[sample_index];
	++sample_index;
     614:	1c4a      	adds	r2, r1, #1
	ir_back_sum -= ir_back_samples[sample_index];

	ir_front_samples[sample_index] = adc_data_f;
	ir_back_samples[sample_index] = adc_data_b;

	ir_front_sum += ir_front_samples[sample_index];
     616:	44e2      	add	sl, ip
	ir_back_sum += ir_back_samples[sample_index];
     618:	44a0      	add	r8, r4
	++sample_index;
	if(sample_index == IR_SAMPLE_COUNT)
     61a:	2a0a      	cmp	r2, #10
	ir_back_sum -= ir_back_samples[sample_index];

	ir_front_samples[sample_index] = adc_data_f;
	ir_back_samples[sample_index] = adc_data_b;

	ir_front_sum += ir_front_samples[sample_index];
     61c:	f8c0 a000 	str.w	sl, [r0]
	ir_back_sum += ir_back_samples[sample_index];
     620:	f8c7 8000 	str.w	r8, [r7]
//	printf("front: %i\r\n", adc_data_f);
//	printf("back: %i\r\n", adc_data_b);
	ir_front_sum -= ir_front_samples[sample_index];
	ir_back_sum -= ir_back_samples[sample_index];

	ir_front_samples[sample_index] = adc_data_f;
     624:	f846 c021 	str.w	ip, [r6, r1, lsl #2]
	ir_back_samples[sample_index] = adc_data_b;
     628:	f845 4021 	str.w	r4, [r5, r1, lsl #2]

	ir_front_sum += ir_front_samples[sample_index];
	ir_back_sum += ir_back_samples[sample_index];
	++sample_index;
     62c:	601a      	str	r2, [r3, #0]
	if(sample_index == IR_SAMPLE_COUNT)
     62e:	d101      	bne.n	634 <ir_sample+0x9c>
	{
		sample_index = 0;
     630:	2100      	movs	r1, #0
     632:	6019      	str	r1, [r3, #0]
     634:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00000638 <init_ir_control>:
 *      Author: baldeeb
 */

#include "IRcontrol.h"

void init_ir_control(void){
     638:	b538      	push	{r3, r4, r5, lr}
	int i;

	ACE_init();
     63a:	f002 fae3 	bl	2c04 <ACE_init>

	/* DAC initialization */
	ACE_configure_sdd(
     63e:	2100      	movs	r1, #0
     640:	460a      	mov	r2, r1
     642:	460b      	mov	r3, r1
     644:	2001      	movs	r0, #1
     646:	f002 f81d 	bl	2684 <ACE_configure_sdd>
		SDD1_OUT,
		SDD_8_BITS,
		SDD_VOLTAGE_MODE | SDD_RETURN_TO_ZERO,
		INDIVIDUAL_UPDATE
	);
	ACE_enable_sdd(SDD1_OUT);
     64a:	2001      	movs	r0, #1
     64c:	f002 f87c 	bl	2748 <ACE_enable_sdd>

    /* handler for ADC channel */
    adc_handler_f = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_0");
     650:	f649 606c 	movw	r0, #40556	; 0x9e6c
     654:	f2c0 0000 	movt	r0, #0
     658:	f002 fab4 	bl	2bc4 <ACE_get_channel_handle>
     65c:	f240 641c 	movw	r4, #1564	; 0x61c
     660:	f2c2 0400 	movt	r4, #8192	; 0x2000
     664:	7020      	strb	r0, [r4, #0]
    adc_handler_b = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_1");
     666:	f649 6080 	movw	r0, #40576	; 0x9e80
     66a:	f2c0 0000 	movt	r0, #0
     66e:	f002 faa9 	bl	2bc4 <ACE_get_channel_handle>
     672:	f240 6548 	movw	r5, #1608	; 0x648

    for(i = 0; i < IR_SAMPLE_COUNT; i++){
    	ir_front_samples[i] = 0;
     676:	f240 6158 	movw	r1, #1624	; 0x658
    	ir_back_samples[i] = 0;
     67a:	f240 6220 	movw	r2, #1568	; 0x620
    }
    sample_index = 0;
     67e:	f240 6410 	movw	r4, #1552	; 0x610
    /* handler for ADC channel */
    adc_handler_f = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_0");
    adc_handler_b = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_1");

    for(i = 0; i < IR_SAMPLE_COUNT; i++){
    	ir_front_samples[i] = 0;
     682:	2300      	movs	r3, #0
     684:	f2c2 0100 	movt	r1, #8192	; 0x2000
    	ir_back_samples[i] = 0;
     688:	f2c2 0200 	movt	r2, #8192	; 0x2000
	);
	ACE_enable_sdd(SDD1_OUT);

    /* handler for ADC channel */
    adc_handler_f = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_0");
    adc_handler_b = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_1");
     68c:	f2c2 0500 	movt	r5, #8192	; 0x2000

    for(i = 0; i < IR_SAMPLE_COUNT; i++){
    	ir_front_samples[i] = 0;
    	ir_back_samples[i] = 0;
    }
    sample_index = 0;
     690:	f2c2 0400 	movt	r4, #8192	; 0x2000
	);
	ACE_enable_sdd(SDD1_OUT);

    /* handler for ADC channel */
    adc_handler_f = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_0");
    adc_handler_b = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_1");
     694:	7028      	strb	r0, [r5, #0]

    for(i = 0; i < IR_SAMPLE_COUNT; i++){
    	ir_front_samples[i] = 0;
    	ir_back_samples[i] = 0;
    }
    sample_index = 0;
     696:	6023      	str	r3, [r4, #0]
    /* handler for ADC channel */
    adc_handler_f = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_0");
    adc_handler_b = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_1");

    for(i = 0; i < IR_SAMPLE_COUNT; i++){
    	ir_front_samples[i] = 0;
     698:	624b      	str	r3, [r1, #36]	; 0x24
    	ir_back_samples[i] = 0;
     69a:	6253      	str	r3, [r2, #36]	; 0x24
    /* handler for ADC channel */
    adc_handler_f = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_0");
    adc_handler_b = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_1");

    for(i = 0; i < IR_SAMPLE_COUNT; i++){
    	ir_front_samples[i] = 0;
     69c:	600b      	str	r3, [r1, #0]
    	ir_back_samples[i] = 0;
     69e:	6013      	str	r3, [r2, #0]
    /* handler for ADC channel */
    adc_handler_f = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_0");
    adc_handler_b = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_1");

    for(i = 0; i < IR_SAMPLE_COUNT; i++){
    	ir_front_samples[i] = 0;
     6a0:	604b      	str	r3, [r1, #4]
    	ir_back_samples[i] = 0;
     6a2:	6053      	str	r3, [r2, #4]
    /* handler for ADC channel */
    adc_handler_f = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_0");
    adc_handler_b = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_1");

    for(i = 0; i < IR_SAMPLE_COUNT; i++){
    	ir_front_samples[i] = 0;
     6a4:	608b      	str	r3, [r1, #8]
    	ir_back_samples[i] = 0;
     6a6:	6093      	str	r3, [r2, #8]
    /* handler for ADC channel */
    adc_handler_f = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_0");
    adc_handler_b = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_1");

    for(i = 0; i < IR_SAMPLE_COUNT; i++){
    	ir_front_samples[i] = 0;
     6a8:	60cb      	str	r3, [r1, #12]
    	ir_back_samples[i] = 0;
     6aa:	60d3      	str	r3, [r2, #12]
    /* handler for ADC channel */
    adc_handler_f = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_0");
    adc_handler_b = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_1");

    for(i = 0; i < IR_SAMPLE_COUNT; i++){
    	ir_front_samples[i] = 0;
     6ac:	610b      	str	r3, [r1, #16]
    	ir_back_samples[i] = 0;
     6ae:	6113      	str	r3, [r2, #16]
    /* handler for ADC channel */
    adc_handler_f = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_0");
    adc_handler_b = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_1");

    for(i = 0; i < IR_SAMPLE_COUNT; i++){
    	ir_front_samples[i] = 0;
     6b0:	614b      	str	r3, [r1, #20]
    	ir_back_samples[i] = 0;
     6b2:	6153      	str	r3, [r2, #20]
    /* handler for ADC channel */
    adc_handler_f = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_0");
    adc_handler_b = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_1");

    for(i = 0; i < IR_SAMPLE_COUNT; i++){
    	ir_front_samples[i] = 0;
     6b4:	618b      	str	r3, [r1, #24]
    	ir_back_samples[i] = 0;
     6b6:	6193      	str	r3, [r2, #24]
    /* handler for ADC channel */
    adc_handler_f = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_0");
    adc_handler_b = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_1");

    for(i = 0; i < IR_SAMPLE_COUNT; i++){
    	ir_front_samples[i] = 0;
     6b8:	61cb      	str	r3, [r1, #28]
    	ir_back_samples[i] = 0;
     6ba:	61d3      	str	r3, [r2, #28]
    /* handler for ADC channel */
    adc_handler_f = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_0");
    adc_handler_b = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_1");

    for(i = 0; i < IR_SAMPLE_COUNT; i++){
    	ir_front_samples[i] = 0;
     6bc:	620b      	str	r3, [r1, #32]
    	ir_back_samples[i] = 0;
     6be:	6213      	str	r3, [r2, #32]
    }
    sample_index = 0;
}
     6c0:	bd38      	pop	{r3, r4, r5, pc}
     6c2:	bf00      	nop

000006c4 <uart1_rx_handler>:
	left_wheel_direction = rx_buff[4];
	mode = rx_buff[5];
}*/

void uart1_rx_handler( mss_uart_instance_t * this_uart )
{
     6c4:	b530      	push	{r4, r5, lr}
	uint8_t rx_buff[8] = {0xFF,0xFF, 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF};
     6c6:	f649 6194 	movw	r1, #40596	; 0x9e94
	left_wheel_direction = rx_buff[4];
	mode = rx_buff[5];
}*/

void uart1_rx_handler( mss_uart_instance_t * this_uart )
{
     6ca:	b083      	sub	sp, #12
     6cc:	4686      	mov	lr, r0
	uint8_t rx_buff[8] = {0xFF,0xFF, 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF};
     6ce:	466b      	mov	r3, sp
     6d0:	f2c0 0100 	movt	r1, #0
	uint8_t rx_size = MSS_UART_get_rx( this_uart, rx_buff, sizeof(rx_buff) );
	//process_rx_data(rx_buff, rx_size );

	prev_right_duty_cycle = right_duty_cycle;
     6d4:	f240 55a0 	movw	r5, #1440	; 0x5a0
	prev_left_duty_cycle = left_duty_cycle;
     6d8:	f240 5498 	movw	r4, #1432	; 0x598
	mode = rx_buff[5];
}*/

void uart1_rx_handler( mss_uart_instance_t * this_uart )
{
	uint8_t rx_buff[8] = {0xFF,0xFF, 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF};
     6dc:	c903      	ldmia	r1!, {r0, r1}
	uint8_t rx_size = MSS_UART_get_rx( this_uart, rx_buff, sizeof(rx_buff) );
	//process_rx_data(rx_buff, rx_size );

	prev_right_duty_cycle = right_duty_cycle;
     6de:	f2c2 0500 	movt	r5, #8192	; 0x2000
	mode = rx_buff[5];
}*/

void uart1_rx_handler( mss_uart_instance_t * this_uart )
{
	uint8_t rx_buff[8] = {0xFF,0xFF, 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF};
     6e2:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t rx_size = MSS_UART_get_rx( this_uart, rx_buff, sizeof(rx_buff) );
	//process_rx_data(rx_buff, rx_size );

	prev_right_duty_cycle = right_duty_cycle;
	prev_left_duty_cycle = left_duty_cycle;
     6e6:	f2c2 0400 	movt	r4, #8192	; 0x2000
}*/

void uart1_rx_handler( mss_uart_instance_t * this_uart )
{
	uint8_t rx_buff[8] = {0xFF,0xFF, 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF};
	uint8_t rx_size = MSS_UART_get_rx( this_uart, rx_buff, sizeof(rx_buff) );
     6ea:	4670      	mov	r0, lr
     6ec:	4669      	mov	r1, sp
     6ee:	2208      	movs	r2, #8
     6f0:	f000 fd0a 	bl	1108 <MSS_UART_get_rx>
	//process_rx_data(rx_buff, rx_size );

	prev_right_duty_cycle = right_duty_cycle;
     6f4:	f8d5 c000 	ldr.w	ip, [r5]
	prev_left_duty_cycle = left_duty_cycle;
     6f8:	6821      	ldr	r1, [r4, #0]
{
	uint8_t rx_buff[8] = {0xFF,0xFF, 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF};
	uint8_t rx_size = MSS_UART_get_rx( this_uart, rx_buff, sizeof(rx_buff) );
	//process_rx_data(rx_buff, rx_size );

	prev_right_duty_cycle = right_duty_cycle;
     6fa:	f240 5290 	movw	r2, #1424	; 0x590
	prev_left_duty_cycle = left_duty_cycle;
     6fe:	f240 539c 	movw	r3, #1436	; 0x59c
{
	uint8_t rx_buff[8] = {0xFF,0xFF, 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF};
	uint8_t rx_size = MSS_UART_get_rx( this_uart, rx_buff, sizeof(rx_buff) );
	//process_rx_data(rx_buff, rx_size );

	prev_right_duty_cycle = right_duty_cycle;
     702:	f2c2 0200 	movt	r2, #8192	; 0x2000
	prev_left_duty_cycle = left_duty_cycle;
     706:	f2c2 0300 	movt	r3, #8192	; 0x2000
{
	uint8_t rx_buff[8] = {0xFF,0xFF, 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF};
	uint8_t rx_size = MSS_UART_get_rx( this_uart, rx_buff, sizeof(rx_buff) );
	//process_rx_data(rx_buff, rx_size );

	prev_right_duty_cycle = right_duty_cycle;
     70a:	f8c2 c000 	str.w	ip, [r2]
	prev_left_duty_cycle = left_duty_cycle;
     70e:	6019      	str	r1, [r3, #0]

	right_duty_cycle = rx_buff[1];
     710:	f89d 0001 	ldrb.w	r0, [sp, #1]
     714:	f003 fd32 	bl	417c <__aeabi_ui2f>
	right_wheel_direction = rx_buff[2];
     718:	f89d 1002 	ldrb.w	r1, [sp, #2]
     71c:	f240 5394 	movw	r3, #1428	; 0x594
     720:	f2c2 0300 	movt	r3, #8192	; 0x2000
	//process_rx_data(rx_buff, rx_size );

	prev_right_duty_cycle = right_duty_cycle;
	prev_left_duty_cycle = left_duty_cycle;

	right_duty_cycle = rx_buff[1];
     724:	6028      	str	r0, [r5, #0]
	right_wheel_direction = rx_buff[2];
     726:	6019      	str	r1, [r3, #0]
	left_duty_cycle = rx_buff[3];
     728:	f89d 0003 	ldrb.w	r0, [sp, #3]
     72c:	f003 fd26 	bl	417c <__aeabi_ui2f>
	left_wheel_direction = rx_buff[4];
     730:	f240 528c 	movw	r2, #1420	; 0x58c
     734:	f89d 5004 	ldrb.w	r5, [sp, #4]
	mode = rx_buff[5];
     738:	f240 0314 	movw	r3, #20
     73c:	f89d 1005 	ldrb.w	r1, [sp, #5]
	prev_left_duty_cycle = left_duty_cycle;

	right_duty_cycle = rx_buff[1];
	right_wheel_direction = rx_buff[2];
	left_duty_cycle = rx_buff[3];
	left_wheel_direction = rx_buff[4];
     740:	f2c2 0200 	movt	r2, #8192	; 0x2000
	mode = rx_buff[5];
     744:	f2c2 0300 	movt	r3, #8192	; 0x2000
	prev_right_duty_cycle = right_duty_cycle;
	prev_left_duty_cycle = left_duty_cycle;

	right_duty_cycle = rx_buff[1];
	right_wheel_direction = rx_buff[2];
	left_duty_cycle = rx_buff[3];
     748:	6020      	str	r0, [r4, #0]
	left_wheel_direction = rx_buff[4];
     74a:	6015      	str	r5, [r2, #0]
	mode = rx_buff[5];
     74c:	6019      	str	r1, [r3, #0]
}
     74e:	b003      	add	sp, #12
     750:	bd30      	pop	{r4, r5, pc}
     752:	bf00      	nop

00000754 <Timer1_IRQHandler>:

/* *
 * hardware timer down counting at 100MHz
 * hardware timer down counting
 * */
void Timer1_IRQHandler( void ){
     754:	b510      	push	{r4, lr}
	MSS_I2C_read(&g_mss_i2c1, PIXY_I2C_DEFAULT_ADDR, receive_buf.u8, PIXY_RECIEVE_BUFF_SIZE, MSS_I2C_RELEASE_BUS);
     756:	f240 70fc 	movw	r0, #2044	; 0x7fc
     75a:	f240 62d0 	movw	r2, #1744	; 0x6d0

/* *
 * hardware timer down counting at 100MHz
 * hardware timer down counting
 * */
void Timer1_IRQHandler( void ){
     75e:	b082      	sub	sp, #8
	MSS_I2C_read(&g_mss_i2c1, PIXY_I2C_DEFAULT_ADDR, receive_buf.u8, PIXY_RECIEVE_BUFF_SIZE, MSS_I2C_RELEASE_BUS);
     760:	f2c2 0000 	movt	r0, #8192	; 0x2000
     764:	f2c2 0200 	movt	r2, #8192	; 0x2000
     768:	2154      	movs	r1, #84	; 0x54
     76a:	233a      	movs	r3, #58	; 0x3a
     76c:	2400      	movs	r4, #0
     76e:	9400      	str	r4, [sp, #0]
     770:	f001 fdfe 	bl	2370 <MSS_I2C_read>
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
    TIMER->TIM1_RIS = 1U;
     774:	f245 0000 	movw	r0, #20480	; 0x5000
     778:	f2c4 0000 	movt	r0, #16384	; 0x4000
     77c:	2201      	movs	r2, #1
     77e:	6102      	str	r2, [r0, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The dsb data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
     780:	f3bf 8f4f 	dsb	sy
	MSS_TIM1_clear_irq();
	update_flag = 1;
     784:	f240 6388 	movw	r3, #1672	; 0x688
	update_pixy_data_flag = 1;
     788:	f240 6184 	movw	r1, #1668	; 0x684
 * hardware timer down counting
 * */
void Timer1_IRQHandler( void ){
	MSS_I2C_read(&g_mss_i2c1, PIXY_I2C_DEFAULT_ADDR, receive_buf.u8, PIXY_RECIEVE_BUFF_SIZE, MSS_I2C_RELEASE_BUS);
	MSS_TIM1_clear_irq();
	update_flag = 1;
     78c:	f2c2 0300 	movt	r3, #8192	; 0x2000
	update_pixy_data_flag = 1;
     790:	f2c2 0100 	movt	r1, #8192	; 0x2000
     794:	600a      	str	r2, [r1, #0]
 * hardware timer down counting
 * */
void Timer1_IRQHandler( void ){
	MSS_I2C_read(&g_mss_i2c1, PIXY_I2C_DEFAULT_ADDR, receive_buf.u8, PIXY_RECIEVE_BUFF_SIZE, MSS_I2C_RELEASE_BUS);
	MSS_TIM1_clear_irq();
	update_flag = 1;
     796:	601a      	str	r2, [r3, #0]
	update_pixy_data_flag = 1;
}
     798:	b002      	add	sp, #8
     79a:	bd10      	pop	{r4, pc}
     79c:	0000      	lsls	r0, r0, #0
	...

000007a0 <main>:


int main()
{
     7a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	MSS_UART_init(&g_mss_uart1, MSS_UART_9600_BAUD, MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT);
     7a4:	f240 7038 	movw	r0, #1848	; 0x738
	mode = rx_buff[5];
}


int main()
{
     7a8:	b091      	sub	sp, #68	; 0x44

	MSS_UART_init(&g_mss_uart1, MSS_UART_9600_BAUD, MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT);
     7aa:	f2c2 0000 	movt	r0, #8192	; 0x2000
     7ae:	f44f 5116 	mov.w	r1, #9600	; 0x2580
     7b2:	2203      	movs	r2, #3
     7b4:	f000 ffdc 	bl	1770 <MSS_UART_init>
	MSS_UART_set_rx_handler( &g_mss_uart1, uart1_rx_handler, MSS_UART_FIFO_EIGHT_BYTES );
     7b8:	f240 7038 	movw	r0, #1848	; 0x738
     7bc:	f240 61c5 	movw	r1, #1733	; 0x6c5
     7c0:	f2c2 0000 	movt	r0, #8192	; 0x2000
     7c4:	f2c0 0100 	movt	r1, #0
     7c8:	2280      	movs	r2, #128	; 0x80
     7ca:	f000 fddb 	bl	1384 <MSS_UART_set_rx_handler>

	//pixy init functions
	MSS_I2C_init(&g_mss_i2c1 , PIXY_I2C_DEFAULT_ADDR, MSS_I2C_PCLK_DIV_256 );
     7ce:	f240 70fc 	movw	r0, #2044	; 0x7fc
     7d2:	f2c2 0000 	movt	r0, #8192	; 0x2000
     7d6:	2154      	movs	r1, #84	; 0x54
     7d8:	2200      	movs	r2, #0
     7da:	f001 fea7 	bl	252c <MSS_I2C_init>
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
     7de:	f24e 1200 	movw	r2, #57600	; 0xe100
     7e2:	f2ce 0200 	movt	r2, #57344	; 0xe000
     7e6:	f44f 1580 	mov.w	r5, #1048576	; 0x100000
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
     7ea:	f242 0000 	movw	r0, #8192	; 0x2000
     7ee:	f8c2 5080 	str.w	r5, [r2, #128]	; 0x80
     7f2:	f2ce 0004 	movt	r0, #57348	; 0xe004
     7f6:	6b06      	ldr	r6, [r0, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
     7f8:	f245 0100 	movw	r1, #20480	; 0x5000
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
     7fc:	f240 0300 	movw	r3, #0
    1 down-counter will start decrementing from this value after the current
    count expires.
 */
static __INLINE void MSS_TIM1_load_background( uint32_t load_value )
{
    TIMER->TIM1_BGLOADVAL = load_value;
     800:	f248 4e80 	movw	lr, #33920	; 0x8480
{
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
     804:	2400      	movs	r4, #0
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
     806:	f2c4 230a 	movt	r3, #16906	; 0x420a
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
     80a:	f04f 0c01 	mov.w	ip, #1
{
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
     80e:	f2c4 0100 	movt	r1, #16384	; 0x4000
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
     812:	f026 0840 	bic.w	r8, r6, #64	; 0x40
    1 down-counter will start decrementing from this value after the current
    count expires.
 */
static __INLINE void MSS_TIM1_load_background( uint32_t load_value )
{
    TIMER->TIM1_BGLOADVAL = load_value;
     816:	f2c0 0e1e 	movt	lr, #30
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
     81a:	f8c0 8030 	str.w	r8, [r0, #48]	; 0x30
#define LEFT_MOTOR_CORRECTION 1//0.95
#define RIGHT_MOTOR_CORRECTION 1//1.05


void init_motor_commends( void ){
	rmotor_pwm = 0;
     81e:	f240 6690 	movw	r6, #1680	; 0x690
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
     822:	654c      	str	r4, [r1, #84]	; 0x54
	lmotor_pwm = 0;
     824:	f240 678c 	movw	r7, #1676	; 0x68c
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
     828:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
	motor_dir = 0;
     82c:	f240 7b34 	movw	fp, #1844	; 0x734
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
     830:	f8c3 4188 	str.w	r4, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
     834:	f8c3 4184 	str.w	r4, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
     838:	f8c1 c010 	str.w	ip, [r1, #16]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
     83c:	f8c2 5180 	str.w	r5, [r2, #384]	; 0x180
    1 down-counter will start decrementing from this value after the current
    count expires.
 */
static __INLINE void MSS_TIM1_load_background( uint32_t load_value )
{
    TIMER->TIM1_BGLOADVAL = load_value;
     840:	f8c1 e008 	str.w	lr, [r1, #8]
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
     844:	f8c3 c180 	str.w	ip, [r3, #384]	; 0x180
     848:	f240 6154 	movw	r1, #1620	; 0x654
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
    TIMER_BITBAND->TIM1INTEN = 1U;
     84c:	f8c3 c188 	str.w	ip, [r3, #392]	; 0x188
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
     850:	6015      	str	r5, [r2, #0]
		//todo: remove!
		*lpwm = 0; // temp
		*rpwm  = 0;// temp
	}

	if (*rpwm > 500000){*rpwm = 500000;}
     852:	f24a 1320 	movw	r3, #41248	; 0xa120
     856:	f240 52f4 	movw	r2, #1524	; 0x5f4
     85a:	f2c2 0100 	movt	r1, #8192	; 0x2000
     85e:	f2c2 0200 	movt	r2, #8192	; 0x2000
     862:	f2c0 0307 	movt	r3, #7
#define RIGHT_MOTOR_CORRECTION 1//1.05


void init_motor_commends( void ){
	rmotor_pwm = 0;
	lmotor_pwm = 0;
     866:	f2c2 0700 	movt	r7, #8192	; 0x2000
#define LEFT_MOTOR_CORRECTION 1//0.95
#define RIGHT_MOTOR_CORRECTION 1//1.05


void init_motor_commends( void ){
	rmotor_pwm = 0;
     86a:	f2c2 0600 	movt	r6, #8192	; 0x2000
	lmotor_pwm = 0;
	motor_dir = 0;
     86e:	f2c2 0b00 	movt	fp, #8192	; 0x2000
     872:	f240 6588 	movw	r5, #1672	; 0x688
     876:	f240 0818 	movw	r8, #24
     87a:	f240 0a0c 	movw	sl, #12
     87e:	f240 0910 	movw	r9, #16
     882:	9107      	str	r1, [sp, #28]
     884:	920d      	str	r2, [sp, #52]	; 0x34
		//todo: remove!
		*lpwm = 0; // temp
		*rpwm  = 0;// temp
	}

	if (*rpwm > 500000){*rpwm = 500000;}
     886:	9303      	str	r3, [sp, #12]
     888:	f2c2 0500 	movt	r5, #8192	; 0x2000
	start_hardware_cont_timer();
	init_ideal_pixy_dots();
     88c:	f000 f9fa 	bl	c84 <init_ideal_pixy_dots>
     890:	f2c2 0800 	movt	r8, #8192	; 0x2000

	//init IR sensors
	init_ir_control();
     894:	f7ff fed0 	bl	638 <init_ir_control>
     898:	f2c2 0a00 	movt	sl, #8192	; 0x2000
     89c:	f2c2 0900 	movt	r9, #8192	; 0x2000
#define LEFT_MOTOR_CORRECTION 1//0.95
#define RIGHT_MOTOR_CORRECTION 1//1.05


void init_motor_commends( void ){
	rmotor_pwm = 0;
     8a0:	6034      	str	r4, [r6, #0]
	lmotor_pwm = 0;
     8a2:	603c      	str	r4, [r7, #0]
	motor_dir = 0;
     8a4:	f8cb 4000 	str.w	r4, [fp]
		switch(motor_dir){
		case 1:
			*MOTOR_INPUTS = 0xa;
			break;
		case 2:
			*MOTOR_INPUTS = 0x5;
     8a8:	9701      	str	r7, [sp, #4]
     8aa:	e012      	b.n	8d2 <main+0x132>

	while( 1 )	{
		ir_sample();

		process_pixy_i2c();
		if(update_flag){
     8ac:	f8db 4000 	ldr.w	r4, [fp]
			get_motor_command(&rmotor_pwm, &lmotor_pwm, &motor_dir);
			update_flag = 0;
		}

		switch(motor_dir){
     8b0:	2c01      	cmp	r4, #1
     8b2:	d036      	beq.n	922 <main+0x182>
     8b4:	2c02      	cmp	r4, #2
     8b6:	d039      	beq.n	92c <main+0x18c>
		case 2:
			*MOTOR_INPUTS = 0x5;
			break;
		case 0:
		default:
			*MOTOR_INPUTS = 0x0;
     8b8:	f8d8 0000 	ldr.w	r0, [r8]
     8bc:	2100      	movs	r1, #0
     8be:	6001      	str	r1, [r0, #0]
			break;
		}

		//printf("l: %x, r: %x\n\r", pixy_lmotor_pwm, pixy_rmotor_pwm);

		*RIGHT_MOTOR = rmotor_pwm;//speed 0 - 500000
     8c0:	6833      	ldr	r3, [r6, #0]
     8c2:	f8da 0000 	ldr.w	r0, [sl]
		*LEFT_MOTOR = lmotor_pwm;//speed 0 - 500000
     8c6:	9a01      	ldr	r2, [sp, #4]
			break;
		}

		//printf("l: %x, r: %x\n\r", pixy_lmotor_pwm, pixy_rmotor_pwm);

		*RIGHT_MOTOR = rmotor_pwm;//speed 0 - 500000
     8c8:	6003      	str	r3, [r0, #0]
		*LEFT_MOTOR = lmotor_pwm;//speed 0 - 500000
     8ca:	f8d9 7000 	ldr.w	r7, [r9]
     8ce:	6814      	ldr	r4, [r2, #0]
     8d0:	603c      	str	r4, [r7, #0]
	init_ir_control();

	init_motor_commends();

	while( 1 )	{
		ir_sample();
     8d2:	f7ff fe61 	bl	598 <ir_sample>

		process_pixy_i2c();
     8d6:	f000 fa2d 	bl	d34 <process_pixy_i2c>
		if(update_flag){
     8da:	682f      	ldr	r7, [r5, #0]
     8dc:	2f00      	cmp	r7, #0
     8de:	d0e5      	beq.n	8ac <main+0x10c>

	unsigned int pixy_mag, pixy_dir;
	int pixy_pwm = 0 ;

	//return if data is none existant
	ir_update_error();
     8e0:	f7ff fdde 	bl	4a0 <ir_update_error>
	if(!pixy_x_err( &pixy_mag, &pixy_dir)){ return; }
     8e4:	a80f      	add	r0, sp, #60	; 0x3c
     8e6:	a90e      	add	r1, sp, #56	; 0x38
     8e8:	f000 f9e4 	bl	cb4 <pixy_x_err>
     8ec:	b318      	cbz	r0, 936 <main+0x196>

	pixy_pwm = PIXY_PWM_CONTRIBUTION * pixy_mag;
     8ee:	980f      	ldr	r0, [sp, #60]	; 0x3c
     8f0:	f003 f8de 	bl	3ab0 <__aeabi_ui2d>
     8f4:	a392      	add	r3, pc, #584	; (adr r3, b40 <main+0x3a0>)
     8f6:	e9d3 2300 	ldrd	r2, r3, [r3]
     8fa:	f003 f94f 	bl	3b9c <__aeabi_dmul>
     8fe:	f003 fb5f 	bl	3fc0 <__aeabi_d2iz>
	dir[0] = pixy_dir;
     902:	9c0e      	ldr	r4, [sp, #56]	; 0x38

	//return if data is none existant
	ir_update_error();
	if(!pixy_x_err( &pixy_mag, &pixy_dir)){ return; }

	pixy_pwm = PIXY_PWM_CONTRIBUTION * pixy_mag;
     904:	4684      	mov	ip, r0
	dir[0] = pixy_dir;

	if(pixy_dir == 1){
     906:	2c01      	cmp	r4, #1
	//return if data is none existant
	ir_update_error();
	if(!pixy_x_err( &pixy_mag, &pixy_dir)){ return; }

	pixy_pwm = PIXY_PWM_CONTRIBUTION * pixy_mag;
	dir[0] = pixy_dir;
     908:	f8cb 4000 	str.w	r4, [fp]

	if(pixy_dir == 1){
     90c:	d016      	beq.n	93c <main+0x19c>
		else{
			*rpwm = pixy_pwm;//temp;
			*lpwm = pixy_pwm;//temp;
		}
	}
	else if(pixy_dir == 2){
     90e:	2c02      	cmp	r4, #2
     910:	d035      	beq.n	97e <main+0x1de>
			*lpwm = 0;
			*rpwm  = 0;
		}

		//todo: remove!
		*lpwm = 0; // temp
     912:	9b01      	ldr	r3, [sp, #4]
     914:	2200      	movs	r2, #0
     916:	601a      	str	r2, [r3, #0]
		*rpwm  = 0;// temp
     918:	6032      	str	r2, [r6, #0]
			get_motor_command(&rmotor_pwm, &lmotor_pwm, &motor_dir);
			update_flag = 0;
     91a:	2100      	movs	r1, #0
		}

		switch(motor_dir){
     91c:	2c01      	cmp	r4, #1
		ir_sample();

		process_pixy_i2c();
		if(update_flag){
			get_motor_command(&rmotor_pwm, &lmotor_pwm, &motor_dir);
			update_flag = 0;
     91e:	6029      	str	r1, [r5, #0]
		}

		switch(motor_dir){
     920:	d1c8      	bne.n	8b4 <main+0x114>
		case 1:
			*MOTOR_INPUTS = 0xa;
     922:	f8d8 2000 	ldr.w	r2, [r8]
     926:	240a      	movs	r4, #10
     928:	6014      	str	r4, [r2, #0]
			break;
     92a:	e7c9      	b.n	8c0 <main+0x120>
		case 2:
			*MOTOR_INPUTS = 0x5;
     92c:	f8d8 3000 	ldr.w	r3, [r8]
     930:	2705      	movs	r7, #5
     932:	601f      	str	r7, [r3, #0]
			break;
     934:	e7c4      	b.n	8c0 <main+0x120>
	unsigned int pixy_mag, pixy_dir;
	int pixy_pwm = 0 ;

	//return if data is none existant
	ir_update_error();
	if(!pixy_x_err( &pixy_mag, &pixy_dir)){ return; }
     936:	f8db 4000 	ldr.w	r4, [fp]
     93a:	e7ee      	b.n	91a <main+0x17a>
	pixy_pwm = PIXY_PWM_CONTRIBUTION * pixy_mag;
	dir[0] = pixy_dir;

	if(pixy_dir == 1){
		//if turning left
		if(ir_dir == 1)	{
     93c:	9a07      	ldr	r2, [sp, #28]
     93e:	6813      	ldr	r3, [r2, #0]
     940:	2b01      	cmp	r3, #1
     942:	d06f      	beq.n	a24 <main+0x284>
			*lpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
			*rpwm = pixy_pwm  - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
			//*rpwm = pixy_pwm  - (IR_PWM_CONTRIBUTION * ir_error);
		}
		//if turning right
		else if(ir_dir == 2) {
     944:	2b02      	cmp	r3, #2
     946:	f000 80d5 	beq.w	af4 <main+0x354>
			*rpwm = pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error)) ;
		}
		else{
			*rpwm = pixy_pwm;//temp;
			*lpwm = LEFT_MOTOR_CORRECTION * pixy_pwm;//temp;
     94a:	9901      	ldr	r1, [sp, #4]
		else if(ir_dir == 2) {
			*rpwm = pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error)) ;
		}
		else{
			*rpwm = pixy_pwm;//temp;
     94c:	f8c6 c000 	str.w	ip, [r6]
			*lpwm = LEFT_MOTOR_CORRECTION * pixy_pwm;//temp;
     950:	f8c1 c000 	str.w	ip, [r1]
     954:	f8cd c010 	str.w	ip, [sp, #16]
     958:	4663      	mov	r3, ip
		//todo: remove!
		*lpwm = 0; // temp
		*rpwm  = 0;// temp
	}

	if (*rpwm > 500000){*rpwm = 500000;}
     95a:	9f03      	ldr	r7, [sp, #12]
     95c:	42bb      	cmp	r3, r7
     95e:	bfc8      	it	gt
     960:	6037      	strgt	r7, [r6, #0]
     962:	dd56      	ble.n	a12 <main+0x272>
	else if(*rpwm < 0 ){*rpwm = 0;}
	if (*lpwm > 500000){*lpwm = 500000;}
     964:	9f03      	ldr	r7, [sp, #12]
     966:	45bc      	cmp	ip, r7
     968:	dd02      	ble.n	970 <main+0x1d0>
     96a:	9b01      	ldr	r3, [sp, #4]
     96c:	601f      	str	r7, [r3, #0]
     96e:	e7d4      	b.n	91a <main+0x17a>
	else if(*lpwm < 0 ){*lpwm = 0;}
     970:	f1bc 0f00 	cmp.w	ip, #0
     974:	dad1      	bge.n	91a <main+0x17a>
     976:	9f01      	ldr	r7, [sp, #4]
     978:	2000      	movs	r0, #0
     97a:	6038      	str	r0, [r7, #0]
     97c:	e7cd      	b.n	91a <main+0x17a>
			*lpwm = pixy_pwm;//temp;
		}
	}
	else if(pixy_dir == 2){
		//if turning left
		if(ir_dir == 1)	{
     97e:	9f07      	ldr	r7, [sp, #28]
     980:	683b      	ldr	r3, [r7, #0]
     982:	2b01      	cmp	r3, #1
     984:	f000 8090 	beq.w	aa8 <main+0x308>
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error));
			*rpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
		}
		//if turning right
		else if(ir_dir == 2) {
     988:	2b02      	cmp	r3, #2
     98a:	d1de      	bne.n	94a <main+0x1aa>
			*rpwm = pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
     98c:	f003 f8a0 	bl	3ad0 <__aeabi_i2d>
     990:	9b0d      	ldr	r3, [sp, #52]	; 0x34
     992:	e9cd 0108 	strd	r0, r1, [sp, #32]
     996:	6818      	ldr	r0, [r3, #0]
     998:	f003 f89a 	bl	3ad0 <__aeabi_i2d>
     99c:	f240 0300 	movw	r3, #0
     9a0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
     9a4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
     9a8:	2200      	movs	r2, #0
     9aa:	f6cb 73d0 	movt	r3, #49104	; 0xbfd0
     9ae:	f003 f8f5 	bl	3b9c <__aeabi_dmul>
     9b2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
     9b6:	f003 f8f1 	bl	3b9c <__aeabi_dmul>
     9ba:	4602      	mov	r2, r0
     9bc:	460b      	mov	r3, r1
     9be:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
     9c2:	f002 ff39 	bl	3838 <__adddf3>
     9c6:	f003 fafb 	bl	3fc0 <__aeabi_d2iz>
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error)) ;
     9ca:	f240 0300 	movw	r3, #0
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error));
			*rpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
		}
		//if turning right
		else if(ir_dir == 2) {
			*rpwm = pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
     9ce:	9004      	str	r0, [sp, #16]
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error)) ;
     9d0:	2200      	movs	r2, #0
     9d2:	f6c3 73d0 	movt	r3, #16336	; 0x3fd0
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error));
			*rpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
		}
		//if turning right
		else if(ir_dir == 2) {
			*rpwm = pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
     9d6:	9f04      	ldr	r7, [sp, #16]
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error)) ;
     9d8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error));
			*rpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
		}
		//if turning right
		else if(ir_dir == 2) {
			*rpwm = pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
     9dc:	6037      	str	r7, [r6, #0]
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error)) ;
     9de:	f003 f8dd 	bl	3b9c <__aeabi_dmul>
     9e2:	4602      	mov	r2, r0
     9e4:	460b      	mov	r3, r1
     9e6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
     9ea:	f003 f8d7 	bl	3b9c <__aeabi_dmul>
     9ee:	460b      	mov	r3, r1
     9f0:	4602      	mov	r2, r0
     9f2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
     9f6:	f002 ff1f 	bl	3838 <__adddf3>
     9fa:	f003 fae1 	bl	3fc0 <__aeabi_d2iz>
     9fe:	463b      	mov	r3, r7
		//todo: remove!
		*lpwm = 0; // temp
		*rpwm  = 0;// temp
	}

	if (*rpwm > 500000){*rpwm = 500000;}
     a00:	9f03      	ldr	r7, [sp, #12]
			*rpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
		}
		//if turning right
		else if(ir_dir == 2) {
			*rpwm = pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error)) ;
     a02:	4684      	mov	ip, r0
     a04:	9801      	ldr	r0, [sp, #4]
		//todo: remove!
		*lpwm = 0; // temp
		*rpwm  = 0;// temp
	}

	if (*rpwm > 500000){*rpwm = 500000;}
     a06:	42bb      	cmp	r3, r7
			*rpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
		}
		//if turning right
		else if(ir_dir == 2) {
			*rpwm = pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error)) ;
     a08:	f8c0 c000 	str.w	ip, [r0]
		//todo: remove!
		*lpwm = 0; // temp
		*rpwm  = 0;// temp
	}

	if (*rpwm > 500000){*rpwm = 500000;}
     a0c:	bfc8      	it	gt
     a0e:	6037      	strgt	r7, [r6, #0]
     a10:	dca8      	bgt.n	964 <main+0x1c4>
	else if(*rpwm < 0 ){*rpwm = 0;}
     a12:	9804      	ldr	r0, [sp, #16]
		//todo: remove!
		*lpwm = 0; // temp
		*rpwm  = 0;// temp
	}

	if (*rpwm > 500000){*rpwm = 500000;}
     a14:	9901      	ldr	r1, [sp, #4]
	else if(*rpwm < 0 ){*rpwm = 0;}
     a16:	2800      	cmp	r0, #0
		//todo: remove!
		*lpwm = 0; // temp
		*rpwm  = 0;// temp
	}

	if (*rpwm > 500000){*rpwm = 500000;}
     a18:	f8d1 c000 	ldr.w	ip, [r1]
	else if(*rpwm < 0 ){*rpwm = 0;}
     a1c:	daa2      	bge.n	964 <main+0x1c4>
     a1e:	2200      	movs	r2, #0
     a20:	6032      	str	r2, [r6, #0]
     a22:	e79f      	b.n	964 <main+0x1c4>
	dir[0] = pixy_dir;

	if(pixy_dir == 1){
		//if turning left
		if(ir_dir == 1)	{
			*lpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
     a24:	f003 f854 	bl	3ad0 <__aeabi_i2d>
     a28:	9b0d      	ldr	r3, [sp, #52]	; 0x34
     a2a:	e9cd 0104 	strd	r0, r1, [sp, #16]
     a2e:	6818      	ldr	r0, [r3, #0]
     a30:	f003 f84e 	bl	3ad0 <__aeabi_i2d>
     a34:	f240 0300 	movw	r3, #0
     a38:	e9cd 0108 	strd	r0, r1, [sp, #32]
     a3c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
     a40:	2200      	movs	r2, #0
     a42:	f6c3 73d0 	movt	r3, #16336	; 0x3fd0
     a46:	f003 f8a9 	bl	3b9c <__aeabi_dmul>
     a4a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
     a4e:	f003 f8a5 	bl	3b9c <__aeabi_dmul>
     a52:	4602      	mov	r2, r0
     a54:	460b      	mov	r3, r1
     a56:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
     a5a:	f002 feed 	bl	3838 <__adddf3>
     a5e:	f003 faaf 	bl	3fc0 <__aeabi_d2iz>
			*rpwm = pixy_pwm  - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
     a62:	f240 0300 	movw	r3, #0
	dir[0] = pixy_dir;

	if(pixy_dir == 1){
		//if turning left
		if(ir_dir == 1)	{
			*lpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
     a66:	4684      	mov	ip, r0
			*rpwm = pixy_pwm  - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
     a68:	2200      	movs	r2, #0
     a6a:	f6cb 73d0 	movt	r3, #49104	; 0xbfd0
		}
	}
	else if(pixy_dir == 2){
		//if turning left
		if(ir_dir == 1)	{
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error));
     a6e:	9f01      	ldr	r7, [sp, #4]
			*rpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
     a70:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
		}
	}
	else if(pixy_dir == 2){
		//if turning left
		if(ir_dir == 1)	{
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error));
     a74:	f8c7 c000 	str.w	ip, [r7]
			*rpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
     a78:	f8cd c008 	str.w	ip, [sp, #8]
     a7c:	f003 f88e 	bl	3b9c <__aeabi_dmul>
     a80:	4602      	mov	r2, r0
     a82:	460b      	mov	r3, r1
     a84:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
     a88:	f003 f888 	bl	3b9c <__aeabi_dmul>
     a8c:	460b      	mov	r3, r1
     a8e:	4602      	mov	r2, r0
     a90:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
     a94:	f002 fed0 	bl	3838 <__adddf3>
     a98:	f003 fa92 	bl	3fc0 <__aeabi_d2iz>
     a9c:	9004      	str	r0, [sp, #16]
     a9e:	6030      	str	r0, [r6, #0]
     aa0:	f8dd c008 	ldr.w	ip, [sp, #8]
     aa4:	9b04      	ldr	r3, [sp, #16]
     aa6:	e758      	b.n	95a <main+0x1ba>
		}
	}
	else if(pixy_dir == 2){
		//if turning left
		if(ir_dir == 1)	{
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error));
     aa8:	f003 f812 	bl	3ad0 <__aeabi_i2d>
     aac:	9a0d      	ldr	r2, [sp, #52]	; 0x34
     aae:	e9cd 0104 	strd	r0, r1, [sp, #16]
     ab2:	6810      	ldr	r0, [r2, #0]
     ab4:	f003 f80c 	bl	3ad0 <__aeabi_i2d>
     ab8:	f240 0300 	movw	r3, #0
     abc:	e9cd 0108 	strd	r0, r1, [sp, #32]
     ac0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
     ac4:	2200      	movs	r2, #0
     ac6:	f6cb 73d0 	movt	r3, #49104	; 0xbfd0
     aca:	f003 f867 	bl	3b9c <__aeabi_dmul>
     ace:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
     ad2:	f003 f863 	bl	3b9c <__aeabi_dmul>
     ad6:	4602      	mov	r2, r0
     ad8:	460b      	mov	r3, r1
     ada:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
     ade:	f002 feab 	bl	3838 <__adddf3>
     ae2:	f003 fa6d 	bl	3fc0 <__aeabi_d2iz>
			*rpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
     ae6:	f240 0300 	movw	r3, #0
		}
	}
	else if(pixy_dir == 2){
		//if turning left
		if(ir_dir == 1)	{
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error));
     aea:	4684      	mov	ip, r0
			*rpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
     aec:	2200      	movs	r2, #0
     aee:	f6c3 73d0 	movt	r3, #16336	; 0x3fd0
     af2:	e7bc      	b.n	a6e <main+0x2ce>
			*rpwm = pixy_pwm  - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
			//*rpwm = pixy_pwm  - (IR_PWM_CONTRIBUTION * ir_error);
		}
		//if turning right
		else if(ir_dir == 2) {
			*rpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
     af4:	f002 ffec 	bl	3ad0 <__aeabi_i2d>
     af8:	e9cd 0108 	strd	r0, r1, [sp, #32]
     afc:	990d      	ldr	r1, [sp, #52]	; 0x34
     afe:	6808      	ldr	r0, [r1, #0]
     b00:	f002 ffe6 	bl	3ad0 <__aeabi_i2d>
     b04:	f240 0300 	movw	r3, #0
     b08:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
     b0c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
     b10:	2200      	movs	r2, #0
     b12:	f6c3 73d0 	movt	r3, #16336	; 0x3fd0
     b16:	f003 f841 	bl	3b9c <__aeabi_dmul>
     b1a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
     b1e:	f003 f83d 	bl	3b9c <__aeabi_dmul>
     b22:	4602      	mov	r2, r0
     b24:	460b      	mov	r3, r1
     b26:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
     b2a:	f002 fe85 	bl	3838 <__adddf3>
     b2e:	f003 fa47 	bl	3fc0 <__aeabi_d2iz>
			*lpwm = pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
     b32:	f240 0300 	movw	r3, #0
			*rpwm = pixy_pwm  - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
			//*rpwm = pixy_pwm  - (IR_PWM_CONTRIBUTION * ir_error);
		}
		//if turning right
		else if(ir_dir == 2) {
			*rpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
     b36:	9004      	str	r0, [sp, #16]
			*lpwm = pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_error);
     b38:	2200      	movs	r2, #0
     b3a:	f6cb 73d0 	movt	r3, #49104	; 0xbfd0
     b3e:	e74a      	b.n	9d6 <main+0x236>
     b40:	00000000 	.word	0x00000000
     b44:	40c77000 	.word	0x40c77000

00000b48 <pixy_read_multiple>:

/* *
 * used to properly assign the data read into the i2c buffer to
 * the globally accessible pixy-data data structure
 * */
void pixy_read_multiple( void ){
     b48:	b430      	push	{r4, r5}
     b4a:	f240 60d0 	movw	r0, #1744	; 0x6d0
     b4e:	f2c2 0000 	movt	r0, #8192	; 0x2000
     b52:	2100      	movs	r1, #0
	int obj_index, buff_index;
	int i;

	//check if the start bits match expected
	for(i=0; i < PIXY_RECIEVE_BUFF_SIZE / 2; i++){
		if (receive_buf.u16[i] != 0){
     b54:	f830 3011 	ldrh.w	r3, [r0, r1, lsl #1]
     b58:	b99b      	cbnz	r3, b82 <pixy_read_multiple+0x3a>
void pixy_read_multiple( void ){
	int obj_index, buff_index;
	int i;

	//check if the start bits match expected
	for(i=0; i < PIXY_RECIEVE_BUFF_SIZE / 2; i++){
     b5a:	3101      	adds	r1, #1
		if (receive_buf.u16[i] != 0){
     b5c:	f830 2011 	ldrh.w	r2, [r0, r1, lsl #1]
void pixy_read_multiple( void ){
	int obj_index, buff_index;
	int i;

	//check if the start bits match expected
	for(i=0; i < PIXY_RECIEVE_BUFF_SIZE / 2; i++){
     b60:	460b      	mov	r3, r1
		if (receive_buf.u16[i] != 0){
     b62:	b972      	cbnz	r2, b82 <pixy_read_multiple+0x3a>
void pixy_read_multiple( void ){
	int obj_index, buff_index;
	int i;

	//check if the start bits match expected
	for(i=0; i < PIXY_RECIEVE_BUFF_SIZE / 2; i++){
     b64:	3101      	adds	r1, #1
		if (receive_buf.u16[i] != 0){
     b66:	f830 2011 	ldrh.w	r2, [r0, r1, lsl #1]
     b6a:	b952      	cbnz	r2, b82 <pixy_read_multiple+0x3a>
void pixy_read_multiple( void ){
	int obj_index, buff_index;
	int i;

	//check if the start bits match expected
	for(i=0; i < PIXY_RECIEVE_BUFF_SIZE / 2; i++){
     b6c:	1c99      	adds	r1, r3, #2
		if (receive_buf.u16[i] != 0){
     b6e:	f830 2011 	ldrh.w	r2, [r0, r1, lsl #1]
     b72:	b932      	cbnz	r2, b82 <pixy_read_multiple+0x3a>
void pixy_read_multiple( void ){
	int obj_index, buff_index;
	int i;

	//check if the start bits match expected
	for(i=0; i < PIXY_RECIEVE_BUFF_SIZE / 2; i++){
     b74:	1cd9      	adds	r1, r3, #3
		if (receive_buf.u16[i] != 0){
     b76:	f830 2011 	ldrh.w	r2, [r0, r1, lsl #1]
     b7a:	b912      	cbnz	r2, b82 <pixy_read_multiple+0x3a>
void pixy_read_multiple( void ){
	int obj_index, buff_index;
	int i;

	//check if the start bits match expected
	for(i=0; i < PIXY_RECIEVE_BUFF_SIZE / 2; i++){
     b7c:	1d19      	adds	r1, r3, #4
     b7e:	2932      	cmp	r1, #50	; 0x32
     b80:	d1e8      	bne.n	b54 <pixy_read_multiple+0xc>
		if (receive_buf.u16[i] != 0){
			break;
		}
	}

	if(receive_buf.u8[0] == 0){	shift_recieve_union(); }
     b82:	7803      	ldrb	r3, [r0, #0]
     b84:	bb13      	cbnz	r3, bcc <pixy_read_multiple+0x84>
     b86:	4d3e      	ldr	r5, [pc, #248]	; (c80 <pixy_read_multiple+0x138>)
 * sometimes the camera sends a zero as a first nibble
 * */
void shift_recieve_union(){
	int i ;
	for(i = 0; i < sizeof(receive_buf)-1; i ++){
		receive_buf.u8[i] = receive_buf.u8[i+1];
     b88:	782c      	ldrb	r4, [r5, #0]
     b8a:	462b      	mov	r3, r5
     b8c:	f805 4c01 	strb.w	r4, [r5, #-1]
     b90:	f813 2f01 	ldrb.w	r2, [r3, #1]!
     b94:	462c      	mov	r4, r5
     b96:	f803 2c01 	strb.w	r2, [r3, #-1]
     b9a:	f814 cf02 	ldrb.w	ip, [r4, #2]!
     b9e:	1ceb      	adds	r3, r5, #3
     ba0:	f804 cc01 	strb.w	ip, [r4, #-1]

/* *
 * used to properly assign the data read into the i2c buffer to
 * the globally accessible pixy-data data structure
 * */
void pixy_read_multiple( void ){
     ba4:	3563      	adds	r5, #99	; 0x63
 * sometimes the camera sends a zero as a first nibble
 * */
void shift_recieve_union(){
	int i ;
	for(i = 0; i < sizeof(receive_buf)-1; i ++){
		receive_buf.u8[i] = receive_buf.u8[i+1];
     ba6:	781c      	ldrb	r4, [r3, #0]
     ba8:	f893 c001 	ldrb.w	ip, [r3, #1]
     bac:	461a      	mov	r2, r3
     bae:	f803 4c01 	strb.w	r4, [r3, #-1]
     bb2:	f802 cb01 	strb.w	ip, [r2], #1
     bb6:	f892 c001 	ldrb.w	ip, [r2, #1]
     bba:	f882 c000 	strb.w	ip, [r2]
     bbe:	f893 c003 	ldrb.w	ip, [r3, #3]
     bc2:	f883 c002 	strb.w	ip, [r3, #2]
     bc6:	3304      	adds	r3, #4
 * removes the first uint8_t from the I2C recieve buffer.
 * sometimes the camera sends a zero as a first nibble
 * */
void shift_recieve_union(){
	int i ;
	for(i = 0; i < sizeof(receive_buf)-1; i ++){
     bc8:	42ab      	cmp	r3, r5
     bca:	d1ec      	bne.n	ba6 <pixy_read_multiple+0x5e>
		}
	}

	if(receive_buf.u8[0] == 0){	shift_recieve_union(); }

	if((receive_buf.u16[0] != PIXY_START_WORD || receive_buf.u16[1] != PIXY_START_WORD) && i < PIXY_RECIEVE_BUFF_SIZE / 2){
     bcc:	8802      	ldrh	r2, [r0, #0]
     bce:	f64a 2c55 	movw	ip, #43605	; 0xaa55
     bd2:	f240 63d0 	movw	r3, #1744	; 0x6d0
     bd6:	4562      	cmp	r2, ip
     bd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     bdc:	d04a      	beq.n	c74 <pixy_read_multiple+0x12c>
     bde:	2931      	cmp	r1, #49	; 0x31
     be0:	bfc8      	it	gt
     be2:	8841      	ldrhgt	r1, [r0, #2]
     be4:	dd44      	ble.n	c70 <pixy_read_multiple+0x128>
		return;
	}

	for (obj_index = 0; obj_index < PIXY_OBJECT_COUNT; obj_index++){
		for(buff_index = 0 ; buff_index < PIXY_UNION_U16_SIZE ; buff_index++){
			pixy_data[obj_index].u16[buff_index] = receive_buf.u16[(obj_index*PIXY_UNION_U16_SIZE) + buff_index + 1];
     be6:	f240 63a4 	movw	r3, #1700	; 0x6a4
     bea:	f2c2 0300 	movt	r3, #8192	; 0x2000
     bee:	8019      	strh	r1, [r3, #0]
     bf0:	8881      	ldrh	r1, [r0, #4]
		}
	}
	update_pixy_data_flag = 0;
     bf2:	f240 6284 	movw	r2, #1668	; 0x684
		return;
	}

	for (obj_index = 0; obj_index < PIXY_OBJECT_COUNT; obj_index++){
		for(buff_index = 0 ; buff_index < PIXY_UNION_U16_SIZE ; buff_index++){
			pixy_data[obj_index].u16[buff_index] = receive_buf.u16[(obj_index*PIXY_UNION_U16_SIZE) + buff_index + 1];
     bf6:	8059      	strh	r1, [r3, #2]
     bf8:	f8b0 c006 	ldrh.w	ip, [r0, #6]
		}
	}
	update_pixy_data_flag = 0;
     bfc:	f2c2 0200 	movt	r2, #8192	; 0x2000
		return;
	}

	for (obj_index = 0; obj_index < PIXY_OBJECT_COUNT; obj_index++){
		for(buff_index = 0 ; buff_index < PIXY_UNION_U16_SIZE ; buff_index++){
			pixy_data[obj_index].u16[buff_index] = receive_buf.u16[(obj_index*PIXY_UNION_U16_SIZE) + buff_index + 1];
     c00:	f8a3 c004 	strh.w	ip, [r3, #4]
     c04:	8901      	ldrh	r1, [r0, #8]
     c06:	80d9      	strh	r1, [r3, #6]
     c08:	f8b0 c00a 	ldrh.w	ip, [r0, #10]
     c0c:	f8a3 c008 	strh.w	ip, [r3, #8]
     c10:	8981      	ldrh	r1, [r0, #12]
     c12:	8159      	strh	r1, [r3, #10]
     c14:	f8b0 c00e 	ldrh.w	ip, [r0, #14]
     c18:	f8a3 c00c 	strh.w	ip, [r3, #12]
     c1c:	8a01      	ldrh	r1, [r0, #16]
     c1e:	81d9      	strh	r1, [r3, #14]
     c20:	f8b0 c012 	ldrh.w	ip, [r0, #18]
     c24:	f8a3 c010 	strh.w	ip, [r3, #16]
     c28:	8a81      	ldrh	r1, [r0, #20]
     c2a:	8259      	strh	r1, [r3, #18]
     c2c:	f8b0 c016 	ldrh.w	ip, [r0, #22]
     c30:	f8a3 c014 	strh.w	ip, [r3, #20]
     c34:	8b01      	ldrh	r1, [r0, #24]
     c36:	82d9      	strh	r1, [r3, #22]
     c38:	f8b0 c01a 	ldrh.w	ip, [r0, #26]
     c3c:	f8a3 c018 	strh.w	ip, [r3, #24]
     c40:	8b81      	ldrh	r1, [r0, #28]
     c42:	8359      	strh	r1, [r3, #26]
     c44:	f8b0 c01e 	ldrh.w	ip, [r0, #30]
     c48:	f8a3 c01c 	strh.w	ip, [r3, #28]
     c4c:	8c01      	ldrh	r1, [r0, #32]
     c4e:	83d9      	strh	r1, [r3, #30]
     c50:	f8b0 c022 	ldrh.w	ip, [r0, #34]	; 0x22
     c54:	f8a3 c020 	strh.w	ip, [r3, #32]
     c58:	8c81      	ldrh	r1, [r0, #36]	; 0x24
     c5a:	8459      	strh	r1, [r3, #34]	; 0x22
     c5c:	f8b0 c02a 	ldrh.w	ip, [r0, #42]	; 0x2a
		}
	}
	update_pixy_data_flag = 0;
     c60:	2100      	movs	r1, #0
		return;
	}

	for (obj_index = 0; obj_index < PIXY_OBJECT_COUNT; obj_index++){
		for(buff_index = 0 ; buff_index < PIXY_UNION_U16_SIZE ; buff_index++){
			pixy_data[obj_index].u16[buff_index] = receive_buf.u16[(obj_index*PIXY_UNION_U16_SIZE) + buff_index + 1];
     c62:	f8a3 c028 	strh.w	ip, [r3, #40]	; 0x28
		}
	}
	update_pixy_data_flag = 0;
     c66:	6011      	str	r1, [r2, #0]
		return;
	}

	for (obj_index = 0; obj_index < PIXY_OBJECT_COUNT; obj_index++){
		for(buff_index = 0 ; buff_index < PIXY_UNION_U16_SIZE ; buff_index++){
			pixy_data[obj_index].u16[buff_index] = receive_buf.u16[(obj_index*PIXY_UNION_U16_SIZE) + buff_index + 1];
     c68:	8cc1      	ldrh	r1, [r0, #38]	; 0x26
     c6a:	8499      	strh	r1, [r3, #36]	; 0x24
     c6c:	8d00      	ldrh	r0, [r0, #40]	; 0x28
     c6e:	84d8      	strh	r0, [r3, #38]	; 0x26
		}
	}
	update_pixy_data_flag = 0;
}
     c70:	bc30      	pop	{r4, r5}
     c72:	4770      	bx	lr
		}
	}

	if(receive_buf.u8[0] == 0){	shift_recieve_union(); }

	if((receive_buf.u16[0] != PIXY_START_WORD || receive_buf.u16[1] != PIXY_START_WORD) && i < PIXY_RECIEVE_BUFF_SIZE / 2){
     c74:	885b      	ldrh	r3, [r3, #2]
     c76:	4293      	cmp	r3, r2
     c78:	d1b1      	bne.n	bde <pixy_read_multiple+0x96>
     c7a:	4619      	mov	r1, r3
     c7c:	e7b3      	b.n	be6 <pixy_read_multiple+0x9e>
     c7e:	bf00      	nop
     c80:	200006d1 	.word	0x200006d1

00000c84 <init_ideal_pixy_dots>:

/* *
 * The desired follower bot's relative x-coordinate
 * */
void init_ideal_pixy_dots( void ){
	pixy_ideal_green.o.sync = 0;
     c84:	f240 6394 	movw	r3, #1684	; 0x694
     c88:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c8c:	2200      	movs	r2, #0

	pixy_ideal_green.o.x = 200;
	pixy_ideal_green.o.y = 67;

	pixy_ideal_green.o.width = 25;
	pixy_ideal_green.o.height = 24;
     c8e:	f04f 0118 	mov.w	r1, #24
/* *
 * The desired follower bot's relative x-coordinate
 * */
void init_ideal_pixy_dots( void ){
	pixy_ideal_green.o.sync = 0;
	pixy_ideal_green.o.crc = 0;
     c92:	805a      	strh	r2, [r3, #2]

	pixy_ideal_green.o.x = 200;
	pixy_ideal_green.o.y = 67;

	pixy_ideal_green.o.width = 25;
	pixy_ideal_green.o.height = 24;
     c94:	8199      	strh	r1, [r3, #12]

/* *
 * The desired follower bot's relative x-coordinate
 * */
void init_ideal_pixy_dots( void ){
	pixy_ideal_green.o.sync = 0;
     c96:	801a      	strh	r2, [r3, #0]
	pixy_ideal_green.o.crc = 0;

	pixy_ideal_green.o.id = 2;
     c98:	f04f 0c02 	mov.w	ip, #2

	pixy_ideal_green.o.x = 200;
     c9c:	f04f 00c8 	mov.w	r0, #200	; 0xc8
	pixy_ideal_green.o.y = 67;
     ca0:	f04f 0243 	mov.w	r2, #67	; 0x43

	pixy_ideal_green.o.width = 25;
     ca4:	f04f 0119 	mov.w	r1, #25
 * */
void init_ideal_pixy_dots( void ){
	pixy_ideal_green.o.sync = 0;
	pixy_ideal_green.o.crc = 0;

	pixy_ideal_green.o.id = 2;
     ca8:	f8a3 c004 	strh.w	ip, [r3, #4]

	pixy_ideal_green.o.x = 200;
     cac:	80d8      	strh	r0, [r3, #6]
	pixy_ideal_green.o.y = 67;
     cae:	811a      	strh	r2, [r3, #8]

	pixy_ideal_green.o.width = 25;
     cb0:	8159      	strh	r1, [r3, #10]
	pixy_ideal_green.o.height = 24;
}
     cb2:	4770      	bx	lr

00000cb4 <pixy_x_err>:
	int obj_index;
	int err;

	//look for desired object
	for (obj_index = 0; obj_index < PIXY_OBJECT_COUNT; obj_index++){
		if (pixy_data[obj_index].o.id == 2){
     cb4:	f240 63a4 	movw	r3, #1700	; 0x6a4
     cb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cbc:	889a      	ldrh	r2, [r3, #4]
     cbe:	2a02      	cmp	r2, #2
     cc0:	d00c      	beq.n	cdc <pixy_x_err+0x28>
     cc2:	f8b3 c012 	ldrh.w	ip, [r3, #18]
     cc6:	f1bc 0f02 	cmp.w	ip, #2
     cca:	d030      	beq.n	d2e <pixy_x_err+0x7a>
     ccc:	8c1a      	ldrh	r2, [r3, #32]
     cce:	2a02      	cmp	r2, #2
     cd0:	d005      	beq.n	cde <pixy_x_err+0x2a>
		}
	}
//	printf("obj_index: %x\n\r",obj_index);
	//return if no object was found
	if(obj_index == PIXY_OBJECT_COUNT){
		*mag = 0;
     cd2:	2300      	movs	r3, #0
     cd4:	6003      	str	r3, [r0, #0]
		*dir = 0;
     cd6:	600b      	str	r3, [r1, #0]
	*mag /= PIXY_MAGNITUDE_DIVIDER; // scale error
//	printf("pixy magnitude: %x\n\r", *mag);
//	if(*mag > 10)*mag = 10;

	return 1;
}
     cd8:	2001      	movs	r0, #1
     cda:	4770      	bx	lr
	int obj_index;
	int err;

	//look for desired object
	for (obj_index = 0; obj_index < PIXY_OBJECT_COUNT; obj_index++){
		if (pixy_data[obj_index].o.id == 2){
     cdc:	2200      	movs	r2, #0
		*mag = 0;
		*dir = 0;
		return 1;
	}
	else{
		err = pixy_ideal_green.o.x - pixy_data[obj_index].o.x;
     cde:	ebc2 0cc2 	rsb	ip, r2, r2, lsl #3
     ce2:	f240 6294 	movw	r2, #1684	; 0x694
     ce6:	eb03 034c 	add.w	r3, r3, ip, lsl #1
     cea:	f2c2 0200 	movt	r2, #8192	; 0x2000
     cee:	88d2      	ldrh	r2, [r2, #6]
     cf0:	88db      	ldrh	r3, [r3, #6]
     cf2:	1ad3      	subs	r3, r2, r3

		if(err < -5){
     cf4:	f113 0f05 	cmn.w	r3, #5
     cf8:	da0e      	bge.n	d18 <pixy_x_err+0x64>
			*mag = -err;
     cfa:	425b      	negs	r3, r3
     cfc:	6003      	str	r3, [r0, #0]
			*dir = 2;
     cfe:	2302      	movs	r3, #2
		}
		else if (err > 5){
			*mag = err;
			*dir = 1;
     d00:	600b      	str	r3, [r1, #0]
     d02:	6802      	ldr	r2, [r0, #0]
     d04:	f64a 2cab 	movw	ip, #43691	; 0xaaab
     d08:	f6ca 2caa 	movt	ip, #43690	; 0xaaaa
     d0c:	fbac 1302 	umull	r1, r3, ip, r2
     d10:	085b      	lsrs	r3, r3, #1
			*mag = 0;
		}
	}

	//printf("%x, %x\n\r", pixy_mag, pixy_dir);
	*mag /= PIXY_MAGNITUDE_DIVIDER; // scale error
     d12:	6003      	str	r3, [r0, #0]
//	printf("pixy magnitude: %x\n\r", *mag);
//	if(*mag > 10)*mag = 10;

	return 1;
}
     d14:	2001      	movs	r0, #1
     d16:	4770      	bx	lr

		if(err < -5){
			*mag = -err;
			*dir = 2;
		}
		else if (err > 5){
     d18:	2b05      	cmp	r3, #5
     d1a:	dd02      	ble.n	d22 <pixy_x_err+0x6e>
			*mag = err;
     d1c:	6003      	str	r3, [r0, #0]
			*dir = 1;
     d1e:	2301      	movs	r3, #1
     d20:	e7ee      	b.n	d00 <pixy_x_err+0x4c>
		}
		else{
			*dir = 0;
     d22:	2200      	movs	r2, #0
			*mag = 0;
     d24:	4613      	mov	r3, r2
		else if (err > 5){
			*mag = err;
			*dir = 1;
		}
		else{
			*dir = 0;
     d26:	600a      	str	r2, [r1, #0]
			*mag = 0;
     d28:	6002      	str	r2, [r0, #0]
		}
	}

	//printf("%x, %x\n\r", pixy_mag, pixy_dir);
	*mag /= PIXY_MAGNITUDE_DIVIDER; // scale error
     d2a:	6003      	str	r3, [r0, #0]
     d2c:	e7f2      	b.n	d14 <pixy_x_err+0x60>
	int obj_index;
	int err;

	//look for desired object
	for (obj_index = 0; obj_index < PIXY_OBJECT_COUNT; obj_index++){
		if (pixy_data[obj_index].o.id == 2){
     d2e:	2201      	movs	r2, #1
     d30:	e7d5      	b.n	cde <pixy_x_err+0x2a>
     d32:	bf00      	nop

00000d34 <process_pixy_i2c>:

/* *
 * update the global union holding the pixy data
 * */
void process_pixy_i2c( void ){
	switch(MSS_I2C_get_status(&g_mss_i2c1)){
     d34:	f240 70fc 	movw	r0, #2044	; 0x7fc


/* *
 * update the global union holding the pixy data
 * */
void process_pixy_i2c( void ){
     d38:	b510      	push	{r4, lr}
	switch(MSS_I2C_get_status(&g_mss_i2c1)){
     d3a:	f2c2 0000 	movt	r0, #8192	; 0x2000
     d3e:	f000 fdbf 	bl	18c0 <MSS_I2C_get_status>
     d42:	b930      	cbnz	r0, d52 <process_pixy_i2c+0x1e>
		case MSS_I2C_SUCCESS:
			if (update_pixy_data_flag){
     d44:	f240 6084 	movw	r0, #1668	; 0x684
     d48:	f2c2 0000 	movt	r0, #8192	; 0x2000
     d4c:	6803      	ldr	r3, [r0, #0]
     d4e:	b993      	cbnz	r3, d76 <process_pixy_i2c+0x42>
     d50:	bd10      	pop	{r4, pc}

/* *
 * update the global union holding the pixy data
 * */
void process_pixy_i2c( void ){
	switch(MSS_I2C_get_status(&g_mss_i2c1)){
     d52:	2801      	cmp	r0, #1
     d54:	d00e      	beq.n	d74 <process_pixy_i2c+0x40>
		case MSS_I2C_IN_PROGRESS:
			break;
		case MSS_I2C_FAILED:
		case MSS_I2C_TIMED_OUT:
		default:
			printf("i2c transmission issues %x\n\r", MSS_I2C_get_status(&g_mss_i2c1));
     d56:	f240 70fc 	movw	r0, #2044	; 0x7fc
     d5a:	f2c2 0000 	movt	r0, #8192	; 0x2000
     d5e:	f000 fdaf 	bl	18c0 <MSS_I2C_get_status>
     d62:	4601      	mov	r1, r0
     d64:	f649 609c 	movw	r0, #40604	; 0x9e9c
     d68:	f2c0 0000 	movt	r0, #0
	}//switch
}
     d6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		case MSS_I2C_IN_PROGRESS:
			break;
		case MSS_I2C_FAILED:
		case MSS_I2C_TIMED_OUT:
		default:
			printf("i2c transmission issues %x\n\r", MSS_I2C_get_status(&g_mss_i2c1));
     d70:	f003 baf4 	b.w	435c <printf>
     d74:	bd10      	pop	{r4, pc}
	}//switch
}
     d76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 * */
void process_pixy_i2c( void ){
	switch(MSS_I2C_get_status(&g_mss_i2c1)){
		case MSS_I2C_SUCCESS:
			if (update_pixy_data_flag){
				pixy_read_multiple();
     d7a:	f7ff bee5 	b.w	b48 <pixy_read_multiple>
     d7e:	bf00      	nop

00000d80 <_close>:
 * Close a file.
 */
int _close(int file)
{
    return -1;
}
     d80:	f04f 30ff 	mov.w	r0, #4294967295
     d84:	4770      	bx	lr
     d86:	bf00      	nop

00000d88 <_exit>:
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
}
     d88:	e7fe      	b.n	d88 <_exit>
     d8a:	bf00      	nop

00000d8c <_fstat>:
/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    st->st_mode = S_IFCHR;
     d8c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
     d90:	604b      	str	r3, [r1, #4]
    return 0;
}
     d92:	f04f 0000 	mov.w	r0, #0
     d96:	4770      	bx	lr

00000d98 <_getpid>:
 * Process-ID
 */
int _getpid(void)
{
    return 1;
}
     d98:	f04f 0001 	mov.w	r0, #1
     d9c:	4770      	bx	lr
     d9e:	bf00      	nop

00000da0 <_isatty>:
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    return 1;
}
     da0:	f04f 0001 	mov.w	r0, #1
     da4:	4770      	bx	lr
     da6:	bf00      	nop

00000da8 <_lseek>:
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    return 0;
}
     da8:	f04f 0000 	mov.w	r0, #0
     dac:	4770      	bx	lr
     dae:	bf00      	nop

00000db0 <_open>:
 * Open a file.
 */
int _open(const char *name, int flags, int mode)
{
    return -1;
}
     db0:	f04f 30ff 	mov.w	r0, #4294967295
     db4:	4770      	bx	lr
     db6:	bf00      	nop

00000db8 <_read>:
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    return 0;
}
     db8:	f04f 0000 	mov.w	r0, #0
     dbc:	4770      	bx	lr
     dbe:	bf00      	nop

00000dc0 <_stat>:
/*==============================================================================
 * Status of a file (by name).
 */
int _stat(char *file, struct stat *st)
{
    st->st_mode = S_IFCHR;
     dc0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
     dc4:	604b      	str	r3, [r1, #4]
    return 0;
}
     dc6:	f04f 0000 	mov.w	r0, #0
     dca:	4770      	bx	lr

00000dcc <_times>:
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
    return -1;
}
     dcc:	f04f 30ff 	mov.w	r0, #4294967295
     dd0:	4770      	bx	lr
     dd2:	bf00      	nop

00000dd4 <_wait>:

/*==============================================================================
 * Wait for a child process.
 */
int _wait(int *status)
{
     dd4:	b508      	push	{r3, lr}
    errno = ECHILD;
     dd6:	f003 fa29 	bl	422c <__errno>
     dda:	f04f 030a 	mov.w	r3, #10
     dde:	6003      	str	r3, [r0, #0]
    return -1;
}
     de0:	f04f 30ff 	mov.w	r0, #4294967295
     de4:	bd08      	pop	{r3, pc}
     de6:	bf00      	nop

00000de8 <_unlink>:

/*==============================================================================
 * Remove a file's directory entry.
 */
int _unlink(char *name)
{
     de8:	b508      	push	{r3, lr}
    errno = ENOENT;
     dea:	f003 fa1f 	bl	422c <__errno>
     dee:	f04f 0302 	mov.w	r3, #2
     df2:	6003      	str	r3, [r0, #0]
    return -1;
}
     df4:	f04f 30ff 	mov.w	r0, #4294967295
     df8:	bd08      	pop	{r3, pc}
     dfa:	bf00      	nop

00000dfc <_link>:

/*==============================================================================
 * Establish a new name for an existing file.
 */
int _link(char *old, char *new)
{
     dfc:	b508      	push	{r3, lr}
    errno = EMLINK;
     dfe:	f003 fa15 	bl	422c <__errno>
     e02:	f04f 031f 	mov.w	r3, #31
     e06:	6003      	str	r3, [r0, #0]
    return -1;
}
     e08:	f04f 30ff 	mov.w	r0, #4294967295
     e0c:	bd08      	pop	{r3, pc}
     e0e:	bf00      	nop

00000e10 <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
     e10:	b508      	push	{r3, lr}
    errno = EINVAL;
     e12:	f003 fa0b 	bl	422c <__errno>
     e16:	f04f 0316 	mov.w	r3, #22
     e1a:	6003      	str	r3, [r0, #0]
    return -1;
}
     e1c:	f04f 30ff 	mov.w	r0, #4294967295
     e20:	bd08      	pop	{r3, pc}
     e22:	bf00      	nop

00000e24 <_fork>:

/*==============================================================================
 * Create a new process.
 */
int _fork(void)
{
     e24:	b508      	push	{r3, lr}
    errno = EAGAIN;
     e26:	f003 fa01 	bl	422c <__errno>
     e2a:	f04f 030b 	mov.w	r3, #11
     e2e:	6003      	str	r3, [r0, #0]
    return -1;
}
     e30:	f04f 30ff 	mov.w	r0, #4294967295
     e34:	bd08      	pop	{r3, pc}
     e36:	bf00      	nop

00000e38 <_execve>:

/*==============================================================================
 * Transfer control to a new process.
 */
int _execve(char *name, char **argv, char **env)
{
     e38:	b508      	push	{r3, lr}
    errno = ENOMEM;
     e3a:	f003 f9f7 	bl	422c <__errno>
     e3e:	f04f 030c 	mov.w	r3, #12
     e42:	6003      	str	r3, [r0, #0]
    return -1;
}
     e44:	f04f 30ff 	mov.w	r0, #4294967295
     e48:	bd08      	pop	{r3, pc}
     e4a:	bf00      	nop

00000e4c <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
     e4c:	b538      	push	{r3, r4, r5, lr}
     e4e:	4615      	mov	r5, r2
     e50:	461c      	mov	r4, r3
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
     e52:	f240 53a4 	movw	r3, #1444	; 0x5a4
     e56:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e5a:	681b      	ldr	r3, [r3, #0]
     e5c:	b983      	cbnz	r3, e80 <_write_r+0x34>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
     e5e:	f240 7060 	movw	r0, #1888	; 0x760
     e62:	f2c2 0000 	movt	r0, #8192	; 0x2000
     e66:	f44f 4161 	mov.w	r1, #57600	; 0xe100
     e6a:	f04f 0203 	mov.w	r2, #3
     e6e:	f000 fc7f 	bl	1770 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
     e72:	f240 53a4 	movw	r3, #1444	; 0x5a4
     e76:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e7a:	f04f 0201 	mov.w	r2, #1
     e7e:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
     e80:	f240 7060 	movw	r0, #1888	; 0x760
     e84:	f2c2 0000 	movt	r0, #8192	; 0x2000
     e88:	4629      	mov	r1, r5
     e8a:	4622      	mov	r2, r4
     e8c:	f000 f834 	bl	ef8 <MSS_UART_polled_tx>
    
    return len;
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
     e90:	4620      	mov	r0, r4
     e92:	bd38      	pop	{r3, r4, r5, pc}

00000e94 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
     e94:	b508      	push	{r3, lr}
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
     e96:	f240 53a4 	movw	r3, #1444	; 0x5a4
     e9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e9e:	685b      	ldr	r3, [r3, #4]
     ea0:	b943      	cbnz	r3, eb4 <_sbrk+0x20>
    {
      heap_end = &_end;
     ea2:	f240 53a4 	movw	r3, #1444	; 0x5a4
     ea6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     eaa:	f640 0278 	movw	r2, #2168	; 0x878
     eae:	f2c2 0200 	movt	r2, #8192	; 0x2000
     eb2:	605a      	str	r2, [r3, #4]
    }
    
    prev_heap_end = heap_end;
     eb4:	f240 53a4 	movw	r3, #1444	; 0x5a4
     eb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ebc:	685a      	ldr	r2, [r3, #4]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
     ebe:	f3ef 8308 	mrs	r3, MSP
    if (heap_end + incr > stack_ptr)
     ec2:	4410      	add	r0, r2
     ec4:	4283      	cmp	r3, r0
     ec6:	d20f      	bcs.n	ee8 <_sbrk+0x54>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
     ec8:	f04f 0000 	mov.w	r0, #0
     ecc:	f04f 0101 	mov.w	r1, #1
     ed0:	f649 62fc 	movw	r2, #40700	; 0x9efc
     ed4:	f2c0 0200 	movt	r2, #0
     ed8:	f04f 0319 	mov.w	r3, #25
     edc:	f7ff ffb6 	bl	e4c <_write_r>
      _exit (1);
     ee0:	f04f 0001 	mov.w	r0, #1
     ee4:	f7ff ff50 	bl	d88 <_exit>
    }
  
    heap_end += incr;
     ee8:	f240 53a4 	movw	r3, #1444	; 0x5a4
     eec:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ef0:	6058      	str	r0, [r3, #4]
    return (caddr_t) prev_heap_end;
}
     ef2:	4610      	mov	r0, r2
     ef4:	bd08      	pop	{r3, pc}
     ef6:	bf00      	nop

00000ef8 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
     ef8:	e92d 05f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl}
    uint32_t char_idx = 0U;
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
     efc:	f240 7360 	movw	r3, #1888	; 0x760
     f00:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f04:	4298      	cmp	r0, r3
     f06:	d006      	beq.n	f16 <MSS_UART_polled_tx+0x1e>
     f08:	f240 7338 	movw	r3, #1848	; 0x738
     f0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f10:	4298      	cmp	r0, r3
     f12:	d000      	beq.n	f16 <MSS_UART_polled_tx+0x1e>
     f14:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
     f16:	b901      	cbnz	r1, f1a <MSS_UART_polled_tx+0x22>
     f18:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
     f1a:	b902      	cbnz	r2, f1e <MSS_UART_polled_tx+0x26>
     f1c:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
     f1e:	f240 7360 	movw	r3, #1888	; 0x760
     f22:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f26:	4298      	cmp	r0, r3
     f28:	d005      	beq.n	f36 <MSS_UART_polled_tx+0x3e>
     f2a:	f240 7338 	movw	r3, #1848	; 0x738
     f2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f32:	4298      	cmp	r0, r3
     f34:	d133      	bne.n	f9e <MSS_UART_polled_tx+0xa6>
     f36:	1e13      	subs	r3, r2, #0
     f38:	bf18      	it	ne
     f3a:	2301      	movne	r3, #1
     f3c:	2900      	cmp	r1, #0
     f3e:	bf0c      	ite	eq
     f40:	2300      	moveq	r3, #0
     f42:	f003 0301 	andne.w	r3, r3, #1
     f46:	2b00      	cmp	r3, #0
     f48:	d029      	beq.n	f9e <MSS_UART_polled_tx+0xa6>
     f4a:	f04f 0700 	mov.w	r7, #0
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
     f4e:	46b8      	mov	r8, r7
            if( status & MSS_UART_THRE )
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
     f50:	f04f 0a10 	mov.w	sl, #16
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
     f54:	6803      	ldr	r3, [r0, #0]
     f56:	7d1b      	ldrb	r3, [r3, #20]
            this_uart->status |= status;
     f58:	f890 c00a 	ldrb.w	ip, [r0, #10]
     f5c:	ea43 0c0c 	orr.w	ip, r3, ip
     f60:	f880 c00a 	strb.w	ip, [r0, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
     f64:	f013 0f20 	tst.w	r3, #32
     f68:	d017      	beq.n	f9a <MSS_UART_polled_tx+0xa2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
     f6a:	2a0f      	cmp	r2, #15
     f6c:	d904      	bls.n	f78 <MSS_UART_polled_tx+0x80>
     f6e:	4656      	mov	r6, sl
     f70:	46bc      	mov	ip, r7
     f72:	4643      	mov	r3, r8

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
     f74:	440f      	add	r7, r1
     f76:	e004      	b.n	f82 <MSS_UART_polled_tx+0x8a>
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
     f78:	b90a      	cbnz	r2, f7e <MSS_UART_polled_tx+0x86>
     f7a:	4643      	mov	r3, r8
     f7c:	e00b      	b.n	f96 <MSS_UART_polled_tx+0x9e>
     f7e:	4616      	mov	r6, r2
     f80:	e7f6      	b.n	f70 <MSS_UART_polled_tx+0x78>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
     f82:	6804      	ldr	r4, [r0, #0]
     f84:	5cfd      	ldrb	r5, [r7, r3]
     f86:	7025      	strb	r5, [r4, #0]
     f88:	f10c 0c01 	add.w	ip, ip, #1
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
     f8c:	f103 0301 	add.w	r3, r3, #1
     f90:	429e      	cmp	r6, r3
     f92:	d8f6      	bhi.n	f82 <MSS_UART_polled_tx+0x8a>
     f94:	4667      	mov	r7, ip
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
     f96:	ebc3 0202 	rsb	r2, r3, r2
            }
        }while( tx_size );
     f9a:	2a00      	cmp	r2, #0
     f9c:	d1da      	bne.n	f54 <MSS_UART_polled_tx+0x5c>
    }
}
     f9e:	e8bd 05f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl}
     fa2:	4770      	bx	lr

00000fa4 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
     fa4:	b4f0      	push	{r4, r5, r6, r7}
    uint32_t char_idx = 0U;
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
     fa6:	f240 7360 	movw	r3, #1888	; 0x760
     faa:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fae:	4298      	cmp	r0, r3
     fb0:	d006      	beq.n	fc0 <MSS_UART_polled_tx_string+0x1c>
     fb2:	f240 7338 	movw	r3, #1848	; 0x738
     fb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fba:	4298      	cmp	r0, r3
     fbc:	d000      	beq.n	fc0 <MSS_UART_polled_tx_string+0x1c>
     fbe:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
     fc0:	b901      	cbnz	r1, fc4 <MSS_UART_polled_tx_string+0x20>
     fc2:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
     fc4:	f240 7360 	movw	r3, #1888	; 0x760
     fc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fcc:	4298      	cmp	r0, r3
     fce:	d005      	beq.n	fdc <MSS_UART_polled_tx_string+0x38>
     fd0:	f240 7338 	movw	r3, #1848	; 0x738
     fd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fd8:	4298      	cmp	r0, r3
     fda:	d128      	bne.n	102e <PROCESS_STACK_SIZE+0x2e>
     fdc:	b339      	cbz	r1, 102e <PROCESS_STACK_SIZE+0x2e>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
     fde:	780d      	ldrb	r5, [r1, #0]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
     fe0:	b32d      	cbz	r5, 102e <PROCESS_STACK_SIZE+0x2e>
     fe2:	f04f 0c00 	mov.w	ip, #0

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
     fe6:	4666      	mov	r6, ip
         */
        while ( 0U != data_byte )
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
     fe8:	6804      	ldr	r4, [r0, #0]
     fea:	7d23      	ldrb	r3, [r4, #20]
                this_uart->status |= status;
     fec:	7a82      	ldrb	r2, [r0, #10]
     fee:	ea43 0202 	orr.w	r2, r3, r2
     ff2:	7282      	strb	r2, [r0, #10]
            } while ( !( status & MSS_UART_THRE ) );
     ff4:	f013 0f20 	tst.w	r3, #32
     ff8:	d0f7      	beq.n	fea <MSS_UART_polled_tx_string+0x46>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
     ffa:	b1c5      	cbz	r5, 102e <PROCESS_STACK_SIZE+0x2e>
     ffc:	4633      	mov	r3, r6
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
                ++fill_size;
                char_idx++;
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
     ffe:	eb01 070c 	add.w	r7, r1, ip
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
    1002:	6802      	ldr	r2, [r0, #0]
    1004:	b2ed      	uxtb	r5, r5
    1006:	7015      	strb	r5, [r2, #0]
                ++fill_size;
    1008:	f103 0301 	add.w	r3, r3, #1
    100c:	eb03 040c 	add.w	r4, r3, ip
                char_idx++;
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
    1010:	5cfd      	ldrb	r5, [r7, r3]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    1012:	2b0f      	cmp	r3, #15
    1014:	bf8c      	ite	hi
    1016:	2200      	movhi	r2, #0
    1018:	2201      	movls	r2, #1
    101a:	2d00      	cmp	r5, #0
    101c:	bf0c      	ite	eq
    101e:	2200      	moveq	r2, #0
    1020:	f002 0201 	andne.w	r2, r2, #1
    1024:	2a00      	cmp	r2, #0
    1026:	d1ec      	bne.n	1002 <PROCESS_STACK_SIZE+0x2>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    1028:	b10d      	cbz	r5, 102e <PROCESS_STACK_SIZE+0x2e>
    102a:	46a4      	mov	ip, r4
    102c:	e7dc      	b.n	fe8 <MSS_UART_polled_tx_string+0x44>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
    102e:	bcf0      	pop	{r4, r5, r6, r7}
    1030:	4770      	bx	lr
    1032:	bf00      	nop

00001034 <MSS_UART_irq_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    1034:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1036:	f240 7360 	movw	r3, #1888	; 0x760
    103a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    103e:	4298      	cmp	r0, r3
    1040:	d006      	beq.n	1050 <MSS_UART_irq_tx+0x1c>
    1042:	f240 7338 	movw	r3, #1848	; 0x738
    1046:	f2c2 0300 	movt	r3, #8192	; 0x2000
    104a:	4298      	cmp	r0, r3
    104c:	d000      	beq.n	1050 <MSS_UART_irq_tx+0x1c>
    104e:	be00      	bkpt	0x0000
    ASSERT( pbuff != ((uint8_t *)0) );
    1050:	b901      	cbnz	r1, 1054 <MSS_UART_irq_tx+0x20>
    1052:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    1054:	b90a      	cbnz	r2, 105a <MSS_UART_irq_tx+0x26>
    1056:	be00      	bkpt	0x0000
    1058:	e036      	b.n	10c8 <MSS_UART_irq_tx+0x94>

    if ( ( tx_size > 0U ) && ( pbuff != ((uint8_t *)0) ) &&
    105a:	2900      	cmp	r1, #0
    105c:	d034      	beq.n	10c8 <MSS_UART_irq_tx+0x94>
       ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) )
    105e:	f240 7360 	movw	r3, #1888	; 0x760
    1062:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1066:	4298      	cmp	r0, r3
    1068:	d005      	beq.n	1076 <MSS_UART_irq_tx+0x42>
    106a:	f240 7338 	movw	r3, #1848	; 0x738
    106e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1072:	4298      	cmp	r0, r3
    1074:	d128      	bne.n	10c8 <MSS_UART_irq_tx+0x94>
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
    1076:	60c1      	str	r1, [r0, #12]
        this_uart->tx_buff_size = tx_size;
    1078:	6102      	str	r2, [r0, #16]
        this_uart->tx_idx = (uint16_t)0;
    107a:	f04f 0300 	mov.w	r3, #0
    107e:	6143      	str	r3, [r0, #20]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    1080:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1082:	b219      	sxth	r1, r3
    1084:	ea4f 1151 	mov.w	r1, r1, lsr #5
    1088:	f003 031f 	and.w	r3, r3, #31
    108c:	f04f 0201 	mov.w	r2, #1
    1090:	fa02 f403 	lsl.w	r4, r2, r3
    1094:	f24e 1300 	movw	r3, #57600	; 0xe100
    1098:	f2ce 0300 	movt	r3, #57344	; 0xe000
    109c:	f101 0160 	add.w	r1, r1, #96	; 0x60
    10a0:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;
    10a4:	f241 21dd 	movw	r1, #4829	; 0x12dd
    10a8:	f2c0 0100 	movt	r1, #0
    10ac:	6201      	str	r1, [r0, #32]

        /* enables TX interrupt */
        this_uart->hw_reg_bit->IER_ETBEI = (uint32_t)1;
    10ae:	6841      	ldr	r1, [r0, #4]
    10b0:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    10b4:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    10b6:	b208      	sxth	r0, r1
    10b8:	ea4f 1050 	mov.w	r0, r0, lsr #5
    10bc:	f001 011f 	and.w	r1, r1, #31
    10c0:	fa02 f201 	lsl.w	r2, r2, r1
    10c4:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
    10c8:	bc10      	pop	{r4}
    10ca:	4770      	bx	lr

000010cc <MSS_UART_tx_complete>:
)
{
    int8_t ret_value = 0;
    uint8_t status = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    10cc:	f240 7360 	movw	r3, #1888	; 0x760
    10d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10d4:	4298      	cmp	r0, r3
    10d6:	d009      	beq.n	10ec <MSS_UART_tx_complete+0x20>
    10d8:	f240 7338 	movw	r3, #1848	; 0x738
    10dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10e0:	4298      	cmp	r0, r3
    10e2:	d003      	beq.n	10ec <MSS_UART_tx_complete+0x20>
    10e4:	be00      	bkpt	0x0000
    10e6:	f04f 0000 	mov.w	r0, #0
    10ea:	4770      	bx	lr

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    10ec:	6803      	ldr	r3, [r0, #0]
    10ee:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
    10f0:	7a82      	ldrb	r2, [r0, #10]
    10f2:	ea43 0202 	orr.w	r2, r3, r2
    10f6:	7282      	strb	r2, [r0, #10]

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
    10f8:	6902      	ldr	r2, [r0, #16]
    10fa:	b112      	cbz	r2, 1102 <MSS_UART_tx_complete+0x36>
    10fc:	f04f 0000 	mov.w	r0, #0
    1100:	4770      	bx	lr
    1102:	f3c3 1080 	ubfx	r0, r3, #6, #1
        {
            ret_value = (int8_t)1;
        }
    }
    return ret_value;
}
    1106:	4770      	bx	lr

00001108 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
    1108:	b410      	push	{r4}
    110a:	4603      	mov	r3, r0
    size_t rx_size = 0U;
    uint8_t status = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    110c:	f240 7060 	movw	r0, #1888	; 0x760
    1110:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1114:	4283      	cmp	r3, r0
    1116:	d006      	beq.n	1126 <MSS_UART_get_rx+0x1e>
    1118:	f240 7038 	movw	r0, #1848	; 0x738
    111c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1120:	4283      	cmp	r3, r0
    1122:	d000      	beq.n	1126 <MSS_UART_get_rx+0x1e>
    1124:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
    1126:	b901      	cbnz	r1, 112a <MSS_UART_get_rx+0x22>
    1128:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
    112a:	b902      	cbnz	r2, 112e <MSS_UART_get_rx+0x26>
    112c:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    112e:	f240 7060 	movw	r0, #1888	; 0x760
    1132:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1136:	4283      	cmp	r3, r0
    1138:	d005      	beq.n	1146 <MSS_UART_get_rx+0x3e>
    113a:	f240 7038 	movw	r0, #1848	; 0x738
    113e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1142:	4283      	cmp	r3, r0
    1144:	d12a      	bne.n	119c <MSS_UART_get_rx+0x94>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    1146:	1e10      	subs	r0, r2, #0
    1148:	bf18      	it	ne
    114a:	2001      	movne	r0, #1

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( rx_buff != ((uint8_t *)0) );
    ASSERT( buff_size > 0U );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    114c:	2900      	cmp	r1, #0
    114e:	bf0c      	ite	eq
    1150:	2400      	moveq	r4, #0
    1152:	f000 0401 	andne.w	r4, r0, #1
    1156:	b30c      	cbz	r4, 119c <MSS_UART_get_rx+0x94>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
    1158:	681c      	ldr	r4, [r3, #0]
    115a:	f894 c014 	ldrb.w	ip, [r4, #20]
        this_uart->status |= status;
    115e:	7a9c      	ldrb	r4, [r3, #10]
    1160:	ea4c 0404 	orr.w	r4, ip, r4
    1164:	729c      	strb	r4, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    1166:	ea1c 0f00 	tst.w	ip, r0
    116a:	d017      	beq.n	119c <MSS_UART_get_rx+0x94>
    116c:	f04f 0000 	mov.w	r0, #0
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
    1170:	681c      	ldr	r4, [r3, #0]
    1172:	f894 c000 	ldrb.w	ip, [r4]
    1176:	f801 c000 	strb.w	ip, [r1, r0]
            ++rx_size;
    117a:	f100 0001 	add.w	r0, r0, #1
            status = this_uart->hw_reg->LSR;
    117e:	681c      	ldr	r4, [r3, #0]
    1180:	f894 c014 	ldrb.w	ip, [r4, #20]
            this_uart->status |= status;
    1184:	7a9c      	ldrb	r4, [r3, #10]
    1186:	ea4c 0404 	orr.w	r4, ip, r4
    118a:	729c      	strb	r4, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    118c:	4282      	cmp	r2, r0
    118e:	bf94      	ite	ls
    1190:	2400      	movls	r4, #0
    1192:	f00c 0401 	andhi.w	r4, ip, #1
    1196:	2c00      	cmp	r4, #0
    1198:	d1ea      	bne.n	1170 <MSS_UART_get_rx+0x68>
    119a:	e001      	b.n	11a0 <MSS_UART_get_rx+0x98>
    119c:	f04f 0000 	mov.w	r0, #0
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
}
    11a0:	bc10      	pop	{r4}
    11a2:	4770      	bx	lr

000011a4 <MSS_UART_enable_irq>:
MSS_UART_enable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    11a4:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    11a6:	f240 7360 	movw	r3, #1888	; 0x760
    11aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11ae:	4298      	cmp	r0, r3
    11b0:	d007      	beq.n	11c2 <MSS_UART_enable_irq+0x1e>
    11b2:	f240 7338 	movw	r3, #1848	; 0x738
    11b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11ba:	4298      	cmp	r0, r3
    11bc:	d001      	beq.n	11c2 <MSS_UART_enable_irq+0x1e>
    11be:	be00      	bkpt	0x0000
    11c0:	e022      	b.n	1208 <MSS_UART_enable_irq+0x64>

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    11c2:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    11c4:	fa0f fc83 	sxth.w	ip, r3
    11c8:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
    11cc:	f003 031f 	and.w	r3, r3, #31
    11d0:	f04f 0201 	mov.w	r2, #1
    11d4:	fa02 f403 	lsl.w	r4, r2, r3
    11d8:	f24e 1300 	movw	r3, #57600	; 0xe100
    11dc:	f2ce 0300 	movt	r3, #57344	; 0xe000
    11e0:	f10c 0c60 	add.w	ip, ip, #96	; 0x60
    11e4:	f843 402c 	str.w	r4, [r3, ip, lsl #2]
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= irq_mask;
    11e8:	6804      	ldr	r4, [r0, #0]
    11ea:	f894 c004 	ldrb.w	ip, [r4, #4]
    11ee:	ea41 010c 	orr.w	r1, r1, ip
    11f2:	7121      	strb	r1, [r4, #4]

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    11f4:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    11f6:	b208      	sxth	r0, r1
    11f8:	ea4f 1050 	mov.w	r0, r0, lsr #5
    11fc:	f001 011f 	and.w	r1, r1, #31
    1200:	fa02 f201 	lsl.w	r2, r2, r1
    1204:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
    1208:	bc10      	pop	{r4}
    120a:	4770      	bx	lr

0000120c <MSS_UART_disable_irq>:
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    120c:	f240 7360 	movw	r3, #1888	; 0x760
    1210:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1214:	4298      	cmp	r0, r3
    1216:	d007      	beq.n	1228 <MSS_UART_disable_irq+0x1c>
    1218:	f240 7338 	movw	r3, #1848	; 0x738
    121c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1220:	4298      	cmp	r0, r3
    1222:	d001      	beq.n	1228 <MSS_UART_disable_irq+0x1c>
    1224:	be00      	bkpt	0x0000
    1226:	4770      	bx	lr
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER &= ( (uint8_t)~irq_mask );
    1228:	6803      	ldr	r3, [r0, #0]
    122a:	791a      	ldrb	r2, [r3, #4]
    122c:	ea22 0201 	bic.w	r2, r2, r1
    1230:	711a      	strb	r2, [r3, #4]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    1232:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1234:	b218      	sxth	r0, r3
    1236:	ea4f 1050 	mov.w	r0, r0, lsr #5
    123a:	f003 031f 	and.w	r3, r3, #31
    123e:	f04f 0201 	mov.w	r2, #1
    1242:	fa02 f203 	lsl.w	r2, r2, r3
    1246:	f24e 1300 	movw	r3, #57600	; 0xe100
    124a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    124e:	f100 0c60 	add.w	ip, r0, #96	; 0x60
    1252:	f843 202c 	str.w	r2, [r3, ip, lsl #2]

        if( irq_mask == IIRF_MASK )
    1256:	290f      	cmp	r1, #15
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    1258:	bf01      	itttt	eq
    125a:	f24e 1300 	movweq	r3, #57600	; 0xe100
    125e:	f2ce 0300 	movteq	r3, #57344	; 0xe000
    1262:	3020      	addeq	r0, #32
    1264:	f843 2020 	streq.w	r2, [r3, r0, lsl #2]
    1268:	4770      	bx	lr
    126a:	bf00      	nop

0000126c <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    126c:	b508      	push	{r3, lr}
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    126e:	f240 7360 	movw	r3, #1888	; 0x760
    1272:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1276:	4298      	cmp	r0, r3
    1278:	d007      	beq.n	128a <MSS_UART_isr+0x1e>
    127a:	f240 7338 	movw	r3, #1848	; 0x738
    127e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1282:	4298      	cmp	r0, r3
    1284:	d001      	beq.n	128a <MSS_UART_isr+0x1e>
    1286:	be00      	bkpt	0x0000
    1288:	bd08      	pop	{r3, pc}

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    128a:	6803      	ldr	r3, [r0, #0]
    128c:	7a1b      	ldrb	r3, [r3, #8]

        switch ( iirf )
    128e:	f003 030f 	and.w	r3, r3, #15
    1292:	2b0c      	cmp	r3, #12
    1294:	d820      	bhi.n	12d8 <MSS_UART_isr+0x6c>
    1296:	e8df f003 	tbb	[pc, r3]
    129a:	1f07      	.short	0x1f07
    129c:	1f131f0d 	.word	0x1f131f0d
    12a0:	1f1f1f19 	.word	0x1f1f1f19
    12a4:	1f1f      	.short	0x1f1f
    12a6:	13          	.byte	0x13
    12a7:	00          	.byte	0x00
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
    12a8:	6a43      	ldr	r3, [r0, #36]	; 0x24
    12aa:	b90b      	cbnz	r3, 12b0 <MSS_UART_isr+0x44>
    12ac:	be00      	bkpt	0x0000
    12ae:	bd08      	pop	{r3, pc}
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
    12b0:	4798      	blx	r3
    12b2:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
    12b4:	6a03      	ldr	r3, [r0, #32]
    12b6:	b90b      	cbnz	r3, 12bc <MSS_UART_isr+0x50>
    12b8:	be00      	bkpt	0x0000
    12ba:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
    12bc:	4798      	blx	r3
    12be:	bd08      	pop	{r3, pc}
            break;

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
    12c0:	69c3      	ldr	r3, [r0, #28]
    12c2:	b90b      	cbnz	r3, 12c8 <MSS_UART_isr+0x5c>
    12c4:	be00      	bkpt	0x0000
    12c6:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
    12c8:	4798      	blx	r3
    12ca:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
    12cc:	6983      	ldr	r3, [r0, #24]
    12ce:	b90b      	cbnz	r3, 12d4 <MSS_UART_isr+0x68>
    12d0:	be00      	bkpt	0x0000
    12d2:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
    12d4:	4798      	blx	r3
    12d6:	bd08      	pop	{r3, pc}
            }
            break;

            default:
            {
                ASSERT( INVALID_INTERRUPT );
    12d8:	be00      	bkpt	0x0000
    12da:	bd08      	pop	{r3, pc}

000012dc <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    12dc:	b410      	push	{r4}
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    12de:	f240 7360 	movw	r3, #1888	; 0x760
    12e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12e6:	4298      	cmp	r0, r3
    12e8:	d006      	beq.n	12f8 <default_tx_handler+0x1c>
    12ea:	f240 7338 	movw	r3, #1848	; 0x738
    12ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12f2:	4298      	cmp	r0, r3
    12f4:	d000      	beq.n	12f8 <default_tx_handler+0x1c>
    12f6:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    12f8:	68c2      	ldr	r2, [r0, #12]
    12fa:	b902      	cbnz	r2, 12fe <default_tx_handler+0x22>
    12fc:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
    12fe:	6901      	ldr	r1, [r0, #16]
    1300:	b901      	cbnz	r1, 1304 <default_tx_handler+0x28>
    1302:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1304:	f240 7360 	movw	r3, #1888	; 0x760
    1308:	f2c2 0300 	movt	r3, #8192	; 0x2000
    130c:	4298      	cmp	r0, r3
    130e:	d005      	beq.n	131c <default_tx_handler+0x40>
    1310:	f240 7338 	movw	r3, #1848	; 0x738
    1314:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1318:	4298      	cmp	r0, r3
    131a:	d130      	bne.n	137e <default_tx_handler+0xa2>
    131c:	2a00      	cmp	r2, #0
    131e:	d02e      	beq.n	137e <default_tx_handler+0xa2>
    1320:	2900      	cmp	r1, #0
    1322:	d02c      	beq.n	137e <default_tx_handler+0xa2>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    1324:	6803      	ldr	r3, [r0, #0]
    1326:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
    1328:	7a82      	ldrb	r2, [r0, #10]
    132a:	ea43 0202 	orr.w	r2, r3, r2
    132e:	7282      	strb	r2, [r0, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
    1330:	f013 0f20 	tst.w	r3, #32
    1334:	d01a      	beq.n	136c <default_tx_handler+0x90>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    1336:	6902      	ldr	r2, [r0, #16]
    1338:	6943      	ldr	r3, [r0, #20]
    133a:	ebc3 0302 	rsb	r3, r3, r2

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
    133e:	2b0f      	cmp	r3, #15
    1340:	d904      	bls.n	134c <default_tx_handler+0x70>
    1342:	f04f 0c10 	mov.w	ip, #16
    1346:	f04f 0300 	mov.w	r3, #0
    134a:	e002      	b.n	1352 <default_tx_handler+0x76>
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    134c:	b173      	cbz	r3, 136c <default_tx_handler+0x90>
    134e:	469c      	mov	ip, r3
    1350:	e7f9      	b.n	1346 <default_tx_handler+0x6a>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    1352:	6802      	ldr	r2, [r0, #0]
    1354:	68c4      	ldr	r4, [r0, #12]
    1356:	6941      	ldr	r1, [r0, #20]
    1358:	5c61      	ldrb	r1, [r4, r1]
    135a:	7011      	strb	r1, [r2, #0]
                ++this_uart->tx_idx;
    135c:	6942      	ldr	r2, [r0, #20]
    135e:	f102 0201 	add.w	r2, r2, #1
    1362:	6142      	str	r2, [r0, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    1364:	f103 0301 	add.w	r3, r3, #1
    1368:	4563      	cmp	r3, ip
    136a:	d3f2      	bcc.n	1352 <default_tx_handler+0x76>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
    136c:	6942      	ldr	r2, [r0, #20]
    136e:	6903      	ldr	r3, [r0, #16]
    1370:	429a      	cmp	r2, r3
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    1372:	bf01      	itttt	eq
    1374:	2300      	moveq	r3, #0
    1376:	6103      	streq	r3, [r0, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
    1378:	6842      	ldreq	r2, [r0, #4]
    137a:	f8c2 3084 	streq.w	r3, [r2, #132]	; 0x84
        }
    }
}
    137e:	bc10      	pop	{r4}
    1380:	4770      	bx	lr
    1382:	bf00      	nop

00001384 <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
    1384:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1386:	f240 7360 	movw	r3, #1888	; 0x760
    138a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    138e:	4298      	cmp	r0, r3
    1390:	d006      	beq.n	13a0 <MSS_UART_set_rx_handler+0x1c>
    1392:	f240 7338 	movw	r3, #1848	; 0x738
    1396:	f2c2 0300 	movt	r3, #8192	; 0x2000
    139a:	4298      	cmp	r0, r3
    139c:	d000      	beq.n	13a0 <MSS_UART_set_rx_handler+0x1c>
    139e:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    13a0:	b901      	cbnz	r1, 13a4 <MSS_UART_set_rx_handler+0x20>
    13a2:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
    13a4:	2ac0      	cmp	r2, #192	; 0xc0
    13a6:	d900      	bls.n	13aa <MSS_UART_set_rx_handler+0x26>
    13a8:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    13aa:	f240 7360 	movw	r3, #1888	; 0x760
    13ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13b2:	4298      	cmp	r0, r3
    13b4:	d005      	beq.n	13c2 <MSS_UART_set_rx_handler+0x3e>
    13b6:	f240 7338 	movw	r3, #1848	; 0x738
    13ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13be:	4298      	cmp	r0, r3
    13c0:	d12f      	bne.n	1422 <MSS_UART_set_rx_handler+0x9e>
    13c2:	2ac0      	cmp	r2, #192	; 0xc0
    13c4:	bf8c      	ite	hi
    13c6:	2300      	movhi	r3, #0
    13c8:	2301      	movls	r3, #1
    13ca:	2900      	cmp	r1, #0
    13cc:	bf0c      	ite	eq
    13ce:	2300      	moveq	r3, #0
    13d0:	f003 0301 	andne.w	r3, r3, #1
    13d4:	b32b      	cbz	r3, 1422 <MSS_UART_set_rx_handler+0x9e>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
    13d6:	61c1      	str	r1, [r0, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
    13d8:	6803      	ldr	r3, [r0, #0]
    13da:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
    13de:	f042 020a 	orr.w	r2, r2, #10
    13e2:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    13e4:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    13e6:	b219      	sxth	r1, r3
    13e8:	ea4f 1151 	mov.w	r1, r1, lsr #5
    13ec:	f003 031f 	and.w	r3, r3, #31
    13f0:	f04f 0201 	mov.w	r2, #1
    13f4:	fa02 f403 	lsl.w	r4, r2, r3
    13f8:	f24e 1300 	movw	r3, #57600	; 0xe100
    13fc:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1400:	f101 0160 	add.w	r1, r1, #96	; 0x60
    1404:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
    1408:	6841      	ldr	r1, [r0, #4]
    140a:	f8c1 2080 	str.w	r2, [r1, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    140e:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1410:	b208      	sxth	r0, r1
    1412:	ea4f 1050 	mov.w	r0, r0, lsr #5
    1416:	f001 011f 	and.w	r1, r1, #31
    141a:	fa02 f201 	lsl.w	r2, r2, r1
    141e:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
    1422:	bc10      	pop	{r4}
    1424:	4770      	bx	lr
    1426:	bf00      	nop

00001428 <MSS_UART_set_loopback>:
(
    mss_uart_instance_t *   this_uart,
    mss_uart_loopback_t     loopback
)
{
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1428:	f240 7360 	movw	r3, #1888	; 0x760
    142c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1430:	4298      	cmp	r0, r3
    1432:	d007      	beq.n	1444 <MSS_UART_set_loopback+0x1c>
    1434:	f240 7338 	movw	r3, #1848	; 0x738
    1438:	f2c2 0300 	movt	r3, #8192	; 0x2000
    143c:	4298      	cmp	r0, r3
    143e:	d001      	beq.n	1444 <MSS_UART_set_loopback+0x1c>
    1440:	be00      	bkpt	0x0000
    1442:	4770      	bx	lr

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        if ( loopback == MSS_UART_LOOPBACK_OFF )
    1444:	b929      	cbnz	r1, 1452 <MSS_UART_set_loopback+0x2a>
        {
            this_uart->hw_reg_bit->MCR_LOOP = 0U;
    1446:	6843      	ldr	r3, [r0, #4]
    1448:	f04f 0200 	mov.w	r2, #0
    144c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    1450:	4770      	bx	lr
        }
        else
        {
            this_uart->hw_reg_bit->MCR_LOOP = 1U;
    1452:	6843      	ldr	r3, [r0, #4]
    1454:	f04f 0201 	mov.w	r2, #1
    1458:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    145c:	4770      	bx	lr
    145e:	bf00      	nop

00001460 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
    1460:	4668      	mov	r0, sp
    1462:	f020 0107 	bic.w	r1, r0, #7
    1466:	468d      	mov	sp, r1
    1468:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart0 );
    146a:	f240 7060 	movw	r0, #1888	; 0x760
    146e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1472:	f7ff fefb 	bl	126c <MSS_UART_isr>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1476:	f24e 1300 	movw	r3, #57600	; 0xe100
    147a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    147e:	f44f 6280 	mov.w	r2, #1024	; 0x400
    1482:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART0_IRQn );
}
    1486:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    148a:	4685      	mov	sp, r0
    148c:	4770      	bx	lr
    148e:	bf00      	nop

00001490 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
    1490:	4668      	mov	r0, sp
    1492:	f020 0107 	bic.w	r1, r0, #7
    1496:	468d      	mov	sp, r1
    1498:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart1 );
    149a:	f240 7038 	movw	r0, #1848	; 0x738
    149e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    14a2:	f7ff fee3 	bl	126c <MSS_UART_isr>
    14a6:	f24e 1300 	movw	r3, #57600	; 0xe100
    14aa:	f2ce 0300 	movt	r3, #57344	; 0xe000
    14ae:	f44f 6200 	mov.w	r2, #2048	; 0x800
    14b2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART1_IRQn );
}
    14b6:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    14ba:	4685      	mov	sp, r0
    14bc:	4770      	bx	lr
    14be:	bf00      	nop

000014c0 <MSS_UART_set_rxstatus_handler>:
MSS_UART_set_rxstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    14c0:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    14c2:	f240 7360 	movw	r3, #1888	; 0x760
    14c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14ca:	4298      	cmp	r0, r3
    14cc:	d006      	beq.n	14dc <MSS_UART_set_rxstatus_handler+0x1c>
    14ce:	f240 7338 	movw	r3, #1848	; 0x738
    14d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14d6:	4298      	cmp	r0, r3
    14d8:	d000      	beq.n	14dc <MSS_UART_set_rxstatus_handler+0x1c>
    14da:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    14dc:	b901      	cbnz	r1, 14e0 <MSS_UART_set_rxstatus_handler+0x20>
    14de:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    14e0:	f240 7360 	movw	r3, #1888	; 0x760
    14e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14e8:	4298      	cmp	r0, r3
    14ea:	d005      	beq.n	14f8 <MSS_UART_set_rxstatus_handler+0x38>
    14ec:	f240 7338 	movw	r3, #1848	; 0x738
    14f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14f4:	4298      	cmp	r0, r3
    14f6:	d120      	bne.n	153a <MSS_UART_set_rxstatus_handler+0x7a>
    14f8:	b1f9      	cbz	r1, 153a <MSS_UART_set_rxstatus_handler+0x7a>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->linests_handler = handler;
    14fa:	6181      	str	r1, [r0, #24]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    14fc:	8903      	ldrh	r3, [r0, #8]
    14fe:	b219      	sxth	r1, r3
    1500:	ea4f 1151 	mov.w	r1, r1, lsr #5
    1504:	f003 031f 	and.w	r3, r3, #31
    1508:	f04f 0201 	mov.w	r2, #1
    150c:	fa02 f403 	lsl.w	r4, r2, r3
    1510:	f24e 1300 	movw	r3, #57600	; 0xe100
    1514:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1518:	f101 0160 	add.w	r1, r1, #96	; 0x60
    151c:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable receiver line status interrupt. */
        this_uart->hw_reg_bit->IER_ELSI = 1U;
    1520:	6841      	ldr	r1, [r0, #4]
    1522:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    1526:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1528:	b208      	sxth	r0, r1
    152a:	ea4f 1050 	mov.w	r0, r0, lsr #5
    152e:	f001 011f 	and.w	r1, r1, #31
    1532:	fa02 f201 	lsl.w	r2, r2, r1
    1536:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
    153a:	bc10      	pop	{r4}
    153c:	4770      	bx	lr
    153e:	bf00      	nop

00001540 <MSS_UART_set_tx_handler>:
MSS_UART_set_tx_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    1540:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1542:	f240 7360 	movw	r3, #1888	; 0x760
    1546:	f2c2 0300 	movt	r3, #8192	; 0x2000
    154a:	4298      	cmp	r0, r3
    154c:	d006      	beq.n	155c <MSS_UART_set_tx_handler+0x1c>
    154e:	f240 7338 	movw	r3, #1848	; 0x738
    1552:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1556:	4298      	cmp	r0, r3
    1558:	d000      	beq.n	155c <MSS_UART_set_tx_handler+0x1c>
    155a:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    155c:	b901      	cbnz	r1, 1560 <MSS_UART_set_tx_handler+0x20>
    155e:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1560:	f240 7360 	movw	r3, #1888	; 0x760
    1564:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1568:	4298      	cmp	r0, r3
    156a:	d005      	beq.n	1578 <MSS_UART_set_tx_handler+0x38>
    156c:	f240 7338 	movw	r3, #1848	; 0x738
    1570:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1574:	4298      	cmp	r0, r3
    1576:	d124      	bne.n	15c2 <MSS_UART_set_tx_handler+0x82>
    1578:	b319      	cbz	r1, 15c2 <MSS_UART_set_tx_handler+0x82>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->tx_handler = handler;
    157a:	6201      	str	r1, [r0, #32]

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
    157c:	f04f 0300 	mov.w	r3, #0
    1580:	60c3      	str	r3, [r0, #12]
        this_uart->tx_buff_size = 0U;
    1582:	6103      	str	r3, [r0, #16]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    1584:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1586:	b219      	sxth	r1, r3
    1588:	ea4f 1151 	mov.w	r1, r1, lsr #5
    158c:	f003 031f 	and.w	r3, r3, #31
    1590:	f04f 0201 	mov.w	r2, #1
    1594:	fa02 f403 	lsl.w	r4, r2, r3
    1598:	f24e 1300 	movw	r3, #57600	; 0xe100
    159c:	f2ce 0300 	movt	r3, #57344	; 0xe000
    15a0:	f101 0160 	add.w	r1, r1, #96	; 0x60
    15a4:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable transmitter holding register Empty interrupt. */
        this_uart->hw_reg_bit->IER_ETBEI = 1U;
    15a8:	6841      	ldr	r1, [r0, #4]
    15aa:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    15ae:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    15b0:	b208      	sxth	r0, r1
    15b2:	ea4f 1050 	mov.w	r0, r0, lsr #5
    15b6:	f001 011f 	and.w	r1, r1, #31
    15ba:	fa02 f201 	lsl.w	r2, r2, r1
    15be:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
    15c2:	bc10      	pop	{r4}
    15c4:	4770      	bx	lr
    15c6:	bf00      	nop

000015c8 <MSS_UART_set_modemstatus_handler>:
MSS_UART_set_modemstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    15c8:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    15ca:	f240 7360 	movw	r3, #1888	; 0x760
    15ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15d2:	4298      	cmp	r0, r3
    15d4:	d006      	beq.n	15e4 <MSS_UART_set_modemstatus_handler+0x1c>
    15d6:	f240 7338 	movw	r3, #1848	; 0x738
    15da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15de:	4298      	cmp	r0, r3
    15e0:	d000      	beq.n	15e4 <MSS_UART_set_modemstatus_handler+0x1c>
    15e2:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    15e4:	b901      	cbnz	r1, 15e8 <MSS_UART_set_modemstatus_handler+0x20>
    15e6:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    15e8:	f240 7360 	movw	r3, #1888	; 0x760
    15ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15f0:	4298      	cmp	r0, r3
    15f2:	d005      	beq.n	1600 <MSS_UART_set_modemstatus_handler+0x38>
    15f4:	f240 7338 	movw	r3, #1848	; 0x738
    15f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15fc:	4298      	cmp	r0, r3
    15fe:	d120      	bne.n	1642 <MSS_UART_set_modemstatus_handler+0x7a>
    1600:	b1f9      	cbz	r1, 1642 <MSS_UART_set_modemstatus_handler+0x7a>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->modemsts_handler = handler;
    1602:	6241      	str	r1, [r0, #36]	; 0x24

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    1604:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1606:	b219      	sxth	r1, r3
    1608:	ea4f 1151 	mov.w	r1, r1, lsr #5
    160c:	f003 031f 	and.w	r3, r3, #31
    1610:	f04f 0201 	mov.w	r2, #1
    1614:	fa02 f403 	lsl.w	r4, r2, r3
    1618:	f24e 1300 	movw	r3, #57600	; 0xe100
    161c:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1620:	f101 0160 	add.w	r1, r1, #96	; 0x60
    1624:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable modem status interrupt. */
        this_uart->hw_reg_bit->IER_EDSSI = 1U;
    1628:	6841      	ldr	r1, [r0, #4]
    162a:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    162e:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1630:	b208      	sxth	r0, r1
    1632:	ea4f 1050 	mov.w	r0, r0, lsr #5
    1636:	f001 011f 	and.w	r1, r1, #31
    163a:	fa02 f201 	lsl.w	r2, r2, r1
    163e:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
    1642:	bc10      	pop	{r4}
    1644:	4770      	bx	lr
    1646:	bf00      	nop

00001648 <MSS_UART_fill_tx_fifo>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    1648:	b410      	push	{r4}
    164a:	4603      	mov	r3, r0
    uint8_t status = 0U;
    size_t size_sent = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    164c:	f240 7060 	movw	r0, #1888	; 0x760
    1650:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1654:	4283      	cmp	r3, r0
    1656:	d006      	beq.n	1666 <MSS_UART_fill_tx_fifo+0x1e>
    1658:	f240 7038 	movw	r0, #1848	; 0x738
    165c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1660:	4283      	cmp	r3, r0
    1662:	d000      	beq.n	1666 <MSS_UART_fill_tx_fifo+0x1e>
    1664:	be00      	bkpt	0x0000
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    1666:	b901      	cbnz	r1, 166a <MSS_UART_fill_tx_fifo+0x22>
    1668:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0 );
    166a:	b902      	cbnz	r2, 166e <MSS_UART_fill_tx_fifo+0x26>
    166c:	be00      	bkpt	0x0000

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
    166e:	f240 7060 	movw	r0, #1888	; 0x760
    1672:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1676:	4283      	cmp	r3, r0
    1678:	d005      	beq.n	1686 <MSS_UART_fill_tx_fifo+0x3e>
    167a:	f240 7038 	movw	r0, #1848	; 0x738
    167e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1682:	4283      	cmp	r3, r0
    1684:	d126      	bne.n	16d4 <MSS_UART_fill_tx_fifo+0x8c>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    1686:	1e10      	subs	r0, r2, #0
    1688:	bf18      	it	ne
    168a:	2001      	movne	r0, #1
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    ASSERT( tx_size > 0 );

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
    168c:	2900      	cmp	r1, #0
    168e:	bf0c      	ite	eq
    1690:	2400      	moveq	r4, #0
    1692:	f000 0401 	andne.w	r4, r0, #1
    1696:	b1ec      	cbz	r4, 16d4 <MSS_UART_fill_tx_fifo+0x8c>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    {
        status = this_uart->hw_reg->LSR;
    1698:	681c      	ldr	r4, [r3, #0]
    169a:	f894 c014 	ldrb.w	ip, [r4, #20]
        this_uart->status |= status;
    169e:	7a9c      	ldrb	r4, [r3, #10]
    16a0:	ea4c 0404 	orr.w	r4, ip, r4
    16a4:	729c      	strb	r4, [r3, #10]

        if( status & MSS_UART_THRE )
    16a6:	f01c 0f20 	tst.w	ip, #32
    16aa:	d013      	beq.n	16d4 <MSS_UART_fill_tx_fifo+0x8c>
        {
            uint32_t fill_size = TX_FIFO_SIZE;

            if ( tx_size < TX_FIFO_SIZE )
    16ac:	2a0f      	cmp	r2, #15
    16ae:	d904      	bls.n	16ba <MSS_UART_fill_tx_fifo+0x72>
    16b0:	f04f 0410 	mov.w	r4, #16
    16b4:	f04f 0000 	mov.w	r0, #0
    16b8:	e002      	b.n	16c0 <MSS_UART_fill_tx_fifo+0x78>
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    16ba:	b158      	cbz	r0, 16d4 <MSS_UART_fill_tx_fifo+0x8c>
    16bc:	4614      	mov	r4, r2
    16be:	e7f9      	b.n	16b4 <MSS_UART_fill_tx_fifo+0x6c>
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
    16c0:	681a      	ldr	r2, [r3, #0]
    16c2:	f811 c000 	ldrb.w	ip, [r1, r0]
    16c6:	f882 c000 	strb.w	ip, [r2]
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    16ca:	f100 0001 	add.w	r0, r0, #1
    16ce:	42a0      	cmp	r0, r4
    16d0:	d3f6      	bcc.n	16c0 <MSS_UART_fill_tx_fifo+0x78>
    16d2:	e001      	b.n	16d8 <MSS_UART_fill_tx_fifo+0x90>
    16d4:	f04f 0000 	mov.w	r0, #0
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
}
    16d8:	bc10      	pop	{r4}
    16da:	4770      	bx	lr

000016dc <MSS_UART_get_rx_status>:
uint8_t
MSS_UART_get_rx_status
(
    mss_uart_instance_t * this_uart
)
{
    16dc:	4602      	mov	r2, r0
    uint8_t status = MSS_UART_INVALID_PARAM;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    16de:	f240 7360 	movw	r3, #1888	; 0x760
    16e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16e6:	4298      	cmp	r0, r3
    16e8:	d009      	beq.n	16fe <MSS_UART_get_rx_status+0x22>
    16ea:	f240 7338 	movw	r3, #1848	; 0x738
    16ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16f2:	4298      	cmp	r0, r3
    16f4:	d003      	beq.n	16fe <MSS_UART_get_rx_status+0x22>
    16f6:	be00      	bkpt	0x0000
    16f8:	f04f 00ff 	mov.w	r0, #255	; 0xff
    16fc:	4770      	bx	lr
         * Bit 2 - Parity error status
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
    16fe:	6813      	ldr	r3, [r2, #0]
    1700:	7d18      	ldrb	r0, [r3, #20]
        status = (this_uart->status & STATUS_ERROR_MASK );
    1702:	7a93      	ldrb	r3, [r2, #10]
    1704:	ea40 0003 	orr.w	r0, r0, r3
    1708:	f000 009e 	and.w	r0, r0, #158	; 0x9e
        /* Clear the sticky status after reading */
        this_uart->status = 0U;
    170c:	f04f 0300 	mov.w	r3, #0
    1710:	7293      	strb	r3, [r2, #10]
    }
    return status;
}
    1712:	4770      	bx	lr

00001714 <MSS_UART_get_modem_status>:
    mss_uart_instance_t * this_uart
)
{
    uint8_t status = MSS_UART_INVALID_PARAM;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1714:	f240 7360 	movw	r3, #1888	; 0x760
    1718:	f2c2 0300 	movt	r3, #8192	; 0x2000
    171c:	4298      	cmp	r0, r3
    171e:	d009      	beq.n	1734 <MSS_UART_get_modem_status+0x20>
    1720:	f240 7338 	movw	r3, #1848	; 0x738
    1724:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1728:	4298      	cmp	r0, r3
    172a:	d003      	beq.n	1734 <MSS_UART_get_modem_status+0x20>
    172c:	be00      	bkpt	0x0000
    172e:	f04f 00ff 	mov.w	r0, #255	; 0xff
    1732:	4770      	bx	lr
         * Bit 4 - Clear To Send
         * Bit 5 - Data Set Ready
         * Bit 6 - Ring Indicator
         * Bit 7 - Data Carrier Detect
         */
        status = this_uart->hw_reg->MSR;
    1734:	6803      	ldr	r3, [r0, #0]
    1736:	7e18      	ldrb	r0, [r3, #24]
    }
    return status;
}
    1738:	4770      	bx	lr
    173a:	bf00      	nop

0000173c <MSS_UART_get_tx_status>:
    mss_uart_instance_t * this_uart
)
{
    uint8_t status = MSS_UART_TX_BUSY;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    173c:	f240 7360 	movw	r3, #1888	; 0x760
    1740:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1744:	4298      	cmp	r0, r3
    1746:	d009      	beq.n	175c <MSS_UART_get_tx_status+0x20>
    1748:	f240 7338 	movw	r3, #1848	; 0x738
    174c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1750:	4298      	cmp	r0, r3
    1752:	d003      	beq.n	175c <MSS_UART_get_tx_status+0x20>
    1754:	be00      	bkpt	0x0000
    1756:	f04f 0000 	mov.w	r0, #0
    175a:	4770      	bx	lr

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    175c:	6803      	ldr	r3, [r0, #0]
    175e:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
    1760:	7a82      	ldrb	r2, [r0, #10]
    1762:	ea43 0202 	orr.w	r2, r3, r2
    1766:	7282      	strb	r2, [r0, #10]
        /*
         * Extract the transmit status bits from the UART's Line Status Register.
         * Bit 5 - Transmitter Holding Register/FIFO Empty (THRE) status. (If = 1, TX FIFO is empty)
         * Bit 6 - Transmitter Empty (TEMT) status. (If = 1, both TX FIFO and shift register are empty)
         */
        status &= ( MSS_UART_THRE | MSS_UART_TEMT );
    1768:	f003 0060 	and.w	r0, r3, #96	; 0x60
    }
    return status;
}
    176c:	4770      	bx	lr
    176e:	bf00      	nop

00001770 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    1770:	b570      	push	{r4, r5, r6, lr}
    1772:	4604      	mov	r4, r0
    1774:	460d      	mov	r5, r1
    1776:	4616      	mov	r6, r2
    uint32_t pclk_freq = 0U;
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1778:	f240 7360 	movw	r3, #1888	; 0x760
    177c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1780:	4298      	cmp	r0, r3
    1782:	d006      	beq.n	1792 <MSS_UART_init+0x22>
    1784:	f240 7338 	movw	r3, #1848	; 0x738
    1788:	f2c2 0300 	movt	r3, #8192	; 0x2000
    178c:	4298      	cmp	r0, r3
    178e:	d000      	beq.n	1792 <MSS_UART_init+0x22>
    1790:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
    1792:	b905      	cbnz	r5, 1796 <MSS_UART_init+0x26>
    1794:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
    1796:	f001 fa8f 	bl	2cb8 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
    179a:	f240 7360 	movw	r3, #1888	; 0x760
    179e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17a2:	429c      	cmp	r4, r3
    17a4:	d126      	bne.n	17f4 <MSS_UART_init+0x84>
    {
        this_uart->hw_reg = UART0;
    17a6:	f240 7360 	movw	r3, #1888	; 0x760
    17aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17ae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    17b2:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
    17b4:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
    17b8:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
    17ba:	f04f 020a 	mov.w	r2, #10
    17be:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
    17c0:	f240 0320 	movw	r3, #32
    17c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17c8:	6818      	ldr	r0, [r3, #0]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
    17ca:	f242 0300 	movw	r3, #8192	; 0x2000
    17ce:	f2ce 0304 	movt	r3, #57348	; 0xe004
    17d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    17d4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    17d8:	631a      	str	r2, [r3, #48]	; 0x30
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    17da:	f24e 1200 	movw	r2, #57600	; 0xe100
    17de:	f2ce 0200 	movt	r2, #57344	; 0xe000
    17e2:	f44f 6180 	mov.w	r1, #1024	; 0x400
    17e6:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
    17ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    17ec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    17f0:	631a      	str	r2, [r3, #48]	; 0x30
    17f2:	e025      	b.n	1840 <MSS_UART_init+0xd0>
    }
    else
    {
        this_uart->hw_reg = UART1;
    17f4:	f240 0300 	movw	r3, #0
    17f8:	f2c4 0301 	movt	r3, #16385	; 0x4001
    17fc:	6023      	str	r3, [r4, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
    17fe:	f240 0300 	movw	r3, #0
    1802:	f2c4 2320 	movt	r3, #16928	; 0x4220
    1806:	6063      	str	r3, [r4, #4]
        this_uart->irqn = UART1_IRQn;
    1808:	f04f 030b 	mov.w	r3, #11
    180c:	8123      	strh	r3, [r4, #8]

        pclk_freq = g_FrequencyPCLK1;
    180e:	f240 0324 	movw	r3, #36	; 0x24
    1812:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1816:	6818      	ldr	r0, [r3, #0]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
    1818:	f242 0300 	movw	r3, #8192	; 0x2000
    181c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1820:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    1822:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    1826:	631a      	str	r2, [r3, #48]	; 0x30
    1828:	f24e 1200 	movw	r2, #57600	; 0xe100
    182c:	f2ce 0200 	movt	r2, #57344	; 0xe000
    1830:	f44f 6100 	mov.w	r1, #2048	; 0x800
    1834:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
    1838:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    183a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    183e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
    1840:	6823      	ldr	r3, [r4, #0]
    1842:	f04f 0200 	mov.w	r2, #0
    1846:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
    1848:	b915      	cbnz	r5, 1850 <MSS_UART_init+0xe0>
    184a:	f04f 0501 	mov.w	r5, #1
    184e:	e00f      	b.n	1870 <MSS_UART_init+0x100>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
    1850:	fbb0 f5f5 	udiv	r5, r0, r5
        if( baud_value_l & 0x00000008U )
    1854:	f015 0f08 	tst.w	r5, #8
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
    1858:	ea4f 1515 	mov.w	r5, r5, lsr #4
    185c:	bf18      	it	ne
    185e:	3501      	addne	r5, #1
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    1860:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
        {
            baud_value = (uint16_t)baud_value_l;
    1864:	bf38      	it	cc
    1866:	b2ad      	uxthcc	r5, r5
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    1868:	d302      	bcc.n	1870 <MSS_UART_init+0x100>
    186a:	be00      	bkpt	0x0000
    186c:	f04f 0501 	mov.w	r5, #1
            baud_value = (uint16_t)baud_value_l;
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
    1870:	6863      	ldr	r3, [r4, #4]
    1872:	f04f 0201 	mov.w	r2, #1
    1876:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    187a:	6823      	ldr	r3, [r4, #0]
    187c:	ea4f 2215 	mov.w	r2, r5, lsr #8
    1880:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
    1882:	6823      	ldr	r3, [r4, #0]
    1884:	b2ed      	uxtb	r5, r5
    1886:	701d      	strb	r5, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
    1888:	6862      	ldr	r2, [r4, #4]
    188a:	f04f 0300 	mov.w	r3, #0
    188e:	f8c2 319c 	str.w	r3, [r2, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    1892:	6822      	ldr	r2, [r4, #0]
    1894:	7316      	strb	r6, [r2, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
    1896:	6822      	ldr	r2, [r4, #0]
    1898:	f04f 010e 	mov.w	r1, #14
    189c:	7211      	strb	r1, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
    189e:	6862      	ldr	r2, [r4, #4]
    18a0:	f8c2 3210 	str.w	r3, [r2, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
    18a4:	6123      	str	r3, [r4, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
    18a6:	60e3      	str	r3, [r4, #12]
    this_uart->tx_idx = 0U;
    18a8:	6163      	str	r3, [r4, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    18aa:	61e3      	str	r3, [r4, #28]
    this_uart->tx_handler       = default_tx_handler;
    18ac:	f241 22dd 	movw	r2, #4829	; 0x12dd
    18b0:	f2c0 0200 	movt	r2, #0
    18b4:	6222      	str	r2, [r4, #32]
    this_uart->linests_handler  = NULL_HANDLER;
    18b6:	61a3      	str	r3, [r4, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
    18b8:	6263      	str	r3, [r4, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
    18ba:	72a3      	strb	r3, [r4, #10]
}
    18bc:	bd70      	pop	{r4, r5, r6, pc}
    18be:	bf00      	nop

000018c0 <MSS_I2C_get_status>:
    mss_i2c_instance_t * this_i2c
)
{
    mss_i2c_status_t i2c_status ;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    18c0:	f240 7388 	movw	r3, #1928	; 0x788
    18c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18c8:	4298      	cmp	r0, r3
    18ca:	d006      	beq.n	18da <MSS_I2C_get_status+0x1a>
    18cc:	f240 73fc 	movw	r3, #2044	; 0x7fc
    18d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18d4:	4298      	cmp	r0, r3
    18d6:	d000      	beq.n	18da <MSS_I2C_get_status+0x1a>
    18d8:	be00      	bkpt	0x0000

    i2c_status = this_i2c->master_status ;
    18da:	f890 003c 	ldrb.w	r0, [r0, #60]	; 0x3c
    return i2c_status;
}
    18de:	4770      	bx	lr

000018e0 <MSS_I2C_wait_complete>:
mss_i2c_status_t MSS_I2C_wait_complete
(
    mss_i2c_instance_t * this_i2c,
    uint32_t timeout_ms
)
{
    18e0:	4603      	mov	r3, r0
	mss_i2c_status_t i2c_status;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    18e2:	f240 7288 	movw	r2, #1928	; 0x788
    18e6:	f2c2 0200 	movt	r2, #8192	; 0x2000
    18ea:	4290      	cmp	r0, r2
    18ec:	d006      	beq.n	18fc <MSS_I2C_wait_complete+0x1c>
    18ee:	f240 72fc 	movw	r2, #2044	; 0x7fc
    18f2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    18f6:	4290      	cmp	r0, r2
    18f8:	d000      	beq.n	18fc <MSS_I2C_wait_complete+0x1c>
    18fa:	be00      	bkpt	0x0000
    
    this_i2c->master_timeout_ms = timeout_ms;
    18fc:	6419      	str	r1, [r3, #64]	; 0x40

    /* Run the loop until state returns I2C_FAILED  or I2C_SUCESS*/
    do {
        i2c_status = this_i2c->master_status;
    18fe:	f893 003c 	ldrb.w	r0, [r3, #60]	; 0x3c
    } while(MSS_I2C_IN_PROGRESS == i2c_status);
    1902:	2801      	cmp	r0, #1
    1904:	d0fb      	beq.n	18fe <MSS_I2C_wait_complete+0x1e>

    return i2c_status;
}
    1906:	4770      	bx	lr

00001908 <MSS_I2C_system_tick>:
(
    mss_i2c_instance_t * this_i2c,
    uint32_t ms_since_last_tick
)
{
    if(this_i2c->master_timeout_ms != MSS_I2C_NO_TIMEOUT)
    1908:	6c03      	ldr	r3, [r0, #64]	; 0x40
    190a:	b17b      	cbz	r3, 192c <MSS_I2C_system_tick+0x24>
    {
        if(this_i2c->master_timeout_ms > ms_since_last_tick)
    190c:	428b      	cmp	r3, r1
    190e:	d903      	bls.n	1918 <MSS_I2C_system_tick+0x10>
        {
            this_i2c->master_timeout_ms -= ms_since_last_tick;
    1910:	ebc1 0303 	rsb	r3, r1, r3
    1914:	6403      	str	r3, [r0, #64]	; 0x40
    1916:	4770      	bx	lr
        else
        {
            /*
             * Mark current transaction as having timed out.
             */
            this_i2c->master_status = MSS_I2C_TIMED_OUT;
    1918:	f04f 0303 	mov.w	r3, #3
    191c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
    1920:	f04f 0300 	mov.w	r3, #0
    1924:	7203      	strb	r3, [r0, #8]
            this_i2c->is_transaction_pending = 0;
    1926:	f880 3071 	strb.w	r3, [r0, #113]	; 0x71
            
            /*
             * Make sure we do not incorrectly signal a timeout for subsequent
             * transactions.
             */
            this_i2c->master_timeout_ms = MSS_I2C_NO_TIMEOUT;
    192a:	6403      	str	r3, [r0, #64]	; 0x40
    192c:	4770      	bx	lr
    192e:	bf00      	nop

00001930 <MSS_I2C_set_slave_mem_offset_length>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t offset_length
)
{
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    1930:	f240 7388 	movw	r3, #1928	; 0x788
    1934:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1938:	4298      	cmp	r0, r3
    193a:	d006      	beq.n	194a <MSS_I2C_set_slave_mem_offset_length+0x1a>
    193c:	f240 73fc 	movw	r3, #2044	; 0x7fc
    1940:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1944:	4298      	cmp	r0, r3
    1946:	d000      	beq.n	194a <MSS_I2C_set_slave_mem_offset_length+0x1a>
    1948:	be00      	bkpt	0x0000
    ASSERT(offset_length <= MAX_OFFSET_LENGTH);
    194a:	2902      	cmp	r1, #2
    194c:	d904      	bls.n	1958 <MSS_I2C_set_slave_mem_offset_length+0x28>
    194e:	be00      	bkpt	0x0000
    
    if(offset_length > MAX_OFFSET_LENGTH)
    {
        this_i2c->slave_mem_offset_length = MAX_OFFSET_LENGTH;
    1950:	f04f 0302 	mov.w	r3, #2
    1954:	6603      	str	r3, [r0, #96]	; 0x60
    1956:	4770      	bx	lr
    }
    else
    {
        this_i2c->slave_mem_offset_length = offset_length;
    1958:	6601      	str	r1, [r0, #96]	; 0x60
    195a:	4770      	bx	lr

0000195c <MSS_I2C_register_write_handler>:
(
    mss_i2c_instance_t * this_i2c,
    mss_i2c_slave_wr_handler_t handler
)
{
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    195c:	f240 7388 	movw	r3, #1928	; 0x788
    1960:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1964:	4298      	cmp	r0, r3
    1966:	d006      	beq.n	1976 <MSS_I2C_register_write_handler+0x1a>
    1968:	f240 73fc 	movw	r3, #2044	; 0x7fc
    196c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1970:	4298      	cmp	r0, r3
    1972:	d000      	beq.n	1976 <MSS_I2C_register_write_handler+0x1a>
    1974:	be00      	bkpt	0x0000

    this_i2c->slave_write_handler = handler;
    1976:	6641      	str	r1, [r0, #100]	; 0x64
}
    1978:	4770      	bx	lr
    197a:	bf00      	nop

0000197c <enable_slave_if_required>:
static void enable_slave_if_required
(
    mss_i2c_instance_t * this_i2c
)
{
    if( this_i2c->is_slave_enabled )
    197c:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
    1980:	b11b      	cbz	r3, 198a <enable_slave_if_required+0xe>
    {
        this_i2c->hw_reg_bit->CTRL_AA = 1u;
    1982:	6983      	ldr	r3, [r0, #24]
    1984:	f04f 0201 	mov.w	r2, #1
    1988:	609a      	str	r2, [r3, #8]
    198a:	4770      	bx	lr

0000198c <mss_i2c_isr>:
 */
static void mss_i2c_isr
(
    mss_i2c_instance_t * this_i2c
)
{
    198c:	b530      	push	{r4, r5, lr}
    198e:	b083      	sub	sp, #12
    1990:	4604      	mov	r4, r0
    volatile uint8_t status;
    uint8_t data;
    uint8_t hold_bus;
    uint8_t clear_irq = 1u;
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    1992:	f240 7388 	movw	r3, #1928	; 0x788
    1996:	f2c2 0300 	movt	r3, #8192	; 0x2000
    199a:	4298      	cmp	r0, r3
    199c:	d006      	beq.n	19ac <mss_i2c_isr+0x20>
    199e:	f240 73fc 	movw	r3, #2044	; 0x7fc
    19a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19a6:	4298      	cmp	r0, r3
    19a8:	d000      	beq.n	19ac <mss_i2c_isr+0x20>
    19aa:	be00      	bkpt	0x0000

    status = this_i2c->hw_reg->STATUS;
    19ac:	6962      	ldr	r2, [r4, #20]
    19ae:	7913      	ldrb	r3, [r2, #4]
    19b0:	f88d 3007 	strb.w	r3, [sp, #7]

    switch( status )
    19b4:	f89d 3007 	ldrb.w	r3, [sp, #7]
    19b8:	f1a3 0308 	sub.w	r3, r3, #8
    19bc:	2bd0      	cmp	r3, #208	; 0xd0
    19be:	f200 828e 	bhi.w	1ede <mss_i2c_isr+0x552>
    19c2:	e8df f013 	tbh	[pc, r3, lsl #1]
    19c6:	00d1      	.short	0x00d1
    19c8:	028c028c 	.word	0x028c028c
    19cc:	028c028c 	.word	0x028c028c
    19d0:	028c028c 	.word	0x028c028c
    19d4:	00d1028c 	.word	0x00d1028c
    19d8:	028c028c 	.word	0x028c028c
    19dc:	028c028c 	.word	0x028c028c
    19e0:	028c028c 	.word	0x028c028c
    19e4:	0106028c 	.word	0x0106028c
    19e8:	028c028c 	.word	0x028c028c
    19ec:	028c028c 	.word	0x028c028c
    19f0:	028c028c 	.word	0x028c028c
    19f4:	00f7028c 	.word	0x00f7028c
    19f8:	028c028c 	.word	0x028c028c
    19fc:	028c028c 	.word	0x028c028c
    1a00:	028c028c 	.word	0x028c028c
    1a04:	0106028c 	.word	0x0106028c
    1a08:	028c028c 	.word	0x028c028c
    1a0c:	028c028c 	.word	0x028c028c
    1a10:	028c028c 	.word	0x028c028c
    1a14:	0144028c 	.word	0x0144028c
    1a18:	028c028c 	.word	0x028c028c
    1a1c:	028c028c 	.word	0x028c028c
    1a20:	028c028c 	.word	0x028c028c
    1a24:	00f2028c 	.word	0x00f2028c
    1a28:	028c028c 	.word	0x028c028c
    1a2c:	028c028c 	.word	0x028c028c
    1a30:	028c028c 	.word	0x028c028c
    1a34:	0153028c 	.word	0x0153028c
    1a38:	028c028c 	.word	0x028c028c
    1a3c:	028c028c 	.word	0x028c028c
    1a40:	028c028c 	.word	0x028c028c
    1a44:	016e028c 	.word	0x016e028c
    1a48:	028c028c 	.word	0x028c028c
    1a4c:	028c028c 	.word	0x028c028c
    1a50:	028c028c 	.word	0x028c028c
    1a54:	017d028c 	.word	0x017d028c
    1a58:	028c028c 	.word	0x028c028c
    1a5c:	028c028c 	.word	0x028c028c
    1a60:	028c028c 	.word	0x028c028c
    1a64:	018f028c 	.word	0x018f028c
    1a68:	028c028c 	.word	0x028c028c
    1a6c:	028c028c 	.word	0x028c028c
    1a70:	028c028c 	.word	0x028c028c
    1a74:	01d0028c 	.word	0x01d0028c
    1a78:	028c028c 	.word	0x028c028c
    1a7c:	028c028c 	.word	0x028c028c
    1a80:	028c028c 	.word	0x028c028c
    1a84:	01cc028c 	.word	0x01cc028c
    1a88:	028c028c 	.word	0x028c028c
    1a8c:	028c028c 	.word	0x028c028c
    1a90:	028c028c 	.word	0x028c028c
    1a94:	01d0028c 	.word	0x01d0028c
    1a98:	028c028c 	.word	0x028c028c
    1a9c:	028c028c 	.word	0x028c028c
    1aa0:	028c028c 	.word	0x028c028c
    1aa4:	01cc028c 	.word	0x01cc028c
    1aa8:	028c028c 	.word	0x028c028c
    1aac:	028c028c 	.word	0x028c028c
    1ab0:	028c028c 	.word	0x028c028c
    1ab4:	01e6028c 	.word	0x01e6028c
    1ab8:	028c028c 	.word	0x028c028c
    1abc:	028c028c 	.word	0x028c028c
    1ac0:	028c028c 	.word	0x028c028c
    1ac4:	01bb028c 	.word	0x01bb028c
    1ac8:	028c028c 	.word	0x028c028c
    1acc:	028c028c 	.word	0x028c028c
    1ad0:	028c028c 	.word	0x028c028c
    1ad4:	01e6028c 	.word	0x01e6028c
    1ad8:	028c028c 	.word	0x028c028c
    1adc:	028c028c 	.word	0x028c028c
    1ae0:	028c028c 	.word	0x028c028c
    1ae4:	01bb028c 	.word	0x01bb028c
    1ae8:	028c028c 	.word	0x028c028c
    1aec:	028c028c 	.word	0x028c028c
    1af0:	028c028c 	.word	0x028c028c
    1af4:	01ff028c 	.word	0x01ff028c
    1af8:	028c028c 	.word	0x028c028c
    1afc:	028c028c 	.word	0x028c028c
    1b00:	028c028c 	.word	0x028c028c
    1b04:	0248028c 	.word	0x0248028c
    1b08:	028c028c 	.word	0x028c028c
    1b0c:	028c028c 	.word	0x028c028c
    1b10:	028c028c 	.word	0x028c028c
    1b14:	0248028c 	.word	0x0248028c
    1b18:	028c028c 	.word	0x028c028c
    1b1c:	028c028c 	.word	0x028c028c
    1b20:	028c028c 	.word	0x028c028c
    1b24:	0248028c 	.word	0x0248028c
    1b28:	028c028c 	.word	0x028c028c
    1b2c:	028c028c 	.word	0x028c028c
    1b30:	028c028c 	.word	0x028c028c
    1b34:	027a028c 	.word	0x027a028c
    1b38:	028c028c 	.word	0x028c028c
    1b3c:	028c028c 	.word	0x028c028c
    1b40:	028c028c 	.word	0x028c028c
    1b44:	027a028c 	.word	0x027a028c
    1b48:	028c028c 	.word	0x028c028c
    1b4c:	028c028c 	.word	0x028c028c
    1b50:	028c028c 	.word	0x028c028c
    1b54:	028c028c 	.word	0x028c028c
    1b58:	028c028c 	.word	0x028c028c
    1b5c:	028c028c 	.word	0x028c028c
    1b60:	028c028c 	.word	0x028c028c
    1b64:	0239028c 	.word	0x0239028c
    {
        /************** MASTER TRANSMITTER / RECEIVER *******************/
      
        case ST_START: /* start has been xmt'd */
        case ST_RESTART: /* repeated start has been xmt'd */
            this_i2c->hw_reg_bit->CTRL_STA = 0u;
    1b68:	69a3      	ldr	r3, [r4, #24]
    1b6a:	f04f 0200 	mov.w	r2, #0
    1b6e:	615a      	str	r2, [r3, #20]
            this_i2c->hw_reg->DATA = (uint8_t)this_i2c->target_addr;
    1b70:	6963      	ldr	r3, [r4, #20]
    1b72:	7922      	ldrb	r2, [r4, #4]
    1b74:	721a      	strb	r2, [r3, #8]
            this_i2c->hw_reg_bit->DATA_DIR = this_i2c->dir;
    1b76:	69a3      	ldr	r3, [r4, #24]
    1b78:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    1b7a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
            if ( this_i2c->dir == WRITE_DIR )
    1b7e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    1b80:	b90b      	cbnz	r3, 1b86 <mss_i2c_isr+0x1fa>
            {
                this_i2c->master_tx_idx = 0u;
    1b82:	62a3      	str	r3, [r4, #40]	; 0x28
    1b84:	e003      	b.n	1b8e <mss_i2c_isr+0x202>
            }
            else if ( this_i2c->dir == READ_DIR)
    1b86:	2b01      	cmp	r3, #1
            {
                this_i2c->master_rx_idx = 0u;
    1b88:	bf04      	itt	eq
    1b8a:	2300      	moveq	r3, #0
    1b8c:	63a3      	streq	r3, [r4, #56]	; 0x38
            /*
             * Clear the pending transaction. This condition will be true if the slave 
             * has acquired the bus to carry out pending master transaction which 
             * it had received during its slave transmission or reception mode. 
             */
            if(this_i2c->is_transaction_pending)
    1b8e:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
    1b92:	b11b      	cbz	r3, 1b9c <mss_i2c_isr+0x210>
            {
                this_i2c->is_transaction_pending = 0u;
    1b94:	f04f 0300 	mov.w	r3, #0
    1b98:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71

            /*
             * Make sure to update proper transaction after master START
             * or RESTART
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
    1b9c:	f894 3072 	ldrb.w	r3, [r4, #114]	; 0x72
    1ba0:	7a22      	ldrb	r2, [r4, #8]
    1ba2:	429a      	cmp	r2, r3
            {
                this_i2c->transaction = this_i2c->pending_transaction;
    1ba4:	bf18      	it	ne
    1ba6:	7223      	strbne	r3, [r4, #8]
    1ba8:	e1af      	b.n	1f0a <mss_i2c_isr+0x57e>
            }
            break;
            
        case ST_LOST_ARB:
            /* Set start bit.  Let's keep trying!  Don't give up! */
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    1baa:	69a3      	ldr	r3, [r4, #24]
    1bac:	f04f 0201 	mov.w	r2, #1
    1bb0:	615a      	str	r2, [r3, #20]
            break;
    1bb2:	e1aa      	b.n	1f0a <mss_i2c_isr+0x57e>
            
        /******************* MASTER TRANSMITTER *************************/
        case ST_SLAW_NACK:
            /* SLA+W has been transmitted; not ACK has been received - let's stop. */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    1bb4:	69a3      	ldr	r3, [r4, #24]
    1bb6:	f04f 0201 	mov.w	r2, #1
    1bba:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
    1bbc:	f04f 0302 	mov.w	r3, #2
    1bc0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
    1bc4:	f04f 0300 	mov.w	r3, #0
    1bc8:	7223      	strb	r3, [r4, #8]
            enable_slave_if_required(this_i2c);
    1bca:	4620      	mov	r0, r4
    1bcc:	f7ff fed6 	bl	197c <enable_slave_if_required>
            break;
    1bd0:	e19b      	b.n	1f0a <mss_i2c_isr+0x57e>
            
        case ST_SLAW_ACK:
        case ST_TX_DATA_ACK:
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
    1bd2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1bd4:	6a61      	ldr	r1, [r4, #36]	; 0x24
    1bd6:	428b      	cmp	r3, r1
    1bd8:	d206      	bcs.n	1be8 <mss_i2c_isr+0x25c>
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
    1bda:	6a21      	ldr	r1, [r4, #32]
    1bdc:	5cc9      	ldrb	r1, [r1, r3]
    1bde:	7211      	strb	r1, [r2, #8]
    1be0:	f103 0301 	add.w	r3, r3, #1
    1be4:	62a3      	str	r3, [r4, #40]	; 0x28
    1be6:	e190      	b.n	1f0a <mss_i2c_isr+0x57e>
            }
            else if ( this_i2c->transaction == MASTER_RANDOM_READ_TRANSACTION )
    1be8:	7a23      	ldrb	r3, [r4, #8]
    1bea:	2b03      	cmp	r3, #3
    1bec:	d105      	bne.n	1bfa <mss_i2c_isr+0x26e>
            {
                /* We are finished sending the address offset part of a random read transaction.
                 * It is is time to send a restart in order to change direction. */
                 this_i2c->dir = READ_DIR;
    1bee:	f04f 0301 	mov.w	r3, #1
    1bf2:	62e3      	str	r3, [r4, #44]	; 0x2c
                 this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    1bf4:	69a2      	ldr	r2, [r4, #24]
    1bf6:	6153      	str	r3, [r2, #20]
    1bf8:	e187      	b.n	1f0a <mss_i2c_isr+0x57e>
            {
                /*
                 * Set the transaction back to NO_TRANSACTION to allow user to do further
                 * transaction
                 */
                this_i2c->transaction = NO_TRANSACTION;
    1bfa:	f04f 0300 	mov.w	r3, #0
    1bfe:	7223      	strb	r3, [r4, #8]
                hold_bus = this_i2c->options & MSS_I2C_HOLD_BUS;
    1c00:	7c23      	ldrb	r3, [r4, #16]
    1c02:	f003 0301 	and.w	r3, r3, #1

                /* Store the information of current I2C bus status in the bus_status*/
                this_i2c->bus_status  = hold_bus;
    1c06:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
                if ( hold_bus == 0u )
    1c0a:	b93b      	cbnz	r3, 1c1c <mss_i2c_isr+0x290>
                { 
                    this_i2c->hw_reg_bit->CTRL_STO = 0x01u; /*xmt stop condition */
    1c0c:	69a3      	ldr	r3, [r4, #24]
    1c0e:	f04f 0501 	mov.w	r5, #1
    1c12:	611d      	str	r5, [r3, #16]
                    enable_slave_if_required(this_i2c);
    1c14:	4620      	mov	r0, r4
    1c16:	f7ff feb1 	bl	197c <enable_slave_if_required>
    1c1a:	e013      	b.n	1c44 <mss_i2c_isr+0x2b8>
                }
                else
                {
                    NVIC_DisableIRQ( this_i2c->irqn );
    1c1c:	8a63      	ldrh	r3, [r4, #18]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    1c1e:	b21a      	sxth	r2, r3
    1c20:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1c24:	f003 031f 	and.w	r3, r3, #31
    1c28:	f04f 0101 	mov.w	r1, #1
    1c2c:	fa01 f103 	lsl.w	r1, r1, r3
    1c30:	f24e 1300 	movw	r3, #57600	; 0xe100
    1c34:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1c38:	f102 0220 	add.w	r2, r2, #32
    1c3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    1c40:	f04f 0500 	mov.w	r5, #0
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
    1c44:	f04f 0300 	mov.w	r3, #0
    1c48:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    1c4c:	e15c      	b.n	1f08 <mss_i2c_isr+0x57c>
            /* data byte SENT, ACK to be received
             * In fact, this means we've received a NACK (This may not be 
             * obvious, but if we've rec'd an ACK then we would be in state 
             * 0x28!) hence, let's send a stop bit
             */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    1c4e:	69a3      	ldr	r3, [r4, #24]
    1c50:	f04f 0201 	mov.w	r2, #1
    1c54:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
    1c56:	f04f 0302 	mov.w	r3, #2
    1c5a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    1c5e:	f04f 0300 	mov.w	r3, #0
    1c62:	7223      	strb	r3, [r4, #8]
            enable_slave_if_required(this_i2c);
    1c64:	4620      	mov	r0, r4
    1c66:	f7ff fe89 	bl	197c <enable_slave_if_required>

            break;
    1c6a:	e14e      	b.n	1f0a <mss_i2c_isr+0x57e>
      /* STATUS codes 08H, 10H, 38H are all covered in MTX mode */
        case ST_SLAR_ACK: /* SLA+R tx'ed. */
            /* Let's make sure we ACK the first data byte received (set AA bit in CTRL) unless
             * the next byte is the last byte of the read transaction.
             */
            if(this_i2c->master_rx_size > 1u)
    1c6c:	6b63      	ldr	r3, [r4, #52]	; 0x34
    1c6e:	2b01      	cmp	r3, #1
    1c70:	d904      	bls.n	1c7c <mss_i2c_isr+0x2f0>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    1c72:	69a3      	ldr	r3, [r4, #24]
    1c74:	f04f 0201 	mov.w	r2, #1
    1c78:	609a      	str	r2, [r3, #8]
    1c7a:	e146      	b.n	1f0a <mss_i2c_isr+0x57e>
            }
            else if(1u == this_i2c->master_rx_size)
    1c7c:	2b01      	cmp	r3, #1
    1c7e:	d104      	bne.n	1c8a <mss_i2c_isr+0x2fe>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
    1c80:	69a3      	ldr	r3, [r4, #24]
    1c82:	f04f 0200 	mov.w	r2, #0
    1c86:	609a      	str	r2, [r3, #8]
    1c88:	e13f      	b.n	1f0a <mss_i2c_isr+0x57e>
            }
            else /* this_i2c->master_rx_size == 0u */
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    1c8a:	69a2      	ldr	r2, [r4, #24]
    1c8c:	f04f 0301 	mov.w	r3, #1
    1c90:	6093      	str	r3, [r2, #8]
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    1c92:	69a2      	ldr	r2, [r4, #24]
    1c94:	6113      	str	r3, [r2, #16]
                this_i2c->master_status = MSS_I2C_SUCCESS;
    1c96:	f04f 0300 	mov.w	r3, #0
    1c9a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
                this_i2c->transaction = NO_TRANSACTION;
    1c9e:	7223      	strb	r3, [r4, #8]
    1ca0:	e133      	b.n	1f0a <mss_i2c_isr+0x57e>
            }
            break;
            
        case ST_SLAR_NACK: /* SLA+R tx'ed; let's release the bus (send a stop condition) */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    1ca2:	69a3      	ldr	r3, [r4, #24]
    1ca4:	f04f 0201 	mov.w	r2, #1
    1ca8:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
    1caa:	f04f 0302 	mov.w	r3, #2
    1cae:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    1cb2:	f04f 0300 	mov.w	r3, #0
    1cb6:	7223      	strb	r3, [r4, #8]
            enable_slave_if_required(this_i2c);
    1cb8:	4620      	mov	r0, r4
    1cba:	f7ff fe5f 	bl	197c <enable_slave_if_required>
            break;
    1cbe:	e124      	b.n	1f0a <mss_i2c_isr+0x57e>
          
        case ST_RX_DATA_ACK: /* Data byte received, ACK returned */
            /* First, get the data */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx++] = this_i2c->hw_reg->DATA;
    1cc0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    1cc2:	7a11      	ldrb	r1, [r2, #8]
    1cc4:	6b22      	ldr	r2, [r4, #48]	; 0x30
    1cc6:	54d1      	strb	r1, [r2, r3]
    1cc8:	f103 0301 	add.w	r3, r3, #1
    1ccc:	63a3      	str	r3, [r4, #56]	; 0x38

            if( this_i2c->master_rx_idx >= (this_i2c->master_rx_size - 1u))
    1cce:	6b62      	ldr	r2, [r4, #52]	; 0x34
    1cd0:	f102 32ff 	add.w	r2, r2, #4294967295
    1cd4:	4293      	cmp	r3, r2
    1cd6:	f0c0 8118 	bcc.w	1f0a <mss_i2c_isr+0x57e>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
    1cda:	69a3      	ldr	r3, [r4, #24]
    1cdc:	f04f 0200 	mov.w	r2, #0
    1ce0:	609a      	str	r2, [r3, #8]
    1ce2:	e112      	b.n	1f0a <mss_i2c_isr+0x57e>
            }
            break;
            
        case ST_RX_DATA_NACK: /* Data byte received, NACK returned */
            /* Get the data, then send a stop condition */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx] = this_i2c->hw_reg->DATA;
    1ce4:	7a11      	ldrb	r1, [r2, #8]
    1ce6:	6b22      	ldr	r2, [r4, #48]	; 0x30
    1ce8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    1cea:	54d1      	strb	r1, [r2, r3]
          
            hold_bus = this_i2c->options &  MSS_I2C_HOLD_BUS; 
    1cec:	7c23      	ldrb	r3, [r4, #16]
    1cee:	f003 0301 	and.w	r3, r3, #1

            /* Store the information of current I2C bus status in the bus_status*/
            this_i2c->bus_status  = hold_bus;
    1cf2:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
            if ( hold_bus == 0u )
    1cf6:	b93b      	cbnz	r3, 1d08 <mss_i2c_isr+0x37c>
            { 
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;  /*xmt stop condition */
    1cf8:	69a3      	ldr	r3, [r4, #24]
    1cfa:	f04f 0501 	mov.w	r5, #1
    1cfe:	611d      	str	r5, [r3, #16]

                /* Bus is released, now we can start listening to bus, if it is slave */
                   enable_slave_if_required(this_i2c);
    1d00:	4620      	mov	r0, r4
    1d02:	f7ff fe3b 	bl	197c <enable_slave_if_required>
    1d06:	e013      	b.n	1d30 <mss_i2c_isr+0x3a4>
            }
            else
            {
                NVIC_DisableIRQ( this_i2c->irqn );
    1d08:	8a63      	ldrh	r3, [r4, #18]
    1d0a:	b21a      	sxth	r2, r3
    1d0c:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1d10:	f003 031f 	and.w	r3, r3, #31
    1d14:	f04f 0101 	mov.w	r1, #1
    1d18:	fa01 f103 	lsl.w	r1, r1, r3
    1d1c:	f24e 1300 	movw	r3, #57600	; 0xe100
    1d20:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1d24:	f102 0220 	add.w	r2, r2, #32
    1d28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    1d2c:	f04f 0500 	mov.w	r5, #0

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    1d30:	f04f 0300 	mov.w	r3, #0
    1d34:	7223      	strb	r3, [r4, #8]
            this_i2c->master_status = MSS_I2C_SUCCESS;
    1d36:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
            break;
    1d3a:	e0e5      	b.n	1f08 <mss_i2c_isr+0x57c>
        
        /******************** SLAVE RECEIVER **************************/
        case ST_GCA_NACK: /* NACK after, GCA addressing */
        case ST_SLA_NACK: /* Re-enable AA (assert ack) bit for future transmissions */
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    1d3c:	69a3      	ldr	r3, [r4, #24]
    1d3e:	f04f 0201 	mov.w	r2, #1
    1d42:	609a      	str	r2, [r3, #8]
            
            this_i2c->transaction = NO_TRANSACTION;
    1d44:	f04f 0300 	mov.w	r3, #0
    1d48:	7223      	strb	r3, [r4, #8]
            this_i2c->slave_status = MSS_I2C_SUCCESS;
    1d4a:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
            
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    1d4e:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
    1d52:	2b00      	cmp	r3, #0
    1d54:	f000 80d9 	beq.w	1f0a <mss_i2c_isr+0x57e>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
    1d58:	69a3      	ldr	r3, [r4, #24]
    1d5a:	615a      	str	r2, [r3, #20]
    1d5c:	e0d5      	b.n	1f0a <mss_i2c_isr+0x57e>
        case ST_SLV_LA: /* Arbitr. lost (SLA rec'd) */
            /*
             *  We lost arbitration and either the GCE or our address was the
             *  one received so pend the master operation we were starting.
             */
            this_i2c->is_transaction_pending = 1u;
    1d5e:	f04f 0301 	mov.w	r3, #1
    1d62:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
            /* Fall through to normal ST processing as we are now in slave mode */

        case ST_GCA: /* General call address received, ACK returned */
        case ST_SLAVE_SLAW: /* SLA+W received, ACK returned */

            this_i2c->transaction = WRITE_SLAVE_TRANSACTION;
    1d66:	f04f 0304 	mov.w	r3, #4
    1d6a:	7223      	strb	r3, [r4, #8]
            this_i2c->slave_rx_idx = 0u;
    1d6c:	f04f 0300 	mov.w	r3, #0
    1d70:	65a3      	str	r3, [r4, #88]	; 0x58
            this_i2c->random_read_addr = 0u;
    1d72:	60e3      	str	r3, [r4, #12]

             /* If Start Bit is set, clear it, but store that information since it is because of
              * pending transaction
              */
            if(this_i2c->hw_reg_bit->CTRL_STA)
    1d74:	69a3      	ldr	r3, [r4, #24]
    1d76:	695a      	ldr	r2, [r3, #20]
    1d78:	b132      	cbz	r2, 1d88 <mss_i2c_isr+0x3fc>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 0u ;
    1d7a:	f04f 0200 	mov.w	r2, #0
    1d7e:	615a      	str	r2, [r3, #20]
                this_i2c->is_transaction_pending = 1u;
    1d80:	f04f 0301 	mov.w	r3, #1
    1d84:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
            }
            this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
    1d88:	f04f 0301 	mov.w	r3, #1
    1d8c:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
            /* Fall through to put address as first byte in payload buffer */
#else
            /* Only break from this case if the slave address must NOT be included at the
             * beginning of the received write data. */
            break;
    1d90:	e0bb      	b.n	1f0a <mss_i2c_isr+0x57e>
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
    1d92:	6d21      	ldr	r1, [r4, #80]	; 0x50
    1d94:	b161      	cbz	r1, 1db0 <mss_i2c_isr+0x424>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
    1d96:	6da3      	ldr	r3, [r4, #88]	; 0x58
    1d98:	6d60      	ldr	r0, [r4, #84]	; 0x54
    1d9a:	4283      	cmp	r3, r0
    1d9c:	d20d      	bcs.n	1dba <mss_i2c_isr+0x42e>
            {
                data = this_i2c->hw_reg->DATA;
    1d9e:	7a12      	ldrb	r2, [r2, #8]
                this_i2c->slave_rx_buffer[this_i2c->slave_rx_idx++] = data;
    1da0:	54ca      	strb	r2, [r1, r3]
    1da2:	f103 0301 	add.w	r3, r3, #1
    1da6:	65a3      	str	r3, [r4, #88]	; 0x58
                {
                    /* Ignore the slave address byte in the random read address
                       computation in the case where INCLUDE_SLA_IN_RX_PAYLOAD
                       is defined. */
#endif
                    this_i2c->random_read_addr = (this_i2c->random_read_addr << 8) + data;
    1da8:	68e3      	ldr	r3, [r4, #12]
    1daa:	eb02 2203 	add.w	r2, r2, r3, lsl #8
    1dae:	60e2      	str	r2, [r4, #12]
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
                }
#endif
            }
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
    1db0:	6da2      	ldr	r2, [r4, #88]	; 0x58
    1db2:	6d63      	ldr	r3, [r4, #84]	; 0x54
    1db4:	429a      	cmp	r2, r3
    1db6:	f0c0 80a8 	bcc.w	1f0a <mss_i2c_isr+0x57e>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
    1dba:	69a3      	ldr	r3, [r4, #24]
    1dbc:	f04f 0200 	mov.w	r2, #0
    1dc0:	609a      	str	r2, [r3, #8]
    1dc2:	e0a2      	b.n	1f0a <mss_i2c_isr+0x57e>
            /* STOP or repeated START occurred. */
            /* We cannot be sure if the transaction has actually completed as
             * this hardware state reports that either a STOP or repeated START
             * condition has occurred. We assume that this is a repeated START
             * if the transaction was a write from the master to this point.*/
            if ( this_i2c->transaction == WRITE_SLAVE_TRANSACTION )
    1dc4:	7a23      	ldrb	r3, [r4, #8]
    1dc6:	2b04      	cmp	r3, #4
    1dc8:	d121      	bne.n	1e0e <mss_i2c_isr+0x482>
            {
                if ( this_i2c->slave_rx_idx == this_i2c->slave_mem_offset_length )
    1dca:	6da2      	ldr	r2, [r4, #88]	; 0x58
    1dcc:	6e23      	ldr	r3, [r4, #96]	; 0x60
    1dce:	429a      	cmp	r2, r3
                {
                    this_i2c->slave_tx_idx = this_i2c->random_read_addr;
    1dd0:	bf04      	itt	eq
    1dd2:	68e3      	ldreq	r3, [r4, #12]
    1dd4:	64e3      	streq	r3, [r4, #76]	; 0x4c
                }
                {
                    /* Call the slave's write transaction handler if it exists. */
                    if ( this_i2c->slave_write_handler != 0u )
    1dd6:	6e63      	ldr	r3, [r4, #100]	; 0x64
    1dd8:	b1a3      	cbz	r3, 1e04 <mss_i2c_isr+0x478>
                    {
                        mss_i2c_slave_handler_ret_t h_ret;
                        h_ret = this_i2c->slave_write_handler( this_i2c, this_i2c->slave_rx_buffer, (uint16_t)this_i2c->slave_rx_idx );
    1dda:	4620      	mov	r0, r4
    1ddc:	6d21      	ldr	r1, [r4, #80]	; 0x50
    1dde:	f8b4 2058 	ldrh.w	r2, [r4, #88]	; 0x58
    1de2:	4798      	blx	r3
                        if ( MSS_I2C_REENABLE_SLAVE_RX == h_ret )
    1de4:	b938      	cbnz	r0, 1df6 <mss_i2c_isr+0x46a>
                        {
                            /* There is a small risk that the write handler could
                             * call MSS_I2C_disable_slave() but return
                             * MSS_I2C_REENABLE_SLAVE_RX in error so we only
                             * enable ACKs if still in slave mode. */
                             enable_slave_if_required(this_i2c);
    1de6:	4620      	mov	r0, r4
    1de8:	f7ff fdc8 	bl	197c <enable_slave_if_required>
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    1dec:	69a3      	ldr	r3, [r4, #24]
    1dee:	f04f 0201 	mov.w	r2, #1
    1df2:	609a      	str	r2, [r3, #8]
    1df4:	e011      	b.n	1e1a <mss_i2c_isr+0x48e>
                        }
                        else
                        {
                            this_i2c->hw_reg_bit->CTRL_AA = 0u;
    1df6:	69a2      	ldr	r2, [r4, #24]
    1df8:	f04f 0300 	mov.w	r3, #0
    1dfc:	6093      	str	r3, [r2, #8]
                            /* Clear slave mode flag as well otherwise in mixed
                             * master/slave applications, the AA bit will get set by
                             * subsequent master operations. */
                            this_i2c->is_slave_enabled = 0u;
    1dfe:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
    1e02:	e00a      	b.n	1e1a <mss_i2c_isr+0x48e>
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    1e04:	69a3      	ldr	r3, [r4, #24]
    1e06:	f04f 0201 	mov.w	r2, #1
    1e0a:	609a      	str	r2, [r3, #8]
    1e0c:	e005      	b.n	1e1a <mss_i2c_isr+0x48e>
            {
                /*
                 * Reset slave_tx_idx so that a subsequent read will result in the slave's
                 * transmit buffer being sent from the first byte.
                 */
                this_i2c->slave_tx_idx = 0u;
    1e0e:	f04f 0300 	mov.w	r3, #0
    1e12:	64e3      	str	r3, [r4, #76]	; 0x4c
                /*
                 * See if we need to re-enable acknowledgement as some error conditions, such
                 * as a master prematurely ending a transfer, can see us get here with AA set
                 * to 0 which will disable slave operation if we are not careful.
                 */
                enable_slave_if_required(this_i2c);
    1e14:	4620      	mov	r0, r4
    1e16:	f7ff fdb1 	bl	197c <enable_slave_if_required>
            }

            /* Mark any previous master write transaction as complete. */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
    1e1a:	f04f 0300 	mov.w	r3, #0
    1e1e:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    1e22:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
    1e26:	b11b      	cbz	r3, 1e30 <mss_i2c_isr+0x4a4>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
    1e28:	69a3      	ldr	r3, [r4, #24]
    1e2a:	f04f 0201 	mov.w	r2, #1
    1e2e:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    1e30:	f04f 0300 	mov.w	r3, #0
    1e34:	7223      	strb	r3, [r4, #8]
            break;
    1e36:	e068      	b.n	1f0a <mss_i2c_isr+0x57e>
        case ST_SLV_RST: /* SMBUS ONLY: timeout state. must clear interrupt */
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction.
             */
            this_i2c->transaction = NO_TRANSACTION;
    1e38:	f04f 0300 	mov.w	r3, #0
    1e3c:	7223      	strb	r3, [r4, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
    1e3e:	64e3      	str	r3, [r4, #76]	; 0x4c
            /*
             * Clear status to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    1e40:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
    1e44:	2b01      	cmp	r3, #1
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
    1e46:	bf04      	itt	eq
    1e48:	2302      	moveq	r3, #2
    1e4a:	f884 305c 	strbeq.w	r3, [r4, #92]	; 0x5c
            }

            enable_slave_if_required(this_i2c); /* Make sure AA is set correctly */
    1e4e:	4620      	mov	r0, r4
    1e50:	f7ff fd94 	bl	197c <enable_slave_if_required>

            break;
    1e54:	e059      	b.n	1f0a <mss_i2c_isr+0x57e>
            
        /****************** SLAVE TRANSMITTER **************************/
        case ST_SLAVE_SLAR_ACK: /* SLA+R received, ACK returned */
        case ST_SLARW_LA:   /* Arbitration lost, SLA+R received, ACK returned */
        case ST_RACK: /* Data tx'ed, ACK received */
            if ( status == ST_SLAVE_SLAR_ACK )
    1e56:	f89d 3007 	ldrb.w	r3, [sp, #7]
    1e5a:	2ba8      	cmp	r3, #168	; 0xa8
    1e5c:	d113      	bne.n	1e86 <mss_i2c_isr+0x4fa>
            {
                this_i2c->transaction = READ_SLAVE_TRANSACTION;
    1e5e:	f04f 0305 	mov.w	r3, #5
    1e62:	7223      	strb	r3, [r4, #8]
                this_i2c->random_read_addr = 0u;
    1e64:	f04f 0300 	mov.w	r3, #0
    1e68:	60e3      	str	r3, [r4, #12]

                this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
    1e6a:	f04f 0301 	mov.w	r3, #1
    1e6e:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c

                /* If Start Bit is set, clear it, but store that information since it is because of
                 * pending transaction
                 */
                if(this_i2c->hw_reg_bit->CTRL_STA)
    1e72:	69a3      	ldr	r3, [r4, #24]
    1e74:	695a      	ldr	r2, [r3, #20]
    1e76:	b132      	cbz	r2, 1e86 <mss_i2c_isr+0x4fa>
                {
                    this_i2c->hw_reg_bit->CTRL_STA = 0u ;
    1e78:	f04f 0200 	mov.w	r2, #0
    1e7c:	615a      	str	r2, [r3, #20]
                    this_i2c->is_transaction_pending = 1u;
    1e7e:	f04f 0301 	mov.w	r3, #1
    1e82:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
                }
            }
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size)
    1e86:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    1e88:	6ca2      	ldr	r2, [r4, #72]	; 0x48
    1e8a:	4293      	cmp	r3, r2
            {
                /* Ensure 0xFF is returned to the master when the slave specifies
                 * an empty transmit buffer. */
                this_i2c->hw_reg->DATA = 0xFFu;
    1e8c:	bf23      	ittte	cs
    1e8e:	6963      	ldrcs	r3, [r4, #20]
    1e90:	f04f 32ff 	movcs.w	r2, #4294967295
    1e94:	721a      	strbcs	r2, [r3, #8]
            }
            else
            {
                /* Load the data the data byte to be sent to the master. */
                this_i2c->hw_reg->DATA = this_i2c->slave_tx_buffer[this_i2c->slave_tx_idx++];
    1e96:	6962      	ldrcc	r2, [r4, #20]
    1e98:	bf3f      	itttt	cc
    1e9a:	6c61      	ldrcc	r1, [r4, #68]	; 0x44
    1e9c:	5cc9      	ldrbcc	r1, [r1, r3]
    1e9e:	7211      	strbcc	r1, [r2, #8]
    1ea0:	3301      	addcc	r3, #1
    1ea2:	bf38      	it	cc
    1ea4:	64e3      	strcc	r3, [r4, #76]	; 0x4c
            }
            /* Determine if this is the last data byte to send to the master. */
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size) /* last byte? */
    1ea6:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
    1ea8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    1eaa:	429a      	cmp	r2, r3
    1eac:	d32d      	bcc.n	1f0a <mss_i2c_isr+0x57e>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
    1eae:	69a2      	ldr	r2, [r4, #24]
    1eb0:	f04f 0300 	mov.w	r3, #0
    1eb4:	6093      	str	r3, [r2, #8]
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
    1eb6:	64e3      	str	r3, [r4, #76]	; 0x4c
    1eb8:	e027      	b.n	1f0a <mss_i2c_isr+0x57e>
        case ST_SLAVE_RNACK:    /* Data byte has been transmitted; not-ACK has been received. */
        case ST_FINAL: /* Last Data byte tx'ed, ACK received */
            /* We assume that the transaction will be stopped by the master.
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte. */
            this_i2c->slave_tx_idx = 0u;
    1eba:	f04f 0300 	mov.w	r3, #0
    1ebe:	64e3      	str	r3, [r4, #76]	; 0x4c
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    1ec0:	69a2      	ldr	r2, [r4, #24]
    1ec2:	f04f 0101 	mov.w	r1, #1
    1ec6:	6091      	str	r1, [r2, #8]

            /*  Mark previous state as complete */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
    1ec8:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    1ecc:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
    1ed0:	b10b      	cbz	r3, 1ed6 <mss_i2c_isr+0x54a>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
    1ed2:	69a3      	ldr	r3, [r4, #24]
    1ed4:	6159      	str	r1, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    1ed6:	f04f 0300 	mov.w	r3, #0
    1eda:	7223      	strb	r3, [r4, #8]
            break;
    1edc:	e015      	b.n	1f0a <mss_i2c_isr+0x57e>
        case ST_RESET_ACTIVATED:
        case ST_BUS_ERROR: /* Bus error during MST or selected slave modes */
        default:
            /* Some undefined state has encountered. Clear Start bit to make
             * sure, next good transaction happen */
            this_i2c->hw_reg_bit->CTRL_STA = 0x00u;
    1ede:	69a2      	ldr	r2, [r4, #24]
    1ee0:	f04f 0300 	mov.w	r3, #0
    1ee4:	6153      	str	r3, [r2, #20]
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    1ee6:	7223      	strb	r3, [r4, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
    1ee8:	64e3      	str	r3, [r4, #76]	; 0x4c
            /*
             * Clear statuses to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->master_status)
    1eea:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
    1eee:	2b01      	cmp	r3, #1
            {
                this_i2c->master_status = MSS_I2C_FAILED;
    1ef0:	bf04      	itt	eq
    1ef2:	2302      	moveq	r3, #2
    1ef4:	f884 303c 	strbeq.w	r3, [r4, #60]	; 0x3c
            }

            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    1ef8:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
    1efc:	2b01      	cmp	r3, #1
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
    1efe:	bf04      	itt	eq
    1f00:	2302      	moveq	r3, #2
    1f02:	f884 305c 	strbeq.w	r3, [r4, #92]	; 0x5c
    1f06:	e000      	b.n	1f0a <mss_i2c_isr+0x57e>


            break;
    }
    
    if ( clear_irq )
    1f08:	b11d      	cbz	r5, 1f12 <mss_i2c_isr+0x586>
    {
        /* clear interrupt. */
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
    1f0a:	69a3      	ldr	r3, [r4, #24]
    1f0c:	f04f 0200 	mov.w	r2, #0
    1f10:	60da      	str	r2, [r3, #12]
    }
    
    /* Read the status register to ensure the last I2C registers write took place
     * in a system built around a bus making use of posted writes. */
    status = this_i2c->hw_reg->STATUS;
    1f12:	6963      	ldr	r3, [r4, #20]
    1f14:	791b      	ldrb	r3, [r3, #4]
    1f16:	f88d 3007 	strb.w	r3, [sp, #7]
}
    1f1a:	b003      	add	sp, #12
    1f1c:	bd30      	pop	{r4, r5, pc}
    1f1e:	bf00      	nop

00001f20 <MSS_I2C_smbus_init>:
    mss_i2c_instance_t * this_i2c,
    uint8_t frequency
)
{
    /* Set the frequency before enabling time out logic */
    this_i2c->hw_reg->FREQ = frequency;
    1f20:	6943      	ldr	r3, [r0, #20]
    1f22:	7519      	strb	r1, [r3, #20]

    /* Enable SMBUS */
    this_i2c->hw_reg->SMBUS = MSS_INIT_AND_ENABLE_SMBUS;
    1f24:	6943      	ldr	r3, [r0, #20]
    1f26:	f04f 0254 	mov.w	r2, #84	; 0x54
    1f2a:	741a      	strb	r2, [r3, #16]
}
    1f2c:	4770      	bx	lr
    1f2e:	bf00      	nop

00001f30 <MSS_I2C_enable_smbus_irq>:
void MSS_I2C_enable_smbus_irq
(
    mss_i2c_instance_t * this_i2c,
    uint8_t  irq_type
)
{
    1f30:	b430      	push	{r4, r5}
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    1f32:	f240 7388 	movw	r3, #1928	; 0x788
    1f36:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f3a:	4298      	cmp	r0, r3
    1f3c:	d007      	beq.n	1f4e <MSS_I2C_enable_smbus_irq+0x1e>
    1f3e:	f240 73fc 	movw	r3, #2044	; 0x7fc
    1f42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f46:	4298      	cmp	r0, r3
    1f48:	d028      	beq.n	1f9c <MSS_I2C_enable_smbus_irq+0x6c>
    1f4a:	be00      	bkpt	0x0000
    1f4c:	e026      	b.n	1f9c <MSS_I2C_enable_smbus_irq+0x6c>

	/* Enable any interrupts selected by the user */
    if ( this_i2c == &g_mss_i2c0 )
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    1f4e:	f011 0f01 	tst.w	r1, #1
    1f52:	d011      	beq.n	1f78 <MSS_I2C_enable_smbus_irq+0x48>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1f54:	f24e 1300 	movw	r3, #57600	; 0xe100
    1f58:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1f5c:	f44f 4400 	mov.w	r4, #32768	; 0x8000
    1f60:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
        	NVIC_ClearPendingIRQ( I2C0_SMBAlert_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x01u;
    1f64:	f240 7288 	movw	r2, #1928	; 0x788
    1f68:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1f6c:	69d2      	ldr	r2, [r2, #28]
    1f6e:	f04f 0501 	mov.w	r5, #1
    1f72:	f8c2 5200 	str.w	r5, [r2, #512]	; 0x200
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1f76:	601c      	str	r4, [r3, #0]
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C0_SMBAlert_IRQn );
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    1f78:	f011 0f02 	tst.w	r1, #2
    1f7c:	d030      	beq.n	1fe0 <MSS_I2C_enable_smbus_irq+0xb0>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1f7e:	f24e 1300 	movw	r3, #57600	; 0xe100
    1f82:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1f86:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    1f8a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C0_SMBus_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
    1f8e:	69c1      	ldr	r1, [r0, #28]
    1f90:	f04f 0001 	mov.w	r0, #1
    1f94:	f8c1 0204 	str.w	r0, [r1, #516]	; 0x204
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1f98:	601a      	str	r2, [r3, #0]
    1f9a:	e021      	b.n	1fe0 <MSS_I2C_enable_smbus_irq+0xb0>
            NVIC_EnableIRQ( I2C0_SMBus_IRQn );
        }
    }
    else
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    1f9c:	f011 0f01 	tst.w	r1, #1
    1fa0:	d00d      	beq.n	1fbe <MSS_I2C_enable_smbus_irq+0x8e>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1fa2:	f24e 1300 	movw	r3, #57600	; 0xe100
    1fa6:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1faa:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    1fae:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C1_SMBAlert_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x01u;
    1fb2:	69c4      	ldr	r4, [r0, #28]
    1fb4:	f04f 0501 	mov.w	r5, #1
    1fb8:	f8c4 5200 	str.w	r5, [r4, #512]	; 0x200
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1fbc:	601a      	str	r2, [r3, #0]
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBAlert_IRQn );
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    1fbe:	f011 0f02 	tst.w	r1, #2
    1fc2:	d00d      	beq.n	1fe0 <MSS_I2C_enable_smbus_irq+0xb0>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1fc4:	f24e 1300 	movw	r3, #57600	; 0xe100
    1fc8:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1fcc:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    1fd0:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C1_SMBus_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
    1fd4:	69c1      	ldr	r1, [r0, #28]
    1fd6:	f04f 0001 	mov.w	r0, #1
    1fda:	f8c1 0204 	str.w	r0, [r1, #516]	; 0x204
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1fde:	601a      	str	r2, [r3, #0]
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBus_IRQn );
        }
    }
}
    1fe0:	bc30      	pop	{r4, r5}
    1fe2:	4770      	bx	lr

00001fe4 <MSS_I2C_disable_smbus_irq>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t  irq_type
)
{
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    1fe4:	f240 7388 	movw	r3, #1928	; 0x788
    1fe8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fec:	4298      	cmp	r0, r3
    1fee:	d007      	beq.n	2000 <MAIN_STACK_SIZE>
    1ff0:	f240 73fc 	movw	r3, #2044	; 0x7fc
    1ff4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ff8:	4298      	cmp	r0, r3
    1ffa:	d026      	beq.n	204a <MAIN_STACK_SIZE+0x4a>
    1ffc:	be00      	bkpt	0x0000
    1ffe:	e024      	b.n	204a <MAIN_STACK_SIZE+0x4a>

	/* Disable any interrupts selected by the user */
    if ( this_i2c == &g_mss_i2c0 )
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    2000:	f011 0f01 	tst.w	r1, #1
    2004:	d010      	beq.n	2028 <MAIN_STACK_SIZE+0x28>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x00u;
    2006:	f240 7388 	movw	r3, #1928	; 0x788
    200a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    200e:	69db      	ldr	r3, [r3, #28]
    2010:	f04f 0200 	mov.w	r2, #0
    2014:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    2018:	f24e 1300 	movw	r3, #57600	; 0xe100
    201c:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2020:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    2024:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
            NVIC_DisableIRQ( I2C0_SMBAlert_IRQn );
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    2028:	f011 0f02 	tst.w	r1, #2
    202c:	d02d      	beq.n	208a <MAIN_STACK_SIZE+0x8a>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
    202e:	69c3      	ldr	r3, [r0, #28]
    2030:	f04f 0200 	mov.w	r2, #0
    2034:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    2038:	f24e 1300 	movw	r3, #57600	; 0xe100
    203c:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2040:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    2044:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    2048:	4770      	bx	lr
            NVIC_DisableIRQ( I2C0_SMBus_IRQn );
        }
    }
    else
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    204a:	f011 0f01 	tst.w	r1, #1
    204e:	d00c      	beq.n	206a <MAIN_STACK_SIZE+0x6a>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x00u;
    2050:	69c3      	ldr	r3, [r0, #28]
    2052:	f04f 0200 	mov.w	r2, #0
    2056:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    205a:	f24e 1300 	movw	r3, #57600	; 0xe100
    205e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2062:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    2066:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
            NVIC_DisableIRQ( I2C1_SMBAlert_IRQn );
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    206a:	f011 0f02 	tst.w	r1, #2
    206e:	d00c      	beq.n	208a <MAIN_STACK_SIZE+0x8a>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
    2070:	69c3      	ldr	r3, [r0, #28]
    2072:	f04f 0200 	mov.w	r2, #0
    2076:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    207a:	f24e 1300 	movw	r3, #57600	; 0xe100
    207e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2082:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    2086:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    208a:	4770      	bx	lr

0000208c <MSS_I2C_suspend_smbus_slave>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Active low output so 0 asserts condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBSUS_NO = 0x00u;
    208c:	69c3      	ldr	r3, [r0, #28]
    208e:	f04f 0200 	mov.w	r2, #0
    2092:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}
    2096:	4770      	bx	lr

00002098 <MSS_I2C_resume_smbus_slave>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Active low output so 1 clears condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBSUS_NO = 0x01u;
    2098:	69c3      	ldr	r3, [r0, #28]
    209a:	f04f 0201 	mov.w	r2, #1
    209e:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}
    20a2:	4770      	bx	lr

000020a4 <MSS_I2C_reset_smbus>:
void MSS_I2C_reset_smbus
(
    mss_i2c_instance_t * this_i2c
)
{
    this_i2c->hw_smb_reg_bit->SMB_SMBus_Reset = 0x01u;
    20a4:	69c3      	ldr	r3, [r0, #28]
    20a6:	f04f 0201 	mov.w	r2, #1
    20aa:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
}
    20ae:	4770      	bx	lr

000020b0 <MSS_I2C_set_smbus_alert>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Active low output so 0 asserts condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBALERT_NO = 0x00u;
    20b0:	69c3      	ldr	r3, [r0, #28]
    20b2:	f04f 0200 	mov.w	r2, #0
    20b6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
    20ba:	4770      	bx	lr

000020bc <MSS_I2C_clear_smbus_alert>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Active low output so 1 clears condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBALERT_NO = 0x01u;
    20bc:	69c3      	ldr	r3, [r0, #28]
    20be:	f04f 0201 	mov.w	r2, #1
    20c2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
    20c6:	4770      	bx	lr

000020c8 <MSS_I2C_set_gca>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* accept GC addressing. */
    this_i2c->hw_reg_bit->ADDR_GC = 0x01u;
    20c8:	6983      	ldr	r3, [r0, #24]
    20ca:	f04f 0201 	mov.w	r2, #1
    20ce:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
    20d2:	4770      	bx	lr

000020d4 <MSS_I2C_clear_gca>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Disable GC addressing. */
    this_i2c->hw_reg_bit->ADDR_GC = 0u;
    20d4:	6983      	ldr	r3, [r0, #24]
    20d6:	f04f 0200 	mov.w	r2, #0
    20da:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
    20de:	4770      	bx	lr

000020e0 <MSS_I2C_set_user_data>:
(
    mss_i2c_instance_t * this_i2c,
    void * p_user_data
)
{
    this_i2c->p_user_data = p_user_data ;
    20e0:	66c1      	str	r1, [r0, #108]	; 0x6c
}
    20e2:	4770      	bx	lr

000020e4 <MSS_I2C_get_user_data>:
(
    mss_i2c_instance_t * this_i2c
)
{
    return( this_i2c->p_user_data);
}
    20e4:	6ec0      	ldr	r0, [r0, #108]	; 0x6c
    20e6:	4770      	bx	lr

000020e8 <I2C0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C0_IRQHandler( void )
#else
void I2C0_IRQHandler( void )
#endif
{
    20e8:	4668      	mov	r0, sp
    20ea:	f020 0107 	bic.w	r1, r0, #7
    20ee:	468d      	mov	sp, r1
    20f0:	b501      	push	{r0, lr}
    mss_i2c_isr( &g_mss_i2c0 );
    20f2:	f240 7088 	movw	r0, #1928	; 0x788
    20f6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    20fa:	f7ff fc47 	bl	198c <mss_i2c_isr>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    20fe:	f24e 1300 	movw	r3, #57600	; 0xe100
    2102:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2106:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    210a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( I2C0_IRQn );
}
    210e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    2112:	4685      	mov	sp, r0
    2114:	4770      	bx	lr
    2116:	bf00      	nop

00002118 <I2C1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C1_IRQHandler( void )
#else
void I2C1_IRQHandler( void )
#endif
{
    2118:	4668      	mov	r0, sp
    211a:	f020 0107 	bic.w	r1, r0, #7
    211e:	468d      	mov	sp, r1
    2120:	b501      	push	{r0, lr}
    mss_i2c_isr( &g_mss_i2c1 );
    2122:	f240 70fc 	movw	r0, #2044	; 0x7fc
    2126:	f2c2 0000 	movt	r0, #8192	; 0x2000
    212a:	f7ff fc2f 	bl	198c <mss_i2c_isr>
    212e:	f24e 1300 	movw	r3, #57600	; 0xe100
    2132:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2136:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    213a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( I2C1_IRQn );
}
    213e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    2142:	4685      	mov	sp, r0
    2144:	4770      	bx	lr
    2146:	bf00      	nop

00002148 <disable_interrupts>:
}
/*------------------------------------------------------------------------------
 *
 */
static uint32_t disable_interrupts( void )
{
    2148:	b510      	push	{r4, lr}
    uint32_t primask;
    primask = __get_PRIMASK();
    214a:	f000 fd79 	bl	2c40 <__get_PRIMASK>
    214e:	4604      	mov	r4, r0
    __set_PRIMASK(1u);
    2150:	f04f 0001 	mov.w	r0, #1
    2154:	f000 fd78 	bl	2c48 <__set_PRIMASK>
    return primask;
}
    2158:	4620      	mov	r0, r4
    215a:	bd10      	pop	{r4, pc}

0000215c <restore_interrupts>:

/*------------------------------------------------------------------------------
 *
 */
static void restore_interrupts( uint32_t primask )
{
    215c:	b508      	push	{r3, lr}
    __set_PRIMASK( primask );
    215e:	f000 fd73 	bl	2c48 <__set_PRIMASK>
}
    2162:	bd08      	pop	{r3, pc}

00002164 <MSS_I2C_disable_slave>:
 */
void MSS_I2C_disable_slave
(
    mss_i2c_instance_t * this_i2c
)
{
    2164:	b510      	push	{r4, lr}
    2166:	4604      	mov	r4, r0
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    2168:	f240 7388 	movw	r3, #1928	; 0x788
    216c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2170:	4298      	cmp	r0, r3
    2172:	d006      	beq.n	2182 <MSS_I2C_disable_slave+0x1e>
    2174:	f240 73fc 	movw	r3, #2044	; 0x7fc
    2178:	f2c2 0300 	movt	r3, #8192	; 0x2000
    217c:	4298      	cmp	r0, r3
    217e:	d000      	beq.n	2182 <MSS_I2C_disable_slave+0x1e>
    2180:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    2182:	f7ff ffe1 	bl	2148 <disable_interrupts>

    /* Reset the assert acknowledge bit. */
    this_i2c->hw_reg_bit->CTRL_AA = 0x00u;
    2186:	69a2      	ldr	r2, [r4, #24]
    2188:	f04f 0300 	mov.w	r3, #0
    218c:	6093      	str	r3, [r2, #8]

    /* Disable slave */
    this_i2c->is_slave_enabled = 0u;
    218e:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68

    restore_interrupts( primask );
    2192:	f7ff ffe3 	bl	215c <restore_interrupts>
}
    2196:	bd10      	pop	{r4, pc}

00002198 <MSS_I2C_enable_slave>:
 */
void MSS_I2C_enable_slave
(
    mss_i2c_instance_t * this_i2c
)
{
    2198:	b538      	push	{r3, r4, r5, lr}
    219a:	4604      	mov	r4, r0
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    219c:	f240 7388 	movw	r3, #1928	; 0x788
    21a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21a4:	4298      	cmp	r0, r3
    21a6:	d006      	beq.n	21b6 <MSS_I2C_enable_slave+0x1e>
    21a8:	f240 73fc 	movw	r3, #2044	; 0x7fc
    21ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21b0:	4298      	cmp	r0, r3
    21b2:	d000      	beq.n	21b6 <MSS_I2C_enable_slave+0x1e>
    21b4:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    21b6:	f7ff ffc7 	bl	2148 <disable_interrupts>

    /* Set the assert acknowledge bit. */
    this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    21ba:	69a3      	ldr	r3, [r4, #24]
    21bc:	f04f 0501 	mov.w	r5, #1
    21c0:	609d      	str	r5, [r3, #8]
    
    /* Enable slave */
    this_i2c->is_slave_enabled = 1u;
    21c2:	f884 5068 	strb.w	r5, [r4, #104]	; 0x68

    restore_interrupts( primask );
    21c6:	f7ff ffc9 	bl	215c <restore_interrupts>

    /* Enable Interrupt */
    NVIC_EnableIRQ( this_i2c->irqn );
    21ca:	8a63      	ldrh	r3, [r4, #18]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    21cc:	b21a      	sxth	r2, r3
    21ce:	ea4f 1252 	mov.w	r2, r2, lsr #5
    21d2:	f003 031f 	and.w	r3, r3, #31
    21d6:	fa05 f503 	lsl.w	r5, r5, r3
    21da:	f24e 1300 	movw	r3, #57600	; 0xe100
    21de:	f2ce 0300 	movt	r3, #57344	; 0xe000
    21e2:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
}
    21e6:	bd38      	pop	{r3, r4, r5, pc}

000021e8 <MSS_I2C_set_slave_rx_buffer>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t * rx_buffer,
    uint16_t rx_size
)
{
    21e8:	b570      	push	{r4, r5, r6, lr}
    21ea:	4604      	mov	r4, r0
    21ec:	460d      	mov	r5, r1
    21ee:	4616      	mov	r6, r2
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    21f0:	f240 7388 	movw	r3, #1928	; 0x788
    21f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21f8:	4298      	cmp	r0, r3
    21fa:	d006      	beq.n	220a <MSS_I2C_set_slave_rx_buffer+0x22>
    21fc:	f240 73fc 	movw	r3, #2044	; 0x7fc
    2200:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2204:	4298      	cmp	r0, r3
    2206:	d000      	beq.n	220a <MSS_I2C_set_slave_rx_buffer+0x22>
    2208:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    220a:	f7ff ff9d 	bl	2148 <disable_interrupts>
    
    this_i2c->slave_rx_buffer = rx_buffer;
    220e:	6525      	str	r5, [r4, #80]	; 0x50
    this_i2c->slave_rx_size = rx_size;
    2210:	6566      	str	r6, [r4, #84]	; 0x54
    this_i2c->slave_rx_idx = 0u;
    2212:	f04f 0300 	mov.w	r3, #0
    2216:	65a3      	str	r3, [r4, #88]	; 0x58

    restore_interrupts( primask );
    2218:	f7ff ffa0 	bl	215c <restore_interrupts>
}
    221c:	bd70      	pop	{r4, r5, r6, pc}
    221e:	bf00      	nop

00002220 <MSS_I2C_set_slave_tx_buffer>:
(
    mss_i2c_instance_t * this_i2c,
    const uint8_t * tx_buffer,
    uint16_t tx_size
)
{
    2220:	b570      	push	{r4, r5, r6, lr}
    2222:	4604      	mov	r4, r0
    2224:	460d      	mov	r5, r1
    2226:	4616      	mov	r6, r2
    uint32_t primask;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    2228:	f240 7388 	movw	r3, #1928	; 0x788
    222c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2230:	4298      	cmp	r0, r3
    2232:	d006      	beq.n	2242 <MSS_I2C_set_slave_tx_buffer+0x22>
    2234:	f240 73fc 	movw	r3, #2044	; 0x7fc
    2238:	f2c2 0300 	movt	r3, #8192	; 0x2000
    223c:	4298      	cmp	r0, r3
    223e:	d000      	beq.n	2242 <MSS_I2C_set_slave_tx_buffer+0x22>
    2240:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    2242:	f7ff ff81 	bl	2148 <disable_interrupts>
    
    this_i2c->slave_tx_buffer = tx_buffer;
    2246:	6465      	str	r5, [r4, #68]	; 0x44
    this_i2c->slave_tx_size = tx_size;
    2248:	64a6      	str	r6, [r4, #72]	; 0x48
    this_i2c->slave_tx_idx = 0u;
    224a:	f04f 0300 	mov.w	r3, #0
    224e:	64e3      	str	r3, [r4, #76]	; 0x4c
    
    restore_interrupts( primask );
    2250:	f7ff ff84 	bl	215c <restore_interrupts>
}
    2254:	bd70      	pop	{r4, r5, r6, pc}
    2256:	bf00      	nop

00002258 <MSS_I2C_write_read>:
    uint16_t offset_size,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
    2258:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    225c:	b082      	sub	sp, #8
    225e:	4604      	mov	r4, r0
    2260:	4688      	mov	r8, r1
    2262:	4617      	mov	r7, r2
    2264:	461d      	mov	r5, r3
    2266:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
    226a:	f8bd 602c 	ldrh.w	r6, [sp, #44]	; 0x2c
    226e:	f89d 9030 	ldrb.w	r9, [sp, #48]	; 0x30
    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
    2272:	f240 7388 	movw	r3, #1928	; 0x788
    2276:	f2c2 0300 	movt	r3, #8192	; 0x2000
    227a:	4298      	cmp	r0, r3
    227c:	d006      	beq.n	228c <MSS_I2C_write_read+0x34>
    227e:	f240 73fc 	movw	r3, #2044	; 0x7fc
    2282:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2286:	4298      	cmp	r0, r3
    2288:	d000      	beq.n	228c <MSS_I2C_write_read+0x34>
    228a:	be00      	bkpt	0x0000
    ASSERT(offset_size > 0u);
    228c:	b905      	cbnz	r5, 2290 <MSS_I2C_write_read+0x38>
    228e:	be00      	bkpt	0x0000
    ASSERT(addr_offset != (const uint8_t *)0);
    2290:	b907      	cbnz	r7, 2294 <MSS_I2C_write_read+0x3c>
    2292:	be00      	bkpt	0x0000
    ASSERT(read_size > 0u);
    2294:	b906      	cbnz	r6, 2298 <MSS_I2C_write_read+0x40>
    2296:	be00      	bkpt	0x0000
    ASSERT(read_buffer != (uint8_t *)0);
    2298:	f1ba 0f00 	cmp.w	sl, #0
    229c:	d100      	bne.n	22a0 <MSS_I2C_write_read+0x48>
    229e:	be00      	bkpt	0x0000

    if((read_size > 0u) && (offset_size > 0u))
    22a0:	1e2b      	subs	r3, r5, #0
    22a2:	bf18      	it	ne
    22a4:	2301      	movne	r3, #1
    22a6:	2e00      	cmp	r6, #0
    22a8:	bf0c      	ite	eq
    22aa:	2300      	moveq	r3, #0
    22ac:	f003 0301 	andne.w	r3, r3, #1
    22b0:	2b00      	cmp	r3, #0
    22b2:	d05a      	beq.n	236a <MSS_I2C_write_read+0x112>
    {
        uint32_t primask;
        volatile uint8_t stat_ctrl;

        primask = disable_interrupts();
    22b4:	f7ff ff48 	bl	2148 <disable_interrupts>

        /* Update the transaction only when there is no transaction going on I2C */
        if( this_i2c->transaction == NO_TRANSACTION)
    22b8:	7a23      	ldrb	r3, [r4, #8]
    22ba:	b913      	cbnz	r3, 22c2 <MSS_I2C_write_read+0x6a>
        {
            this_i2c->transaction = MASTER_RANDOM_READ_TRANSACTION;
    22bc:	f04f 0303 	mov.w	r3, #3
    22c0:	7223      	strb	r3, [r4, #8]
        }

        /* Update the Pending transaction information so that transaction can restarted */
        this_i2c->pending_transaction = MASTER_RANDOM_READ_TRANSACTION ;
    22c2:	f04f 0303 	mov.w	r3, #3
    22c6:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72

        /* Update target address */
        this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    22ca:	ea4f 0348 	mov.w	r3, r8, lsl #1
    22ce:	6063      	str	r3, [r4, #4]

        this_i2c->dir = WRITE_DIR;
    22d0:	f04f 0300 	mov.w	r3, #0
    22d4:	62e3      	str	r3, [r4, #44]	; 0x2c
        this_i2c->master_tx_buffer = addr_offset;
    22d6:	6227      	str	r7, [r4, #32]
        this_i2c->master_tx_size = offset_size;
    22d8:	6265      	str	r5, [r4, #36]	; 0x24
        this_i2c->master_tx_idx = 0u;
    22da:	62a3      	str	r3, [r4, #40]	; 0x28

        this_i2c->master_rx_buffer = read_buffer;
    22dc:	f8c4 a030 	str.w	sl, [r4, #48]	; 0x30
        this_i2c->master_rx_size = read_size;
    22e0:	6366      	str	r6, [r4, #52]	; 0x34
        this_i2c->master_rx_idx = 0u;
    22e2:	63a3      	str	r3, [r4, #56]	; 0x38

        /* Set I2C status in progress */
        this_i2c->master_status = MSS_I2C_IN_PROGRESS;
    22e4:	f04f 0301 	mov.w	r3, #1
    22e8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        this_i2c->options = options;
    22ec:	f884 9010 	strb.w	r9, [r4, #16]

        if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    22f0:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
    22f4:	2b01      	cmp	r3, #1
        {
            this_i2c->is_transaction_pending = 1u;
    22f6:	bf0f      	iteee	eq
    22f8:	f884 3071 	strbeq.w	r3, [r4, #113]	; 0x71
        }
        else
        {
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    22fc:	69a3      	ldrne	r3, [r4, #24]
    22fe:	2201      	movne	r2, #1
    2300:	615a      	strne	r2, [r3, #20]
        /*
         * Clear interrupts if required (depends on repeated starts).
         * Since the Bus is on hold, only then prior status needs to
         * be cleared.
         */
        if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
    2302:	f894 3070 	ldrb.w	r3, [r4, #112]	; 0x70
    2306:	2b01      	cmp	r3, #1
    2308:	d11d      	bne.n	2346 <MSS_I2C_write_read+0xee>
        {
            this_i2c->hw_reg_bit->CTRL_SI = 0u;
    230a:	69a3      	ldr	r3, [r4, #24]
    230c:	f04f 0200 	mov.w	r2, #0
    2310:	60da      	str	r2, [r3, #12]
            stat_ctrl = this_i2c->hw_reg->STATUS;
    2312:	6963      	ldr	r3, [r4, #20]
    2314:	791b      	ldrb	r3, [r3, #4]
    2316:	f88d 3007 	strb.w	r3, [sp, #7]
            stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
    231a:	f89d 3007 	ldrb.w	r3, [sp, #7]
    231e:	f88d 3007 	strb.w	r3, [sp, #7]
            NVIC_ClearPendingIRQ( this_i2c->irqn );
    2322:	8a63      	ldrh	r3, [r4, #18]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2324:	b21a      	sxth	r2, r3
    2326:	ea4f 1252 	mov.w	r2, r2, lsr #5
    232a:	f003 031f 	and.w	r3, r3, #31
    232e:	f04f 0101 	mov.w	r1, #1
    2332:	fa01 f103 	lsl.w	r1, r1, r3
    2336:	f24e 1300 	movw	r3, #57600	; 0xe100
    233a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    233e:	f102 0260 	add.w	r2, r2, #96	; 0x60
    2342:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        }

        /* Enable the interrupt. ( Re-enable) */
        NVIC_EnableIRQ( this_i2c->irqn );
    2346:	8a63      	ldrh	r3, [r4, #18]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    2348:	b21a      	sxth	r2, r3
    234a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    234e:	f003 031f 	and.w	r3, r3, #31
    2352:	f04f 0101 	mov.w	r1, #1
    2356:	fa01 f103 	lsl.w	r1, r1, r3
    235a:	f24e 1300 	movw	r3, #57600	; 0xe100
    235e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2362:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        restore_interrupts( primask );
    2366:	f7ff fef9 	bl	215c <restore_interrupts>
    }
}
    236a:	b002      	add	sp, #8
    236c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00002370 <MSS_I2C_read>:
    uint8_t serial_addr,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
    2370:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    2374:	b082      	sub	sp, #8
    2376:	4604      	mov	r4, r0
    2378:	460d      	mov	r5, r1
    237a:	4616      	mov	r6, r2
    237c:	461f      	mov	r7, r3
    237e:	f89d 8020 	ldrb.w	r8, [sp, #32]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
    2382:	f240 7388 	movw	r3, #1928	; 0x788
    2386:	f2c2 0300 	movt	r3, #8192	; 0x2000
    238a:	4298      	cmp	r0, r3
    238c:	d006      	beq.n	239c <MSS_I2C_read+0x2c>
    238e:	f240 73fc 	movw	r3, #2044	; 0x7fc
    2392:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2396:	4298      	cmp	r0, r3
    2398:	d000      	beq.n	239c <MSS_I2C_read+0x2c>
    239a:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    239c:	f7ff fed4 	bl	2148 <disable_interrupts>
    
    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
    23a0:	7a23      	ldrb	r3, [r4, #8]
    23a2:	b913      	cbnz	r3, 23aa <MSS_I2C_read+0x3a>
    {
      this_i2c->transaction = MASTER_READ_TRANSACTION;
    23a4:	f04f 0302 	mov.w	r3, #2
    23a8:	7223      	strb	r3, [r4, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_READ_TRANSACTION ;
    23aa:	f04f 0302 	mov.w	r3, #2
    23ae:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    23b2:	ea4f 0545 	mov.w	r5, r5, lsl #1
    23b6:	6065      	str	r5, [r4, #4]

    this_i2c->dir = READ_DIR;
    23b8:	f04f 0301 	mov.w	r3, #1
    23bc:	62e3      	str	r3, [r4, #44]	; 0x2c

    this_i2c->master_rx_buffer = read_buffer;
    23be:	6326      	str	r6, [r4, #48]	; 0x30
    this_i2c->master_rx_size = read_size;
    23c0:	6367      	str	r7, [r4, #52]	; 0x34
    this_i2c->master_rx_idx = 0u;
    23c2:	f04f 0200 	mov.w	r2, #0
    23c6:	63a2      	str	r2, [r4, #56]	; 0x38
    
    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
    23c8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    this_i2c->options = options;
    23cc:	f884 8010 	strb.w	r8, [r4, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    23d0:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
    23d4:	2b01      	cmp	r3, #1
    {
        this_i2c->is_transaction_pending = 1u;
    23d6:	bf0f      	iteee	eq
    23d8:	f884 3071 	strbeq.w	r3, [r4, #113]	; 0x71
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    23dc:	69a3      	ldrne	r3, [r4, #24]
    23de:	2201      	movne	r2, #1
    23e0:	615a      	strne	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
    23e2:	f894 3070 	ldrb.w	r3, [r4, #112]	; 0x70
    23e6:	2b01      	cmp	r3, #1
    23e8:	d11d      	bne.n	2426 <MSS_I2C_read+0xb6>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
    23ea:	69a3      	ldr	r3, [r4, #24]
    23ec:	f04f 0200 	mov.w	r2, #0
    23f0:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
    23f2:	6963      	ldr	r3, [r4, #20]
    23f4:	791b      	ldrb	r3, [r3, #4]
    23f6:	f88d 3007 	strb.w	r3, [sp, #7]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
    23fa:	f89d 3007 	ldrb.w	r3, [sp, #7]
    23fe:	f88d 3007 	strb.w	r3, [sp, #7]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
    2402:	8a63      	ldrh	r3, [r4, #18]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2404:	b21a      	sxth	r2, r3
    2406:	ea4f 1252 	mov.w	r2, r2, lsr #5
    240a:	f003 031f 	and.w	r3, r3, #31
    240e:	f04f 0101 	mov.w	r1, #1
    2412:	fa01 f103 	lsl.w	r1, r1, r3
    2416:	f24e 1300 	movw	r3, #57600	; 0xe100
    241a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    241e:	f102 0260 	add.w	r2, r2, #96	; 0x60
    2422:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
    
    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
    2426:	8a63      	ldrh	r3, [r4, #18]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    2428:	b21a      	sxth	r2, r3
    242a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    242e:	f003 031f 	and.w	r3, r3, #31
    2432:	f04f 0101 	mov.w	r1, #1
    2436:	fa01 f103 	lsl.w	r1, r1, r3
    243a:	f24e 1300 	movw	r3, #57600	; 0xe100
    243e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2442:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    restore_interrupts( primask );
    2446:	f7ff fe89 	bl	215c <restore_interrupts>
}
    244a:	b002      	add	sp, #8
    244c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00002450 <MSS_I2C_write>:
    uint8_t serial_addr,
    const uint8_t * write_buffer,
    uint16_t write_size,
    uint8_t options
)
{
    2450:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    2454:	b082      	sub	sp, #8
    2456:	4604      	mov	r4, r0
    2458:	460d      	mov	r5, r1
    245a:	4616      	mov	r6, r2
    245c:	461f      	mov	r7, r3
    245e:	f89d 8020 	ldrb.w	r8, [sp, #32]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
    2462:	f240 7388 	movw	r3, #1928	; 0x788
    2466:	f2c2 0300 	movt	r3, #8192	; 0x2000
    246a:	4298      	cmp	r0, r3
    246c:	d006      	beq.n	247c <MSS_I2C_write+0x2c>
    246e:	f240 73fc 	movw	r3, #2044	; 0x7fc
    2472:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2476:	4298      	cmp	r0, r3
    2478:	d000      	beq.n	247c <MSS_I2C_write+0x2c>
    247a:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    247c:	f7ff fe64 	bl	2148 <disable_interrupts>

    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
    2480:	7a23      	ldrb	r3, [r4, #8]
    2482:	b913      	cbnz	r3, 248a <MSS_I2C_write+0x3a>
    {
      this_i2c->transaction = MASTER_WRITE_TRANSACTION;
    2484:	f04f 0301 	mov.w	r3, #1
    2488:	7223      	strb	r3, [r4, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_WRITE_TRANSACTION ;
    248a:	f04f 0301 	mov.w	r3, #1
    248e:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    2492:	fa05 f503 	lsl.w	r5, r5, r3
    2496:	6065      	str	r5, [r4, #4]

    this_i2c->dir = WRITE_DIR;
    2498:	f04f 0200 	mov.w	r2, #0
    249c:	62e2      	str	r2, [r4, #44]	; 0x2c

    this_i2c->master_tx_buffer = write_buffer;
    249e:	6226      	str	r6, [r4, #32]
    this_i2c->master_tx_size = write_size;
    24a0:	6267      	str	r7, [r4, #36]	; 0x24
    this_i2c->master_tx_idx = 0u;
    24a2:	62a2      	str	r2, [r4, #40]	; 0x28

    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
    24a4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    this_i2c->options = options;
    24a8:	f884 8010 	strb.w	r8, [r4, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    24ac:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
    24b0:	2b01      	cmp	r3, #1
    {
        this_i2c->is_transaction_pending = 1u;
    24b2:	bf0f      	iteee	eq
    24b4:	f884 3071 	strbeq.w	r3, [r4, #113]	; 0x71
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    24b8:	69a3      	ldrne	r3, [r4, #24]
    24ba:	2201      	movne	r2, #1
    24bc:	615a      	strne	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
    24be:	f894 3070 	ldrb.w	r3, [r4, #112]	; 0x70
    24c2:	2b01      	cmp	r3, #1
    24c4:	d11d      	bne.n	2502 <MSS_I2C_write+0xb2>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
    24c6:	69a3      	ldr	r3, [r4, #24]
    24c8:	f04f 0200 	mov.w	r2, #0
    24cc:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
    24ce:	6963      	ldr	r3, [r4, #20]
    24d0:	791b      	ldrb	r3, [r3, #4]
    24d2:	f88d 3007 	strb.w	r3, [sp, #7]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
    24d6:	f89d 3007 	ldrb.w	r3, [sp, #7]
    24da:	f88d 3007 	strb.w	r3, [sp, #7]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
    24de:	8a63      	ldrh	r3, [r4, #18]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    24e0:	b21a      	sxth	r2, r3
    24e2:	ea4f 1252 	mov.w	r2, r2, lsr #5
    24e6:	f003 031f 	and.w	r3, r3, #31
    24ea:	f04f 0101 	mov.w	r1, #1
    24ee:	fa01 f103 	lsl.w	r1, r1, r3
    24f2:	f24e 1300 	movw	r3, #57600	; 0xe100
    24f6:	f2ce 0300 	movt	r3, #57344	; 0xe000
    24fa:	f102 0260 	add.w	r2, r2, #96	; 0x60
    24fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }

    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
    2502:	8a63      	ldrh	r3, [r4, #18]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    2504:	b21a      	sxth	r2, r3
    2506:	ea4f 1252 	mov.w	r2, r2, lsr #5
    250a:	f003 031f 	and.w	r3, r3, #31
    250e:	f04f 0101 	mov.w	r1, #1
    2512:	fa01 f103 	lsl.w	r1, r1, r3
    2516:	f24e 1300 	movw	r3, #57600	; 0xe100
    251a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    251e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    restore_interrupts( primask );
    2522:	f7ff fe1b 	bl	215c <restore_interrupts>
}
    2526:	b002      	add	sp, #8
    2528:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000252c <MSS_I2C_init>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t ser_address,
    mss_i2c_clock_divider_t ser_clock_speed
)
{
    252c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    2530:	4604      	mov	r4, r0
    2532:	460e      	mov	r6, r1
    2534:	4615      	mov	r5, r2
    uint32_t primask;
    uint_fast16_t clock_speed = (uint_fast16_t)ser_clock_speed;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    2536:	f240 7388 	movw	r3, #1928	; 0x788
    253a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    253e:	4298      	cmp	r0, r3
    2540:	d007      	beq.n	2552 <MSS_I2C_init+0x26>
    2542:	f240 73fc 	movw	r3, #2044	; 0x7fc
    2546:	f2c2 0300 	movt	r3, #8192	; 0x2000
    254a:	4298      	cmp	r0, r3
    254c:	d04f      	beq.n	25ee <MSS_I2C_init+0xc2>
    254e:	be00      	bkpt	0x0000
    2550:	e04d      	b.n	25ee <MSS_I2C_init+0xc2>
     * Initialize all items of the this_i2c data structure to zero. This
     * initializes all state variables to their init value. It relies on
     * the fact that NO_TRANSACTION, I2C_SUCCESS and I2C_RELEASE_BUS all
     * have an actual value of zero.
     */
    primask = disable_interrupts();
    2552:	f7ff fdf9 	bl	2148 <disable_interrupts>
    2556:	4607      	mov	r7, r0
    memset(this_i2c, 0, sizeof(mss_i2c_instance_t));
    2558:	f240 7888 	movw	r8, #1928	; 0x788
    255c:	f2c2 0800 	movt	r8, #8192	; 0x2000
    2560:	4640      	mov	r0, r8
    2562:	f04f 0100 	mov.w	r1, #0
    2566:	f04f 0274 	mov.w	r2, #116	; 0x74
    256a:	f001 fe8d 	bl	4288 <memset>
    
    if ( this_i2c == &g_mss_i2c0 )
    {
        this_i2c->irqn = I2C0_IRQn;
    256e:	f04f 030e 	mov.w	r3, #14
    2572:	f8a8 3012 	strh.w	r3, [r8, #18]
        this_i2c->hw_reg = I2C0;
    2576:	f242 0300 	movw	r3, #8192	; 0x2000
    257a:	f2c4 0300 	movt	r3, #16384	; 0x4000
    257e:	f8c8 3014 	str.w	r3, [r8, #20]
        this_i2c->hw_reg_bit = I2C0_BITBAND;
    2582:	f240 0300 	movw	r3, #0
    2586:	f2c4 2304 	movt	r3, #16900	; 0x4204
    258a:	f8c8 3018 	str.w	r3, [r8, #24]
        
        /* reset I2C0 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C0_SOFTRESET_MASK;
    258e:	f242 0300 	movw	r3, #8192	; 0x2000
    2592:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2596:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    2598:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
    259c:	631a      	str	r2, [r3, #48]	; 0x30
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    259e:	f24e 1200 	movw	r2, #57600	; 0xe100
    25a2:	f2ce 0200 	movt	r2, #57344	; 0xe000
    25a6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
    25aa:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended I2C0 interrupt */
        NVIC_ClearPendingIRQ( I2C0_IRQn );
        /* Take I2C0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C0_SOFTRESET_MASK;
    25ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    25b0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
    25b4:	631a      	str	r2, [r3, #48]	; 0x30
        /* Take I2C1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C1_SOFTRESET_MASK;
    }
    
    /* Use same base address for SMBus bitband access */
    this_i2c->hw_smb_reg_bit = (I2C_SMBus_BitBand_TypeDef *)this_i2c->hw_reg_bit;
    25b6:	69a3      	ldr	r3, [r4, #24]
    25b8:	61e3      	str	r3, [r4, #28]

    /* Update Serial address of the device */
    this_i2c->ser_address = (uint_fast8_t)ser_address << 1u;
    25ba:	ea4f 0646 	mov.w	r6, r6, lsl #1
    25be:	6026      	str	r6, [r4, #0]

    this_i2c->hw_reg_bit->CTRL_CR2 = (uint32_t)((clock_speed >> 2u) & 0x01u);
    25c0:	f3c5 0280 	ubfx	r2, r5, #2, #1
    25c4:	61da      	str	r2, [r3, #28]
    this_i2c->hw_reg_bit->CTRL_CR1 = (uint32_t)((clock_speed >> 1u) & 0x01u);
    25c6:	69a3      	ldr	r3, [r4, #24]
    25c8:	f3c5 0240 	ubfx	r2, r5, #1, #1
    25cc:	605a      	str	r2, [r3, #4]
    this_i2c->hw_reg_bit->CTRL_CR0 = (uint32_t)(clock_speed & 0x01u);
    25ce:	69a3      	ldr	r3, [r4, #24]
    25d0:	f005 0501 	and.w	r5, r5, #1
    25d4:	601d      	str	r5, [r3, #0]
    this_i2c->hw_reg->ADDR = (uint8_t)this_i2c->ser_address;
    25d6:	6963      	ldr	r3, [r4, #20]
    25d8:	7822      	ldrb	r2, [r4, #0]
    25da:	731a      	strb	r2, [r3, #12]
    this_i2c->hw_reg_bit->CTRL_ENS1 = 0x01u; /* set enable bit */
    25dc:	69a3      	ldr	r3, [r4, #24]
    25de:	f04f 0201 	mov.w	r2, #1
    25e2:	619a      	str	r2, [r3, #24]
    restore_interrupts( primask );
    25e4:	4638      	mov	r0, r7
    25e6:	f7ff fdb9 	bl	215c <restore_interrupts>
}
    25ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     * Initialize all items of the this_i2c data structure to zero. This
     * initializes all state variables to their init value. It relies on
     * the fact that NO_TRANSACTION, I2C_SUCCESS and I2C_RELEASE_BUS all
     * have an actual value of zero.
     */
    primask = disable_interrupts();
    25ee:	f7ff fdab 	bl	2148 <disable_interrupts>
    25f2:	4607      	mov	r7, r0
    memset(this_i2c, 0, sizeof(mss_i2c_instance_t));
    25f4:	4620      	mov	r0, r4
    25f6:	f04f 0100 	mov.w	r1, #0
    25fa:	f04f 0274 	mov.w	r2, #116	; 0x74
    25fe:	f001 fe43 	bl	4288 <memset>
        /* Take I2C0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C0_SOFTRESET_MASK;
    }
    else
    {
        this_i2c->irqn = I2C1_IRQn;
    2602:	f04f 0311 	mov.w	r3, #17
    2606:	8263      	strh	r3, [r4, #18]
        this_i2c->hw_reg = I2C1;
    2608:	f242 0300 	movw	r3, #8192	; 0x2000
    260c:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2610:	6163      	str	r3, [r4, #20]
        this_i2c->hw_reg_bit = I2C1_BITBAND;
    2612:	f240 0300 	movw	r3, #0
    2616:	f2c4 2324 	movt	r3, #16932	; 0x4224
    261a:	61a3      	str	r3, [r4, #24]
        
        /* reset I2C1 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C1_SOFTRESET_MASK;
    261c:	f242 0300 	movw	r3, #8192	; 0x2000
    2620:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2624:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    2626:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    262a:	631a      	str	r2, [r3, #48]	; 0x30
    262c:	f24e 1200 	movw	r2, #57600	; 0xe100
    2630:	f2ce 0200 	movt	r2, #57344	; 0xe000
    2634:	f44f 3100 	mov.w	r1, #131072	; 0x20000
    2638:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended I2C1 interrupt */
        NVIC_ClearPendingIRQ( I2C1_IRQn );
        /* Take I2C1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C1_SOFTRESET_MASK;
    263c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    263e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
    2642:	631a      	str	r2, [r3, #48]	; 0x30
    2644:	e7b7      	b.n	25b6 <MSS_I2C_init+0x8a>
    2646:	bf00      	nop

00002648 <ACE_start_adc>:
void ACE_start_adc
(
	adc_channel_id_t channel_id
)
{
    ACE->ADC0_CONV_CTRL = (uint32_t)((uint32_t)channel_id | START_ADC_CONVERSION);
    2648:	f040 0080 	orr.w	r0, r0, #128	; 0x80
    264c:	f240 0300 	movw	r3, #0
    2650:	f2c4 0302 	movt	r3, #16386	; 0x4002
    2654:	6518      	str	r0, [r3, #80]	; 0x50
}
    2656:	4770      	bx	lr

00002658 <ACE_get_adc_result>:
)
{
    uint16_t result = 0u;
    uint32_t data_valid;

    ASSERT( adc_id < NB_OF_ANALOG_MODULES );
    2658:	2802      	cmp	r0, #2
    265a:	d903      	bls.n	2664 <ACE_get_adc_result+0xc>
    265c:	be00      	bkpt	0x0000
    265e:	f04f 0000 	mov.w	r0, #0
    2662:	4770      	bx	lr
    
    if ( adc_id < (uint8_t)NB_OF_ANALOG_MODULES )
    {
        do {
            data_valid = (uint32_t)(*adc_status_reg_lut[adc_id] & ADC_DATAVALID_MASK);
    2664:	f649 7318 	movw	r3, #40728	; 0x9f18
    2668:	f2c0 0300 	movt	r3, #0
    266c:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
    2670:	6813      	ldr	r3, [r2, #0]
        } while ( !data_valid );
    2672:	f413 5f80 	tst.w	r3, #4096	; 0x1000
    2676:	d0fb      	beq.n	2670 <ACE_get_adc_result+0x18>
        
        result = (uint16_t)(*adc_status_reg_lut[adc_id] & ADC_RESULT_MASK);
    2678:	6810      	ldr	r0, [r2, #0]
    267a:	ea4f 5000 	mov.w	r0, r0, lsl #20
    267e:	ea4f 5010 	mov.w	r0, r0, lsr #20
    }
    return result;
}
    2682:	4770      	bx	lr

00002684 <ACE_configure_sdd>:
	sdd_id_t            sdd_id,
	sdd_resolution_t    resolution,
    uint8_t             mode,
    sdd_update_method_t sync_update
)
{
    2684:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
    2688:	b083      	sub	sp, #12
    ASSERT( sdd_id < NB_OF_SDD );
    268a:	2802      	cmp	r0, #2
    268c:	d901      	bls.n	2692 <ACE_configure_sdd+0xe>
    268e:	be00      	bkpt	0x0000
    2690:	e056      	b.n	2740 <ACE_configure_sdd+0xbc>
    if ( sdd_id < NB_OF_SDD )
    {
#ifdef SMARTFUSION_060_DEVICE
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u};
#else	
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u, 2u, 4u};
    2692:	f649 7518 	movw	r5, #40728	; 0x9f18
    2696:	f2c0 0500 	movt	r5, #0
    269a:	ac01      	add	r4, sp, #4
    269c:	68ee      	ldr	r6, [r5, #12]
    269e:	f824 6b02 	strh.w	r6, [r4], #2
    26a2:	ea4f 4616 	mov.w	r6, r6, lsr #16
    26a6:	7026      	strb	r6, [r4, #0]
        uint32_t saved_pc2_ctrl;
        
        quad_id = sdd_2_quad_lut[sdd_id];
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    26a8:	f240 0400 	movw	r4, #0
    26ac:	f2c4 0402 	movt	r4, #16386	; 0x4002
    26b0:	f8d4 70c8 	ldr.w	r7, [r4, #200]	; 0xc8
        ACE->PC2_CTRL = 0u;
    26b4:	f04f 0600 	mov.w	r6, #0
    26b8:	f8c4 60c8 	str.w	r6, [r4, #200]	; 0xc8
        
        /* Select between voltage/current and RTZ modes.*/
        ACE->ACB_DATA[quad_id].b6 = mode;
    26bc:	f10d 0c08 	add.w	ip, sp, #8
    26c0:	eb0c 0600 	add.w	r6, ip, r0
    26c4:	f816 6c04 	ldrb.w	r6, [r6, #-4]
    26c8:	eb06 0646 	add.w	r6, r6, r6, lsl #1
    26cc:	eb04 1606 	add.w	r6, r4, r6, lsl #4
    26d0:	f506 7c06 	add.w	ip, r6, #536	; 0x218
    26d4:	f88c 2004 	strb.w	r2, [ip, #4]
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
        {
            chopping_mode_idx = 1u;
        }
        ACE->ACB_DATA[quad_id].b4
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
    26d8:	f082 0801 	eor.w	r8, r2, #1
    26dc:	f008 0801 	and.w	r8, r8, #1
    26e0:	f3c2 0240 	ubfx	r2, r2, #1, #1
    26e4:	f240 0c10 	movw	ip, #16
    26e8:	f2c6 0c08 	movt	ip, #24584	; 0x6008
    26ec:	eb08 0840 	add.w	r8, r8, r0, lsl #1
    26f0:	eb02 0248 	add.w	r2, r2, r8, lsl #1
    26f4:	4462      	add	r2, ip
    26f6:	f892 2084 	ldrb.w	r2, [r2, #132]	; 0x84
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
        {
            chopping_mode_idx = 1u;
        }
        ACE->ACB_DATA[quad_id].b4
    26fa:	f506 7604 	add.w	r6, r6, #528	; 0x210
    26fe:	7132      	strb	r2, [r6, #4]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    2700:	f8c4 70c8 	str.w	r7, [r4, #200]	; 0xc8
    
        /* Set SDD resolution. */
        *dac_ctrl_reg_lut[sdd_id] = (uint32_t)resolution;
    2704:	eb05 0580 	add.w	r5, r5, r0, lsl #2
    2708:	692a      	ldr	r2, [r5, #16]
    270a:	6011      	str	r1, [r2, #0]
        
        /* Update SDD value through SSE_DACn_BYTES01. */
        *dac_ctrl_reg_lut[sdd_id] |= SDD_REG_SEL_MASK;
    270c:	6811      	ldr	r1, [r2, #0]
    270e:	f041 0140 	orr.w	r1, r1, #64	; 0x40
    2712:	6011      	str	r1, [r2, #0]
        
        /* Synchronous or individual SDD update. */
        if ( INDIVIDUAL_UPDATE == sync_update )
    2714:	b92b      	cbnz	r3, 2722 <ACE_configure_sdd+0x9e>
        {
            ACE->DAC_SYNC_CTRL &= ~dac_enable_masks_lut[sdd_id];
    2716:	6921      	ldr	r1, [r4, #16]
    2718:	69ea      	ldr	r2, [r5, #28]
    271a:	ea21 0202 	bic.w	r2, r1, r2
    271e:	6122      	str	r2, [r4, #16]
    2720:	e00e      	b.n	2740 <ACE_configure_sdd+0xbc>
        }
        else
        {
            ACE->DAC_SYNC_CTRL |= dac_enable_masks_lut[sdd_id];
    2722:	f240 0300 	movw	r3, #0
    2726:	f2c4 0302 	movt	r3, #16386	; 0x4002
    272a:	6919      	ldr	r1, [r3, #16]
    272c:	f649 7218 	movw	r2, #40728	; 0x9f18
    2730:	f2c0 0200 	movt	r2, #0
    2734:	eb02 0080 	add.w	r0, r2, r0, lsl #2
    2738:	69c2      	ldr	r2, [r0, #28]
    273a:	ea41 0202 	orr.w	r2, r1, r2
    273e:	611a      	str	r2, [r3, #16]
        }
    }
}
    2740:	b003      	add	sp, #12
    2742:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
    2746:	4770      	bx	lr

00002748 <ACE_enable_sdd>:
void ACE_enable_sdd
(
	sdd_id_t    sdd_id
)
{
    ASSERT( sdd_id < NB_OF_SDD );
    2748:	2802      	cmp	r0, #2
    274a:	d901      	bls.n	2750 <ACE_enable_sdd+0x8>
    274c:	be00      	bkpt	0x0000
    274e:	4770      	bx	lr
    
    if ( sdd_id < NB_OF_SDD )
    {
        *dac_ctrl_reg_lut[sdd_id] |= SDD_ENABLE_MASK;
    2750:	f649 7318 	movw	r3, #40728	; 0x9f18
    2754:	f2c0 0300 	movt	r3, #0
    2758:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    275c:	6903      	ldr	r3, [r0, #16]
    275e:	681a      	ldr	r2, [r3, #0]
    2760:	f042 0220 	orr.w	r2, r2, #32
    2764:	601a      	str	r2, [r3, #0]
    2766:	4770      	bx	lr

00002768 <ACE_disable_sdd>:
void ACE_disable_sdd
(
	sdd_id_t    sdd_id
)
{
    ASSERT( sdd_id < NB_OF_SDD );
    2768:	2802      	cmp	r0, #2
    276a:	d901      	bls.n	2770 <ACE_disable_sdd+0x8>
    276c:	be00      	bkpt	0x0000
    276e:	4770      	bx	lr
    
    if ( sdd_id < NB_OF_SDD )
    {
        *dac_ctrl_reg_lut[sdd_id] &= ~SDD_ENABLE_MASK;
    2770:	f649 7318 	movw	r3, #40728	; 0x9f18
    2774:	f2c0 0300 	movt	r3, #0
    2778:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    277c:	6903      	ldr	r3, [r0, #16]
    277e:	681a      	ldr	r2, [r3, #0]
    2780:	f022 0220 	bic.w	r2, r2, #32
    2784:	601a      	str	r2, [r3, #0]
    2786:	4770      	bx	lr

00002788 <ACE_set_sdd_value>:
(
	sdd_id_t    sdd_id,
	uint32_t    sdd_value
)
{
    ASSERT( sdd_id < NB_OF_SDD );
    2788:	2802      	cmp	r0, #2
    278a:	d901      	bls.n	2790 <ACE_set_sdd_value+0x8>
    278c:	be00      	bkpt	0x0000
    278e:	4770      	bx	lr
    
    if ( sdd_id < NB_OF_SDD )
    {
        *dac_byte2_reg_lut[sdd_id] = sdd_value >> 16;
    2790:	f649 7318 	movw	r3, #40728	; 0x9f18
    2794:	f2c0 0300 	movt	r3, #0
    2798:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    279c:	6a83      	ldr	r3, [r0, #40]	; 0x28
    279e:	ea4f 4211 	mov.w	r2, r1, lsr #16
    27a2:	601a      	str	r2, [r3, #0]
        *dac_byte01_reg_lut[sdd_id] = sdd_value;
    27a4:	6b43      	ldr	r3, [r0, #52]	; 0x34
    27a6:	6019      	str	r1, [r3, #0]
    27a8:	4770      	bx	lr
    27aa:	bf00      	nop

000027ac <ACE_set_sdd_value_sync>:
(
    uint32_t sdd0_value,
    uint32_t sdd1_value,
    uint32_t sdd2_value
)
{
    27ac:	b430      	push	{r4, r5}
    uint32_t dac_sync_ctrl;
    
    dac_sync_ctrl = ACE->DAC_SYNC_CTRL;
    27ae:	f240 0300 	movw	r3, #0
    27b2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    27b6:	691b      	ldr	r3, [r3, #16]
    
    if ( SDD_NO_UPDATE != sdd0_value )
    27b8:	f1b0 3fff 	cmp.w	r0, #4294967295
    27bc:	d00a      	beq.n	27d4 <ACE_set_sdd_value_sync+0x28>
    {
        ACE->DAC0_BYTE2 = sdd0_value >> 16;
    27be:	ea4f 4510 	mov.w	r5, r0, lsr #16
    27c2:	f240 0400 	movw	r4, #0
    27c6:	f2c4 0402 	movt	r4, #16386	; 0x4002
    27ca:	66e5      	str	r5, [r4, #108]	; 0x6c
        ACE->SSE_DAC0_BYTES01 = sdd0_value;
    27cc:	f8c4 0500 	str.w	r0, [r4, #1280]	; 0x500
        dac_sync_ctrl |= DAC0_SYNC_UPDATE;
    27d0:	f043 0301 	orr.w	r3, r3, #1
    }

    if ( SDD_NO_UPDATE != sdd1_value )
    27d4:	f1b1 3fff 	cmp.w	r1, #4294967295
    27d8:	d00b      	beq.n	27f2 <ACE_set_sdd_value_sync+0x46>
    {
        ACE->DAC1_BYTE2 = sdd1_value >> 16;
    27da:	ea4f 4411 	mov.w	r4, r1, lsr #16
    27de:	f240 0000 	movw	r0, #0
    27e2:	f2c4 0002 	movt	r0, #16386	; 0x4002
    27e6:	f8c0 40ac 	str.w	r4, [r0, #172]	; 0xac
        ACE->SSE_DAC1_BYTES01 = sdd1_value;
    27ea:	f8c0 1504 	str.w	r1, [r0, #1284]	; 0x504
        dac_sync_ctrl |= DAC1_SYNC_UPDATE;
    27ee:	f043 0302 	orr.w	r3, r3, #2
    }

    if ( SDD_NO_UPDATE != sdd2_value )
    27f2:	f1b2 3fff 	cmp.w	r2, #4294967295
    27f6:	d00f      	beq.n	2818 <ACE_set_sdd_value_sync+0x6c>
    {
        ACE->DAC2_BYTE2 = sdd2_value >> 16;
    27f8:	ea4f 4012 	mov.w	r0, r2, lsr #16
    27fc:	f240 0100 	movw	r1, #0
    2800:	f2c4 0102 	movt	r1, #16386	; 0x4002
    2804:	f8c1 00ec 	str.w	r0, [r1, #236]	; 0xec
        ACE->DAC2_BYTE1 = sdd2_value >> 8;
    2808:	ea4f 2012 	mov.w	r0, r2, lsr #8
    280c:	f8c1 00e8 	str.w	r0, [r1, #232]	; 0xe8
        ACE->SSE_DAC2_BYTES01 = sdd2_value;
    2810:	f8c1 2508 	str.w	r2, [r1, #1288]	; 0x508
        dac_sync_ctrl |= DAC2_SYNC_UPDATE;
    2814:	f043 0304 	orr.w	r3, r3, #4
    }
    
    ACE->DAC_SYNC_CTRL = dac_sync_ctrl;
    2818:	f240 0200 	movw	r2, #0
    281c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    2820:	6113      	str	r3, [r2, #16]
}
    2822:	bc30      	pop	{r4, r5}
    2824:	4770      	bx	lr
    2826:	bf00      	nop

00002828 <ACE_set_comp_reference>:
void ACE_set_comp_reference
(
    comparator_id_t     comp_id,
    comp_reference_t    reference
)
{
    2828:	b410      	push	{r4}
    uint8_t scb_id;
    uint32_t odd;
    
    odd = (uint32_t)comp_id & 0x01u;
    282a:	f000 0301 	and.w	r3, r0, #1
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    282e:	2809      	cmp	r0, #9
    2830:	d900      	bls.n	2834 <ACE_set_comp_reference+0xc>
    2832:	be00      	bkpt	0x0000
    ASSERT( reference < NB_OF_COMP_REF );
    2834:	2903      	cmp	r1, #3
    2836:	d900      	bls.n	283a <ACE_set_comp_reference+0x12>
    2838:	be00      	bkpt	0x0000
    ASSERT( odd );    /* Only Temperature block comparators have configurable reference input. */
    283a:	b903      	cbnz	r3, 283e <ACE_set_comp_reference+0x16>
    283c:	be00      	bkpt	0x0000
    
    if ( (comp_id < NB_OF_COMPARATORS) && (reference < NB_OF_COMP_REF) && (odd) )
    283e:	2903      	cmp	r1, #3
    2840:	bf8c      	ite	hi
    2842:	2200      	movhi	r2, #0
    2844:	2201      	movls	r2, #1
    2846:	2809      	cmp	r0, #9
    2848:	bf8c      	ite	hi
    284a:	2200      	movhi	r2, #0
    284c:	f002 0201 	andls.w	r2, r2, #1
    2850:	2a00      	cmp	r2, #0
    2852:	d035      	beq.n	28c0 <ACE_set_comp_reference+0x98>
    2854:	2b00      	cmp	r3, #0
    2856:	d033      	beq.n	28c0 <ACE_set_comp_reference+0x98>
    {
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    2858:	f649 7318 	movw	r3, #40728	; 0x9f18
    285c:	f2c0 0300 	movt	r3, #0
    2860:	4418      	add	r0, r3
    2862:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    2866:	f240 0300 	movw	r3, #0
    286a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    286e:	f8d3 00c8 	ldr.w	r0, [r3, #200]	; 0xc8
        ACE->PC2_CTRL = 0u;
    2872:	f04f 0400 	mov.w	r4, #0
    2876:	f8c3 40c8 	str.w	r4, [r3, #200]	; 0xc8
    
        if ( ADC_IN_COMP_REF == reference )
    287a:	2903      	cmp	r1, #3
        {
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~B10_COMP_VREF_SW_MASK;
    287c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    2880:	ea4f 1202 	mov.w	r2, r2, lsl #4
    2884:	f240 2328 	movw	r3, #552	; 0x228
    2888:	f2c4 0302 	movt	r3, #16386	; 0x4002
    288c:	4413      	add	r3, r2
    288e:	791a      	ldrb	r2, [r3, #4]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
        ACE->PC2_CTRL = 0u;
    
        if ( ADC_IN_COMP_REF == reference )
    2890:	d107      	bne.n	28a2 <ACE_set_comp_reference+0x7a>
        {
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~B10_COMP_VREF_SW_MASK;
    2892:	f002 02df 	and.w	r2, r2, #223	; 0xdf
    2896:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 &= (uint8_t)~B11_DAC_MUXSEL_MASK;
    2898:	7a1a      	ldrb	r2, [r3, #8]
    289a:	f002 02fc 	and.w	r2, r2, #252	; 0xfc
    289e:	721a      	strb	r2, [r3, #8]
    28a0:	e008      	b.n	28b4 <ACE_set_comp_reference+0x8c>
        }
        else
        {
            ACE->ACB_DATA[scb_id].b10 |= (uint8_t)B10_COMP_VREF_SW_MASK;
    28a2:	f042 0220 	orr.w	r2, r2, #32
    28a6:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 = (ACE->ACB_DATA[scb_id].b11 & (uint8_t)~B11_DAC_MUXSEL_MASK) + (uint8_t)reference;
    28a8:	7a1a      	ldrb	r2, [r3, #8]
    28aa:	f002 02fc 	and.w	r2, r2, #252	; 0xfc
    28ae:	4411      	add	r1, r2
    28b0:	b2c9      	uxtb	r1, r1
    28b2:	7219      	strb	r1, [r3, #8]
        }
    
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    28b4:	f240 0300 	movw	r3, #0
    28b8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    28bc:	f8c3 00c8 	str.w	r0, [r3, #200]	; 0xc8
    }
}
    28c0:	bc10      	pop	{r4}
    28c2:	4770      	bx	lr

000028c4 <ACE_set_comp_hysteresis>:
void ACE_set_comp_hysteresis
(
	comparator_id_t     comp_id,
    comp_hysteresis_t   hysteresis
)
{
    28c4:	b430      	push	{r4, r5}
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    28c6:	2809      	cmp	r0, #9
    28c8:	d900      	bls.n	28cc <ACE_set_comp_hysteresis+0x8>
    28ca:	be00      	bkpt	0x0000
    ASSERT( hysteresis < NB_OF_HYSTERESIS );
    28cc:	2903      	cmp	r1, #3
    28ce:	d901      	bls.n	28d4 <ACE_set_comp_hysteresis+0x10>
    28d0:	be00      	bkpt	0x0000
    28d2:	e038      	b.n	2946 <ACE_set_comp_hysteresis+0x82>
    
    if ( (comp_id < NB_OF_COMPARATORS) && (hysteresis < NB_OF_HYSTERESIS) )
    28d4:	2809      	cmp	r0, #9
    28d6:	d836      	bhi.n	2946 <ACE_set_comp_hysteresis+0x82>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    28d8:	f649 7318 	movw	r3, #40728	; 0x9f18
    28dc:	f2c0 0300 	movt	r3, #0
    28e0:	4403      	add	r3, r0
    28e2:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
        odd = (uint32_t)comp_id & 0x01u;
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    28e6:	f240 0300 	movw	r3, #0
    28ea:	f2c4 0302 	movt	r3, #16386	; 0x4002
    28ee:	f8d3 40c8 	ldr.w	r4, [r3, #200]	; 0xc8
        ACE->PC2_CTRL = 0u;
    28f2:	f04f 0500 	mov.w	r5, #0
    28f6:	f8c3 50c8 	str.w	r5, [r3, #200]	; 0xc8
    
        if ( odd )
    28fa:	f010 0f01 	tst.w	r0, #1
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 = (ACE->ACB_DATA[scb_id].b10 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
    28fe:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    2902:	ea4f 1202 	mov.w	r2, r2, lsl #4
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
        ACE->PC2_CTRL = 0u;
    
        if ( odd )
    2906:	d00c      	beq.n	2922 <ACE_set_comp_hysteresis+0x5e>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 = (ACE->ACB_DATA[scb_id].b10 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
    2908:	f240 2328 	movw	r3, #552	; 0x228
    290c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    2910:	4413      	add	r3, r2
    2912:	791a      	ldrb	r2, [r3, #4]
    2914:	f002 023f 	and.w	r2, r2, #63	; 0x3f
    2918:	ea42 1181 	orr.w	r1, r2, r1, lsl #6
    291c:	b2c9      	uxtb	r1, r1
    291e:	7119      	strb	r1, [r3, #4]
    2920:	e00b      	b.n	293a <ACE_set_comp_hysteresis+0x76>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 = (ACE->ACB_DATA[scb_id].b9 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
    2922:	f240 2320 	movw	r3, #544	; 0x220
    2926:	f2c4 0302 	movt	r3, #16386	; 0x4002
    292a:	4413      	add	r3, r2
    292c:	7a1a      	ldrb	r2, [r3, #8]
    292e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
    2932:	ea42 1181 	orr.w	r1, r2, r1, lsl #6
    2936:	b2c9      	uxtb	r1, r1
    2938:	7219      	strb	r1, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    293a:	f240 0300 	movw	r3, #0
    293e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    2942:	f8c3 40c8 	str.w	r4, [r3, #200]	; 0xc8
    }
}
    2946:	bc30      	pop	{r4, r5}
    2948:	4770      	bx	lr
    294a:	bf00      	nop

0000294c <ACE_enable_comp>:
 */
void ACE_enable_comp
(
	comparator_id_t comp_id
)
{
    294c:	b410      	push	{r4}
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    294e:	2809      	cmp	r0, #9
    2950:	d901      	bls.n	2956 <ACE_enable_comp+0xa>
    2952:	be00      	bkpt	0x0000
    2954:	e030      	b.n	29b8 <ACE_enable_comp+0x6c>
    if ( comp_id < NB_OF_COMPARATORS )
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    2956:	f649 7318 	movw	r3, #40728	; 0x9f18
    295a:	f2c0 0300 	movt	r3, #0
    295e:	4403      	add	r3, r0
    2960:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
        odd = (uint32_t)comp_id & 0x01u;
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    2964:	f240 0300 	movw	r3, #0
    2968:	f2c4 0302 	movt	r3, #16386	; 0x4002
    296c:	f8d3 10c8 	ldr.w	r1, [r3, #200]	; 0xc8
        ACE->PC2_CTRL = 0u;
    2970:	f04f 0400 	mov.w	r4, #0
    2974:	f8c3 40c8 	str.w	r4, [r3, #200]	; 0xc8
        
        if ( odd )
    2978:	f010 0f01 	tst.w	r0, #1
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 |= COMPARATOR_ENABLE_MASK;
    297c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    2980:	ea4f 1202 	mov.w	r2, r2, lsl #4
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
        ACE->PC2_CTRL = 0u;
        
        if ( odd )
    2984:	d009      	beq.n	299a <ACE_enable_comp+0x4e>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 |= COMPARATOR_ENABLE_MASK;
    2986:	f240 2328 	movw	r3, #552	; 0x228
    298a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    298e:	4413      	add	r3, r2
    2990:	791a      	ldrb	r2, [r3, #4]
    2992:	f042 0210 	orr.w	r2, r2, #16
    2996:	711a      	strb	r2, [r3, #4]
    2998:	e008      	b.n	29ac <ACE_enable_comp+0x60>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 |= COMPARATOR_ENABLE_MASK;
    299a:	f240 2320 	movw	r3, #544	; 0x220
    299e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    29a2:	4413      	add	r3, r2
    29a4:	7a1a      	ldrb	r2, [r3, #8]
    29a6:	f042 0210 	orr.w	r2, r2, #16
    29aa:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    29ac:	f240 0300 	movw	r3, #0
    29b0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    29b4:	f8c3 10c8 	str.w	r1, [r3, #200]	; 0xc8
    }
}
    29b8:	bc10      	pop	{r4}
    29ba:	4770      	bx	lr

000029bc <ACE_disable_comp>:
 */
void ACE_disable_comp
(
	comparator_id_t comp_id
)
{
    29bc:	b410      	push	{r4}
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    29be:	2809      	cmp	r0, #9
    29c0:	d901      	bls.n	29c6 <ACE_disable_comp+0xa>
    29c2:	be00      	bkpt	0x0000
    29c4:	e030      	b.n	2a28 <ACE_disable_comp+0x6c>
    if ( comp_id < NB_OF_COMPARATORS )
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    29c6:	f649 7318 	movw	r3, #40728	; 0x9f18
    29ca:	f2c0 0300 	movt	r3, #0
    29ce:	4403      	add	r3, r0
    29d0:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
        odd = (uint32_t)comp_id & 0x01u;
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    29d4:	f240 0300 	movw	r3, #0
    29d8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    29dc:	f8d3 10c8 	ldr.w	r1, [r3, #200]	; 0xc8
        ACE->PC2_CTRL = 0u;
    29e0:	f04f 0400 	mov.w	r4, #0
    29e4:	f8c3 40c8 	str.w	r4, [r3, #200]	; 0xc8
        
        if ( odd )
    29e8:	f010 0f01 	tst.w	r0, #1
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
    29ec:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    29f0:	ea4f 1202 	mov.w	r2, r2, lsl #4
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
        ACE->PC2_CTRL = 0u;
        
        if ( odd )
    29f4:	d009      	beq.n	2a0a <ACE_disable_comp+0x4e>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
    29f6:	f240 2328 	movw	r3, #552	; 0x228
    29fa:	f2c4 0302 	movt	r3, #16386	; 0x4002
    29fe:	4413      	add	r3, r2
    2a00:	791a      	ldrb	r2, [r3, #4]
    2a02:	f002 02ef 	and.w	r2, r2, #239	; 0xef
    2a06:	711a      	strb	r2, [r3, #4]
    2a08:	e008      	b.n	2a1c <ACE_disable_comp+0x60>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
    2a0a:	f240 2320 	movw	r3, #544	; 0x220
    2a0e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    2a12:	4413      	add	r3, r2
    2a14:	7a1a      	ldrb	r2, [r3, #8]
    2a16:	f002 02ef 	and.w	r2, r2, #239	; 0xef
    2a1a:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    2a1c:	f240 0300 	movw	r3, #0
    2a20:	f2c4 0302 	movt	r3, #16386	; 0x4002
    2a24:	f8c3 10c8 	str.w	r1, [r3, #200]	; 0xc8
    }
}
    2a28:	bc10      	pop	{r4}
    2a2a:	4770      	bx	lr

00002a2c <ACE_enable_comp_rise_irq>:
void ACE_enable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    ASSERT( comp_id < NB_OF_COMPARATORS );
    2a2c:	2809      	cmp	r0, #9
    2a2e:	d900      	bls.n	2a32 <ACE_enable_comp_rise_irq+0x6>
    2a30:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    2a32:	f241 2300 	movw	r3, #4608	; 0x1200
    2a36:	f2c4 0302 	movt	r3, #16386	; 0x4002
    2a3a:	f853 2f0c 	ldr.w	r2, [r3, #12]!
    2a3e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    2a42:	fa01 f000 	lsl.w	r0, r1, r0
    2a46:	ea40 0002 	orr.w	r0, r0, r2
    2a4a:	6018      	str	r0, [r3, #0]
}
    2a4c:	4770      	bx	lr
    2a4e:	bf00      	nop

00002a50 <ACE_disable_comp_rise_irq>:
 */
void ACE_disable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    2a50:	b082      	sub	sp, #8
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    2a52:	2809      	cmp	r0, #9
    2a54:	d900      	bls.n	2a58 <ACE_disable_comp_rise_irq+0x8>
    2a56:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    2a58:	f241 2300 	movw	r3, #4608	; 0x1200
    2a5c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    2a60:	f853 2f0c 	ldr.w	r2, [r3, #12]!
    2a64:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    2a68:	fa01 f000 	lsl.w	r0, r1, r0
    2a6c:	ea22 0000 	bic.w	r0, r2, r0
    2a70:	6018      	str	r0, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
    2a72:	681b      	ldr	r3, [r3, #0]
    2a74:	9301      	str	r3, [sp, #4]
    ++dummy_read;
    2a76:	9b01      	ldr	r3, [sp, #4]
    2a78:	f103 0301 	add.w	r3, r3, #1
    2a7c:	9301      	str	r3, [sp, #4]
}
    2a7e:	b002      	add	sp, #8
    2a80:	4770      	bx	lr
    2a82:	bf00      	nop

00002a84 <ACE_clear_comp_rise_irq>:
 */
void ACE_clear_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    2a84:	b082      	sub	sp, #8
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    2a86:	2809      	cmp	r0, #9
    2a88:	d900      	bls.n	2a8c <ACE_clear_comp_rise_irq+0x8>
    2a8a:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    2a8c:	f241 2300 	movw	r3, #4608	; 0x1200
    2a90:	f2c4 0302 	movt	r3, #16386	; 0x4002
    2a94:	f853 2f14 	ldr.w	r2, [r3, #20]!
    2a98:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    2a9c:	fa01 f000 	lsl.w	r0, r1, r0
    2aa0:	ea40 0002 	orr.w	r0, r0, r2
    2aa4:	6018      	str	r0, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
    2aa6:	681b      	ldr	r3, [r3, #0]
    2aa8:	9301      	str	r3, [sp, #4]
    ++dummy_read;
    2aaa:	9b01      	ldr	r3, [sp, #4]
    2aac:	f103 0301 	add.w	r3, r3, #1
    2ab0:	9301      	str	r3, [sp, #4]
}
    2ab2:	b002      	add	sp, #8
    2ab4:	4770      	bx	lr
    2ab6:	bf00      	nop

00002ab8 <ACE_enable_comp_fall_irq>:
void ACE_enable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    ASSERT( comp_id < NB_OF_COMPARATORS );
    2ab8:	2809      	cmp	r0, #9
    2aba:	d900      	bls.n	2abe <ACE_enable_comp_fall_irq+0x6>
    2abc:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    2abe:	f241 2300 	movw	r3, #4608	; 0x1200
    2ac2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    2ac6:	f853 2f0c 	ldr.w	r2, [r3, #12]!
    2aca:	f04f 0101 	mov.w	r1, #1
    2ace:	fa01 f000 	lsl.w	r0, r1, r0
    2ad2:	ea40 0002 	orr.w	r0, r0, r2
    2ad6:	6018      	str	r0, [r3, #0]
}
    2ad8:	4770      	bx	lr
    2ada:	bf00      	nop

00002adc <ACE_disable_comp_fall_irq>:
 */
void ACE_disable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    2adc:	b082      	sub	sp, #8
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    2ade:	2809      	cmp	r0, #9
    2ae0:	d900      	bls.n	2ae4 <ACE_disable_comp_fall_irq+0x8>
    2ae2:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    2ae4:	f241 2300 	movw	r3, #4608	; 0x1200
    2ae8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    2aec:	f853 2f0c 	ldr.w	r2, [r3, #12]!
    2af0:	f04f 0101 	mov.w	r1, #1
    2af4:	fa01 f000 	lsl.w	r0, r1, r0
    2af8:	ea22 0000 	bic.w	r0, r2, r0
    2afc:	6018      	str	r0, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
    2afe:	681b      	ldr	r3, [r3, #0]
    2b00:	9301      	str	r3, [sp, #4]
    ++dummy_read;
    2b02:	9b01      	ldr	r3, [sp, #4]
    2b04:	440b      	add	r3, r1
    2b06:	9301      	str	r3, [sp, #4]
}
    2b08:	b002      	add	sp, #8
    2b0a:	4770      	bx	lr

00002b0c <ACE_clear_comp_fall_irq>:
 */
void ACE_clear_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    2b0c:	b082      	sub	sp, #8
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    2b0e:	2809      	cmp	r0, #9
    2b10:	d900      	bls.n	2b14 <ACE_clear_comp_fall_irq+0x8>
    2b12:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    2b14:	f241 2300 	movw	r3, #4608	; 0x1200
    2b18:	f2c4 0302 	movt	r3, #16386	; 0x4002
    2b1c:	f853 2f14 	ldr.w	r2, [r3, #20]!
    2b20:	f04f 0101 	mov.w	r1, #1
    2b24:	fa01 f000 	lsl.w	r0, r1, r0
    2b28:	ea40 0002 	orr.w	r0, r0, r2
    2b2c:	6018      	str	r0, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
    2b2e:	681b      	ldr	r3, [r3, #0]
    2b30:	9301      	str	r3, [sp, #4]
    ++dummy_read;
    2b32:	9b01      	ldr	r3, [sp, #4]
    2b34:	440b      	add	r3, r1
    2b36:	9301      	str	r3, [sp, #4]
}
    2b38:	b002      	add	sp, #8
    2b3a:	4770      	bx	lr

00002b3c <ACE_get_comp_status>:
/*-------------------------------------------------------------------------*//**
 * Returns the raw analog quad comparator status.
 */
uint32_t ACE_get_comp_status( void )
{
    return ACE->COMP_IRQ;
    2b3c:	f241 2310 	movw	r3, #4624	; 0x1210
    2b40:	f2c4 0302 	movt	r3, #16386	; 0x4002
    2b44:	6818      	ldr	r0, [r3, #0]
}
    2b46:	4770      	bx	lr

00002b48 <ACE_get_channel_count>:
(
    void
)
{
    return (uint32_t)ACE_NB_OF_INPUT_CHANNELS;
}
    2b48:	f04f 0002 	mov.w	r0, #2
    2b4c:	4770      	bx	lr
    2b4e:	bf00      	nop

00002b50 <ACE_get_first_channel>:
    ace_channel_handle_t channel_handle;
    
    channel_handle = (ace_channel_handle_t)0;
    
    return channel_handle;
}
    2b50:	f04f 0000 	mov.w	r0, #0
    2b54:	4770      	bx	lr
    2b56:	bf00      	nop

00002b58 <ACE_get_next_channel>:
ACE_get_next_channel
(
    ace_channel_handle_t channel_handle
)
{
    ++channel_handle;
    2b58:	f100 0001 	add.w	r0, r0, #1
    
    if ( channel_handle >= NB_OF_ACE_CHANNEL_HANDLES )
    2b5c:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    {
         channel_handle = (ace_channel_handle_t)0;
    }
    
    return channel_handle;
}
    2b60:	2801      	cmp	r0, #1
    2b62:	bf88      	it	hi
    2b64:	2000      	movhi	r0, #0
    2b66:	4770      	bx	lr

00002b68 <ACE_get_input_channel_handle>:
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    {
        if ( g_ace_channel_desc_table[channel_idx].signal_id == channel_id )
    2b68:	f240 033c 	movw	r3, #60	; 0x3c
    2b6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b70:	791b      	ldrb	r3, [r3, #4]
    2b72:	4283      	cmp	r3, r0
    2b74:	bf08      	it	eq
    2b76:	2000      	moveq	r0, #0
    2b78:	d00b      	beq.n	2b92 <ACE_get_input_channel_handle+0x2a>
    2b7a:	f240 033c 	movw	r3, #60	; 0x3c
    2b7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b82:	7d1b      	ldrb	r3, [r3, #20]
    2b84:	4283      	cmp	r3, r0
    2b86:	d002      	beq.n	2b8e <ACE_get_input_channel_handle+0x26>
    2b88:	f04f 0002 	mov.w	r0, #2
    2b8c:	4770      	bx	lr
    2b8e:	f04f 0001 	mov.w	r0, #1
        {
            /* channel ID found. */
            channel_handle = (ace_channel_handle_t)channel_idx;
    2b92:	b2c0      	uxtb	r0, r0
            break;
        }
    }
    return channel_handle;
}
    2b94:	4770      	bx	lr
    2b96:	bf00      	nop

00002b98 <ACE_get_ppe_sample>:
{
    uint16_t sample;
    uint16_t ppe_offset;
    
    ppe_offset = g_ace_channel_desc_table[channel_handle].signal_ppe_offset;
    sample = (uint16_t)(ACE->PPE_RAM_DATA[ppe_offset] >> 16u);
    2b98:	f240 033c 	movw	r3, #60	; 0x3c
    2b9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ba0:	eb03 1300 	add.w	r3, r3, r0, lsl #4
    2ba4:	88da      	ldrh	r2, [r3, #6]
    2ba6:	f240 0300 	movw	r3, #0
    2baa:	f2c4 0302 	movt	r3, #16386	; 0x4002
    2bae:	f502 62c0 	add.w	r2, r2, #1536	; 0x600
    2bb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2bb6:	ea4f 4313 	mov.w	r3, r3, lsr #16
    
    /* Check that the PPE processing did not result into a negative value.*/
    if((sample & 0x8000u) > 0u)
    2bba:	b218      	sxth	r0, r3
        /* Normalize negative value to zero. */
        sample = 0u;
    }
    
    return sample;
}
    2bbc:	ea23 70e0 	bic.w	r0, r3, r0, asr #31
    2bc0:	4770      	bx	lr
    2bc2:	bf00      	nop

00002bc4 <ACE_get_channel_handle>:
ace_channel_handle_t
ACE_get_channel_handle
(
    const uint8_t * p_sz_channel_name
)
{
    2bc4:	b510      	push	{r4, lr}
    2bc6:	4604      	mov	r4, r0
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    {
        if ( g_ace_channel_desc_table[channel_idx].p_sz_channel_name != 0 )
    2bc8:	f240 033c 	movw	r3, #60	; 0x3c
    2bcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2bd0:	6819      	ldr	r1, [r3, #0]
    2bd2:	b121      	cbz	r1, 2bde <ACE_get_channel_handle+0x1a>
        {
            int32_t diff;
            diff = strncmp( (const char*)p_sz_channel_name, (const char*)g_ace_channel_desc_table[channel_idx].p_sz_channel_name, (size_t)MAX_CHANNEL_NAME_LENGTH );
    2bd4:	f04f 0210 	mov.w	r2, #16
    2bd8:	f001 fbf2 	bl	43c0 <strncmp>
            if ( 0 == diff )
    2bdc:	b168      	cbz	r0, 2bfa <ACE_get_channel_handle+0x36>
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    {
        if ( g_ace_channel_desc_table[channel_idx].p_sz_channel_name != 0 )
    2bde:	f240 033c 	movw	r3, #60	; 0x3c
    2be2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2be6:	6919      	ldr	r1, [r3, #16]
    2be8:	b149      	cbz	r1, 2bfe <ACE_get_channel_handle+0x3a>
        {
            int32_t diff;
            diff = strncmp( (const char*)p_sz_channel_name, (const char*)g_ace_channel_desc_table[channel_idx].p_sz_channel_name, (size_t)MAX_CHANNEL_NAME_LENGTH );
    2bea:	4620      	mov	r0, r4
    2bec:	f04f 0210 	mov.w	r2, #16
    2bf0:	f001 fbe6 	bl	43c0 <strncmp>
            if ( 0 == diff )
    2bf4:	b918      	cbnz	r0, 2bfe <ACE_get_channel_handle+0x3a>
    2bf6:	f04f 0001 	mov.w	r0, #1
            {
                /* channel name found. */
                channel_handle = (ace_channel_handle_t)channel_idx;
    2bfa:	b2c0      	uxtb	r0, r0
                break;
    2bfc:	bd10      	pop	{r4, pc}
    2bfe:	f04f 0002 	mov.w	r0, #2
            }
        }
    }
    return channel_handle;
}
    2c02:	bd10      	pop	{r4, pc}

00002c04 <ACE_init>:

/*-------------------------------------------------------------------------*//**
  See "mss_ace.h" for details of how to use this function.
 */
void ACE_init( void )
{
    2c04:	b508      	push	{r3, lr}
    /* Initialize driver's internal data. */
    ace_init_flags();
    2c06:	f000 fbcd 	bl	33a4 <ace_init_flags>
    
    /* Initialize the data structures used by conversion functions. */
    ace_init_convert();
    2c0a:	f000 f8fd 	bl	2e08 <ace_init_convert>
}
    2c0e:	bd08      	pop	{r3, pc}

00002c10 <__get_PSP>:
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, psp\n\t" 
    2c10:	f3ef 8009 	mrs	r0, PSP
    2c14:	4600      	mov	r0, r0
    2c16:	4770      	bx	lr

00002c18 <__set_PSP>:
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0\n\t"
    2c18:	f380 8809 	msr	PSP, r0
    2c1c:	4770      	bx	lr
    2c1e:	bf00      	nop

00002c20 <__get_MSP>:
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, msp\n\t" 
    2c20:	f3ef 8008 	mrs	r0, MSP
    2c24:	4600      	mov	r0, r0
    2c26:	4770      	bx	lr

00002c28 <__set_MSP>:
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0\n\t"
    2c28:	f380 8808 	msr	MSP, r0
    2c2c:	4770      	bx	lr
    2c2e:	bf00      	nop

00002c30 <__get_BASEPRI>:
 */
uint32_t __get_BASEPRI(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
    2c30:	f3ef 8012 	mrs	r0, BASEPRI_MASK
  return(result);
}
    2c34:	4770      	bx	lr
    2c36:	bf00      	nop

00002c38 <__set_BASEPRI>:
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
    2c38:	f380 8811 	msr	BASEPRI, r0
}
    2c3c:	4770      	bx	lr
    2c3e:	bf00      	nop

00002c40 <__get_PRIMASK>:
 */
uint32_t __get_PRIMASK(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    2c40:	f3ef 8010 	mrs	r0, PRIMASK
  return(result);
}
    2c44:	4770      	bx	lr
    2c46:	bf00      	nop

00002c48 <__set_PRIMASK>:
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
    2c48:	f380 8810 	msr	PRIMASK, r0
}
    2c4c:	4770      	bx	lr
    2c4e:	bf00      	nop

00002c50 <__get_FAULTMASK>:
 */
uint32_t __get_FAULTMASK(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
    2c50:	f3ef 8013 	mrs	r0, FAULTMASK
  return(result);
}
    2c54:	4770      	bx	lr
    2c56:	bf00      	nop

00002c58 <__set_FAULTMASK>:
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
    2c58:	f380 8813 	msr	FAULTMASK, r0
}
    2c5c:	4770      	bx	lr
    2c5e:	bf00      	nop

00002c60 <__get_CONTROL>:
 */
uint32_t __get_CONTROL(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
    2c60:	f3ef 8014 	mrs	r0, CONTROL
  return(result);
}
    2c64:	4770      	bx	lr
    2c66:	bf00      	nop

00002c68 <__set_CONTROL>:
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) );
    2c68:	f380 8814 	msr	CONTROL, r0
}
    2c6c:	4770      	bx	lr
    2c6e:	bf00      	nop

00002c70 <__REV>:
 */
uint32_t __REV(uint32_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
    2c70:	ba00      	rev	r0, r0
  return(result);
}
    2c72:	4770      	bx	lr

00002c74 <__REV16>:
 */
uint32_t __REV16(uint16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
    2c74:	ba40      	rev16	r0, r0
  return(result);
}
    2c76:	4770      	bx	lr

00002c78 <__REVSH>:
 */
int32_t __REVSH(int16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
    2c78:	bac0      	revsh	r0, r0
  return(result);
}
    2c7a:	4770      	bx	lr

00002c7c <__RBIT>:
 */
uint32_t __RBIT(uint32_t value)
{
  uint32_t result=0;
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
    2c7c:	fa90 f0a0 	rbit	r0, r0
   return(result);
}
    2c80:	4770      	bx	lr
    2c82:	bf00      	nop

00002c84 <__LDREXB>:
 */
uint8_t __LDREXB(uint8_t *addr)
{
    uint8_t result=0;
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
    2c84:	e8d0 0f4f 	ldrexb	r0, [r0]
   return(result);
}
    2c88:	b2c0      	uxtb	r0, r0
    2c8a:	4770      	bx	lr

00002c8c <__LDREXH>:
 */
uint16_t __LDREXH(uint16_t *addr)
{
    uint16_t result=0;
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
    2c8c:	e8d0 0f5f 	ldrexh	r0, [r0]
   return(result);
}
    2c90:	b280      	uxth	r0, r0
    2c92:	4770      	bx	lr

00002c94 <__LDREXW>:
 */
uint32_t __LDREXW(uint32_t *addr)
{
    uint32_t result=0;
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
    2c94:	e850 0f00 	ldrex	r0, [r0]
   return(result);
}
    2c98:	4770      	bx	lr
    2c9a:	bf00      	nop

00002c9c <__STREXB>:
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
    2c9c:	e8c1 0f43 	strexb	r3, r0, [r1]
    2ca0:	4618      	mov	r0, r3
   return(result);
}
    2ca2:	4770      	bx	lr

00002ca4 <__STREXH>:
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
    2ca4:	e8c1 0f53 	strexh	r3, r0, [r1]
    2ca8:	4618      	mov	r0, r3
   return(result);
}
    2caa:	4770      	bx	lr

00002cac <__STREXW>:
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    2cac:	e841 0000 	strex	r0, r0, [r1]
   return(result);
}
    2cb0:	4770      	bx	lr
    2cb2:	bf00      	nop

00002cb4 <SystemInit>:
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    2cb4:	4770      	bx	lr
    2cb6:	bf00      	nop

00002cb8 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
    2cb8:	b430      	push	{r4, r5}
    2cba:	b084      	sub	sp, #16
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
    2cbc:	f649 7364 	movw	r3, #40804	; 0x9f64
    2cc0:	f2c0 0300 	movt	r3, #0
    2cc4:	46ec      	mov	ip, sp
    2cc6:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    2cc8:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
    2ccc:	f242 0300 	movw	r3, #8192	; 0x2000
    2cd0:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2cd4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    2cd6:	f002 020c 	and.w	r2, r2, #12
    2cda:	a904      	add	r1, sp, #16
    2cdc:	440a      	add	r2, r1
    2cde:	f852 5c10 	ldr.w	r5, [r2, #-16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
    2ce2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    2ce4:	f3c2 1201 	ubfx	r2, r2, #4, #2
    2ce8:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    2cec:	f852 4c10 	ldr.w	r4, [r2, #-16]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
    2cf0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    2cf2:	f3c2 1281 	ubfx	r2, r2, #6, #2
    2cf6:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    2cfa:	f852 0c10 	ldr.w	r0, [r2, #-16]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
    2cfe:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
    2d00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
        FabDiv = obdiv + 1uL;
    2d02:	f3c1 2104 	ubfx	r1, r1, #8, #5
    2d06:	f101 0101 	add.w	r1, r1, #1
        if ( obdivhalf != 0uL )
    2d0a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
        {
            FabDiv = FabDiv * 2uL;
    2d0e:	bf18      	it	ne
    2d10:	0049      	lslne	r1, r1, #1
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    uint32_t * p_idcode = IDCODE_LOCATION;
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
    2d12:	f240 2330 	movw	r3, #560	; 0x230
    2d16:	f2c6 0308 	movt	r3, #24584	; 0x6008
    2d1a:	681a      	ldr	r2, [r3, #0]
	
    if ( A2F060IFX_ID == idcode )
    2d1c:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
    2d20:	f241 13cf 	movw	r3, #4559	; 0x11cf
    2d24:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
    2d28:	429a      	cmp	r2, r3
    2d2a:	d105      	bne.n	2d38 <SystemCoreClockUpdate+0x80>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
        fclk = *p_fclk;
    2d2c:	f64e 732c 	movw	r3, #61228	; 0xef2c
    2d30:	f2c6 0301 	movt	r3, #24577	; 0x6001
    2d34:	681a      	ldr	r2, [r3, #0]
    2d36:	e028      	b.n	2d8a <SystemCoreClockUpdate+0xd2>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
    2d38:	f640 031c 	movw	r3, #2076	; 0x81c
    2d3c:	f2c6 0308 	movt	r3, #24584	; 0x6008
    2d40:	681a      	ldr	r2, [r3, #0]
    2d42:	f244 3341 	movw	r3, #17217	; 0x4341
    2d46:	f6c4 4354 	movt	r3, #19540	; 0x4c54
    2d4a:	429a      	cmp	r2, r3
    2d4c:	d11e      	bne.n	2d8c <SystemCoreClockUpdate+0xd4>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
        uint32_t sysboot_version = *p_sysboot_version;
    2d4e:	f640 0340 	movw	r3, #2112	; 0x840
    2d52:	f2c6 0308 	movt	r3, #24584	; 0x6008
    2d56:	681a      	ldr	r2, [r3, #0]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
    2d58:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
    2d5c:	f240 3300 	movw	r3, #768	; 0x300
    2d60:	f2c0 0301 	movt	r3, #1
    2d64:	429a      	cmp	r2, r3
    2d66:	d911      	bls.n	2d8c <SystemCoreClockUpdate+0xd4>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
    2d68:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
    2d6c:	d205      	bcs.n	2d7a <SystemCoreClockUpdate+0xc2>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
                fclk = *p_fclk;
    2d6e:	f241 632c 	movw	r3, #5676	; 0x162c
    2d72:	f2c6 0308 	movt	r3, #24584	; 0x6008
    2d76:	681a      	ldr	r2, [r3, #0]
    2d78:	e007      	b.n	2d8a <SystemCoreClockUpdate+0xd2>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
    2d7a:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
    2d7e:	d205      	bcs.n	2d8c <SystemCoreClockUpdate+0xd4>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
                fclk = *p_fclk;
    2d80:	f641 63ac 	movw	r3, #7852	; 0x1eac
    2d84:	f2c6 0308 	movt	r3, #24584	; 0x6008
    2d88:	681a      	ldr	r2, [r3, #0]
                fclk = 0uL;
            }
        }
    }
    
    if ( 0uL == fclk )
    2d8a:	b922      	cbnz	r2, 2d96 <SystemCoreClockUpdate+0xde>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
    2d8c:	be00      	bkpt	0x0000
    2d8e:	f647 0240 	movw	r2, #30784	; 0x7840
    2d92:	f2c0 127d 	movt	r2, #381	; 0x17d
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
    2d96:	f240 031c 	movw	r3, #28
    2d9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d9e:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
    2da0:	fbb2 f5f5 	udiv	r5, r2, r5
    2da4:	605d      	str	r5, [r3, #4]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
    2da6:	fbb2 f4f4 	udiv	r4, r2, r4
    2daa:	609c      	str	r4, [r3, #8]
    g_FrequencyACE = SystemCoreClock / AceDiv;
    2dac:	fbb2 f0f0 	udiv	r0, r2, r0
    2db0:	60d8      	str	r0, [r3, #12]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
    2db2:	fbb2 f1f1 	udiv	r1, r2, r1
    2db6:	6119      	str	r1, [r3, #16]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
    2db8:	615a      	str	r2, [r3, #20]
}
    2dba:	b004      	add	sp, #16
    2dbc:	bc30      	pop	{r4, r5}
    2dbe:	4770      	bx	lr

00002dc0 <ACE_get_channel_type>:
    ace_channel_handle_t    channel_handle
)
{
    channel_type_t channel_type = VOLTAGE;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    2dc0:	2801      	cmp	r0, #1
    2dc2:	d903      	bls.n	2dcc <ACE_get_channel_type+0xc>
    2dc4:	be00      	bkpt	0x0000
    2dc6:	f04f 0000 	mov.w	r0, #0
    2dca:	4770      	bx	lr
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    {
        channel_type = channel_type_lut_h[channel_handle];
    2dcc:	f240 53b0 	movw	r3, #1456	; 0x5b0
    2dd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2dd4:	5c18      	ldrb	r0, [r3, r0]
    {
        channel_type = VOLTAGE;
    }
    
    return channel_type;
}
    2dd6:	4770      	bx	lr

00002dd8 <ACE_convert_adc_input_to_mV>:
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    adc_id = (uint8_t)channel_id >> 4u;
    voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / g_ace_adc_config[adc_id].adc_resolution;
    2dd8:	f240 033c 	movw	r3, #60	; 0x3c
    2ddc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2de0:	eb03 1300 	add.w	r3, r3, r0, lsl #4
    2de4:	791a      	ldrb	r2, [r3, #4]
    2de6:	ea4f 1212 	mov.w	r2, r2, lsr #4
    2dea:	f240 0334 	movw	r3, #52	; 0x34
    2dee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2df2:	eb03 0082 	add.w	r0, r3, r2, lsl #2
    2df6:	8840      	ldrh	r0, [r0, #2]
    2df8:	fb00 f001 	mul.w	r0, r0, r1
    2dfc:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
    
    return voltage;
}
    2e00:	fbb0 f0f3 	udiv	r0, r0, r3
    2e04:	4770      	bx	lr
    2e06:	bf00      	nop

00002e08 <ace_init_convert>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ace_init_convert(void)
{
    2e08:	e92d 05f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl}
    uint8_t abps_idx;
    int32_t channel;
    uint32_t saved_pc2_ctrl;
    
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    2e0c:	f240 0200 	movw	r2, #0
    2e10:	f2c4 0202 	movt	r2, #16386	; 0x4002
    2e14:	f8d2 50c8 	ldr.w	r5, [r2, #200]	; 0xc8
    ACE->PC2_CTRL = 0u;
    2e18:	f04f 0300 	mov.w	r3, #0
    2e1c:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
        uint8_t quad_id;
        uint8_t acb_config_byte;
        uint8_t channel_is_abps2;
        
        quad_id = abps_idx / 2u;
        acb_config_byte = ACE->ACB_DATA[quad_id].b8;
    2e20:	4610      	mov	r0, r2
            g_gdec_lut[abps_idx] = (acb_config_byte >> 5u) & 0x03u;
        }
        else
        {
            /* ABPS1 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
    2e22:	4c36      	ldr	r4, [pc, #216]	; (2efc <ace_init_convert+0xf4>)
    int32_t channel;
    uint32_t saved_pc2_ctrl;
    
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    ACE->PC2_CTRL = 0u;
    2e24:	b2da      	uxtb	r2, r3
        uint8_t quad_id;
        uint8_t acb_config_byte;
        uint8_t channel_is_abps2;
        
        quad_id = abps_idx / 2u;
        acb_config_byte = ACE->ACB_DATA[quad_id].b8;
    2e26:	ea4f 0152 	mov.w	r1, r2, lsr #1
    2e2a:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    2e2e:	eb00 1101 	add.w	r1, r0, r1, lsl #4
    2e32:	f501 7108 	add.w	r1, r1, #544	; 0x220
    2e36:	7909      	ldrb	r1, [r1, #4]
        channel_is_abps2 = abps_idx & 0x01u;
        if(channel_is_abps2)
    2e38:	f012 0f01 	tst.w	r2, #1
        {
            /* ABPS2 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 5u) & 0x03u;
    2e3c:	bf14      	ite	ne
    2e3e:	f3c1 1141 	ubfxne	r1, r1, #5, #2
        }
        else
        {
            /* ABPS1 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
    2e42:	f3c1 0141 	ubfxeq	r1, r1, #1, #2
    2e46:	54e1      	strb	r1, [r4, r3]
    2e48:	f103 0301 	add.w	r3, r3, #1
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    ACE->PC2_CTRL = 0u;
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    2e4c:	2b0a      	cmp	r3, #10
    2e4e:	d1e9      	bne.n	2e24 <ace_init_convert+0x1c>
    2e50:	f04f 0300 	mov.w	r3, #0
        uint8_t acb_config_byte;
        adc_channel_id_t channel_id;
        channel_type_t channel_type;
    
        channel_id = g_ace_channel_desc_table[channel].signal_id;
        quad_id = channel_quad_lut[channel_id];
    2e54:	f240 043c 	movw	r4, #60	; 0x3c
    2e58:	f2c2 0400 	movt	r4, #8192	; 0x2000
    2e5c:	f24a 0204 	movw	r2, #40964	; 0xa004
    2e60:	f2c0 0200 	movt	r2, #0
                channel_type = VOLTAGE;
                break;
                
            case CURRENT_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
                acb_config_byte = ACE->ACB_DATA[quad_id].b9;
    2e64:	f240 0700 	movw	r7, #0
    2e68:	f2c4 0702 	movt	r7, #16386	; 0x4002
                    channel_type = TEMPERATURE;
                }
                break;
                
            default:
                ASSERT(0);
    2e6c:	4698      	mov	r8, r3
                break;
            
            case TEMPERATURE_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
                acb_config_byte = ACE->ACB_DATA[quad_id].b10;
                if ( acb_config_byte & 0x01u )
    2e6e:	f04f 0a02 	mov.w	sl, #2
                ASSERT(0);
                channel_type = VOLTAGE;
                break;
        }
        
        channel_type_lut_h[channel] = channel_type;
    2e72:	f240 5cb0 	movw	ip, #1456	; 0x5b0
    2e76:	f2c2 0c00 	movt	ip, #8192	; 0x2000
#define PPE_SAMPLES_RESOLUTION    4095u

/*-------------------------------------------------------------------------*//**
 *
 */
void ace_init_convert(void)
    2e7a:	461e      	mov	r6, r3
        uint8_t acb_config_byte;
        adc_channel_id_t channel_id;
        channel_type_t channel_type;
    
        channel_id = g_ace_channel_desc_table[channel].signal_id;
        quad_id = channel_quad_lut[channel_id];
    2e7c:	eb04 1103 	add.w	r1, r4, r3, lsl #4
    2e80:	7909      	ldrb	r1, [r1, #4]
    2e82:	5c50      	ldrb	r0, [r2, r1]
        
        switch (channel_type_lut[channel_id])
    2e84:	4411      	add	r1, r2
    2e86:	f891 1030 	ldrb.w	r1, [r1, #48]	; 0x30
    2e8a:	2901      	cmp	r1, #1
    2e8c:	d003      	beq.n	2e96 <ace_init_convert+0x8e>
    2e8e:	b321      	cbz	r1, 2eda <ace_init_convert+0xd2>
    2e90:	2902      	cmp	r1, #2
    2e92:	d11f      	bne.n	2ed4 <ace_init_convert+0xcc>
    2e94:	e00e      	b.n	2eb4 <ace_init_convert+0xac>
            case VOLTAGE_CHANNEL:
                channel_type = VOLTAGE;
                break;
                
            case CURRENT_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    2e96:	28ff      	cmp	r0, #255	; 0xff
    2e98:	d100      	bne.n	2e9c <ace_init_convert+0x94>
    2e9a:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b9;
    2e9c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    2ea0:	eb07 1100 	add.w	r1, r7, r0, lsl #4
    2ea4:	f501 7108 	add.w	r1, r1, #544	; 0x220
    2ea8:	7a09      	ldrb	r1, [r1, #8]
    2eaa:	f081 0101 	eor.w	r1, r1, #1
    2eae:	f001 0101 	and.w	r1, r1, #1
    2eb2:	e013      	b.n	2edc <ace_init_convert+0xd4>
                    channel_type = CURRENT;
                }
                break;
            
            case TEMPERATURE_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    2eb4:	28ff      	cmp	r0, #255	; 0xff
    2eb6:	d100      	bne.n	2eba <ace_init_convert+0xb2>
    2eb8:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b10;
    2eba:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    2ebe:	eb07 1100 	add.w	r1, r7, r0, lsl #4
    2ec2:	f501 710a 	add.w	r1, r1, #552	; 0x228
    2ec6:	7909      	ldrb	r1, [r1, #4]
                if ( acb_config_byte & 0x01u )
    2ec8:	f011 0f01 	tst.w	r1, #1
    2ecc:	bf08      	it	eq
    2ece:	4651      	moveq	r1, sl
    2ed0:	d004      	beq.n	2edc <ace_init_convert+0xd4>
    2ed2:	e002      	b.n	2eda <ace_init_convert+0xd2>
                    channel_type = TEMPERATURE;
                }
                break;
                
            default:
                ASSERT(0);
    2ed4:	be00      	bkpt	0x0000
    2ed6:	4641      	mov	r1, r8
    2ed8:	e000      	b.n	2edc <ace_init_convert+0xd4>
    2eda:	4641      	mov	r1, r8
                channel_type = VOLTAGE;
                break;
        }
        
        channel_type_lut_h[channel] = channel_type;
    2edc:	f80c 1006 	strb.w	r1, [ip, r6]
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    2ee0:	f103 0301 	add.w	r3, r3, #1
    2ee4:	2b02      	cmp	r3, #2
    2ee6:	d1c8      	bne.n	2e7a <ace_init_convert+0x72>
        
        channel_type_lut_h[channel] = channel_type;
    }
    
    /* Restore SSE PC2 operations. */
    ACE->PC2_CTRL = saved_pc2_ctrl;
    2ee8:	f240 0300 	movw	r3, #0
    2eec:	f2c4 0302 	movt	r3, #16386	; 0x4002
    2ef0:	f8c3 50c8 	str.w	r5, [r3, #200]	; 0xc8
}
    2ef4:	e8bd 05f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl}
    2ef8:	4770      	bx	lr
    2efa:	bf00      	nop
    2efc:	200005b4 	.word	0x200005b4

00002f00 <ACE_convert_to_mV>:
int32_t ACE_convert_to_mV
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    2f00:	b410      	push	{r4}
    int32_t voltage;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    2f02:	f240 033c 	movw	r3, #60	; 0x3c
    2f06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f0a:	eb03 1300 	add.w	r3, r3, r0, lsl #4
    2f0e:	791b      	ldrb	r3, [r3, #4]
    adc_id = (uint8_t)channel_id >> 4u;
    2f10:	ea4f 1413 	mov.w	r4, r3, lsr #4
    
    if (NON_ABPS_CHANNEL == abps_channel_lut[channel_id])
    2f14:	469c      	mov	ip, r3
    2f16:	f24a 0304 	movw	r3, #40964	; 0xa004
    2f1a:	f2c0 0300 	movt	r3, #0
    2f1e:	4463      	add	r3, ip
    2f20:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
    2f24:	2bff      	cmp	r3, #255	; 0xff
    2f26:	d115      	bne.n	2f54 <ACE_convert_to_mV+0x54>
    {
        uint32_t adc_voltage;
        
        adc_voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / PPE_SAMPLES_RESOLUTION;
        voltage = (int32_t)adc_voltage;
    2f28:	f240 0334 	movw	r3, #52	; 0x34
    2f2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f30:	eb03 0484 	add.w	r4, r3, r4, lsl #2
    2f34:	8863      	ldrh	r3, [r4, #2]
    2f36:	fb03 f101 	mul.w	r1, r3, r1
    2f3a:	f240 1301 	movw	r3, #257	; 0x101
    2f3e:	f2c0 0310 	movt	r3, #16
    2f42:	fba3 2301 	umull	r2, r3, r3, r1
    2f46:	ebc3 0101 	rsb	r1, r3, r1
    2f4a:	eb03 0351 	add.w	r3, r3, r1, lsr #1
    2f4e:	ea4f 20d3 	mov.w	r0, r3, lsr #11
    2f52:	e031      	b.n	2fb8 <ACE_convert_to_mV+0xb8>
        apbs_idx = abps_idx_lut[channel_id];
        gdec = g_gdec_lut[apbs_idx];

        sample = (int32_t)sample_value;
        ppe_resolution = (int32_t)PPE_SAMPLES_RESOLUTION;
        gain = (int32_t)apbs_gain_lut[gdec];
    2f54:	f240 50b0 	movw	r0, #1456	; 0x5b0
    2f58:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2f5c:	f24a 0304 	movw	r3, #40964	; 0xa004
    2f60:	f2c0 0300 	movt	r3, #0
    2f64:	eb0c 0203 	add.w	r2, ip, r3
    2f68:	f892 2090 	ldrb.w	r2, [r2, #144]	; 0x90
    2f6c:	4410      	add	r0, r2
    2f6e:	f890 c004 	ldrb.w	ip, [r0, #4]
        range = (int32_t)apbs_range[gdec];
        va_ref = (int32_t)g_ace_adc_config[adc_id].va_ref;
        
        voltage = range - (((ppe_resolution - sample) * (va_ref * gain)) / ppe_resolution);
    2f72:	eb03 024c 	add.w	r2, r3, ip, lsl #1
    2f76:	f9b2 00c0 	ldrsh.w	r0, [r2, #192]	; 0xc0
    2f7a:	f5c1 617e 	rsb	r1, r1, #4064	; 0xfe0
    2f7e:	f101 011f 	add.w	r1, r1, #31
    2f82:	f240 0234 	movw	r2, #52	; 0x34
    2f86:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2f8a:	eb02 0284 	add.w	r2, r2, r4, lsl #2
    2f8e:	8852      	ldrh	r2, [r2, #2]
    2f90:	fb02 f101 	mul.w	r1, r2, r1
    2f94:	4463      	add	r3, ip
    2f96:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
    2f9a:	fb03 f101 	mul.w	r1, r3, r1
    2f9e:	f240 0381 	movw	r3, #129	; 0x81
    2fa2:	f2c8 0308 	movt	r3, #32776	; 0x8008
    2fa6:	fb83 2301 	smull	r2, r3, r3, r1
    2faa:	440b      	add	r3, r1
    2fac:	ea4f 71e1 	mov.w	r1, r1, asr #31
    2fb0:	ebc1 21e3 	rsb	r1, r1, r3, asr #11
    2fb4:	ebc1 0000 	rsb	r0, r1, r0
    }
    return voltage;
}
    2fb8:	bc10      	pop	{r4}
    2fba:	4770      	bx	lr

00002fbc <ACE_convert_to_mA>:
uint32_t ACE_convert_to_mA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    2fbc:	b510      	push	{r4, lr}
    uint32_t current = 0u;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    2fbe:	2801      	cmp	r0, #1
    2fc0:	d903      	bls.n	2fca <ACE_convert_to_mA+0xe>
    2fc2:	be00      	bkpt	0x0000
    2fc4:	f04f 0000 	mov.w	r0, #0
    2fc8:	bd10      	pop	{r4, pc}
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    2fca:	f240 033c 	movw	r3, #60	; 0x3c
    2fce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2fd2:	eb03 1300 	add.w	r3, r3, r0, lsl #4
    2fd6:	791a      	ldrb	r2, [r3, #4]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    2fd8:	2a2f      	cmp	r2, #47	; 0x2f
    2fda:	d900      	bls.n	2fde <ACE_convert_to_mA+0x22>
    2fdc:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    2fde:	f24a 0304 	movw	r3, #40964	; 0xa004
    2fe2:	f2c0 0300 	movt	r3, #0
    2fe6:	4413      	add	r3, r2
    2fe8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
    2fec:	2b01      	cmp	r3, #1
    2fee:	d116      	bne.n	301e <ACE_convert_to_mA+0x62>
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    2ff0:	f002 0430 	and.w	r4, r2, #48	; 0x30
    2ff4:	f3c2 0280 	ubfx	r2, r2, #2, #1
    2ff8:	eb02 04d4 	add.w	r4, r2, r4, lsr #3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    2ffc:	2c03      	cmp	r4, #3
    2ffe:	d80e      	bhi.n	301e <ACE_convert_to_mA+0x62>
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
    3000:	f7ff ff7e 	bl	2f00 <ACE_convert_to_mV>
                current = (voltage * 20u) / resistor;
    3004:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    3008:	ea4f 0080 	mov.w	r0, r0, lsl #2
    300c:	f649 7374 	movw	r3, #40820	; 0x9f74
    3010:	f2c0 0300 	movt	r3, #0
    3014:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
    3018:	fbb0 f0f3 	udiv	r0, r0, r3
    301c:	bd10      	pop	{r4, pc}
    301e:	f04f 0000 	mov.w	r0, #0
        }
    }
    

    return current;
}
    3022:	bd10      	pop	{r4, pc}

00003024 <ACE_convert_to_uA>:
uint32_t ACE_convert_to_uA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    3024:	b510      	push	{r4, lr}
    uint32_t current = 0u;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    3026:	2801      	cmp	r0, #1
    3028:	d903      	bls.n	3032 <ACE_convert_to_uA+0xe>
    302a:	be00      	bkpt	0x0000
    302c:	f04f 0000 	mov.w	r0, #0
    3030:	bd10      	pop	{r4, pc}
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    3032:	f240 033c 	movw	r3, #60	; 0x3c
    3036:	f2c2 0300 	movt	r3, #8192	; 0x2000
    303a:	eb03 1300 	add.w	r3, r3, r0, lsl #4
    303e:	791a      	ldrb	r2, [r3, #4]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    3040:	2a2f      	cmp	r2, #47	; 0x2f
    3042:	d900      	bls.n	3046 <ACE_convert_to_uA+0x22>
    3044:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    3046:	f24a 0304 	movw	r3, #40964	; 0xa004
    304a:	f2c0 0300 	movt	r3, #0
    304e:	4413      	add	r3, r2
    3050:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
    3054:	2b01      	cmp	r3, #1
    3056:	d116      	bne.n	3086 <ACE_convert_to_uA+0x62>
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    3058:	f002 0430 	and.w	r4, r2, #48	; 0x30
    305c:	f3c2 0280 	ubfx	r2, r2, #2, #1
    3060:	eb02 04d4 	add.w	r4, r2, r4, lsr #3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    3064:	2c03      	cmp	r4, #3
    3066:	d80e      	bhi.n	3086 <ACE_convert_to_uA+0x62>
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
    3068:	f7ff ff4a 	bl	2f00 <ACE_convert_to_mV>
                current = (voltage * (1000000u / 50u) ) / resistor;
    306c:	f644 6320 	movw	r3, #20000	; 0x4e20
    3070:	fb03 f000 	mul.w	r0, r3, r0
    3074:	f649 7274 	movw	r2, #40820	; 0x9f74
    3078:	f2c0 0200 	movt	r2, #0
    307c:	f832 2014 	ldrh.w	r2, [r2, r4, lsl #1]
    3080:	fbb0 f0f2 	udiv	r0, r0, r2
    3084:	bd10      	pop	{r4, pc}
    3086:	f04f 0000 	mov.w	r0, #0
            }
        }
    }
    
    return current;
}
    308a:	bd10      	pop	{r4, pc}

0000308c <ACE_convert_to_Kelvin>:
uint32_t ACE_convert_to_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    308c:	b508      	push	{r3, lr}
    uint32_t temperature;
    uint32_t voltage;
    
    voltage = (uint32_t)ACE_convert_to_mV( channel_handle, sample_value );
    308e:	f7ff ff37 	bl	2f00 <ACE_convert_to_mV>
    3092:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    3096:	ea4f 0040 	mov.w	r0, r0, lsl #1
    309a:	f248 531f 	movw	r3, #34079	; 0x851f
    309e:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
    30a2:	fba3 2300 	umull	r2, r3, r3, r0
    
    /* Tk = (V * 10^3) / 2.5  */
    temperature = (voltage * 10u) / 25u;
    
    return temperature;
}
    30a6:	ea4f 00d3 	mov.w	r0, r3, lsr #3
    30aa:	bd08      	pop	{r3, pc}

000030ac <ACE_convert_to_Celsius>:
int32_t ACE_convert_to_Celsius
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    30ac:	b508      	push	{r3, lr}
    int32_t temperature;
    int32_t voltage;
    
    voltage = (int32_t)ACE_convert_to_mV( channel_handle, sample_value );
    30ae:	f7ff ff27 	bl	2f00 <ACE_convert_to_mV>
    30b2:	f24f 5355 	movw	r3, #62805	; 0xf555
    30b6:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    /* Tk = (V * 10^3) / 2.5  */
    /* Tc = Tk - 273.15 */
    temperature = (voltage * 4) - 2731;
    
    return temperature;
}
    30ba:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    30be:	bd08      	pop	{r3, pc}

000030c0 <ACE_convert_to_Fahrenheit>:
int32_t ACE_convert_to_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    30c0:	b508      	push	{r3, lr}
    int32_t temperature;
    
    temperature = (int32_t)ACE_convert_to_Kelvin( channel_handle, sample_value );
    30c2:	f7ff ffe3 	bl	308c <ACE_convert_to_Kelvin>
    
    /* F = (K * 9/5) - 459.67 */
    temperature = ((temperature * 9) / 5) - 459;
    30c6:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
    30ca:	f246 6367 	movw	r3, #26215	; 0x6667
    30ce:	f2c6 6366 	movt	r3, #26214	; 0x6666
    30d2:	fb83 2300 	smull	r2, r3, r3, r0
    30d6:	ea4f 70e0 	mov.w	r0, r0, asr #31
    30da:	ebc0 0063 	rsb	r0, r0, r3, asr #1
    
    return temperature;
}
    30de:	f5a0 70e4 	sub.w	r0, r0, #456	; 0x1c8
    30e2:	f1a0 0003 	sub.w	r0, r0, #3
    30e6:	bd08      	pop	{r3, pc}

000030e8 <ACE_get_channel_name>:
    ace_channel_handle_t    channel_handle
)
{
    const uint8_t * p_channel_name = 0;
    
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES)
    30e8:	2801      	cmp	r0, #1
    30ea:	bf8f      	iteee	hi
    30ec:	2000      	movhi	r0, #0
    {
        p_channel_name = g_ace_channel_desc_table[channel_handle].p_sz_channel_name;
    30ee:	f240 033c 	movwls	r3, #60	; 0x3c
    30f2:	f2c2 0300 	movtls	r3, #8192	; 0x2000
    30f6:	eb03 1000 	addls.w	r0, r3, r0, lsl #4
    30fa:	bf98      	it	ls
    30fc:	6800      	ldrls	r0, [r0, #0]
    }
    
    return p_channel_name;
}
    30fe:	4770      	bx	lr

00003100 <ACE_convert_mV_to_adc_value>:
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    adc_id = (uint8_t)channel_id >> 4u;
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
    3100:	f240 033c 	movw	r3, #60	; 0x3c
    3104:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3108:	eb03 1300 	add.w	r3, r3, r0, lsl #4
    310c:	791a      	ldrb	r2, [r3, #4]
    310e:	ea4f 1212 	mov.w	r2, r2, lsr #4
    3112:	f240 0334 	movw	r3, #52	; 0x34
    3116:	f2c2 0300 	movt	r3, #8192	; 0x2000
    311a:	eb03 0382 	add.w	r3, r3, r2, lsl #2
    311e:	885b      	ldrh	r3, [r3, #2]
    3120:	428b      	cmp	r3, r1
    3122:	d209      	bcs.n	3138 <ACE_convert_mV_to_adc_value+0x38>
    {
        sample_value = g_ace_adc_config[adc_id].adc_resolution - 1u;
    3124:	f240 0334 	movw	r3, #52	; 0x34
    3128:	f2c2 0300 	movt	r3, #8192	; 0x2000
    312c:	f833 0022 	ldrh.w	r0, [r3, r2, lsl #2]
    3130:	f100 30ff 	add.w	r0, r0, #4294967295
    3134:	b280      	uxth	r0, r0
    3136:	4770      	bx	lr
        uint32_t adc_resolution;
        
        va_ref = g_ace_adc_config[adc_id].va_ref;
        adc_resolution = g_ace_adc_config[adc_id].adc_resolution;
        
        sample_value = (uint16_t)((voltage * (adc_resolution - 1u)) / va_ref);
    3138:	f240 0034 	movw	r0, #52	; 0x34
    313c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3140:	f830 0022 	ldrh.w	r0, [r0, r2, lsl #2]
    3144:	f100 30ff 	add.w	r0, r0, #4294967295
    3148:	fb00 f101 	mul.w	r1, r0, r1
    314c:	fbb1 f3f3 	udiv	r3, r1, r3
    3150:	b298      	uxth	r0, r3
    }
    
    return sample_value;
}
    3152:	4770      	bx	lr

00003154 <convert_mV_to_ppe_value>:
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    adc_id = (uint8_t)channel_id >> 4u;
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
    3154:	f240 0334 	movw	r3, #52	; 0x34
    3158:	f2c2 0300 	movt	r3, #8192	; 0x2000
    315c:	f240 023c 	movw	r2, #60	; 0x3c
    3160:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3164:	eb02 1200 	add.w	r2, r2, r0, lsl #4
    3168:	7912      	ldrb	r2, [r2, #4]
    316a:	ea4f 1212 	mov.w	r2, r2, lsr #4
    316e:	eb03 0382 	add.w	r3, r3, r2, lsl #2
    3172:	885b      	ldrh	r3, [r3, #2]
    3174:	428b      	cmp	r3, r1
    3176:	bf31      	iteee	cc
    3178:	f640 70ff 	movwcc	r0, #4095	; 0xfff
    {
        sample_value = PPE_SAMPLES_RESOLUTION;
    }
    else
    {
        sample_value = (uint16_t)((voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
    317c:	ebc1 3101 	rsbcs	r1, r1, r1, lsl #12
    3180:	fbb1 f3f3 	udivcs	r3, r1, r3
    3184:	b298      	uxthcs	r0, r3
    }
    
    return sample_value;
}
    3186:	4770      	bx	lr

00003188 <ACE_convert_from_mV>:
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    uint32_t adc_voltage;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    3188:	f240 033c 	movw	r3, #60	; 0x3c
    318c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3190:	eb03 1300 	add.w	r3, r3, r0, lsl #4
    3194:	791b      	ldrb	r3, [r3, #4]
    adc_id = (uint8_t)channel_id >> 4u;
    3196:	ea4f 1c13 	mov.w	ip, r3, lsr #4
    
    if ( abps_channel_lut[channel_id] == NON_ABPS_CHANNEL )
    319a:	4618      	mov	r0, r3
    319c:	f24a 0304 	movw	r3, #40964	; 0xa004
    31a0:	f2c0 0300 	movt	r3, #0
    31a4:	4403      	add	r3, r0
    31a6:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
    31aa:	2bff      	cmp	r3, #255	; 0xff
    31ac:	d10e      	bne.n	31cc <ACE_convert_from_mV+0x44>
    {
        if (voltage > 0)
    31ae:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
        }
        else
        {
            adc_voltage = 0u;
        }
        sample_value = (uint16_t)((adc_voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
    31b2:	ebc1 3101 	rsb	r1, r1, r1, lsl #12
    31b6:	f240 0334 	movw	r3, #52	; 0x34
    31ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    31be:	eb03 038c 	add.w	r3, r3, ip, lsl #2
    31c2:	885b      	ldrh	r3, [r3, #2]
    31c4:	fbb1 f0f3 	udiv	r0, r1, r3
    31c8:	b280      	uxth	r0, r0
    31ca:	e027      	b.n	321c <ACE_convert_from_mV+0x94>
        
        apbs_idx = abps_idx_lut[channel_id];
        gdec = g_gdec_lut[apbs_idx];

        ppe_resolution = (uint32_t)PPE_SAMPLES_RESOLUTION;
        gain = (uint32_t)apbs_gain_lut[gdec];
    31cc:	f240 52b0 	movw	r2, #1456	; 0x5b0
    31d0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    31d4:	f24a 0304 	movw	r3, #40964	; 0xa004
    31d8:	f2c0 0300 	movt	r3, #0
    31dc:	4418      	add	r0, r3
    31de:	f890 0090 	ldrb.w	r0, [r0, #144]	; 0x90
    31e2:	4402      	add	r2, r0
    31e4:	7912      	ldrb	r2, [r2, #4]
        range = (int32_t)apbs_range[gdec];
        va_ref = (uint32_t)g_ace_adc_config[adc_id].va_ref;
        
        actual_afe_voltage = range - voltage;
        sample_value = (uint16_t)(ppe_resolution - ((((ppe_resolution * (uint32_t)actual_afe_voltage) / gain) / va_ref)));
    31e6:	eb03 0042 	add.w	r0, r3, r2, lsl #1
    31ea:	f9b0 00c0 	ldrsh.w	r0, [r0, #192]	; 0xc0
    31ee:	ebc1 0100 	rsb	r1, r1, r0
    31f2:	ebc1 3101 	rsb	r1, r1, r1, lsl #12
    31f6:	4413      	add	r3, r2
    31f8:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
    31fc:	fbb1 f0f3 	udiv	r0, r1, r3
    3200:	f240 0334 	movw	r3, #52	; 0x34
    3204:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3208:	eb03 038c 	add.w	r3, r3, ip, lsl #2
    320c:	885b      	ldrh	r3, [r3, #2]
    320e:	fbb0 f0f3 	udiv	r0, r0, r3
    3212:	f5c0 607e 	rsb	r0, r0, #4064	; 0xfe0
    3216:	f100 001f 	add.w	r0, r0, #31
    321a:	b280      	uxth	r0, r0
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    }
    
    return sample_value;
}
    321c:	f640 73ff 	movw	r3, #4095	; 0xfff
    3220:	4298      	cmp	r0, r3
    3222:	bf28      	it	cs
    3224:	4618      	movcs	r0, r3
    3226:	4770      	bx	lr

00003228 <ACE_convert_from_mA>:
uint16_t ACE_convert_from_mA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
    3228:	b508      	push	{r3, lr}
    uint16_t sample_value = 0u;
    uint32_t voltage;
    uint32_t resistor = 1u;
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    322a:	2801      	cmp	r0, #1
    322c:	d900      	bls.n	3230 <ACE_convert_from_mA+0x8>
    322e:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    3230:	f240 033c 	movw	r3, #60	; 0x3c
    3234:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3238:	eb03 1300 	add.w	r3, r3, r0, lsl #4
    323c:	791a      	ldrb	r2, [r3, #4]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    323e:	2a2f      	cmp	r2, #47	; 0x2f
    3240:	d900      	bls.n	3244 <ACE_convert_from_mA+0x1c>
    3242:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    3244:	f24a 0304 	movw	r3, #40964	; 0xa004
    3248:	f2c0 0300 	movt	r3, #0
    324c:	4413      	add	r3, r2
    324e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
    3252:	2b01      	cmp	r3, #1
    3254:	d120      	bne.n	3298 <ACE_convert_from_mA+0x70>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    3256:	f002 0330 	and.w	r3, r2, #48	; 0x30
    325a:	f3c2 0280 	ubfx	r2, r2, #2, #1
    325e:	eb02 02d3 	add.w	r2, r2, r3, lsr #3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    3262:	2a03      	cmp	r2, #3
    3264:	d818      	bhi.n	3298 <ACE_convert_from_mA+0x70>
             * Keep in mind the multiply by 50 gain within the current monitor.
             * Therefore the voltage seen on the ADC input is:
             *      V = (I * 50 * R) / 1000.
             */
            voltage = (current * resistor) / 20u;
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    3266:	f649 7374 	movw	r3, #40820	; 0x9f74
    326a:	f2c0 0300 	movt	r3, #0
    326e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    3272:	fb01 f103 	mul.w	r1, r1, r3
    3276:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    327a:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    327e:	fba3 2101 	umull	r2, r1, r3, r1
    3282:	ea4f 1111 	mov.w	r1, r1, lsr #4
    3286:	f7ff ff65 	bl	3154 <convert_mV_to_ppe_value>
    328a:	f640 73ff 	movw	r3, #4095	; 0xfff
    328e:	4298      	cmp	r0, r3
    3290:	bf28      	it	cs
    3292:	4618      	movcs	r0, r3
    3294:	b280      	uxth	r0, r0
    3296:	bd08      	pop	{r3, pc}
    3298:	f04f 0000 	mov.w	r0, #0
                sample_value = MAX_PPE_SAMPLE_VALUE;
            }
        }
    }
    return sample_value;
}
    329c:	bd08      	pop	{r3, pc}
    329e:	bf00      	nop

000032a0 <ACE_convert_from_uA>:
uint16_t ACE_convert_from_uA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
    32a0:	b508      	push	{r3, lr}
    uint16_t sample_value = 0u;
    uint32_t voltage;
    uint32_t resistor = 1u;
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    32a2:	2801      	cmp	r0, #1
    32a4:	d900      	bls.n	32a8 <ACE_convert_from_uA+0x8>
    32a6:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    32a8:	f240 033c 	movw	r3, #60	; 0x3c
    32ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    32b0:	eb03 1300 	add.w	r3, r3, r0, lsl #4
    32b4:	791a      	ldrb	r2, [r3, #4]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    32b6:	2a2f      	cmp	r2, #47	; 0x2f
    32b8:	d900      	bls.n	32bc <ACE_convert_from_uA+0x1c>
    32ba:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    32bc:	f24a 0304 	movw	r3, #40964	; 0xa004
    32c0:	f2c0 0300 	movt	r3, #0
    32c4:	4413      	add	r3, r2
    32c6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
    32ca:	2b01      	cmp	r3, #1
    32cc:	d120      	bne.n	3310 <ACE_convert_from_uA+0x70>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    32ce:	f002 0330 	and.w	r3, r2, #48	; 0x30
    32d2:	f3c2 0280 	ubfx	r2, r2, #2, #1
    32d6:	eb02 02d3 	add.w	r2, r2, r3, lsr #3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    32da:	2a03      	cmp	r2, #3
    32dc:	d818      	bhi.n	3310 <ACE_convert_from_uA+0x70>
        {
            resistor = g_ace_current_resistors[current_monitor_idx];
            voltage = (current * resistor) / 20000u;
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    32de:	f649 7374 	movw	r3, #40820	; 0x9f74
    32e2:	f2c0 0300 	movt	r3, #0
    32e6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    32ea:	fb01 f103 	mul.w	r1, r1, r3
    32ee:	f241 7359 	movw	r3, #5977	; 0x1759
    32f2:	f2cd 13b7 	movt	r3, #53687	; 0xd1b7
    32f6:	fba3 2101 	umull	r2, r1, r3, r1
    32fa:	ea4f 3191 	mov.w	r1, r1, lsr #14
    32fe:	f7ff ff29 	bl	3154 <convert_mV_to_ppe_value>
    3302:	f640 73ff 	movw	r3, #4095	; 0xfff
    3306:	4298      	cmp	r0, r3
    3308:	bf28      	it	cs
    330a:	4618      	movcs	r0, r3
    330c:	b280      	uxth	r0, r0
    330e:	bd08      	pop	{r3, pc}
    3310:	f04f 0000 	mov.w	r0, #0
                sample_value = MAX_PPE_SAMPLE_VALUE;
            }
        }
    }
    return sample_value;
}
    3314:	bd08      	pop	{r3, pc}
    3316:	bf00      	nop

00003318 <ACE_convert_from_Kelvin>:
uint16_t ACE_convert_from_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint32_t                temperature
)
{
    3318:	b508      	push	{r3, lr}
    uint16_t sample_value;
    uint32_t voltage;
    
    voltage = (temperature * 25u) / 10u;
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    331a:	eb01 0181 	add.w	r1, r1, r1, lsl #2
    331e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
    3322:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    3326:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    332a:	fba3 2101 	umull	r2, r1, r3, r1
    332e:	ea4f 01d1 	mov.w	r1, r1, lsr #3
    3332:	f7ff ff0f 	bl	3154 <convert_mV_to_ppe_value>
    3336:	f640 73ff 	movw	r3, #4095	; 0xfff
    333a:	4298      	cmp	r0, r3
    333c:	bf28      	it	cs
    333e:	4618      	movcs	r0, r3
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    }
    return sample_value;
}
    3340:	b280      	uxth	r0, r0
    3342:	bd08      	pop	{r3, pc}

00003344 <ACE_convert_from_Celsius>:
uint16_t ACE_convert_from_Celsius
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
    3344:	b508      	push	{r3, lr}
    uint16_t sample_value;
    uint32_t voltage;
    
    temperature = temperature + 2731;
    voltage = (uint32_t)temperature / 4u;
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    3346:	f501 612a 	add.w	r1, r1, #2720	; 0xaa0
    334a:	f101 010b 	add.w	r1, r1, #11
    334e:	ea4f 0191 	mov.w	r1, r1, lsr #2
    3352:	f7ff feff 	bl	3154 <convert_mV_to_ppe_value>
    3356:	f640 73ff 	movw	r3, #4095	; 0xfff
    335a:	4298      	cmp	r0, r3
    335c:	bf28      	it	cs
    335e:	4618      	movcs	r0, r3
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    }
    return sample_value;
}
    3360:	b280      	uxth	r0, r0
    3362:	bd08      	pop	{r3, pc}

00003364 <ACE_convert_from_Fahrenheit>:
uint16_t ACE_convert_from_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
    3364:	b508      	push	{r3, lr}
    uint16_t sample_value;
    uint32_t kelvin;
    
    temperature = temperature + 459;
    kelvin = (uint32_t)temperature;
    kelvin = (kelvin * 5u) / 9u;
    3366:	f501 71e4 	add.w	r1, r1, #456	; 0x1c8
    336a:	f101 0103 	add.w	r1, r1, #3
    336e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
    
    sample_value = ACE_convert_from_Kelvin( channel_handle, kelvin );
    3372:	f648 6339 	movw	r3, #36409	; 0x8e39
    3376:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    337a:	fba3 2101 	umull	r2, r1, r3, r1
    337e:	ea4f 0151 	mov.w	r1, r1, lsr #1
    3382:	f7ff ffc9 	bl	3318 <ACE_convert_from_Kelvin>
    3386:	f640 73ff 	movw	r3, #4095	; 0xfff
    338a:	4298      	cmp	r0, r3
    338c:	bf28      	it	cs
    338e:	4618      	movcs	r0, r3
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    }
    return sample_value;
}
    3390:	b280      	uxth	r0, r0
    3392:	bd08      	pop	{r3, pc}

00003394 <ACE_translate_pdma_value>:
)
{
    uint16_t ppe_value;
      
    ppe_value = (uint16_t)((pdma_value >> 8u) & 0xFFFFu);
    if ( channel_id != 0 )
    3394:	b111      	cbz	r1, 339c <ACE_translate_pdma_value+0x8>
    {
        *channel_id = (adc_channel_id_t)((pdma_value >> 24u) & 0xFFu);
    3396:	ea4f 6210 	mov.w	r2, r0, lsr #24
    339a:	700a      	strb	r2, [r1, #0]
    }
    
    return ppe_value;
}
    339c:	f3c0 200f 	ubfx	r0, r0, #8, #16
    33a0:	4770      	bx	lr
    33a2:	bf00      	nop

000033a4 <ace_init_flags>:
        }
        
        g_ppe_global_flags_isr = 0u;
    }
#endif
}
    33a4:	4770      	bx	lr
    33a6:	bf00      	nop

000033a8 <ACE_is_hysteresis_flag>:
    {
        hysteresis = 1u;
    }
#endif
    return hysteresis;
}
    33a8:	f04f 0000 	mov.w	r0, #0
    33ac:	4770      	bx	lr
    33ae:	bf00      	nop

000033b0 <ACE_is_under_flag>:
            is_under = flag_type_lut[flag_type];
        }
    }
#endif
    return is_under;
}
    33b0:	f04f 0000 	mov.w	r0, #0
    33b4:	4770      	bx	lr
    33b6:	bf00      	nop

000033b8 <ACE_set_flag_threshold>:
                ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & (uint32_t)~PPE_RAM_THRESHOLD_MASK) + low_threshold;
            }
        }
    }
#endif
}
    33b8:	4770      	bx	lr
    33ba:	bf00      	nop

000033bc <ACE_set_flag_assertion>:
            ppe_offset = g_ppe_flags_desc_table[flag_handle].threshold_ppe_offset;
        }
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
    33bc:	4770      	bx	lr
    33be:	bf00      	nop

000033c0 <ACE_set_flag_deassertion>:
        }
        
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
    33c0:	4770      	bx	lr
    33c2:	bf00      	nop

000033c4 <ACE_set_flag_hysteresis>:
            ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + high_threshold;
            ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & ~PPE_RAM_THRESHOLD_MASK) + low_threshold;
        }
    }
#endif
}
    33c4:	4770      	bx	lr
    33c6:	bf00      	nop

000033c8 <ACE_set_channel_hysteresis>:
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[i];
            ACE_set_flag_hysteresis( flag_handle, adc_hysteresis );
        }
    }
#endif
}
    33c8:	4770      	bx	lr
    33ca:	bf00      	nop

000033cc <ACE_get_flag_handle>:
            }
        }
    }
#endif
    return flag_handle;
}
    33cc:	f04f 0000 	mov.w	r0, #0
    33d0:	4770      	bx	lr
    33d2:	bf00      	nop

000033d4 <ACE_get_flag_status>:
        }

    }
#endif
    return flag_state;
}
    33d4:	f04f 30ff 	mov.w	r0, #4294967295
    33d8:	4770      	bx	lr
    33da:	bf00      	nop

000033dc <ACE_get_flag_name>:
    {
        psz_flag_name = g_ppe_flags_desc_table[flag_handle].p_sz_flag_name;
    }
#endif
    return psz_flag_name;
}
    33dc:	f04f 0000 	mov.w	r0, #0
    33e0:	4770      	bx	lr
    33e2:	bf00      	nop

000033e4 <ACE_get_flag_channel>:
    {
        channel_handle = g_ppe_flags_desc_table[flag_handle].channel_handle;
    }
#endif
    return channel_handle;
}
    33e4:	f04f 0002 	mov.w	r0, #2
    33e8:	4770      	bx	lr
    33ea:	bf00      	nop

000033ec <ACE_get_channel_flag_count>:
    {
        flag_count = g_ace_channel_desc_table[channel_handle].nb_of_flags;
    }
#endif
    return flag_count;
}
    33ec:	f04f 0000 	mov.w	r0, #0
    33f0:	4770      	bx	lr
    33f2:	bf00      	nop

000033f4 <ACE_get_channel_first_flag>:
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif    
    return flag_handle;
}
    33f4:	f04f 0000 	mov.w	r0, #0
    33f8:	4770      	bx	lr
    33fa:	bf00      	nop

000033fc <ACE_get_channel_next_flag>:
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif
    return flag_handle;
}
    33fc:	f04f 0000 	mov.w	r0, #0
    3400:	4770      	bx	lr
    3402:	bf00      	nop

00003404 <ACE_enable_channel_flags_irq>:
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_enable_flag_irq( flag_handle );
        }
    }
#endif
}
    3404:	4770      	bx	lr
    3406:	bf00      	nop

00003408 <ACE_disable_channel_flags_irq>:
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_disable_flag_irq( flag_handle );
        }
    }
#endif
}
    3408:	4770      	bx	lr
    340a:	bf00      	nop

0000340c <ACE_clear_channel_flags_irq>:
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_clear_flag_irq( flag_handle );
        }
    }
#endif
}
    340c:	4770      	bx	lr
    340e:	bf00      	nop

00003410 <ACE_enable_flag_irq>:
        }
        
        NVIC_EnableIRQ( threshold_irqn_lut[flag_bit_offset] );
    }
#endif
}
    3410:	4770      	bx	lr
    3412:	bf00      	nop

00003414 <ACE_disable_flag_irq>:
            dummy_read = *(flags_irq_enable_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    3414:	4770      	bx	lr
    3416:	bf00      	nop

00003418 <ACE_clear_flag_irq>:
            dummy_read = *(flags_irq_clear_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    3418:	4770      	bx	lr
    341a:	bf00      	nop

0000341c <ACE_register_flag_isr>:
        {
            g_ppe_flags_isr_lut[flag_id] = flag_isr;
        }
    }
#endif
}
    341c:	4770      	bx	lr
    341e:	bf00      	nop

00003420 <ACE_register_channel_flags_isr>:
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES )
    {
        g_ppe_channel_flags_isr_lut[channel_handle] = channel_flag_isr;
    }
#endif
}
    3420:	4770      	bx	lr
    3422:	bf00      	nop

00003424 <ACE_register_global_flags_isr>:
)
{
#if (ACE_NB_OF_PPE_FLAGS > 0)
    g_ppe_global_flags_isr = global_flag_isr;
#endif
}
    3424:	4770      	bx	lr
    3426:	bf00      	nop

00003428 <process_flag_irq>:
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    3428:	4770      	bx	lr
    342a:	bf00      	nop

0000342c <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
    342c:	4668      	mov	r0, sp
    342e:	f020 0107 	bic.w	r1, r0, #7
    3432:	468d      	mov	sp, r1
    3434:	b401      	push	{r0}
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    3436:	f24e 1300 	movw	r3, #57600	; 0xe100
    343a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    343e:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
    3442:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG0 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
}
    3446:	bc01      	pop	{r0}
    3448:	4685      	mov	sp, r0
    344a:	4770      	bx	lr

0000344c <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
    344c:	4668      	mov	r0, sp
    344e:	f020 0107 	bic.w	r1, r0, #7
    3452:	468d      	mov	sp, r1
    3454:	b401      	push	{r0}
    3456:	f24e 1300 	movw	r3, #57600	; 0xe100
    345a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    345e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
    3462:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG1 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
}
    3466:	bc01      	pop	{r0}
    3468:	4685      	mov	sp, r0
    346a:	4770      	bx	lr

0000346c <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
    346c:	4668      	mov	r0, sp
    346e:	f020 0107 	bic.w	r1, r0, #7
    3472:	468d      	mov	sp, r1
    3474:	b401      	push	{r0}
    3476:	f24e 1300 	movw	r3, #57600	; 0xe100
    347a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    347e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    3482:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG2 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
}
    3486:	bc01      	pop	{r0}
    3488:	4685      	mov	sp, r0
    348a:	4770      	bx	lr

0000348c <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
    348c:	4668      	mov	r0, sp
    348e:	f020 0107 	bic.w	r1, r0, #7
    3492:	468d      	mov	sp, r1
    3494:	b401      	push	{r0}
    3496:	f24e 1300 	movw	r3, #57600	; 0xe100
    349a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    349e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
    34a2:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG3 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
}
    34a6:	bc01      	pop	{r0}
    34a8:	4685      	mov	sp, r0
    34aa:	4770      	bx	lr

000034ac <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
    34ac:	4668      	mov	r0, sp
    34ae:	f020 0107 	bic.w	r1, r0, #7
    34b2:	468d      	mov	sp, r1
    34b4:	b401      	push	{r0}
    34b6:	f24e 1300 	movw	r3, #57600	; 0xe100
    34ba:	f2ce 0300 	movt	r3, #57344	; 0xe000
    34be:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    34c2:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG4 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
}
    34c6:	bc01      	pop	{r0}
    34c8:	4685      	mov	sp, r0
    34ca:	4770      	bx	lr

000034cc <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
    34cc:	4668      	mov	r0, sp
    34ce:	f020 0107 	bic.w	r1, r0, #7
    34d2:	468d      	mov	sp, r1
    34d4:	b401      	push	{r0}
    34d6:	f24e 1300 	movw	r3, #57600	; 0xe100
    34da:	f2ce 0300 	movt	r3, #57344	; 0xe000
    34de:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
    34e2:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG5 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
}
    34e6:	bc01      	pop	{r0}
    34e8:	4685      	mov	sp, r0
    34ea:	4770      	bx	lr

000034ec <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
    34ec:	4668      	mov	r0, sp
    34ee:	f020 0107 	bic.w	r1, r0, #7
    34f2:	468d      	mov	sp, r1
    34f4:	b401      	push	{r0}
    34f6:	f24e 1300 	movw	r3, #57600	; 0xe100
    34fa:	f2ce 0300 	movt	r3, #57344	; 0xe000
    34fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    3502:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG6 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
}
    3506:	bc01      	pop	{r0}
    3508:	4685      	mov	sp, r0
    350a:	4770      	bx	lr

0000350c <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
    350c:	4668      	mov	r0, sp
    350e:	f020 0107 	bic.w	r1, r0, #7
    3512:	468d      	mov	sp, r1
    3514:	b401      	push	{r0}
    3516:	f24e 1300 	movw	r3, #57600	; 0xe100
    351a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    351e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
    3522:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG7 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
}
    3526:	bc01      	pop	{r0}
    3528:	4685      	mov	sp, r0
    352a:	4770      	bx	lr

0000352c <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
    352c:	4668      	mov	r0, sp
    352e:	f020 0107 	bic.w	r1, r0, #7
    3532:	468d      	mov	sp, r1
    3534:	b401      	push	{r0}
    3536:	f24e 1300 	movw	r3, #57600	; 0xe100
    353a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    353e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    3542:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG8 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
}
    3546:	bc01      	pop	{r0}
    3548:	4685      	mov	sp, r0
    354a:	4770      	bx	lr

0000354c <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
    354c:	4668      	mov	r0, sp
    354e:	f020 0107 	bic.w	r1, r0, #7
    3552:	468d      	mov	sp, r1
    3554:	b401      	push	{r0}
    3556:	f24e 1300 	movw	r3, #57600	; 0xe100
    355a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    355e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    3562:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG9 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
}
    3566:	bc01      	pop	{r0}
    3568:	4685      	mov	sp, r0
    356a:	4770      	bx	lr

0000356c <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
    356c:	4668      	mov	r0, sp
    356e:	f020 0107 	bic.w	r1, r0, #7
    3572:	468d      	mov	sp, r1
    3574:	b401      	push	{r0}
    3576:	f24e 1300 	movw	r3, #57600	; 0xe100
    357a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    357e:	f04f 0201 	mov.w	r2, #1
    3582:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG10 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
}
    3586:	bc01      	pop	{r0}
    3588:	4685      	mov	sp, r0
    358a:	4770      	bx	lr

0000358c <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
    358c:	4668      	mov	r0, sp
    358e:	f020 0107 	bic.w	r1, r0, #7
    3592:	468d      	mov	sp, r1
    3594:	b401      	push	{r0}
    3596:	f24e 1300 	movw	r3, #57600	; 0xe100
    359a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    359e:	f04f 0202 	mov.w	r2, #2
    35a2:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG11 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
}
    35a6:	bc01      	pop	{r0}
    35a8:	4685      	mov	sp, r0
    35aa:	4770      	bx	lr

000035ac <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
    35ac:	4668      	mov	r0, sp
    35ae:	f020 0107 	bic.w	r1, r0, #7
    35b2:	468d      	mov	sp, r1
    35b4:	b401      	push	{r0}
    35b6:	f24e 1300 	movw	r3, #57600	; 0xe100
    35ba:	f2ce 0300 	movt	r3, #57344	; 0xe000
    35be:	f04f 0204 	mov.w	r2, #4
    35c2:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG12 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
}
    35c6:	bc01      	pop	{r0}
    35c8:	4685      	mov	sp, r0
    35ca:	4770      	bx	lr

000035cc <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
    35cc:	4668      	mov	r0, sp
    35ce:	f020 0107 	bic.w	r1, r0, #7
    35d2:	468d      	mov	sp, r1
    35d4:	b401      	push	{r0}
    35d6:	f24e 1300 	movw	r3, #57600	; 0xe100
    35da:	f2ce 0300 	movt	r3, #57344	; 0xe000
    35de:	f04f 0208 	mov.w	r2, #8
    35e2:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG13 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
}
    35e6:	bc01      	pop	{r0}
    35e8:	4685      	mov	sp, r0
    35ea:	4770      	bx	lr

000035ec <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
    35ec:	4668      	mov	r0, sp
    35ee:	f020 0107 	bic.w	r1, r0, #7
    35f2:	468d      	mov	sp, r1
    35f4:	b401      	push	{r0}
    35f6:	f24e 1300 	movw	r3, #57600	; 0xe100
    35fa:	f2ce 0300 	movt	r3, #57344	; 0xe000
    35fe:	f04f 0210 	mov.w	r2, #16
    3602:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG14 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
}
    3606:	bc01      	pop	{r0}
    3608:	4685      	mov	sp, r0
    360a:	4770      	bx	lr

0000360c <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
    360c:	4668      	mov	r0, sp
    360e:	f020 0107 	bic.w	r1, r0, #7
    3612:	468d      	mov	sp, r1
    3614:	b401      	push	{r0}
    3616:	f24e 1300 	movw	r3, #57600	; 0xe100
    361a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    361e:	f04f 0220 	mov.w	r2, #32
    3622:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG15 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
}
    3626:	bc01      	pop	{r0}
    3628:	4685      	mov	sp, r0
    362a:	4770      	bx	lr

0000362c <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
    362c:	4668      	mov	r0, sp
    362e:	f020 0107 	bic.w	r1, r0, #7
    3632:	468d      	mov	sp, r1
    3634:	b401      	push	{r0}
    3636:	f24e 1300 	movw	r3, #57600	; 0xe100
    363a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    363e:	f04f 0240 	mov.w	r2, #64	; 0x40
    3642:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG16 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
}
    3646:	bc01      	pop	{r0}
    3648:	4685      	mov	sp, r0
    364a:	4770      	bx	lr

0000364c <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
    364c:	4668      	mov	r0, sp
    364e:	f020 0107 	bic.w	r1, r0, #7
    3652:	468d      	mov	sp, r1
    3654:	b401      	push	{r0}
    3656:	f24e 1300 	movw	r3, #57600	; 0xe100
    365a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    365e:	f04f 0280 	mov.w	r2, #128	; 0x80
    3662:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG17 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
}
    3666:	bc01      	pop	{r0}
    3668:	4685      	mov	sp, r0
    366a:	4770      	bx	lr

0000366c <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
    366c:	4668      	mov	r0, sp
    366e:	f020 0107 	bic.w	r1, r0, #7
    3672:	468d      	mov	sp, r1
    3674:	b401      	push	{r0}
    3676:	f24e 1300 	movw	r3, #57600	; 0xe100
    367a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    367e:	f44f 7280 	mov.w	r2, #256	; 0x100
    3682:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG18 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
}
    3686:	bc01      	pop	{r0}
    3688:	4685      	mov	sp, r0
    368a:	4770      	bx	lr

0000368c <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
    368c:	4668      	mov	r0, sp
    368e:	f020 0107 	bic.w	r1, r0, #7
    3692:	468d      	mov	sp, r1
    3694:	b401      	push	{r0}
    3696:	f24e 1300 	movw	r3, #57600	; 0xe100
    369a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    369e:	f44f 7200 	mov.w	r2, #512	; 0x200
    36a2:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG19 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
}
    36a6:	bc01      	pop	{r0}
    36a8:	4685      	mov	sp, r0
    36aa:	4770      	bx	lr

000036ac <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
    36ac:	4668      	mov	r0, sp
    36ae:	f020 0107 	bic.w	r1, r0, #7
    36b2:	468d      	mov	sp, r1
    36b4:	b401      	push	{r0}
    36b6:	f24e 1300 	movw	r3, #57600	; 0xe100
    36ba:	f2ce 0300 	movt	r3, #57344	; 0xe000
    36be:	f44f 6280 	mov.w	r2, #1024	; 0x400
    36c2:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG20 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
}
    36c6:	bc01      	pop	{r0}
    36c8:	4685      	mov	sp, r0
    36ca:	4770      	bx	lr

000036cc <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
    36cc:	4668      	mov	r0, sp
    36ce:	f020 0107 	bic.w	r1, r0, #7
    36d2:	468d      	mov	sp, r1
    36d4:	b401      	push	{r0}
    36d6:	f24e 1300 	movw	r3, #57600	; 0xe100
    36da:	f2ce 0300 	movt	r3, #57344	; 0xe000
    36de:	f44f 6200 	mov.w	r2, #2048	; 0x800
    36e2:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG21 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
}
    36e6:	bc01      	pop	{r0}
    36e8:	4685      	mov	sp, r0
    36ea:	4770      	bx	lr

000036ec <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
    36ec:	4668      	mov	r0, sp
    36ee:	f020 0107 	bic.w	r1, r0, #7
    36f2:	468d      	mov	sp, r1
    36f4:	b401      	push	{r0}
    36f6:	f24e 1300 	movw	r3, #57600	; 0xe100
    36fa:	f2ce 0300 	movt	r3, #57344	; 0xe000
    36fe:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    3702:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG22 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
}
    3706:	bc01      	pop	{r0}
    3708:	4685      	mov	sp, r0
    370a:	4770      	bx	lr

0000370c <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
    370c:	4668      	mov	r0, sp
    370e:	f020 0107 	bic.w	r1, r0, #7
    3712:	468d      	mov	sp, r1
    3714:	b401      	push	{r0}
    3716:	f24e 1300 	movw	r3, #57600	; 0xe100
    371a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    371e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    3722:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG23 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
}
    3726:	bc01      	pop	{r0}
    3728:	4685      	mov	sp, r0
    372a:	4770      	bx	lr

0000372c <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
    372c:	4668      	mov	r0, sp
    372e:	f020 0107 	bic.w	r1, r0, #7
    3732:	468d      	mov	sp, r1
    3734:	b401      	push	{r0}
    3736:	f24e 1300 	movw	r3, #57600	; 0xe100
    373a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    373e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    3742:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG24 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
}
    3746:	bc01      	pop	{r0}
    3748:	4685      	mov	sp, r0
    374a:	4770      	bx	lr

0000374c <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
    374c:	4668      	mov	r0, sp
    374e:	f020 0107 	bic.w	r1, r0, #7
    3752:	468d      	mov	sp, r1
    3754:	b401      	push	{r0}
    3756:	f24e 1300 	movw	r3, #57600	; 0xe100
    375a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    375e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    3762:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG25 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
}
    3766:	bc01      	pop	{r0}
    3768:	4685      	mov	sp, r0
    376a:	4770      	bx	lr

0000376c <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
    376c:	4668      	mov	r0, sp
    376e:	f020 0107 	bic.w	r1, r0, #7
    3772:	468d      	mov	sp, r1
    3774:	b401      	push	{r0}
    3776:	f24e 1300 	movw	r3, #57600	; 0xe100
    377a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    377e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    3782:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG26 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
}
    3786:	bc01      	pop	{r0}
    3788:	4685      	mov	sp, r0
    378a:	4770      	bx	lr

0000378c <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
    378c:	4668      	mov	r0, sp
    378e:	f020 0107 	bic.w	r1, r0, #7
    3792:	468d      	mov	sp, r1
    3794:	b401      	push	{r0}
    3796:	f24e 1300 	movw	r3, #57600	; 0xe100
    379a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    379e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    37a2:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG27 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
}
    37a6:	bc01      	pop	{r0}
    37a8:	4685      	mov	sp, r0
    37aa:	4770      	bx	lr

000037ac <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
    37ac:	4668      	mov	r0, sp
    37ae:	f020 0107 	bic.w	r1, r0, #7
    37b2:	468d      	mov	sp, r1
    37b4:	b401      	push	{r0}
    37b6:	f24e 1300 	movw	r3, #57600	; 0xe100
    37ba:	f2ce 0300 	movt	r3, #57344	; 0xe000
    37be:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    37c2:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG28 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
}
    37c6:	bc01      	pop	{r0}
    37c8:	4685      	mov	sp, r0
    37ca:	4770      	bx	lr

000037cc <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
    37cc:	4668      	mov	r0, sp
    37ce:	f020 0107 	bic.w	r1, r0, #7
    37d2:	468d      	mov	sp, r1
    37d4:	b401      	push	{r0}
    37d6:	f24e 1300 	movw	r3, #57600	; 0xe100
    37da:	f2ce 0300 	movt	r3, #57344	; 0xe000
    37de:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    37e2:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG29 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
}
    37e6:	bc01      	pop	{r0}
    37e8:	4685      	mov	sp, r0
    37ea:	4770      	bx	lr

000037ec <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
    37ec:	4668      	mov	r0, sp
    37ee:	f020 0107 	bic.w	r1, r0, #7
    37f2:	468d      	mov	sp, r1
    37f4:	b401      	push	{r0}
    37f6:	f24e 1300 	movw	r3, #57600	; 0xe100
    37fa:	f2ce 0300 	movt	r3, #57344	; 0xe000
    37fe:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    3802:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG30 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
}
    3806:	bc01      	pop	{r0}
    3808:	4685      	mov	sp, r0
    380a:	4770      	bx	lr

0000380c <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
    380c:	4668      	mov	r0, sp
    380e:	f020 0107 	bic.w	r1, r0, #7
    3812:	468d      	mov	sp, r1
    3814:	b401      	push	{r0}
    3816:	f24e 1300 	movw	r3, #57600	; 0xe100
    381a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    381e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    3822:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG31 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
}
    3826:	bc01      	pop	{r0}
    3828:	4685      	mov	sp, r0
    382a:	4770      	bx	lr

0000382c <__aeabi_drsub>:
    382c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    3830:	e002      	b.n	3838 <__adddf3>
    3832:	bf00      	nop

00003834 <__aeabi_dsub>:
    3834:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00003838 <__adddf3>:
    3838:	b530      	push	{r4, r5, lr}
    383a:	ea4f 0441 	mov.w	r4, r1, lsl #1
    383e:	ea4f 0543 	mov.w	r5, r3, lsl #1
    3842:	ea94 0f05 	teq	r4, r5
    3846:	bf08      	it	eq
    3848:	ea90 0f02 	teqeq	r0, r2
    384c:	bf1f      	itttt	ne
    384e:	ea54 0c00 	orrsne.w	ip, r4, r0
    3852:	ea55 0c02 	orrsne.w	ip, r5, r2
    3856:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    385a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    385e:	f000 80e2 	beq.w	3a26 <__adddf3+0x1ee>
    3862:	ea4f 5454 	mov.w	r4, r4, lsr #21
    3866:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    386a:	bfb8      	it	lt
    386c:	426d      	neglt	r5, r5
    386e:	dd0c      	ble.n	388a <__adddf3+0x52>
    3870:	442c      	add	r4, r5
    3872:	ea80 0202 	eor.w	r2, r0, r2
    3876:	ea81 0303 	eor.w	r3, r1, r3
    387a:	ea82 0000 	eor.w	r0, r2, r0
    387e:	ea83 0101 	eor.w	r1, r3, r1
    3882:	ea80 0202 	eor.w	r2, r0, r2
    3886:	ea81 0303 	eor.w	r3, r1, r3
    388a:	2d36      	cmp	r5, #54	; 0x36
    388c:	bf88      	it	hi
    388e:	bd30      	pophi	{r4, r5, pc}
    3890:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    3894:	ea4f 3101 	mov.w	r1, r1, lsl #12
    3898:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    389c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    38a0:	d002      	beq.n	38a8 <__adddf3+0x70>
    38a2:	4240      	negs	r0, r0
    38a4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    38a8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    38ac:	ea4f 3303 	mov.w	r3, r3, lsl #12
    38b0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    38b4:	d002      	beq.n	38bc <__adddf3+0x84>
    38b6:	4252      	negs	r2, r2
    38b8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    38bc:	ea94 0f05 	teq	r4, r5
    38c0:	f000 80a7 	beq.w	3a12 <__adddf3+0x1da>
    38c4:	f1a4 0401 	sub.w	r4, r4, #1
    38c8:	f1d5 0e20 	rsbs	lr, r5, #32
    38cc:	db0d      	blt.n	38ea <__adddf3+0xb2>
    38ce:	fa02 fc0e 	lsl.w	ip, r2, lr
    38d2:	fa22 f205 	lsr.w	r2, r2, r5
    38d6:	1880      	adds	r0, r0, r2
    38d8:	f141 0100 	adc.w	r1, r1, #0
    38dc:	fa03 f20e 	lsl.w	r2, r3, lr
    38e0:	1880      	adds	r0, r0, r2
    38e2:	fa43 f305 	asr.w	r3, r3, r5
    38e6:	4159      	adcs	r1, r3
    38e8:	e00e      	b.n	3908 <__adddf3+0xd0>
    38ea:	f1a5 0520 	sub.w	r5, r5, #32
    38ee:	f10e 0e20 	add.w	lr, lr, #32
    38f2:	2a01      	cmp	r2, #1
    38f4:	fa03 fc0e 	lsl.w	ip, r3, lr
    38f8:	bf28      	it	cs
    38fa:	f04c 0c02 	orrcs.w	ip, ip, #2
    38fe:	fa43 f305 	asr.w	r3, r3, r5
    3902:	18c0      	adds	r0, r0, r3
    3904:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    3908:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    390c:	d507      	bpl.n	391e <__adddf3+0xe6>
    390e:	f04f 0e00 	mov.w	lr, #0
    3912:	f1dc 0c00 	rsbs	ip, ip, #0
    3916:	eb7e 0000 	sbcs.w	r0, lr, r0
    391a:	eb6e 0101 	sbc.w	r1, lr, r1
    391e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    3922:	d31b      	bcc.n	395c <__adddf3+0x124>
    3924:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    3928:	d30c      	bcc.n	3944 <__adddf3+0x10c>
    392a:	0849      	lsrs	r1, r1, #1
    392c:	ea5f 0030 	movs.w	r0, r0, rrx
    3930:	ea4f 0c3c 	mov.w	ip, ip, rrx
    3934:	f104 0401 	add.w	r4, r4, #1
    3938:	ea4f 5244 	mov.w	r2, r4, lsl #21
    393c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    3940:	f080 809a 	bcs.w	3a78 <__adddf3+0x240>
    3944:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    3948:	bf08      	it	eq
    394a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    394e:	f150 0000 	adcs.w	r0, r0, #0
    3952:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    3956:	ea41 0105 	orr.w	r1, r1, r5
    395a:	bd30      	pop	{r4, r5, pc}
    395c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    3960:	4140      	adcs	r0, r0
    3962:	eb41 0101 	adc.w	r1, r1, r1
    3966:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    396a:	f1a4 0401 	sub.w	r4, r4, #1
    396e:	d1e9      	bne.n	3944 <__adddf3+0x10c>
    3970:	f091 0f00 	teq	r1, #0
    3974:	bf04      	itt	eq
    3976:	4601      	moveq	r1, r0
    3978:	2000      	moveq	r0, #0
    397a:	fab1 f381 	clz	r3, r1
    397e:	bf08      	it	eq
    3980:	3320      	addeq	r3, #32
    3982:	f1a3 030b 	sub.w	r3, r3, #11
    3986:	f1b3 0220 	subs.w	r2, r3, #32
    398a:	da0c      	bge.n	39a6 <__adddf3+0x16e>
    398c:	320c      	adds	r2, #12
    398e:	dd08      	ble.n	39a2 <__adddf3+0x16a>
    3990:	f102 0c14 	add.w	ip, r2, #20
    3994:	f1c2 020c 	rsb	r2, r2, #12
    3998:	fa01 f00c 	lsl.w	r0, r1, ip
    399c:	fa21 f102 	lsr.w	r1, r1, r2
    39a0:	e00c      	b.n	39bc <__adddf3+0x184>
    39a2:	f102 0214 	add.w	r2, r2, #20
    39a6:	bfd8      	it	le
    39a8:	f1c2 0c20 	rsble	ip, r2, #32
    39ac:	fa01 f102 	lsl.w	r1, r1, r2
    39b0:	fa20 fc0c 	lsr.w	ip, r0, ip
    39b4:	bfdc      	itt	le
    39b6:	ea41 010c 	orrle.w	r1, r1, ip
    39ba:	4090      	lslle	r0, r2
    39bc:	1ae4      	subs	r4, r4, r3
    39be:	bfa2      	ittt	ge
    39c0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    39c4:	4329      	orrge	r1, r5
    39c6:	bd30      	popge	{r4, r5, pc}
    39c8:	ea6f 0404 	mvn.w	r4, r4
    39cc:	3c1f      	subs	r4, #31
    39ce:	da1c      	bge.n	3a0a <__adddf3+0x1d2>
    39d0:	340c      	adds	r4, #12
    39d2:	dc0e      	bgt.n	39f2 <__adddf3+0x1ba>
    39d4:	f104 0414 	add.w	r4, r4, #20
    39d8:	f1c4 0220 	rsb	r2, r4, #32
    39dc:	fa20 f004 	lsr.w	r0, r0, r4
    39e0:	fa01 f302 	lsl.w	r3, r1, r2
    39e4:	ea40 0003 	orr.w	r0, r0, r3
    39e8:	fa21 f304 	lsr.w	r3, r1, r4
    39ec:	ea45 0103 	orr.w	r1, r5, r3
    39f0:	bd30      	pop	{r4, r5, pc}
    39f2:	f1c4 040c 	rsb	r4, r4, #12
    39f6:	f1c4 0220 	rsb	r2, r4, #32
    39fa:	fa20 f002 	lsr.w	r0, r0, r2
    39fe:	fa01 f304 	lsl.w	r3, r1, r4
    3a02:	ea40 0003 	orr.w	r0, r0, r3
    3a06:	4629      	mov	r1, r5
    3a08:	bd30      	pop	{r4, r5, pc}
    3a0a:	fa21 f004 	lsr.w	r0, r1, r4
    3a0e:	4629      	mov	r1, r5
    3a10:	bd30      	pop	{r4, r5, pc}
    3a12:	f094 0f00 	teq	r4, #0
    3a16:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    3a1a:	bf06      	itte	eq
    3a1c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    3a20:	3401      	addeq	r4, #1
    3a22:	3d01      	subne	r5, #1
    3a24:	e74e      	b.n	38c4 <__adddf3+0x8c>
    3a26:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    3a2a:	bf18      	it	ne
    3a2c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    3a30:	d029      	beq.n	3a86 <__adddf3+0x24e>
    3a32:	ea94 0f05 	teq	r4, r5
    3a36:	bf08      	it	eq
    3a38:	ea90 0f02 	teqeq	r0, r2
    3a3c:	d005      	beq.n	3a4a <__adddf3+0x212>
    3a3e:	ea54 0c00 	orrs.w	ip, r4, r0
    3a42:	bf04      	itt	eq
    3a44:	4619      	moveq	r1, r3
    3a46:	4610      	moveq	r0, r2
    3a48:	bd30      	pop	{r4, r5, pc}
    3a4a:	ea91 0f03 	teq	r1, r3
    3a4e:	bf1e      	ittt	ne
    3a50:	2100      	movne	r1, #0
    3a52:	2000      	movne	r0, #0
    3a54:	bd30      	popne	{r4, r5, pc}
    3a56:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    3a5a:	d105      	bne.n	3a68 <__adddf3+0x230>
    3a5c:	0040      	lsls	r0, r0, #1
    3a5e:	4149      	adcs	r1, r1
    3a60:	bf28      	it	cs
    3a62:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    3a66:	bd30      	pop	{r4, r5, pc}
    3a68:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    3a6c:	bf3c      	itt	cc
    3a6e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    3a72:	bd30      	popcc	{r4, r5, pc}
    3a74:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    3a78:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    3a7c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    3a80:	f04f 0000 	mov.w	r0, #0
    3a84:	bd30      	pop	{r4, r5, pc}
    3a86:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    3a8a:	bf1a      	itte	ne
    3a8c:	4619      	movne	r1, r3
    3a8e:	4610      	movne	r0, r2
    3a90:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    3a94:	bf1c      	itt	ne
    3a96:	460b      	movne	r3, r1
    3a98:	4602      	movne	r2, r0
    3a9a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    3a9e:	bf06      	itte	eq
    3aa0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    3aa4:	ea91 0f03 	teqeq	r1, r3
    3aa8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    3aac:	bd30      	pop	{r4, r5, pc}
    3aae:	bf00      	nop

00003ab0 <__aeabi_ui2d>:
    3ab0:	f090 0f00 	teq	r0, #0
    3ab4:	bf04      	itt	eq
    3ab6:	2100      	moveq	r1, #0
    3ab8:	4770      	bxeq	lr
    3aba:	b530      	push	{r4, r5, lr}
    3abc:	f44f 6480 	mov.w	r4, #1024	; 0x400
    3ac0:	f104 0432 	add.w	r4, r4, #50	; 0x32
    3ac4:	f04f 0500 	mov.w	r5, #0
    3ac8:	f04f 0100 	mov.w	r1, #0
    3acc:	e750      	b.n	3970 <__adddf3+0x138>
    3ace:	bf00      	nop

00003ad0 <__aeabi_i2d>:
    3ad0:	f090 0f00 	teq	r0, #0
    3ad4:	bf04      	itt	eq
    3ad6:	2100      	moveq	r1, #0
    3ad8:	4770      	bxeq	lr
    3ada:	b530      	push	{r4, r5, lr}
    3adc:	f44f 6480 	mov.w	r4, #1024	; 0x400
    3ae0:	f104 0432 	add.w	r4, r4, #50	; 0x32
    3ae4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    3ae8:	bf48      	it	mi
    3aea:	4240      	negmi	r0, r0
    3aec:	f04f 0100 	mov.w	r1, #0
    3af0:	e73e      	b.n	3970 <__adddf3+0x138>
    3af2:	bf00      	nop

00003af4 <__aeabi_f2d>:
    3af4:	0042      	lsls	r2, r0, #1
    3af6:	ea4f 01e2 	mov.w	r1, r2, asr #3
    3afa:	ea4f 0131 	mov.w	r1, r1, rrx
    3afe:	ea4f 7002 	mov.w	r0, r2, lsl #28
    3b02:	bf1f      	itttt	ne
    3b04:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    3b08:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    3b0c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    3b10:	4770      	bxne	lr
    3b12:	f092 0f00 	teq	r2, #0
    3b16:	bf14      	ite	ne
    3b18:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    3b1c:	4770      	bxeq	lr
    3b1e:	b530      	push	{r4, r5, lr}
    3b20:	f44f 7460 	mov.w	r4, #896	; 0x380
    3b24:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    3b28:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    3b2c:	e720      	b.n	3970 <__adddf3+0x138>
    3b2e:	bf00      	nop

00003b30 <__aeabi_ul2d>:
    3b30:	ea50 0201 	orrs.w	r2, r0, r1
    3b34:	bf08      	it	eq
    3b36:	4770      	bxeq	lr
    3b38:	b530      	push	{r4, r5, lr}
    3b3a:	f04f 0500 	mov.w	r5, #0
    3b3e:	e00a      	b.n	3b56 <__aeabi_l2d+0x16>

00003b40 <__aeabi_l2d>:
    3b40:	ea50 0201 	orrs.w	r2, r0, r1
    3b44:	bf08      	it	eq
    3b46:	4770      	bxeq	lr
    3b48:	b530      	push	{r4, r5, lr}
    3b4a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    3b4e:	d502      	bpl.n	3b56 <__aeabi_l2d+0x16>
    3b50:	4240      	negs	r0, r0
    3b52:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    3b56:	f44f 6480 	mov.w	r4, #1024	; 0x400
    3b5a:	f104 0432 	add.w	r4, r4, #50	; 0x32
    3b5e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    3b62:	f43f aedc 	beq.w	391e <__adddf3+0xe6>
    3b66:	f04f 0203 	mov.w	r2, #3
    3b6a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    3b6e:	bf18      	it	ne
    3b70:	3203      	addne	r2, #3
    3b72:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    3b76:	bf18      	it	ne
    3b78:	3203      	addne	r2, #3
    3b7a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    3b7e:	f1c2 0320 	rsb	r3, r2, #32
    3b82:	fa00 fc03 	lsl.w	ip, r0, r3
    3b86:	fa20 f002 	lsr.w	r0, r0, r2
    3b8a:	fa01 fe03 	lsl.w	lr, r1, r3
    3b8e:	ea40 000e 	orr.w	r0, r0, lr
    3b92:	fa21 f102 	lsr.w	r1, r1, r2
    3b96:	4414      	add	r4, r2
    3b98:	e6c1      	b.n	391e <__adddf3+0xe6>
    3b9a:	bf00      	nop

00003b9c <__aeabi_dmul>:
    3b9c:	b570      	push	{r4, r5, r6, lr}
    3b9e:	f04f 0cff 	mov.w	ip, #255	; 0xff
    3ba2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    3ba6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    3baa:	bf1d      	ittte	ne
    3bac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    3bb0:	ea94 0f0c 	teqne	r4, ip
    3bb4:	ea95 0f0c 	teqne	r5, ip
    3bb8:	f000 f8de 	bleq	3d78 <__aeabi_dmul+0x1dc>
    3bbc:	442c      	add	r4, r5
    3bbe:	ea81 0603 	eor.w	r6, r1, r3
    3bc2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    3bc6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    3bca:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    3bce:	bf18      	it	ne
    3bd0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    3bd4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    3bd8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    3bdc:	d038      	beq.n	3c50 <__aeabi_dmul+0xb4>
    3bde:	fba0 ce02 	umull	ip, lr, r0, r2
    3be2:	f04f 0500 	mov.w	r5, #0
    3be6:	fbe1 e502 	umlal	lr, r5, r1, r2
    3bea:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    3bee:	fbe0 e503 	umlal	lr, r5, r0, r3
    3bf2:	f04f 0600 	mov.w	r6, #0
    3bf6:	fbe1 5603 	umlal	r5, r6, r1, r3
    3bfa:	f09c 0f00 	teq	ip, #0
    3bfe:	bf18      	it	ne
    3c00:	f04e 0e01 	orrne.w	lr, lr, #1
    3c04:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    3c08:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    3c0c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    3c10:	d204      	bcs.n	3c1c <__aeabi_dmul+0x80>
    3c12:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    3c16:	416d      	adcs	r5, r5
    3c18:	eb46 0606 	adc.w	r6, r6, r6
    3c1c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    3c20:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    3c24:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    3c28:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    3c2c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    3c30:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    3c34:	bf88      	it	hi
    3c36:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    3c3a:	d81e      	bhi.n	3c7a <__aeabi_dmul+0xde>
    3c3c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    3c40:	bf08      	it	eq
    3c42:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    3c46:	f150 0000 	adcs.w	r0, r0, #0
    3c4a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    3c4e:	bd70      	pop	{r4, r5, r6, pc}
    3c50:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    3c54:	ea46 0101 	orr.w	r1, r6, r1
    3c58:	ea40 0002 	orr.w	r0, r0, r2
    3c5c:	ea81 0103 	eor.w	r1, r1, r3
    3c60:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    3c64:	bfc2      	ittt	gt
    3c66:	ebd4 050c 	rsbsgt	r5, r4, ip
    3c6a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    3c6e:	bd70      	popgt	{r4, r5, r6, pc}
    3c70:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    3c74:	f04f 0e00 	mov.w	lr, #0
    3c78:	3c01      	subs	r4, #1
    3c7a:	f300 80ab 	bgt.w	3dd4 <__aeabi_dmul+0x238>
    3c7e:	f114 0f36 	cmn.w	r4, #54	; 0x36
    3c82:	bfde      	ittt	le
    3c84:	2000      	movle	r0, #0
    3c86:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    3c8a:	bd70      	pople	{r4, r5, r6, pc}
    3c8c:	f1c4 0400 	rsb	r4, r4, #0
    3c90:	3c20      	subs	r4, #32
    3c92:	da35      	bge.n	3d00 <__aeabi_dmul+0x164>
    3c94:	340c      	adds	r4, #12
    3c96:	dc1b      	bgt.n	3cd0 <__aeabi_dmul+0x134>
    3c98:	f104 0414 	add.w	r4, r4, #20
    3c9c:	f1c4 0520 	rsb	r5, r4, #32
    3ca0:	fa00 f305 	lsl.w	r3, r0, r5
    3ca4:	fa20 f004 	lsr.w	r0, r0, r4
    3ca8:	fa01 f205 	lsl.w	r2, r1, r5
    3cac:	ea40 0002 	orr.w	r0, r0, r2
    3cb0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    3cb4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    3cb8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    3cbc:	fa21 f604 	lsr.w	r6, r1, r4
    3cc0:	eb42 0106 	adc.w	r1, r2, r6
    3cc4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    3cc8:	bf08      	it	eq
    3cca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    3cce:	bd70      	pop	{r4, r5, r6, pc}
    3cd0:	f1c4 040c 	rsb	r4, r4, #12
    3cd4:	f1c4 0520 	rsb	r5, r4, #32
    3cd8:	fa00 f304 	lsl.w	r3, r0, r4
    3cdc:	fa20 f005 	lsr.w	r0, r0, r5
    3ce0:	fa01 f204 	lsl.w	r2, r1, r4
    3ce4:	ea40 0002 	orr.w	r0, r0, r2
    3ce8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    3cec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    3cf0:	f141 0100 	adc.w	r1, r1, #0
    3cf4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    3cf8:	bf08      	it	eq
    3cfa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    3cfe:	bd70      	pop	{r4, r5, r6, pc}
    3d00:	f1c4 0520 	rsb	r5, r4, #32
    3d04:	fa00 f205 	lsl.w	r2, r0, r5
    3d08:	ea4e 0e02 	orr.w	lr, lr, r2
    3d0c:	fa20 f304 	lsr.w	r3, r0, r4
    3d10:	fa01 f205 	lsl.w	r2, r1, r5
    3d14:	ea43 0302 	orr.w	r3, r3, r2
    3d18:	fa21 f004 	lsr.w	r0, r1, r4
    3d1c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    3d20:	fa21 f204 	lsr.w	r2, r1, r4
    3d24:	ea20 0002 	bic.w	r0, r0, r2
    3d28:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    3d2c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    3d30:	bf08      	it	eq
    3d32:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    3d36:	bd70      	pop	{r4, r5, r6, pc}
    3d38:	f094 0f00 	teq	r4, #0
    3d3c:	d10f      	bne.n	3d5e <__aeabi_dmul+0x1c2>
    3d3e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    3d42:	0040      	lsls	r0, r0, #1
    3d44:	eb41 0101 	adc.w	r1, r1, r1
    3d48:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    3d4c:	bf08      	it	eq
    3d4e:	3c01      	subeq	r4, #1
    3d50:	d0f7      	beq.n	3d42 <__aeabi_dmul+0x1a6>
    3d52:	ea41 0106 	orr.w	r1, r1, r6
    3d56:	f095 0f00 	teq	r5, #0
    3d5a:	bf18      	it	ne
    3d5c:	4770      	bxne	lr
    3d5e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    3d62:	0052      	lsls	r2, r2, #1
    3d64:	eb43 0303 	adc.w	r3, r3, r3
    3d68:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    3d6c:	bf08      	it	eq
    3d6e:	3d01      	subeq	r5, #1
    3d70:	d0f7      	beq.n	3d62 <__aeabi_dmul+0x1c6>
    3d72:	ea43 0306 	orr.w	r3, r3, r6
    3d76:	4770      	bx	lr
    3d78:	ea94 0f0c 	teq	r4, ip
    3d7c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    3d80:	bf18      	it	ne
    3d82:	ea95 0f0c 	teqne	r5, ip
    3d86:	d00c      	beq.n	3da2 <__aeabi_dmul+0x206>
    3d88:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    3d8c:	bf18      	it	ne
    3d8e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    3d92:	d1d1      	bne.n	3d38 <__aeabi_dmul+0x19c>
    3d94:	ea81 0103 	eor.w	r1, r1, r3
    3d98:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    3d9c:	f04f 0000 	mov.w	r0, #0
    3da0:	bd70      	pop	{r4, r5, r6, pc}
    3da2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    3da6:	bf06      	itte	eq
    3da8:	4610      	moveq	r0, r2
    3daa:	4619      	moveq	r1, r3
    3dac:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    3db0:	d019      	beq.n	3de6 <__aeabi_dmul+0x24a>
    3db2:	ea94 0f0c 	teq	r4, ip
    3db6:	d102      	bne.n	3dbe <__aeabi_dmul+0x222>
    3db8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    3dbc:	d113      	bne.n	3de6 <__aeabi_dmul+0x24a>
    3dbe:	ea95 0f0c 	teq	r5, ip
    3dc2:	d105      	bne.n	3dd0 <__aeabi_dmul+0x234>
    3dc4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    3dc8:	bf1c      	itt	ne
    3dca:	4610      	movne	r0, r2
    3dcc:	4619      	movne	r1, r3
    3dce:	d10a      	bne.n	3de6 <__aeabi_dmul+0x24a>
    3dd0:	ea81 0103 	eor.w	r1, r1, r3
    3dd4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    3dd8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    3ddc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    3de0:	f04f 0000 	mov.w	r0, #0
    3de4:	bd70      	pop	{r4, r5, r6, pc}
    3de6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    3dea:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    3dee:	bd70      	pop	{r4, r5, r6, pc}

00003df0 <__aeabi_ddiv>:
    3df0:	b570      	push	{r4, r5, r6, lr}
    3df2:	f04f 0cff 	mov.w	ip, #255	; 0xff
    3df6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    3dfa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    3dfe:	bf1d      	ittte	ne
    3e00:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    3e04:	ea94 0f0c 	teqne	r4, ip
    3e08:	ea95 0f0c 	teqne	r5, ip
    3e0c:	f000 f8a7 	bleq	3f5e <__aeabi_ddiv+0x16e>
    3e10:	eba4 0405 	sub.w	r4, r4, r5
    3e14:	ea81 0e03 	eor.w	lr, r1, r3
    3e18:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    3e1c:	ea4f 3101 	mov.w	r1, r1, lsl #12
    3e20:	f000 8088 	beq.w	3f34 <__aeabi_ddiv+0x144>
    3e24:	ea4f 3303 	mov.w	r3, r3, lsl #12
    3e28:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    3e2c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    3e30:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    3e34:	ea4f 2202 	mov.w	r2, r2, lsl #8
    3e38:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    3e3c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    3e40:	ea4f 2600 	mov.w	r6, r0, lsl #8
    3e44:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    3e48:	429d      	cmp	r5, r3
    3e4a:	bf08      	it	eq
    3e4c:	4296      	cmpeq	r6, r2
    3e4e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    3e52:	f504 7440 	add.w	r4, r4, #768	; 0x300
    3e56:	d202      	bcs.n	3e5e <__aeabi_ddiv+0x6e>
    3e58:	085b      	lsrs	r3, r3, #1
    3e5a:	ea4f 0232 	mov.w	r2, r2, rrx
    3e5e:	1ab6      	subs	r6, r6, r2
    3e60:	eb65 0503 	sbc.w	r5, r5, r3
    3e64:	085b      	lsrs	r3, r3, #1
    3e66:	ea4f 0232 	mov.w	r2, r2, rrx
    3e6a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    3e6e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    3e72:	ebb6 0e02 	subs.w	lr, r6, r2
    3e76:	eb75 0e03 	sbcs.w	lr, r5, r3
    3e7a:	bf22      	ittt	cs
    3e7c:	1ab6      	subcs	r6, r6, r2
    3e7e:	4675      	movcs	r5, lr
    3e80:	ea40 000c 	orrcs.w	r0, r0, ip
    3e84:	085b      	lsrs	r3, r3, #1
    3e86:	ea4f 0232 	mov.w	r2, r2, rrx
    3e8a:	ebb6 0e02 	subs.w	lr, r6, r2
    3e8e:	eb75 0e03 	sbcs.w	lr, r5, r3
    3e92:	bf22      	ittt	cs
    3e94:	1ab6      	subcs	r6, r6, r2
    3e96:	4675      	movcs	r5, lr
    3e98:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    3e9c:	085b      	lsrs	r3, r3, #1
    3e9e:	ea4f 0232 	mov.w	r2, r2, rrx
    3ea2:	ebb6 0e02 	subs.w	lr, r6, r2
    3ea6:	eb75 0e03 	sbcs.w	lr, r5, r3
    3eaa:	bf22      	ittt	cs
    3eac:	1ab6      	subcs	r6, r6, r2
    3eae:	4675      	movcs	r5, lr
    3eb0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    3eb4:	085b      	lsrs	r3, r3, #1
    3eb6:	ea4f 0232 	mov.w	r2, r2, rrx
    3eba:	ebb6 0e02 	subs.w	lr, r6, r2
    3ebe:	eb75 0e03 	sbcs.w	lr, r5, r3
    3ec2:	bf22      	ittt	cs
    3ec4:	1ab6      	subcs	r6, r6, r2
    3ec6:	4675      	movcs	r5, lr
    3ec8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    3ecc:	ea55 0e06 	orrs.w	lr, r5, r6
    3ed0:	d018      	beq.n	3f04 <__aeabi_ddiv+0x114>
    3ed2:	ea4f 1505 	mov.w	r5, r5, lsl #4
    3ed6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    3eda:	ea4f 1606 	mov.w	r6, r6, lsl #4
    3ede:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    3ee2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    3ee6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    3eea:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    3eee:	d1c0      	bne.n	3e72 <__aeabi_ddiv+0x82>
    3ef0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    3ef4:	d10b      	bne.n	3f0e <__aeabi_ddiv+0x11e>
    3ef6:	ea41 0100 	orr.w	r1, r1, r0
    3efa:	f04f 0000 	mov.w	r0, #0
    3efe:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    3f02:	e7b6      	b.n	3e72 <__aeabi_ddiv+0x82>
    3f04:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    3f08:	bf04      	itt	eq
    3f0a:	4301      	orreq	r1, r0
    3f0c:	2000      	moveq	r0, #0
    3f0e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    3f12:	bf88      	it	hi
    3f14:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    3f18:	f63f aeaf 	bhi.w	3c7a <__aeabi_dmul+0xde>
    3f1c:	ebb5 0c03 	subs.w	ip, r5, r3
    3f20:	bf04      	itt	eq
    3f22:	ebb6 0c02 	subseq.w	ip, r6, r2
    3f26:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    3f2a:	f150 0000 	adcs.w	r0, r0, #0
    3f2e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    3f32:	bd70      	pop	{r4, r5, r6, pc}
    3f34:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    3f38:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    3f3c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    3f40:	bfc2      	ittt	gt
    3f42:	ebd4 050c 	rsbsgt	r5, r4, ip
    3f46:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    3f4a:	bd70      	popgt	{r4, r5, r6, pc}
    3f4c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    3f50:	f04f 0e00 	mov.w	lr, #0
    3f54:	3c01      	subs	r4, #1
    3f56:	e690      	b.n	3c7a <__aeabi_dmul+0xde>
    3f58:	ea45 0e06 	orr.w	lr, r5, r6
    3f5c:	e68d      	b.n	3c7a <__aeabi_dmul+0xde>
    3f5e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    3f62:	ea94 0f0c 	teq	r4, ip
    3f66:	bf08      	it	eq
    3f68:	ea95 0f0c 	teqeq	r5, ip
    3f6c:	f43f af3b 	beq.w	3de6 <__aeabi_dmul+0x24a>
    3f70:	ea94 0f0c 	teq	r4, ip
    3f74:	d10a      	bne.n	3f8c <__aeabi_ddiv+0x19c>
    3f76:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    3f7a:	f47f af34 	bne.w	3de6 <__aeabi_dmul+0x24a>
    3f7e:	ea95 0f0c 	teq	r5, ip
    3f82:	f47f af25 	bne.w	3dd0 <__aeabi_dmul+0x234>
    3f86:	4610      	mov	r0, r2
    3f88:	4619      	mov	r1, r3
    3f8a:	e72c      	b.n	3de6 <__aeabi_dmul+0x24a>
    3f8c:	ea95 0f0c 	teq	r5, ip
    3f90:	d106      	bne.n	3fa0 <__aeabi_ddiv+0x1b0>
    3f92:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    3f96:	f43f aefd 	beq.w	3d94 <__aeabi_dmul+0x1f8>
    3f9a:	4610      	mov	r0, r2
    3f9c:	4619      	mov	r1, r3
    3f9e:	e722      	b.n	3de6 <__aeabi_dmul+0x24a>
    3fa0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    3fa4:	bf18      	it	ne
    3fa6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    3faa:	f47f aec5 	bne.w	3d38 <__aeabi_dmul+0x19c>
    3fae:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    3fb2:	f47f af0d 	bne.w	3dd0 <__aeabi_dmul+0x234>
    3fb6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    3fba:	f47f aeeb 	bne.w	3d94 <__aeabi_dmul+0x1f8>
    3fbe:	e712      	b.n	3de6 <__aeabi_dmul+0x24a>

00003fc0 <__aeabi_d2iz>:
    3fc0:	ea4f 0241 	mov.w	r2, r1, lsl #1
    3fc4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    3fc8:	d215      	bcs.n	3ff6 <__aeabi_d2iz+0x36>
    3fca:	d511      	bpl.n	3ff0 <__aeabi_d2iz+0x30>
    3fcc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    3fd0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    3fd4:	d912      	bls.n	3ffc <__aeabi_d2iz+0x3c>
    3fd6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    3fda:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    3fde:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    3fe2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    3fe6:	fa23 f002 	lsr.w	r0, r3, r2
    3fea:	bf18      	it	ne
    3fec:	4240      	negne	r0, r0
    3fee:	4770      	bx	lr
    3ff0:	f04f 0000 	mov.w	r0, #0
    3ff4:	4770      	bx	lr
    3ff6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    3ffa:	d105      	bne.n	4008 <__aeabi_d2iz+0x48>
    3ffc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
    4000:	bf08      	it	eq
    4002:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    4006:	4770      	bx	lr
    4008:	f04f 0000 	mov.w	r0, #0
    400c:	4770      	bx	lr
    400e:	bf00      	nop

00004010 <__aeabi_frsub>:
    4010:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
    4014:	e002      	b.n	401c <__addsf3>
    4016:	bf00      	nop

00004018 <__aeabi_fsub>:
    4018:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0000401c <__addsf3>:
    401c:	0042      	lsls	r2, r0, #1
    401e:	bf1f      	itttt	ne
    4020:	ea5f 0341 	movsne.w	r3, r1, lsl #1
    4024:	ea92 0f03 	teqne	r2, r3
    4028:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
    402c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    4030:	d06a      	beq.n	4108 <__addsf3+0xec>
    4032:	ea4f 6212 	mov.w	r2, r2, lsr #24
    4036:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
    403a:	bfc1      	itttt	gt
    403c:	18d2      	addgt	r2, r2, r3
    403e:	4041      	eorgt	r1, r0
    4040:	4048      	eorgt	r0, r1
    4042:	4041      	eorgt	r1, r0
    4044:	bfb8      	it	lt
    4046:	425b      	neglt	r3, r3
    4048:	2b19      	cmp	r3, #25
    404a:	bf88      	it	hi
    404c:	4770      	bxhi	lr
    404e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
    4052:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    4056:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    405a:	bf18      	it	ne
    405c:	4240      	negne	r0, r0
    405e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    4062:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
    4066:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
    406a:	bf18      	it	ne
    406c:	4249      	negne	r1, r1
    406e:	ea92 0f03 	teq	r2, r3
    4072:	d03f      	beq.n	40f4 <__addsf3+0xd8>
    4074:	f1a2 0201 	sub.w	r2, r2, #1
    4078:	fa41 fc03 	asr.w	ip, r1, r3
    407c:	eb10 000c 	adds.w	r0, r0, ip
    4080:	f1c3 0320 	rsb	r3, r3, #32
    4084:	fa01 f103 	lsl.w	r1, r1, r3
    4088:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
    408c:	d502      	bpl.n	4094 <__addsf3+0x78>
    408e:	4249      	negs	r1, r1
    4090:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
    4094:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    4098:	d313      	bcc.n	40c2 <__addsf3+0xa6>
    409a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
    409e:	d306      	bcc.n	40ae <__addsf3+0x92>
    40a0:	0840      	lsrs	r0, r0, #1
    40a2:	ea4f 0131 	mov.w	r1, r1, rrx
    40a6:	f102 0201 	add.w	r2, r2, #1
    40aa:	2afe      	cmp	r2, #254	; 0xfe
    40ac:	d251      	bcs.n	4152 <__addsf3+0x136>
    40ae:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
    40b2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    40b6:	bf08      	it	eq
    40b8:	f020 0001 	biceq.w	r0, r0, #1
    40bc:	ea40 0003 	orr.w	r0, r0, r3
    40c0:	4770      	bx	lr
    40c2:	0049      	lsls	r1, r1, #1
    40c4:	eb40 0000 	adc.w	r0, r0, r0
    40c8:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
    40cc:	f1a2 0201 	sub.w	r2, r2, #1
    40d0:	d1ed      	bne.n	40ae <__addsf3+0x92>
    40d2:	fab0 fc80 	clz	ip, r0
    40d6:	f1ac 0c08 	sub.w	ip, ip, #8
    40da:	ebb2 020c 	subs.w	r2, r2, ip
    40de:	fa00 f00c 	lsl.w	r0, r0, ip
    40e2:	bfaa      	itet	ge
    40e4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
    40e8:	4252      	neglt	r2, r2
    40ea:	4318      	orrge	r0, r3
    40ec:	bfbc      	itt	lt
    40ee:	40d0      	lsrlt	r0, r2
    40f0:	4318      	orrlt	r0, r3
    40f2:	4770      	bx	lr
    40f4:	f092 0f00 	teq	r2, #0
    40f8:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
    40fc:	bf06      	itte	eq
    40fe:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
    4102:	3201      	addeq	r2, #1
    4104:	3b01      	subne	r3, #1
    4106:	e7b5      	b.n	4074 <__addsf3+0x58>
    4108:	ea4f 0341 	mov.w	r3, r1, lsl #1
    410c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
    4110:	bf18      	it	ne
    4112:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    4116:	d021      	beq.n	415c <__addsf3+0x140>
    4118:	ea92 0f03 	teq	r2, r3
    411c:	d004      	beq.n	4128 <__addsf3+0x10c>
    411e:	f092 0f00 	teq	r2, #0
    4122:	bf08      	it	eq
    4124:	4608      	moveq	r0, r1
    4126:	4770      	bx	lr
    4128:	ea90 0f01 	teq	r0, r1
    412c:	bf1c      	itt	ne
    412e:	2000      	movne	r0, #0
    4130:	4770      	bxne	lr
    4132:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
    4136:	d104      	bne.n	4142 <__addsf3+0x126>
    4138:	0040      	lsls	r0, r0, #1
    413a:	bf28      	it	cs
    413c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
    4140:	4770      	bx	lr
    4142:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
    4146:	bf3c      	itt	cc
    4148:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
    414c:	4770      	bxcc	lr
    414e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
    4152:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
    4156:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    415a:	4770      	bx	lr
    415c:	ea7f 6222 	mvns.w	r2, r2, asr #24
    4160:	bf16      	itet	ne
    4162:	4608      	movne	r0, r1
    4164:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
    4168:	4601      	movne	r1, r0
    416a:	0242      	lsls	r2, r0, #9
    416c:	bf06      	itte	eq
    416e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
    4172:	ea90 0f01 	teqeq	r0, r1
    4176:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
    417a:	4770      	bx	lr

0000417c <__aeabi_ui2f>:
    417c:	f04f 0300 	mov.w	r3, #0
    4180:	e004      	b.n	418c <__aeabi_i2f+0x8>
    4182:	bf00      	nop

00004184 <__aeabi_i2f>:
    4184:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
    4188:	bf48      	it	mi
    418a:	4240      	negmi	r0, r0
    418c:	ea5f 0c00 	movs.w	ip, r0
    4190:	bf08      	it	eq
    4192:	4770      	bxeq	lr
    4194:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
    4198:	4601      	mov	r1, r0
    419a:	f04f 0000 	mov.w	r0, #0
    419e:	e01c      	b.n	41da <__aeabi_l2f+0x2a>

000041a0 <__aeabi_ul2f>:
    41a0:	ea50 0201 	orrs.w	r2, r0, r1
    41a4:	bf08      	it	eq
    41a6:	4770      	bxeq	lr
    41a8:	f04f 0300 	mov.w	r3, #0
    41ac:	e00a      	b.n	41c4 <__aeabi_l2f+0x14>
    41ae:	bf00      	nop

000041b0 <__aeabi_l2f>:
    41b0:	ea50 0201 	orrs.w	r2, r0, r1
    41b4:	bf08      	it	eq
    41b6:	4770      	bxeq	lr
    41b8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
    41bc:	d502      	bpl.n	41c4 <__aeabi_l2f+0x14>
    41be:	4240      	negs	r0, r0
    41c0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    41c4:	ea5f 0c01 	movs.w	ip, r1
    41c8:	bf02      	ittt	eq
    41ca:	4684      	moveq	ip, r0
    41cc:	4601      	moveq	r1, r0
    41ce:	2000      	moveq	r0, #0
    41d0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
    41d4:	bf08      	it	eq
    41d6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
    41da:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
    41de:	fabc f28c 	clz	r2, ip
    41e2:	3a08      	subs	r2, #8
    41e4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
    41e8:	db10      	blt.n	420c <__aeabi_l2f+0x5c>
    41ea:	fa01 fc02 	lsl.w	ip, r1, r2
    41ee:	4463      	add	r3, ip
    41f0:	fa00 fc02 	lsl.w	ip, r0, r2
    41f4:	f1c2 0220 	rsb	r2, r2, #32
    41f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    41fc:	fa20 f202 	lsr.w	r2, r0, r2
    4200:	eb43 0002 	adc.w	r0, r3, r2
    4204:	bf08      	it	eq
    4206:	f020 0001 	biceq.w	r0, r0, #1
    420a:	4770      	bx	lr
    420c:	f102 0220 	add.w	r2, r2, #32
    4210:	fa01 fc02 	lsl.w	ip, r1, r2
    4214:	f1c2 0220 	rsb	r2, r2, #32
    4218:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
    421c:	fa21 f202 	lsr.w	r2, r1, r2
    4220:	eb43 0002 	adc.w	r0, r3, r2
    4224:	bf08      	it	eq
    4226:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
    422a:	4770      	bx	lr

0000422c <__errno>:
    422c:	f240 0384 	movw	r3, #132	; 0x84
    4230:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4234:	6818      	ldr	r0, [r3, #0]
    4236:	4770      	bx	lr

00004238 <__libc_init_array>:
    4238:	b570      	push	{r4, r5, r6, lr}
    423a:	f24a 3630 	movw	r6, #41776	; 0xa330
    423e:	f24a 3530 	movw	r5, #41776	; 0xa330
    4242:	f2c0 0600 	movt	r6, #0
    4246:	f2c0 0500 	movt	r5, #0
    424a:	1b76      	subs	r6, r6, r5
    424c:	10b6      	asrs	r6, r6, #2
    424e:	d006      	beq.n	425e <__libc_init_array+0x26>
    4250:	2400      	movs	r4, #0
    4252:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    4256:	3401      	adds	r4, #1
    4258:	4798      	blx	r3
    425a:	42a6      	cmp	r6, r4
    425c:	d8f9      	bhi.n	4252 <__libc_init_array+0x1a>
    425e:	f24a 3530 	movw	r5, #41776	; 0xa330
    4262:	f24a 3634 	movw	r6, #41780	; 0xa334
    4266:	f2c0 0500 	movt	r5, #0
    426a:	f2c0 0600 	movt	r6, #0
    426e:	1b76      	subs	r6, r6, r5
    4270:	f006 f852 	bl	a318 <_init>
    4274:	10b6      	asrs	r6, r6, #2
    4276:	d006      	beq.n	4286 <__libc_init_array+0x4e>
    4278:	2400      	movs	r4, #0
    427a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    427e:	3401      	adds	r4, #1
    4280:	4798      	blx	r3
    4282:	42a6      	cmp	r6, r4
    4284:	d8f9      	bhi.n	427a <__libc_init_array+0x42>
    4286:	bd70      	pop	{r4, r5, r6, pc}

00004288 <memset>:
    4288:	2a03      	cmp	r2, #3
    428a:	b2c9      	uxtb	r1, r1
    428c:	b430      	push	{r4, r5}
    428e:	d807      	bhi.n	42a0 <memset+0x18>
    4290:	b122      	cbz	r2, 429c <memset+0x14>
    4292:	2300      	movs	r3, #0
    4294:	54c1      	strb	r1, [r0, r3]
    4296:	3301      	adds	r3, #1
    4298:	4293      	cmp	r3, r2
    429a:	d1fb      	bne.n	4294 <memset+0xc>
    429c:	bc30      	pop	{r4, r5}
    429e:	4770      	bx	lr
    42a0:	eb00 0c02 	add.w	ip, r0, r2
    42a4:	4603      	mov	r3, r0
    42a6:	e001      	b.n	42ac <memset+0x24>
    42a8:	f803 1c01 	strb.w	r1, [r3, #-1]
    42ac:	f003 0403 	and.w	r4, r3, #3
    42b0:	461a      	mov	r2, r3
    42b2:	3301      	adds	r3, #1
    42b4:	2c00      	cmp	r4, #0
    42b6:	d1f7      	bne.n	42a8 <memset+0x20>
    42b8:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
    42bc:	ebc2 040c 	rsb	r4, r2, ip
    42c0:	fb03 f301 	mul.w	r3, r3, r1
    42c4:	e01f      	b.n	4306 <memset+0x7e>
    42c6:	f842 3c40 	str.w	r3, [r2, #-64]
    42ca:	f842 3c3c 	str.w	r3, [r2, #-60]
    42ce:	f842 3c38 	str.w	r3, [r2, #-56]
    42d2:	f842 3c34 	str.w	r3, [r2, #-52]
    42d6:	f842 3c30 	str.w	r3, [r2, #-48]
    42da:	f842 3c2c 	str.w	r3, [r2, #-44]
    42de:	f842 3c28 	str.w	r3, [r2, #-40]
    42e2:	f842 3c24 	str.w	r3, [r2, #-36]
    42e6:	f842 3c20 	str.w	r3, [r2, #-32]
    42ea:	f842 3c1c 	str.w	r3, [r2, #-28]
    42ee:	f842 3c18 	str.w	r3, [r2, #-24]
    42f2:	f842 3c14 	str.w	r3, [r2, #-20]
    42f6:	f842 3c10 	str.w	r3, [r2, #-16]
    42fa:	f842 3c0c 	str.w	r3, [r2, #-12]
    42fe:	f842 3c08 	str.w	r3, [r2, #-8]
    4302:	f842 3c04 	str.w	r3, [r2, #-4]
    4306:	4615      	mov	r5, r2
    4308:	3240      	adds	r2, #64	; 0x40
    430a:	2c3f      	cmp	r4, #63	; 0x3f
    430c:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
    4310:	dcd9      	bgt.n	42c6 <memset+0x3e>
    4312:	462a      	mov	r2, r5
    4314:	ebc5 040c 	rsb	r4, r5, ip
    4318:	e007      	b.n	432a <memset+0xa2>
    431a:	f842 3c10 	str.w	r3, [r2, #-16]
    431e:	f842 3c0c 	str.w	r3, [r2, #-12]
    4322:	f842 3c08 	str.w	r3, [r2, #-8]
    4326:	f842 3c04 	str.w	r3, [r2, #-4]
    432a:	4615      	mov	r5, r2
    432c:	3210      	adds	r2, #16
    432e:	2c0f      	cmp	r4, #15
    4330:	f1a4 0410 	sub.w	r4, r4, #16
    4334:	dcf1      	bgt.n	431a <memset+0x92>
    4336:	462a      	mov	r2, r5
    4338:	ebc5 050c 	rsb	r5, r5, ip
    433c:	e001      	b.n	4342 <memset+0xba>
    433e:	f842 3c04 	str.w	r3, [r2, #-4]
    4342:	4614      	mov	r4, r2
    4344:	3204      	adds	r2, #4
    4346:	2d03      	cmp	r5, #3
    4348:	f1a5 0504 	sub.w	r5, r5, #4
    434c:	dcf7      	bgt.n	433e <memset+0xb6>
    434e:	e001      	b.n	4354 <memset+0xcc>
    4350:	f804 1b01 	strb.w	r1, [r4], #1
    4354:	4564      	cmp	r4, ip
    4356:	d3fb      	bcc.n	4350 <memset+0xc8>
    4358:	e7a0      	b.n	429c <memset+0x14>
    435a:	bf00      	nop

0000435c <printf>:
    435c:	b40f      	push	{r0, r1, r2, r3}
    435e:	f240 0384 	movw	r3, #132	; 0x84
    4362:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4366:	b510      	push	{r4, lr}
    4368:	681c      	ldr	r4, [r3, #0]
    436a:	b082      	sub	sp, #8
    436c:	b124      	cbz	r4, 4378 <printf+0x1c>
    436e:	69a3      	ldr	r3, [r4, #24]
    4370:	b913      	cbnz	r3, 4378 <printf+0x1c>
    4372:	4620      	mov	r0, r4
    4374:	f002 fee8 	bl	7148 <__sinit>
    4378:	4620      	mov	r0, r4
    437a:	ac05      	add	r4, sp, #20
    437c:	9a04      	ldr	r2, [sp, #16]
    437e:	4623      	mov	r3, r4
    4380:	6881      	ldr	r1, [r0, #8]
    4382:	9401      	str	r4, [sp, #4]
    4384:	f000 f87e 	bl	4484 <_vfprintf_r>
    4388:	b002      	add	sp, #8
    438a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    438e:	b004      	add	sp, #16
    4390:	4770      	bx	lr
    4392:	bf00      	nop

00004394 <_printf_r>:
    4394:	b40e      	push	{r1, r2, r3}
    4396:	b510      	push	{r4, lr}
    4398:	4604      	mov	r4, r0
    439a:	b083      	sub	sp, #12
    439c:	b118      	cbz	r0, 43a6 <_printf_r+0x12>
    439e:	6983      	ldr	r3, [r0, #24]
    43a0:	b90b      	cbnz	r3, 43a6 <_printf_r+0x12>
    43a2:	f002 fed1 	bl	7148 <__sinit>
    43a6:	4620      	mov	r0, r4
    43a8:	ac06      	add	r4, sp, #24
    43aa:	9a05      	ldr	r2, [sp, #20]
    43ac:	4623      	mov	r3, r4
    43ae:	6881      	ldr	r1, [r0, #8]
    43b0:	9401      	str	r4, [sp, #4]
    43b2:	f000 f867 	bl	4484 <_vfprintf_r>
    43b6:	b003      	add	sp, #12
    43b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    43bc:	b003      	add	sp, #12
    43be:	4770      	bx	lr

000043c0 <strncmp>:
    43c0:	b430      	push	{r4, r5}
    43c2:	4613      	mov	r3, r2
    43c4:	2a00      	cmp	r2, #0
    43c6:	d043      	beq.n	4450 <strncmp+0x90>
    43c8:	ea41 0200 	orr.w	r2, r1, r0
    43cc:	f012 0f03 	tst.w	r2, #3
    43d0:	d125      	bne.n	441e <strncmp+0x5e>
    43d2:	2b03      	cmp	r3, #3
    43d4:	4604      	mov	r4, r0
    43d6:	460d      	mov	r5, r1
    43d8:	d93d      	bls.n	4456 <strncmp+0x96>
    43da:	6802      	ldr	r2, [r0, #0]
    43dc:	6809      	ldr	r1, [r1, #0]
    43de:	428a      	cmp	r2, r1
    43e0:	d139      	bne.n	4456 <strncmp+0x96>
    43e2:	3b04      	subs	r3, #4
    43e4:	d034      	beq.n	4450 <strncmp+0x90>
    43e6:	f1a2 3101 	sub.w	r1, r2, #16843009	; 0x1010101
    43ea:	ea21 0202 	bic.w	r2, r1, r2
    43ee:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
    43f2:	d00d      	beq.n	4410 <strncmp+0x50>
    43f4:	e02c      	b.n	4450 <strncmp+0x90>
    43f6:	6822      	ldr	r2, [r4, #0]
    43f8:	6829      	ldr	r1, [r5, #0]
    43fa:	f1a2 3001 	sub.w	r0, r2, #16843009	; 0x1010101
    43fe:	428a      	cmp	r2, r1
    4400:	ea20 0002 	bic.w	r0, r0, r2
    4404:	d127      	bne.n	4456 <strncmp+0x96>
    4406:	3b04      	subs	r3, #4
    4408:	d022      	beq.n	4450 <strncmp+0x90>
    440a:	f010 3f80 	tst.w	r0, #2155905152	; 0x80808080
    440e:	d11f      	bne.n	4450 <strncmp+0x90>
    4410:	3404      	adds	r4, #4
    4412:	3504      	adds	r5, #4
    4414:	2b03      	cmp	r3, #3
    4416:	d8ee      	bhi.n	43f6 <strncmp+0x36>
    4418:	4620      	mov	r0, r4
    441a:	4629      	mov	r1, r5
    441c:	b1f3      	cbz	r3, 445c <strncmp+0x9c>
    441e:	7804      	ldrb	r4, [r0, #0]
    4420:	3b01      	subs	r3, #1
    4422:	f891 c000 	ldrb.w	ip, [r1]
    4426:	4564      	cmp	r4, ip
    4428:	d10f      	bne.n	444a <strncmp+0x8a>
    442a:	b18b      	cbz	r3, 4450 <strncmp+0x90>
    442c:	b184      	cbz	r4, 4450 <strncmp+0x90>
    442e:	3b01      	subs	r3, #1
    4430:	2200      	movs	r2, #0
    4432:	e002      	b.n	443a <strncmp+0x7a>
    4434:	b163      	cbz	r3, 4450 <strncmp+0x90>
    4436:	b15c      	cbz	r4, 4450 <strncmp+0x90>
    4438:	3b01      	subs	r3, #1
    443a:	1884      	adds	r4, r0, r2
    443c:	188d      	adds	r5, r1, r2
    443e:	3201      	adds	r2, #1
    4440:	7864      	ldrb	r4, [r4, #1]
    4442:	f895 c001 	ldrb.w	ip, [r5, #1]
    4446:	4564      	cmp	r4, ip
    4448:	d0f4      	beq.n	4434 <strncmp+0x74>
    444a:	ebcc 0004 	rsb	r0, ip, r4
    444e:	e000      	b.n	4452 <strncmp+0x92>
    4450:	2000      	movs	r0, #0
    4452:	bc30      	pop	{r4, r5}
    4454:	4770      	bx	lr
    4456:	4620      	mov	r0, r4
    4458:	4629      	mov	r1, r5
    445a:	e7e0      	b.n	441e <strncmp+0x5e>
    445c:	7824      	ldrb	r4, [r4, #0]
    445e:	f895 c000 	ldrb.w	ip, [r5]
    4462:	ebcc 0004 	rsb	r0, ip, r4
    4466:	e7f4      	b.n	4452 <strncmp+0x92>

00004468 <__sprint_r>:
    4468:	6893      	ldr	r3, [r2, #8]
    446a:	b510      	push	{r4, lr}
    446c:	4614      	mov	r4, r2
    446e:	b913      	cbnz	r3, 4476 <__sprint_r+0xe>
    4470:	6053      	str	r3, [r2, #4]
    4472:	4618      	mov	r0, r3
    4474:	bd10      	pop	{r4, pc}
    4476:	f002 ffcb 	bl	7410 <__sfvwrite_r>
    447a:	2300      	movs	r3, #0
    447c:	6063      	str	r3, [r4, #4]
    447e:	60a3      	str	r3, [r4, #8]
    4480:	bd10      	pop	{r4, pc}
    4482:	bf00      	nop

00004484 <_vfprintf_r>:
    4484:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4488:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
    448c:	b083      	sub	sp, #12
    448e:	460e      	mov	r6, r1
    4490:	4615      	mov	r5, r2
    4492:	469a      	mov	sl, r3
    4494:	4681      	mov	r9, r0
    4496:	f003 f9ab 	bl	77f0 <_localeconv_r>
    449a:	6800      	ldr	r0, [r0, #0]
    449c:	901d      	str	r0, [sp, #116]	; 0x74
    449e:	f1b9 0f00 	cmp.w	r9, #0
    44a2:	d004      	beq.n	44ae <_vfprintf_r+0x2a>
    44a4:	f8d9 3018 	ldr.w	r3, [r9, #24]
    44a8:	2b00      	cmp	r3, #0
    44aa:	f000 815a 	beq.w	4762 <_vfprintf_r+0x2de>
    44ae:	f24a 134c 	movw	r3, #41292	; 0xa14c
    44b2:	f2c0 0300 	movt	r3, #0
    44b6:	429e      	cmp	r6, r3
    44b8:	bf08      	it	eq
    44ba:	f8d9 6004 	ldreq.w	r6, [r9, #4]
    44be:	d010      	beq.n	44e2 <_vfprintf_r+0x5e>
    44c0:	f24a 136c 	movw	r3, #41324	; 0xa16c
    44c4:	f2c0 0300 	movt	r3, #0
    44c8:	429e      	cmp	r6, r3
    44ca:	bf08      	it	eq
    44cc:	f8d9 6008 	ldreq.w	r6, [r9, #8]
    44d0:	d007      	beq.n	44e2 <_vfprintf_r+0x5e>
    44d2:	f24a 138c 	movw	r3, #41356	; 0xa18c
    44d6:	f2c0 0300 	movt	r3, #0
    44da:	429e      	cmp	r6, r3
    44dc:	bf08      	it	eq
    44de:	f8d9 600c 	ldreq.w	r6, [r9, #12]
    44e2:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    44e6:	fa1f f38c 	uxth.w	r3, ip
    44ea:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    44ee:	d109      	bne.n	4504 <_vfprintf_r+0x80>
    44f0:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
    44f4:	6e72      	ldr	r2, [r6, #100]	; 0x64
    44f6:	f8a6 c00c 	strh.w	ip, [r6, #12]
    44fa:	fa1f f38c 	uxth.w	r3, ip
    44fe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
    4502:	6672      	str	r2, [r6, #100]	; 0x64
    4504:	f013 0f08 	tst.w	r3, #8
    4508:	f001 8301 	beq.w	5b0e <_vfprintf_r+0x168a>
    450c:	6932      	ldr	r2, [r6, #16]
    450e:	2a00      	cmp	r2, #0
    4510:	f001 82fd 	beq.w	5b0e <_vfprintf_r+0x168a>
    4514:	f003 031a 	and.w	r3, r3, #26
    4518:	2b0a      	cmp	r3, #10
    451a:	f000 80e0 	beq.w	46de <_vfprintf_r+0x25a>
    451e:	2200      	movs	r2, #0
    4520:	9212      	str	r2, [sp, #72]	; 0x48
    4522:	921a      	str	r2, [sp, #104]	; 0x68
    4524:	2300      	movs	r3, #0
    4526:	921c      	str	r2, [sp, #112]	; 0x70
    4528:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    452c:	9211      	str	r2, [sp, #68]	; 0x44
    452e:	3404      	adds	r4, #4
    4530:	9219      	str	r2, [sp, #100]	; 0x64
    4532:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    4536:	931b      	str	r3, [sp, #108]	; 0x6c
    4538:	3204      	adds	r2, #4
    453a:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
    453e:	3228      	adds	r2, #40	; 0x28
    4540:	3303      	adds	r3, #3
    4542:	9218      	str	r2, [sp, #96]	; 0x60
    4544:	9307      	str	r3, [sp, #28]
    4546:	2300      	movs	r3, #0
    4548:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
    454c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4550:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    4554:	782b      	ldrb	r3, [r5, #0]
    4556:	1e1a      	subs	r2, r3, #0
    4558:	bf18      	it	ne
    455a:	2201      	movne	r2, #1
    455c:	2b25      	cmp	r3, #37	; 0x25
    455e:	bf0c      	ite	eq
    4560:	2200      	moveq	r2, #0
    4562:	f002 0201 	andne.w	r2, r2, #1
    4566:	b332      	cbz	r2, 45b6 <_vfprintf_r+0x132>
    4568:	462f      	mov	r7, r5
    456a:	f817 3f01 	ldrb.w	r3, [r7, #1]!
    456e:	1e1a      	subs	r2, r3, #0
    4570:	bf18      	it	ne
    4572:	2201      	movne	r2, #1
    4574:	2b25      	cmp	r3, #37	; 0x25
    4576:	bf0c      	ite	eq
    4578:	2200      	moveq	r2, #0
    457a:	f002 0201 	andne.w	r2, r2, #1
    457e:	2a00      	cmp	r2, #0
    4580:	d1f3      	bne.n	456a <_vfprintf_r+0xe6>
    4582:	ebb7 0805 	subs.w	r8, r7, r5
    4586:	bf08      	it	eq
    4588:	463d      	moveq	r5, r7
    458a:	d014      	beq.n	45b6 <_vfprintf_r+0x132>
    458c:	f8c4 8004 	str.w	r8, [r4, #4]
    4590:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4594:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    4598:	3301      	adds	r3, #1
    459a:	6025      	str	r5, [r4, #0]
    459c:	2b07      	cmp	r3, #7
    459e:	4442      	add	r2, r8
    45a0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    45a4:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    45a8:	dc78      	bgt.n	469c <_vfprintf_r+0x218>
    45aa:	3408      	adds	r4, #8
    45ac:	9811      	ldr	r0, [sp, #68]	; 0x44
    45ae:	463d      	mov	r5, r7
    45b0:	4440      	add	r0, r8
    45b2:	9011      	str	r0, [sp, #68]	; 0x44
    45b4:	783b      	ldrb	r3, [r7, #0]
    45b6:	2b00      	cmp	r3, #0
    45b8:	d07c      	beq.n	46b4 <_vfprintf_r+0x230>
    45ba:	1c6b      	adds	r3, r5, #1
    45bc:	f04f 37ff 	mov.w	r7, #4294967295
    45c0:	202b      	movs	r0, #43	; 0x2b
    45c2:	f04f 0c20 	mov.w	ip, #32
    45c6:	2100      	movs	r1, #0
    45c8:	f04f 0200 	mov.w	r2, #0
    45cc:	910f      	str	r1, [sp, #60]	; 0x3c
    45ce:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    45d2:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
    45d6:	786a      	ldrb	r2, [r5, #1]
    45d8:	910a      	str	r1, [sp, #40]	; 0x28
    45da:	1c5d      	adds	r5, r3, #1
    45dc:	f1a2 0320 	sub.w	r3, r2, #32
    45e0:	2b58      	cmp	r3, #88	; 0x58
    45e2:	f200 8286 	bhi.w	4af2 <_vfprintf_r+0x66e>
    45e6:	e8df f013 	tbh	[pc, r3, lsl #1]
    45ea:	0298      	.short	0x0298
    45ec:	02840284 	.word	0x02840284
    45f0:	028402a4 	.word	0x028402a4
    45f4:	02840284 	.word	0x02840284
    45f8:	02840284 	.word	0x02840284
    45fc:	02ad0284 	.word	0x02ad0284
    4600:	028402ba 	.word	0x028402ba
    4604:	02ca02c1 	.word	0x02ca02c1
    4608:	02e70284 	.word	0x02e70284
    460c:	02f002f0 	.word	0x02f002f0
    4610:	02f002f0 	.word	0x02f002f0
    4614:	02f002f0 	.word	0x02f002f0
    4618:	02f002f0 	.word	0x02f002f0
    461c:	028402f0 	.word	0x028402f0
    4620:	02840284 	.word	0x02840284
    4624:	02840284 	.word	0x02840284
    4628:	02840284 	.word	0x02840284
    462c:	02840284 	.word	0x02840284
    4630:	03040284 	.word	0x03040284
    4634:	02840326 	.word	0x02840326
    4638:	02840326 	.word	0x02840326
    463c:	02840284 	.word	0x02840284
    4640:	036a0284 	.word	0x036a0284
    4644:	02840284 	.word	0x02840284
    4648:	02840481 	.word	0x02840481
    464c:	02840284 	.word	0x02840284
    4650:	02840284 	.word	0x02840284
    4654:	02840414 	.word	0x02840414
    4658:	042f0284 	.word	0x042f0284
    465c:	02840284 	.word	0x02840284
    4660:	02840284 	.word	0x02840284
    4664:	02840284 	.word	0x02840284
    4668:	02840284 	.word	0x02840284
    466c:	02840284 	.word	0x02840284
    4670:	0465044f 	.word	0x0465044f
    4674:	03260326 	.word	0x03260326
    4678:	03730326 	.word	0x03730326
    467c:	02840465 	.word	0x02840465
    4680:	03790284 	.word	0x03790284
    4684:	03850284 	.word	0x03850284
    4688:	03ad0396 	.word	0x03ad0396
    468c:	0284040a 	.word	0x0284040a
    4690:	028403cc 	.word	0x028403cc
    4694:	028403f4 	.word	0x028403f4
    4698:	00c00284 	.word	0x00c00284
    469c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    46a0:	4648      	mov	r0, r9
    46a2:	4631      	mov	r1, r6
    46a4:	320c      	adds	r2, #12
    46a6:	f7ff fedf 	bl	4468 <__sprint_r>
    46aa:	b958      	cbnz	r0, 46c4 <_vfprintf_r+0x240>
    46ac:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    46b0:	3404      	adds	r4, #4
    46b2:	e77b      	b.n	45ac <_vfprintf_r+0x128>
    46b4:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    46b8:	2b00      	cmp	r3, #0
    46ba:	f041 8192 	bne.w	59e2 <_vfprintf_r+0x155e>
    46be:	2300      	movs	r3, #0
    46c0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    46c4:	89b3      	ldrh	r3, [r6, #12]
    46c6:	f013 0f40 	tst.w	r3, #64	; 0x40
    46ca:	d002      	beq.n	46d2 <_vfprintf_r+0x24e>
    46cc:	f04f 30ff 	mov.w	r0, #4294967295
    46d0:	9011      	str	r0, [sp, #68]	; 0x44
    46d2:	9811      	ldr	r0, [sp, #68]	; 0x44
    46d4:	b05f      	add	sp, #380	; 0x17c
    46d6:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
    46da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    46de:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
    46e2:	2b00      	cmp	r3, #0
    46e4:	f6ff af1b 	blt.w	451e <_vfprintf_r+0x9a>
    46e8:	6a37      	ldr	r7, [r6, #32]
    46ea:	f02c 0c02 	bic.w	ip, ip, #2
    46ee:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
    46f2:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
    46f6:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
    46fa:	340c      	adds	r4, #12
    46fc:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
    4700:	462a      	mov	r2, r5
    4702:	4653      	mov	r3, sl
    4704:	4648      	mov	r0, r9
    4706:	4621      	mov	r1, r4
    4708:	ad1f      	add	r5, sp, #124	; 0x7c
    470a:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
    470e:	2700      	movs	r7, #0
    4710:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
    4714:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
    4718:	f44f 6580 	mov.w	r5, #1024	; 0x400
    471c:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
    4720:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
    4724:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
    4728:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
    472c:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
    4730:	f7ff fea8 	bl	4484 <_vfprintf_r>
    4734:	2800      	cmp	r0, #0
    4736:	9011      	str	r0, [sp, #68]	; 0x44
    4738:	db09      	blt.n	474e <_vfprintf_r+0x2ca>
    473a:	4621      	mov	r1, r4
    473c:	4648      	mov	r0, r9
    473e:	f002 fb93 	bl	6e68 <_fflush_r>
    4742:	9911      	ldr	r1, [sp, #68]	; 0x44
    4744:	42b8      	cmp	r0, r7
    4746:	bf18      	it	ne
    4748:	f04f 31ff 	movne.w	r1, #4294967295
    474c:	9111      	str	r1, [sp, #68]	; 0x44
    474e:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
    4752:	f013 0f40 	tst.w	r3, #64	; 0x40
    4756:	d0bc      	beq.n	46d2 <_vfprintf_r+0x24e>
    4758:	89b3      	ldrh	r3, [r6, #12]
    475a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    475e:	81b3      	strh	r3, [r6, #12]
    4760:	e7b7      	b.n	46d2 <_vfprintf_r+0x24e>
    4762:	4648      	mov	r0, r9
    4764:	f002 fcf0 	bl	7148 <__sinit>
    4768:	e6a1      	b.n	44ae <_vfprintf_r+0x2a>
    476a:	980a      	ldr	r0, [sp, #40]	; 0x28
    476c:	f24a 1c1c 	movw	ip, #41244	; 0xa11c
    4770:	f2c0 0c00 	movt	ip, #0
    4774:	9216      	str	r2, [sp, #88]	; 0x58
    4776:	f010 0f20 	tst.w	r0, #32
    477a:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
    477e:	f000 836e 	beq.w	4e5e <_vfprintf_r+0x9da>
    4782:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4784:	1dcb      	adds	r3, r1, #7
    4786:	f023 0307 	bic.w	r3, r3, #7
    478a:	f103 0208 	add.w	r2, r3, #8
    478e:	920b      	str	r2, [sp, #44]	; 0x2c
    4790:	e9d3 ab00 	ldrd	sl, fp, [r3]
    4794:	ea5a 020b 	orrs.w	r2, sl, fp
    4798:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    479a:	bf0c      	ite	eq
    479c:	2200      	moveq	r2, #0
    479e:	2201      	movne	r2, #1
    47a0:	4213      	tst	r3, r2
    47a2:	f040 866b 	bne.w	547c <_vfprintf_r+0xff8>
    47a6:	2302      	movs	r3, #2
    47a8:	f04f 0100 	mov.w	r1, #0
    47ac:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
    47b0:	2f00      	cmp	r7, #0
    47b2:	bfa2      	ittt	ge
    47b4:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
    47b8:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
    47bc:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
    47c0:	2f00      	cmp	r7, #0
    47c2:	bf18      	it	ne
    47c4:	f042 0201 	orrne.w	r2, r2, #1
    47c8:	2a00      	cmp	r2, #0
    47ca:	f000 841e 	beq.w	500a <_vfprintf_r+0xb86>
    47ce:	2b01      	cmp	r3, #1
    47d0:	f000 85de 	beq.w	5390 <_vfprintf_r+0xf0c>
    47d4:	2b02      	cmp	r3, #2
    47d6:	f000 85c1 	beq.w	535c <_vfprintf_r+0xed8>
    47da:	9918      	ldr	r1, [sp, #96]	; 0x60
    47dc:	9113      	str	r1, [sp, #76]	; 0x4c
    47de:	ea4f 08da 	mov.w	r8, sl, lsr #3
    47e2:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
    47e6:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
    47ea:	f00a 0007 	and.w	r0, sl, #7
    47ee:	46e3      	mov	fp, ip
    47f0:	46c2      	mov	sl, r8
    47f2:	3030      	adds	r0, #48	; 0x30
    47f4:	ea5a 020b 	orrs.w	r2, sl, fp
    47f8:	f801 0d01 	strb.w	r0, [r1, #-1]!
    47fc:	d1ef      	bne.n	47de <_vfprintf_r+0x35a>
    47fe:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    4802:	9113      	str	r1, [sp, #76]	; 0x4c
    4804:	f01c 0f01 	tst.w	ip, #1
    4808:	f040 868c 	bne.w	5524 <_vfprintf_r+0x10a0>
    480c:	9818      	ldr	r0, [sp, #96]	; 0x60
    480e:	1a40      	subs	r0, r0, r1
    4810:	9010      	str	r0, [sp, #64]	; 0x40
    4812:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    4816:	9a10      	ldr	r2, [sp, #64]	; 0x40
    4818:	9717      	str	r7, [sp, #92]	; 0x5c
    481a:	42ba      	cmp	r2, r7
    481c:	bfb8      	it	lt
    481e:	463a      	movlt	r2, r7
    4820:	920c      	str	r2, [sp, #48]	; 0x30
    4822:	b113      	cbz	r3, 482a <_vfprintf_r+0x3a6>
    4824:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    4826:	3201      	adds	r2, #1
    4828:	920c      	str	r2, [sp, #48]	; 0x30
    482a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    482c:	980a      	ldr	r0, [sp, #40]	; 0x28
    482e:	f013 0302 	ands.w	r3, r3, #2
    4832:	9315      	str	r3, [sp, #84]	; 0x54
    4834:	bf1e      	ittt	ne
    4836:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
    483a:	f10c 0c02 	addne.w	ip, ip, #2
    483e:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
    4842:	f010 0084 	ands.w	r0, r0, #132	; 0x84
    4846:	9014      	str	r0, [sp, #80]	; 0x50
    4848:	d14d      	bne.n	48e6 <_vfprintf_r+0x462>
    484a:	990f      	ldr	r1, [sp, #60]	; 0x3c
    484c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    484e:	1a8f      	subs	r7, r1, r2
    4850:	2f00      	cmp	r7, #0
    4852:	dd48      	ble.n	48e6 <_vfprintf_r+0x462>
    4854:	2f10      	cmp	r7, #16
    4856:	f24a 08d8 	movw	r8, #41176	; 0xa0d8
    485a:	bfd8      	it	le
    485c:	f2c0 0800 	movtle	r8, #0
    4860:	dd30      	ble.n	48c4 <_vfprintf_r+0x440>
    4862:	f2c0 0800 	movt	r8, #0
    4866:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    486a:	4643      	mov	r3, r8
    486c:	f04f 0a10 	mov.w	sl, #16
    4870:	46a8      	mov	r8, r5
    4872:	f10b 0b0c 	add.w	fp, fp, #12
    4876:	461d      	mov	r5, r3
    4878:	e002      	b.n	4880 <_vfprintf_r+0x3fc>
    487a:	3f10      	subs	r7, #16
    487c:	2f10      	cmp	r7, #16
    487e:	dd1e      	ble.n	48be <_vfprintf_r+0x43a>
    4880:	f8c4 a004 	str.w	sl, [r4, #4]
    4884:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4888:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    488c:	3301      	adds	r3, #1
    488e:	6025      	str	r5, [r4, #0]
    4890:	3210      	adds	r2, #16
    4892:	2b07      	cmp	r3, #7
    4894:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4898:	f104 0408 	add.w	r4, r4, #8
    489c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    48a0:	ddeb      	ble.n	487a <_vfprintf_r+0x3f6>
    48a2:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    48a6:	4648      	mov	r0, r9
    48a8:	4631      	mov	r1, r6
    48aa:	465a      	mov	r2, fp
    48ac:	3404      	adds	r4, #4
    48ae:	f7ff fddb 	bl	4468 <__sprint_r>
    48b2:	2800      	cmp	r0, #0
    48b4:	f47f af06 	bne.w	46c4 <_vfprintf_r+0x240>
    48b8:	3f10      	subs	r7, #16
    48ba:	2f10      	cmp	r7, #16
    48bc:	dce0      	bgt.n	4880 <_vfprintf_r+0x3fc>
    48be:	462b      	mov	r3, r5
    48c0:	4645      	mov	r5, r8
    48c2:	4698      	mov	r8, r3
    48c4:	6067      	str	r7, [r4, #4]
    48c6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    48ca:	f8c4 8000 	str.w	r8, [r4]
    48ce:	1c5a      	adds	r2, r3, #1
    48d0:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    48d4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    48d8:	19db      	adds	r3, r3, r7
    48da:	2a07      	cmp	r2, #7
    48dc:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    48e0:	f300 858a 	bgt.w	53f8 <_vfprintf_r+0xf74>
    48e4:	3408      	adds	r4, #8
    48e6:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    48ea:	b19b      	cbz	r3, 4914 <_vfprintf_r+0x490>
    48ec:	2301      	movs	r3, #1
    48ee:	6063      	str	r3, [r4, #4]
    48f0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    48f4:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    48f8:	3207      	adds	r2, #7
    48fa:	6022      	str	r2, [r4, #0]
    48fc:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    4900:	3301      	adds	r3, #1
    4902:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4906:	3201      	adds	r2, #1
    4908:	2b07      	cmp	r3, #7
    490a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    490e:	f300 84b6 	bgt.w	527e <_vfprintf_r+0xdfa>
    4912:	3408      	adds	r4, #8
    4914:	9b15      	ldr	r3, [sp, #84]	; 0x54
    4916:	b19b      	cbz	r3, 4940 <_vfprintf_r+0x4bc>
    4918:	2302      	movs	r3, #2
    491a:	6063      	str	r3, [r4, #4]
    491c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4920:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    4924:	3204      	adds	r2, #4
    4926:	6022      	str	r2, [r4, #0]
    4928:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    492c:	3301      	adds	r3, #1
    492e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4932:	3202      	adds	r2, #2
    4934:	2b07      	cmp	r3, #7
    4936:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    493a:	f300 84af 	bgt.w	529c <_vfprintf_r+0xe18>
    493e:	3408      	adds	r4, #8
    4940:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
    4944:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
    4948:	f000 8376 	beq.w	5038 <_vfprintf_r+0xbb4>
    494c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    494e:	9a10      	ldr	r2, [sp, #64]	; 0x40
    4950:	1a9f      	subs	r7, r3, r2
    4952:	2f00      	cmp	r7, #0
    4954:	dd43      	ble.n	49de <_vfprintf_r+0x55a>
    4956:	2f10      	cmp	r7, #16
    4958:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 54e8 <_vfprintf_r+0x1064>
    495c:	dd2e      	ble.n	49bc <_vfprintf_r+0x538>
    495e:	4643      	mov	r3, r8
    4960:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    4964:	46a8      	mov	r8, r5
    4966:	f04f 0a10 	mov.w	sl, #16
    496a:	f10b 0b0c 	add.w	fp, fp, #12
    496e:	461d      	mov	r5, r3
    4970:	e002      	b.n	4978 <_vfprintf_r+0x4f4>
    4972:	3f10      	subs	r7, #16
    4974:	2f10      	cmp	r7, #16
    4976:	dd1e      	ble.n	49b6 <_vfprintf_r+0x532>
    4978:	f8c4 a004 	str.w	sl, [r4, #4]
    497c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4980:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    4984:	3301      	adds	r3, #1
    4986:	6025      	str	r5, [r4, #0]
    4988:	3210      	adds	r2, #16
    498a:	2b07      	cmp	r3, #7
    498c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4990:	f104 0408 	add.w	r4, r4, #8
    4994:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4998:	ddeb      	ble.n	4972 <_vfprintf_r+0x4ee>
    499a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    499e:	4648      	mov	r0, r9
    49a0:	4631      	mov	r1, r6
    49a2:	465a      	mov	r2, fp
    49a4:	3404      	adds	r4, #4
    49a6:	f7ff fd5f 	bl	4468 <__sprint_r>
    49aa:	2800      	cmp	r0, #0
    49ac:	f47f ae8a 	bne.w	46c4 <_vfprintf_r+0x240>
    49b0:	3f10      	subs	r7, #16
    49b2:	2f10      	cmp	r7, #16
    49b4:	dce0      	bgt.n	4978 <_vfprintf_r+0x4f4>
    49b6:	462b      	mov	r3, r5
    49b8:	4645      	mov	r5, r8
    49ba:	4698      	mov	r8, r3
    49bc:	6067      	str	r7, [r4, #4]
    49be:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    49c2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    49c6:	3301      	adds	r3, #1
    49c8:	f8c4 8000 	str.w	r8, [r4]
    49cc:	19d2      	adds	r2, r2, r7
    49ce:	2b07      	cmp	r3, #7
    49d0:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    49d4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    49d8:	f300 8442 	bgt.w	5260 <_vfprintf_r+0xddc>
    49dc:	3408      	adds	r4, #8
    49de:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    49e2:	f41c 7f80 	tst.w	ip, #256	; 0x100
    49e6:	f040 829d 	bne.w	4f24 <_vfprintf_r+0xaa0>
    49ea:	9810      	ldr	r0, [sp, #64]	; 0x40
    49ec:	9913      	ldr	r1, [sp, #76]	; 0x4c
    49ee:	6060      	str	r0, [r4, #4]
    49f0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    49f4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    49f8:	3301      	adds	r3, #1
    49fa:	6021      	str	r1, [r4, #0]
    49fc:	1812      	adds	r2, r2, r0
    49fe:	2b07      	cmp	r3, #7
    4a00:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4a04:	bfd8      	it	le
    4a06:	f104 0308 	addle.w	r3, r4, #8
    4a0a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4a0e:	f300 839b 	bgt.w	5148 <_vfprintf_r+0xcc4>
    4a12:	990a      	ldr	r1, [sp, #40]	; 0x28
    4a14:	f011 0f04 	tst.w	r1, #4
    4a18:	d055      	beq.n	4ac6 <_vfprintf_r+0x642>
    4a1a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    4a1c:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    4a20:	ebcc 0702 	rsb	r7, ip, r2
    4a24:	2f00      	cmp	r7, #0
    4a26:	dd4e      	ble.n	4ac6 <_vfprintf_r+0x642>
    4a28:	2f10      	cmp	r7, #16
    4a2a:	f24a 08d8 	movw	r8, #41176	; 0xa0d8
    4a2e:	bfd8      	it	le
    4a30:	f2c0 0800 	movtle	r8, #0
    4a34:	dd2e      	ble.n	4a94 <_vfprintf_r+0x610>
    4a36:	f2c0 0800 	movt	r8, #0
    4a3a:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    4a3e:	4642      	mov	r2, r8
    4a40:	2410      	movs	r4, #16
    4a42:	46a8      	mov	r8, r5
    4a44:	f10a 0a0c 	add.w	sl, sl, #12
    4a48:	4615      	mov	r5, r2
    4a4a:	e002      	b.n	4a52 <_vfprintf_r+0x5ce>
    4a4c:	3f10      	subs	r7, #16
    4a4e:	2f10      	cmp	r7, #16
    4a50:	dd1d      	ble.n	4a8e <_vfprintf_r+0x60a>
    4a52:	605c      	str	r4, [r3, #4]
    4a54:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    4a58:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    4a5c:	3201      	adds	r2, #1
    4a5e:	601d      	str	r5, [r3, #0]
    4a60:	3110      	adds	r1, #16
    4a62:	2a07      	cmp	r2, #7
    4a64:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    4a68:	f103 0308 	add.w	r3, r3, #8
    4a6c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    4a70:	ddec      	ble.n	4a4c <_vfprintf_r+0x5c8>
    4a72:	4648      	mov	r0, r9
    4a74:	4631      	mov	r1, r6
    4a76:	4652      	mov	r2, sl
    4a78:	f7ff fcf6 	bl	4468 <__sprint_r>
    4a7c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    4a80:	3304      	adds	r3, #4
    4a82:	2800      	cmp	r0, #0
    4a84:	f47f ae1e 	bne.w	46c4 <_vfprintf_r+0x240>
    4a88:	3f10      	subs	r7, #16
    4a8a:	2f10      	cmp	r7, #16
    4a8c:	dce1      	bgt.n	4a52 <_vfprintf_r+0x5ce>
    4a8e:	462a      	mov	r2, r5
    4a90:	4645      	mov	r5, r8
    4a92:	4690      	mov	r8, r2
    4a94:	605f      	str	r7, [r3, #4]
    4a96:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    4a9a:	f8c3 8000 	str.w	r8, [r3]
    4a9e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    4aa2:	3201      	adds	r2, #1
    4aa4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    4aa8:	18fb      	adds	r3, r7, r3
    4aaa:	2a07      	cmp	r2, #7
    4aac:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    4ab0:	dd0b      	ble.n	4aca <_vfprintf_r+0x646>
    4ab2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4ab6:	4648      	mov	r0, r9
    4ab8:	4631      	mov	r1, r6
    4aba:	320c      	adds	r2, #12
    4abc:	f7ff fcd4 	bl	4468 <__sprint_r>
    4ac0:	2800      	cmp	r0, #0
    4ac2:	f47f adff 	bne.w	46c4 <_vfprintf_r+0x240>
    4ac6:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    4aca:	9811      	ldr	r0, [sp, #68]	; 0x44
    4acc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    4ace:	990f      	ldr	r1, [sp, #60]	; 0x3c
    4ad0:	428a      	cmp	r2, r1
    4ad2:	bfac      	ite	ge
    4ad4:	1880      	addge	r0, r0, r2
    4ad6:	1840      	addlt	r0, r0, r1
    4ad8:	9011      	str	r0, [sp, #68]	; 0x44
    4ada:	2b00      	cmp	r3, #0
    4adc:	f040 8342 	bne.w	5164 <_vfprintf_r+0xce0>
    4ae0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    4ae4:	2300      	movs	r3, #0
    4ae6:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
    4aea:	3404      	adds	r4, #4
    4aec:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4af0:	e530      	b.n	4554 <_vfprintf_r+0xd0>
    4af2:	9216      	str	r2, [sp, #88]	; 0x58
    4af4:	2a00      	cmp	r2, #0
    4af6:	f43f addd 	beq.w	46b4 <_vfprintf_r+0x230>
    4afa:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
    4afe:	2301      	movs	r3, #1
    4b00:	f04f 0c00 	mov.w	ip, #0
    4b04:	3004      	adds	r0, #4
    4b06:	930c      	str	r3, [sp, #48]	; 0x30
    4b08:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
    4b0c:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    4b10:	9013      	str	r0, [sp, #76]	; 0x4c
    4b12:	9310      	str	r3, [sp, #64]	; 0x40
    4b14:	2100      	movs	r1, #0
    4b16:	9117      	str	r1, [sp, #92]	; 0x5c
    4b18:	e687      	b.n	482a <_vfprintf_r+0x3a6>
    4b1a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    4b1e:	2b00      	cmp	r3, #0
    4b20:	f040 852b 	bne.w	557a <_vfprintf_r+0x10f6>
    4b24:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4b26:	462b      	mov	r3, r5
    4b28:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    4b2c:	782a      	ldrb	r2, [r5, #0]
    4b2e:	910b      	str	r1, [sp, #44]	; 0x2c
    4b30:	e553      	b.n	45da <_vfprintf_r+0x156>
    4b32:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4b34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4b36:	f043 0301 	orr.w	r3, r3, #1
    4b3a:	930a      	str	r3, [sp, #40]	; 0x28
    4b3c:	462b      	mov	r3, r5
    4b3e:	782a      	ldrb	r2, [r5, #0]
    4b40:	910b      	str	r1, [sp, #44]	; 0x2c
    4b42:	e54a      	b.n	45da <_vfprintf_r+0x156>
    4b44:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4b46:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    4b48:	6809      	ldr	r1, [r1, #0]
    4b4a:	910f      	str	r1, [sp, #60]	; 0x3c
    4b4c:	1d11      	adds	r1, r2, #4
    4b4e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    4b50:	2b00      	cmp	r3, #0
    4b52:	f2c0 8780 	blt.w	5a56 <_vfprintf_r+0x15d2>
    4b56:	782a      	ldrb	r2, [r5, #0]
    4b58:	462b      	mov	r3, r5
    4b5a:	910b      	str	r1, [sp, #44]	; 0x2c
    4b5c:	e53d      	b.n	45da <_vfprintf_r+0x156>
    4b5e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4b60:	462b      	mov	r3, r5
    4b62:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    4b66:	782a      	ldrb	r2, [r5, #0]
    4b68:	910b      	str	r1, [sp, #44]	; 0x2c
    4b6a:	e536      	b.n	45da <_vfprintf_r+0x156>
    4b6c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4b6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4b70:	f043 0304 	orr.w	r3, r3, #4
    4b74:	930a      	str	r3, [sp, #40]	; 0x28
    4b76:	462b      	mov	r3, r5
    4b78:	782a      	ldrb	r2, [r5, #0]
    4b7a:	910b      	str	r1, [sp, #44]	; 0x2c
    4b7c:	e52d      	b.n	45da <_vfprintf_r+0x156>
    4b7e:	462b      	mov	r3, r5
    4b80:	f813 2b01 	ldrb.w	r2, [r3], #1
    4b84:	2a2a      	cmp	r2, #42	; 0x2a
    4b86:	f001 80cd 	beq.w	5d24 <_vfprintf_r+0x18a0>
    4b8a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    4b8e:	2909      	cmp	r1, #9
    4b90:	f201 8037 	bhi.w	5c02 <_vfprintf_r+0x177e>
    4b94:	3502      	adds	r5, #2
    4b96:	2700      	movs	r7, #0
    4b98:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    4b9c:	eb07 0787 	add.w	r7, r7, r7, lsl #2
    4ba0:	462b      	mov	r3, r5
    4ba2:	3501      	adds	r5, #1
    4ba4:	eb01 0747 	add.w	r7, r1, r7, lsl #1
    4ba8:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    4bac:	2909      	cmp	r1, #9
    4bae:	d9f3      	bls.n	4b98 <_vfprintf_r+0x714>
    4bb0:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
    4bb4:	461d      	mov	r5, r3
    4bb6:	e511      	b.n	45dc <_vfprintf_r+0x158>
    4bb8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4bba:	462b      	mov	r3, r5
    4bbc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4bbe:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    4bc2:	920a      	str	r2, [sp, #40]	; 0x28
    4bc4:	782a      	ldrb	r2, [r5, #0]
    4bc6:	910b      	str	r1, [sp, #44]	; 0x2c
    4bc8:	e507      	b.n	45da <_vfprintf_r+0x156>
    4bca:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    4bce:	f04f 0800 	mov.w	r8, #0
    4bd2:	462b      	mov	r3, r5
    4bd4:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    4bd8:	f813 2b01 	ldrb.w	r2, [r3], #1
    4bdc:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    4be0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    4be4:	461d      	mov	r5, r3
    4be6:	2909      	cmp	r1, #9
    4be8:	d9f3      	bls.n	4bd2 <_vfprintf_r+0x74e>
    4bea:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
    4bee:	461d      	mov	r5, r3
    4bf0:	e4f4      	b.n	45dc <_vfprintf_r+0x158>
    4bf2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4bf4:	9216      	str	r2, [sp, #88]	; 0x58
    4bf6:	f043 0310 	orr.w	r3, r3, #16
    4bfa:	930a      	str	r3, [sp, #40]	; 0x28
    4bfc:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    4c00:	f01c 0f20 	tst.w	ip, #32
    4c04:	f000 815d 	beq.w	4ec2 <_vfprintf_r+0xa3e>
    4c08:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4c0a:	1dc3      	adds	r3, r0, #7
    4c0c:	f023 0307 	bic.w	r3, r3, #7
    4c10:	f103 0108 	add.w	r1, r3, #8
    4c14:	910b      	str	r1, [sp, #44]	; 0x2c
    4c16:	e9d3 ab00 	ldrd	sl, fp, [r3]
    4c1a:	f1ba 0f00 	cmp.w	sl, #0
    4c1e:	f17b 0200 	sbcs.w	r2, fp, #0
    4c22:	f2c0 849b 	blt.w	555c <_vfprintf_r+0x10d8>
    4c26:	ea5a 030b 	orrs.w	r3, sl, fp
    4c2a:	f04f 0301 	mov.w	r3, #1
    4c2e:	bf0c      	ite	eq
    4c30:	2200      	moveq	r2, #0
    4c32:	2201      	movne	r2, #1
    4c34:	e5bc      	b.n	47b0 <_vfprintf_r+0x32c>
    4c36:	980a      	ldr	r0, [sp, #40]	; 0x28
    4c38:	9216      	str	r2, [sp, #88]	; 0x58
    4c3a:	f010 0f08 	tst.w	r0, #8
    4c3e:	f000 84ed 	beq.w	561c <_vfprintf_r+0x1198>
    4c42:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4c44:	1dcb      	adds	r3, r1, #7
    4c46:	f023 0307 	bic.w	r3, r3, #7
    4c4a:	f103 0208 	add.w	r2, r3, #8
    4c4e:	920b      	str	r2, [sp, #44]	; 0x2c
    4c50:	f8d3 8004 	ldr.w	r8, [r3, #4]
    4c54:	f8d3 a000 	ldr.w	sl, [r3]
    4c58:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    4c5c:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    4c60:	4650      	mov	r0, sl
    4c62:	4641      	mov	r1, r8
    4c64:	f004 f930 	bl	8ec8 <__isinfd>
    4c68:	4683      	mov	fp, r0
    4c6a:	2800      	cmp	r0, #0
    4c6c:	f000 8599 	beq.w	57a2 <_vfprintf_r+0x131e>
    4c70:	4650      	mov	r0, sl
    4c72:	2200      	movs	r2, #0
    4c74:	2300      	movs	r3, #0
    4c76:	4641      	mov	r1, r8
    4c78:	f004 fd5c 	bl	9734 <__aeabi_dcmplt>
    4c7c:	2800      	cmp	r0, #0
    4c7e:	f040 850b 	bne.w	5698 <_vfprintf_r+0x1214>
    4c82:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    4c86:	f24a 1110 	movw	r1, #41232	; 0xa110
    4c8a:	f24a 120c 	movw	r2, #41228	; 0xa10c
    4c8e:	9816      	ldr	r0, [sp, #88]	; 0x58
    4c90:	f2c0 0100 	movt	r1, #0
    4c94:	f2c0 0200 	movt	r2, #0
    4c98:	f04f 0c03 	mov.w	ip, #3
    4c9c:	2847      	cmp	r0, #71	; 0x47
    4c9e:	bfd8      	it	le
    4ca0:	4611      	movle	r1, r2
    4ca2:	9113      	str	r1, [sp, #76]	; 0x4c
    4ca4:	990a      	ldr	r1, [sp, #40]	; 0x28
    4ca6:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    4caa:	f021 0180 	bic.w	r1, r1, #128	; 0x80
    4cae:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    4cb2:	910a      	str	r1, [sp, #40]	; 0x28
    4cb4:	f04f 0c00 	mov.w	ip, #0
    4cb8:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    4cbc:	e5b1      	b.n	4822 <_vfprintf_r+0x39e>
    4cbe:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4cc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4cc2:	f043 0308 	orr.w	r3, r3, #8
    4cc6:	930a      	str	r3, [sp, #40]	; 0x28
    4cc8:	462b      	mov	r3, r5
    4cca:	782a      	ldrb	r2, [r5, #0]
    4ccc:	910b      	str	r1, [sp, #44]	; 0x2c
    4cce:	e484      	b.n	45da <_vfprintf_r+0x156>
    4cd0:	990a      	ldr	r1, [sp, #40]	; 0x28
    4cd2:	f041 0140 	orr.w	r1, r1, #64	; 0x40
    4cd6:	910a      	str	r1, [sp, #40]	; 0x28
    4cd8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4cda:	e73c      	b.n	4b56 <_vfprintf_r+0x6d2>
    4cdc:	782a      	ldrb	r2, [r5, #0]
    4cde:	2a6c      	cmp	r2, #108	; 0x6c
    4ce0:	f000 8555 	beq.w	578e <_vfprintf_r+0x130a>
    4ce4:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4ce6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4ce8:	910b      	str	r1, [sp, #44]	; 0x2c
    4cea:	f043 0310 	orr.w	r3, r3, #16
    4cee:	930a      	str	r3, [sp, #40]	; 0x28
    4cf0:	462b      	mov	r3, r5
    4cf2:	e472      	b.n	45da <_vfprintf_r+0x156>
    4cf4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4cf6:	f012 0f20 	tst.w	r2, #32
    4cfa:	f000 8482 	beq.w	5602 <_vfprintf_r+0x117e>
    4cfe:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4d00:	9a11      	ldr	r2, [sp, #68]	; 0x44
    4d02:	6803      	ldr	r3, [r0, #0]
    4d04:	4610      	mov	r0, r2
    4d06:	ea4f 71e0 	mov.w	r1, r0, asr #31
    4d0a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    4d0c:	e9c3 0100 	strd	r0, r1, [r3]
    4d10:	f102 0a04 	add.w	sl, r2, #4
    4d14:	e41e      	b.n	4554 <_vfprintf_r+0xd0>
    4d16:	9216      	str	r2, [sp, #88]	; 0x58
    4d18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4d1a:	f012 0320 	ands.w	r3, r2, #32
    4d1e:	f000 80ef 	beq.w	4f00 <_vfprintf_r+0xa7c>
    4d22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    4d24:	1dda      	adds	r2, r3, #7
    4d26:	2300      	movs	r3, #0
    4d28:	f022 0207 	bic.w	r2, r2, #7
    4d2c:	f102 0c08 	add.w	ip, r2, #8
    4d30:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    4d34:	e9d2 ab00 	ldrd	sl, fp, [r2]
    4d38:	ea5a 000b 	orrs.w	r0, sl, fp
    4d3c:	bf0c      	ite	eq
    4d3e:	2200      	moveq	r2, #0
    4d40:	2201      	movne	r2, #1
    4d42:	e531      	b.n	47a8 <_vfprintf_r+0x324>
    4d44:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4d46:	2178      	movs	r1, #120	; 0x78
    4d48:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    4d4c:	9116      	str	r1, [sp, #88]	; 0x58
    4d4e:	6803      	ldr	r3, [r0, #0]
    4d50:	f24a 101c 	movw	r0, #41244	; 0xa11c
    4d54:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
    4d58:	2130      	movs	r1, #48	; 0x30
    4d5a:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    4d5e:	f04c 0c02 	orr.w	ip, ip, #2
    4d62:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4d64:	1e1a      	subs	r2, r3, #0
    4d66:	bf18      	it	ne
    4d68:	2201      	movne	r2, #1
    4d6a:	f2c0 0000 	movt	r0, #0
    4d6e:	469a      	mov	sl, r3
    4d70:	f04f 0b00 	mov.w	fp, #0
    4d74:	3104      	adds	r1, #4
    4d76:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    4d7a:	9019      	str	r0, [sp, #100]	; 0x64
    4d7c:	2302      	movs	r3, #2
    4d7e:	910b      	str	r1, [sp, #44]	; 0x2c
    4d80:	e512      	b.n	47a8 <_vfprintf_r+0x324>
    4d82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    4d84:	9216      	str	r2, [sp, #88]	; 0x58
    4d86:	f04f 0200 	mov.w	r2, #0
    4d8a:	1d18      	adds	r0, r3, #4
    4d8c:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    4d90:	681b      	ldr	r3, [r3, #0]
    4d92:	900b      	str	r0, [sp, #44]	; 0x2c
    4d94:	9313      	str	r3, [sp, #76]	; 0x4c
    4d96:	2b00      	cmp	r3, #0
    4d98:	f000 86c6 	beq.w	5b28 <_vfprintf_r+0x16a4>
    4d9c:	2f00      	cmp	r7, #0
    4d9e:	9813      	ldr	r0, [sp, #76]	; 0x4c
    4da0:	f2c0 868f 	blt.w	5ac2 <_vfprintf_r+0x163e>
    4da4:	2100      	movs	r1, #0
    4da6:	463a      	mov	r2, r7
    4da8:	f003 f8a6 	bl	7ef8 <memchr>
    4dac:	4603      	mov	r3, r0
    4dae:	2800      	cmp	r0, #0
    4db0:	f000 86f5 	beq.w	5b9e <_vfprintf_r+0x171a>
    4db4:	9813      	ldr	r0, [sp, #76]	; 0x4c
    4db6:	1a1b      	subs	r3, r3, r0
    4db8:	9310      	str	r3, [sp, #64]	; 0x40
    4dba:	42bb      	cmp	r3, r7
    4dbc:	f340 85be 	ble.w	593c <_vfprintf_r+0x14b8>
    4dc0:	9710      	str	r7, [sp, #64]	; 0x40
    4dc2:	2100      	movs	r1, #0
    4dc4:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    4dc8:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    4dcc:	970c      	str	r7, [sp, #48]	; 0x30
    4dce:	9117      	str	r1, [sp, #92]	; 0x5c
    4dd0:	e527      	b.n	4822 <_vfprintf_r+0x39e>
    4dd2:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    4dd6:	9216      	str	r2, [sp, #88]	; 0x58
    4dd8:	f01c 0f20 	tst.w	ip, #32
    4ddc:	d023      	beq.n	4e26 <_vfprintf_r+0x9a2>
    4dde:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4de0:	2301      	movs	r3, #1
    4de2:	1dc2      	adds	r2, r0, #7
    4de4:	f022 0207 	bic.w	r2, r2, #7
    4de8:	f102 0108 	add.w	r1, r2, #8
    4dec:	910b      	str	r1, [sp, #44]	; 0x2c
    4dee:	e9d2 ab00 	ldrd	sl, fp, [r2]
    4df2:	ea5a 020b 	orrs.w	r2, sl, fp
    4df6:	bf0c      	ite	eq
    4df8:	2200      	moveq	r2, #0
    4dfa:	2201      	movne	r2, #1
    4dfc:	e4d4      	b.n	47a8 <_vfprintf_r+0x324>
    4dfe:	990a      	ldr	r1, [sp, #40]	; 0x28
    4e00:	462b      	mov	r3, r5
    4e02:	f041 0120 	orr.w	r1, r1, #32
    4e06:	910a      	str	r1, [sp, #40]	; 0x28
    4e08:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4e0a:	782a      	ldrb	r2, [r5, #0]
    4e0c:	910b      	str	r1, [sp, #44]	; 0x2c
    4e0e:	f7ff bbe4 	b.w	45da <_vfprintf_r+0x156>
    4e12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4e14:	9216      	str	r2, [sp, #88]	; 0x58
    4e16:	f043 0310 	orr.w	r3, r3, #16
    4e1a:	930a      	str	r3, [sp, #40]	; 0x28
    4e1c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    4e20:	f01c 0f20 	tst.w	ip, #32
    4e24:	d1db      	bne.n	4dde <_vfprintf_r+0x95a>
    4e26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4e28:	f013 0f10 	tst.w	r3, #16
    4e2c:	f000 83d5 	beq.w	55da <_vfprintf_r+0x1156>
    4e30:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4e32:	2301      	movs	r3, #1
    4e34:	1d02      	adds	r2, r0, #4
    4e36:	920b      	str	r2, [sp, #44]	; 0x2c
    4e38:	6801      	ldr	r1, [r0, #0]
    4e3a:	1e0a      	subs	r2, r1, #0
    4e3c:	bf18      	it	ne
    4e3e:	2201      	movne	r2, #1
    4e40:	468a      	mov	sl, r1
    4e42:	f04f 0b00 	mov.w	fp, #0
    4e46:	e4af      	b.n	47a8 <_vfprintf_r+0x324>
    4e48:	980a      	ldr	r0, [sp, #40]	; 0x28
    4e4a:	9216      	str	r2, [sp, #88]	; 0x58
    4e4c:	f24a 02f8 	movw	r2, #41208	; 0xa0f8
    4e50:	f010 0f20 	tst.w	r0, #32
    4e54:	f2c0 0200 	movt	r2, #0
    4e58:	9219      	str	r2, [sp, #100]	; 0x64
    4e5a:	f47f ac92 	bne.w	4782 <_vfprintf_r+0x2fe>
    4e5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4e60:	f013 0f10 	tst.w	r3, #16
    4e64:	f040 831a 	bne.w	549c <_vfprintf_r+0x1018>
    4e68:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4e6a:	f012 0f40 	tst.w	r2, #64	; 0x40
    4e6e:	f000 8315 	beq.w	549c <_vfprintf_r+0x1018>
    4e72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    4e74:	f103 0c04 	add.w	ip, r3, #4
    4e78:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    4e7c:	f8b3 a000 	ldrh.w	sl, [r3]
    4e80:	46d2      	mov	sl, sl
    4e82:	f04f 0b00 	mov.w	fp, #0
    4e86:	e485      	b.n	4794 <_vfprintf_r+0x310>
    4e88:	9216      	str	r2, [sp, #88]	; 0x58
    4e8a:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
    4e8e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    4e90:	f04f 0c01 	mov.w	ip, #1
    4e94:	f04f 0000 	mov.w	r0, #0
    4e98:	3104      	adds	r1, #4
    4e9a:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    4e9e:	6813      	ldr	r3, [r2, #0]
    4ea0:	3204      	adds	r2, #4
    4ea2:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    4ea6:	920b      	str	r2, [sp, #44]	; 0x2c
    4ea8:	9113      	str	r1, [sp, #76]	; 0x4c
    4eaa:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    4eae:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
    4eb2:	e62f      	b.n	4b14 <_vfprintf_r+0x690>
    4eb4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    4eb8:	9216      	str	r2, [sp, #88]	; 0x58
    4eba:	f01c 0f20 	tst.w	ip, #32
    4ebe:	f47f aea3 	bne.w	4c08 <_vfprintf_r+0x784>
    4ec2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4ec4:	f012 0f10 	tst.w	r2, #16
    4ec8:	f040 82f1 	bne.w	54ae <_vfprintf_r+0x102a>
    4ecc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4ece:	f012 0f40 	tst.w	r2, #64	; 0x40
    4ed2:	f000 82ec 	beq.w	54ae <_vfprintf_r+0x102a>
    4ed6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    4ed8:	f103 0c04 	add.w	ip, r3, #4
    4edc:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    4ee0:	f9b3 a000 	ldrsh.w	sl, [r3]
    4ee4:	46d2      	mov	sl, sl
    4ee6:	ea4f 7bea 	mov.w	fp, sl, asr #31
    4eea:	e696      	b.n	4c1a <_vfprintf_r+0x796>
    4eec:	990a      	ldr	r1, [sp, #40]	; 0x28
    4eee:	9216      	str	r2, [sp, #88]	; 0x58
    4ef0:	f041 0110 	orr.w	r1, r1, #16
    4ef4:	910a      	str	r1, [sp, #40]	; 0x28
    4ef6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4ef8:	f012 0320 	ands.w	r3, r2, #32
    4efc:	f47f af11 	bne.w	4d22 <_vfprintf_r+0x89e>
    4f00:	990a      	ldr	r1, [sp, #40]	; 0x28
    4f02:	f011 0210 	ands.w	r2, r1, #16
    4f06:	f000 8354 	beq.w	55b2 <_vfprintf_r+0x112e>
    4f0a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    4f0c:	f102 0c04 	add.w	ip, r2, #4
    4f10:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    4f14:	6811      	ldr	r1, [r2, #0]
    4f16:	1e0a      	subs	r2, r1, #0
    4f18:	bf18      	it	ne
    4f1a:	2201      	movne	r2, #1
    4f1c:	468a      	mov	sl, r1
    4f1e:	f04f 0b00 	mov.w	fp, #0
    4f22:	e441      	b.n	47a8 <_vfprintf_r+0x324>
    4f24:	9a16      	ldr	r2, [sp, #88]	; 0x58
    4f26:	2a65      	cmp	r2, #101	; 0x65
    4f28:	f340 8128 	ble.w	517c <_vfprintf_r+0xcf8>
    4f2c:	9812      	ldr	r0, [sp, #72]	; 0x48
    4f2e:	2200      	movs	r2, #0
    4f30:	2300      	movs	r3, #0
    4f32:	991b      	ldr	r1, [sp, #108]	; 0x6c
    4f34:	f004 fbf4 	bl	9720 <__aeabi_dcmpeq>
    4f38:	2800      	cmp	r0, #0
    4f3a:	f000 81be 	beq.w	52ba <_vfprintf_r+0xe36>
    4f3e:	2301      	movs	r3, #1
    4f40:	6063      	str	r3, [r4, #4]
    4f42:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    4f46:	f24a 1338 	movw	r3, #41272	; 0xa138
    4f4a:	f2c0 0300 	movt	r3, #0
    4f4e:	6023      	str	r3, [r4, #0]
    4f50:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    4f54:	3201      	adds	r2, #1
    4f56:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    4f5a:	3301      	adds	r3, #1
    4f5c:	2a07      	cmp	r2, #7
    4f5e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    4f62:	bfd8      	it	le
    4f64:	f104 0308 	addle.w	r3, r4, #8
    4f68:	f300 839b 	bgt.w	56a2 <_vfprintf_r+0x121e>
    4f6c:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    4f70:	981a      	ldr	r0, [sp, #104]	; 0x68
    4f72:	4282      	cmp	r2, r0
    4f74:	db04      	blt.n	4f80 <_vfprintf_r+0xafc>
    4f76:	990a      	ldr	r1, [sp, #40]	; 0x28
    4f78:	f011 0f01 	tst.w	r1, #1
    4f7c:	f43f ad49 	beq.w	4a12 <_vfprintf_r+0x58e>
    4f80:	2201      	movs	r2, #1
    4f82:	605a      	str	r2, [r3, #4]
    4f84:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    4f88:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    4f8c:	3201      	adds	r2, #1
    4f8e:	981d      	ldr	r0, [sp, #116]	; 0x74
    4f90:	3101      	adds	r1, #1
    4f92:	2a07      	cmp	r2, #7
    4f94:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    4f98:	6018      	str	r0, [r3, #0]
    4f9a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    4f9e:	f300 855f 	bgt.w	5a60 <_vfprintf_r+0x15dc>
    4fa2:	3308      	adds	r3, #8
    4fa4:	991a      	ldr	r1, [sp, #104]	; 0x68
    4fa6:	1e4f      	subs	r7, r1, #1
    4fa8:	2f00      	cmp	r7, #0
    4faa:	f77f ad32 	ble.w	4a12 <_vfprintf_r+0x58e>
    4fae:	2f10      	cmp	r7, #16
    4fb0:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 54e8 <_vfprintf_r+0x1064>
    4fb4:	f340 82ea 	ble.w	558c <_vfprintf_r+0x1108>
    4fb8:	4642      	mov	r2, r8
    4fba:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    4fbe:	46a8      	mov	r8, r5
    4fc0:	2410      	movs	r4, #16
    4fc2:	f10a 0a0c 	add.w	sl, sl, #12
    4fc6:	4615      	mov	r5, r2
    4fc8:	e003      	b.n	4fd2 <_vfprintf_r+0xb4e>
    4fca:	3f10      	subs	r7, #16
    4fcc:	2f10      	cmp	r7, #16
    4fce:	f340 82da 	ble.w	5586 <_vfprintf_r+0x1102>
    4fd2:	605c      	str	r4, [r3, #4]
    4fd4:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    4fd8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    4fdc:	3201      	adds	r2, #1
    4fde:	601d      	str	r5, [r3, #0]
    4fe0:	3110      	adds	r1, #16
    4fe2:	2a07      	cmp	r2, #7
    4fe4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    4fe8:	f103 0308 	add.w	r3, r3, #8
    4fec:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    4ff0:	ddeb      	ble.n	4fca <_vfprintf_r+0xb46>
    4ff2:	4648      	mov	r0, r9
    4ff4:	4631      	mov	r1, r6
    4ff6:	4652      	mov	r2, sl
    4ff8:	f7ff fa36 	bl	4468 <__sprint_r>
    4ffc:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    5000:	3304      	adds	r3, #4
    5002:	2800      	cmp	r0, #0
    5004:	d0e1      	beq.n	4fca <_vfprintf_r+0xb46>
    5006:	f7ff bb5d 	b.w	46c4 <_vfprintf_r+0x240>
    500a:	b97b      	cbnz	r3, 502c <_vfprintf_r+0xba8>
    500c:	990a      	ldr	r1, [sp, #40]	; 0x28
    500e:	f011 0f01 	tst.w	r1, #1
    5012:	d00b      	beq.n	502c <_vfprintf_r+0xba8>
    5014:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    5018:	2330      	movs	r3, #48	; 0x30
    501a:	3204      	adds	r2, #4
    501c:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
    5020:	3227      	adds	r2, #39	; 0x27
    5022:	2301      	movs	r3, #1
    5024:	9213      	str	r2, [sp, #76]	; 0x4c
    5026:	9310      	str	r3, [sp, #64]	; 0x40
    5028:	f7ff bbf3 	b.w	4812 <_vfprintf_r+0x38e>
    502c:	9818      	ldr	r0, [sp, #96]	; 0x60
    502e:	2100      	movs	r1, #0
    5030:	9110      	str	r1, [sp, #64]	; 0x40
    5032:	9013      	str	r0, [sp, #76]	; 0x4c
    5034:	f7ff bbed 	b.w	4812 <_vfprintf_r+0x38e>
    5038:	980f      	ldr	r0, [sp, #60]	; 0x3c
    503a:	990c      	ldr	r1, [sp, #48]	; 0x30
    503c:	1a47      	subs	r7, r0, r1
    503e:	2f00      	cmp	r7, #0
    5040:	f77f ac84 	ble.w	494c <_vfprintf_r+0x4c8>
    5044:	2f10      	cmp	r7, #16
    5046:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 54e8 <_vfprintf_r+0x1064>
    504a:	dd2e      	ble.n	50aa <_vfprintf_r+0xc26>
    504c:	4643      	mov	r3, r8
    504e:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    5052:	46a8      	mov	r8, r5
    5054:	f04f 0a10 	mov.w	sl, #16
    5058:	f10b 0b0c 	add.w	fp, fp, #12
    505c:	461d      	mov	r5, r3
    505e:	e002      	b.n	5066 <_vfprintf_r+0xbe2>
    5060:	3f10      	subs	r7, #16
    5062:	2f10      	cmp	r7, #16
    5064:	dd1e      	ble.n	50a4 <_vfprintf_r+0xc20>
    5066:	f8c4 a004 	str.w	sl, [r4, #4]
    506a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    506e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    5072:	3301      	adds	r3, #1
    5074:	6025      	str	r5, [r4, #0]
    5076:	3210      	adds	r2, #16
    5078:	2b07      	cmp	r3, #7
    507a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    507e:	f104 0408 	add.w	r4, r4, #8
    5082:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5086:	ddeb      	ble.n	5060 <_vfprintf_r+0xbdc>
    5088:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    508c:	4648      	mov	r0, r9
    508e:	4631      	mov	r1, r6
    5090:	465a      	mov	r2, fp
    5092:	3404      	adds	r4, #4
    5094:	f7ff f9e8 	bl	4468 <__sprint_r>
    5098:	2800      	cmp	r0, #0
    509a:	f47f ab13 	bne.w	46c4 <_vfprintf_r+0x240>
    509e:	3f10      	subs	r7, #16
    50a0:	2f10      	cmp	r7, #16
    50a2:	dce0      	bgt.n	5066 <_vfprintf_r+0xbe2>
    50a4:	462b      	mov	r3, r5
    50a6:	4645      	mov	r5, r8
    50a8:	4698      	mov	r8, r3
    50aa:	6067      	str	r7, [r4, #4]
    50ac:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    50b0:	f8c4 8000 	str.w	r8, [r4]
    50b4:	1c5a      	adds	r2, r3, #1
    50b6:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    50ba:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    50be:	19db      	adds	r3, r3, r7
    50c0:	2a07      	cmp	r2, #7
    50c2:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    50c6:	f300 823a 	bgt.w	553e <_vfprintf_r+0x10ba>
    50ca:	3408      	adds	r4, #8
    50cc:	e43e      	b.n	494c <_vfprintf_r+0x4c8>
    50ce:	9913      	ldr	r1, [sp, #76]	; 0x4c
    50d0:	6063      	str	r3, [r4, #4]
    50d2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    50d6:	6021      	str	r1, [r4, #0]
    50d8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    50dc:	3201      	adds	r2, #1
    50de:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    50e2:	18cb      	adds	r3, r1, r3
    50e4:	2a07      	cmp	r2, #7
    50e6:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    50ea:	f300 8549 	bgt.w	5b80 <_vfprintf_r+0x16fc>
    50ee:	3408      	adds	r4, #8
    50f0:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    50f2:	2301      	movs	r3, #1
    50f4:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    50f8:	6063      	str	r3, [r4, #4]
    50fa:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    50fe:	6022      	str	r2, [r4, #0]
    5100:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    5104:	3301      	adds	r3, #1
    5106:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    510a:	3201      	adds	r2, #1
    510c:	2b07      	cmp	r3, #7
    510e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5112:	bfd8      	it	le
    5114:	f104 0308 	addle.w	r3, r4, #8
    5118:	f300 8523 	bgt.w	5b62 <_vfprintf_r+0x16de>
    511c:	9813      	ldr	r0, [sp, #76]	; 0x4c
    511e:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    5122:	19c7      	adds	r7, r0, r7
    5124:	981a      	ldr	r0, [sp, #104]	; 0x68
    5126:	601f      	str	r7, [r3, #0]
    5128:	1a81      	subs	r1, r0, r2
    512a:	6059      	str	r1, [r3, #4]
    512c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    5130:	1a8a      	subs	r2, r1, r2
    5132:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
    5136:	1812      	adds	r2, r2, r0
    5138:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    513c:	3101      	adds	r1, #1
    513e:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
    5142:	2907      	cmp	r1, #7
    5144:	f340 8232 	ble.w	55ac <_vfprintf_r+0x1128>
    5148:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    514c:	4648      	mov	r0, r9
    514e:	4631      	mov	r1, r6
    5150:	320c      	adds	r2, #12
    5152:	f7ff f989 	bl	4468 <__sprint_r>
    5156:	2800      	cmp	r0, #0
    5158:	f47f aab4 	bne.w	46c4 <_vfprintf_r+0x240>
    515c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    5160:	3304      	adds	r3, #4
    5162:	e456      	b.n	4a12 <_vfprintf_r+0x58e>
    5164:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5168:	4648      	mov	r0, r9
    516a:	4631      	mov	r1, r6
    516c:	320c      	adds	r2, #12
    516e:	f7ff f97b 	bl	4468 <__sprint_r>
    5172:	2800      	cmp	r0, #0
    5174:	f43f acb4 	beq.w	4ae0 <_vfprintf_r+0x65c>
    5178:	f7ff baa4 	b.w	46c4 <_vfprintf_r+0x240>
    517c:	991a      	ldr	r1, [sp, #104]	; 0x68
    517e:	2901      	cmp	r1, #1
    5180:	dd4c      	ble.n	521c <_vfprintf_r+0xd98>
    5182:	2301      	movs	r3, #1
    5184:	6063      	str	r3, [r4, #4]
    5186:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    518a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    518e:	3301      	adds	r3, #1
    5190:	9813      	ldr	r0, [sp, #76]	; 0x4c
    5192:	3201      	adds	r2, #1
    5194:	2b07      	cmp	r3, #7
    5196:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    519a:	6020      	str	r0, [r4, #0]
    519c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    51a0:	f300 81b2 	bgt.w	5508 <_vfprintf_r+0x1084>
    51a4:	3408      	adds	r4, #8
    51a6:	2301      	movs	r3, #1
    51a8:	6063      	str	r3, [r4, #4]
    51aa:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    51ae:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    51b2:	3301      	adds	r3, #1
    51b4:	991d      	ldr	r1, [sp, #116]	; 0x74
    51b6:	3201      	adds	r2, #1
    51b8:	2b07      	cmp	r3, #7
    51ba:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    51be:	6021      	str	r1, [r4, #0]
    51c0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    51c4:	f300 8192 	bgt.w	54ec <_vfprintf_r+0x1068>
    51c8:	3408      	adds	r4, #8
    51ca:	9812      	ldr	r0, [sp, #72]	; 0x48
    51cc:	2200      	movs	r2, #0
    51ce:	2300      	movs	r3, #0
    51d0:	991b      	ldr	r1, [sp, #108]	; 0x6c
    51d2:	f004 faa5 	bl	9720 <__aeabi_dcmpeq>
    51d6:	2800      	cmp	r0, #0
    51d8:	f040 811d 	bne.w	5416 <_vfprintf_r+0xf92>
    51dc:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    51de:	9813      	ldr	r0, [sp, #76]	; 0x4c
    51e0:	1e5a      	subs	r2, r3, #1
    51e2:	6062      	str	r2, [r4, #4]
    51e4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    51e8:	1c41      	adds	r1, r0, #1
    51ea:	6021      	str	r1, [r4, #0]
    51ec:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    51f0:	3301      	adds	r3, #1
    51f2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    51f6:	188a      	adds	r2, r1, r2
    51f8:	2b07      	cmp	r3, #7
    51fa:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    51fe:	dc21      	bgt.n	5244 <_vfprintf_r+0xdc0>
    5200:	3408      	adds	r4, #8
    5202:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    5204:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    5208:	981c      	ldr	r0, [sp, #112]	; 0x70
    520a:	6022      	str	r2, [r4, #0]
    520c:	6063      	str	r3, [r4, #4]
    520e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5212:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    5216:	3301      	adds	r3, #1
    5218:	f7ff bbf0 	b.w	49fc <_vfprintf_r+0x578>
    521c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    521e:	f012 0f01 	tst.w	r2, #1
    5222:	d1ae      	bne.n	5182 <_vfprintf_r+0xcfe>
    5224:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    5226:	2301      	movs	r3, #1
    5228:	6063      	str	r3, [r4, #4]
    522a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    522e:	6022      	str	r2, [r4, #0]
    5230:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    5234:	3301      	adds	r3, #1
    5236:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    523a:	3201      	adds	r2, #1
    523c:	2b07      	cmp	r3, #7
    523e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5242:	dddd      	ble.n	5200 <_vfprintf_r+0xd7c>
    5244:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5248:	4648      	mov	r0, r9
    524a:	4631      	mov	r1, r6
    524c:	320c      	adds	r2, #12
    524e:	f7ff f90b 	bl	4468 <__sprint_r>
    5252:	2800      	cmp	r0, #0
    5254:	f47f aa36 	bne.w	46c4 <_vfprintf_r+0x240>
    5258:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    525c:	3404      	adds	r4, #4
    525e:	e7d0      	b.n	5202 <_vfprintf_r+0xd7e>
    5260:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5264:	4648      	mov	r0, r9
    5266:	4631      	mov	r1, r6
    5268:	320c      	adds	r2, #12
    526a:	f7ff f8fd 	bl	4468 <__sprint_r>
    526e:	2800      	cmp	r0, #0
    5270:	f47f aa28 	bne.w	46c4 <_vfprintf_r+0x240>
    5274:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5278:	3404      	adds	r4, #4
    527a:	f7ff bbb0 	b.w	49de <_vfprintf_r+0x55a>
    527e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5282:	4648      	mov	r0, r9
    5284:	4631      	mov	r1, r6
    5286:	320c      	adds	r2, #12
    5288:	f7ff f8ee 	bl	4468 <__sprint_r>
    528c:	2800      	cmp	r0, #0
    528e:	f47f aa19 	bne.w	46c4 <_vfprintf_r+0x240>
    5292:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5296:	3404      	adds	r4, #4
    5298:	f7ff bb3c 	b.w	4914 <_vfprintf_r+0x490>
    529c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    52a0:	4648      	mov	r0, r9
    52a2:	4631      	mov	r1, r6
    52a4:	320c      	adds	r2, #12
    52a6:	f7ff f8df 	bl	4468 <__sprint_r>
    52aa:	2800      	cmp	r0, #0
    52ac:	f47f aa0a 	bne.w	46c4 <_vfprintf_r+0x240>
    52b0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    52b4:	3404      	adds	r4, #4
    52b6:	f7ff bb43 	b.w	4940 <_vfprintf_r+0x4bc>
    52ba:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    52be:	2b00      	cmp	r3, #0
    52c0:	f340 81fd 	ble.w	56be <_vfprintf_r+0x123a>
    52c4:	991a      	ldr	r1, [sp, #104]	; 0x68
    52c6:	428b      	cmp	r3, r1
    52c8:	f6ff af01 	blt.w	50ce <_vfprintf_r+0xc4a>
    52cc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    52ce:	6061      	str	r1, [r4, #4]
    52d0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    52d4:	6022      	str	r2, [r4, #0]
    52d6:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    52da:	3301      	adds	r3, #1
    52dc:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    52e0:	1852      	adds	r2, r2, r1
    52e2:	2b07      	cmp	r3, #7
    52e4:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    52e8:	bfd8      	it	le
    52ea:	f104 0308 	addle.w	r3, r4, #8
    52ee:	f300 8429 	bgt.w	5b44 <_vfprintf_r+0x16c0>
    52f2:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
    52f6:	981a      	ldr	r0, [sp, #104]	; 0x68
    52f8:	1a24      	subs	r4, r4, r0
    52fa:	2c00      	cmp	r4, #0
    52fc:	f340 81b3 	ble.w	5666 <_vfprintf_r+0x11e2>
    5300:	2c10      	cmp	r4, #16
    5302:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 54e8 <_vfprintf_r+0x1064>
    5306:	f340 819d 	ble.w	5644 <_vfprintf_r+0x11c0>
    530a:	4642      	mov	r2, r8
    530c:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    5310:	46a8      	mov	r8, r5
    5312:	2710      	movs	r7, #16
    5314:	f10a 0a0c 	add.w	sl, sl, #12
    5318:	4615      	mov	r5, r2
    531a:	e003      	b.n	5324 <_vfprintf_r+0xea0>
    531c:	3c10      	subs	r4, #16
    531e:	2c10      	cmp	r4, #16
    5320:	f340 818d 	ble.w	563e <_vfprintf_r+0x11ba>
    5324:	605f      	str	r7, [r3, #4]
    5326:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    532a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    532e:	3201      	adds	r2, #1
    5330:	601d      	str	r5, [r3, #0]
    5332:	3110      	adds	r1, #16
    5334:	2a07      	cmp	r2, #7
    5336:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    533a:	f103 0308 	add.w	r3, r3, #8
    533e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5342:	ddeb      	ble.n	531c <_vfprintf_r+0xe98>
    5344:	4648      	mov	r0, r9
    5346:	4631      	mov	r1, r6
    5348:	4652      	mov	r2, sl
    534a:	f7ff f88d 	bl	4468 <__sprint_r>
    534e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    5352:	3304      	adds	r3, #4
    5354:	2800      	cmp	r0, #0
    5356:	d0e1      	beq.n	531c <_vfprintf_r+0xe98>
    5358:	f7ff b9b4 	b.w	46c4 <_vfprintf_r+0x240>
    535c:	9a18      	ldr	r2, [sp, #96]	; 0x60
    535e:	9819      	ldr	r0, [sp, #100]	; 0x64
    5360:	4613      	mov	r3, r2
    5362:	9213      	str	r2, [sp, #76]	; 0x4c
    5364:	f00a 020f 	and.w	r2, sl, #15
    5368:	ea4f 111a 	mov.w	r1, sl, lsr #4
    536c:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
    5370:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
    5374:	5c82      	ldrb	r2, [r0, r2]
    5376:	468a      	mov	sl, r1
    5378:	46e3      	mov	fp, ip
    537a:	ea5a 0c0b 	orrs.w	ip, sl, fp
    537e:	f803 2d01 	strb.w	r2, [r3, #-1]!
    5382:	d1ef      	bne.n	5364 <_vfprintf_r+0xee0>
    5384:	9818      	ldr	r0, [sp, #96]	; 0x60
    5386:	9313      	str	r3, [sp, #76]	; 0x4c
    5388:	1ac0      	subs	r0, r0, r3
    538a:	9010      	str	r0, [sp, #64]	; 0x40
    538c:	f7ff ba41 	b.w	4812 <_vfprintf_r+0x38e>
    5390:	2209      	movs	r2, #9
    5392:	2300      	movs	r3, #0
    5394:	4552      	cmp	r2, sl
    5396:	eb73 000b 	sbcs.w	r0, r3, fp
    539a:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
    539e:	d21f      	bcs.n	53e0 <_vfprintf_r+0xf5c>
    53a0:	4623      	mov	r3, r4
    53a2:	4644      	mov	r4, r8
    53a4:	46b8      	mov	r8, r7
    53a6:	461f      	mov	r7, r3
    53a8:	4650      	mov	r0, sl
    53aa:	4659      	mov	r1, fp
    53ac:	220a      	movs	r2, #10
    53ae:	2300      	movs	r3, #0
    53b0:	f004 f9e8 	bl	9784 <__aeabi_uldivmod>
    53b4:	2300      	movs	r3, #0
    53b6:	4650      	mov	r0, sl
    53b8:	4659      	mov	r1, fp
    53ba:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    53be:	220a      	movs	r2, #10
    53c0:	f804 cd01 	strb.w	ip, [r4, #-1]!
    53c4:	f004 f9de 	bl	9784 <__aeabi_uldivmod>
    53c8:	2209      	movs	r2, #9
    53ca:	2300      	movs	r3, #0
    53cc:	4682      	mov	sl, r0
    53ce:	468b      	mov	fp, r1
    53d0:	4552      	cmp	r2, sl
    53d2:	eb73 030b 	sbcs.w	r3, r3, fp
    53d6:	d3e7      	bcc.n	53a8 <_vfprintf_r+0xf24>
    53d8:	463b      	mov	r3, r7
    53da:	4647      	mov	r7, r8
    53dc:	46a0      	mov	r8, r4
    53de:	461c      	mov	r4, r3
    53e0:	f108 30ff 	add.w	r0, r8, #4294967295
    53e4:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
    53e8:	9013      	str	r0, [sp, #76]	; 0x4c
    53ea:	f808 ac01 	strb.w	sl, [r8, #-1]
    53ee:	9918      	ldr	r1, [sp, #96]	; 0x60
    53f0:	1a09      	subs	r1, r1, r0
    53f2:	9110      	str	r1, [sp, #64]	; 0x40
    53f4:	f7ff ba0d 	b.w	4812 <_vfprintf_r+0x38e>
    53f8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    53fc:	4648      	mov	r0, r9
    53fe:	4631      	mov	r1, r6
    5400:	320c      	adds	r2, #12
    5402:	f7ff f831 	bl	4468 <__sprint_r>
    5406:	2800      	cmp	r0, #0
    5408:	f47f a95c 	bne.w	46c4 <_vfprintf_r+0x240>
    540c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5410:	3404      	adds	r4, #4
    5412:	f7ff ba68 	b.w	48e6 <_vfprintf_r+0x462>
    5416:	991a      	ldr	r1, [sp, #104]	; 0x68
    5418:	1e4f      	subs	r7, r1, #1
    541a:	2f00      	cmp	r7, #0
    541c:	f77f aef1 	ble.w	5202 <_vfprintf_r+0xd7e>
    5420:	2f10      	cmp	r7, #16
    5422:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 54e8 <_vfprintf_r+0x1064>
    5426:	dd4e      	ble.n	54c6 <_vfprintf_r+0x1042>
    5428:	4643      	mov	r3, r8
    542a:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    542e:	46a8      	mov	r8, r5
    5430:	f04f 0a10 	mov.w	sl, #16
    5434:	f10b 0b0c 	add.w	fp, fp, #12
    5438:	461d      	mov	r5, r3
    543a:	e002      	b.n	5442 <_vfprintf_r+0xfbe>
    543c:	3f10      	subs	r7, #16
    543e:	2f10      	cmp	r7, #16
    5440:	dd3e      	ble.n	54c0 <_vfprintf_r+0x103c>
    5442:	f8c4 a004 	str.w	sl, [r4, #4]
    5446:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    544a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    544e:	3301      	adds	r3, #1
    5450:	6025      	str	r5, [r4, #0]
    5452:	3210      	adds	r2, #16
    5454:	2b07      	cmp	r3, #7
    5456:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    545a:	f104 0408 	add.w	r4, r4, #8
    545e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5462:	ddeb      	ble.n	543c <_vfprintf_r+0xfb8>
    5464:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5468:	4648      	mov	r0, r9
    546a:	4631      	mov	r1, r6
    546c:	465a      	mov	r2, fp
    546e:	3404      	adds	r4, #4
    5470:	f7fe fffa 	bl	4468 <__sprint_r>
    5474:	2800      	cmp	r0, #0
    5476:	d0e1      	beq.n	543c <_vfprintf_r+0xfb8>
    5478:	f7ff b924 	b.w	46c4 <_vfprintf_r+0x240>
    547c:	9816      	ldr	r0, [sp, #88]	; 0x58
    547e:	2130      	movs	r1, #48	; 0x30
    5480:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    5484:	2201      	movs	r2, #1
    5486:	2302      	movs	r3, #2
    5488:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    548c:	f04c 0c02 	orr.w	ip, ip, #2
    5490:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
    5494:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    5498:	f7ff b986 	b.w	47a8 <_vfprintf_r+0x324>
    549c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    549e:	1d01      	adds	r1, r0, #4
    54a0:	6803      	ldr	r3, [r0, #0]
    54a2:	910b      	str	r1, [sp, #44]	; 0x2c
    54a4:	469a      	mov	sl, r3
    54a6:	f04f 0b00 	mov.w	fp, #0
    54aa:	f7ff b973 	b.w	4794 <_vfprintf_r+0x310>
    54ae:	980b      	ldr	r0, [sp, #44]	; 0x2c
    54b0:	1d01      	adds	r1, r0, #4
    54b2:	6803      	ldr	r3, [r0, #0]
    54b4:	910b      	str	r1, [sp, #44]	; 0x2c
    54b6:	469a      	mov	sl, r3
    54b8:	ea4f 7bea 	mov.w	fp, sl, asr #31
    54bc:	f7ff bbad 	b.w	4c1a <_vfprintf_r+0x796>
    54c0:	462b      	mov	r3, r5
    54c2:	4645      	mov	r5, r8
    54c4:	4698      	mov	r8, r3
    54c6:	6067      	str	r7, [r4, #4]
    54c8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    54cc:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    54d0:	3301      	adds	r3, #1
    54d2:	f8c4 8000 	str.w	r8, [r4]
    54d6:	19d2      	adds	r2, r2, r7
    54d8:	2b07      	cmp	r3, #7
    54da:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    54de:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    54e2:	f77f ae8d 	ble.w	5200 <_vfprintf_r+0xd7c>
    54e6:	e6ad      	b.n	5244 <_vfprintf_r+0xdc0>
    54e8:	0000a0e8 	.word	0x0000a0e8
    54ec:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    54f0:	4648      	mov	r0, r9
    54f2:	4631      	mov	r1, r6
    54f4:	320c      	adds	r2, #12
    54f6:	f7fe ffb7 	bl	4468 <__sprint_r>
    54fa:	2800      	cmp	r0, #0
    54fc:	f47f a8e2 	bne.w	46c4 <_vfprintf_r+0x240>
    5500:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5504:	3404      	adds	r4, #4
    5506:	e660      	b.n	51ca <_vfprintf_r+0xd46>
    5508:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    550c:	4648      	mov	r0, r9
    550e:	4631      	mov	r1, r6
    5510:	320c      	adds	r2, #12
    5512:	f7fe ffa9 	bl	4468 <__sprint_r>
    5516:	2800      	cmp	r0, #0
    5518:	f47f a8d4 	bne.w	46c4 <_vfprintf_r+0x240>
    551c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5520:	3404      	adds	r4, #4
    5522:	e640      	b.n	51a6 <_vfprintf_r+0xd22>
    5524:	2830      	cmp	r0, #48	; 0x30
    5526:	f000 82ec 	beq.w	5b02 <_vfprintf_r+0x167e>
    552a:	9813      	ldr	r0, [sp, #76]	; 0x4c
    552c:	2330      	movs	r3, #48	; 0x30
    552e:	f800 3d01 	strb.w	r3, [r0, #-1]!
    5532:	9918      	ldr	r1, [sp, #96]	; 0x60
    5534:	9013      	str	r0, [sp, #76]	; 0x4c
    5536:	1a09      	subs	r1, r1, r0
    5538:	9110      	str	r1, [sp, #64]	; 0x40
    553a:	f7ff b96a 	b.w	4812 <_vfprintf_r+0x38e>
    553e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5542:	4648      	mov	r0, r9
    5544:	4631      	mov	r1, r6
    5546:	320c      	adds	r2, #12
    5548:	f7fe ff8e 	bl	4468 <__sprint_r>
    554c:	2800      	cmp	r0, #0
    554e:	f47f a8b9 	bne.w	46c4 <_vfprintf_r+0x240>
    5552:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5556:	3404      	adds	r4, #4
    5558:	f7ff b9f8 	b.w	494c <_vfprintf_r+0x4c8>
    555c:	f1da 0a00 	rsbs	sl, sl, #0
    5560:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
    5564:	232d      	movs	r3, #45	; 0x2d
    5566:	ea5a 0c0b 	orrs.w	ip, sl, fp
    556a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    556e:	bf0c      	ite	eq
    5570:	2200      	moveq	r2, #0
    5572:	2201      	movne	r2, #1
    5574:	2301      	movs	r3, #1
    5576:	f7ff b91b 	b.w	47b0 <_vfprintf_r+0x32c>
    557a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    557c:	462b      	mov	r3, r5
    557e:	782a      	ldrb	r2, [r5, #0]
    5580:	910b      	str	r1, [sp, #44]	; 0x2c
    5582:	f7ff b82a 	b.w	45da <_vfprintf_r+0x156>
    5586:	462a      	mov	r2, r5
    5588:	4645      	mov	r5, r8
    558a:	4690      	mov	r8, r2
    558c:	605f      	str	r7, [r3, #4]
    558e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    5592:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    5596:	3201      	adds	r2, #1
    5598:	f8c3 8000 	str.w	r8, [r3]
    559c:	19c9      	adds	r1, r1, r7
    559e:	2a07      	cmp	r2, #7
    55a0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    55a4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    55a8:	f73f adce 	bgt.w	5148 <_vfprintf_r+0xcc4>
    55ac:	3308      	adds	r3, #8
    55ae:	f7ff ba30 	b.w	4a12 <_vfprintf_r+0x58e>
    55b2:	980a      	ldr	r0, [sp, #40]	; 0x28
    55b4:	f010 0340 	ands.w	r3, r0, #64	; 0x40
    55b8:	f000 81ed 	beq.w	5996 <_vfprintf_r+0x1512>
    55bc:	990b      	ldr	r1, [sp, #44]	; 0x2c
    55be:	4613      	mov	r3, r2
    55c0:	1d0a      	adds	r2, r1, #4
    55c2:	920b      	str	r2, [sp, #44]	; 0x2c
    55c4:	f8b1 a000 	ldrh.w	sl, [r1]
    55c8:	f1ba 0200 	subs.w	r2, sl, #0
    55cc:	bf18      	it	ne
    55ce:	2201      	movne	r2, #1
    55d0:	46d2      	mov	sl, sl
    55d2:	f04f 0b00 	mov.w	fp, #0
    55d6:	f7ff b8e7 	b.w	47a8 <_vfprintf_r+0x324>
    55da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    55dc:	f013 0f40 	tst.w	r3, #64	; 0x40
    55e0:	f000 81cc 	beq.w	597c <_vfprintf_r+0x14f8>
    55e4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    55e6:	2301      	movs	r3, #1
    55e8:	1d01      	adds	r1, r0, #4
    55ea:	910b      	str	r1, [sp, #44]	; 0x2c
    55ec:	f8b0 a000 	ldrh.w	sl, [r0]
    55f0:	f1ba 0200 	subs.w	r2, sl, #0
    55f4:	bf18      	it	ne
    55f6:	2201      	movne	r2, #1
    55f8:	46d2      	mov	sl, sl
    55fa:	f04f 0b00 	mov.w	fp, #0
    55fe:	f7ff b8d3 	b.w	47a8 <_vfprintf_r+0x324>
    5602:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5604:	f013 0f10 	tst.w	r3, #16
    5608:	f000 81a4 	beq.w	5954 <_vfprintf_r+0x14d0>
    560c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    560e:	9911      	ldr	r1, [sp, #68]	; 0x44
    5610:	f100 0a04 	add.w	sl, r0, #4
    5614:	6803      	ldr	r3, [r0, #0]
    5616:	6019      	str	r1, [r3, #0]
    5618:	f7fe bf9c 	b.w	4554 <_vfprintf_r+0xd0>
    561c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    561e:	1dc3      	adds	r3, r0, #7
    5620:	f023 0307 	bic.w	r3, r3, #7
    5624:	f103 0108 	add.w	r1, r3, #8
    5628:	910b      	str	r1, [sp, #44]	; 0x2c
    562a:	f8d3 8004 	ldr.w	r8, [r3, #4]
    562e:	f8d3 a000 	ldr.w	sl, [r3]
    5632:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    5636:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    563a:	f7ff bb11 	b.w	4c60 <_vfprintf_r+0x7dc>
    563e:	462a      	mov	r2, r5
    5640:	4645      	mov	r5, r8
    5642:	4690      	mov	r8, r2
    5644:	605c      	str	r4, [r3, #4]
    5646:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    564a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    564e:	3201      	adds	r2, #1
    5650:	f8c3 8000 	str.w	r8, [r3]
    5654:	1909      	adds	r1, r1, r4
    5656:	2a07      	cmp	r2, #7
    5658:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    565c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5660:	f300 82ea 	bgt.w	5c38 <_vfprintf_r+0x17b4>
    5664:	3308      	adds	r3, #8
    5666:	990a      	ldr	r1, [sp, #40]	; 0x28
    5668:	f011 0f01 	tst.w	r1, #1
    566c:	f43f a9d1 	beq.w	4a12 <_vfprintf_r+0x58e>
    5670:	2201      	movs	r2, #1
    5672:	605a      	str	r2, [r3, #4]
    5674:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    5678:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    567c:	3201      	adds	r2, #1
    567e:	981d      	ldr	r0, [sp, #116]	; 0x74
    5680:	3101      	adds	r1, #1
    5682:	2a07      	cmp	r2, #7
    5684:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    5688:	6018      	str	r0, [r3, #0]
    568a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    568e:	f73f ad5b 	bgt.w	5148 <_vfprintf_r+0xcc4>
    5692:	3308      	adds	r3, #8
    5694:	f7ff b9bd 	b.w	4a12 <_vfprintf_r+0x58e>
    5698:	232d      	movs	r3, #45	; 0x2d
    569a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    569e:	f7ff baf2 	b.w	4c86 <_vfprintf_r+0x802>
    56a2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    56a6:	4648      	mov	r0, r9
    56a8:	4631      	mov	r1, r6
    56aa:	320c      	adds	r2, #12
    56ac:	f7fe fedc 	bl	4468 <__sprint_r>
    56b0:	2800      	cmp	r0, #0
    56b2:	f47f a807 	bne.w	46c4 <_vfprintf_r+0x240>
    56b6:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    56ba:	3304      	adds	r3, #4
    56bc:	e456      	b.n	4f6c <_vfprintf_r+0xae8>
    56be:	2301      	movs	r3, #1
    56c0:	6063      	str	r3, [r4, #4]
    56c2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    56c6:	f24a 1338 	movw	r3, #41272	; 0xa138
    56ca:	f2c0 0300 	movt	r3, #0
    56ce:	6023      	str	r3, [r4, #0]
    56d0:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    56d4:	3201      	adds	r2, #1
    56d6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    56da:	3301      	adds	r3, #1
    56dc:	2a07      	cmp	r2, #7
    56de:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    56e2:	bfd8      	it	le
    56e4:	f104 0308 	addle.w	r3, r4, #8
    56e8:	f300 8187 	bgt.w	59fa <_vfprintf_r+0x1576>
    56ec:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    56f0:	b93a      	cbnz	r2, 5702 <_vfprintf_r+0x127e>
    56f2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    56f4:	b92a      	cbnz	r2, 5702 <_vfprintf_r+0x127e>
    56f6:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    56fa:	f01c 0f01 	tst.w	ip, #1
    56fe:	f43f a988 	beq.w	4a12 <_vfprintf_r+0x58e>
    5702:	2201      	movs	r2, #1
    5704:	605a      	str	r2, [r3, #4]
    5706:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    570a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    570e:	3201      	adds	r2, #1
    5710:	981d      	ldr	r0, [sp, #116]	; 0x74
    5712:	3101      	adds	r1, #1
    5714:	2a07      	cmp	r2, #7
    5716:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    571a:	6018      	str	r0, [r3, #0]
    571c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5720:	f300 8179 	bgt.w	5a16 <_vfprintf_r+0x1592>
    5724:	3308      	adds	r3, #8
    5726:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    572a:	427f      	negs	r7, r7
    572c:	2f00      	cmp	r7, #0
    572e:	f340 81b3 	ble.w	5a98 <_vfprintf_r+0x1614>
    5732:	2f10      	cmp	r7, #16
    5734:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 5d88 <_vfprintf_r+0x1904>
    5738:	f340 81d2 	ble.w	5ae0 <_vfprintf_r+0x165c>
    573c:	4642      	mov	r2, r8
    573e:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    5742:	46a8      	mov	r8, r5
    5744:	2410      	movs	r4, #16
    5746:	f10a 0a0c 	add.w	sl, sl, #12
    574a:	4615      	mov	r5, r2
    574c:	e003      	b.n	5756 <_vfprintf_r+0x12d2>
    574e:	3f10      	subs	r7, #16
    5750:	2f10      	cmp	r7, #16
    5752:	f340 81c2 	ble.w	5ada <_vfprintf_r+0x1656>
    5756:	605c      	str	r4, [r3, #4]
    5758:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    575c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    5760:	3201      	adds	r2, #1
    5762:	601d      	str	r5, [r3, #0]
    5764:	3110      	adds	r1, #16
    5766:	2a07      	cmp	r2, #7
    5768:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    576c:	f103 0308 	add.w	r3, r3, #8
    5770:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5774:	ddeb      	ble.n	574e <_vfprintf_r+0x12ca>
    5776:	4648      	mov	r0, r9
    5778:	4631      	mov	r1, r6
    577a:	4652      	mov	r2, sl
    577c:	f7fe fe74 	bl	4468 <__sprint_r>
    5780:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    5784:	3304      	adds	r3, #4
    5786:	2800      	cmp	r0, #0
    5788:	d0e1      	beq.n	574e <_vfprintf_r+0x12ca>
    578a:	f7fe bf9b 	b.w	46c4 <_vfprintf_r+0x240>
    578e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5790:	1c6b      	adds	r3, r5, #1
    5792:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5794:	f042 0220 	orr.w	r2, r2, #32
    5798:	920a      	str	r2, [sp, #40]	; 0x28
    579a:	786a      	ldrb	r2, [r5, #1]
    579c:	910b      	str	r1, [sp, #44]	; 0x2c
    579e:	f7fe bf1c 	b.w	45da <_vfprintf_r+0x156>
    57a2:	4650      	mov	r0, sl
    57a4:	4641      	mov	r1, r8
    57a6:	f003 fba1 	bl	8eec <__isnand>
    57aa:	2800      	cmp	r0, #0
    57ac:	f040 80ff 	bne.w	59ae <_vfprintf_r+0x152a>
    57b0:	f1b7 3fff 	cmp.w	r7, #4294967295
    57b4:	f000 8251 	beq.w	5c5a <_vfprintf_r+0x17d6>
    57b8:	9816      	ldr	r0, [sp, #88]	; 0x58
    57ba:	2867      	cmp	r0, #103	; 0x67
    57bc:	bf14      	ite	ne
    57be:	2300      	movne	r3, #0
    57c0:	2301      	moveq	r3, #1
    57c2:	2847      	cmp	r0, #71	; 0x47
    57c4:	bf08      	it	eq
    57c6:	f043 0301 	orreq.w	r3, r3, #1
    57ca:	b113      	cbz	r3, 57d2 <_vfprintf_r+0x134e>
    57cc:	2f00      	cmp	r7, #0
    57ce:	bf08      	it	eq
    57d0:	2701      	moveq	r7, #1
    57d2:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
    57d6:	4643      	mov	r3, r8
    57d8:	4652      	mov	r2, sl
    57da:	990a      	ldr	r1, [sp, #40]	; 0x28
    57dc:	e9c0 2300 	strd	r2, r3, [r0]
    57e0:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
    57e4:	f441 7180 	orr.w	r1, r1, #256	; 0x100
    57e8:	910a      	str	r1, [sp, #40]	; 0x28
    57ea:	2b00      	cmp	r3, #0
    57ec:	f2c0 8264 	blt.w	5cb8 <_vfprintf_r+0x1834>
    57f0:	2100      	movs	r1, #0
    57f2:	9117      	str	r1, [sp, #92]	; 0x5c
    57f4:	9816      	ldr	r0, [sp, #88]	; 0x58
    57f6:	2866      	cmp	r0, #102	; 0x66
    57f8:	bf14      	ite	ne
    57fa:	2300      	movne	r3, #0
    57fc:	2301      	moveq	r3, #1
    57fe:	2846      	cmp	r0, #70	; 0x46
    5800:	bf08      	it	eq
    5802:	f043 0301 	orreq.w	r3, r3, #1
    5806:	9310      	str	r3, [sp, #64]	; 0x40
    5808:	2b00      	cmp	r3, #0
    580a:	f000 81d1 	beq.w	5bb0 <_vfprintf_r+0x172c>
    580e:	46bc      	mov	ip, r7
    5810:	2303      	movs	r3, #3
    5812:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
    5816:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
    581a:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
    581e:	4648      	mov	r0, r9
    5820:	9300      	str	r3, [sp, #0]
    5822:	9102      	str	r1, [sp, #8]
    5824:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
    5828:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    582c:	310c      	adds	r1, #12
    582e:	f8cd c004 	str.w	ip, [sp, #4]
    5832:	9103      	str	r1, [sp, #12]
    5834:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
    5838:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    583c:	9104      	str	r1, [sp, #16]
    583e:	f000 fbc7 	bl	5fd0 <_dtoa_r>
    5842:	9a16      	ldr	r2, [sp, #88]	; 0x58
    5844:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    5848:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    584c:	bf18      	it	ne
    584e:	2301      	movne	r3, #1
    5850:	2a47      	cmp	r2, #71	; 0x47
    5852:	bf0c      	ite	eq
    5854:	2300      	moveq	r3, #0
    5856:	f003 0301 	andne.w	r3, r3, #1
    585a:	9013      	str	r0, [sp, #76]	; 0x4c
    585c:	b933      	cbnz	r3, 586c <_vfprintf_r+0x13e8>
    585e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5860:	f013 0f01 	tst.w	r3, #1
    5864:	bf08      	it	eq
    5866:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
    586a:	d016      	beq.n	589a <_vfprintf_r+0x1416>
    586c:	9813      	ldr	r0, [sp, #76]	; 0x4c
    586e:	9910      	ldr	r1, [sp, #64]	; 0x40
    5870:	eb00 0b0c 	add.w	fp, r0, ip
    5874:	b131      	cbz	r1, 5884 <_vfprintf_r+0x1400>
    5876:	7803      	ldrb	r3, [r0, #0]
    5878:	2b30      	cmp	r3, #48	; 0x30
    587a:	f000 80da 	beq.w	5a32 <_vfprintf_r+0x15ae>
    587e:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    5882:	449b      	add	fp, r3
    5884:	4650      	mov	r0, sl
    5886:	2200      	movs	r2, #0
    5888:	2300      	movs	r3, #0
    588a:	4641      	mov	r1, r8
    588c:	f003 ff48 	bl	9720 <__aeabi_dcmpeq>
    5890:	2800      	cmp	r0, #0
    5892:	f000 81c2 	beq.w	5c1a <_vfprintf_r+0x1796>
    5896:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
    589a:	9a16      	ldr	r2, [sp, #88]	; 0x58
    589c:	9813      	ldr	r0, [sp, #76]	; 0x4c
    589e:	2a67      	cmp	r2, #103	; 0x67
    58a0:	bf14      	ite	ne
    58a2:	2300      	movne	r3, #0
    58a4:	2301      	moveq	r3, #1
    58a6:	2a47      	cmp	r2, #71	; 0x47
    58a8:	bf08      	it	eq
    58aa:	f043 0301 	orreq.w	r3, r3, #1
    58ae:	ebc0 000b 	rsb	r0, r0, fp
    58b2:	901a      	str	r0, [sp, #104]	; 0x68
    58b4:	2b00      	cmp	r3, #0
    58b6:	f000 818a 	beq.w	5bce <_vfprintf_r+0x174a>
    58ba:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
    58be:	f111 0f03 	cmn.w	r1, #3
    58c2:	9110      	str	r1, [sp, #64]	; 0x40
    58c4:	db02      	blt.n	58cc <_vfprintf_r+0x1448>
    58c6:	428f      	cmp	r7, r1
    58c8:	f280 818c 	bge.w	5be4 <_vfprintf_r+0x1760>
    58cc:	9a16      	ldr	r2, [sp, #88]	; 0x58
    58ce:	3a02      	subs	r2, #2
    58d0:	9216      	str	r2, [sp, #88]	; 0x58
    58d2:	9910      	ldr	r1, [sp, #64]	; 0x40
    58d4:	9a16      	ldr	r2, [sp, #88]	; 0x58
    58d6:	1e4b      	subs	r3, r1, #1
    58d8:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    58dc:	2b00      	cmp	r3, #0
    58de:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
    58e2:	f2c0 8234 	blt.w	5d4e <_vfprintf_r+0x18ca>
    58e6:	222b      	movs	r2, #43	; 0x2b
    58e8:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    58ec:	2b09      	cmp	r3, #9
    58ee:	f300 81b6 	bgt.w	5c5e <_vfprintf_r+0x17da>
    58f2:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    58f6:	3330      	adds	r3, #48	; 0x30
    58f8:	3204      	adds	r2, #4
    58fa:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
    58fe:	2330      	movs	r3, #48	; 0x30
    5900:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
    5904:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    5908:	981a      	ldr	r0, [sp, #104]	; 0x68
    590a:	991a      	ldr	r1, [sp, #104]	; 0x68
    590c:	1ad3      	subs	r3, r2, r3
    590e:	1818      	adds	r0, r3, r0
    5910:	931c      	str	r3, [sp, #112]	; 0x70
    5912:	2901      	cmp	r1, #1
    5914:	9010      	str	r0, [sp, #64]	; 0x40
    5916:	f340 8210 	ble.w	5d3a <_vfprintf_r+0x18b6>
    591a:	9810      	ldr	r0, [sp, #64]	; 0x40
    591c:	3001      	adds	r0, #1
    591e:	9010      	str	r0, [sp, #64]	; 0x40
    5920:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    5924:	910c      	str	r1, [sp, #48]	; 0x30
    5926:	9817      	ldr	r0, [sp, #92]	; 0x5c
    5928:	2800      	cmp	r0, #0
    592a:	f000 816e 	beq.w	5c0a <_vfprintf_r+0x1786>
    592e:	232d      	movs	r3, #45	; 0x2d
    5930:	2100      	movs	r1, #0
    5932:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    5936:	9117      	str	r1, [sp, #92]	; 0x5c
    5938:	f7fe bf74 	b.w	4824 <_vfprintf_r+0x3a0>
    593c:	9a10      	ldr	r2, [sp, #64]	; 0x40
    593e:	f04f 0c00 	mov.w	ip, #0
    5942:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    5946:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    594a:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    594e:	920c      	str	r2, [sp, #48]	; 0x30
    5950:	f7fe bf67 	b.w	4822 <_vfprintf_r+0x39e>
    5954:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5956:	f012 0f40 	tst.w	r2, #64	; 0x40
    595a:	bf17      	itett	ne
    595c:	980b      	ldrne	r0, [sp, #44]	; 0x2c
    595e:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
    5960:	9911      	ldrne	r1, [sp, #68]	; 0x44
    5962:	f100 0a04 	addne.w	sl, r0, #4
    5966:	bf11      	iteee	ne
    5968:	6803      	ldrne	r3, [r0, #0]
    596a:	f102 0a04 	addeq.w	sl, r2, #4
    596e:	6813      	ldreq	r3, [r2, #0]
    5970:	9811      	ldreq	r0, [sp, #68]	; 0x44
    5972:	bf14      	ite	ne
    5974:	8019      	strhne	r1, [r3, #0]
    5976:	6018      	streq	r0, [r3, #0]
    5978:	f7fe bdec 	b.w	4554 <_vfprintf_r+0xd0>
    597c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    597e:	1d13      	adds	r3, r2, #4
    5980:	930b      	str	r3, [sp, #44]	; 0x2c
    5982:	6811      	ldr	r1, [r2, #0]
    5984:	2301      	movs	r3, #1
    5986:	1e0a      	subs	r2, r1, #0
    5988:	bf18      	it	ne
    598a:	2201      	movne	r2, #1
    598c:	468a      	mov	sl, r1
    598e:	f04f 0b00 	mov.w	fp, #0
    5992:	f7fe bf09 	b.w	47a8 <_vfprintf_r+0x324>
    5996:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5998:	1d02      	adds	r2, r0, #4
    599a:	920b      	str	r2, [sp, #44]	; 0x2c
    599c:	6801      	ldr	r1, [r0, #0]
    599e:	1e0a      	subs	r2, r1, #0
    59a0:	bf18      	it	ne
    59a2:	2201      	movne	r2, #1
    59a4:	468a      	mov	sl, r1
    59a6:	f04f 0b00 	mov.w	fp, #0
    59aa:	f7fe befd 	b.w	47a8 <_vfprintf_r+0x324>
    59ae:	f24a 1218 	movw	r2, #41240	; 0xa118
    59b2:	f24a 1314 	movw	r3, #41236	; 0xa114
    59b6:	9916      	ldr	r1, [sp, #88]	; 0x58
    59b8:	f2c0 0300 	movt	r3, #0
    59bc:	f2c0 0200 	movt	r2, #0
    59c0:	2003      	movs	r0, #3
    59c2:	2947      	cmp	r1, #71	; 0x47
    59c4:	bfd8      	it	le
    59c6:	461a      	movle	r2, r3
    59c8:	9213      	str	r2, [sp, #76]	; 0x4c
    59ca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    59cc:	900c      	str	r0, [sp, #48]	; 0x30
    59ce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    59d2:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
    59d6:	920a      	str	r2, [sp, #40]	; 0x28
    59d8:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    59dc:	9010      	str	r0, [sp, #64]	; 0x40
    59de:	f7fe bf20 	b.w	4822 <_vfprintf_r+0x39e>
    59e2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    59e6:	4648      	mov	r0, r9
    59e8:	4631      	mov	r1, r6
    59ea:	320c      	adds	r2, #12
    59ec:	f7fe fd3c 	bl	4468 <__sprint_r>
    59f0:	2800      	cmp	r0, #0
    59f2:	f47e ae67 	bne.w	46c4 <_vfprintf_r+0x240>
    59f6:	f7fe be62 	b.w	46be <_vfprintf_r+0x23a>
    59fa:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    59fe:	4648      	mov	r0, r9
    5a00:	4631      	mov	r1, r6
    5a02:	320c      	adds	r2, #12
    5a04:	f7fe fd30 	bl	4468 <__sprint_r>
    5a08:	2800      	cmp	r0, #0
    5a0a:	f47e ae5b 	bne.w	46c4 <_vfprintf_r+0x240>
    5a0e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    5a12:	3304      	adds	r3, #4
    5a14:	e66a      	b.n	56ec <_vfprintf_r+0x1268>
    5a16:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5a1a:	4648      	mov	r0, r9
    5a1c:	4631      	mov	r1, r6
    5a1e:	320c      	adds	r2, #12
    5a20:	f7fe fd22 	bl	4468 <__sprint_r>
    5a24:	2800      	cmp	r0, #0
    5a26:	f47e ae4d 	bne.w	46c4 <_vfprintf_r+0x240>
    5a2a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    5a2e:	3304      	adds	r3, #4
    5a30:	e679      	b.n	5726 <_vfprintf_r+0x12a2>
    5a32:	4650      	mov	r0, sl
    5a34:	2200      	movs	r2, #0
    5a36:	2300      	movs	r3, #0
    5a38:	4641      	mov	r1, r8
    5a3a:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    5a3e:	f003 fe6f 	bl	9720 <__aeabi_dcmpeq>
    5a42:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    5a46:	2800      	cmp	r0, #0
    5a48:	f47f af19 	bne.w	587e <_vfprintf_r+0x13fa>
    5a4c:	f1cc 0301 	rsb	r3, ip, #1
    5a50:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    5a54:	e715      	b.n	5882 <_vfprintf_r+0x13fe>
    5a56:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    5a58:	4252      	negs	r2, r2
    5a5a:	920f      	str	r2, [sp, #60]	; 0x3c
    5a5c:	f7ff b887 	b.w	4b6e <_vfprintf_r+0x6ea>
    5a60:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5a64:	4648      	mov	r0, r9
    5a66:	4631      	mov	r1, r6
    5a68:	320c      	adds	r2, #12
    5a6a:	f7fe fcfd 	bl	4468 <__sprint_r>
    5a6e:	2800      	cmp	r0, #0
    5a70:	f47e ae28 	bne.w	46c4 <_vfprintf_r+0x240>
    5a74:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    5a78:	3304      	adds	r3, #4
    5a7a:	f7ff ba93 	b.w	4fa4 <_vfprintf_r+0xb20>
    5a7e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5a82:	4648      	mov	r0, r9
    5a84:	4631      	mov	r1, r6
    5a86:	320c      	adds	r2, #12
    5a88:	f7fe fcee 	bl	4468 <__sprint_r>
    5a8c:	2800      	cmp	r0, #0
    5a8e:	f47e ae19 	bne.w	46c4 <_vfprintf_r+0x240>
    5a92:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    5a96:	3304      	adds	r3, #4
    5a98:	991a      	ldr	r1, [sp, #104]	; 0x68
    5a9a:	9813      	ldr	r0, [sp, #76]	; 0x4c
    5a9c:	6059      	str	r1, [r3, #4]
    5a9e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    5aa2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    5aa6:	6018      	str	r0, [r3, #0]
    5aa8:	3201      	adds	r2, #1
    5aaa:	981a      	ldr	r0, [sp, #104]	; 0x68
    5aac:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5ab0:	1809      	adds	r1, r1, r0
    5ab2:	2a07      	cmp	r2, #7
    5ab4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    5ab8:	f73f ab46 	bgt.w	5148 <_vfprintf_r+0xcc4>
    5abc:	3308      	adds	r3, #8
    5abe:	f7fe bfa8 	b.w	4a12 <_vfprintf_r+0x58e>
    5ac2:	2100      	movs	r1, #0
    5ac4:	9117      	str	r1, [sp, #92]	; 0x5c
    5ac6:	f003 fb69 	bl	919c <strlen>
    5aca:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    5ace:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    5ad2:	9010      	str	r0, [sp, #64]	; 0x40
    5ad4:	920c      	str	r2, [sp, #48]	; 0x30
    5ad6:	f7fe bea4 	b.w	4822 <_vfprintf_r+0x39e>
    5ada:	462a      	mov	r2, r5
    5adc:	4645      	mov	r5, r8
    5ade:	4690      	mov	r8, r2
    5ae0:	605f      	str	r7, [r3, #4]
    5ae2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    5ae6:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    5aea:	3201      	adds	r2, #1
    5aec:	f8c3 8000 	str.w	r8, [r3]
    5af0:	19c9      	adds	r1, r1, r7
    5af2:	2a07      	cmp	r2, #7
    5af4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    5af8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5afc:	dcbf      	bgt.n	5a7e <_vfprintf_r+0x15fa>
    5afe:	3308      	adds	r3, #8
    5b00:	e7ca      	b.n	5a98 <_vfprintf_r+0x1614>
    5b02:	9a18      	ldr	r2, [sp, #96]	; 0x60
    5b04:	9913      	ldr	r1, [sp, #76]	; 0x4c
    5b06:	1a51      	subs	r1, r2, r1
    5b08:	9110      	str	r1, [sp, #64]	; 0x40
    5b0a:	f7fe be82 	b.w	4812 <_vfprintf_r+0x38e>
    5b0e:	4648      	mov	r0, r9
    5b10:	4631      	mov	r1, r6
    5b12:	f000 f949 	bl	5da8 <__swsetup_r>
    5b16:	2800      	cmp	r0, #0
    5b18:	f47e add8 	bne.w	46cc <_vfprintf_r+0x248>
    5b1c:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    5b20:	fa1f f38c 	uxth.w	r3, ip
    5b24:	f7fe bcf6 	b.w	4514 <_vfprintf_r+0x90>
    5b28:	2f06      	cmp	r7, #6
    5b2a:	bf28      	it	cs
    5b2c:	2706      	movcs	r7, #6
    5b2e:	f24a 1130 	movw	r1, #41264	; 0xa130
    5b32:	f2c0 0100 	movt	r1, #0
    5b36:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    5b3a:	9710      	str	r7, [sp, #64]	; 0x40
    5b3c:	9113      	str	r1, [sp, #76]	; 0x4c
    5b3e:	920c      	str	r2, [sp, #48]	; 0x30
    5b40:	f7fe bfe8 	b.w	4b14 <_vfprintf_r+0x690>
    5b44:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5b48:	4648      	mov	r0, r9
    5b4a:	4631      	mov	r1, r6
    5b4c:	320c      	adds	r2, #12
    5b4e:	f7fe fc8b 	bl	4468 <__sprint_r>
    5b52:	2800      	cmp	r0, #0
    5b54:	f47e adb6 	bne.w	46c4 <_vfprintf_r+0x240>
    5b58:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    5b5c:	3304      	adds	r3, #4
    5b5e:	f7ff bbc8 	b.w	52f2 <_vfprintf_r+0xe6e>
    5b62:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5b66:	4648      	mov	r0, r9
    5b68:	4631      	mov	r1, r6
    5b6a:	320c      	adds	r2, #12
    5b6c:	f7fe fc7c 	bl	4468 <__sprint_r>
    5b70:	2800      	cmp	r0, #0
    5b72:	f47e ada7 	bne.w	46c4 <_vfprintf_r+0x240>
    5b76:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    5b7a:	3304      	adds	r3, #4
    5b7c:	f7ff bace 	b.w	511c <_vfprintf_r+0xc98>
    5b80:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5b84:	4648      	mov	r0, r9
    5b86:	4631      	mov	r1, r6
    5b88:	320c      	adds	r2, #12
    5b8a:	f7fe fc6d 	bl	4468 <__sprint_r>
    5b8e:	2800      	cmp	r0, #0
    5b90:	f47e ad98 	bne.w	46c4 <_vfprintf_r+0x240>
    5b94:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5b98:	3404      	adds	r4, #4
    5b9a:	f7ff baa9 	b.w	50f0 <_vfprintf_r+0xc6c>
    5b9e:	9710      	str	r7, [sp, #64]	; 0x40
    5ba0:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    5ba4:	9017      	str	r0, [sp, #92]	; 0x5c
    5ba6:	970c      	str	r7, [sp, #48]	; 0x30
    5ba8:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    5bac:	f7fe be39 	b.w	4822 <_vfprintf_r+0x39e>
    5bb0:	9916      	ldr	r1, [sp, #88]	; 0x58
    5bb2:	2965      	cmp	r1, #101	; 0x65
    5bb4:	bf14      	ite	ne
    5bb6:	2300      	movne	r3, #0
    5bb8:	2301      	moveq	r3, #1
    5bba:	2945      	cmp	r1, #69	; 0x45
    5bbc:	bf08      	it	eq
    5bbe:	f043 0301 	orreq.w	r3, r3, #1
    5bc2:	2b00      	cmp	r3, #0
    5bc4:	d046      	beq.n	5c54 <_vfprintf_r+0x17d0>
    5bc6:	f107 0c01 	add.w	ip, r7, #1
    5bca:	2302      	movs	r3, #2
    5bcc:	e621      	b.n	5812 <_vfprintf_r+0x138e>
    5bce:	9b16      	ldr	r3, [sp, #88]	; 0x58
    5bd0:	2b65      	cmp	r3, #101	; 0x65
    5bd2:	dd76      	ble.n	5cc2 <_vfprintf_r+0x183e>
    5bd4:	9a16      	ldr	r2, [sp, #88]	; 0x58
    5bd6:	2a66      	cmp	r2, #102	; 0x66
    5bd8:	bf1c      	itt	ne
    5bda:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
    5bde:	9310      	strne	r3, [sp, #64]	; 0x40
    5be0:	f000 8083 	beq.w	5cea <_vfprintf_r+0x1866>
    5be4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    5be6:	9810      	ldr	r0, [sp, #64]	; 0x40
    5be8:	4283      	cmp	r3, r0
    5bea:	dc6e      	bgt.n	5cca <_vfprintf_r+0x1846>
    5bec:	990a      	ldr	r1, [sp, #40]	; 0x28
    5bee:	f011 0f01 	tst.w	r1, #1
    5bf2:	f040 808e 	bne.w	5d12 <_vfprintf_r+0x188e>
    5bf6:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    5bfa:	2367      	movs	r3, #103	; 0x67
    5bfc:	920c      	str	r2, [sp, #48]	; 0x30
    5bfe:	9316      	str	r3, [sp, #88]	; 0x58
    5c00:	e691      	b.n	5926 <_vfprintf_r+0x14a2>
    5c02:	2700      	movs	r7, #0
    5c04:	461d      	mov	r5, r3
    5c06:	f7fe bce9 	b.w	45dc <_vfprintf_r+0x158>
    5c0a:	9910      	ldr	r1, [sp, #64]	; 0x40
    5c0c:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    5c10:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    5c14:	910c      	str	r1, [sp, #48]	; 0x30
    5c16:	f7fe be04 	b.w	4822 <_vfprintf_r+0x39e>
    5c1a:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
    5c1e:	459b      	cmp	fp, r3
    5c20:	bf98      	it	ls
    5c22:	469b      	movls	fp, r3
    5c24:	f67f ae39 	bls.w	589a <_vfprintf_r+0x1416>
    5c28:	2230      	movs	r2, #48	; 0x30
    5c2a:	f803 2b01 	strb.w	r2, [r3], #1
    5c2e:	459b      	cmp	fp, r3
    5c30:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
    5c34:	d8f9      	bhi.n	5c2a <_vfprintf_r+0x17a6>
    5c36:	e630      	b.n	589a <_vfprintf_r+0x1416>
    5c38:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5c3c:	4648      	mov	r0, r9
    5c3e:	4631      	mov	r1, r6
    5c40:	320c      	adds	r2, #12
    5c42:	f7fe fc11 	bl	4468 <__sprint_r>
    5c46:	2800      	cmp	r0, #0
    5c48:	f47e ad3c 	bne.w	46c4 <_vfprintf_r+0x240>
    5c4c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    5c50:	3304      	adds	r3, #4
    5c52:	e508      	b.n	5666 <_vfprintf_r+0x11e2>
    5c54:	46bc      	mov	ip, r7
    5c56:	3302      	adds	r3, #2
    5c58:	e5db      	b.n	5812 <_vfprintf_r+0x138e>
    5c5a:	3707      	adds	r7, #7
    5c5c:	e5b9      	b.n	57d2 <_vfprintf_r+0x134e>
    5c5e:	f246 6c67 	movw	ip, #26215	; 0x6667
    5c62:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
    5c66:	3103      	adds	r1, #3
    5c68:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    5c6c:	fb8c 2003 	smull	r2, r0, ip, r3
    5c70:	17da      	asrs	r2, r3, #31
    5c72:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
    5c76:	eb02 0082 	add.w	r0, r2, r2, lsl #2
    5c7a:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
    5c7e:	4613      	mov	r3, r2
    5c80:	3030      	adds	r0, #48	; 0x30
    5c82:	2a09      	cmp	r2, #9
    5c84:	f801 0d01 	strb.w	r0, [r1, #-1]!
    5c88:	dcf0      	bgt.n	5c6c <_vfprintf_r+0x17e8>
    5c8a:	3330      	adds	r3, #48	; 0x30
    5c8c:	1e48      	subs	r0, r1, #1
    5c8e:	b2da      	uxtb	r2, r3
    5c90:	f801 2c01 	strb.w	r2, [r1, #-1]
    5c94:	9b07      	ldr	r3, [sp, #28]
    5c96:	4283      	cmp	r3, r0
    5c98:	d96a      	bls.n	5d70 <_vfprintf_r+0x18ec>
    5c9a:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    5c9e:	3303      	adds	r3, #3
    5ca0:	e001      	b.n	5ca6 <_vfprintf_r+0x1822>
    5ca2:	f811 2b01 	ldrb.w	r2, [r1], #1
    5ca6:	f803 2c01 	strb.w	r2, [r3, #-1]
    5caa:	461a      	mov	r2, r3
    5cac:	f8dd c01c 	ldr.w	ip, [sp, #28]
    5cb0:	3301      	adds	r3, #1
    5cb2:	458c      	cmp	ip, r1
    5cb4:	d8f5      	bhi.n	5ca2 <_vfprintf_r+0x181e>
    5cb6:	e625      	b.n	5904 <_vfprintf_r+0x1480>
    5cb8:	222d      	movs	r2, #45	; 0x2d
    5cba:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
    5cbe:	9217      	str	r2, [sp, #92]	; 0x5c
    5cc0:	e598      	b.n	57f4 <_vfprintf_r+0x1370>
    5cc2:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    5cc6:	9010      	str	r0, [sp, #64]	; 0x40
    5cc8:	e603      	b.n	58d2 <_vfprintf_r+0x144e>
    5cca:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5ccc:	991a      	ldr	r1, [sp, #104]	; 0x68
    5cce:	2b00      	cmp	r3, #0
    5cd0:	bfda      	itte	le
    5cd2:	9810      	ldrle	r0, [sp, #64]	; 0x40
    5cd4:	f1c0 0302 	rsble	r3, r0, #2
    5cd8:	2301      	movgt	r3, #1
    5cda:	185b      	adds	r3, r3, r1
    5cdc:	2267      	movs	r2, #103	; 0x67
    5cde:	9310      	str	r3, [sp, #64]	; 0x40
    5ce0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    5ce4:	9216      	str	r2, [sp, #88]	; 0x58
    5ce6:	930c      	str	r3, [sp, #48]	; 0x30
    5ce8:	e61d      	b.n	5926 <_vfprintf_r+0x14a2>
    5cea:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    5cee:	2800      	cmp	r0, #0
    5cf0:	9010      	str	r0, [sp, #64]	; 0x40
    5cf2:	dd31      	ble.n	5d58 <_vfprintf_r+0x18d4>
    5cf4:	b91f      	cbnz	r7, 5cfe <_vfprintf_r+0x187a>
    5cf6:	990a      	ldr	r1, [sp, #40]	; 0x28
    5cf8:	f011 0f01 	tst.w	r1, #1
    5cfc:	d00e      	beq.n	5d1c <_vfprintf_r+0x1898>
    5cfe:	9810      	ldr	r0, [sp, #64]	; 0x40
    5d00:	2166      	movs	r1, #102	; 0x66
    5d02:	9116      	str	r1, [sp, #88]	; 0x58
    5d04:	1c43      	adds	r3, r0, #1
    5d06:	19db      	adds	r3, r3, r7
    5d08:	9310      	str	r3, [sp, #64]	; 0x40
    5d0a:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    5d0e:	920c      	str	r2, [sp, #48]	; 0x30
    5d10:	e609      	b.n	5926 <_vfprintf_r+0x14a2>
    5d12:	9810      	ldr	r0, [sp, #64]	; 0x40
    5d14:	2167      	movs	r1, #103	; 0x67
    5d16:	9116      	str	r1, [sp, #88]	; 0x58
    5d18:	3001      	adds	r0, #1
    5d1a:	9010      	str	r0, [sp, #64]	; 0x40
    5d1c:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    5d20:	920c      	str	r2, [sp, #48]	; 0x30
    5d22:	e600      	b.n	5926 <_vfprintf_r+0x14a2>
    5d24:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5d26:	781a      	ldrb	r2, [r3, #0]
    5d28:	680f      	ldr	r7, [r1, #0]
    5d2a:	3104      	adds	r1, #4
    5d2c:	910b      	str	r1, [sp, #44]	; 0x2c
    5d2e:	2f00      	cmp	r7, #0
    5d30:	bfb8      	it	lt
    5d32:	f04f 37ff 	movlt.w	r7, #4294967295
    5d36:	f7fe bc50 	b.w	45da <_vfprintf_r+0x156>
    5d3a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5d3c:	f012 0f01 	tst.w	r2, #1
    5d40:	bf04      	itt	eq
    5d42:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
    5d46:	930c      	streq	r3, [sp, #48]	; 0x30
    5d48:	f43f aded 	beq.w	5926 <_vfprintf_r+0x14a2>
    5d4c:	e5e5      	b.n	591a <_vfprintf_r+0x1496>
    5d4e:	222d      	movs	r2, #45	; 0x2d
    5d50:	425b      	negs	r3, r3
    5d52:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    5d56:	e5c9      	b.n	58ec <_vfprintf_r+0x1468>
    5d58:	b977      	cbnz	r7, 5d78 <_vfprintf_r+0x18f4>
    5d5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5d5c:	f013 0f01 	tst.w	r3, #1
    5d60:	d10a      	bne.n	5d78 <_vfprintf_r+0x18f4>
    5d62:	f04f 0c01 	mov.w	ip, #1
    5d66:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    5d6a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    5d6e:	e5da      	b.n	5926 <_vfprintf_r+0x14a2>
    5d70:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    5d74:	3202      	adds	r2, #2
    5d76:	e5c5      	b.n	5904 <_vfprintf_r+0x1480>
    5d78:	3702      	adds	r7, #2
    5d7a:	2166      	movs	r1, #102	; 0x66
    5d7c:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    5d80:	9710      	str	r7, [sp, #64]	; 0x40
    5d82:	9116      	str	r1, [sp, #88]	; 0x58
    5d84:	920c      	str	r2, [sp, #48]	; 0x30
    5d86:	e5ce      	b.n	5926 <_vfprintf_r+0x14a2>
    5d88:	0000a0e8 	.word	0x0000a0e8

00005d8c <vfprintf>:
    5d8c:	b410      	push	{r4}
    5d8e:	f240 0484 	movw	r4, #132	; 0x84
    5d92:	f2c2 0400 	movt	r4, #8192	; 0x2000
    5d96:	468c      	mov	ip, r1
    5d98:	4613      	mov	r3, r2
    5d9a:	4601      	mov	r1, r0
    5d9c:	4662      	mov	r2, ip
    5d9e:	6820      	ldr	r0, [r4, #0]
    5da0:	bc10      	pop	{r4}
    5da2:	f7fe bb6f 	b.w	4484 <_vfprintf_r>
    5da6:	bf00      	nop

00005da8 <__swsetup_r>:
    5da8:	b570      	push	{r4, r5, r6, lr}
    5daa:	f240 0584 	movw	r5, #132	; 0x84
    5dae:	f2c2 0500 	movt	r5, #8192	; 0x2000
    5db2:	4606      	mov	r6, r0
    5db4:	460c      	mov	r4, r1
    5db6:	6828      	ldr	r0, [r5, #0]
    5db8:	b110      	cbz	r0, 5dc0 <__swsetup_r+0x18>
    5dba:	6983      	ldr	r3, [r0, #24]
    5dbc:	2b00      	cmp	r3, #0
    5dbe:	d036      	beq.n	5e2e <__swsetup_r+0x86>
    5dc0:	f24a 134c 	movw	r3, #41292	; 0xa14c
    5dc4:	f2c0 0300 	movt	r3, #0
    5dc8:	429c      	cmp	r4, r3
    5dca:	d038      	beq.n	5e3e <__swsetup_r+0x96>
    5dcc:	f24a 136c 	movw	r3, #41324	; 0xa16c
    5dd0:	f2c0 0300 	movt	r3, #0
    5dd4:	429c      	cmp	r4, r3
    5dd6:	d041      	beq.n	5e5c <__swsetup_r+0xb4>
    5dd8:	f24a 138c 	movw	r3, #41356	; 0xa18c
    5ddc:	f2c0 0300 	movt	r3, #0
    5de0:	429c      	cmp	r4, r3
    5de2:	bf04      	itt	eq
    5de4:	682b      	ldreq	r3, [r5, #0]
    5de6:	68dc      	ldreq	r4, [r3, #12]
    5de8:	89a2      	ldrh	r2, [r4, #12]
    5dea:	4611      	mov	r1, r2
    5dec:	b293      	uxth	r3, r2
    5dee:	f013 0f08 	tst.w	r3, #8
    5df2:	4618      	mov	r0, r3
    5df4:	bf18      	it	ne
    5df6:	6922      	ldrne	r2, [r4, #16]
    5df8:	d033      	beq.n	5e62 <__swsetup_r+0xba>
    5dfa:	b31a      	cbz	r2, 5e44 <__swsetup_r+0x9c>
    5dfc:	f013 0101 	ands.w	r1, r3, #1
    5e00:	d007      	beq.n	5e12 <__swsetup_r+0x6a>
    5e02:	6963      	ldr	r3, [r4, #20]
    5e04:	2100      	movs	r1, #0
    5e06:	60a1      	str	r1, [r4, #8]
    5e08:	425b      	negs	r3, r3
    5e0a:	61a3      	str	r3, [r4, #24]
    5e0c:	b142      	cbz	r2, 5e20 <__swsetup_r+0x78>
    5e0e:	2000      	movs	r0, #0
    5e10:	bd70      	pop	{r4, r5, r6, pc}
    5e12:	f013 0f02 	tst.w	r3, #2
    5e16:	bf08      	it	eq
    5e18:	6961      	ldreq	r1, [r4, #20]
    5e1a:	60a1      	str	r1, [r4, #8]
    5e1c:	2a00      	cmp	r2, #0
    5e1e:	d1f6      	bne.n	5e0e <__swsetup_r+0x66>
    5e20:	89a3      	ldrh	r3, [r4, #12]
    5e22:	f013 0f80 	tst.w	r3, #128	; 0x80
    5e26:	d0f2      	beq.n	5e0e <__swsetup_r+0x66>
    5e28:	f04f 30ff 	mov.w	r0, #4294967295
    5e2c:	bd70      	pop	{r4, r5, r6, pc}
    5e2e:	f001 f98b 	bl	7148 <__sinit>
    5e32:	f24a 134c 	movw	r3, #41292	; 0xa14c
    5e36:	f2c0 0300 	movt	r3, #0
    5e3a:	429c      	cmp	r4, r3
    5e3c:	d1c6      	bne.n	5dcc <__swsetup_r+0x24>
    5e3e:	682b      	ldr	r3, [r5, #0]
    5e40:	685c      	ldr	r4, [r3, #4]
    5e42:	e7d1      	b.n	5de8 <__swsetup_r+0x40>
    5e44:	f403 7120 	and.w	r1, r3, #640	; 0x280
    5e48:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    5e4c:	d0d6      	beq.n	5dfc <__swsetup_r+0x54>
    5e4e:	4630      	mov	r0, r6
    5e50:	4621      	mov	r1, r4
    5e52:	f001 fd01 	bl	7858 <__smakebuf_r>
    5e56:	89a3      	ldrh	r3, [r4, #12]
    5e58:	6922      	ldr	r2, [r4, #16]
    5e5a:	e7cf      	b.n	5dfc <__swsetup_r+0x54>
    5e5c:	682b      	ldr	r3, [r5, #0]
    5e5e:	689c      	ldr	r4, [r3, #8]
    5e60:	e7c2      	b.n	5de8 <__swsetup_r+0x40>
    5e62:	f013 0f10 	tst.w	r3, #16
    5e66:	d0df      	beq.n	5e28 <__swsetup_r+0x80>
    5e68:	f013 0f04 	tst.w	r3, #4
    5e6c:	bf08      	it	eq
    5e6e:	6922      	ldreq	r2, [r4, #16]
    5e70:	d017      	beq.n	5ea2 <__swsetup_r+0xfa>
    5e72:	6b61      	ldr	r1, [r4, #52]	; 0x34
    5e74:	b151      	cbz	r1, 5e8c <__swsetup_r+0xe4>
    5e76:	f104 0344 	add.w	r3, r4, #68	; 0x44
    5e7a:	4299      	cmp	r1, r3
    5e7c:	d003      	beq.n	5e86 <__swsetup_r+0xde>
    5e7e:	4630      	mov	r0, r6
    5e80:	f001 f9e6 	bl	7250 <_free_r>
    5e84:	89a2      	ldrh	r2, [r4, #12]
    5e86:	b290      	uxth	r0, r2
    5e88:	2300      	movs	r3, #0
    5e8a:	6363      	str	r3, [r4, #52]	; 0x34
    5e8c:	6922      	ldr	r2, [r4, #16]
    5e8e:	f64f 71db 	movw	r1, #65499	; 0xffdb
    5e92:	f2c0 0100 	movt	r1, #0
    5e96:	2300      	movs	r3, #0
    5e98:	ea00 0101 	and.w	r1, r0, r1
    5e9c:	6063      	str	r3, [r4, #4]
    5e9e:	81a1      	strh	r1, [r4, #12]
    5ea0:	6022      	str	r2, [r4, #0]
    5ea2:	f041 0308 	orr.w	r3, r1, #8
    5ea6:	81a3      	strh	r3, [r4, #12]
    5ea8:	b29b      	uxth	r3, r3
    5eaa:	e7a6      	b.n	5dfa <__swsetup_r+0x52>
    5eac:	0000      	lsls	r0, r0, #0
	...

00005eb0 <quorem>:
    5eb0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5eb4:	6903      	ldr	r3, [r0, #16]
    5eb6:	690e      	ldr	r6, [r1, #16]
    5eb8:	4682      	mov	sl, r0
    5eba:	4689      	mov	r9, r1
    5ebc:	429e      	cmp	r6, r3
    5ebe:	f300 8083 	bgt.w	5fc8 <quorem+0x118>
    5ec2:	1cf2      	adds	r2, r6, #3
    5ec4:	f101 0514 	add.w	r5, r1, #20
    5ec8:	f100 0414 	add.w	r4, r0, #20
    5ecc:	3e01      	subs	r6, #1
    5ece:	0092      	lsls	r2, r2, #2
    5ed0:	188b      	adds	r3, r1, r2
    5ed2:	1812      	adds	r2, r2, r0
    5ed4:	f103 0804 	add.w	r8, r3, #4
    5ed8:	6859      	ldr	r1, [r3, #4]
    5eda:	6850      	ldr	r0, [r2, #4]
    5edc:	3101      	adds	r1, #1
    5ede:	f003 fa8b 	bl	93f8 <__aeabi_uidiv>
    5ee2:	4607      	mov	r7, r0
    5ee4:	2800      	cmp	r0, #0
    5ee6:	d039      	beq.n	5f5c <quorem+0xac>
    5ee8:	2300      	movs	r3, #0
    5eea:	469c      	mov	ip, r3
    5eec:	461a      	mov	r2, r3
    5eee:	58e9      	ldr	r1, [r5, r3]
    5ef0:	58e0      	ldr	r0, [r4, r3]
    5ef2:	fa1f fe81 	uxth.w	lr, r1
    5ef6:	ea4f 4b11 	mov.w	fp, r1, lsr #16
    5efa:	b281      	uxth	r1, r0
    5efc:	fb0e ce07 	mla	lr, lr, r7, ip
    5f00:	1851      	adds	r1, r2, r1
    5f02:	fb0b fc07 	mul.w	ip, fp, r7
    5f06:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
    5f0a:	fa1f fe8e 	uxth.w	lr, lr
    5f0e:	ebce 0101 	rsb	r1, lr, r1
    5f12:	fa1f f28c 	uxth.w	r2, ip
    5f16:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    5f1a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    5f1e:	fa1f fe81 	uxth.w	lr, r1
    5f22:	eb02 4221 	add.w	r2, r2, r1, asr #16
    5f26:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
    5f2a:	50e1      	str	r1, [r4, r3]
    5f2c:	3304      	adds	r3, #4
    5f2e:	1412      	asrs	r2, r2, #16
    5f30:	1959      	adds	r1, r3, r5
    5f32:	4588      	cmp	r8, r1
    5f34:	d2db      	bcs.n	5eee <quorem+0x3e>
    5f36:	1d32      	adds	r2, r6, #4
    5f38:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    5f3c:	6859      	ldr	r1, [r3, #4]
    5f3e:	b969      	cbnz	r1, 5f5c <quorem+0xac>
    5f40:	429c      	cmp	r4, r3
    5f42:	d209      	bcs.n	5f58 <quorem+0xa8>
    5f44:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    5f48:	b112      	cbz	r2, 5f50 <quorem+0xa0>
    5f4a:	e005      	b.n	5f58 <quorem+0xa8>
    5f4c:	681a      	ldr	r2, [r3, #0]
    5f4e:	b91a      	cbnz	r2, 5f58 <quorem+0xa8>
    5f50:	3b04      	subs	r3, #4
    5f52:	3e01      	subs	r6, #1
    5f54:	429c      	cmp	r4, r3
    5f56:	d3f9      	bcc.n	5f4c <quorem+0x9c>
    5f58:	f8ca 6010 	str.w	r6, [sl, #16]
    5f5c:	4649      	mov	r1, r9
    5f5e:	4650      	mov	r0, sl
    5f60:	f002 f97e 	bl	8260 <__mcmp>
    5f64:	2800      	cmp	r0, #0
    5f66:	db2c      	blt.n	5fc2 <quorem+0x112>
    5f68:	2300      	movs	r3, #0
    5f6a:	3701      	adds	r7, #1
    5f6c:	469c      	mov	ip, r3
    5f6e:	58ea      	ldr	r2, [r5, r3]
    5f70:	58e0      	ldr	r0, [r4, r3]
    5f72:	b291      	uxth	r1, r2
    5f74:	0c12      	lsrs	r2, r2, #16
    5f76:	fa1f f980 	uxth.w	r9, r0
    5f7a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    5f7e:	ebc1 0109 	rsb	r1, r1, r9
    5f82:	4461      	add	r1, ip
    5f84:	eb02 4221 	add.w	r2, r2, r1, asr #16
    5f88:	b289      	uxth	r1, r1
    5f8a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
    5f8e:	50e1      	str	r1, [r4, r3]
    5f90:	3304      	adds	r3, #4
    5f92:	ea4f 4c22 	mov.w	ip, r2, asr #16
    5f96:	195a      	adds	r2, r3, r5
    5f98:	4590      	cmp	r8, r2
    5f9a:	d2e8      	bcs.n	5f6e <quorem+0xbe>
    5f9c:	1d32      	adds	r2, r6, #4
    5f9e:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    5fa2:	6859      	ldr	r1, [r3, #4]
    5fa4:	b969      	cbnz	r1, 5fc2 <quorem+0x112>
    5fa6:	429c      	cmp	r4, r3
    5fa8:	d209      	bcs.n	5fbe <quorem+0x10e>
    5faa:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    5fae:	b112      	cbz	r2, 5fb6 <quorem+0x106>
    5fb0:	e005      	b.n	5fbe <quorem+0x10e>
    5fb2:	681a      	ldr	r2, [r3, #0]
    5fb4:	b91a      	cbnz	r2, 5fbe <quorem+0x10e>
    5fb6:	3b04      	subs	r3, #4
    5fb8:	3e01      	subs	r6, #1
    5fba:	429c      	cmp	r4, r3
    5fbc:	d3f9      	bcc.n	5fb2 <quorem+0x102>
    5fbe:	f8ca 6010 	str.w	r6, [sl, #16]
    5fc2:	4638      	mov	r0, r7
    5fc4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5fc8:	2000      	movs	r0, #0
    5fca:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5fce:	bf00      	nop

00005fd0 <_dtoa_r>:
    5fd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5fd4:	6a46      	ldr	r6, [r0, #36]	; 0x24
    5fd6:	b0a1      	sub	sp, #132	; 0x84
    5fd8:	4604      	mov	r4, r0
    5fda:	4690      	mov	r8, r2
    5fdc:	4699      	mov	r9, r3
    5fde:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
    5fe0:	2e00      	cmp	r6, #0
    5fe2:	f000 8423 	beq.w	682c <_dtoa_r+0x85c>
    5fe6:	6832      	ldr	r2, [r6, #0]
    5fe8:	b182      	cbz	r2, 600c <_dtoa_r+0x3c>
    5fea:	6a61      	ldr	r1, [r4, #36]	; 0x24
    5fec:	f04f 0c01 	mov.w	ip, #1
    5ff0:	6876      	ldr	r6, [r6, #4]
    5ff2:	4620      	mov	r0, r4
    5ff4:	680b      	ldr	r3, [r1, #0]
    5ff6:	6056      	str	r6, [r2, #4]
    5ff8:	684a      	ldr	r2, [r1, #4]
    5ffa:	4619      	mov	r1, r3
    5ffc:	fa0c f202 	lsl.w	r2, ip, r2
    6000:	609a      	str	r2, [r3, #8]
    6002:	f002 fa67 	bl	84d4 <_Bfree>
    6006:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6008:	2200      	movs	r2, #0
    600a:	601a      	str	r2, [r3, #0]
    600c:	f1b9 0600 	subs.w	r6, r9, #0
    6010:	db38      	blt.n	6084 <_dtoa_r+0xb4>
    6012:	2300      	movs	r3, #0
    6014:	602b      	str	r3, [r5, #0]
    6016:	f240 0300 	movw	r3, #0
    601a:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    601e:	461a      	mov	r2, r3
    6020:	ea06 0303 	and.w	r3, r6, r3
    6024:	4293      	cmp	r3, r2
    6026:	d017      	beq.n	6058 <_dtoa_r+0x88>
    6028:	2200      	movs	r2, #0
    602a:	2300      	movs	r3, #0
    602c:	4640      	mov	r0, r8
    602e:	4649      	mov	r1, r9
    6030:	e9cd 8906 	strd	r8, r9, [sp, #24]
    6034:	f003 fb74 	bl	9720 <__aeabi_dcmpeq>
    6038:	2800      	cmp	r0, #0
    603a:	d029      	beq.n	6090 <_dtoa_r+0xc0>
    603c:	982c      	ldr	r0, [sp, #176]	; 0xb0
    603e:	2301      	movs	r3, #1
    6040:	992e      	ldr	r1, [sp, #184]	; 0xb8
    6042:	6003      	str	r3, [r0, #0]
    6044:	2900      	cmp	r1, #0
    6046:	f000 80d0 	beq.w	61ea <_dtoa_r+0x21a>
    604a:	4b79      	ldr	r3, [pc, #484]	; (6230 <_dtoa_r+0x260>)
    604c:	1e58      	subs	r0, r3, #1
    604e:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    6050:	6013      	str	r3, [r2, #0]
    6052:	b021      	add	sp, #132	; 0x84
    6054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6058:	982c      	ldr	r0, [sp, #176]	; 0xb0
    605a:	f242 730f 	movw	r3, #9999	; 0x270f
    605e:	6003      	str	r3, [r0, #0]
    6060:	f1b8 0f00 	cmp.w	r8, #0
    6064:	f000 8095 	beq.w	6192 <_dtoa_r+0x1c2>
    6068:	f24a 1048 	movw	r0, #41288	; 0xa148
    606c:	f2c0 0000 	movt	r0, #0
    6070:	992e      	ldr	r1, [sp, #184]	; 0xb8
    6072:	2900      	cmp	r1, #0
    6074:	d0ed      	beq.n	6052 <_dtoa_r+0x82>
    6076:	78c2      	ldrb	r2, [r0, #3]
    6078:	1cc3      	adds	r3, r0, #3
    607a:	2a00      	cmp	r2, #0
    607c:	d0e7      	beq.n	604e <_dtoa_r+0x7e>
    607e:	f100 0308 	add.w	r3, r0, #8
    6082:	e7e4      	b.n	604e <_dtoa_r+0x7e>
    6084:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
    6088:	2301      	movs	r3, #1
    608a:	46b1      	mov	r9, r6
    608c:	602b      	str	r3, [r5, #0]
    608e:	e7c2      	b.n	6016 <_dtoa_r+0x46>
    6090:	4620      	mov	r0, r4
    6092:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    6096:	a91e      	add	r1, sp, #120	; 0x78
    6098:	9100      	str	r1, [sp, #0]
    609a:	a91f      	add	r1, sp, #124	; 0x7c
    609c:	9101      	str	r1, [sp, #4]
    609e:	f002 fa6b 	bl	8578 <__d2b>
    60a2:	f3c6 550a 	ubfx	r5, r6, #20, #11
    60a6:	4683      	mov	fp, r0
    60a8:	2d00      	cmp	r5, #0
    60aa:	d07e      	beq.n	61aa <_dtoa_r+0x1da>
    60ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    60b0:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
    60b4:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    60b6:	3d07      	subs	r5, #7
    60b8:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
    60bc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    60c0:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
    60c4:	2300      	movs	r3, #0
    60c6:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
    60ca:	9319      	str	r3, [sp, #100]	; 0x64
    60cc:	f240 0300 	movw	r3, #0
    60d0:	2200      	movs	r2, #0
    60d2:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
    60d6:	f7fd fbad 	bl	3834 <__aeabi_dsub>
    60da:	a34f      	add	r3, pc, #316	; (adr r3, 6218 <_dtoa_r+0x248>)
    60dc:	e9d3 2300 	ldrd	r2, r3, [r3]
    60e0:	f7fd fd5c 	bl	3b9c <__aeabi_dmul>
    60e4:	a34e      	add	r3, pc, #312	; (adr r3, 6220 <_dtoa_r+0x250>)
    60e6:	e9d3 2300 	ldrd	r2, r3, [r3]
    60ea:	f7fd fba5 	bl	3838 <__adddf3>
    60ee:	e9cd 0108 	strd	r0, r1, [sp, #32]
    60f2:	4628      	mov	r0, r5
    60f4:	f7fd fcec 	bl	3ad0 <__aeabi_i2d>
    60f8:	a34b      	add	r3, pc, #300	; (adr r3, 6228 <_dtoa_r+0x258>)
    60fa:	e9d3 2300 	ldrd	r2, r3, [r3]
    60fe:	f7fd fd4d 	bl	3b9c <__aeabi_dmul>
    6102:	4602      	mov	r2, r0
    6104:	460b      	mov	r3, r1
    6106:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    610a:	f7fd fb95 	bl	3838 <__adddf3>
    610e:	e9cd 0108 	strd	r0, r1, [sp, #32]
    6112:	f7fd ff55 	bl	3fc0 <__aeabi_d2iz>
    6116:	2200      	movs	r2, #0
    6118:	2300      	movs	r3, #0
    611a:	4606      	mov	r6, r0
    611c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    6120:	f003 fb08 	bl	9734 <__aeabi_dcmplt>
    6124:	b140      	cbz	r0, 6138 <_dtoa_r+0x168>
    6126:	4630      	mov	r0, r6
    6128:	f7fd fcd2 	bl	3ad0 <__aeabi_i2d>
    612c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    6130:	f003 faf6 	bl	9720 <__aeabi_dcmpeq>
    6134:	b900      	cbnz	r0, 6138 <_dtoa_r+0x168>
    6136:	3e01      	subs	r6, #1
    6138:	2e16      	cmp	r6, #22
    613a:	d95b      	bls.n	61f4 <_dtoa_r+0x224>
    613c:	2301      	movs	r3, #1
    613e:	9318      	str	r3, [sp, #96]	; 0x60
    6140:	3f01      	subs	r7, #1
    6142:	ebb7 0a05 	subs.w	sl, r7, r5
    6146:	bf42      	ittt	mi
    6148:	f1ca 0a00 	rsbmi	sl, sl, #0
    614c:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
    6150:	f04f 0a00 	movmi.w	sl, #0
    6154:	d401      	bmi.n	615a <_dtoa_r+0x18a>
    6156:	2200      	movs	r2, #0
    6158:	920f      	str	r2, [sp, #60]	; 0x3c
    615a:	2e00      	cmp	r6, #0
    615c:	f2c0 8371 	blt.w	6842 <_dtoa_r+0x872>
    6160:	44b2      	add	sl, r6
    6162:	2300      	movs	r3, #0
    6164:	9617      	str	r6, [sp, #92]	; 0x5c
    6166:	9315      	str	r3, [sp, #84]	; 0x54
    6168:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    616a:	2b09      	cmp	r3, #9
    616c:	d862      	bhi.n	6234 <_dtoa_r+0x264>
    616e:	2b05      	cmp	r3, #5
    6170:	f340 8677 	ble.w	6e62 <_dtoa_r+0xe92>
    6174:	982a      	ldr	r0, [sp, #168]	; 0xa8
    6176:	2700      	movs	r7, #0
    6178:	3804      	subs	r0, #4
    617a:	902a      	str	r0, [sp, #168]	; 0xa8
    617c:	992a      	ldr	r1, [sp, #168]	; 0xa8
    617e:	1e8b      	subs	r3, r1, #2
    6180:	2b03      	cmp	r3, #3
    6182:	f200 83dd 	bhi.w	6940 <_dtoa_r+0x970>
    6186:	e8df f013 	tbh	[pc, r3, lsl #1]
    618a:	03a5      	.short	0x03a5
    618c:	03d503d8 	.word	0x03d503d8
    6190:	03c4      	.short	0x03c4
    6192:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
    6196:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
    619a:	2e00      	cmp	r6, #0
    619c:	f47f af64 	bne.w	6068 <_dtoa_r+0x98>
    61a0:	f24a 103c 	movw	r0, #41276	; 0xa13c
    61a4:	f2c0 0000 	movt	r0, #0
    61a8:	e762      	b.n	6070 <_dtoa_r+0xa0>
    61aa:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    61ac:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    61ae:	18fb      	adds	r3, r7, r3
    61b0:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    61b4:	1c9d      	adds	r5, r3, #2
    61b6:	2d20      	cmp	r5, #32
    61b8:	bfdc      	itt	le
    61ba:	f1c5 0020 	rsble	r0, r5, #32
    61be:	fa08 f000 	lslle.w	r0, r8, r0
    61c2:	dd08      	ble.n	61d6 <_dtoa_r+0x206>
    61c4:	3b1e      	subs	r3, #30
    61c6:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
    61ca:	fa16 f202 	lsls.w	r2, r6, r2
    61ce:	fa28 f303 	lsr.w	r3, r8, r3
    61d2:	ea42 0003 	orr.w	r0, r2, r3
    61d6:	f7fd fc6b 	bl	3ab0 <__aeabi_ui2d>
    61da:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
    61de:	2201      	movs	r2, #1
    61e0:	3d03      	subs	r5, #3
    61e2:	9219      	str	r2, [sp, #100]	; 0x64
    61e4:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
    61e8:	e770      	b.n	60cc <_dtoa_r+0xfc>
    61ea:	f24a 1038 	movw	r0, #41272	; 0xa138
    61ee:	f2c0 0000 	movt	r0, #0
    61f2:	e72e      	b.n	6052 <_dtoa_r+0x82>
    61f4:	f24a 13f0 	movw	r3, #41456	; 0xa1f0
    61f8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    61fc:	f2c0 0300 	movt	r3, #0
    6200:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    6204:	e9d3 2300 	ldrd	r2, r3, [r3]
    6208:	f003 fa94 	bl	9734 <__aeabi_dcmplt>
    620c:	2800      	cmp	r0, #0
    620e:	f040 8320 	bne.w	6852 <_dtoa_r+0x882>
    6212:	9018      	str	r0, [sp, #96]	; 0x60
    6214:	e794      	b.n	6140 <_dtoa_r+0x170>
    6216:	bf00      	nop
    6218:	636f4361 	.word	0x636f4361
    621c:	3fd287a7 	.word	0x3fd287a7
    6220:	8b60c8b3 	.word	0x8b60c8b3
    6224:	3fc68a28 	.word	0x3fc68a28
    6228:	509f79fb 	.word	0x509f79fb
    622c:	3fd34413 	.word	0x3fd34413
    6230:	0000a139 	.word	0x0000a139
    6234:	2300      	movs	r3, #0
    6236:	f04f 30ff 	mov.w	r0, #4294967295
    623a:	461f      	mov	r7, r3
    623c:	2101      	movs	r1, #1
    623e:	932a      	str	r3, [sp, #168]	; 0xa8
    6240:	9011      	str	r0, [sp, #68]	; 0x44
    6242:	9116      	str	r1, [sp, #88]	; 0x58
    6244:	9008      	str	r0, [sp, #32]
    6246:	932b      	str	r3, [sp, #172]	; 0xac
    6248:	6a65      	ldr	r5, [r4, #36]	; 0x24
    624a:	2300      	movs	r3, #0
    624c:	606b      	str	r3, [r5, #4]
    624e:	4620      	mov	r0, r4
    6250:	6869      	ldr	r1, [r5, #4]
    6252:	f002 f95b 	bl	850c <_Balloc>
    6256:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6258:	6028      	str	r0, [r5, #0]
    625a:	681b      	ldr	r3, [r3, #0]
    625c:	9310      	str	r3, [sp, #64]	; 0x40
    625e:	2f00      	cmp	r7, #0
    6260:	f000 815b 	beq.w	651a <_dtoa_r+0x54a>
    6264:	2e00      	cmp	r6, #0
    6266:	f340 842a 	ble.w	6abe <_dtoa_r+0xaee>
    626a:	f24a 13f0 	movw	r3, #41456	; 0xa1f0
    626e:	f006 020f 	and.w	r2, r6, #15
    6272:	f2c0 0300 	movt	r3, #0
    6276:	1135      	asrs	r5, r6, #4
    6278:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    627c:	f015 0f10 	tst.w	r5, #16
    6280:	e9d3 0100 	ldrd	r0, r1, [r3]
    6284:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    6288:	f000 82e7 	beq.w	685a <_dtoa_r+0x88a>
    628c:	f24a 23c8 	movw	r3, #41672	; 0xa2c8
    6290:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    6294:	f2c0 0300 	movt	r3, #0
    6298:	f005 050f 	and.w	r5, r5, #15
    629c:	f04f 0803 	mov.w	r8, #3
    62a0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    62a4:	f7fd fda4 	bl	3df0 <__aeabi_ddiv>
    62a8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
    62ac:	b1bd      	cbz	r5, 62de <_dtoa_r+0x30e>
    62ae:	f24a 27c8 	movw	r7, #41672	; 0xa2c8
    62b2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    62b6:	f2c0 0700 	movt	r7, #0
    62ba:	f015 0f01 	tst.w	r5, #1
    62be:	4610      	mov	r0, r2
    62c0:	4619      	mov	r1, r3
    62c2:	d007      	beq.n	62d4 <_dtoa_r+0x304>
    62c4:	e9d7 2300 	ldrd	r2, r3, [r7]
    62c8:	f108 0801 	add.w	r8, r8, #1
    62cc:	f7fd fc66 	bl	3b9c <__aeabi_dmul>
    62d0:	4602      	mov	r2, r0
    62d2:	460b      	mov	r3, r1
    62d4:	3708      	adds	r7, #8
    62d6:	106d      	asrs	r5, r5, #1
    62d8:	d1ef      	bne.n	62ba <_dtoa_r+0x2ea>
    62da:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    62de:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    62e2:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    62e6:	f7fd fd83 	bl	3df0 <__aeabi_ddiv>
    62ea:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    62ee:	9918      	ldr	r1, [sp, #96]	; 0x60
    62f0:	2900      	cmp	r1, #0
    62f2:	f000 80de 	beq.w	64b2 <_dtoa_r+0x4e2>
    62f6:	f240 0300 	movw	r3, #0
    62fa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    62fe:	2200      	movs	r2, #0
    6300:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
    6304:	f04f 0500 	mov.w	r5, #0
    6308:	f003 fa14 	bl	9734 <__aeabi_dcmplt>
    630c:	b108      	cbz	r0, 6312 <_dtoa_r+0x342>
    630e:	f04f 0501 	mov.w	r5, #1
    6312:	9a08      	ldr	r2, [sp, #32]
    6314:	2a00      	cmp	r2, #0
    6316:	bfd4      	ite	le
    6318:	2500      	movle	r5, #0
    631a:	f005 0501 	andgt.w	r5, r5, #1
    631e:	2d00      	cmp	r5, #0
    6320:	f000 80c7 	beq.w	64b2 <_dtoa_r+0x4e2>
    6324:	9b11      	ldr	r3, [sp, #68]	; 0x44
    6326:	2b00      	cmp	r3, #0
    6328:	f340 80f5 	ble.w	6516 <_dtoa_r+0x546>
    632c:	f240 0300 	movw	r3, #0
    6330:	2200      	movs	r2, #0
    6332:	f2c4 0324 	movt	r3, #16420	; 0x4024
    6336:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    633a:	f7fd fc2f 	bl	3b9c <__aeabi_dmul>
    633e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    6342:	f108 0001 	add.w	r0, r8, #1
    6346:	1e71      	subs	r1, r6, #1
    6348:	9112      	str	r1, [sp, #72]	; 0x48
    634a:	f7fd fbc1 	bl	3ad0 <__aeabi_i2d>
    634e:	4602      	mov	r2, r0
    6350:	460b      	mov	r3, r1
    6352:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    6356:	f7fd fc21 	bl	3b9c <__aeabi_dmul>
    635a:	f240 0300 	movw	r3, #0
    635e:	2200      	movs	r2, #0
    6360:	f2c4 031c 	movt	r3, #16412	; 0x401c
    6364:	f7fd fa68 	bl	3838 <__adddf3>
    6368:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
    636c:	4680      	mov	r8, r0
    636e:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
    6372:	9b16      	ldr	r3, [sp, #88]	; 0x58
    6374:	2b00      	cmp	r3, #0
    6376:	f000 83ad 	beq.w	6ad4 <_dtoa_r+0xb04>
    637a:	f24a 13f0 	movw	r3, #41456	; 0xa1f0
    637e:	f240 0100 	movw	r1, #0
    6382:	f2c0 0300 	movt	r3, #0
    6386:	2000      	movs	r0, #0
    6388:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
    638c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    6390:	f8cd c00c 	str.w	ip, [sp, #12]
    6394:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    6398:	f7fd fd2a 	bl	3df0 <__aeabi_ddiv>
    639c:	4642      	mov	r2, r8
    639e:	464b      	mov	r3, r9
    63a0:	9d10      	ldr	r5, [sp, #64]	; 0x40
    63a2:	f7fd fa47 	bl	3834 <__aeabi_dsub>
    63a6:	4680      	mov	r8, r0
    63a8:	4689      	mov	r9, r1
    63aa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    63ae:	f7fd fe07 	bl	3fc0 <__aeabi_d2iz>
    63b2:	4607      	mov	r7, r0
    63b4:	f7fd fb8c 	bl	3ad0 <__aeabi_i2d>
    63b8:	4602      	mov	r2, r0
    63ba:	460b      	mov	r3, r1
    63bc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    63c0:	f7fd fa38 	bl	3834 <__aeabi_dsub>
    63c4:	f107 0330 	add.w	r3, r7, #48	; 0x30
    63c8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    63cc:	4640      	mov	r0, r8
    63ce:	f805 3b01 	strb.w	r3, [r5], #1
    63d2:	4649      	mov	r1, r9
    63d4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    63d8:	f003 f9ca 	bl	9770 <__aeabi_dcmpgt>
    63dc:	2800      	cmp	r0, #0
    63de:	f040 8213 	bne.w	6808 <_dtoa_r+0x838>
    63e2:	f240 0100 	movw	r1, #0
    63e6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    63ea:	2000      	movs	r0, #0
    63ec:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    63f0:	f7fd fa20 	bl	3834 <__aeabi_dsub>
    63f4:	4602      	mov	r2, r0
    63f6:	460b      	mov	r3, r1
    63f8:	4640      	mov	r0, r8
    63fa:	4649      	mov	r1, r9
    63fc:	f003 f9b8 	bl	9770 <__aeabi_dcmpgt>
    6400:	f8dd c00c 	ldr.w	ip, [sp, #12]
    6404:	2800      	cmp	r0, #0
    6406:	f040 83e7 	bne.w	6bd8 <_dtoa_r+0xc08>
    640a:	f1bc 0f01 	cmp.w	ip, #1
    640e:	f340 8082 	ble.w	6516 <_dtoa_r+0x546>
    6412:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
    6416:	2701      	movs	r7, #1
    6418:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
    641c:	961d      	str	r6, [sp, #116]	; 0x74
    641e:	4666      	mov	r6, ip
    6420:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
    6424:	940c      	str	r4, [sp, #48]	; 0x30
    6426:	e010      	b.n	644a <_dtoa_r+0x47a>
    6428:	f240 0100 	movw	r1, #0
    642c:	2000      	movs	r0, #0
    642e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    6432:	f7fd f9ff 	bl	3834 <__aeabi_dsub>
    6436:	4642      	mov	r2, r8
    6438:	464b      	mov	r3, r9
    643a:	f003 f97b 	bl	9734 <__aeabi_dcmplt>
    643e:	2800      	cmp	r0, #0
    6440:	f040 83c7 	bne.w	6bd2 <_dtoa_r+0xc02>
    6444:	42b7      	cmp	r7, r6
    6446:	f280 848b 	bge.w	6d60 <_dtoa_r+0xd90>
    644a:	f240 0300 	movw	r3, #0
    644e:	4640      	mov	r0, r8
    6450:	4649      	mov	r1, r9
    6452:	2200      	movs	r2, #0
    6454:	f2c4 0324 	movt	r3, #16420	; 0x4024
    6458:	3501      	adds	r5, #1
    645a:	f7fd fb9f 	bl	3b9c <__aeabi_dmul>
    645e:	f240 0300 	movw	r3, #0
    6462:	2200      	movs	r2, #0
    6464:	f2c4 0324 	movt	r3, #16420	; 0x4024
    6468:	4680      	mov	r8, r0
    646a:	4689      	mov	r9, r1
    646c:	4650      	mov	r0, sl
    646e:	4659      	mov	r1, fp
    6470:	f7fd fb94 	bl	3b9c <__aeabi_dmul>
    6474:	468b      	mov	fp, r1
    6476:	4682      	mov	sl, r0
    6478:	f7fd fda2 	bl	3fc0 <__aeabi_d2iz>
    647c:	4604      	mov	r4, r0
    647e:	f7fd fb27 	bl	3ad0 <__aeabi_i2d>
    6482:	3430      	adds	r4, #48	; 0x30
    6484:	4602      	mov	r2, r0
    6486:	460b      	mov	r3, r1
    6488:	4650      	mov	r0, sl
    648a:	4659      	mov	r1, fp
    648c:	f7fd f9d2 	bl	3834 <__aeabi_dsub>
    6490:	9a10      	ldr	r2, [sp, #64]	; 0x40
    6492:	464b      	mov	r3, r9
    6494:	55d4      	strb	r4, [r2, r7]
    6496:	4642      	mov	r2, r8
    6498:	3701      	adds	r7, #1
    649a:	4682      	mov	sl, r0
    649c:	468b      	mov	fp, r1
    649e:	f003 f949 	bl	9734 <__aeabi_dcmplt>
    64a2:	4652      	mov	r2, sl
    64a4:	465b      	mov	r3, fp
    64a6:	2800      	cmp	r0, #0
    64a8:	d0be      	beq.n	6428 <_dtoa_r+0x458>
    64aa:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    64ae:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    64b0:	e1aa      	b.n	6808 <_dtoa_r+0x838>
    64b2:	4640      	mov	r0, r8
    64b4:	f7fd fb0c 	bl	3ad0 <__aeabi_i2d>
    64b8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    64bc:	f7fd fb6e 	bl	3b9c <__aeabi_dmul>
    64c0:	f240 0300 	movw	r3, #0
    64c4:	2200      	movs	r2, #0
    64c6:	f2c4 031c 	movt	r3, #16412	; 0x401c
    64ca:	f7fd f9b5 	bl	3838 <__adddf3>
    64ce:	9a08      	ldr	r2, [sp, #32]
    64d0:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
    64d4:	4680      	mov	r8, r0
    64d6:	46a9      	mov	r9, r5
    64d8:	2a00      	cmp	r2, #0
    64da:	f040 82ec 	bne.w	6ab6 <_dtoa_r+0xae6>
    64de:	f240 0300 	movw	r3, #0
    64e2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    64e6:	2200      	movs	r2, #0
    64e8:	f2c4 0314 	movt	r3, #16404	; 0x4014
    64ec:	f7fd f9a2 	bl	3834 <__aeabi_dsub>
    64f0:	4642      	mov	r2, r8
    64f2:	462b      	mov	r3, r5
    64f4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    64f8:	f003 f93a 	bl	9770 <__aeabi_dcmpgt>
    64fc:	2800      	cmp	r0, #0
    64fe:	f040 824a 	bne.w	6996 <_dtoa_r+0x9c6>
    6502:	4642      	mov	r2, r8
    6504:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    6508:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
    650c:	f003 f912 	bl	9734 <__aeabi_dcmplt>
    6510:	2800      	cmp	r0, #0
    6512:	f040 81d5 	bne.w	68c0 <_dtoa_r+0x8f0>
    6516:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
    651a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    651c:	ea6f 0703 	mvn.w	r7, r3
    6520:	ea4f 77d7 	mov.w	r7, r7, lsr #31
    6524:	2e0e      	cmp	r6, #14
    6526:	bfcc      	ite	gt
    6528:	2700      	movgt	r7, #0
    652a:	f007 0701 	andle.w	r7, r7, #1
    652e:	2f00      	cmp	r7, #0
    6530:	f000 80b7 	beq.w	66a2 <_dtoa_r+0x6d2>
    6534:	982b      	ldr	r0, [sp, #172]	; 0xac
    6536:	f24a 13f0 	movw	r3, #41456	; 0xa1f0
    653a:	f2c0 0300 	movt	r3, #0
    653e:	9908      	ldr	r1, [sp, #32]
    6540:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    6544:	0fc2      	lsrs	r2, r0, #31
    6546:	2900      	cmp	r1, #0
    6548:	bfcc      	ite	gt
    654a:	2200      	movgt	r2, #0
    654c:	f002 0201 	andle.w	r2, r2, #1
    6550:	e9d3 0100 	ldrd	r0, r1, [r3]
    6554:	e9cd 0104 	strd	r0, r1, [sp, #16]
    6558:	2a00      	cmp	r2, #0
    655a:	f040 81a0 	bne.w	689e <_dtoa_r+0x8ce>
    655e:	4602      	mov	r2, r0
    6560:	460b      	mov	r3, r1
    6562:	4640      	mov	r0, r8
    6564:	4649      	mov	r1, r9
    6566:	f7fd fc43 	bl	3df0 <__aeabi_ddiv>
    656a:	9d10      	ldr	r5, [sp, #64]	; 0x40
    656c:	f7fd fd28 	bl	3fc0 <__aeabi_d2iz>
    6570:	4682      	mov	sl, r0
    6572:	f7fd faad 	bl	3ad0 <__aeabi_i2d>
    6576:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    657a:	f7fd fb0f 	bl	3b9c <__aeabi_dmul>
    657e:	4602      	mov	r2, r0
    6580:	460b      	mov	r3, r1
    6582:	4640      	mov	r0, r8
    6584:	4649      	mov	r1, r9
    6586:	f7fd f955 	bl	3834 <__aeabi_dsub>
    658a:	f10a 0330 	add.w	r3, sl, #48	; 0x30
    658e:	f805 3b01 	strb.w	r3, [r5], #1
    6592:	9a08      	ldr	r2, [sp, #32]
    6594:	2a01      	cmp	r2, #1
    6596:	4680      	mov	r8, r0
    6598:	4689      	mov	r9, r1
    659a:	d052      	beq.n	6642 <_dtoa_r+0x672>
    659c:	f240 0300 	movw	r3, #0
    65a0:	2200      	movs	r2, #0
    65a2:	f2c4 0324 	movt	r3, #16420	; 0x4024
    65a6:	f7fd faf9 	bl	3b9c <__aeabi_dmul>
    65aa:	2200      	movs	r2, #0
    65ac:	2300      	movs	r3, #0
    65ae:	e9cd 0106 	strd	r0, r1, [sp, #24]
    65b2:	f003 f8b5 	bl	9720 <__aeabi_dcmpeq>
    65b6:	2800      	cmp	r0, #0
    65b8:	f040 81eb 	bne.w	6992 <_dtoa_r+0x9c2>
    65bc:	9810      	ldr	r0, [sp, #64]	; 0x40
    65be:	f04f 0801 	mov.w	r8, #1
    65c2:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
    65c6:	46a3      	mov	fp, r4
    65c8:	1c87      	adds	r7, r0, #2
    65ca:	960f      	str	r6, [sp, #60]	; 0x3c
    65cc:	f8dd 9020 	ldr.w	r9, [sp, #32]
    65d0:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
    65d4:	e00a      	b.n	65ec <_dtoa_r+0x61c>
    65d6:	f7fd fae1 	bl	3b9c <__aeabi_dmul>
    65da:	2200      	movs	r2, #0
    65dc:	2300      	movs	r3, #0
    65de:	4604      	mov	r4, r0
    65e0:	460d      	mov	r5, r1
    65e2:	f003 f89d 	bl	9720 <__aeabi_dcmpeq>
    65e6:	2800      	cmp	r0, #0
    65e8:	f040 81ce 	bne.w	6988 <_dtoa_r+0x9b8>
    65ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    65f0:	4620      	mov	r0, r4
    65f2:	4629      	mov	r1, r5
    65f4:	f108 0801 	add.w	r8, r8, #1
    65f8:	f7fd fbfa 	bl	3df0 <__aeabi_ddiv>
    65fc:	463e      	mov	r6, r7
    65fe:	f7fd fcdf 	bl	3fc0 <__aeabi_d2iz>
    6602:	4682      	mov	sl, r0
    6604:	f7fd fa64 	bl	3ad0 <__aeabi_i2d>
    6608:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    660c:	f7fd fac6 	bl	3b9c <__aeabi_dmul>
    6610:	4602      	mov	r2, r0
    6612:	460b      	mov	r3, r1
    6614:	4620      	mov	r0, r4
    6616:	4629      	mov	r1, r5
    6618:	f7fd f90c 	bl	3834 <__aeabi_dsub>
    661c:	2200      	movs	r2, #0
    661e:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
    6622:	f807 cc01 	strb.w	ip, [r7, #-1]
    6626:	3701      	adds	r7, #1
    6628:	45c1      	cmp	r9, r8
    662a:	f240 0300 	movw	r3, #0
    662e:	f2c4 0324 	movt	r3, #16420	; 0x4024
    6632:	d1d0      	bne.n	65d6 <_dtoa_r+0x606>
    6634:	4635      	mov	r5, r6
    6636:	465c      	mov	r4, fp
    6638:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    663a:	4680      	mov	r8, r0
    663c:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    6640:	4689      	mov	r9, r1
    6642:	4642      	mov	r2, r8
    6644:	464b      	mov	r3, r9
    6646:	4640      	mov	r0, r8
    6648:	4649      	mov	r1, r9
    664a:	f7fd f8f5 	bl	3838 <__adddf3>
    664e:	4680      	mov	r8, r0
    6650:	4689      	mov	r9, r1
    6652:	4642      	mov	r2, r8
    6654:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    6658:	464b      	mov	r3, r9
    665a:	f003 f86b 	bl	9734 <__aeabi_dcmplt>
    665e:	b960      	cbnz	r0, 667a <_dtoa_r+0x6aa>
    6660:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    6664:	4642      	mov	r2, r8
    6666:	464b      	mov	r3, r9
    6668:	f003 f85a 	bl	9720 <__aeabi_dcmpeq>
    666c:	2800      	cmp	r0, #0
    666e:	f000 8190 	beq.w	6992 <_dtoa_r+0x9c2>
    6672:	f01a 0f01 	tst.w	sl, #1
    6676:	f000 818c 	beq.w	6992 <_dtoa_r+0x9c2>
    667a:	9910      	ldr	r1, [sp, #64]	; 0x40
    667c:	e000      	b.n	6680 <_dtoa_r+0x6b0>
    667e:	461d      	mov	r5, r3
    6680:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    6684:	1e6b      	subs	r3, r5, #1
    6686:	2a39      	cmp	r2, #57	; 0x39
    6688:	f040 8367 	bne.w	6d5a <_dtoa_r+0xd8a>
    668c:	428b      	cmp	r3, r1
    668e:	d1f6      	bne.n	667e <_dtoa_r+0x6ae>
    6690:	9910      	ldr	r1, [sp, #64]	; 0x40
    6692:	2330      	movs	r3, #48	; 0x30
    6694:	3601      	adds	r6, #1
    6696:	2231      	movs	r2, #49	; 0x31
    6698:	700b      	strb	r3, [r1, #0]
    669a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    669c:	701a      	strb	r2, [r3, #0]
    669e:	9612      	str	r6, [sp, #72]	; 0x48
    66a0:	e0b2      	b.n	6808 <_dtoa_r+0x838>
    66a2:	9a16      	ldr	r2, [sp, #88]	; 0x58
    66a4:	2a00      	cmp	r2, #0
    66a6:	f040 80df 	bne.w	6868 <_dtoa_r+0x898>
    66aa:	9f15      	ldr	r7, [sp, #84]	; 0x54
    66ac:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    66ae:	920c      	str	r2, [sp, #48]	; 0x30
    66b0:	2d00      	cmp	r5, #0
    66b2:	bfd4      	ite	le
    66b4:	2300      	movle	r3, #0
    66b6:	2301      	movgt	r3, #1
    66b8:	f1ba 0f00 	cmp.w	sl, #0
    66bc:	bfd4      	ite	le
    66be:	2300      	movle	r3, #0
    66c0:	f003 0301 	andgt.w	r3, r3, #1
    66c4:	b14b      	cbz	r3, 66da <_dtoa_r+0x70a>
    66c6:	45aa      	cmp	sl, r5
    66c8:	bfb4      	ite	lt
    66ca:	4653      	movlt	r3, sl
    66cc:	462b      	movge	r3, r5
    66ce:	980f      	ldr	r0, [sp, #60]	; 0x3c
    66d0:	ebc3 0a0a 	rsb	sl, r3, sl
    66d4:	1aed      	subs	r5, r5, r3
    66d6:	1ac0      	subs	r0, r0, r3
    66d8:	900f      	str	r0, [sp, #60]	; 0x3c
    66da:	9915      	ldr	r1, [sp, #84]	; 0x54
    66dc:	2900      	cmp	r1, #0
    66de:	dd1c      	ble.n	671a <_dtoa_r+0x74a>
    66e0:	9a16      	ldr	r2, [sp, #88]	; 0x58
    66e2:	2a00      	cmp	r2, #0
    66e4:	f000 82e9 	beq.w	6cba <_dtoa_r+0xcea>
    66e8:	2f00      	cmp	r7, #0
    66ea:	dd12      	ble.n	6712 <_dtoa_r+0x742>
    66ec:	990c      	ldr	r1, [sp, #48]	; 0x30
    66ee:	463a      	mov	r2, r7
    66f0:	4620      	mov	r0, r4
    66f2:	f002 f96b 	bl	89cc <__pow5mult>
    66f6:	465a      	mov	r2, fp
    66f8:	900c      	str	r0, [sp, #48]	; 0x30
    66fa:	4620      	mov	r0, r4
    66fc:	990c      	ldr	r1, [sp, #48]	; 0x30
    66fe:	f002 f87d 	bl	87fc <__multiply>
    6702:	4659      	mov	r1, fp
    6704:	4603      	mov	r3, r0
    6706:	4620      	mov	r0, r4
    6708:	9303      	str	r3, [sp, #12]
    670a:	f001 fee3 	bl	84d4 <_Bfree>
    670e:	9b03      	ldr	r3, [sp, #12]
    6710:	469b      	mov	fp, r3
    6712:	9b15      	ldr	r3, [sp, #84]	; 0x54
    6714:	1bda      	subs	r2, r3, r7
    6716:	f040 8311 	bne.w	6d3c <_dtoa_r+0xd6c>
    671a:	2101      	movs	r1, #1
    671c:	4620      	mov	r0, r4
    671e:	f002 f907 	bl	8930 <__i2b>
    6722:	9006      	str	r0, [sp, #24]
    6724:	9817      	ldr	r0, [sp, #92]	; 0x5c
    6726:	2800      	cmp	r0, #0
    6728:	dd05      	ble.n	6736 <_dtoa_r+0x766>
    672a:	9906      	ldr	r1, [sp, #24]
    672c:	4620      	mov	r0, r4
    672e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    6730:	f002 f94c 	bl	89cc <__pow5mult>
    6734:	9006      	str	r0, [sp, #24]
    6736:	992a      	ldr	r1, [sp, #168]	; 0xa8
    6738:	2901      	cmp	r1, #1
    673a:	f340 810a 	ble.w	6952 <_dtoa_r+0x982>
    673e:	2700      	movs	r7, #0
    6740:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    6742:	2b00      	cmp	r3, #0
    6744:	f040 8261 	bne.w	6c0a <_dtoa_r+0xc3a>
    6748:	2301      	movs	r3, #1
    674a:	4453      	add	r3, sl
    674c:	f013 031f 	ands.w	r3, r3, #31
    6750:	f040 812a 	bne.w	69a8 <_dtoa_r+0x9d8>
    6754:	231c      	movs	r3, #28
    6756:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    6758:	449a      	add	sl, r3
    675a:	18ed      	adds	r5, r5, r3
    675c:	18d2      	adds	r2, r2, r3
    675e:	920f      	str	r2, [sp, #60]	; 0x3c
    6760:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    6762:	2b00      	cmp	r3, #0
    6764:	dd05      	ble.n	6772 <_dtoa_r+0x7a2>
    6766:	4659      	mov	r1, fp
    6768:	461a      	mov	r2, r3
    676a:	4620      	mov	r0, r4
    676c:	f001 ffe8 	bl	8740 <__lshift>
    6770:	4683      	mov	fp, r0
    6772:	f1ba 0f00 	cmp.w	sl, #0
    6776:	dd05      	ble.n	6784 <_dtoa_r+0x7b4>
    6778:	9906      	ldr	r1, [sp, #24]
    677a:	4652      	mov	r2, sl
    677c:	4620      	mov	r0, r4
    677e:	f001 ffdf 	bl	8740 <__lshift>
    6782:	9006      	str	r0, [sp, #24]
    6784:	9818      	ldr	r0, [sp, #96]	; 0x60
    6786:	2800      	cmp	r0, #0
    6788:	f040 8229 	bne.w	6bde <_dtoa_r+0xc0e>
    678c:	982a      	ldr	r0, [sp, #168]	; 0xa8
    678e:	9908      	ldr	r1, [sp, #32]
    6790:	2802      	cmp	r0, #2
    6792:	bfd4      	ite	le
    6794:	2300      	movle	r3, #0
    6796:	2301      	movgt	r3, #1
    6798:	2900      	cmp	r1, #0
    679a:	bfcc      	ite	gt
    679c:	2300      	movgt	r3, #0
    679e:	f003 0301 	andle.w	r3, r3, #1
    67a2:	2b00      	cmp	r3, #0
    67a4:	f000 810c 	beq.w	69c0 <_dtoa_r+0x9f0>
    67a8:	2900      	cmp	r1, #0
    67aa:	f040 808c 	bne.w	68c6 <_dtoa_r+0x8f6>
    67ae:	2205      	movs	r2, #5
    67b0:	9906      	ldr	r1, [sp, #24]
    67b2:	9b08      	ldr	r3, [sp, #32]
    67b4:	4620      	mov	r0, r4
    67b6:	f002 f8c5 	bl	8944 <__multadd>
    67ba:	9006      	str	r0, [sp, #24]
    67bc:	4658      	mov	r0, fp
    67be:	9906      	ldr	r1, [sp, #24]
    67c0:	f001 fd4e 	bl	8260 <__mcmp>
    67c4:	2800      	cmp	r0, #0
    67c6:	dd7e      	ble.n	68c6 <_dtoa_r+0x8f6>
    67c8:	9d10      	ldr	r5, [sp, #64]	; 0x40
    67ca:	3601      	adds	r6, #1
    67cc:	2700      	movs	r7, #0
    67ce:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    67d2:	2331      	movs	r3, #49	; 0x31
    67d4:	f805 3b01 	strb.w	r3, [r5], #1
    67d8:	9906      	ldr	r1, [sp, #24]
    67da:	4620      	mov	r0, r4
    67dc:	f001 fe7a 	bl	84d4 <_Bfree>
    67e0:	f1ba 0f00 	cmp.w	sl, #0
    67e4:	f000 80d5 	beq.w	6992 <_dtoa_r+0x9c2>
    67e8:	1e3b      	subs	r3, r7, #0
    67ea:	bf18      	it	ne
    67ec:	2301      	movne	r3, #1
    67ee:	4557      	cmp	r7, sl
    67f0:	bf0c      	ite	eq
    67f2:	2300      	moveq	r3, #0
    67f4:	f003 0301 	andne.w	r3, r3, #1
    67f8:	2b00      	cmp	r3, #0
    67fa:	f040 80d0 	bne.w	699e <_dtoa_r+0x9ce>
    67fe:	4651      	mov	r1, sl
    6800:	4620      	mov	r0, r4
    6802:	f001 fe67 	bl	84d4 <_Bfree>
    6806:	9612      	str	r6, [sp, #72]	; 0x48
    6808:	4620      	mov	r0, r4
    680a:	4659      	mov	r1, fp
    680c:	f001 fe62 	bl	84d4 <_Bfree>
    6810:	9a12      	ldr	r2, [sp, #72]	; 0x48
    6812:	1c53      	adds	r3, r2, #1
    6814:	2200      	movs	r2, #0
    6816:	702a      	strb	r2, [r5, #0]
    6818:	982c      	ldr	r0, [sp, #176]	; 0xb0
    681a:	992e      	ldr	r1, [sp, #184]	; 0xb8
    681c:	6003      	str	r3, [r0, #0]
    681e:	2900      	cmp	r1, #0
    6820:	f000 81d4 	beq.w	6bcc <_dtoa_r+0xbfc>
    6824:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    6826:	9810      	ldr	r0, [sp, #64]	; 0x40
    6828:	6015      	str	r5, [r2, #0]
    682a:	e412      	b.n	6052 <_dtoa_r+0x82>
    682c:	2010      	movs	r0, #16
    682e:	f001 f889 	bl	7944 <malloc>
    6832:	60c6      	str	r6, [r0, #12]
    6834:	6046      	str	r6, [r0, #4]
    6836:	6086      	str	r6, [r0, #8]
    6838:	6006      	str	r6, [r0, #0]
    683a:	4606      	mov	r6, r0
    683c:	6260      	str	r0, [r4, #36]	; 0x24
    683e:	f7ff bbd2 	b.w	5fe6 <_dtoa_r+0x16>
    6842:	980f      	ldr	r0, [sp, #60]	; 0x3c
    6844:	4271      	negs	r1, r6
    6846:	2200      	movs	r2, #0
    6848:	9115      	str	r1, [sp, #84]	; 0x54
    684a:	1b80      	subs	r0, r0, r6
    684c:	9217      	str	r2, [sp, #92]	; 0x5c
    684e:	900f      	str	r0, [sp, #60]	; 0x3c
    6850:	e48a      	b.n	6168 <_dtoa_r+0x198>
    6852:	2100      	movs	r1, #0
    6854:	3e01      	subs	r6, #1
    6856:	9118      	str	r1, [sp, #96]	; 0x60
    6858:	e472      	b.n	6140 <_dtoa_r+0x170>
    685a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    685e:	f04f 0802 	mov.w	r8, #2
    6862:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    6866:	e521      	b.n	62ac <_dtoa_r+0x2dc>
    6868:	982a      	ldr	r0, [sp, #168]	; 0xa8
    686a:	2801      	cmp	r0, #1
    686c:	f340 826c 	ble.w	6d48 <_dtoa_r+0xd78>
    6870:	9a08      	ldr	r2, [sp, #32]
    6872:	9815      	ldr	r0, [sp, #84]	; 0x54
    6874:	1e53      	subs	r3, r2, #1
    6876:	4298      	cmp	r0, r3
    6878:	f2c0 8258 	blt.w	6d2c <_dtoa_r+0xd5c>
    687c:	1ac7      	subs	r7, r0, r3
    687e:	9b08      	ldr	r3, [sp, #32]
    6880:	2b00      	cmp	r3, #0
    6882:	bfa8      	it	ge
    6884:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
    6886:	f2c0 8273 	blt.w	6d70 <_dtoa_r+0xda0>
    688a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    688c:	4620      	mov	r0, r4
    688e:	2101      	movs	r1, #1
    6890:	449a      	add	sl, r3
    6892:	18d2      	adds	r2, r2, r3
    6894:	920f      	str	r2, [sp, #60]	; 0x3c
    6896:	f002 f84b 	bl	8930 <__i2b>
    689a:	900c      	str	r0, [sp, #48]	; 0x30
    689c:	e708      	b.n	66b0 <_dtoa_r+0x6e0>
    689e:	9b08      	ldr	r3, [sp, #32]
    68a0:	b973      	cbnz	r3, 68c0 <_dtoa_r+0x8f0>
    68a2:	f240 0300 	movw	r3, #0
    68a6:	2200      	movs	r2, #0
    68a8:	f2c4 0314 	movt	r3, #16404	; 0x4014
    68ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    68b0:	f7fd f974 	bl	3b9c <__aeabi_dmul>
    68b4:	4642      	mov	r2, r8
    68b6:	464b      	mov	r3, r9
    68b8:	f002 ff50 	bl	975c <__aeabi_dcmpge>
    68bc:	2800      	cmp	r0, #0
    68be:	d06a      	beq.n	6996 <_dtoa_r+0x9c6>
    68c0:	2200      	movs	r2, #0
    68c2:	9206      	str	r2, [sp, #24]
    68c4:	920c      	str	r2, [sp, #48]	; 0x30
    68c6:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    68c8:	2700      	movs	r7, #0
    68ca:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    68ce:	43de      	mvns	r6, r3
    68d0:	9d10      	ldr	r5, [sp, #64]	; 0x40
    68d2:	e781      	b.n	67d8 <_dtoa_r+0x808>
    68d4:	2100      	movs	r1, #0
    68d6:	9116      	str	r1, [sp, #88]	; 0x58
    68d8:	982b      	ldr	r0, [sp, #172]	; 0xac
    68da:	2800      	cmp	r0, #0
    68dc:	f340 819f 	ble.w	6c1e <_dtoa_r+0xc4e>
    68e0:	982b      	ldr	r0, [sp, #172]	; 0xac
    68e2:	4601      	mov	r1, r0
    68e4:	9011      	str	r0, [sp, #68]	; 0x44
    68e6:	9008      	str	r0, [sp, #32]
    68e8:	6a65      	ldr	r5, [r4, #36]	; 0x24
    68ea:	2200      	movs	r2, #0
    68ec:	2917      	cmp	r1, #23
    68ee:	606a      	str	r2, [r5, #4]
    68f0:	f240 82ab 	bls.w	6e4a <_dtoa_r+0xe7a>
    68f4:	2304      	movs	r3, #4
    68f6:	005b      	lsls	r3, r3, #1
    68f8:	3201      	adds	r2, #1
    68fa:	f103 0014 	add.w	r0, r3, #20
    68fe:	4288      	cmp	r0, r1
    6900:	d9f9      	bls.n	68f6 <_dtoa_r+0x926>
    6902:	9b08      	ldr	r3, [sp, #32]
    6904:	606a      	str	r2, [r5, #4]
    6906:	2b0e      	cmp	r3, #14
    6908:	bf8c      	ite	hi
    690a:	2700      	movhi	r7, #0
    690c:	f007 0701 	andls.w	r7, r7, #1
    6910:	e49d      	b.n	624e <_dtoa_r+0x27e>
    6912:	2201      	movs	r2, #1
    6914:	9216      	str	r2, [sp, #88]	; 0x58
    6916:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    6918:	18f3      	adds	r3, r6, r3
    691a:	9311      	str	r3, [sp, #68]	; 0x44
    691c:	1c59      	adds	r1, r3, #1
    691e:	2900      	cmp	r1, #0
    6920:	bfc8      	it	gt
    6922:	9108      	strgt	r1, [sp, #32]
    6924:	dce0      	bgt.n	68e8 <_dtoa_r+0x918>
    6926:	290e      	cmp	r1, #14
    6928:	bf8c      	ite	hi
    692a:	2700      	movhi	r7, #0
    692c:	f007 0701 	andls.w	r7, r7, #1
    6930:	9108      	str	r1, [sp, #32]
    6932:	e489      	b.n	6248 <_dtoa_r+0x278>
    6934:	2301      	movs	r3, #1
    6936:	9316      	str	r3, [sp, #88]	; 0x58
    6938:	e7ce      	b.n	68d8 <_dtoa_r+0x908>
    693a:	2200      	movs	r2, #0
    693c:	9216      	str	r2, [sp, #88]	; 0x58
    693e:	e7ea      	b.n	6916 <_dtoa_r+0x946>
    6940:	f04f 33ff 	mov.w	r3, #4294967295
    6944:	2700      	movs	r7, #0
    6946:	2001      	movs	r0, #1
    6948:	9311      	str	r3, [sp, #68]	; 0x44
    694a:	9016      	str	r0, [sp, #88]	; 0x58
    694c:	9308      	str	r3, [sp, #32]
    694e:	972b      	str	r7, [sp, #172]	; 0xac
    6950:	e47a      	b.n	6248 <_dtoa_r+0x278>
    6952:	f1b8 0f00 	cmp.w	r8, #0
    6956:	f47f aef2 	bne.w	673e <_dtoa_r+0x76e>
    695a:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
    695e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    6962:	2b00      	cmp	r3, #0
    6964:	f47f aeeb 	bne.w	673e <_dtoa_r+0x76e>
    6968:	f240 0300 	movw	r3, #0
    696c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    6970:	ea09 0303 	and.w	r3, r9, r3
    6974:	2b00      	cmp	r3, #0
    6976:	f43f aee2 	beq.w	673e <_dtoa_r+0x76e>
    697a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    697c:	f10a 0a01 	add.w	sl, sl, #1
    6980:	2701      	movs	r7, #1
    6982:	3201      	adds	r2, #1
    6984:	920f      	str	r2, [sp, #60]	; 0x3c
    6986:	e6db      	b.n	6740 <_dtoa_r+0x770>
    6988:	4635      	mov	r5, r6
    698a:	465c      	mov	r4, fp
    698c:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    698e:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    6992:	9612      	str	r6, [sp, #72]	; 0x48
    6994:	e738      	b.n	6808 <_dtoa_r+0x838>
    6996:	2000      	movs	r0, #0
    6998:	9006      	str	r0, [sp, #24]
    699a:	900c      	str	r0, [sp, #48]	; 0x30
    699c:	e714      	b.n	67c8 <_dtoa_r+0x7f8>
    699e:	4639      	mov	r1, r7
    69a0:	4620      	mov	r0, r4
    69a2:	f001 fd97 	bl	84d4 <_Bfree>
    69a6:	e72a      	b.n	67fe <_dtoa_r+0x82e>
    69a8:	f1c3 0320 	rsb	r3, r3, #32
    69ac:	2b04      	cmp	r3, #4
    69ae:	f340 8254 	ble.w	6e5a <_dtoa_r+0xe8a>
    69b2:	990f      	ldr	r1, [sp, #60]	; 0x3c
    69b4:	3b04      	subs	r3, #4
    69b6:	449a      	add	sl, r3
    69b8:	18ed      	adds	r5, r5, r3
    69ba:	18c9      	adds	r1, r1, r3
    69bc:	910f      	str	r1, [sp, #60]	; 0x3c
    69be:	e6cf      	b.n	6760 <_dtoa_r+0x790>
    69c0:	9916      	ldr	r1, [sp, #88]	; 0x58
    69c2:	2900      	cmp	r1, #0
    69c4:	f000 8131 	beq.w	6c2a <_dtoa_r+0xc5a>
    69c8:	2d00      	cmp	r5, #0
    69ca:	dd05      	ble.n	69d8 <_dtoa_r+0xa08>
    69cc:	990c      	ldr	r1, [sp, #48]	; 0x30
    69ce:	462a      	mov	r2, r5
    69d0:	4620      	mov	r0, r4
    69d2:	f001 feb5 	bl	8740 <__lshift>
    69d6:	900c      	str	r0, [sp, #48]	; 0x30
    69d8:	2f00      	cmp	r7, #0
    69da:	f040 81ea 	bne.w	6db2 <_dtoa_r+0xde2>
    69de:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    69e2:	9d10      	ldr	r5, [sp, #64]	; 0x40
    69e4:	2301      	movs	r3, #1
    69e6:	f008 0001 	and.w	r0, r8, #1
    69ea:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    69ec:	9011      	str	r0, [sp, #68]	; 0x44
    69ee:	950f      	str	r5, [sp, #60]	; 0x3c
    69f0:	461d      	mov	r5, r3
    69f2:	960c      	str	r6, [sp, #48]	; 0x30
    69f4:	9906      	ldr	r1, [sp, #24]
    69f6:	4658      	mov	r0, fp
    69f8:	f7ff fa5a 	bl	5eb0 <quorem>
    69fc:	4639      	mov	r1, r7
    69fe:	3030      	adds	r0, #48	; 0x30
    6a00:	900b      	str	r0, [sp, #44]	; 0x2c
    6a02:	4658      	mov	r0, fp
    6a04:	f001 fc2c 	bl	8260 <__mcmp>
    6a08:	9906      	ldr	r1, [sp, #24]
    6a0a:	4652      	mov	r2, sl
    6a0c:	4606      	mov	r6, r0
    6a0e:	4620      	mov	r0, r4
    6a10:	f001 fe1a 	bl	8648 <__mdiff>
    6a14:	68c3      	ldr	r3, [r0, #12]
    6a16:	4680      	mov	r8, r0
    6a18:	2b00      	cmp	r3, #0
    6a1a:	d03d      	beq.n	6a98 <_dtoa_r+0xac8>
    6a1c:	f04f 0901 	mov.w	r9, #1
    6a20:	4641      	mov	r1, r8
    6a22:	4620      	mov	r0, r4
    6a24:	f001 fd56 	bl	84d4 <_Bfree>
    6a28:	992a      	ldr	r1, [sp, #168]	; 0xa8
    6a2a:	ea59 0101 	orrs.w	r1, r9, r1
    6a2e:	d103      	bne.n	6a38 <_dtoa_r+0xa68>
    6a30:	9a11      	ldr	r2, [sp, #68]	; 0x44
    6a32:	2a00      	cmp	r2, #0
    6a34:	f000 81eb 	beq.w	6e0e <_dtoa_r+0xe3e>
    6a38:	2e00      	cmp	r6, #0
    6a3a:	f2c0 819e 	blt.w	6d7a <_dtoa_r+0xdaa>
    6a3e:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
    6a40:	4332      	orrs	r2, r6
    6a42:	d103      	bne.n	6a4c <_dtoa_r+0xa7c>
    6a44:	9b11      	ldr	r3, [sp, #68]	; 0x44
    6a46:	2b00      	cmp	r3, #0
    6a48:	f000 8197 	beq.w	6d7a <_dtoa_r+0xdaa>
    6a4c:	f1b9 0f00 	cmp.w	r9, #0
    6a50:	f300 81ce 	bgt.w	6df0 <_dtoa_r+0xe20>
    6a54:	990f      	ldr	r1, [sp, #60]	; 0x3c
    6a56:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6a58:	f801 2b01 	strb.w	r2, [r1], #1
    6a5c:	9b08      	ldr	r3, [sp, #32]
    6a5e:	910f      	str	r1, [sp, #60]	; 0x3c
    6a60:	429d      	cmp	r5, r3
    6a62:	f000 81c2 	beq.w	6dea <_dtoa_r+0xe1a>
    6a66:	4659      	mov	r1, fp
    6a68:	220a      	movs	r2, #10
    6a6a:	2300      	movs	r3, #0
    6a6c:	4620      	mov	r0, r4
    6a6e:	f001 ff69 	bl	8944 <__multadd>
    6a72:	4557      	cmp	r7, sl
    6a74:	4639      	mov	r1, r7
    6a76:	4683      	mov	fp, r0
    6a78:	d014      	beq.n	6aa4 <_dtoa_r+0xad4>
    6a7a:	220a      	movs	r2, #10
    6a7c:	2300      	movs	r3, #0
    6a7e:	4620      	mov	r0, r4
    6a80:	3501      	adds	r5, #1
    6a82:	f001 ff5f 	bl	8944 <__multadd>
    6a86:	4651      	mov	r1, sl
    6a88:	220a      	movs	r2, #10
    6a8a:	2300      	movs	r3, #0
    6a8c:	4607      	mov	r7, r0
    6a8e:	4620      	mov	r0, r4
    6a90:	f001 ff58 	bl	8944 <__multadd>
    6a94:	4682      	mov	sl, r0
    6a96:	e7ad      	b.n	69f4 <_dtoa_r+0xa24>
    6a98:	4658      	mov	r0, fp
    6a9a:	4641      	mov	r1, r8
    6a9c:	f001 fbe0 	bl	8260 <__mcmp>
    6aa0:	4681      	mov	r9, r0
    6aa2:	e7bd      	b.n	6a20 <_dtoa_r+0xa50>
    6aa4:	4620      	mov	r0, r4
    6aa6:	220a      	movs	r2, #10
    6aa8:	2300      	movs	r3, #0
    6aaa:	3501      	adds	r5, #1
    6aac:	f001 ff4a 	bl	8944 <__multadd>
    6ab0:	4607      	mov	r7, r0
    6ab2:	4682      	mov	sl, r0
    6ab4:	e79e      	b.n	69f4 <_dtoa_r+0xa24>
    6ab6:	9612      	str	r6, [sp, #72]	; 0x48
    6ab8:	f8dd c020 	ldr.w	ip, [sp, #32]
    6abc:	e459      	b.n	6372 <_dtoa_r+0x3a2>
    6abe:	4275      	negs	r5, r6
    6ac0:	2d00      	cmp	r5, #0
    6ac2:	f040 8101 	bne.w	6cc8 <_dtoa_r+0xcf8>
    6ac6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    6aca:	f04f 0802 	mov.w	r8, #2
    6ace:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    6ad2:	e40c      	b.n	62ee <_dtoa_r+0x31e>
    6ad4:	f24a 11f0 	movw	r1, #41456	; 0xa1f0
    6ad8:	4642      	mov	r2, r8
    6ada:	f2c0 0100 	movt	r1, #0
    6ade:	464b      	mov	r3, r9
    6ae0:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
    6ae4:	f8cd c00c 	str.w	ip, [sp, #12]
    6ae8:	9d10      	ldr	r5, [sp, #64]	; 0x40
    6aea:	e951 0102 	ldrd	r0, r1, [r1, #-8]
    6aee:	f7fd f855 	bl	3b9c <__aeabi_dmul>
    6af2:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    6af6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    6afa:	f7fd fa61 	bl	3fc0 <__aeabi_d2iz>
    6afe:	4607      	mov	r7, r0
    6b00:	f7fc ffe6 	bl	3ad0 <__aeabi_i2d>
    6b04:	460b      	mov	r3, r1
    6b06:	4602      	mov	r2, r0
    6b08:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    6b0c:	f7fc fe92 	bl	3834 <__aeabi_dsub>
    6b10:	f107 0330 	add.w	r3, r7, #48	; 0x30
    6b14:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    6b18:	f805 3b01 	strb.w	r3, [r5], #1
    6b1c:	f8dd c00c 	ldr.w	ip, [sp, #12]
    6b20:	f1bc 0f01 	cmp.w	ip, #1
    6b24:	d029      	beq.n	6b7a <_dtoa_r+0xbaa>
    6b26:	46d1      	mov	r9, sl
    6b28:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    6b2c:	46b2      	mov	sl, r6
    6b2e:	9e10      	ldr	r6, [sp, #64]	; 0x40
    6b30:	951c      	str	r5, [sp, #112]	; 0x70
    6b32:	2701      	movs	r7, #1
    6b34:	4665      	mov	r5, ip
    6b36:	46a0      	mov	r8, r4
    6b38:	f240 0300 	movw	r3, #0
    6b3c:	2200      	movs	r2, #0
    6b3e:	f2c4 0324 	movt	r3, #16420	; 0x4024
    6b42:	f7fd f82b 	bl	3b9c <__aeabi_dmul>
    6b46:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    6b4a:	f7fd fa39 	bl	3fc0 <__aeabi_d2iz>
    6b4e:	4604      	mov	r4, r0
    6b50:	f7fc ffbe 	bl	3ad0 <__aeabi_i2d>
    6b54:	3430      	adds	r4, #48	; 0x30
    6b56:	4602      	mov	r2, r0
    6b58:	460b      	mov	r3, r1
    6b5a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    6b5e:	f7fc fe69 	bl	3834 <__aeabi_dsub>
    6b62:	55f4      	strb	r4, [r6, r7]
    6b64:	3701      	adds	r7, #1
    6b66:	42af      	cmp	r7, r5
    6b68:	d1e6      	bne.n	6b38 <_dtoa_r+0xb68>
    6b6a:	9d1c      	ldr	r5, [sp, #112]	; 0x70
    6b6c:	3f01      	subs	r7, #1
    6b6e:	4656      	mov	r6, sl
    6b70:	4644      	mov	r4, r8
    6b72:	46ca      	mov	sl, r9
    6b74:	19ed      	adds	r5, r5, r7
    6b76:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    6b7a:	f240 0300 	movw	r3, #0
    6b7e:	2200      	movs	r2, #0
    6b80:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    6b84:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
    6b88:	f7fc fe56 	bl	3838 <__adddf3>
    6b8c:	4602      	mov	r2, r0
    6b8e:	460b      	mov	r3, r1
    6b90:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    6b94:	f002 fdec 	bl	9770 <__aeabi_dcmpgt>
    6b98:	b9f0      	cbnz	r0, 6bd8 <_dtoa_r+0xc08>
    6b9a:	f240 0100 	movw	r1, #0
    6b9e:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
    6ba2:	2000      	movs	r0, #0
    6ba4:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    6ba8:	f7fc fe44 	bl	3834 <__aeabi_dsub>
    6bac:	4602      	mov	r2, r0
    6bae:	460b      	mov	r3, r1
    6bb0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    6bb4:	f002 fdbe 	bl	9734 <__aeabi_dcmplt>
    6bb8:	2800      	cmp	r0, #0
    6bba:	f43f acac 	beq.w	6516 <_dtoa_r+0x546>
    6bbe:	462b      	mov	r3, r5
    6bc0:	461d      	mov	r5, r3
    6bc2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    6bc6:	2a30      	cmp	r2, #48	; 0x30
    6bc8:	d0fa      	beq.n	6bc0 <_dtoa_r+0xbf0>
    6bca:	e61d      	b.n	6808 <_dtoa_r+0x838>
    6bcc:	9810      	ldr	r0, [sp, #64]	; 0x40
    6bce:	f7ff ba40 	b.w	6052 <_dtoa_r+0x82>
    6bd2:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    6bd6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    6bd8:	9e12      	ldr	r6, [sp, #72]	; 0x48
    6bda:	9910      	ldr	r1, [sp, #64]	; 0x40
    6bdc:	e550      	b.n	6680 <_dtoa_r+0x6b0>
    6bde:	4658      	mov	r0, fp
    6be0:	9906      	ldr	r1, [sp, #24]
    6be2:	f001 fb3d 	bl	8260 <__mcmp>
    6be6:	2800      	cmp	r0, #0
    6be8:	f6bf add0 	bge.w	678c <_dtoa_r+0x7bc>
    6bec:	4659      	mov	r1, fp
    6bee:	4620      	mov	r0, r4
    6bf0:	220a      	movs	r2, #10
    6bf2:	2300      	movs	r3, #0
    6bf4:	f001 fea6 	bl	8944 <__multadd>
    6bf8:	9916      	ldr	r1, [sp, #88]	; 0x58
    6bfa:	3e01      	subs	r6, #1
    6bfc:	4683      	mov	fp, r0
    6bfe:	2900      	cmp	r1, #0
    6c00:	f040 8119 	bne.w	6e36 <_dtoa_r+0xe66>
    6c04:	9a11      	ldr	r2, [sp, #68]	; 0x44
    6c06:	9208      	str	r2, [sp, #32]
    6c08:	e5c0      	b.n	678c <_dtoa_r+0x7bc>
    6c0a:	9806      	ldr	r0, [sp, #24]
    6c0c:	6903      	ldr	r3, [r0, #16]
    6c0e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    6c12:	6918      	ldr	r0, [r3, #16]
    6c14:	f001 fad2 	bl	81bc <__hi0bits>
    6c18:	f1c0 0320 	rsb	r3, r0, #32
    6c1c:	e595      	b.n	674a <_dtoa_r+0x77a>
    6c1e:	2101      	movs	r1, #1
    6c20:	9111      	str	r1, [sp, #68]	; 0x44
    6c22:	9108      	str	r1, [sp, #32]
    6c24:	912b      	str	r1, [sp, #172]	; 0xac
    6c26:	f7ff bb0f 	b.w	6248 <_dtoa_r+0x278>
    6c2a:	9d10      	ldr	r5, [sp, #64]	; 0x40
    6c2c:	46b1      	mov	r9, r6
    6c2e:	9f16      	ldr	r7, [sp, #88]	; 0x58
    6c30:	46aa      	mov	sl, r5
    6c32:	f8dd 8018 	ldr.w	r8, [sp, #24]
    6c36:	9e08      	ldr	r6, [sp, #32]
    6c38:	e002      	b.n	6c40 <_dtoa_r+0xc70>
    6c3a:	f001 fe83 	bl	8944 <__multadd>
    6c3e:	4683      	mov	fp, r0
    6c40:	4641      	mov	r1, r8
    6c42:	4658      	mov	r0, fp
    6c44:	f7ff f934 	bl	5eb0 <quorem>
    6c48:	3501      	adds	r5, #1
    6c4a:	220a      	movs	r2, #10
    6c4c:	2300      	movs	r3, #0
    6c4e:	4659      	mov	r1, fp
    6c50:	f100 0c30 	add.w	ip, r0, #48	; 0x30
    6c54:	f80a c007 	strb.w	ip, [sl, r7]
    6c58:	3701      	adds	r7, #1
    6c5a:	4620      	mov	r0, r4
    6c5c:	42be      	cmp	r6, r7
    6c5e:	dcec      	bgt.n	6c3a <_dtoa_r+0xc6a>
    6c60:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    6c64:	464e      	mov	r6, r9
    6c66:	2700      	movs	r7, #0
    6c68:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    6c6c:	4659      	mov	r1, fp
    6c6e:	2201      	movs	r2, #1
    6c70:	4620      	mov	r0, r4
    6c72:	f001 fd65 	bl	8740 <__lshift>
    6c76:	9906      	ldr	r1, [sp, #24]
    6c78:	4683      	mov	fp, r0
    6c7a:	f001 faf1 	bl	8260 <__mcmp>
    6c7e:	2800      	cmp	r0, #0
    6c80:	dd0f      	ble.n	6ca2 <_dtoa_r+0xcd2>
    6c82:	9910      	ldr	r1, [sp, #64]	; 0x40
    6c84:	e000      	b.n	6c88 <_dtoa_r+0xcb8>
    6c86:	461d      	mov	r5, r3
    6c88:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    6c8c:	1e6b      	subs	r3, r5, #1
    6c8e:	2a39      	cmp	r2, #57	; 0x39
    6c90:	f040 808c 	bne.w	6dac <_dtoa_r+0xddc>
    6c94:	428b      	cmp	r3, r1
    6c96:	d1f6      	bne.n	6c86 <_dtoa_r+0xcb6>
    6c98:	9910      	ldr	r1, [sp, #64]	; 0x40
    6c9a:	2331      	movs	r3, #49	; 0x31
    6c9c:	3601      	adds	r6, #1
    6c9e:	700b      	strb	r3, [r1, #0]
    6ca0:	e59a      	b.n	67d8 <_dtoa_r+0x808>
    6ca2:	d103      	bne.n	6cac <_dtoa_r+0xcdc>
    6ca4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6ca6:	f010 0f01 	tst.w	r0, #1
    6caa:	d1ea      	bne.n	6c82 <_dtoa_r+0xcb2>
    6cac:	462b      	mov	r3, r5
    6cae:	461d      	mov	r5, r3
    6cb0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    6cb4:	2a30      	cmp	r2, #48	; 0x30
    6cb6:	d0fa      	beq.n	6cae <_dtoa_r+0xcde>
    6cb8:	e58e      	b.n	67d8 <_dtoa_r+0x808>
    6cba:	4659      	mov	r1, fp
    6cbc:	9a15      	ldr	r2, [sp, #84]	; 0x54
    6cbe:	4620      	mov	r0, r4
    6cc0:	f001 fe84 	bl	89cc <__pow5mult>
    6cc4:	4683      	mov	fp, r0
    6cc6:	e528      	b.n	671a <_dtoa_r+0x74a>
    6cc8:	f005 030f 	and.w	r3, r5, #15
    6ccc:	f24a 12f0 	movw	r2, #41456	; 0xa1f0
    6cd0:	f2c0 0200 	movt	r2, #0
    6cd4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    6cd8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    6cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
    6ce0:	f7fc ff5c 	bl	3b9c <__aeabi_dmul>
    6ce4:	112d      	asrs	r5, r5, #4
    6ce6:	bf08      	it	eq
    6ce8:	f04f 0802 	moveq.w	r8, #2
    6cec:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    6cf0:	f43f aafd 	beq.w	62ee <_dtoa_r+0x31e>
    6cf4:	f24a 27c8 	movw	r7, #41672	; 0xa2c8
    6cf8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    6cfc:	f04f 0802 	mov.w	r8, #2
    6d00:	f2c0 0700 	movt	r7, #0
    6d04:	f015 0f01 	tst.w	r5, #1
    6d08:	4610      	mov	r0, r2
    6d0a:	4619      	mov	r1, r3
    6d0c:	d007      	beq.n	6d1e <_dtoa_r+0xd4e>
    6d0e:	e9d7 2300 	ldrd	r2, r3, [r7]
    6d12:	f108 0801 	add.w	r8, r8, #1
    6d16:	f7fc ff41 	bl	3b9c <__aeabi_dmul>
    6d1a:	4602      	mov	r2, r0
    6d1c:	460b      	mov	r3, r1
    6d1e:	3708      	adds	r7, #8
    6d20:	106d      	asrs	r5, r5, #1
    6d22:	d1ef      	bne.n	6d04 <_dtoa_r+0xd34>
    6d24:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    6d28:	f7ff bae1 	b.w	62ee <_dtoa_r+0x31e>
    6d2c:	9915      	ldr	r1, [sp, #84]	; 0x54
    6d2e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    6d30:	1a5b      	subs	r3, r3, r1
    6d32:	18c9      	adds	r1, r1, r3
    6d34:	18d2      	adds	r2, r2, r3
    6d36:	9115      	str	r1, [sp, #84]	; 0x54
    6d38:	9217      	str	r2, [sp, #92]	; 0x5c
    6d3a:	e5a0      	b.n	687e <_dtoa_r+0x8ae>
    6d3c:	4659      	mov	r1, fp
    6d3e:	4620      	mov	r0, r4
    6d40:	f001 fe44 	bl	89cc <__pow5mult>
    6d44:	4683      	mov	fp, r0
    6d46:	e4e8      	b.n	671a <_dtoa_r+0x74a>
    6d48:	9919      	ldr	r1, [sp, #100]	; 0x64
    6d4a:	2900      	cmp	r1, #0
    6d4c:	d047      	beq.n	6dde <_dtoa_r+0xe0e>
    6d4e:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    6d52:	9f15      	ldr	r7, [sp, #84]	; 0x54
    6d54:	3303      	adds	r3, #3
    6d56:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    6d58:	e597      	b.n	688a <_dtoa_r+0x8ba>
    6d5a:	3201      	adds	r2, #1
    6d5c:	b2d2      	uxtb	r2, r2
    6d5e:	e49d      	b.n	669c <_dtoa_r+0x6cc>
    6d60:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    6d64:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
    6d68:	9e1d      	ldr	r6, [sp, #116]	; 0x74
    6d6a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    6d6c:	f7ff bbd3 	b.w	6516 <_dtoa_r+0x546>
    6d70:	990f      	ldr	r1, [sp, #60]	; 0x3c
    6d72:	2300      	movs	r3, #0
    6d74:	9808      	ldr	r0, [sp, #32]
    6d76:	1a0d      	subs	r5, r1, r0
    6d78:	e587      	b.n	688a <_dtoa_r+0x8ba>
    6d7a:	f1b9 0f00 	cmp.w	r9, #0
    6d7e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    6d80:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    6d82:	dd0f      	ble.n	6da4 <_dtoa_r+0xdd4>
    6d84:	4659      	mov	r1, fp
    6d86:	2201      	movs	r2, #1
    6d88:	4620      	mov	r0, r4
    6d8a:	f001 fcd9 	bl	8740 <__lshift>
    6d8e:	9906      	ldr	r1, [sp, #24]
    6d90:	4683      	mov	fp, r0
    6d92:	f001 fa65 	bl	8260 <__mcmp>
    6d96:	2800      	cmp	r0, #0
    6d98:	dd47      	ble.n	6e2a <_dtoa_r+0xe5a>
    6d9a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6d9c:	2939      	cmp	r1, #57	; 0x39
    6d9e:	d031      	beq.n	6e04 <_dtoa_r+0xe34>
    6da0:	3101      	adds	r1, #1
    6da2:	910b      	str	r1, [sp, #44]	; 0x2c
    6da4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6da6:	f805 2b01 	strb.w	r2, [r5], #1
    6daa:	e515      	b.n	67d8 <_dtoa_r+0x808>
    6dac:	3201      	adds	r2, #1
    6dae:	701a      	strb	r2, [r3, #0]
    6db0:	e512      	b.n	67d8 <_dtoa_r+0x808>
    6db2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    6db4:	4620      	mov	r0, r4
    6db6:	6851      	ldr	r1, [r2, #4]
    6db8:	f001 fba8 	bl	850c <_Balloc>
    6dbc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6dbe:	f103 010c 	add.w	r1, r3, #12
    6dc2:	691a      	ldr	r2, [r3, #16]
    6dc4:	3202      	adds	r2, #2
    6dc6:	0092      	lsls	r2, r2, #2
    6dc8:	4605      	mov	r5, r0
    6dca:	300c      	adds	r0, #12
    6dcc:	f001 f8ce 	bl	7f6c <memcpy>
    6dd0:	4620      	mov	r0, r4
    6dd2:	4629      	mov	r1, r5
    6dd4:	2201      	movs	r2, #1
    6dd6:	f001 fcb3 	bl	8740 <__lshift>
    6dda:	4682      	mov	sl, r0
    6ddc:	e601      	b.n	69e2 <_dtoa_r+0xa12>
    6dde:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    6de0:	9f15      	ldr	r7, [sp, #84]	; 0x54
    6de2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    6de4:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    6de8:	e54f      	b.n	688a <_dtoa_r+0x8ba>
    6dea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    6dec:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    6dee:	e73d      	b.n	6c6c <_dtoa_r+0xc9c>
    6df0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6df2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    6df4:	2b39      	cmp	r3, #57	; 0x39
    6df6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    6df8:	d004      	beq.n	6e04 <_dtoa_r+0xe34>
    6dfa:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6dfc:	1c43      	adds	r3, r0, #1
    6dfe:	f805 3b01 	strb.w	r3, [r5], #1
    6e02:	e4e9      	b.n	67d8 <_dtoa_r+0x808>
    6e04:	2339      	movs	r3, #57	; 0x39
    6e06:	f805 3b01 	strb.w	r3, [r5], #1
    6e0a:	9910      	ldr	r1, [sp, #64]	; 0x40
    6e0c:	e73c      	b.n	6c88 <_dtoa_r+0xcb8>
    6e0e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6e10:	4633      	mov	r3, r6
    6e12:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    6e14:	2839      	cmp	r0, #57	; 0x39
    6e16:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    6e18:	d0f4      	beq.n	6e04 <_dtoa_r+0xe34>
    6e1a:	2b00      	cmp	r3, #0
    6e1c:	dd01      	ble.n	6e22 <_dtoa_r+0xe52>
    6e1e:	3001      	adds	r0, #1
    6e20:	900b      	str	r0, [sp, #44]	; 0x2c
    6e22:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6e24:	f805 1b01 	strb.w	r1, [r5], #1
    6e28:	e4d6      	b.n	67d8 <_dtoa_r+0x808>
    6e2a:	d1bb      	bne.n	6da4 <_dtoa_r+0xdd4>
    6e2c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6e2e:	f010 0f01 	tst.w	r0, #1
    6e32:	d0b7      	beq.n	6da4 <_dtoa_r+0xdd4>
    6e34:	e7b1      	b.n	6d9a <_dtoa_r+0xdca>
    6e36:	2300      	movs	r3, #0
    6e38:	990c      	ldr	r1, [sp, #48]	; 0x30
    6e3a:	4620      	mov	r0, r4
    6e3c:	220a      	movs	r2, #10
    6e3e:	f001 fd81 	bl	8944 <__multadd>
    6e42:	9b11      	ldr	r3, [sp, #68]	; 0x44
    6e44:	9308      	str	r3, [sp, #32]
    6e46:	900c      	str	r0, [sp, #48]	; 0x30
    6e48:	e4a0      	b.n	678c <_dtoa_r+0x7bc>
    6e4a:	9908      	ldr	r1, [sp, #32]
    6e4c:	290e      	cmp	r1, #14
    6e4e:	bf8c      	ite	hi
    6e50:	2700      	movhi	r7, #0
    6e52:	f007 0701 	andls.w	r7, r7, #1
    6e56:	f7ff b9fa 	b.w	624e <_dtoa_r+0x27e>
    6e5a:	f43f ac81 	beq.w	6760 <_dtoa_r+0x790>
    6e5e:	331c      	adds	r3, #28
    6e60:	e479      	b.n	6756 <_dtoa_r+0x786>
    6e62:	2701      	movs	r7, #1
    6e64:	f7ff b98a 	b.w	617c <_dtoa_r+0x1ac>

00006e68 <_fflush_r>:
    6e68:	690b      	ldr	r3, [r1, #16]
    6e6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6e6e:	460c      	mov	r4, r1
    6e70:	4680      	mov	r8, r0
    6e72:	2b00      	cmp	r3, #0
    6e74:	d071      	beq.n	6f5a <_fflush_r+0xf2>
    6e76:	b110      	cbz	r0, 6e7e <_fflush_r+0x16>
    6e78:	6983      	ldr	r3, [r0, #24]
    6e7a:	2b00      	cmp	r3, #0
    6e7c:	d078      	beq.n	6f70 <_fflush_r+0x108>
    6e7e:	f24a 134c 	movw	r3, #41292	; 0xa14c
    6e82:	f2c0 0300 	movt	r3, #0
    6e86:	429c      	cmp	r4, r3
    6e88:	bf08      	it	eq
    6e8a:	f8d8 4004 	ldreq.w	r4, [r8, #4]
    6e8e:	d010      	beq.n	6eb2 <_fflush_r+0x4a>
    6e90:	f24a 136c 	movw	r3, #41324	; 0xa16c
    6e94:	f2c0 0300 	movt	r3, #0
    6e98:	429c      	cmp	r4, r3
    6e9a:	bf08      	it	eq
    6e9c:	f8d8 4008 	ldreq.w	r4, [r8, #8]
    6ea0:	d007      	beq.n	6eb2 <_fflush_r+0x4a>
    6ea2:	f24a 138c 	movw	r3, #41356	; 0xa18c
    6ea6:	f2c0 0300 	movt	r3, #0
    6eaa:	429c      	cmp	r4, r3
    6eac:	bf08      	it	eq
    6eae:	f8d8 400c 	ldreq.w	r4, [r8, #12]
    6eb2:	89a3      	ldrh	r3, [r4, #12]
    6eb4:	b21a      	sxth	r2, r3
    6eb6:	f012 0f08 	tst.w	r2, #8
    6eba:	d135      	bne.n	6f28 <_fflush_r+0xc0>
    6ebc:	6862      	ldr	r2, [r4, #4]
    6ebe:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    6ec2:	81a3      	strh	r3, [r4, #12]
    6ec4:	2a00      	cmp	r2, #0
    6ec6:	dd5e      	ble.n	6f86 <_fflush_r+0x11e>
    6ec8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    6eca:	2e00      	cmp	r6, #0
    6ecc:	d045      	beq.n	6f5a <_fflush_r+0xf2>
    6ece:	b29b      	uxth	r3, r3
    6ed0:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
    6ed4:	bf18      	it	ne
    6ed6:	6d65      	ldrne	r5, [r4, #84]	; 0x54
    6ed8:	d059      	beq.n	6f8e <_fflush_r+0x126>
    6eda:	f013 0f04 	tst.w	r3, #4
    6ede:	d14a      	bne.n	6f76 <_fflush_r+0x10e>
    6ee0:	2300      	movs	r3, #0
    6ee2:	4640      	mov	r0, r8
    6ee4:	6a21      	ldr	r1, [r4, #32]
    6ee6:	462a      	mov	r2, r5
    6ee8:	47b0      	blx	r6
    6eea:	4285      	cmp	r5, r0
    6eec:	d138      	bne.n	6f60 <_fflush_r+0xf8>
    6eee:	89a1      	ldrh	r1, [r4, #12]
    6ef0:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    6ef4:	6922      	ldr	r2, [r4, #16]
    6ef6:	f2c0 0300 	movt	r3, #0
    6efa:	ea01 0303 	and.w	r3, r1, r3
    6efe:	2100      	movs	r1, #0
    6f00:	6061      	str	r1, [r4, #4]
    6f02:	f413 5f80 	tst.w	r3, #4096	; 0x1000
    6f06:	6b61      	ldr	r1, [r4, #52]	; 0x34
    6f08:	81a3      	strh	r3, [r4, #12]
    6f0a:	6022      	str	r2, [r4, #0]
    6f0c:	bf18      	it	ne
    6f0e:	6565      	strne	r5, [r4, #84]	; 0x54
    6f10:	b319      	cbz	r1, 6f5a <_fflush_r+0xf2>
    6f12:	f104 0344 	add.w	r3, r4, #68	; 0x44
    6f16:	4299      	cmp	r1, r3
    6f18:	d002      	beq.n	6f20 <_fflush_r+0xb8>
    6f1a:	4640      	mov	r0, r8
    6f1c:	f000 f998 	bl	7250 <_free_r>
    6f20:	2000      	movs	r0, #0
    6f22:	6360      	str	r0, [r4, #52]	; 0x34
    6f24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    6f28:	6926      	ldr	r6, [r4, #16]
    6f2a:	b1b6      	cbz	r6, 6f5a <_fflush_r+0xf2>
    6f2c:	6825      	ldr	r5, [r4, #0]
    6f2e:	6026      	str	r6, [r4, #0]
    6f30:	1bad      	subs	r5, r5, r6
    6f32:	f012 0f03 	tst.w	r2, #3
    6f36:	bf0c      	ite	eq
    6f38:	6963      	ldreq	r3, [r4, #20]
    6f3a:	2300      	movne	r3, #0
    6f3c:	60a3      	str	r3, [r4, #8]
    6f3e:	e00a      	b.n	6f56 <_fflush_r+0xee>
    6f40:	4632      	mov	r2, r6
    6f42:	462b      	mov	r3, r5
    6f44:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    6f46:	4640      	mov	r0, r8
    6f48:	6a21      	ldr	r1, [r4, #32]
    6f4a:	47b8      	blx	r7
    6f4c:	2800      	cmp	r0, #0
    6f4e:	ebc0 0505 	rsb	r5, r0, r5
    6f52:	4406      	add	r6, r0
    6f54:	dd04      	ble.n	6f60 <_fflush_r+0xf8>
    6f56:	2d00      	cmp	r5, #0
    6f58:	dcf2      	bgt.n	6f40 <_fflush_r+0xd8>
    6f5a:	2000      	movs	r0, #0
    6f5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    6f60:	89a3      	ldrh	r3, [r4, #12]
    6f62:	f04f 30ff 	mov.w	r0, #4294967295
    6f66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    6f6a:	81a3      	strh	r3, [r4, #12]
    6f6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    6f70:	f000 f8ea 	bl	7148 <__sinit>
    6f74:	e783      	b.n	6e7e <_fflush_r+0x16>
    6f76:	6862      	ldr	r2, [r4, #4]
    6f78:	6b63      	ldr	r3, [r4, #52]	; 0x34
    6f7a:	1aad      	subs	r5, r5, r2
    6f7c:	2b00      	cmp	r3, #0
    6f7e:	d0af      	beq.n	6ee0 <_fflush_r+0x78>
    6f80:	6c23      	ldr	r3, [r4, #64]	; 0x40
    6f82:	1aed      	subs	r5, r5, r3
    6f84:	e7ac      	b.n	6ee0 <_fflush_r+0x78>
    6f86:	6c22      	ldr	r2, [r4, #64]	; 0x40
    6f88:	2a00      	cmp	r2, #0
    6f8a:	dc9d      	bgt.n	6ec8 <_fflush_r+0x60>
    6f8c:	e7e5      	b.n	6f5a <_fflush_r+0xf2>
    6f8e:	2301      	movs	r3, #1
    6f90:	4640      	mov	r0, r8
    6f92:	6a21      	ldr	r1, [r4, #32]
    6f94:	47b0      	blx	r6
    6f96:	f1b0 3fff 	cmp.w	r0, #4294967295
    6f9a:	4605      	mov	r5, r0
    6f9c:	d002      	beq.n	6fa4 <_fflush_r+0x13c>
    6f9e:	89a3      	ldrh	r3, [r4, #12]
    6fa0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    6fa2:	e79a      	b.n	6eda <_fflush_r+0x72>
    6fa4:	f8d8 3000 	ldr.w	r3, [r8]
    6fa8:	2b1d      	cmp	r3, #29
    6faa:	d0d6      	beq.n	6f5a <_fflush_r+0xf2>
    6fac:	89a3      	ldrh	r3, [r4, #12]
    6fae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    6fb2:	81a3      	strh	r3, [r4, #12]
    6fb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00006fb8 <fflush>:
    6fb8:	4601      	mov	r1, r0
    6fba:	b128      	cbz	r0, 6fc8 <fflush+0x10>
    6fbc:	f240 0384 	movw	r3, #132	; 0x84
    6fc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6fc4:	6818      	ldr	r0, [r3, #0]
    6fc6:	e74f      	b.n	6e68 <_fflush_r>
    6fc8:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
    6fcc:	f646 6169 	movw	r1, #28265	; 0x6e69
    6fd0:	f2c0 0300 	movt	r3, #0
    6fd4:	f2c0 0100 	movt	r1, #0
    6fd8:	6818      	ldr	r0, [r3, #0]
    6fda:	f000 bbb3 	b.w	7744 <_fwalk_reent>
    6fde:	bf00      	nop

00006fe0 <__sfp_lock_acquire>:
    6fe0:	4770      	bx	lr
    6fe2:	bf00      	nop

00006fe4 <__sfp_lock_release>:
    6fe4:	4770      	bx	lr
    6fe6:	bf00      	nop

00006fe8 <__sinit_lock_acquire>:
    6fe8:	4770      	bx	lr
    6fea:	bf00      	nop

00006fec <__sinit_lock_release>:
    6fec:	4770      	bx	lr
    6fee:	bf00      	nop

00006ff0 <__fp_lock>:
    6ff0:	2000      	movs	r0, #0
    6ff2:	4770      	bx	lr

00006ff4 <__fp_unlock>:
    6ff4:	2000      	movs	r0, #0
    6ff6:	4770      	bx	lr

00006ff8 <__fp_unlock_all>:
    6ff8:	f240 0384 	movw	r3, #132	; 0x84
    6ffc:	f646 71f5 	movw	r1, #28661	; 0x6ff5
    7000:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7004:	f2c0 0100 	movt	r1, #0
    7008:	6818      	ldr	r0, [r3, #0]
    700a:	f000 bbc5 	b.w	7798 <_fwalk>
    700e:	bf00      	nop

00007010 <__fp_lock_all>:
    7010:	f240 0384 	movw	r3, #132	; 0x84
    7014:	f646 71f1 	movw	r1, #28657	; 0x6ff1
    7018:	f2c2 0300 	movt	r3, #8192	; 0x2000
    701c:	f2c0 0100 	movt	r1, #0
    7020:	6818      	ldr	r0, [r3, #0]
    7022:	f000 bbb9 	b.w	7798 <_fwalk>
    7026:	bf00      	nop

00007028 <_cleanup_r>:
    7028:	f249 313d 	movw	r1, #37693	; 0x933d
    702c:	f2c0 0100 	movt	r1, #0
    7030:	f000 bbb2 	b.w	7798 <_fwalk>

00007034 <_cleanup>:
    7034:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
    7038:	f2c0 0300 	movt	r3, #0
    703c:	6818      	ldr	r0, [r3, #0]
    703e:	e7f3      	b.n	7028 <_cleanup_r>

00007040 <std>:
    7040:	b510      	push	{r4, lr}
    7042:	4604      	mov	r4, r0
    7044:	2300      	movs	r3, #0
    7046:	305c      	adds	r0, #92	; 0x5c
    7048:	81a1      	strh	r1, [r4, #12]
    704a:	4619      	mov	r1, r3
    704c:	81e2      	strh	r2, [r4, #14]
    704e:	2208      	movs	r2, #8
    7050:	6023      	str	r3, [r4, #0]
    7052:	6063      	str	r3, [r4, #4]
    7054:	60a3      	str	r3, [r4, #8]
    7056:	6663      	str	r3, [r4, #100]	; 0x64
    7058:	6123      	str	r3, [r4, #16]
    705a:	6163      	str	r3, [r4, #20]
    705c:	61a3      	str	r3, [r4, #24]
    705e:	f7fd f913 	bl	4288 <memset>
    7062:	f648 709d 	movw	r0, #36765	; 0x8f9d
    7066:	f648 7161 	movw	r1, #36705	; 0x8f61
    706a:	f648 7239 	movw	r2, #36665	; 0x8f39
    706e:	f648 7331 	movw	r3, #36657	; 0x8f31
    7072:	f2c0 0000 	movt	r0, #0
    7076:	f2c0 0100 	movt	r1, #0
    707a:	f2c0 0200 	movt	r2, #0
    707e:	f2c0 0300 	movt	r3, #0
    7082:	6260      	str	r0, [r4, #36]	; 0x24
    7084:	62a1      	str	r1, [r4, #40]	; 0x28
    7086:	62e2      	str	r2, [r4, #44]	; 0x2c
    7088:	6323      	str	r3, [r4, #48]	; 0x30
    708a:	6224      	str	r4, [r4, #32]
    708c:	bd10      	pop	{r4, pc}
    708e:	bf00      	nop

00007090 <__sfmoreglue>:
    7090:	b570      	push	{r4, r5, r6, lr}
    7092:	2568      	movs	r5, #104	; 0x68
    7094:	460e      	mov	r6, r1
    7096:	fb05 f501 	mul.w	r5, r5, r1
    709a:	f105 010c 	add.w	r1, r5, #12
    709e:	f000 fc59 	bl	7954 <_malloc_r>
    70a2:	4604      	mov	r4, r0
    70a4:	b148      	cbz	r0, 70ba <__sfmoreglue+0x2a>
    70a6:	f100 030c 	add.w	r3, r0, #12
    70aa:	2100      	movs	r1, #0
    70ac:	6046      	str	r6, [r0, #4]
    70ae:	462a      	mov	r2, r5
    70b0:	4618      	mov	r0, r3
    70b2:	6021      	str	r1, [r4, #0]
    70b4:	60a3      	str	r3, [r4, #8]
    70b6:	f7fd f8e7 	bl	4288 <memset>
    70ba:	4620      	mov	r0, r4
    70bc:	bd70      	pop	{r4, r5, r6, pc}
    70be:	bf00      	nop

000070c0 <__sfp>:
    70c0:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
    70c4:	f2c0 0300 	movt	r3, #0
    70c8:	b570      	push	{r4, r5, r6, lr}
    70ca:	681d      	ldr	r5, [r3, #0]
    70cc:	4606      	mov	r6, r0
    70ce:	69ab      	ldr	r3, [r5, #24]
    70d0:	2b00      	cmp	r3, #0
    70d2:	d02a      	beq.n	712a <__sfp+0x6a>
    70d4:	35d8      	adds	r5, #216	; 0xd8
    70d6:	686b      	ldr	r3, [r5, #4]
    70d8:	68ac      	ldr	r4, [r5, #8]
    70da:	3b01      	subs	r3, #1
    70dc:	d503      	bpl.n	70e6 <__sfp+0x26>
    70de:	e020      	b.n	7122 <__sfp+0x62>
    70e0:	3468      	adds	r4, #104	; 0x68
    70e2:	3b01      	subs	r3, #1
    70e4:	d41d      	bmi.n	7122 <__sfp+0x62>
    70e6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    70ea:	2a00      	cmp	r2, #0
    70ec:	d1f8      	bne.n	70e0 <__sfp+0x20>
    70ee:	2500      	movs	r5, #0
    70f0:	f04f 33ff 	mov.w	r3, #4294967295
    70f4:	6665      	str	r5, [r4, #100]	; 0x64
    70f6:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    70fa:	81e3      	strh	r3, [r4, #14]
    70fc:	4629      	mov	r1, r5
    70fe:	f04f 0301 	mov.w	r3, #1
    7102:	6025      	str	r5, [r4, #0]
    7104:	81a3      	strh	r3, [r4, #12]
    7106:	2208      	movs	r2, #8
    7108:	60a5      	str	r5, [r4, #8]
    710a:	6065      	str	r5, [r4, #4]
    710c:	6125      	str	r5, [r4, #16]
    710e:	6165      	str	r5, [r4, #20]
    7110:	61a5      	str	r5, [r4, #24]
    7112:	f7fd f8b9 	bl	4288 <memset>
    7116:	64e5      	str	r5, [r4, #76]	; 0x4c
    7118:	6365      	str	r5, [r4, #52]	; 0x34
    711a:	63a5      	str	r5, [r4, #56]	; 0x38
    711c:	64a5      	str	r5, [r4, #72]	; 0x48
    711e:	4620      	mov	r0, r4
    7120:	bd70      	pop	{r4, r5, r6, pc}
    7122:	6828      	ldr	r0, [r5, #0]
    7124:	b128      	cbz	r0, 7132 <__sfp+0x72>
    7126:	4605      	mov	r5, r0
    7128:	e7d5      	b.n	70d6 <__sfp+0x16>
    712a:	4628      	mov	r0, r5
    712c:	f000 f80c 	bl	7148 <__sinit>
    7130:	e7d0      	b.n	70d4 <__sfp+0x14>
    7132:	4630      	mov	r0, r6
    7134:	2104      	movs	r1, #4
    7136:	f7ff ffab 	bl	7090 <__sfmoreglue>
    713a:	6028      	str	r0, [r5, #0]
    713c:	2800      	cmp	r0, #0
    713e:	d1f2      	bne.n	7126 <__sfp+0x66>
    7140:	230c      	movs	r3, #12
    7142:	4604      	mov	r4, r0
    7144:	6033      	str	r3, [r6, #0]
    7146:	e7ea      	b.n	711e <__sfp+0x5e>

00007148 <__sinit>:
    7148:	b570      	push	{r4, r5, r6, lr}
    714a:	6986      	ldr	r6, [r0, #24]
    714c:	4604      	mov	r4, r0
    714e:	b106      	cbz	r6, 7152 <__sinit+0xa>
    7150:	bd70      	pop	{r4, r5, r6, pc}
    7152:	f247 0329 	movw	r3, #28713	; 0x7029
    7156:	2501      	movs	r5, #1
    7158:	f2c0 0300 	movt	r3, #0
    715c:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
    7160:	6283      	str	r3, [r0, #40]	; 0x28
    7162:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
    7166:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
    716a:	6185      	str	r5, [r0, #24]
    716c:	f7ff ffa8 	bl	70c0 <__sfp>
    7170:	6060      	str	r0, [r4, #4]
    7172:	4620      	mov	r0, r4
    7174:	f7ff ffa4 	bl	70c0 <__sfp>
    7178:	60a0      	str	r0, [r4, #8]
    717a:	4620      	mov	r0, r4
    717c:	f7ff ffa0 	bl	70c0 <__sfp>
    7180:	4632      	mov	r2, r6
    7182:	2104      	movs	r1, #4
    7184:	4623      	mov	r3, r4
    7186:	60e0      	str	r0, [r4, #12]
    7188:	6860      	ldr	r0, [r4, #4]
    718a:	f7ff ff59 	bl	7040 <std>
    718e:	462a      	mov	r2, r5
    7190:	68a0      	ldr	r0, [r4, #8]
    7192:	2109      	movs	r1, #9
    7194:	4623      	mov	r3, r4
    7196:	f7ff ff53 	bl	7040 <std>
    719a:	4623      	mov	r3, r4
    719c:	68e0      	ldr	r0, [r4, #12]
    719e:	2112      	movs	r1, #18
    71a0:	2202      	movs	r2, #2
    71a2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    71a6:	e74b      	b.n	7040 <std>

000071a8 <_malloc_trim_r>:
    71a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    71aa:	f240 1478 	movw	r4, #376	; 0x178
    71ae:	f2c2 0400 	movt	r4, #8192	; 0x2000
    71b2:	460f      	mov	r7, r1
    71b4:	4605      	mov	r5, r0
    71b6:	f000 fffd 	bl	81b4 <__malloc_lock>
    71ba:	68a3      	ldr	r3, [r4, #8]
    71bc:	685e      	ldr	r6, [r3, #4]
    71be:	f026 0603 	bic.w	r6, r6, #3
    71c2:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
    71c6:	330f      	adds	r3, #15
    71c8:	1bdf      	subs	r7, r3, r7
    71ca:	0b3f      	lsrs	r7, r7, #12
    71cc:	3f01      	subs	r7, #1
    71ce:	033f      	lsls	r7, r7, #12
    71d0:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
    71d4:	db07      	blt.n	71e6 <_malloc_trim_r+0x3e>
    71d6:	2100      	movs	r1, #0
    71d8:	4628      	mov	r0, r5
    71da:	f001 fe95 	bl	8f08 <_sbrk_r>
    71de:	68a3      	ldr	r3, [r4, #8]
    71e0:	18f3      	adds	r3, r6, r3
    71e2:	4283      	cmp	r3, r0
    71e4:	d004      	beq.n	71f0 <_malloc_trim_r+0x48>
    71e6:	4628      	mov	r0, r5
    71e8:	f000 ffe6 	bl	81b8 <__malloc_unlock>
    71ec:	2000      	movs	r0, #0
    71ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    71f0:	4279      	negs	r1, r7
    71f2:	4628      	mov	r0, r5
    71f4:	f001 fe88 	bl	8f08 <_sbrk_r>
    71f8:	f1b0 3fff 	cmp.w	r0, #4294967295
    71fc:	d010      	beq.n	7220 <_malloc_trim_r+0x78>
    71fe:	68a2      	ldr	r2, [r4, #8]
    7200:	f240 53c4 	movw	r3, #1476	; 0x5c4
    7204:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7208:	1bf6      	subs	r6, r6, r7
    720a:	f046 0601 	orr.w	r6, r6, #1
    720e:	4628      	mov	r0, r5
    7210:	6056      	str	r6, [r2, #4]
    7212:	681a      	ldr	r2, [r3, #0]
    7214:	1bd7      	subs	r7, r2, r7
    7216:	601f      	str	r7, [r3, #0]
    7218:	f000 ffce 	bl	81b8 <__malloc_unlock>
    721c:	2001      	movs	r0, #1
    721e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7220:	2100      	movs	r1, #0
    7222:	4628      	mov	r0, r5
    7224:	f001 fe70 	bl	8f08 <_sbrk_r>
    7228:	68a3      	ldr	r3, [r4, #8]
    722a:	1ac2      	subs	r2, r0, r3
    722c:	2a0f      	cmp	r2, #15
    722e:	ddda      	ble.n	71e6 <_malloc_trim_r+0x3e>
    7230:	f240 5480 	movw	r4, #1408	; 0x580
    7234:	f240 51c4 	movw	r1, #1476	; 0x5c4
    7238:	f2c2 0400 	movt	r4, #8192	; 0x2000
    723c:	f2c2 0100 	movt	r1, #8192	; 0x2000
    7240:	f042 0201 	orr.w	r2, r2, #1
    7244:	6824      	ldr	r4, [r4, #0]
    7246:	1b00      	subs	r0, r0, r4
    7248:	6008      	str	r0, [r1, #0]
    724a:	605a      	str	r2, [r3, #4]
    724c:	e7cb      	b.n	71e6 <_malloc_trim_r+0x3e>
    724e:	bf00      	nop

00007250 <_free_r>:
    7250:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7254:	4605      	mov	r5, r0
    7256:	460c      	mov	r4, r1
    7258:	2900      	cmp	r1, #0
    725a:	f000 8088 	beq.w	736e <_free_r+0x11e>
    725e:	f000 ffa9 	bl	81b4 <__malloc_lock>
    7262:	f1a4 0208 	sub.w	r2, r4, #8
    7266:	f240 1078 	movw	r0, #376	; 0x178
    726a:	6856      	ldr	r6, [r2, #4]
    726c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    7270:	f026 0301 	bic.w	r3, r6, #1
    7274:	f8d0 c008 	ldr.w	ip, [r0, #8]
    7278:	18d1      	adds	r1, r2, r3
    727a:	458c      	cmp	ip, r1
    727c:	684f      	ldr	r7, [r1, #4]
    727e:	f027 0703 	bic.w	r7, r7, #3
    7282:	f000 8095 	beq.w	73b0 <_free_r+0x160>
    7286:	f016 0601 	ands.w	r6, r6, #1
    728a:	604f      	str	r7, [r1, #4]
    728c:	d05f      	beq.n	734e <_free_r+0xfe>
    728e:	2600      	movs	r6, #0
    7290:	19cc      	adds	r4, r1, r7
    7292:	6864      	ldr	r4, [r4, #4]
    7294:	f014 0f01 	tst.w	r4, #1
    7298:	d106      	bne.n	72a8 <_free_r+0x58>
    729a:	19db      	adds	r3, r3, r7
    729c:	2e00      	cmp	r6, #0
    729e:	d07a      	beq.n	7396 <_free_r+0x146>
    72a0:	688c      	ldr	r4, [r1, #8]
    72a2:	68c9      	ldr	r1, [r1, #12]
    72a4:	608c      	str	r4, [r1, #8]
    72a6:	60e1      	str	r1, [r4, #12]
    72a8:	f043 0101 	orr.w	r1, r3, #1
    72ac:	50d3      	str	r3, [r2, r3]
    72ae:	6051      	str	r1, [r2, #4]
    72b0:	2e00      	cmp	r6, #0
    72b2:	d147      	bne.n	7344 <_free_r+0xf4>
    72b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    72b8:	d35b      	bcc.n	7372 <_free_r+0x122>
    72ba:	0a59      	lsrs	r1, r3, #9
    72bc:	2904      	cmp	r1, #4
    72be:	bf9e      	ittt	ls
    72c0:	ea4f 1c93 	movls.w	ip, r3, lsr #6
    72c4:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
    72c8:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    72cc:	d928      	bls.n	7320 <_free_r+0xd0>
    72ce:	2914      	cmp	r1, #20
    72d0:	bf9c      	itt	ls
    72d2:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
    72d6:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    72da:	d921      	bls.n	7320 <_free_r+0xd0>
    72dc:	2954      	cmp	r1, #84	; 0x54
    72de:	bf9e      	ittt	ls
    72e0:	ea4f 3c13 	movls.w	ip, r3, lsr #12
    72e4:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
    72e8:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    72ec:	d918      	bls.n	7320 <_free_r+0xd0>
    72ee:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
    72f2:	bf9e      	ittt	ls
    72f4:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
    72f8:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
    72fc:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    7300:	d90e      	bls.n	7320 <_free_r+0xd0>
    7302:	f240 5c54 	movw	ip, #1364	; 0x554
    7306:	4561      	cmp	r1, ip
    7308:	bf95      	itete	ls
    730a:	ea4f 4c93 	movls.w	ip, r3, lsr #18
    730e:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
    7312:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
    7316:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
    731a:	bf98      	it	ls
    731c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    7320:	1904      	adds	r4, r0, r4
    7322:	68a1      	ldr	r1, [r4, #8]
    7324:	42a1      	cmp	r1, r4
    7326:	d103      	bne.n	7330 <_free_r+0xe0>
    7328:	e064      	b.n	73f4 <_free_r+0x1a4>
    732a:	6889      	ldr	r1, [r1, #8]
    732c:	428c      	cmp	r4, r1
    732e:	d004      	beq.n	733a <_free_r+0xea>
    7330:	6848      	ldr	r0, [r1, #4]
    7332:	f020 0003 	bic.w	r0, r0, #3
    7336:	4283      	cmp	r3, r0
    7338:	d3f7      	bcc.n	732a <_free_r+0xda>
    733a:	68cb      	ldr	r3, [r1, #12]
    733c:	60d3      	str	r3, [r2, #12]
    733e:	6091      	str	r1, [r2, #8]
    7340:	60ca      	str	r2, [r1, #12]
    7342:	609a      	str	r2, [r3, #8]
    7344:	4628      	mov	r0, r5
    7346:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    734a:	f000 bf35 	b.w	81b8 <__malloc_unlock>
    734e:	f854 4c08 	ldr.w	r4, [r4, #-8]
    7352:	f100 0c08 	add.w	ip, r0, #8
    7356:	1b12      	subs	r2, r2, r4
    7358:	191b      	adds	r3, r3, r4
    735a:	6894      	ldr	r4, [r2, #8]
    735c:	4564      	cmp	r4, ip
    735e:	d047      	beq.n	73f0 <_free_r+0x1a0>
    7360:	f8d2 c00c 	ldr.w	ip, [r2, #12]
    7364:	f8cc 4008 	str.w	r4, [ip, #8]
    7368:	f8c4 c00c 	str.w	ip, [r4, #12]
    736c:	e790      	b.n	7290 <_free_r+0x40>
    736e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7372:	08db      	lsrs	r3, r3, #3
    7374:	f04f 0c01 	mov.w	ip, #1
    7378:	6846      	ldr	r6, [r0, #4]
    737a:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
    737e:	109b      	asrs	r3, r3, #2
    7380:	fa0c f303 	lsl.w	r3, ip, r3
    7384:	60d1      	str	r1, [r2, #12]
    7386:	688c      	ldr	r4, [r1, #8]
    7388:	ea46 0303 	orr.w	r3, r6, r3
    738c:	6043      	str	r3, [r0, #4]
    738e:	6094      	str	r4, [r2, #8]
    7390:	60e2      	str	r2, [r4, #12]
    7392:	608a      	str	r2, [r1, #8]
    7394:	e7d6      	b.n	7344 <_free_r+0xf4>
    7396:	688c      	ldr	r4, [r1, #8]
    7398:	4f1c      	ldr	r7, [pc, #112]	; (740c <_free_r+0x1bc>)
    739a:	42bc      	cmp	r4, r7
    739c:	d181      	bne.n	72a2 <_free_r+0x52>
    739e:	50d3      	str	r3, [r2, r3]
    73a0:	f043 0301 	orr.w	r3, r3, #1
    73a4:	60e2      	str	r2, [r4, #12]
    73a6:	60a2      	str	r2, [r4, #8]
    73a8:	6053      	str	r3, [r2, #4]
    73aa:	6094      	str	r4, [r2, #8]
    73ac:	60d4      	str	r4, [r2, #12]
    73ae:	e7c9      	b.n	7344 <_free_r+0xf4>
    73b0:	18fb      	adds	r3, r7, r3
    73b2:	f016 0f01 	tst.w	r6, #1
    73b6:	d107      	bne.n	73c8 <_free_r+0x178>
    73b8:	f854 1c08 	ldr.w	r1, [r4, #-8]
    73bc:	1a52      	subs	r2, r2, r1
    73be:	185b      	adds	r3, r3, r1
    73c0:	68d4      	ldr	r4, [r2, #12]
    73c2:	6891      	ldr	r1, [r2, #8]
    73c4:	60a1      	str	r1, [r4, #8]
    73c6:	60cc      	str	r4, [r1, #12]
    73c8:	f240 5184 	movw	r1, #1412	; 0x584
    73cc:	6082      	str	r2, [r0, #8]
    73ce:	f2c2 0100 	movt	r1, #8192	; 0x2000
    73d2:	f043 0001 	orr.w	r0, r3, #1
    73d6:	6050      	str	r0, [r2, #4]
    73d8:	680a      	ldr	r2, [r1, #0]
    73da:	4293      	cmp	r3, r2
    73dc:	d3b2      	bcc.n	7344 <_free_r+0xf4>
    73de:	f240 53c0 	movw	r3, #1472	; 0x5c0
    73e2:	4628      	mov	r0, r5
    73e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    73e8:	6819      	ldr	r1, [r3, #0]
    73ea:	f7ff fedd 	bl	71a8 <_malloc_trim_r>
    73ee:	e7a9      	b.n	7344 <_free_r+0xf4>
    73f0:	2601      	movs	r6, #1
    73f2:	e74d      	b.n	7290 <_free_r+0x40>
    73f4:	2601      	movs	r6, #1
    73f6:	6844      	ldr	r4, [r0, #4]
    73f8:	ea4f 0cac 	mov.w	ip, ip, asr #2
    73fc:	460b      	mov	r3, r1
    73fe:	fa06 fc0c 	lsl.w	ip, r6, ip
    7402:	ea44 040c 	orr.w	r4, r4, ip
    7406:	6044      	str	r4, [r0, #4]
    7408:	e798      	b.n	733c <_free_r+0xec>
    740a:	bf00      	nop
    740c:	20000180 	.word	0x20000180

00007410 <__sfvwrite_r>:
    7410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7414:	6893      	ldr	r3, [r2, #8]
    7416:	b085      	sub	sp, #20
    7418:	4690      	mov	r8, r2
    741a:	460c      	mov	r4, r1
    741c:	9003      	str	r0, [sp, #12]
    741e:	2b00      	cmp	r3, #0
    7420:	d064      	beq.n	74ec <__sfvwrite_r+0xdc>
    7422:	8988      	ldrh	r0, [r1, #12]
    7424:	fa1f fa80 	uxth.w	sl, r0
    7428:	f01a 0f08 	tst.w	sl, #8
    742c:	f000 80a0 	beq.w	7570 <__sfvwrite_r+0x160>
    7430:	690b      	ldr	r3, [r1, #16]
    7432:	2b00      	cmp	r3, #0
    7434:	f000 809c 	beq.w	7570 <__sfvwrite_r+0x160>
    7438:	f01a 0b02 	ands.w	fp, sl, #2
    743c:	f8d8 5000 	ldr.w	r5, [r8]
    7440:	bf1c      	itt	ne
    7442:	f04f 0a00 	movne.w	sl, #0
    7446:	4657      	movne	r7, sl
    7448:	d136      	bne.n	74b8 <__sfvwrite_r+0xa8>
    744a:	f01a 0a01 	ands.w	sl, sl, #1
    744e:	bf1d      	ittte	ne
    7450:	46dc      	movne	ip, fp
    7452:	46d9      	movne	r9, fp
    7454:	465f      	movne	r7, fp
    7456:	4656      	moveq	r6, sl
    7458:	d152      	bne.n	7500 <__sfvwrite_r+0xf0>
    745a:	b326      	cbz	r6, 74a6 <__sfvwrite_r+0x96>
    745c:	b280      	uxth	r0, r0
    745e:	68a7      	ldr	r7, [r4, #8]
    7460:	f410 7f00 	tst.w	r0, #512	; 0x200
    7464:	f000 808f 	beq.w	7586 <__sfvwrite_r+0x176>
    7468:	42be      	cmp	r6, r7
    746a:	46bb      	mov	fp, r7
    746c:	f080 80a7 	bcs.w	75be <__sfvwrite_r+0x1ae>
    7470:	6820      	ldr	r0, [r4, #0]
    7472:	4637      	mov	r7, r6
    7474:	46b3      	mov	fp, r6
    7476:	465a      	mov	r2, fp
    7478:	4651      	mov	r1, sl
    747a:	f000 fe3f 	bl	80fc <memmove>
    747e:	68a2      	ldr	r2, [r4, #8]
    7480:	6823      	ldr	r3, [r4, #0]
    7482:	46b1      	mov	r9, r6
    7484:	1bd7      	subs	r7, r2, r7
    7486:	60a7      	str	r7, [r4, #8]
    7488:	4637      	mov	r7, r6
    748a:	445b      	add	r3, fp
    748c:	6023      	str	r3, [r4, #0]
    748e:	f8d8 3008 	ldr.w	r3, [r8, #8]
    7492:	ebc9 0606 	rsb	r6, r9, r6
    7496:	44ca      	add	sl, r9
    7498:	1bdf      	subs	r7, r3, r7
    749a:	f8c8 7008 	str.w	r7, [r8, #8]
    749e:	b32f      	cbz	r7, 74ec <__sfvwrite_r+0xdc>
    74a0:	89a0      	ldrh	r0, [r4, #12]
    74a2:	2e00      	cmp	r6, #0
    74a4:	d1da      	bne.n	745c <__sfvwrite_r+0x4c>
    74a6:	f8d5 a000 	ldr.w	sl, [r5]
    74aa:	686e      	ldr	r6, [r5, #4]
    74ac:	3508      	adds	r5, #8
    74ae:	e7d4      	b.n	745a <__sfvwrite_r+0x4a>
    74b0:	f8d5 a000 	ldr.w	sl, [r5]
    74b4:	686f      	ldr	r7, [r5, #4]
    74b6:	3508      	adds	r5, #8
    74b8:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
    74bc:	bf34      	ite	cc
    74be:	463b      	movcc	r3, r7
    74c0:	f44f 6380 	movcs.w	r3, #1024	; 0x400
    74c4:	4652      	mov	r2, sl
    74c6:	9803      	ldr	r0, [sp, #12]
    74c8:	2f00      	cmp	r7, #0
    74ca:	d0f1      	beq.n	74b0 <__sfvwrite_r+0xa0>
    74cc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    74ce:	6a21      	ldr	r1, [r4, #32]
    74d0:	47b0      	blx	r6
    74d2:	2800      	cmp	r0, #0
    74d4:	4482      	add	sl, r0
    74d6:	ebc0 0707 	rsb	r7, r0, r7
    74da:	f340 80ec 	ble.w	76b6 <__sfvwrite_r+0x2a6>
    74de:	f8d8 3008 	ldr.w	r3, [r8, #8]
    74e2:	1a18      	subs	r0, r3, r0
    74e4:	f8c8 0008 	str.w	r0, [r8, #8]
    74e8:	2800      	cmp	r0, #0
    74ea:	d1e5      	bne.n	74b8 <__sfvwrite_r+0xa8>
    74ec:	2000      	movs	r0, #0
    74ee:	b005      	add	sp, #20
    74f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    74f4:	f8d5 9000 	ldr.w	r9, [r5]
    74f8:	f04f 0c00 	mov.w	ip, #0
    74fc:	686f      	ldr	r7, [r5, #4]
    74fe:	3508      	adds	r5, #8
    7500:	2f00      	cmp	r7, #0
    7502:	d0f7      	beq.n	74f4 <__sfvwrite_r+0xe4>
    7504:	f1bc 0f00 	cmp.w	ip, #0
    7508:	f000 80b5 	beq.w	7676 <__sfvwrite_r+0x266>
    750c:	6963      	ldr	r3, [r4, #20]
    750e:	45bb      	cmp	fp, r7
    7510:	bf34      	ite	cc
    7512:	46da      	movcc	sl, fp
    7514:	46ba      	movcs	sl, r7
    7516:	68a6      	ldr	r6, [r4, #8]
    7518:	6820      	ldr	r0, [r4, #0]
    751a:	6922      	ldr	r2, [r4, #16]
    751c:	199e      	adds	r6, r3, r6
    751e:	4290      	cmp	r0, r2
    7520:	bf94      	ite	ls
    7522:	2200      	movls	r2, #0
    7524:	2201      	movhi	r2, #1
    7526:	45b2      	cmp	sl, r6
    7528:	bfd4      	ite	le
    752a:	2200      	movle	r2, #0
    752c:	f002 0201 	andgt.w	r2, r2, #1
    7530:	2a00      	cmp	r2, #0
    7532:	f040 80ae 	bne.w	7692 <__sfvwrite_r+0x282>
    7536:	459a      	cmp	sl, r3
    7538:	f2c0 8082 	blt.w	7640 <__sfvwrite_r+0x230>
    753c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    753e:	464a      	mov	r2, r9
    7540:	f8cd c004 	str.w	ip, [sp, #4]
    7544:	9803      	ldr	r0, [sp, #12]
    7546:	6a21      	ldr	r1, [r4, #32]
    7548:	47b0      	blx	r6
    754a:	f8dd c004 	ldr.w	ip, [sp, #4]
    754e:	1e06      	subs	r6, r0, #0
    7550:	f340 80b1 	ble.w	76b6 <__sfvwrite_r+0x2a6>
    7554:	ebbb 0b06 	subs.w	fp, fp, r6
    7558:	f000 8086 	beq.w	7668 <__sfvwrite_r+0x258>
    755c:	f8d8 3008 	ldr.w	r3, [r8, #8]
    7560:	44b1      	add	r9, r6
    7562:	1bbf      	subs	r7, r7, r6
    7564:	1b9e      	subs	r6, r3, r6
    7566:	f8c8 6008 	str.w	r6, [r8, #8]
    756a:	2e00      	cmp	r6, #0
    756c:	d1c8      	bne.n	7500 <__sfvwrite_r+0xf0>
    756e:	e7bd      	b.n	74ec <__sfvwrite_r+0xdc>
    7570:	9803      	ldr	r0, [sp, #12]
    7572:	4621      	mov	r1, r4
    7574:	f7fe fc18 	bl	5da8 <__swsetup_r>
    7578:	2800      	cmp	r0, #0
    757a:	f040 80d4 	bne.w	7726 <__sfvwrite_r+0x316>
    757e:	89a0      	ldrh	r0, [r4, #12]
    7580:	fa1f fa80 	uxth.w	sl, r0
    7584:	e758      	b.n	7438 <__sfvwrite_r+0x28>
    7586:	6820      	ldr	r0, [r4, #0]
    7588:	46b9      	mov	r9, r7
    758a:	6923      	ldr	r3, [r4, #16]
    758c:	4298      	cmp	r0, r3
    758e:	bf94      	ite	ls
    7590:	2300      	movls	r3, #0
    7592:	2301      	movhi	r3, #1
    7594:	42b7      	cmp	r7, r6
    7596:	bf2c      	ite	cs
    7598:	2300      	movcs	r3, #0
    759a:	f003 0301 	andcc.w	r3, r3, #1
    759e:	2b00      	cmp	r3, #0
    75a0:	f040 809d 	bne.w	76de <__sfvwrite_r+0x2ce>
    75a4:	6963      	ldr	r3, [r4, #20]
    75a6:	429e      	cmp	r6, r3
    75a8:	f0c0 808c 	bcc.w	76c4 <__sfvwrite_r+0x2b4>
    75ac:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    75ae:	4652      	mov	r2, sl
    75b0:	9803      	ldr	r0, [sp, #12]
    75b2:	6a21      	ldr	r1, [r4, #32]
    75b4:	47b8      	blx	r7
    75b6:	1e07      	subs	r7, r0, #0
    75b8:	dd7d      	ble.n	76b6 <__sfvwrite_r+0x2a6>
    75ba:	46b9      	mov	r9, r7
    75bc:	e767      	b.n	748e <__sfvwrite_r+0x7e>
    75be:	f410 6f90 	tst.w	r0, #1152	; 0x480
    75c2:	bf08      	it	eq
    75c4:	6820      	ldreq	r0, [r4, #0]
    75c6:	f43f af56 	beq.w	7476 <__sfvwrite_r+0x66>
    75ca:	6962      	ldr	r2, [r4, #20]
    75cc:	6921      	ldr	r1, [r4, #16]
    75ce:	6823      	ldr	r3, [r4, #0]
    75d0:	eb02 0942 	add.w	r9, r2, r2, lsl #1
    75d4:	1a5b      	subs	r3, r3, r1
    75d6:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
    75da:	f103 0c01 	add.w	ip, r3, #1
    75de:	44b4      	add	ip, r6
    75e0:	ea4f 0969 	mov.w	r9, r9, asr #1
    75e4:	45e1      	cmp	r9, ip
    75e6:	464a      	mov	r2, r9
    75e8:	bf3c      	itt	cc
    75ea:	46e1      	movcc	r9, ip
    75ec:	464a      	movcc	r2, r9
    75ee:	f410 6f80 	tst.w	r0, #1024	; 0x400
    75f2:	f000 8083 	beq.w	76fc <__sfvwrite_r+0x2ec>
    75f6:	4611      	mov	r1, r2
    75f8:	9803      	ldr	r0, [sp, #12]
    75fa:	9302      	str	r3, [sp, #8]
    75fc:	f000 f9aa 	bl	7954 <_malloc_r>
    7600:	9b02      	ldr	r3, [sp, #8]
    7602:	2800      	cmp	r0, #0
    7604:	f000 8099 	beq.w	773a <__sfvwrite_r+0x32a>
    7608:	461a      	mov	r2, r3
    760a:	6921      	ldr	r1, [r4, #16]
    760c:	9302      	str	r3, [sp, #8]
    760e:	9001      	str	r0, [sp, #4]
    7610:	f000 fcac 	bl	7f6c <memcpy>
    7614:	89a2      	ldrh	r2, [r4, #12]
    7616:	9b02      	ldr	r3, [sp, #8]
    7618:	f8dd c004 	ldr.w	ip, [sp, #4]
    761c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    7620:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    7624:	81a2      	strh	r2, [r4, #12]
    7626:	ebc3 0209 	rsb	r2, r3, r9
    762a:	eb0c 0003 	add.w	r0, ip, r3
    762e:	4637      	mov	r7, r6
    7630:	46b3      	mov	fp, r6
    7632:	60a2      	str	r2, [r4, #8]
    7634:	f8c4 c010 	str.w	ip, [r4, #16]
    7638:	6020      	str	r0, [r4, #0]
    763a:	f8c4 9014 	str.w	r9, [r4, #20]
    763e:	e71a      	b.n	7476 <__sfvwrite_r+0x66>
    7640:	4652      	mov	r2, sl
    7642:	4649      	mov	r1, r9
    7644:	4656      	mov	r6, sl
    7646:	f8cd c004 	str.w	ip, [sp, #4]
    764a:	f000 fd57 	bl	80fc <memmove>
    764e:	68a2      	ldr	r2, [r4, #8]
    7650:	6823      	ldr	r3, [r4, #0]
    7652:	ebbb 0b06 	subs.w	fp, fp, r6
    7656:	ebca 0202 	rsb	r2, sl, r2
    765a:	f8dd c004 	ldr.w	ip, [sp, #4]
    765e:	4453      	add	r3, sl
    7660:	60a2      	str	r2, [r4, #8]
    7662:	6023      	str	r3, [r4, #0]
    7664:	f47f af7a 	bne.w	755c <__sfvwrite_r+0x14c>
    7668:	9803      	ldr	r0, [sp, #12]
    766a:	4621      	mov	r1, r4
    766c:	f7ff fbfc 	bl	6e68 <_fflush_r>
    7670:	bb08      	cbnz	r0, 76b6 <__sfvwrite_r+0x2a6>
    7672:	46dc      	mov	ip, fp
    7674:	e772      	b.n	755c <__sfvwrite_r+0x14c>
    7676:	4648      	mov	r0, r9
    7678:	210a      	movs	r1, #10
    767a:	463a      	mov	r2, r7
    767c:	f000 fc3c 	bl	7ef8 <memchr>
    7680:	2800      	cmp	r0, #0
    7682:	d04b      	beq.n	771c <__sfvwrite_r+0x30c>
    7684:	f100 0b01 	add.w	fp, r0, #1
    7688:	f04f 0c01 	mov.w	ip, #1
    768c:	ebc9 0b0b 	rsb	fp, r9, fp
    7690:	e73c      	b.n	750c <__sfvwrite_r+0xfc>
    7692:	4649      	mov	r1, r9
    7694:	4632      	mov	r2, r6
    7696:	f8cd c004 	str.w	ip, [sp, #4]
    769a:	f000 fd2f 	bl	80fc <memmove>
    769e:	6823      	ldr	r3, [r4, #0]
    76a0:	4621      	mov	r1, r4
    76a2:	9803      	ldr	r0, [sp, #12]
    76a4:	199b      	adds	r3, r3, r6
    76a6:	6023      	str	r3, [r4, #0]
    76a8:	f7ff fbde 	bl	6e68 <_fflush_r>
    76ac:	f8dd c004 	ldr.w	ip, [sp, #4]
    76b0:	2800      	cmp	r0, #0
    76b2:	f43f af4f 	beq.w	7554 <__sfvwrite_r+0x144>
    76b6:	89a3      	ldrh	r3, [r4, #12]
    76b8:	f04f 30ff 	mov.w	r0, #4294967295
    76bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    76c0:	81a3      	strh	r3, [r4, #12]
    76c2:	e714      	b.n	74ee <__sfvwrite_r+0xde>
    76c4:	4632      	mov	r2, r6
    76c6:	4651      	mov	r1, sl
    76c8:	f000 fd18 	bl	80fc <memmove>
    76cc:	68a2      	ldr	r2, [r4, #8]
    76ce:	6823      	ldr	r3, [r4, #0]
    76d0:	4637      	mov	r7, r6
    76d2:	1b92      	subs	r2, r2, r6
    76d4:	46b1      	mov	r9, r6
    76d6:	199b      	adds	r3, r3, r6
    76d8:	60a2      	str	r2, [r4, #8]
    76da:	6023      	str	r3, [r4, #0]
    76dc:	e6d7      	b.n	748e <__sfvwrite_r+0x7e>
    76de:	4651      	mov	r1, sl
    76e0:	463a      	mov	r2, r7
    76e2:	f000 fd0b 	bl	80fc <memmove>
    76e6:	6823      	ldr	r3, [r4, #0]
    76e8:	9803      	ldr	r0, [sp, #12]
    76ea:	4621      	mov	r1, r4
    76ec:	19db      	adds	r3, r3, r7
    76ee:	6023      	str	r3, [r4, #0]
    76f0:	f7ff fbba 	bl	6e68 <_fflush_r>
    76f4:	2800      	cmp	r0, #0
    76f6:	f43f aeca 	beq.w	748e <__sfvwrite_r+0x7e>
    76fa:	e7dc      	b.n	76b6 <__sfvwrite_r+0x2a6>
    76fc:	9803      	ldr	r0, [sp, #12]
    76fe:	9302      	str	r3, [sp, #8]
    7700:	f001 fa08 	bl	8b14 <_realloc_r>
    7704:	9b02      	ldr	r3, [sp, #8]
    7706:	4684      	mov	ip, r0
    7708:	2800      	cmp	r0, #0
    770a:	d18c      	bne.n	7626 <__sfvwrite_r+0x216>
    770c:	6921      	ldr	r1, [r4, #16]
    770e:	9803      	ldr	r0, [sp, #12]
    7710:	f7ff fd9e 	bl	7250 <_free_r>
    7714:	9903      	ldr	r1, [sp, #12]
    7716:	230c      	movs	r3, #12
    7718:	600b      	str	r3, [r1, #0]
    771a:	e7cc      	b.n	76b6 <__sfvwrite_r+0x2a6>
    771c:	f107 0b01 	add.w	fp, r7, #1
    7720:	f04f 0c01 	mov.w	ip, #1
    7724:	e6f2      	b.n	750c <__sfvwrite_r+0xfc>
    7726:	9903      	ldr	r1, [sp, #12]
    7728:	2209      	movs	r2, #9
    772a:	89a3      	ldrh	r3, [r4, #12]
    772c:	f04f 30ff 	mov.w	r0, #4294967295
    7730:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    7734:	600a      	str	r2, [r1, #0]
    7736:	81a3      	strh	r3, [r4, #12]
    7738:	e6d9      	b.n	74ee <__sfvwrite_r+0xde>
    773a:	9a03      	ldr	r2, [sp, #12]
    773c:	230c      	movs	r3, #12
    773e:	6013      	str	r3, [r2, #0]
    7740:	e7b9      	b.n	76b6 <__sfvwrite_r+0x2a6>
    7742:	bf00      	nop

00007744 <_fwalk_reent>:
    7744:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    7748:	4607      	mov	r7, r0
    774a:	468a      	mov	sl, r1
    774c:	f7ff fc48 	bl	6fe0 <__sfp_lock_acquire>
    7750:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
    7754:	bf08      	it	eq
    7756:	46b0      	moveq	r8, r6
    7758:	d018      	beq.n	778c <_fwalk_reent+0x48>
    775a:	f04f 0800 	mov.w	r8, #0
    775e:	6875      	ldr	r5, [r6, #4]
    7760:	68b4      	ldr	r4, [r6, #8]
    7762:	3d01      	subs	r5, #1
    7764:	d40f      	bmi.n	7786 <_fwalk_reent+0x42>
    7766:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    776a:	b14b      	cbz	r3, 7780 <_fwalk_reent+0x3c>
    776c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    7770:	4621      	mov	r1, r4
    7772:	4638      	mov	r0, r7
    7774:	f1b3 3fff 	cmp.w	r3, #4294967295
    7778:	d002      	beq.n	7780 <_fwalk_reent+0x3c>
    777a:	47d0      	blx	sl
    777c:	ea48 0800 	orr.w	r8, r8, r0
    7780:	3468      	adds	r4, #104	; 0x68
    7782:	3d01      	subs	r5, #1
    7784:	d5ef      	bpl.n	7766 <_fwalk_reent+0x22>
    7786:	6836      	ldr	r6, [r6, #0]
    7788:	2e00      	cmp	r6, #0
    778a:	d1e8      	bne.n	775e <_fwalk_reent+0x1a>
    778c:	f7ff fc2a 	bl	6fe4 <__sfp_lock_release>
    7790:	4640      	mov	r0, r8
    7792:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    7796:	bf00      	nop

00007798 <_fwalk>:
    7798:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    779c:	4606      	mov	r6, r0
    779e:	4688      	mov	r8, r1
    77a0:	f7ff fc1e 	bl	6fe0 <__sfp_lock_acquire>
    77a4:	36d8      	adds	r6, #216	; 0xd8
    77a6:	bf08      	it	eq
    77a8:	4637      	moveq	r7, r6
    77aa:	d015      	beq.n	77d8 <_fwalk+0x40>
    77ac:	2700      	movs	r7, #0
    77ae:	6875      	ldr	r5, [r6, #4]
    77b0:	68b4      	ldr	r4, [r6, #8]
    77b2:	3d01      	subs	r5, #1
    77b4:	d40d      	bmi.n	77d2 <_fwalk+0x3a>
    77b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    77ba:	b13b      	cbz	r3, 77cc <_fwalk+0x34>
    77bc:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    77c0:	4620      	mov	r0, r4
    77c2:	f1b3 3fff 	cmp.w	r3, #4294967295
    77c6:	d001      	beq.n	77cc <_fwalk+0x34>
    77c8:	47c0      	blx	r8
    77ca:	4307      	orrs	r7, r0
    77cc:	3468      	adds	r4, #104	; 0x68
    77ce:	3d01      	subs	r5, #1
    77d0:	d5f1      	bpl.n	77b6 <_fwalk+0x1e>
    77d2:	6836      	ldr	r6, [r6, #0]
    77d4:	2e00      	cmp	r6, #0
    77d6:	d1ea      	bne.n	77ae <_fwalk+0x16>
    77d8:	f7ff fc04 	bl	6fe4 <__sfp_lock_release>
    77dc:	4638      	mov	r0, r7
    77de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    77e2:	bf00      	nop

000077e4 <__locale_charset>:
    77e4:	f24a 13ac 	movw	r3, #41388	; 0xa1ac
    77e8:	f2c0 0300 	movt	r3, #0
    77ec:	6818      	ldr	r0, [r3, #0]
    77ee:	4770      	bx	lr

000077f0 <_localeconv_r>:
    77f0:	4800      	ldr	r0, [pc, #0]	; (77f4 <_localeconv_r+0x4>)
    77f2:	4770      	bx	lr
    77f4:	0000a1b0 	.word	0x0000a1b0

000077f8 <localeconv>:
    77f8:	4800      	ldr	r0, [pc, #0]	; (77fc <localeconv+0x4>)
    77fa:	4770      	bx	lr
    77fc:	0000a1b0 	.word	0x0000a1b0

00007800 <_setlocale_r>:
    7800:	b570      	push	{r4, r5, r6, lr}
    7802:	4605      	mov	r5, r0
    7804:	460e      	mov	r6, r1
    7806:	4614      	mov	r4, r2
    7808:	b172      	cbz	r2, 7828 <_setlocale_r+0x28>
    780a:	f24a 01d4 	movw	r1, #41172	; 0xa0d4
    780e:	4610      	mov	r0, r2
    7810:	f2c0 0100 	movt	r1, #0
    7814:	f001 fbd4 	bl	8fc0 <strcmp>
    7818:	b958      	cbnz	r0, 7832 <_setlocale_r+0x32>
    781a:	f24a 00d4 	movw	r0, #41172	; 0xa0d4
    781e:	622c      	str	r4, [r5, #32]
    7820:	f2c0 0000 	movt	r0, #0
    7824:	61ee      	str	r6, [r5, #28]
    7826:	bd70      	pop	{r4, r5, r6, pc}
    7828:	f24a 00d4 	movw	r0, #41172	; 0xa0d4
    782c:	f2c0 0000 	movt	r0, #0
    7830:	bd70      	pop	{r4, r5, r6, pc}
    7832:	f649 61c0 	movw	r1, #40640	; 0x9ec0
    7836:	4620      	mov	r0, r4
    7838:	f2c0 0100 	movt	r1, #0
    783c:	f001 fbc0 	bl	8fc0 <strcmp>
    7840:	2800      	cmp	r0, #0
    7842:	d0ea      	beq.n	781a <_setlocale_r+0x1a>
    7844:	2000      	movs	r0, #0
    7846:	bd70      	pop	{r4, r5, r6, pc}

00007848 <setlocale>:
    7848:	f240 0384 	movw	r3, #132	; 0x84
    784c:	460a      	mov	r2, r1
    784e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7852:	4601      	mov	r1, r0
    7854:	6818      	ldr	r0, [r3, #0]
    7856:	e7d3      	b.n	7800 <_setlocale_r>

00007858 <__smakebuf_r>:
    7858:	898b      	ldrh	r3, [r1, #12]
    785a:	b5f0      	push	{r4, r5, r6, r7, lr}
    785c:	460c      	mov	r4, r1
    785e:	b29a      	uxth	r2, r3
    7860:	b091      	sub	sp, #68	; 0x44
    7862:	f012 0f02 	tst.w	r2, #2
    7866:	4605      	mov	r5, r0
    7868:	d141      	bne.n	78ee <__smakebuf_r+0x96>
    786a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    786e:	2900      	cmp	r1, #0
    7870:	db18      	blt.n	78a4 <__smakebuf_r+0x4c>
    7872:	aa01      	add	r2, sp, #4
    7874:	f001 fd6a 	bl	934c <_fstat_r>
    7878:	2800      	cmp	r0, #0
    787a:	db11      	blt.n	78a0 <__smakebuf_r+0x48>
    787c:	9b02      	ldr	r3, [sp, #8]
    787e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
    7882:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    7886:	bf14      	ite	ne
    7888:	2700      	movne	r7, #0
    788a:	2701      	moveq	r7, #1
    788c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    7890:	d040      	beq.n	7914 <__smakebuf_r+0xbc>
    7892:	89a3      	ldrh	r3, [r4, #12]
    7894:	f44f 6680 	mov.w	r6, #1024	; 0x400
    7898:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    789c:	81a3      	strh	r3, [r4, #12]
    789e:	e00b      	b.n	78b8 <__smakebuf_r+0x60>
    78a0:	89a3      	ldrh	r3, [r4, #12]
    78a2:	b29a      	uxth	r2, r3
    78a4:	f012 0f80 	tst.w	r2, #128	; 0x80
    78a8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    78ac:	bf0c      	ite	eq
    78ae:	f44f 6680 	moveq.w	r6, #1024	; 0x400
    78b2:	2640      	movne	r6, #64	; 0x40
    78b4:	2700      	movs	r7, #0
    78b6:	81a3      	strh	r3, [r4, #12]
    78b8:	4628      	mov	r0, r5
    78ba:	4631      	mov	r1, r6
    78bc:	f000 f84a 	bl	7954 <_malloc_r>
    78c0:	b170      	cbz	r0, 78e0 <__smakebuf_r+0x88>
    78c2:	89a1      	ldrh	r1, [r4, #12]
    78c4:	f247 0229 	movw	r2, #28713	; 0x7029
    78c8:	f2c0 0200 	movt	r2, #0
    78cc:	6120      	str	r0, [r4, #16]
    78ce:	f041 0180 	orr.w	r1, r1, #128	; 0x80
    78d2:	6166      	str	r6, [r4, #20]
    78d4:	62aa      	str	r2, [r5, #40]	; 0x28
    78d6:	81a1      	strh	r1, [r4, #12]
    78d8:	6020      	str	r0, [r4, #0]
    78da:	b97f      	cbnz	r7, 78fc <__smakebuf_r+0xa4>
    78dc:	b011      	add	sp, #68	; 0x44
    78de:	bdf0      	pop	{r4, r5, r6, r7, pc}
    78e0:	89a3      	ldrh	r3, [r4, #12]
    78e2:	f413 7f00 	tst.w	r3, #512	; 0x200
    78e6:	d1f9      	bne.n	78dc <__smakebuf_r+0x84>
    78e8:	f043 0302 	orr.w	r3, r3, #2
    78ec:	81a3      	strh	r3, [r4, #12]
    78ee:	f104 0347 	add.w	r3, r4, #71	; 0x47
    78f2:	6123      	str	r3, [r4, #16]
    78f4:	6023      	str	r3, [r4, #0]
    78f6:	2301      	movs	r3, #1
    78f8:	6163      	str	r3, [r4, #20]
    78fa:	e7ef      	b.n	78dc <__smakebuf_r+0x84>
    78fc:	4628      	mov	r0, r5
    78fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    7902:	f001 fd39 	bl	9378 <_isatty_r>
    7906:	2800      	cmp	r0, #0
    7908:	d0e8      	beq.n	78dc <__smakebuf_r+0x84>
    790a:	89a3      	ldrh	r3, [r4, #12]
    790c:	f043 0301 	orr.w	r3, r3, #1
    7910:	81a3      	strh	r3, [r4, #12]
    7912:	e7e3      	b.n	78dc <__smakebuf_r+0x84>
    7914:	f648 7339 	movw	r3, #36665	; 0x8f39
    7918:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    791a:	f2c0 0300 	movt	r3, #0
    791e:	429a      	cmp	r2, r3
    7920:	d1b7      	bne.n	7892 <__smakebuf_r+0x3a>
    7922:	89a2      	ldrh	r2, [r4, #12]
    7924:	f44f 6380 	mov.w	r3, #1024	; 0x400
    7928:	461e      	mov	r6, r3
    792a:	6523      	str	r3, [r4, #80]	; 0x50
    792c:	ea42 0303 	orr.w	r3, r2, r3
    7930:	81a3      	strh	r3, [r4, #12]
    7932:	e7c1      	b.n	78b8 <__smakebuf_r+0x60>

00007934 <free>:
    7934:	f240 0384 	movw	r3, #132	; 0x84
    7938:	4601      	mov	r1, r0
    793a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    793e:	6818      	ldr	r0, [r3, #0]
    7940:	f7ff bc86 	b.w	7250 <_free_r>

00007944 <malloc>:
    7944:	f240 0384 	movw	r3, #132	; 0x84
    7948:	4601      	mov	r1, r0
    794a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    794e:	6818      	ldr	r0, [r3, #0]
    7950:	f000 b800 	b.w	7954 <_malloc_r>

00007954 <_malloc_r>:
    7954:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7958:	f101 040b 	add.w	r4, r1, #11
    795c:	2c16      	cmp	r4, #22
    795e:	b083      	sub	sp, #12
    7960:	4606      	mov	r6, r0
    7962:	d82f      	bhi.n	79c4 <_malloc_r+0x70>
    7964:	2300      	movs	r3, #0
    7966:	2410      	movs	r4, #16
    7968:	428c      	cmp	r4, r1
    796a:	bf2c      	ite	cs
    796c:	4619      	movcs	r1, r3
    796e:	f043 0101 	orrcc.w	r1, r3, #1
    7972:	2900      	cmp	r1, #0
    7974:	d130      	bne.n	79d8 <_malloc_r+0x84>
    7976:	4630      	mov	r0, r6
    7978:	f000 fc1c 	bl	81b4 <__malloc_lock>
    797c:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
    7980:	d22e      	bcs.n	79e0 <_malloc_r+0x8c>
    7982:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
    7986:	f240 1578 	movw	r5, #376	; 0x178
    798a:	f2c2 0500 	movt	r5, #8192	; 0x2000
    798e:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
    7992:	68d3      	ldr	r3, [r2, #12]
    7994:	4293      	cmp	r3, r2
    7996:	f000 8206 	beq.w	7da6 <_malloc_r+0x452>
    799a:	685a      	ldr	r2, [r3, #4]
    799c:	f103 0508 	add.w	r5, r3, #8
    79a0:	68d9      	ldr	r1, [r3, #12]
    79a2:	4630      	mov	r0, r6
    79a4:	f022 0c03 	bic.w	ip, r2, #3
    79a8:	689a      	ldr	r2, [r3, #8]
    79aa:	4463      	add	r3, ip
    79ac:	685c      	ldr	r4, [r3, #4]
    79ae:	608a      	str	r2, [r1, #8]
    79b0:	f044 0401 	orr.w	r4, r4, #1
    79b4:	60d1      	str	r1, [r2, #12]
    79b6:	605c      	str	r4, [r3, #4]
    79b8:	f000 fbfe 	bl	81b8 <__malloc_unlock>
    79bc:	4628      	mov	r0, r5
    79be:	b003      	add	sp, #12
    79c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    79c4:	f024 0407 	bic.w	r4, r4, #7
    79c8:	0fe3      	lsrs	r3, r4, #31
    79ca:	428c      	cmp	r4, r1
    79cc:	bf2c      	ite	cs
    79ce:	4619      	movcs	r1, r3
    79d0:	f043 0101 	orrcc.w	r1, r3, #1
    79d4:	2900      	cmp	r1, #0
    79d6:	d0ce      	beq.n	7976 <_malloc_r+0x22>
    79d8:	230c      	movs	r3, #12
    79da:	2500      	movs	r5, #0
    79dc:	6033      	str	r3, [r6, #0]
    79de:	e7ed      	b.n	79bc <_malloc_r+0x68>
    79e0:	ea5f 2e54 	movs.w	lr, r4, lsr #9
    79e4:	bf04      	itt	eq
    79e6:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
    79ea:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
    79ee:	f040 8090 	bne.w	7b12 <_malloc_r+0x1be>
    79f2:	f240 1578 	movw	r5, #376	; 0x178
    79f6:	f2c2 0500 	movt	r5, #8192	; 0x2000
    79fa:	1828      	adds	r0, r5, r0
    79fc:	68c3      	ldr	r3, [r0, #12]
    79fe:	4298      	cmp	r0, r3
    7a00:	d106      	bne.n	7a10 <_malloc_r+0xbc>
    7a02:	e00d      	b.n	7a20 <_malloc_r+0xcc>
    7a04:	2a00      	cmp	r2, #0
    7a06:	f280 816f 	bge.w	7ce8 <_malloc_r+0x394>
    7a0a:	68db      	ldr	r3, [r3, #12]
    7a0c:	4298      	cmp	r0, r3
    7a0e:	d007      	beq.n	7a20 <_malloc_r+0xcc>
    7a10:	6859      	ldr	r1, [r3, #4]
    7a12:	f021 0103 	bic.w	r1, r1, #3
    7a16:	1b0a      	subs	r2, r1, r4
    7a18:	2a0f      	cmp	r2, #15
    7a1a:	ddf3      	ble.n	7a04 <_malloc_r+0xb0>
    7a1c:	f10e 3eff 	add.w	lr, lr, #4294967295
    7a20:	f10e 0e01 	add.w	lr, lr, #1
    7a24:	f240 1778 	movw	r7, #376	; 0x178
    7a28:	f2c2 0700 	movt	r7, #8192	; 0x2000
    7a2c:	f107 0108 	add.w	r1, r7, #8
    7a30:	688b      	ldr	r3, [r1, #8]
    7a32:	4299      	cmp	r1, r3
    7a34:	bf08      	it	eq
    7a36:	687a      	ldreq	r2, [r7, #4]
    7a38:	d026      	beq.n	7a88 <_malloc_r+0x134>
    7a3a:	685a      	ldr	r2, [r3, #4]
    7a3c:	f022 0c03 	bic.w	ip, r2, #3
    7a40:	ebc4 020c 	rsb	r2, r4, ip
    7a44:	2a0f      	cmp	r2, #15
    7a46:	f300 8194 	bgt.w	7d72 <_malloc_r+0x41e>
    7a4a:	2a00      	cmp	r2, #0
    7a4c:	60c9      	str	r1, [r1, #12]
    7a4e:	6089      	str	r1, [r1, #8]
    7a50:	f280 8099 	bge.w	7b86 <_malloc_r+0x232>
    7a54:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
    7a58:	f080 8165 	bcs.w	7d26 <_malloc_r+0x3d2>
    7a5c:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
    7a60:	f04f 0a01 	mov.w	sl, #1
    7a64:	687a      	ldr	r2, [r7, #4]
    7a66:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
    7a6a:	ea4f 0cac 	mov.w	ip, ip, asr #2
    7a6e:	fa0a fc0c 	lsl.w	ip, sl, ip
    7a72:	60d8      	str	r0, [r3, #12]
    7a74:	f8d0 8008 	ldr.w	r8, [r0, #8]
    7a78:	ea4c 0202 	orr.w	r2, ip, r2
    7a7c:	607a      	str	r2, [r7, #4]
    7a7e:	f8c3 8008 	str.w	r8, [r3, #8]
    7a82:	f8c8 300c 	str.w	r3, [r8, #12]
    7a86:	6083      	str	r3, [r0, #8]
    7a88:	f04f 0c01 	mov.w	ip, #1
    7a8c:	ea4f 03ae 	mov.w	r3, lr, asr #2
    7a90:	fa0c fc03 	lsl.w	ip, ip, r3
    7a94:	4594      	cmp	ip, r2
    7a96:	f200 8082 	bhi.w	7b9e <_malloc_r+0x24a>
    7a9a:	ea12 0f0c 	tst.w	r2, ip
    7a9e:	d108      	bne.n	7ab2 <_malloc_r+0x15e>
    7aa0:	f02e 0e03 	bic.w	lr, lr, #3
    7aa4:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    7aa8:	f10e 0e04 	add.w	lr, lr, #4
    7aac:	ea12 0f0c 	tst.w	r2, ip
    7ab0:	d0f8      	beq.n	7aa4 <_malloc_r+0x150>
    7ab2:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
    7ab6:	46f2      	mov	sl, lr
    7ab8:	46c8      	mov	r8, r9
    7aba:	f8d8 300c 	ldr.w	r3, [r8, #12]
    7abe:	4598      	cmp	r8, r3
    7ac0:	d107      	bne.n	7ad2 <_malloc_r+0x17e>
    7ac2:	e168      	b.n	7d96 <_malloc_r+0x442>
    7ac4:	2a00      	cmp	r2, #0
    7ac6:	f280 8178 	bge.w	7dba <_malloc_r+0x466>
    7aca:	68db      	ldr	r3, [r3, #12]
    7acc:	4598      	cmp	r8, r3
    7ace:	f000 8162 	beq.w	7d96 <_malloc_r+0x442>
    7ad2:	6858      	ldr	r0, [r3, #4]
    7ad4:	f020 0003 	bic.w	r0, r0, #3
    7ad8:	1b02      	subs	r2, r0, r4
    7ada:	2a0f      	cmp	r2, #15
    7adc:	ddf2      	ble.n	7ac4 <_malloc_r+0x170>
    7ade:	461d      	mov	r5, r3
    7ae0:	191f      	adds	r7, r3, r4
    7ae2:	f8d3 c00c 	ldr.w	ip, [r3, #12]
    7ae6:	f044 0e01 	orr.w	lr, r4, #1
    7aea:	f855 4f08 	ldr.w	r4, [r5, #8]!
    7aee:	4630      	mov	r0, r6
    7af0:	50ba      	str	r2, [r7, r2]
    7af2:	f042 0201 	orr.w	r2, r2, #1
    7af6:	f8c3 e004 	str.w	lr, [r3, #4]
    7afa:	f8cc 4008 	str.w	r4, [ip, #8]
    7afe:	f8c4 c00c 	str.w	ip, [r4, #12]
    7b02:	608f      	str	r7, [r1, #8]
    7b04:	60cf      	str	r7, [r1, #12]
    7b06:	607a      	str	r2, [r7, #4]
    7b08:	60b9      	str	r1, [r7, #8]
    7b0a:	60f9      	str	r1, [r7, #12]
    7b0c:	f000 fb54 	bl	81b8 <__malloc_unlock>
    7b10:	e754      	b.n	79bc <_malloc_r+0x68>
    7b12:	f1be 0f04 	cmp.w	lr, #4
    7b16:	bf9e      	ittt	ls
    7b18:	ea4f 1e94 	movls.w	lr, r4, lsr #6
    7b1c:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
    7b20:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    7b24:	f67f af65 	bls.w	79f2 <_malloc_r+0x9e>
    7b28:	f1be 0f14 	cmp.w	lr, #20
    7b2c:	bf9c      	itt	ls
    7b2e:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
    7b32:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    7b36:	f67f af5c 	bls.w	79f2 <_malloc_r+0x9e>
    7b3a:	f1be 0f54 	cmp.w	lr, #84	; 0x54
    7b3e:	bf9e      	ittt	ls
    7b40:	ea4f 3e14 	movls.w	lr, r4, lsr #12
    7b44:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
    7b48:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    7b4c:	f67f af51 	bls.w	79f2 <_malloc_r+0x9e>
    7b50:	f5be 7faa 	cmp.w	lr, #340	; 0x154
    7b54:	bf9e      	ittt	ls
    7b56:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
    7b5a:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
    7b5e:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    7b62:	f67f af46 	bls.w	79f2 <_malloc_r+0x9e>
    7b66:	f240 5354 	movw	r3, #1364	; 0x554
    7b6a:	459e      	cmp	lr, r3
    7b6c:	bf95      	itete	ls
    7b6e:	ea4f 4e94 	movls.w	lr, r4, lsr #18
    7b72:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
    7b76:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
    7b7a:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
    7b7e:	bf98      	it	ls
    7b80:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    7b84:	e735      	b.n	79f2 <_malloc_r+0x9e>
    7b86:	eb03 020c 	add.w	r2, r3, ip
    7b8a:	f103 0508 	add.w	r5, r3, #8
    7b8e:	4630      	mov	r0, r6
    7b90:	6853      	ldr	r3, [r2, #4]
    7b92:	f043 0301 	orr.w	r3, r3, #1
    7b96:	6053      	str	r3, [r2, #4]
    7b98:	f000 fb0e 	bl	81b8 <__malloc_unlock>
    7b9c:	e70e      	b.n	79bc <_malloc_r+0x68>
    7b9e:	f8d7 8008 	ldr.w	r8, [r7, #8]
    7ba2:	f8d8 3004 	ldr.w	r3, [r8, #4]
    7ba6:	f023 0903 	bic.w	r9, r3, #3
    7baa:	ebc4 0209 	rsb	r2, r4, r9
    7bae:	454c      	cmp	r4, r9
    7bb0:	bf94      	ite	ls
    7bb2:	2300      	movls	r3, #0
    7bb4:	2301      	movhi	r3, #1
    7bb6:	2a0f      	cmp	r2, #15
    7bb8:	bfd8      	it	le
    7bba:	f043 0301 	orrle.w	r3, r3, #1
    7bbe:	2b00      	cmp	r3, #0
    7bc0:	f000 80a1 	beq.w	7d06 <_malloc_r+0x3b2>
    7bc4:	f240 5bc0 	movw	fp, #1472	; 0x5c0
    7bc8:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
    7bcc:	f2c2 0b00 	movt	fp, #8192	; 0x2000
    7bd0:	f8db 3000 	ldr.w	r3, [fp]
    7bd4:	3310      	adds	r3, #16
    7bd6:	191b      	adds	r3, r3, r4
    7bd8:	f1b2 3fff 	cmp.w	r2, #4294967295
    7bdc:	d006      	beq.n	7bec <_malloc_r+0x298>
    7bde:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
    7be2:	331f      	adds	r3, #31
    7be4:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
    7be8:	f023 031f 	bic.w	r3, r3, #31
    7bec:	4619      	mov	r1, r3
    7bee:	4630      	mov	r0, r6
    7bf0:	9301      	str	r3, [sp, #4]
    7bf2:	f001 f989 	bl	8f08 <_sbrk_r>
    7bf6:	9b01      	ldr	r3, [sp, #4]
    7bf8:	f1b0 3fff 	cmp.w	r0, #4294967295
    7bfc:	4682      	mov	sl, r0
    7bfe:	f000 80f4 	beq.w	7dea <_malloc_r+0x496>
    7c02:	eb08 0109 	add.w	r1, r8, r9
    7c06:	4281      	cmp	r1, r0
    7c08:	f200 80ec 	bhi.w	7de4 <_malloc_r+0x490>
    7c0c:	f8db 2004 	ldr.w	r2, [fp, #4]
    7c10:	189a      	adds	r2, r3, r2
    7c12:	4551      	cmp	r1, sl
    7c14:	f8cb 2004 	str.w	r2, [fp, #4]
    7c18:	f000 8145 	beq.w	7ea6 <_malloc_r+0x552>
    7c1c:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
    7c20:	f240 1078 	movw	r0, #376	; 0x178
    7c24:	f2c2 0000 	movt	r0, #8192	; 0x2000
    7c28:	f1b5 3fff 	cmp.w	r5, #4294967295
    7c2c:	bf08      	it	eq
    7c2e:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
    7c32:	d003      	beq.n	7c3c <_malloc_r+0x2e8>
    7c34:	4452      	add	r2, sl
    7c36:	1a51      	subs	r1, r2, r1
    7c38:	f8cb 1004 	str.w	r1, [fp, #4]
    7c3c:	f01a 0507 	ands.w	r5, sl, #7
    7c40:	4630      	mov	r0, r6
    7c42:	bf17      	itett	ne
    7c44:	f1c5 0508 	rsbne	r5, r5, #8
    7c48:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
    7c4c:	44aa      	addne	sl, r5
    7c4e:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
    7c52:	4453      	add	r3, sl
    7c54:	051b      	lsls	r3, r3, #20
    7c56:	0d1b      	lsrs	r3, r3, #20
    7c58:	1aed      	subs	r5, r5, r3
    7c5a:	4629      	mov	r1, r5
    7c5c:	f001 f954 	bl	8f08 <_sbrk_r>
    7c60:	f1b0 3fff 	cmp.w	r0, #4294967295
    7c64:	f000 812c 	beq.w	7ec0 <_malloc_r+0x56c>
    7c68:	ebca 0100 	rsb	r1, sl, r0
    7c6c:	1949      	adds	r1, r1, r5
    7c6e:	f041 0101 	orr.w	r1, r1, #1
    7c72:	f8db 2004 	ldr.w	r2, [fp, #4]
    7c76:	f240 53c0 	movw	r3, #1472	; 0x5c0
    7c7a:	f8c7 a008 	str.w	sl, [r7, #8]
    7c7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7c82:	18aa      	adds	r2, r5, r2
    7c84:	45b8      	cmp	r8, r7
    7c86:	f8cb 2004 	str.w	r2, [fp, #4]
    7c8a:	f8ca 1004 	str.w	r1, [sl, #4]
    7c8e:	d017      	beq.n	7cc0 <_malloc_r+0x36c>
    7c90:	f1b9 0f0f 	cmp.w	r9, #15
    7c94:	f240 80df 	bls.w	7e56 <_malloc_r+0x502>
    7c98:	f1a9 010c 	sub.w	r1, r9, #12
    7c9c:	2505      	movs	r5, #5
    7c9e:	f021 0107 	bic.w	r1, r1, #7
    7ca2:	eb08 0001 	add.w	r0, r8, r1
    7ca6:	290f      	cmp	r1, #15
    7ca8:	6085      	str	r5, [r0, #8]
    7caa:	6045      	str	r5, [r0, #4]
    7cac:	f8d8 0004 	ldr.w	r0, [r8, #4]
    7cb0:	f000 0001 	and.w	r0, r0, #1
    7cb4:	ea41 0000 	orr.w	r0, r1, r0
    7cb8:	f8c8 0004 	str.w	r0, [r8, #4]
    7cbc:	f200 80ac 	bhi.w	7e18 <_malloc_r+0x4c4>
    7cc0:	46d0      	mov	r8, sl
    7cc2:	f240 53c0 	movw	r3, #1472	; 0x5c0
    7cc6:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
    7cca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7cce:	428a      	cmp	r2, r1
    7cd0:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
    7cd4:	bf88      	it	hi
    7cd6:	62da      	strhi	r2, [r3, #44]	; 0x2c
    7cd8:	f240 53c0 	movw	r3, #1472	; 0x5c0
    7cdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7ce0:	428a      	cmp	r2, r1
    7ce2:	bf88      	it	hi
    7ce4:	631a      	strhi	r2, [r3, #48]	; 0x30
    7ce6:	e082      	b.n	7dee <_malloc_r+0x49a>
    7ce8:	185c      	adds	r4, r3, r1
    7cea:	689a      	ldr	r2, [r3, #8]
    7cec:	68d9      	ldr	r1, [r3, #12]
    7cee:	4630      	mov	r0, r6
    7cf0:	6866      	ldr	r6, [r4, #4]
    7cf2:	f103 0508 	add.w	r5, r3, #8
    7cf6:	608a      	str	r2, [r1, #8]
    7cf8:	f046 0301 	orr.w	r3, r6, #1
    7cfc:	60d1      	str	r1, [r2, #12]
    7cfe:	6063      	str	r3, [r4, #4]
    7d00:	f000 fa5a 	bl	81b8 <__malloc_unlock>
    7d04:	e65a      	b.n	79bc <_malloc_r+0x68>
    7d06:	eb08 0304 	add.w	r3, r8, r4
    7d0a:	f042 0201 	orr.w	r2, r2, #1
    7d0e:	f044 0401 	orr.w	r4, r4, #1
    7d12:	4630      	mov	r0, r6
    7d14:	f8c8 4004 	str.w	r4, [r8, #4]
    7d18:	f108 0508 	add.w	r5, r8, #8
    7d1c:	605a      	str	r2, [r3, #4]
    7d1e:	60bb      	str	r3, [r7, #8]
    7d20:	f000 fa4a 	bl	81b8 <__malloc_unlock>
    7d24:	e64a      	b.n	79bc <_malloc_r+0x68>
    7d26:	ea4f 225c 	mov.w	r2, ip, lsr #9
    7d2a:	2a04      	cmp	r2, #4
    7d2c:	d954      	bls.n	7dd8 <_malloc_r+0x484>
    7d2e:	2a14      	cmp	r2, #20
    7d30:	f200 8089 	bhi.w	7e46 <_malloc_r+0x4f2>
    7d34:	325b      	adds	r2, #91	; 0x5b
    7d36:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    7d3a:	44a8      	add	r8, r5
    7d3c:	f240 1778 	movw	r7, #376	; 0x178
    7d40:	f2c2 0700 	movt	r7, #8192	; 0x2000
    7d44:	f8d8 0008 	ldr.w	r0, [r8, #8]
    7d48:	4540      	cmp	r0, r8
    7d4a:	d103      	bne.n	7d54 <_malloc_r+0x400>
    7d4c:	e06f      	b.n	7e2e <_malloc_r+0x4da>
    7d4e:	6880      	ldr	r0, [r0, #8]
    7d50:	4580      	cmp	r8, r0
    7d52:	d004      	beq.n	7d5e <_malloc_r+0x40a>
    7d54:	6842      	ldr	r2, [r0, #4]
    7d56:	f022 0203 	bic.w	r2, r2, #3
    7d5a:	4594      	cmp	ip, r2
    7d5c:	d3f7      	bcc.n	7d4e <_malloc_r+0x3fa>
    7d5e:	f8d0 c00c 	ldr.w	ip, [r0, #12]
    7d62:	f8c3 c00c 	str.w	ip, [r3, #12]
    7d66:	6098      	str	r0, [r3, #8]
    7d68:	687a      	ldr	r2, [r7, #4]
    7d6a:	60c3      	str	r3, [r0, #12]
    7d6c:	f8cc 3008 	str.w	r3, [ip, #8]
    7d70:	e68a      	b.n	7a88 <_malloc_r+0x134>
    7d72:	191f      	adds	r7, r3, r4
    7d74:	4630      	mov	r0, r6
    7d76:	f044 0401 	orr.w	r4, r4, #1
    7d7a:	60cf      	str	r7, [r1, #12]
    7d7c:	605c      	str	r4, [r3, #4]
    7d7e:	f103 0508 	add.w	r5, r3, #8
    7d82:	50ba      	str	r2, [r7, r2]
    7d84:	f042 0201 	orr.w	r2, r2, #1
    7d88:	608f      	str	r7, [r1, #8]
    7d8a:	607a      	str	r2, [r7, #4]
    7d8c:	60b9      	str	r1, [r7, #8]
    7d8e:	60f9      	str	r1, [r7, #12]
    7d90:	f000 fa12 	bl	81b8 <__malloc_unlock>
    7d94:	e612      	b.n	79bc <_malloc_r+0x68>
    7d96:	f10a 0a01 	add.w	sl, sl, #1
    7d9a:	f01a 0f03 	tst.w	sl, #3
    7d9e:	d05f      	beq.n	7e60 <_malloc_r+0x50c>
    7da0:	f103 0808 	add.w	r8, r3, #8
    7da4:	e689      	b.n	7aba <_malloc_r+0x166>
    7da6:	f103 0208 	add.w	r2, r3, #8
    7daa:	68d3      	ldr	r3, [r2, #12]
    7dac:	429a      	cmp	r2, r3
    7dae:	bf08      	it	eq
    7db0:	f10e 0e02 	addeq.w	lr, lr, #2
    7db4:	f43f ae36 	beq.w	7a24 <_malloc_r+0xd0>
    7db8:	e5ef      	b.n	799a <_malloc_r+0x46>
    7dba:	461d      	mov	r5, r3
    7dbc:	1819      	adds	r1, r3, r0
    7dbe:	68da      	ldr	r2, [r3, #12]
    7dc0:	4630      	mov	r0, r6
    7dc2:	f855 3f08 	ldr.w	r3, [r5, #8]!
    7dc6:	684c      	ldr	r4, [r1, #4]
    7dc8:	6093      	str	r3, [r2, #8]
    7dca:	f044 0401 	orr.w	r4, r4, #1
    7dce:	60da      	str	r2, [r3, #12]
    7dd0:	604c      	str	r4, [r1, #4]
    7dd2:	f000 f9f1 	bl	81b8 <__malloc_unlock>
    7dd6:	e5f1      	b.n	79bc <_malloc_r+0x68>
    7dd8:	ea4f 129c 	mov.w	r2, ip, lsr #6
    7ddc:	3238      	adds	r2, #56	; 0x38
    7dde:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    7de2:	e7aa      	b.n	7d3a <_malloc_r+0x3e6>
    7de4:	45b8      	cmp	r8, r7
    7de6:	f43f af11 	beq.w	7c0c <_malloc_r+0x2b8>
    7dea:	f8d7 8008 	ldr.w	r8, [r7, #8]
    7dee:	f8d8 2004 	ldr.w	r2, [r8, #4]
    7df2:	f022 0203 	bic.w	r2, r2, #3
    7df6:	4294      	cmp	r4, r2
    7df8:	bf94      	ite	ls
    7dfa:	2300      	movls	r3, #0
    7dfc:	2301      	movhi	r3, #1
    7dfe:	1b12      	subs	r2, r2, r4
    7e00:	2a0f      	cmp	r2, #15
    7e02:	bfd8      	it	le
    7e04:	f043 0301 	orrle.w	r3, r3, #1
    7e08:	2b00      	cmp	r3, #0
    7e0a:	f43f af7c 	beq.w	7d06 <_malloc_r+0x3b2>
    7e0e:	4630      	mov	r0, r6
    7e10:	2500      	movs	r5, #0
    7e12:	f000 f9d1 	bl	81b8 <__malloc_unlock>
    7e16:	e5d1      	b.n	79bc <_malloc_r+0x68>
    7e18:	f108 0108 	add.w	r1, r8, #8
    7e1c:	4630      	mov	r0, r6
    7e1e:	9301      	str	r3, [sp, #4]
    7e20:	f7ff fa16 	bl	7250 <_free_r>
    7e24:	9b01      	ldr	r3, [sp, #4]
    7e26:	f8d7 8008 	ldr.w	r8, [r7, #8]
    7e2a:	685a      	ldr	r2, [r3, #4]
    7e2c:	e749      	b.n	7cc2 <_malloc_r+0x36e>
    7e2e:	f04f 0a01 	mov.w	sl, #1
    7e32:	f8d7 8004 	ldr.w	r8, [r7, #4]
    7e36:	1092      	asrs	r2, r2, #2
    7e38:	4684      	mov	ip, r0
    7e3a:	fa0a f202 	lsl.w	r2, sl, r2
    7e3e:	ea48 0202 	orr.w	r2, r8, r2
    7e42:	607a      	str	r2, [r7, #4]
    7e44:	e78d      	b.n	7d62 <_malloc_r+0x40e>
    7e46:	2a54      	cmp	r2, #84	; 0x54
    7e48:	d824      	bhi.n	7e94 <_malloc_r+0x540>
    7e4a:	ea4f 321c 	mov.w	r2, ip, lsr #12
    7e4e:	326e      	adds	r2, #110	; 0x6e
    7e50:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    7e54:	e771      	b.n	7d3a <_malloc_r+0x3e6>
    7e56:	2301      	movs	r3, #1
    7e58:	46d0      	mov	r8, sl
    7e5a:	f8ca 3004 	str.w	r3, [sl, #4]
    7e5e:	e7c6      	b.n	7dee <_malloc_r+0x49a>
    7e60:	464a      	mov	r2, r9
    7e62:	f01e 0f03 	tst.w	lr, #3
    7e66:	4613      	mov	r3, r2
    7e68:	f10e 3eff 	add.w	lr, lr, #4294967295
    7e6c:	d033      	beq.n	7ed6 <_malloc_r+0x582>
    7e6e:	f853 2908 	ldr.w	r2, [r3], #-8
    7e72:	429a      	cmp	r2, r3
    7e74:	d0f5      	beq.n	7e62 <_malloc_r+0x50e>
    7e76:	687b      	ldr	r3, [r7, #4]
    7e78:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    7e7c:	459c      	cmp	ip, r3
    7e7e:	f63f ae8e 	bhi.w	7b9e <_malloc_r+0x24a>
    7e82:	f1bc 0f00 	cmp.w	ip, #0
    7e86:	f43f ae8a 	beq.w	7b9e <_malloc_r+0x24a>
    7e8a:	ea1c 0f03 	tst.w	ip, r3
    7e8e:	d027      	beq.n	7ee0 <_malloc_r+0x58c>
    7e90:	46d6      	mov	lr, sl
    7e92:	e60e      	b.n	7ab2 <_malloc_r+0x15e>
    7e94:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    7e98:	d815      	bhi.n	7ec6 <_malloc_r+0x572>
    7e9a:	ea4f 32dc 	mov.w	r2, ip, lsr #15
    7e9e:	3277      	adds	r2, #119	; 0x77
    7ea0:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    7ea4:	e749      	b.n	7d3a <_malloc_r+0x3e6>
    7ea6:	0508      	lsls	r0, r1, #20
    7ea8:	0d00      	lsrs	r0, r0, #20
    7eaa:	2800      	cmp	r0, #0
    7eac:	f47f aeb6 	bne.w	7c1c <_malloc_r+0x2c8>
    7eb0:	f8d7 8008 	ldr.w	r8, [r7, #8]
    7eb4:	444b      	add	r3, r9
    7eb6:	f043 0301 	orr.w	r3, r3, #1
    7eba:	f8c8 3004 	str.w	r3, [r8, #4]
    7ebe:	e700      	b.n	7cc2 <_malloc_r+0x36e>
    7ec0:	2101      	movs	r1, #1
    7ec2:	2500      	movs	r5, #0
    7ec4:	e6d5      	b.n	7c72 <_malloc_r+0x31e>
    7ec6:	f240 5054 	movw	r0, #1364	; 0x554
    7eca:	4282      	cmp	r2, r0
    7ecc:	d90d      	bls.n	7eea <_malloc_r+0x596>
    7ece:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
    7ed2:	227e      	movs	r2, #126	; 0x7e
    7ed4:	e731      	b.n	7d3a <_malloc_r+0x3e6>
    7ed6:	687b      	ldr	r3, [r7, #4]
    7ed8:	ea23 030c 	bic.w	r3, r3, ip
    7edc:	607b      	str	r3, [r7, #4]
    7ede:	e7cb      	b.n	7e78 <_malloc_r+0x524>
    7ee0:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    7ee4:	f10a 0a04 	add.w	sl, sl, #4
    7ee8:	e7cf      	b.n	7e8a <_malloc_r+0x536>
    7eea:	ea4f 429c 	mov.w	r2, ip, lsr #18
    7eee:	327c      	adds	r2, #124	; 0x7c
    7ef0:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    7ef4:	e721      	b.n	7d3a <_malloc_r+0x3e6>
    7ef6:	bf00      	nop

00007ef8 <memchr>:
    7ef8:	f010 0f03 	tst.w	r0, #3
    7efc:	b2c9      	uxtb	r1, r1
    7efe:	b410      	push	{r4}
    7f00:	d010      	beq.n	7f24 <memchr+0x2c>
    7f02:	2a00      	cmp	r2, #0
    7f04:	d02f      	beq.n	7f66 <memchr+0x6e>
    7f06:	7803      	ldrb	r3, [r0, #0]
    7f08:	428b      	cmp	r3, r1
    7f0a:	d02a      	beq.n	7f62 <memchr+0x6a>
    7f0c:	3a01      	subs	r2, #1
    7f0e:	e005      	b.n	7f1c <memchr+0x24>
    7f10:	2a00      	cmp	r2, #0
    7f12:	d028      	beq.n	7f66 <memchr+0x6e>
    7f14:	7803      	ldrb	r3, [r0, #0]
    7f16:	3a01      	subs	r2, #1
    7f18:	428b      	cmp	r3, r1
    7f1a:	d022      	beq.n	7f62 <memchr+0x6a>
    7f1c:	3001      	adds	r0, #1
    7f1e:	f010 0f03 	tst.w	r0, #3
    7f22:	d1f5      	bne.n	7f10 <memchr+0x18>
    7f24:	2a03      	cmp	r2, #3
    7f26:	d911      	bls.n	7f4c <memchr+0x54>
    7f28:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
    7f2c:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
    7f30:	6803      	ldr	r3, [r0, #0]
    7f32:	ea84 0303 	eor.w	r3, r4, r3
    7f36:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
    7f3a:	ea2c 0303 	bic.w	r3, ip, r3
    7f3e:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
    7f42:	d103      	bne.n	7f4c <memchr+0x54>
    7f44:	3a04      	subs	r2, #4
    7f46:	3004      	adds	r0, #4
    7f48:	2a03      	cmp	r2, #3
    7f4a:	d8f1      	bhi.n	7f30 <memchr+0x38>
    7f4c:	b15a      	cbz	r2, 7f66 <memchr+0x6e>
    7f4e:	7803      	ldrb	r3, [r0, #0]
    7f50:	428b      	cmp	r3, r1
    7f52:	d006      	beq.n	7f62 <memchr+0x6a>
    7f54:	3a01      	subs	r2, #1
    7f56:	b132      	cbz	r2, 7f66 <memchr+0x6e>
    7f58:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    7f5c:	3a01      	subs	r2, #1
    7f5e:	428b      	cmp	r3, r1
    7f60:	d1f9      	bne.n	7f56 <memchr+0x5e>
    7f62:	bc10      	pop	{r4}
    7f64:	4770      	bx	lr
    7f66:	2000      	movs	r0, #0
    7f68:	e7fb      	b.n	7f62 <memchr+0x6a>
    7f6a:	bf00      	nop

00007f6c <memcpy>:
    7f6c:	2a03      	cmp	r2, #3
    7f6e:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
    7f72:	d80b      	bhi.n	7f8c <memcpy+0x20>
    7f74:	b13a      	cbz	r2, 7f86 <memcpy+0x1a>
    7f76:	2300      	movs	r3, #0
    7f78:	f811 c003 	ldrb.w	ip, [r1, r3]
    7f7c:	f800 c003 	strb.w	ip, [r0, r3]
    7f80:	3301      	adds	r3, #1
    7f82:	4293      	cmp	r3, r2
    7f84:	d1f8      	bne.n	7f78 <memcpy+0xc>
    7f86:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
    7f8a:	4770      	bx	lr
    7f8c:	1882      	adds	r2, r0, r2
    7f8e:	460c      	mov	r4, r1
    7f90:	4603      	mov	r3, r0
    7f92:	e003      	b.n	7f9c <memcpy+0x30>
    7f94:	f814 1c01 	ldrb.w	r1, [r4, #-1]
    7f98:	f803 1c01 	strb.w	r1, [r3, #-1]
    7f9c:	f003 0603 	and.w	r6, r3, #3
    7fa0:	4619      	mov	r1, r3
    7fa2:	46a4      	mov	ip, r4
    7fa4:	3301      	adds	r3, #1
    7fa6:	3401      	adds	r4, #1
    7fa8:	2e00      	cmp	r6, #0
    7faa:	d1f3      	bne.n	7f94 <memcpy+0x28>
    7fac:	f01c 0403 	ands.w	r4, ip, #3
    7fb0:	4663      	mov	r3, ip
    7fb2:	bf08      	it	eq
    7fb4:	ebc1 0c02 	rsbeq	ip, r1, r2
    7fb8:	d068      	beq.n	808c <memcpy+0x120>
    7fba:	4265      	negs	r5, r4
    7fbc:	f1c4 0a04 	rsb	sl, r4, #4
    7fc0:	eb0c 0705 	add.w	r7, ip, r5
    7fc4:	4633      	mov	r3, r6
    7fc6:	ea4f 0aca 	mov.w	sl, sl, lsl #3
    7fca:	f85c 6005 	ldr.w	r6, [ip, r5]
    7fce:	ea4f 08c4 	mov.w	r8, r4, lsl #3
    7fd2:	1a55      	subs	r5, r2, r1
    7fd4:	e008      	b.n	7fe8 <memcpy+0x7c>
    7fd6:	f857 4f04 	ldr.w	r4, [r7, #4]!
    7fda:	4626      	mov	r6, r4
    7fdc:	fa04 f40a 	lsl.w	r4, r4, sl
    7fe0:	ea49 0404 	orr.w	r4, r9, r4
    7fe4:	50cc      	str	r4, [r1, r3]
    7fe6:	3304      	adds	r3, #4
    7fe8:	185c      	adds	r4, r3, r1
    7fea:	2d03      	cmp	r5, #3
    7fec:	fa26 f908 	lsr.w	r9, r6, r8
    7ff0:	f1a5 0504 	sub.w	r5, r5, #4
    7ff4:	eb0c 0603 	add.w	r6, ip, r3
    7ff8:	dced      	bgt.n	7fd6 <memcpy+0x6a>
    7ffa:	2300      	movs	r3, #0
    7ffc:	e002      	b.n	8004 <memcpy+0x98>
    7ffe:	5cf1      	ldrb	r1, [r6, r3]
    8000:	54e1      	strb	r1, [r4, r3]
    8002:	3301      	adds	r3, #1
    8004:	1919      	adds	r1, r3, r4
    8006:	4291      	cmp	r1, r2
    8008:	d3f9      	bcc.n	7ffe <memcpy+0x92>
    800a:	e7bc      	b.n	7f86 <memcpy+0x1a>
    800c:	f853 4c40 	ldr.w	r4, [r3, #-64]
    8010:	f841 4c40 	str.w	r4, [r1, #-64]
    8014:	f853 4c3c 	ldr.w	r4, [r3, #-60]
    8018:	f841 4c3c 	str.w	r4, [r1, #-60]
    801c:	f853 4c38 	ldr.w	r4, [r3, #-56]
    8020:	f841 4c38 	str.w	r4, [r1, #-56]
    8024:	f853 4c34 	ldr.w	r4, [r3, #-52]
    8028:	f841 4c34 	str.w	r4, [r1, #-52]
    802c:	f853 4c30 	ldr.w	r4, [r3, #-48]
    8030:	f841 4c30 	str.w	r4, [r1, #-48]
    8034:	f853 4c2c 	ldr.w	r4, [r3, #-44]
    8038:	f841 4c2c 	str.w	r4, [r1, #-44]
    803c:	f853 4c28 	ldr.w	r4, [r3, #-40]
    8040:	f841 4c28 	str.w	r4, [r1, #-40]
    8044:	f853 4c24 	ldr.w	r4, [r3, #-36]
    8048:	f841 4c24 	str.w	r4, [r1, #-36]
    804c:	f853 4c20 	ldr.w	r4, [r3, #-32]
    8050:	f841 4c20 	str.w	r4, [r1, #-32]
    8054:	f853 4c1c 	ldr.w	r4, [r3, #-28]
    8058:	f841 4c1c 	str.w	r4, [r1, #-28]
    805c:	f853 4c18 	ldr.w	r4, [r3, #-24]
    8060:	f841 4c18 	str.w	r4, [r1, #-24]
    8064:	f853 4c14 	ldr.w	r4, [r3, #-20]
    8068:	f841 4c14 	str.w	r4, [r1, #-20]
    806c:	f853 4c10 	ldr.w	r4, [r3, #-16]
    8070:	f841 4c10 	str.w	r4, [r1, #-16]
    8074:	f853 4c0c 	ldr.w	r4, [r3, #-12]
    8078:	f841 4c0c 	str.w	r4, [r1, #-12]
    807c:	f853 4c08 	ldr.w	r4, [r3, #-8]
    8080:	f841 4c08 	str.w	r4, [r1, #-8]
    8084:	f853 4c04 	ldr.w	r4, [r3, #-4]
    8088:	f841 4c04 	str.w	r4, [r1, #-4]
    808c:	461c      	mov	r4, r3
    808e:	460d      	mov	r5, r1
    8090:	3340      	adds	r3, #64	; 0x40
    8092:	3140      	adds	r1, #64	; 0x40
    8094:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
    8098:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
    809c:	dcb6      	bgt.n	800c <memcpy+0xa0>
    809e:	4621      	mov	r1, r4
    80a0:	462b      	mov	r3, r5
    80a2:	1b54      	subs	r4, r2, r5
    80a4:	e00f      	b.n	80c6 <memcpy+0x15a>
    80a6:	f851 5c10 	ldr.w	r5, [r1, #-16]
    80aa:	f843 5c10 	str.w	r5, [r3, #-16]
    80ae:	f851 5c0c 	ldr.w	r5, [r1, #-12]
    80b2:	f843 5c0c 	str.w	r5, [r3, #-12]
    80b6:	f851 5c08 	ldr.w	r5, [r1, #-8]
    80ba:	f843 5c08 	str.w	r5, [r3, #-8]
    80be:	f851 5c04 	ldr.w	r5, [r1, #-4]
    80c2:	f843 5c04 	str.w	r5, [r3, #-4]
    80c6:	2c0f      	cmp	r4, #15
    80c8:	460d      	mov	r5, r1
    80ca:	469c      	mov	ip, r3
    80cc:	f101 0110 	add.w	r1, r1, #16
    80d0:	f103 0310 	add.w	r3, r3, #16
    80d4:	f1a4 0410 	sub.w	r4, r4, #16
    80d8:	dce5      	bgt.n	80a6 <memcpy+0x13a>
    80da:	ebcc 0102 	rsb	r1, ip, r2
    80de:	2300      	movs	r3, #0
    80e0:	e003      	b.n	80ea <memcpy+0x17e>
    80e2:	58ec      	ldr	r4, [r5, r3]
    80e4:	f84c 4003 	str.w	r4, [ip, r3]
    80e8:	3304      	adds	r3, #4
    80ea:	195e      	adds	r6, r3, r5
    80ec:	2903      	cmp	r1, #3
    80ee:	eb03 040c 	add.w	r4, r3, ip
    80f2:	f1a1 0104 	sub.w	r1, r1, #4
    80f6:	dcf4      	bgt.n	80e2 <memcpy+0x176>
    80f8:	e77f      	b.n	7ffa <memcpy+0x8e>
    80fa:	bf00      	nop

000080fc <memmove>:
    80fc:	4288      	cmp	r0, r1
    80fe:	468c      	mov	ip, r1
    8100:	b470      	push	{r4, r5, r6}
    8102:	4605      	mov	r5, r0
    8104:	4614      	mov	r4, r2
    8106:	d90e      	bls.n	8126 <memmove+0x2a>
    8108:	188b      	adds	r3, r1, r2
    810a:	4298      	cmp	r0, r3
    810c:	d20b      	bcs.n	8126 <memmove+0x2a>
    810e:	b142      	cbz	r2, 8122 <memmove+0x26>
    8110:	ebc2 0c03 	rsb	ip, r2, r3
    8114:	4601      	mov	r1, r0
    8116:	1e53      	subs	r3, r2, #1
    8118:	f81c 2003 	ldrb.w	r2, [ip, r3]
    811c:	54ca      	strb	r2, [r1, r3]
    811e:	3b01      	subs	r3, #1
    8120:	d2fa      	bcs.n	8118 <memmove+0x1c>
    8122:	bc70      	pop	{r4, r5, r6}
    8124:	4770      	bx	lr
    8126:	2a0f      	cmp	r2, #15
    8128:	d809      	bhi.n	813e <memmove+0x42>
    812a:	2c00      	cmp	r4, #0
    812c:	d0f9      	beq.n	8122 <memmove+0x26>
    812e:	2300      	movs	r3, #0
    8130:	f81c 2003 	ldrb.w	r2, [ip, r3]
    8134:	54ea      	strb	r2, [r5, r3]
    8136:	3301      	adds	r3, #1
    8138:	42a3      	cmp	r3, r4
    813a:	d1f9      	bne.n	8130 <memmove+0x34>
    813c:	e7f1      	b.n	8122 <memmove+0x26>
    813e:	ea41 0300 	orr.w	r3, r1, r0
    8142:	f013 0f03 	tst.w	r3, #3
    8146:	d1f0      	bne.n	812a <memmove+0x2e>
    8148:	4694      	mov	ip, r2
    814a:	460c      	mov	r4, r1
    814c:	4603      	mov	r3, r0
    814e:	6825      	ldr	r5, [r4, #0]
    8150:	f1ac 0c10 	sub.w	ip, ip, #16
    8154:	601d      	str	r5, [r3, #0]
    8156:	6865      	ldr	r5, [r4, #4]
    8158:	605d      	str	r5, [r3, #4]
    815a:	68a5      	ldr	r5, [r4, #8]
    815c:	609d      	str	r5, [r3, #8]
    815e:	68e5      	ldr	r5, [r4, #12]
    8160:	3410      	adds	r4, #16
    8162:	60dd      	str	r5, [r3, #12]
    8164:	3310      	adds	r3, #16
    8166:	f1bc 0f0f 	cmp.w	ip, #15
    816a:	d8f0      	bhi.n	814e <memmove+0x52>
    816c:	3a10      	subs	r2, #16
    816e:	ea4f 1c12 	mov.w	ip, r2, lsr #4
    8172:	f10c 0501 	add.w	r5, ip, #1
    8176:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
    817a:	012d      	lsls	r5, r5, #4
    817c:	eb02 160c 	add.w	r6, r2, ip, lsl #4
    8180:	eb01 0c05 	add.w	ip, r1, r5
    8184:	1945      	adds	r5, r0, r5
    8186:	2e03      	cmp	r6, #3
    8188:	4634      	mov	r4, r6
    818a:	d9ce      	bls.n	812a <memmove+0x2e>
    818c:	2300      	movs	r3, #0
    818e:	f85c 2003 	ldr.w	r2, [ip, r3]
    8192:	50ea      	str	r2, [r5, r3]
    8194:	3304      	adds	r3, #4
    8196:	1af2      	subs	r2, r6, r3
    8198:	2a03      	cmp	r2, #3
    819a:	d8f8      	bhi.n	818e <memmove+0x92>
    819c:	3e04      	subs	r6, #4
    819e:	08b3      	lsrs	r3, r6, #2
    81a0:	1c5a      	adds	r2, r3, #1
    81a2:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
    81a6:	0092      	lsls	r2, r2, #2
    81a8:	4494      	add	ip, r2
    81aa:	eb06 0483 	add.w	r4, r6, r3, lsl #2
    81ae:	18ad      	adds	r5, r5, r2
    81b0:	e7bb      	b.n	812a <memmove+0x2e>
    81b2:	bf00      	nop

000081b4 <__malloc_lock>:
    81b4:	4770      	bx	lr
    81b6:	bf00      	nop

000081b8 <__malloc_unlock>:
    81b8:	4770      	bx	lr
    81ba:	bf00      	nop

000081bc <__hi0bits>:
    81bc:	0c02      	lsrs	r2, r0, #16
    81be:	4603      	mov	r3, r0
    81c0:	0412      	lsls	r2, r2, #16
    81c2:	b1b2      	cbz	r2, 81f2 <__hi0bits+0x36>
    81c4:	2000      	movs	r0, #0
    81c6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
    81ca:	d101      	bne.n	81d0 <__hi0bits+0x14>
    81cc:	3008      	adds	r0, #8
    81ce:	021b      	lsls	r3, r3, #8
    81d0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
    81d4:	d101      	bne.n	81da <__hi0bits+0x1e>
    81d6:	3004      	adds	r0, #4
    81d8:	011b      	lsls	r3, r3, #4
    81da:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
    81de:	d101      	bne.n	81e4 <__hi0bits+0x28>
    81e0:	3002      	adds	r0, #2
    81e2:	009b      	lsls	r3, r3, #2
    81e4:	2b00      	cmp	r3, #0
    81e6:	db03      	blt.n	81f0 <__hi0bits+0x34>
    81e8:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
    81ec:	d004      	beq.n	81f8 <__hi0bits+0x3c>
    81ee:	3001      	adds	r0, #1
    81f0:	4770      	bx	lr
    81f2:	0403      	lsls	r3, r0, #16
    81f4:	2010      	movs	r0, #16
    81f6:	e7e6      	b.n	81c6 <__hi0bits+0xa>
    81f8:	2020      	movs	r0, #32
    81fa:	4770      	bx	lr

000081fc <__lo0bits>:
    81fc:	6803      	ldr	r3, [r0, #0]
    81fe:	4602      	mov	r2, r0
    8200:	f013 0007 	ands.w	r0, r3, #7
    8204:	d009      	beq.n	821a <__lo0bits+0x1e>
    8206:	f013 0f01 	tst.w	r3, #1
    820a:	d121      	bne.n	8250 <__lo0bits+0x54>
    820c:	f013 0f02 	tst.w	r3, #2
    8210:	d122      	bne.n	8258 <__lo0bits+0x5c>
    8212:	089b      	lsrs	r3, r3, #2
    8214:	2002      	movs	r0, #2
    8216:	6013      	str	r3, [r2, #0]
    8218:	4770      	bx	lr
    821a:	b299      	uxth	r1, r3
    821c:	b909      	cbnz	r1, 8222 <__lo0bits+0x26>
    821e:	0c1b      	lsrs	r3, r3, #16
    8220:	2010      	movs	r0, #16
    8222:	f013 0fff 	tst.w	r3, #255	; 0xff
    8226:	d101      	bne.n	822c <__lo0bits+0x30>
    8228:	3008      	adds	r0, #8
    822a:	0a1b      	lsrs	r3, r3, #8
    822c:	f013 0f0f 	tst.w	r3, #15
    8230:	d101      	bne.n	8236 <__lo0bits+0x3a>
    8232:	3004      	adds	r0, #4
    8234:	091b      	lsrs	r3, r3, #4
    8236:	f013 0f03 	tst.w	r3, #3
    823a:	d101      	bne.n	8240 <__lo0bits+0x44>
    823c:	3002      	adds	r0, #2
    823e:	089b      	lsrs	r3, r3, #2
    8240:	f013 0f01 	tst.w	r3, #1
    8244:	d102      	bne.n	824c <__lo0bits+0x50>
    8246:	085b      	lsrs	r3, r3, #1
    8248:	d004      	beq.n	8254 <__lo0bits+0x58>
    824a:	3001      	adds	r0, #1
    824c:	6013      	str	r3, [r2, #0]
    824e:	4770      	bx	lr
    8250:	2000      	movs	r0, #0
    8252:	4770      	bx	lr
    8254:	2020      	movs	r0, #32
    8256:	4770      	bx	lr
    8258:	085b      	lsrs	r3, r3, #1
    825a:	2001      	movs	r0, #1
    825c:	6013      	str	r3, [r2, #0]
    825e:	4770      	bx	lr

00008260 <__mcmp>:
    8260:	4603      	mov	r3, r0
    8262:	690a      	ldr	r2, [r1, #16]
    8264:	6900      	ldr	r0, [r0, #16]
    8266:	b410      	push	{r4}
    8268:	1a80      	subs	r0, r0, r2
    826a:	d111      	bne.n	8290 <__mcmp+0x30>
    826c:	3204      	adds	r2, #4
    826e:	f103 0c14 	add.w	ip, r3, #20
    8272:	0092      	lsls	r2, r2, #2
    8274:	189b      	adds	r3, r3, r2
    8276:	1889      	adds	r1, r1, r2
    8278:	3104      	adds	r1, #4
    827a:	3304      	adds	r3, #4
    827c:	f853 4c04 	ldr.w	r4, [r3, #-4]
    8280:	3b04      	subs	r3, #4
    8282:	f851 2c04 	ldr.w	r2, [r1, #-4]
    8286:	3904      	subs	r1, #4
    8288:	4294      	cmp	r4, r2
    828a:	d103      	bne.n	8294 <__mcmp+0x34>
    828c:	459c      	cmp	ip, r3
    828e:	d3f5      	bcc.n	827c <__mcmp+0x1c>
    8290:	bc10      	pop	{r4}
    8292:	4770      	bx	lr
    8294:	bf38      	it	cc
    8296:	f04f 30ff 	movcc.w	r0, #4294967295
    829a:	d3f9      	bcc.n	8290 <__mcmp+0x30>
    829c:	2001      	movs	r0, #1
    829e:	e7f7      	b.n	8290 <__mcmp+0x30>

000082a0 <__ulp>:
    82a0:	f240 0300 	movw	r3, #0
    82a4:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    82a8:	ea01 0303 	and.w	r3, r1, r3
    82ac:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
    82b0:	2b00      	cmp	r3, #0
    82b2:	dd02      	ble.n	82ba <__ulp+0x1a>
    82b4:	4619      	mov	r1, r3
    82b6:	2000      	movs	r0, #0
    82b8:	4770      	bx	lr
    82ba:	425b      	negs	r3, r3
    82bc:	151b      	asrs	r3, r3, #20
    82be:	2b13      	cmp	r3, #19
    82c0:	dd0e      	ble.n	82e0 <__ulp+0x40>
    82c2:	3b14      	subs	r3, #20
    82c4:	2b1e      	cmp	r3, #30
    82c6:	dd03      	ble.n	82d0 <__ulp+0x30>
    82c8:	2301      	movs	r3, #1
    82ca:	2100      	movs	r1, #0
    82cc:	4618      	mov	r0, r3
    82ce:	4770      	bx	lr
    82d0:	2201      	movs	r2, #1
    82d2:	f1c3 031f 	rsb	r3, r3, #31
    82d6:	2100      	movs	r1, #0
    82d8:	fa12 f303 	lsls.w	r3, r2, r3
    82dc:	4618      	mov	r0, r3
    82de:	4770      	bx	lr
    82e0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    82e4:	2000      	movs	r0, #0
    82e6:	fa52 f103 	asrs.w	r1, r2, r3
    82ea:	4770      	bx	lr

000082ec <__b2d>:
    82ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    82f0:	6904      	ldr	r4, [r0, #16]
    82f2:	f100 0614 	add.w	r6, r0, #20
    82f6:	460f      	mov	r7, r1
    82f8:	3404      	adds	r4, #4
    82fa:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
    82fe:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    8302:	46a0      	mov	r8, r4
    8304:	4628      	mov	r0, r5
    8306:	f7ff ff59 	bl	81bc <__hi0bits>
    830a:	280a      	cmp	r0, #10
    830c:	f1c0 0320 	rsb	r3, r0, #32
    8310:	603b      	str	r3, [r7, #0]
    8312:	dc14      	bgt.n	833e <__b2d+0x52>
    8314:	42a6      	cmp	r6, r4
    8316:	f1c0 030b 	rsb	r3, r0, #11
    831a:	d237      	bcs.n	838c <__b2d+0xa0>
    831c:	f854 1c04 	ldr.w	r1, [r4, #-4]
    8320:	40d9      	lsrs	r1, r3
    8322:	fa25 fc03 	lsr.w	ip, r5, r3
    8326:	3015      	adds	r0, #21
    8328:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
    832c:	4085      	lsls	r5, r0
    832e:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
    8332:	ea41 0205 	orr.w	r2, r1, r5
    8336:	4610      	mov	r0, r2
    8338:	4619      	mov	r1, r3
    833a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    833e:	42a6      	cmp	r6, r4
    8340:	d320      	bcc.n	8384 <__b2d+0x98>
    8342:	2100      	movs	r1, #0
    8344:	380b      	subs	r0, #11
    8346:	bf02      	ittt	eq
    8348:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
    834c:	460a      	moveq	r2, r1
    834e:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
    8352:	d0f0      	beq.n	8336 <__b2d+0x4a>
    8354:	42b4      	cmp	r4, r6
    8356:	f1c0 0320 	rsb	r3, r0, #32
    835a:	d919      	bls.n	8390 <__b2d+0xa4>
    835c:	f854 4c04 	ldr.w	r4, [r4, #-4]
    8360:	40dc      	lsrs	r4, r3
    8362:	4085      	lsls	r5, r0
    8364:	fa21 fc03 	lsr.w	ip, r1, r3
    8368:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
    836c:	fa11 f000 	lsls.w	r0, r1, r0
    8370:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
    8374:	ea44 0200 	orr.w	r2, r4, r0
    8378:	ea45 030c 	orr.w	r3, r5, ip
    837c:	4610      	mov	r0, r2
    837e:	4619      	mov	r1, r3
    8380:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8384:	f854 1c04 	ldr.w	r1, [r4, #-4]
    8388:	3c04      	subs	r4, #4
    838a:	e7db      	b.n	8344 <__b2d+0x58>
    838c:	2100      	movs	r1, #0
    838e:	e7c8      	b.n	8322 <__b2d+0x36>
    8390:	2400      	movs	r4, #0
    8392:	e7e6      	b.n	8362 <__b2d+0x76>

00008394 <__ratio>:
    8394:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    8398:	b083      	sub	sp, #12
    839a:	460e      	mov	r6, r1
    839c:	a901      	add	r1, sp, #4
    839e:	4607      	mov	r7, r0
    83a0:	f7ff ffa4 	bl	82ec <__b2d>
    83a4:	460d      	mov	r5, r1
    83a6:	4604      	mov	r4, r0
    83a8:	4669      	mov	r1, sp
    83aa:	4630      	mov	r0, r6
    83ac:	f7ff ff9e 	bl	82ec <__b2d>
    83b0:	f8dd c004 	ldr.w	ip, [sp, #4]
    83b4:	46a9      	mov	r9, r5
    83b6:	46a0      	mov	r8, r4
    83b8:	460b      	mov	r3, r1
    83ba:	4602      	mov	r2, r0
    83bc:	6931      	ldr	r1, [r6, #16]
    83be:	4616      	mov	r6, r2
    83c0:	6938      	ldr	r0, [r7, #16]
    83c2:	461f      	mov	r7, r3
    83c4:	1a40      	subs	r0, r0, r1
    83c6:	9900      	ldr	r1, [sp, #0]
    83c8:	ebc1 010c 	rsb	r1, r1, ip
    83cc:	eb01 1140 	add.w	r1, r1, r0, lsl #5
    83d0:	2900      	cmp	r1, #0
    83d2:	bfc9      	itett	gt
    83d4:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
    83d8:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
    83dc:	4624      	movgt	r4, r4
    83de:	464d      	movgt	r5, r9
    83e0:	bfdc      	itt	le
    83e2:	4612      	movle	r2, r2
    83e4:	463b      	movle	r3, r7
    83e6:	4620      	mov	r0, r4
    83e8:	4629      	mov	r1, r5
    83ea:	f7fb fd01 	bl	3df0 <__aeabi_ddiv>
    83ee:	b003      	add	sp, #12
    83f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

000083f4 <_mprec_log10>:
    83f4:	2817      	cmp	r0, #23
    83f6:	b510      	push	{r4, lr}
    83f8:	4604      	mov	r4, r0
    83fa:	dd0e      	ble.n	841a <_mprec_log10+0x26>
    83fc:	f240 0100 	movw	r1, #0
    8400:	2000      	movs	r0, #0
    8402:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    8406:	f240 0300 	movw	r3, #0
    840a:	2200      	movs	r2, #0
    840c:	f2c4 0324 	movt	r3, #16420	; 0x4024
    8410:	f7fb fbc4 	bl	3b9c <__aeabi_dmul>
    8414:	3c01      	subs	r4, #1
    8416:	d1f6      	bne.n	8406 <_mprec_log10+0x12>
    8418:	bd10      	pop	{r4, pc}
    841a:	f24a 13f0 	movw	r3, #41456	; 0xa1f0
    841e:	f2c0 0300 	movt	r3, #0
    8422:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
    8426:	e9d3 0100 	ldrd	r0, r1, [r3]
    842a:	bd10      	pop	{r4, pc}

0000842c <__copybits>:
    842c:	6913      	ldr	r3, [r2, #16]
    842e:	3901      	subs	r1, #1
    8430:	f102 0c14 	add.w	ip, r2, #20
    8434:	b410      	push	{r4}
    8436:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    843a:	114c      	asrs	r4, r1, #5
    843c:	3214      	adds	r2, #20
    843e:	3401      	adds	r4, #1
    8440:	4594      	cmp	ip, r2
    8442:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    8446:	d20f      	bcs.n	8468 <__copybits+0x3c>
    8448:	2300      	movs	r3, #0
    844a:	f85c 1003 	ldr.w	r1, [ip, r3]
    844e:	50c1      	str	r1, [r0, r3]
    8450:	3304      	adds	r3, #4
    8452:	eb03 010c 	add.w	r1, r3, ip
    8456:	428a      	cmp	r2, r1
    8458:	d8f7      	bhi.n	844a <__copybits+0x1e>
    845a:	ea6f 0c0c 	mvn.w	ip, ip
    845e:	4462      	add	r2, ip
    8460:	f022 0203 	bic.w	r2, r2, #3
    8464:	3204      	adds	r2, #4
    8466:	1880      	adds	r0, r0, r2
    8468:	4284      	cmp	r4, r0
    846a:	d904      	bls.n	8476 <__copybits+0x4a>
    846c:	2300      	movs	r3, #0
    846e:	f840 3b04 	str.w	r3, [r0], #4
    8472:	4284      	cmp	r4, r0
    8474:	d8fb      	bhi.n	846e <__copybits+0x42>
    8476:	bc10      	pop	{r4}
    8478:	4770      	bx	lr
    847a:	bf00      	nop

0000847c <__any_on>:
    847c:	6902      	ldr	r2, [r0, #16]
    847e:	114b      	asrs	r3, r1, #5
    8480:	429a      	cmp	r2, r3
    8482:	db10      	blt.n	84a6 <__any_on+0x2a>
    8484:	dd0e      	ble.n	84a4 <__any_on+0x28>
    8486:	f011 011f 	ands.w	r1, r1, #31
    848a:	d00b      	beq.n	84a4 <__any_on+0x28>
    848c:	461a      	mov	r2, r3
    848e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    8492:	695b      	ldr	r3, [r3, #20]
    8494:	fa23 fc01 	lsr.w	ip, r3, r1
    8498:	fa0c f101 	lsl.w	r1, ip, r1
    849c:	4299      	cmp	r1, r3
    849e:	d002      	beq.n	84a6 <__any_on+0x2a>
    84a0:	2001      	movs	r0, #1
    84a2:	4770      	bx	lr
    84a4:	461a      	mov	r2, r3
    84a6:	3204      	adds	r2, #4
    84a8:	f100 0114 	add.w	r1, r0, #20
    84ac:	eb00 0382 	add.w	r3, r0, r2, lsl #2
    84b0:	f103 0c04 	add.w	ip, r3, #4
    84b4:	4561      	cmp	r1, ip
    84b6:	d20b      	bcs.n	84d0 <__any_on+0x54>
    84b8:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
    84bc:	2a00      	cmp	r2, #0
    84be:	d1ef      	bne.n	84a0 <__any_on+0x24>
    84c0:	4299      	cmp	r1, r3
    84c2:	d205      	bcs.n	84d0 <__any_on+0x54>
    84c4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
    84c8:	2a00      	cmp	r2, #0
    84ca:	d1e9      	bne.n	84a0 <__any_on+0x24>
    84cc:	4299      	cmp	r1, r3
    84ce:	d3f9      	bcc.n	84c4 <__any_on+0x48>
    84d0:	2000      	movs	r0, #0
    84d2:	4770      	bx	lr

000084d4 <_Bfree>:
    84d4:	b530      	push	{r4, r5, lr}
    84d6:	6a45      	ldr	r5, [r0, #36]	; 0x24
    84d8:	b083      	sub	sp, #12
    84da:	4604      	mov	r4, r0
    84dc:	b155      	cbz	r5, 84f4 <_Bfree+0x20>
    84de:	b139      	cbz	r1, 84f0 <_Bfree+0x1c>
    84e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
    84e2:	684a      	ldr	r2, [r1, #4]
    84e4:	68db      	ldr	r3, [r3, #12]
    84e6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    84ea:	6008      	str	r0, [r1, #0]
    84ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    84f0:	b003      	add	sp, #12
    84f2:	bd30      	pop	{r4, r5, pc}
    84f4:	2010      	movs	r0, #16
    84f6:	9101      	str	r1, [sp, #4]
    84f8:	f7ff fa24 	bl	7944 <malloc>
    84fc:	9901      	ldr	r1, [sp, #4]
    84fe:	6260      	str	r0, [r4, #36]	; 0x24
    8500:	60c5      	str	r5, [r0, #12]
    8502:	6045      	str	r5, [r0, #4]
    8504:	6085      	str	r5, [r0, #8]
    8506:	6005      	str	r5, [r0, #0]
    8508:	e7e9      	b.n	84de <_Bfree+0xa>
    850a:	bf00      	nop

0000850c <_Balloc>:
    850c:	b570      	push	{r4, r5, r6, lr}
    850e:	6a44      	ldr	r4, [r0, #36]	; 0x24
    8510:	4606      	mov	r6, r0
    8512:	460d      	mov	r5, r1
    8514:	b164      	cbz	r4, 8530 <_Balloc+0x24>
    8516:	68e2      	ldr	r2, [r4, #12]
    8518:	b1a2      	cbz	r2, 8544 <_Balloc+0x38>
    851a:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
    851e:	b1eb      	cbz	r3, 855c <_Balloc+0x50>
    8520:	6819      	ldr	r1, [r3, #0]
    8522:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
    8526:	2200      	movs	r2, #0
    8528:	60da      	str	r2, [r3, #12]
    852a:	611a      	str	r2, [r3, #16]
    852c:	4618      	mov	r0, r3
    852e:	bd70      	pop	{r4, r5, r6, pc}
    8530:	2010      	movs	r0, #16
    8532:	f7ff fa07 	bl	7944 <malloc>
    8536:	2300      	movs	r3, #0
    8538:	4604      	mov	r4, r0
    853a:	6270      	str	r0, [r6, #36]	; 0x24
    853c:	60c3      	str	r3, [r0, #12]
    853e:	6043      	str	r3, [r0, #4]
    8540:	6083      	str	r3, [r0, #8]
    8542:	6003      	str	r3, [r0, #0]
    8544:	2210      	movs	r2, #16
    8546:	4630      	mov	r0, r6
    8548:	2104      	movs	r1, #4
    854a:	f000 fe57 	bl	91fc <_calloc_r>
    854e:	6a73      	ldr	r3, [r6, #36]	; 0x24
    8550:	60e0      	str	r0, [r4, #12]
    8552:	68da      	ldr	r2, [r3, #12]
    8554:	2a00      	cmp	r2, #0
    8556:	d1e0      	bne.n	851a <_Balloc+0xe>
    8558:	4613      	mov	r3, r2
    855a:	e7e7      	b.n	852c <_Balloc+0x20>
    855c:	2401      	movs	r4, #1
    855e:	4630      	mov	r0, r6
    8560:	4621      	mov	r1, r4
    8562:	40ac      	lsls	r4, r5
    8564:	1d62      	adds	r2, r4, #5
    8566:	0092      	lsls	r2, r2, #2
    8568:	f000 fe48 	bl	91fc <_calloc_r>
    856c:	4603      	mov	r3, r0
    856e:	2800      	cmp	r0, #0
    8570:	d0dc      	beq.n	852c <_Balloc+0x20>
    8572:	6045      	str	r5, [r0, #4]
    8574:	6084      	str	r4, [r0, #8]
    8576:	e7d6      	b.n	8526 <_Balloc+0x1a>

00008578 <__d2b>:
    8578:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    857c:	b083      	sub	sp, #12
    857e:	2101      	movs	r1, #1
    8580:	461d      	mov	r5, r3
    8582:	4614      	mov	r4, r2
    8584:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    8586:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    8588:	f7ff ffc0 	bl	850c <_Balloc>
    858c:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
    8590:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
    8594:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    8598:	4615      	mov	r5, r2
    859a:	ea5f 5a12 	movs.w	sl, r2, lsr #20
    859e:	9300      	str	r3, [sp, #0]
    85a0:	bf1c      	itt	ne
    85a2:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
    85a6:	9300      	strne	r3, [sp, #0]
    85a8:	4680      	mov	r8, r0
    85aa:	2c00      	cmp	r4, #0
    85ac:	d023      	beq.n	85f6 <__d2b+0x7e>
    85ae:	a802      	add	r0, sp, #8
    85b0:	f840 4d04 	str.w	r4, [r0, #-4]!
    85b4:	f7ff fe22 	bl	81fc <__lo0bits>
    85b8:	4603      	mov	r3, r0
    85ba:	2800      	cmp	r0, #0
    85bc:	d137      	bne.n	862e <__d2b+0xb6>
    85be:	9901      	ldr	r1, [sp, #4]
    85c0:	9a00      	ldr	r2, [sp, #0]
    85c2:	f8c8 1014 	str.w	r1, [r8, #20]
    85c6:	2a00      	cmp	r2, #0
    85c8:	bf14      	ite	ne
    85ca:	2402      	movne	r4, #2
    85cc:	2401      	moveq	r4, #1
    85ce:	f8c8 2018 	str.w	r2, [r8, #24]
    85d2:	f8c8 4010 	str.w	r4, [r8, #16]
    85d6:	f1ba 0f00 	cmp.w	sl, #0
    85da:	d01b      	beq.n	8614 <__d2b+0x9c>
    85dc:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
    85e0:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
    85e4:	f1aa 0a03 	sub.w	sl, sl, #3
    85e8:	4453      	add	r3, sl
    85ea:	603b      	str	r3, [r7, #0]
    85ec:	6032      	str	r2, [r6, #0]
    85ee:	4640      	mov	r0, r8
    85f0:	b003      	add	sp, #12
    85f2:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    85f6:	4668      	mov	r0, sp
    85f8:	f7ff fe00 	bl	81fc <__lo0bits>
    85fc:	2301      	movs	r3, #1
    85fe:	461c      	mov	r4, r3
    8600:	f8c8 3010 	str.w	r3, [r8, #16]
    8604:	9b00      	ldr	r3, [sp, #0]
    8606:	f8c8 3014 	str.w	r3, [r8, #20]
    860a:	f100 0320 	add.w	r3, r0, #32
    860e:	f1ba 0f00 	cmp.w	sl, #0
    8612:	d1e3      	bne.n	85dc <__d2b+0x64>
    8614:	eb08 0284 	add.w	r2, r8, r4, lsl #2
    8618:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
    861c:	3b02      	subs	r3, #2
    861e:	603b      	str	r3, [r7, #0]
    8620:	6910      	ldr	r0, [r2, #16]
    8622:	f7ff fdcb 	bl	81bc <__hi0bits>
    8626:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
    862a:	6030      	str	r0, [r6, #0]
    862c:	e7df      	b.n	85ee <__d2b+0x76>
    862e:	9a00      	ldr	r2, [sp, #0]
    8630:	f1c0 0120 	rsb	r1, r0, #32
    8634:	fa12 f101 	lsls.w	r1, r2, r1
    8638:	40c2      	lsrs	r2, r0
    863a:	9801      	ldr	r0, [sp, #4]
    863c:	4301      	orrs	r1, r0
    863e:	f8c8 1014 	str.w	r1, [r8, #20]
    8642:	9200      	str	r2, [sp, #0]
    8644:	e7bf      	b.n	85c6 <__d2b+0x4e>
    8646:	bf00      	nop

00008648 <__mdiff>:
    8648:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    864c:	6913      	ldr	r3, [r2, #16]
    864e:	690f      	ldr	r7, [r1, #16]
    8650:	460c      	mov	r4, r1
    8652:	4615      	mov	r5, r2
    8654:	1aff      	subs	r7, r7, r3
    8656:	2f00      	cmp	r7, #0
    8658:	d04f      	beq.n	86fa <__mdiff+0xb2>
    865a:	db6a      	blt.n	8732 <__mdiff+0xea>
    865c:	2700      	movs	r7, #0
    865e:	f101 0614 	add.w	r6, r1, #20
    8662:	6861      	ldr	r1, [r4, #4]
    8664:	f7ff ff52 	bl	850c <_Balloc>
    8668:	f8d5 8010 	ldr.w	r8, [r5, #16]
    866c:	f8d4 c010 	ldr.w	ip, [r4, #16]
    8670:	f105 0114 	add.w	r1, r5, #20
    8674:	2200      	movs	r2, #0
    8676:	eb05 0588 	add.w	r5, r5, r8, lsl #2
    867a:	eb04 048c 	add.w	r4, r4, ip, lsl #2
    867e:	f105 0814 	add.w	r8, r5, #20
    8682:	3414      	adds	r4, #20
    8684:	f100 0314 	add.w	r3, r0, #20
    8688:	60c7      	str	r7, [r0, #12]
    868a:	f851 7b04 	ldr.w	r7, [r1], #4
    868e:	f856 5b04 	ldr.w	r5, [r6], #4
    8692:	46bb      	mov	fp, r7
    8694:	fa1f fa87 	uxth.w	sl, r7
    8698:	0c3f      	lsrs	r7, r7, #16
    869a:	fa1f f985 	uxth.w	r9, r5
    869e:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
    86a2:	ebca 0a09 	rsb	sl, sl, r9
    86a6:	4452      	add	r2, sl
    86a8:	eb07 4722 	add.w	r7, r7, r2, asr #16
    86ac:	b292      	uxth	r2, r2
    86ae:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
    86b2:	f843 2b04 	str.w	r2, [r3], #4
    86b6:	143a      	asrs	r2, r7, #16
    86b8:	4588      	cmp	r8, r1
    86ba:	d8e6      	bhi.n	868a <__mdiff+0x42>
    86bc:	42a6      	cmp	r6, r4
    86be:	d20e      	bcs.n	86de <__mdiff+0x96>
    86c0:	f856 1b04 	ldr.w	r1, [r6], #4
    86c4:	b28d      	uxth	r5, r1
    86c6:	0c09      	lsrs	r1, r1, #16
    86c8:	1952      	adds	r2, r2, r5
    86ca:	eb01 4122 	add.w	r1, r1, r2, asr #16
    86ce:	b292      	uxth	r2, r2
    86d0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    86d4:	f843 2b04 	str.w	r2, [r3], #4
    86d8:	140a      	asrs	r2, r1, #16
    86da:	42b4      	cmp	r4, r6
    86dc:	d8f0      	bhi.n	86c0 <__mdiff+0x78>
    86de:	f853 2c04 	ldr.w	r2, [r3, #-4]
    86e2:	b932      	cbnz	r2, 86f2 <__mdiff+0xaa>
    86e4:	f853 2c08 	ldr.w	r2, [r3, #-8]
    86e8:	f10c 3cff 	add.w	ip, ip, #4294967295
    86ec:	3b04      	subs	r3, #4
    86ee:	2a00      	cmp	r2, #0
    86f0:	d0f8      	beq.n	86e4 <__mdiff+0x9c>
    86f2:	f8c0 c010 	str.w	ip, [r0, #16]
    86f6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    86fa:	3304      	adds	r3, #4
    86fc:	f101 0614 	add.w	r6, r1, #20
    8700:	009b      	lsls	r3, r3, #2
    8702:	18d2      	adds	r2, r2, r3
    8704:	18cb      	adds	r3, r1, r3
    8706:	3304      	adds	r3, #4
    8708:	3204      	adds	r2, #4
    870a:	f853 cc04 	ldr.w	ip, [r3, #-4]
    870e:	3b04      	subs	r3, #4
    8710:	f852 1c04 	ldr.w	r1, [r2, #-4]
    8714:	3a04      	subs	r2, #4
    8716:	458c      	cmp	ip, r1
    8718:	d10a      	bne.n	8730 <__mdiff+0xe8>
    871a:	429e      	cmp	r6, r3
    871c:	d3f5      	bcc.n	870a <__mdiff+0xc2>
    871e:	2100      	movs	r1, #0
    8720:	f7ff fef4 	bl	850c <_Balloc>
    8724:	2301      	movs	r3, #1
    8726:	6103      	str	r3, [r0, #16]
    8728:	2300      	movs	r3, #0
    872a:	6143      	str	r3, [r0, #20]
    872c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8730:	d297      	bcs.n	8662 <__mdiff+0x1a>
    8732:	4623      	mov	r3, r4
    8734:	462c      	mov	r4, r5
    8736:	2701      	movs	r7, #1
    8738:	461d      	mov	r5, r3
    873a:	f104 0614 	add.w	r6, r4, #20
    873e:	e790      	b.n	8662 <__mdiff+0x1a>

00008740 <__lshift>:
    8740:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    8744:	690d      	ldr	r5, [r1, #16]
    8746:	688b      	ldr	r3, [r1, #8]
    8748:	1156      	asrs	r6, r2, #5
    874a:	3501      	adds	r5, #1
    874c:	460c      	mov	r4, r1
    874e:	19ad      	adds	r5, r5, r6
    8750:	4690      	mov	r8, r2
    8752:	429d      	cmp	r5, r3
    8754:	4682      	mov	sl, r0
    8756:	6849      	ldr	r1, [r1, #4]
    8758:	dd03      	ble.n	8762 <__lshift+0x22>
    875a:	005b      	lsls	r3, r3, #1
    875c:	3101      	adds	r1, #1
    875e:	429d      	cmp	r5, r3
    8760:	dcfb      	bgt.n	875a <__lshift+0x1a>
    8762:	4650      	mov	r0, sl
    8764:	f7ff fed2 	bl	850c <_Balloc>
    8768:	2e00      	cmp	r6, #0
    876a:	4607      	mov	r7, r0
    876c:	f100 0214 	add.w	r2, r0, #20
    8770:	dd0a      	ble.n	8788 <__lshift+0x48>
    8772:	2300      	movs	r3, #0
    8774:	4619      	mov	r1, r3
    8776:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    877a:	3301      	adds	r3, #1
    877c:	42b3      	cmp	r3, r6
    877e:	d1fa      	bne.n	8776 <__lshift+0x36>
    8780:	eb07 0383 	add.w	r3, r7, r3, lsl #2
    8784:	f103 0214 	add.w	r2, r3, #20
    8788:	6920      	ldr	r0, [r4, #16]
    878a:	f104 0314 	add.w	r3, r4, #20
    878e:	eb04 0080 	add.w	r0, r4, r0, lsl #2
    8792:	3014      	adds	r0, #20
    8794:	f018 081f 	ands.w	r8, r8, #31
    8798:	d01b      	beq.n	87d2 <__lshift+0x92>
    879a:	f1c8 0e20 	rsb	lr, r8, #32
    879e:	2100      	movs	r1, #0
    87a0:	681e      	ldr	r6, [r3, #0]
    87a2:	fa06 fc08 	lsl.w	ip, r6, r8
    87a6:	ea41 010c 	orr.w	r1, r1, ip
    87aa:	f842 1b04 	str.w	r1, [r2], #4
    87ae:	f853 1b04 	ldr.w	r1, [r3], #4
    87b2:	4298      	cmp	r0, r3
    87b4:	fa21 f10e 	lsr.w	r1, r1, lr
    87b8:	d8f2      	bhi.n	87a0 <__lshift+0x60>
    87ba:	6011      	str	r1, [r2, #0]
    87bc:	b101      	cbz	r1, 87c0 <__lshift+0x80>
    87be:	3501      	adds	r5, #1
    87c0:	4650      	mov	r0, sl
    87c2:	3d01      	subs	r5, #1
    87c4:	4621      	mov	r1, r4
    87c6:	613d      	str	r5, [r7, #16]
    87c8:	f7ff fe84 	bl	84d4 <_Bfree>
    87cc:	4638      	mov	r0, r7
    87ce:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    87d2:	f853 1008 	ldr.w	r1, [r3, r8]
    87d6:	f842 1008 	str.w	r1, [r2, r8]
    87da:	f108 0804 	add.w	r8, r8, #4
    87de:	eb08 0103 	add.w	r1, r8, r3
    87e2:	4288      	cmp	r0, r1
    87e4:	d9ec      	bls.n	87c0 <__lshift+0x80>
    87e6:	f853 1008 	ldr.w	r1, [r3, r8]
    87ea:	f842 1008 	str.w	r1, [r2, r8]
    87ee:	f108 0804 	add.w	r8, r8, #4
    87f2:	eb08 0103 	add.w	r1, r8, r3
    87f6:	4288      	cmp	r0, r1
    87f8:	d8eb      	bhi.n	87d2 <__lshift+0x92>
    87fa:	e7e1      	b.n	87c0 <__lshift+0x80>

000087fc <__multiply>:
    87fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8800:	f8d1 8010 	ldr.w	r8, [r1, #16]
    8804:	6917      	ldr	r7, [r2, #16]
    8806:	460d      	mov	r5, r1
    8808:	4616      	mov	r6, r2
    880a:	b087      	sub	sp, #28
    880c:	45b8      	cmp	r8, r7
    880e:	bfb5      	itete	lt
    8810:	4615      	movlt	r5, r2
    8812:	463b      	movge	r3, r7
    8814:	460b      	movlt	r3, r1
    8816:	4647      	movge	r7, r8
    8818:	bfb4      	ite	lt
    881a:	461e      	movlt	r6, r3
    881c:	4698      	movge	r8, r3
    881e:	68ab      	ldr	r3, [r5, #8]
    8820:	eb08 0407 	add.w	r4, r8, r7
    8824:	6869      	ldr	r1, [r5, #4]
    8826:	429c      	cmp	r4, r3
    8828:	bfc8      	it	gt
    882a:	3101      	addgt	r1, #1
    882c:	f7ff fe6e 	bl	850c <_Balloc>
    8830:	eb00 0384 	add.w	r3, r0, r4, lsl #2
    8834:	f100 0b14 	add.w	fp, r0, #20
    8838:	3314      	adds	r3, #20
    883a:	9003      	str	r0, [sp, #12]
    883c:	459b      	cmp	fp, r3
    883e:	9304      	str	r3, [sp, #16]
    8840:	d206      	bcs.n	8850 <__multiply+0x54>
    8842:	9904      	ldr	r1, [sp, #16]
    8844:	465b      	mov	r3, fp
    8846:	2200      	movs	r2, #0
    8848:	f843 2b04 	str.w	r2, [r3], #4
    884c:	4299      	cmp	r1, r3
    884e:	d8fb      	bhi.n	8848 <__multiply+0x4c>
    8850:	eb06 0888 	add.w	r8, r6, r8, lsl #2
    8854:	f106 0914 	add.w	r9, r6, #20
    8858:	f108 0814 	add.w	r8, r8, #20
    885c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
    8860:	3514      	adds	r5, #20
    8862:	45c1      	cmp	r9, r8
    8864:	f8cd 8004 	str.w	r8, [sp, #4]
    8868:	f10c 0c14 	add.w	ip, ip, #20
    886c:	9502      	str	r5, [sp, #8]
    886e:	d24b      	bcs.n	8908 <__multiply+0x10c>
    8870:	f04f 0a00 	mov.w	sl, #0
    8874:	9405      	str	r4, [sp, #20]
    8876:	f859 400a 	ldr.w	r4, [r9, sl]
    887a:	eb0a 080b 	add.w	r8, sl, fp
    887e:	b2a0      	uxth	r0, r4
    8880:	b1d8      	cbz	r0, 88ba <__multiply+0xbe>
    8882:	9a02      	ldr	r2, [sp, #8]
    8884:	4643      	mov	r3, r8
    8886:	2400      	movs	r4, #0
    8888:	f852 5b04 	ldr.w	r5, [r2], #4
    888c:	6819      	ldr	r1, [r3, #0]
    888e:	b2af      	uxth	r7, r5
    8890:	0c2d      	lsrs	r5, r5, #16
    8892:	b28e      	uxth	r6, r1
    8894:	0c09      	lsrs	r1, r1, #16
    8896:	fb00 6607 	mla	r6, r0, r7, r6
    889a:	fb00 1105 	mla	r1, r0, r5, r1
    889e:	1936      	adds	r6, r6, r4
    88a0:	eb01 4116 	add.w	r1, r1, r6, lsr #16
    88a4:	b2b6      	uxth	r6, r6
    88a6:	0c0c      	lsrs	r4, r1, #16
    88a8:	4594      	cmp	ip, r2
    88aa:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
    88ae:	f843 6b04 	str.w	r6, [r3], #4
    88b2:	d8e9      	bhi.n	8888 <__multiply+0x8c>
    88b4:	601c      	str	r4, [r3, #0]
    88b6:	f859 400a 	ldr.w	r4, [r9, sl]
    88ba:	0c24      	lsrs	r4, r4, #16
    88bc:	d01c      	beq.n	88f8 <__multiply+0xfc>
    88be:	f85b 200a 	ldr.w	r2, [fp, sl]
    88c2:	4641      	mov	r1, r8
    88c4:	9b02      	ldr	r3, [sp, #8]
    88c6:	2500      	movs	r5, #0
    88c8:	4610      	mov	r0, r2
    88ca:	881e      	ldrh	r6, [r3, #0]
    88cc:	b297      	uxth	r7, r2
    88ce:	fb06 5504 	mla	r5, r6, r4, r5
    88d2:	eb05 4510 	add.w	r5, r5, r0, lsr #16
    88d6:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
    88da:	600f      	str	r7, [r1, #0]
    88dc:	f851 0f04 	ldr.w	r0, [r1, #4]!
    88e0:	f853 2b04 	ldr.w	r2, [r3], #4
    88e4:	b286      	uxth	r6, r0
    88e6:	0c12      	lsrs	r2, r2, #16
    88e8:	fb02 6204 	mla	r2, r2, r4, r6
    88ec:	eb02 4215 	add.w	r2, r2, r5, lsr #16
    88f0:	0c15      	lsrs	r5, r2, #16
    88f2:	459c      	cmp	ip, r3
    88f4:	d8e9      	bhi.n	88ca <__multiply+0xce>
    88f6:	600a      	str	r2, [r1, #0]
    88f8:	f10a 0a04 	add.w	sl, sl, #4
    88fc:	9a01      	ldr	r2, [sp, #4]
    88fe:	eb0a 0309 	add.w	r3, sl, r9
    8902:	429a      	cmp	r2, r3
    8904:	d8b7      	bhi.n	8876 <__multiply+0x7a>
    8906:	9c05      	ldr	r4, [sp, #20]
    8908:	2c00      	cmp	r4, #0
    890a:	dd0b      	ble.n	8924 <__multiply+0x128>
    890c:	9a04      	ldr	r2, [sp, #16]
    890e:	f852 3c04 	ldr.w	r3, [r2, #-4]
    8912:	b93b      	cbnz	r3, 8924 <__multiply+0x128>
    8914:	4613      	mov	r3, r2
    8916:	e003      	b.n	8920 <__multiply+0x124>
    8918:	f853 2c08 	ldr.w	r2, [r3, #-8]
    891c:	3b04      	subs	r3, #4
    891e:	b90a      	cbnz	r2, 8924 <__multiply+0x128>
    8920:	3c01      	subs	r4, #1
    8922:	d1f9      	bne.n	8918 <__multiply+0x11c>
    8924:	9b03      	ldr	r3, [sp, #12]
    8926:	4618      	mov	r0, r3
    8928:	611c      	str	r4, [r3, #16]
    892a:	b007      	add	sp, #28
    892c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00008930 <__i2b>:
    8930:	b510      	push	{r4, lr}
    8932:	460c      	mov	r4, r1
    8934:	2101      	movs	r1, #1
    8936:	f7ff fde9 	bl	850c <_Balloc>
    893a:	2201      	movs	r2, #1
    893c:	6144      	str	r4, [r0, #20]
    893e:	6102      	str	r2, [r0, #16]
    8940:	bd10      	pop	{r4, pc}
    8942:	bf00      	nop

00008944 <__multadd>:
    8944:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    8948:	460d      	mov	r5, r1
    894a:	2100      	movs	r1, #0
    894c:	4606      	mov	r6, r0
    894e:	692c      	ldr	r4, [r5, #16]
    8950:	b083      	sub	sp, #12
    8952:	f105 0814 	add.w	r8, r5, #20
    8956:	4608      	mov	r0, r1
    8958:	f858 7001 	ldr.w	r7, [r8, r1]
    895c:	3001      	adds	r0, #1
    895e:	fa1f fa87 	uxth.w	sl, r7
    8962:	ea4f 4c17 	mov.w	ip, r7, lsr #16
    8966:	fb0a 3302 	mla	r3, sl, r2, r3
    896a:	fb0c fc02 	mul.w	ip, ip, r2
    896e:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
    8972:	b29b      	uxth	r3, r3
    8974:	eb03 430c 	add.w	r3, r3, ip, lsl #16
    8978:	f848 3001 	str.w	r3, [r8, r1]
    897c:	3104      	adds	r1, #4
    897e:	4284      	cmp	r4, r0
    8980:	ea4f 431c 	mov.w	r3, ip, lsr #16
    8984:	dce8      	bgt.n	8958 <__multadd+0x14>
    8986:	b13b      	cbz	r3, 8998 <__multadd+0x54>
    8988:	68aa      	ldr	r2, [r5, #8]
    898a:	4294      	cmp	r4, r2
    898c:	da08      	bge.n	89a0 <__multadd+0x5c>
    898e:	eb05 0284 	add.w	r2, r5, r4, lsl #2
    8992:	3401      	adds	r4, #1
    8994:	612c      	str	r4, [r5, #16]
    8996:	6153      	str	r3, [r2, #20]
    8998:	4628      	mov	r0, r5
    899a:	b003      	add	sp, #12
    899c:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    89a0:	6869      	ldr	r1, [r5, #4]
    89a2:	4630      	mov	r0, r6
    89a4:	9301      	str	r3, [sp, #4]
    89a6:	3101      	adds	r1, #1
    89a8:	f7ff fdb0 	bl	850c <_Balloc>
    89ac:	692a      	ldr	r2, [r5, #16]
    89ae:	f105 010c 	add.w	r1, r5, #12
    89b2:	3202      	adds	r2, #2
    89b4:	0092      	lsls	r2, r2, #2
    89b6:	4607      	mov	r7, r0
    89b8:	300c      	adds	r0, #12
    89ba:	f7ff fad7 	bl	7f6c <memcpy>
    89be:	4629      	mov	r1, r5
    89c0:	4630      	mov	r0, r6
    89c2:	463d      	mov	r5, r7
    89c4:	f7ff fd86 	bl	84d4 <_Bfree>
    89c8:	9b01      	ldr	r3, [sp, #4]
    89ca:	e7e0      	b.n	898e <__multadd+0x4a>

000089cc <__pow5mult>:
    89cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    89d0:	4615      	mov	r5, r2
    89d2:	f012 0203 	ands.w	r2, r2, #3
    89d6:	4604      	mov	r4, r0
    89d8:	4688      	mov	r8, r1
    89da:	d12c      	bne.n	8a36 <__pow5mult+0x6a>
    89dc:	10ad      	asrs	r5, r5, #2
    89de:	d01e      	beq.n	8a1e <__pow5mult+0x52>
    89e0:	6a66      	ldr	r6, [r4, #36]	; 0x24
    89e2:	2e00      	cmp	r6, #0
    89e4:	d034      	beq.n	8a50 <__pow5mult+0x84>
    89e6:	68b7      	ldr	r7, [r6, #8]
    89e8:	2f00      	cmp	r7, #0
    89ea:	d03b      	beq.n	8a64 <__pow5mult+0x98>
    89ec:	f015 0f01 	tst.w	r5, #1
    89f0:	d108      	bne.n	8a04 <__pow5mult+0x38>
    89f2:	106d      	asrs	r5, r5, #1
    89f4:	d013      	beq.n	8a1e <__pow5mult+0x52>
    89f6:	683e      	ldr	r6, [r7, #0]
    89f8:	b1a6      	cbz	r6, 8a24 <__pow5mult+0x58>
    89fa:	4630      	mov	r0, r6
    89fc:	4607      	mov	r7, r0
    89fe:	f015 0f01 	tst.w	r5, #1
    8a02:	d0f6      	beq.n	89f2 <__pow5mult+0x26>
    8a04:	4641      	mov	r1, r8
    8a06:	463a      	mov	r2, r7
    8a08:	4620      	mov	r0, r4
    8a0a:	f7ff fef7 	bl	87fc <__multiply>
    8a0e:	4641      	mov	r1, r8
    8a10:	4606      	mov	r6, r0
    8a12:	4620      	mov	r0, r4
    8a14:	f7ff fd5e 	bl	84d4 <_Bfree>
    8a18:	106d      	asrs	r5, r5, #1
    8a1a:	46b0      	mov	r8, r6
    8a1c:	d1eb      	bne.n	89f6 <__pow5mult+0x2a>
    8a1e:	4640      	mov	r0, r8
    8a20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8a24:	4639      	mov	r1, r7
    8a26:	463a      	mov	r2, r7
    8a28:	4620      	mov	r0, r4
    8a2a:	f7ff fee7 	bl	87fc <__multiply>
    8a2e:	6038      	str	r0, [r7, #0]
    8a30:	4607      	mov	r7, r0
    8a32:	6006      	str	r6, [r0, #0]
    8a34:	e7e3      	b.n	89fe <__pow5mult+0x32>
    8a36:	f24a 1cf0 	movw	ip, #41456	; 0xa1f0
    8a3a:	2300      	movs	r3, #0
    8a3c:	f2c0 0c00 	movt	ip, #0
    8a40:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
    8a44:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
    8a48:	f7ff ff7c 	bl	8944 <__multadd>
    8a4c:	4680      	mov	r8, r0
    8a4e:	e7c5      	b.n	89dc <__pow5mult+0x10>
    8a50:	2010      	movs	r0, #16
    8a52:	f7fe ff77 	bl	7944 <malloc>
    8a56:	2300      	movs	r3, #0
    8a58:	4606      	mov	r6, r0
    8a5a:	6260      	str	r0, [r4, #36]	; 0x24
    8a5c:	60c3      	str	r3, [r0, #12]
    8a5e:	6043      	str	r3, [r0, #4]
    8a60:	6083      	str	r3, [r0, #8]
    8a62:	6003      	str	r3, [r0, #0]
    8a64:	4620      	mov	r0, r4
    8a66:	f240 2171 	movw	r1, #625	; 0x271
    8a6a:	f7ff ff61 	bl	8930 <__i2b>
    8a6e:	2300      	movs	r3, #0
    8a70:	60b0      	str	r0, [r6, #8]
    8a72:	4607      	mov	r7, r0
    8a74:	6003      	str	r3, [r0, #0]
    8a76:	e7b9      	b.n	89ec <__pow5mult+0x20>

00008a78 <__s2b>:
    8a78:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    8a7c:	461e      	mov	r6, r3
    8a7e:	f648 6339 	movw	r3, #36409	; 0x8e39
    8a82:	f106 0c08 	add.w	ip, r6, #8
    8a86:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    8a8a:	4688      	mov	r8, r1
    8a8c:	4605      	mov	r5, r0
    8a8e:	4617      	mov	r7, r2
    8a90:	fb83 130c 	smull	r1, r3, r3, ip
    8a94:	ea4f 7cec 	mov.w	ip, ip, asr #31
    8a98:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
    8a9c:	f1bc 0f01 	cmp.w	ip, #1
    8aa0:	dd35      	ble.n	8b0e <__s2b+0x96>
    8aa2:	2100      	movs	r1, #0
    8aa4:	2201      	movs	r2, #1
    8aa6:	0052      	lsls	r2, r2, #1
    8aa8:	3101      	adds	r1, #1
    8aaa:	4594      	cmp	ip, r2
    8aac:	dcfb      	bgt.n	8aa6 <__s2b+0x2e>
    8aae:	4628      	mov	r0, r5
    8ab0:	f7ff fd2c 	bl	850c <_Balloc>
    8ab4:	9b08      	ldr	r3, [sp, #32]
    8ab6:	6143      	str	r3, [r0, #20]
    8ab8:	2301      	movs	r3, #1
    8aba:	2f09      	cmp	r7, #9
    8abc:	6103      	str	r3, [r0, #16]
    8abe:	dd22      	ble.n	8b06 <__s2b+0x8e>
    8ac0:	f108 0a09 	add.w	sl, r8, #9
    8ac4:	2409      	movs	r4, #9
    8ac6:	f818 3004 	ldrb.w	r3, [r8, r4]
    8aca:	4601      	mov	r1, r0
    8acc:	220a      	movs	r2, #10
    8ace:	3401      	adds	r4, #1
    8ad0:	3b30      	subs	r3, #48	; 0x30
    8ad2:	4628      	mov	r0, r5
    8ad4:	f7ff ff36 	bl	8944 <__multadd>
    8ad8:	42a7      	cmp	r7, r4
    8ada:	dcf4      	bgt.n	8ac6 <__s2b+0x4e>
    8adc:	eb0a 0807 	add.w	r8, sl, r7
    8ae0:	f1a8 0808 	sub.w	r8, r8, #8
    8ae4:	42be      	cmp	r6, r7
    8ae6:	dd0c      	ble.n	8b02 <__s2b+0x8a>
    8ae8:	2400      	movs	r4, #0
    8aea:	f818 3004 	ldrb.w	r3, [r8, r4]
    8aee:	4601      	mov	r1, r0
    8af0:	3401      	adds	r4, #1
    8af2:	220a      	movs	r2, #10
    8af4:	3b30      	subs	r3, #48	; 0x30
    8af6:	4628      	mov	r0, r5
    8af8:	f7ff ff24 	bl	8944 <__multadd>
    8afc:	19e3      	adds	r3, r4, r7
    8afe:	429e      	cmp	r6, r3
    8b00:	dcf3      	bgt.n	8aea <__s2b+0x72>
    8b02:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    8b06:	f108 080a 	add.w	r8, r8, #10
    8b0a:	2709      	movs	r7, #9
    8b0c:	e7ea      	b.n	8ae4 <__s2b+0x6c>
    8b0e:	2100      	movs	r1, #0
    8b10:	e7cd      	b.n	8aae <__s2b+0x36>
    8b12:	bf00      	nop

00008b14 <_realloc_r>:
    8b14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8b18:	4691      	mov	r9, r2
    8b1a:	b083      	sub	sp, #12
    8b1c:	4607      	mov	r7, r0
    8b1e:	460e      	mov	r6, r1
    8b20:	2900      	cmp	r1, #0
    8b22:	f000 813a 	beq.w	8d9a <_realloc_r+0x286>
    8b26:	f1a1 0808 	sub.w	r8, r1, #8
    8b2a:	f109 040b 	add.w	r4, r9, #11
    8b2e:	f7ff fb41 	bl	81b4 <__malloc_lock>
    8b32:	2c16      	cmp	r4, #22
    8b34:	f8d8 1004 	ldr.w	r1, [r8, #4]
    8b38:	460b      	mov	r3, r1
    8b3a:	f200 80a0 	bhi.w	8c7e <_realloc_r+0x16a>
    8b3e:	2210      	movs	r2, #16
    8b40:	2500      	movs	r5, #0
    8b42:	4614      	mov	r4, r2
    8b44:	454c      	cmp	r4, r9
    8b46:	bf38      	it	cc
    8b48:	f045 0501 	orrcc.w	r5, r5, #1
    8b4c:	2d00      	cmp	r5, #0
    8b4e:	f040 812a 	bne.w	8da6 <_realloc_r+0x292>
    8b52:	f021 0a03 	bic.w	sl, r1, #3
    8b56:	4592      	cmp	sl, r2
    8b58:	bfa2      	ittt	ge
    8b5a:	4640      	movge	r0, r8
    8b5c:	4655      	movge	r5, sl
    8b5e:	f108 0808 	addge.w	r8, r8, #8
    8b62:	da75      	bge.n	8c50 <_realloc_r+0x13c>
    8b64:	f240 1378 	movw	r3, #376	; 0x178
    8b68:	eb08 000a 	add.w	r0, r8, sl
    8b6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8b70:	f8d3 e008 	ldr.w	lr, [r3, #8]
    8b74:	4586      	cmp	lr, r0
    8b76:	f000 811a 	beq.w	8dae <_realloc_r+0x29a>
    8b7a:	f8d0 c004 	ldr.w	ip, [r0, #4]
    8b7e:	f02c 0b01 	bic.w	fp, ip, #1
    8b82:	4483      	add	fp, r0
    8b84:	f8db b004 	ldr.w	fp, [fp, #4]
    8b88:	f01b 0f01 	tst.w	fp, #1
    8b8c:	d07c      	beq.n	8c88 <_realloc_r+0x174>
    8b8e:	46ac      	mov	ip, r5
    8b90:	4628      	mov	r0, r5
    8b92:	f011 0f01 	tst.w	r1, #1
    8b96:	f040 809b 	bne.w	8cd0 <_realloc_r+0x1bc>
    8b9a:	f856 1c08 	ldr.w	r1, [r6, #-8]
    8b9e:	ebc1 0b08 	rsb	fp, r1, r8
    8ba2:	f8db 5004 	ldr.w	r5, [fp, #4]
    8ba6:	f025 0503 	bic.w	r5, r5, #3
    8baa:	2800      	cmp	r0, #0
    8bac:	f000 80dd 	beq.w	8d6a <_realloc_r+0x256>
    8bb0:	4570      	cmp	r0, lr
    8bb2:	f000 811f 	beq.w	8df4 <_realloc_r+0x2e0>
    8bb6:	eb05 030a 	add.w	r3, r5, sl
    8bba:	eb0c 0503 	add.w	r5, ip, r3
    8bbe:	4295      	cmp	r5, r2
    8bc0:	bfb8      	it	lt
    8bc2:	461d      	movlt	r5, r3
    8bc4:	f2c0 80d2 	blt.w	8d6c <_realloc_r+0x258>
    8bc8:	6881      	ldr	r1, [r0, #8]
    8bca:	465b      	mov	r3, fp
    8bcc:	68c0      	ldr	r0, [r0, #12]
    8bce:	f1aa 0204 	sub.w	r2, sl, #4
    8bd2:	2a24      	cmp	r2, #36	; 0x24
    8bd4:	6081      	str	r1, [r0, #8]
    8bd6:	60c8      	str	r0, [r1, #12]
    8bd8:	f853 1f08 	ldr.w	r1, [r3, #8]!
    8bdc:	f8db 000c 	ldr.w	r0, [fp, #12]
    8be0:	6081      	str	r1, [r0, #8]
    8be2:	60c8      	str	r0, [r1, #12]
    8be4:	f200 80d0 	bhi.w	8d88 <_realloc_r+0x274>
    8be8:	2a13      	cmp	r2, #19
    8bea:	469c      	mov	ip, r3
    8bec:	d921      	bls.n	8c32 <_realloc_r+0x11e>
    8bee:	4631      	mov	r1, r6
    8bf0:	f10b 0c10 	add.w	ip, fp, #16
    8bf4:	f851 0b04 	ldr.w	r0, [r1], #4
    8bf8:	f8cb 0008 	str.w	r0, [fp, #8]
    8bfc:	6870      	ldr	r0, [r6, #4]
    8bfe:	1d0e      	adds	r6, r1, #4
    8c00:	2a1b      	cmp	r2, #27
    8c02:	f8cb 000c 	str.w	r0, [fp, #12]
    8c06:	d914      	bls.n	8c32 <_realloc_r+0x11e>
    8c08:	6848      	ldr	r0, [r1, #4]
    8c0a:	1d31      	adds	r1, r6, #4
    8c0c:	f10b 0c18 	add.w	ip, fp, #24
    8c10:	f8cb 0010 	str.w	r0, [fp, #16]
    8c14:	6870      	ldr	r0, [r6, #4]
    8c16:	1d0e      	adds	r6, r1, #4
    8c18:	2a24      	cmp	r2, #36	; 0x24
    8c1a:	f8cb 0014 	str.w	r0, [fp, #20]
    8c1e:	d108      	bne.n	8c32 <_realloc_r+0x11e>
    8c20:	684a      	ldr	r2, [r1, #4]
    8c22:	f10b 0c20 	add.w	ip, fp, #32
    8c26:	f8cb 2018 	str.w	r2, [fp, #24]
    8c2a:	6872      	ldr	r2, [r6, #4]
    8c2c:	3608      	adds	r6, #8
    8c2e:	f8cb 201c 	str.w	r2, [fp, #28]
    8c32:	4631      	mov	r1, r6
    8c34:	4698      	mov	r8, r3
    8c36:	4662      	mov	r2, ip
    8c38:	4658      	mov	r0, fp
    8c3a:	f851 3b04 	ldr.w	r3, [r1], #4
    8c3e:	f842 3b04 	str.w	r3, [r2], #4
    8c42:	6873      	ldr	r3, [r6, #4]
    8c44:	f8cc 3004 	str.w	r3, [ip, #4]
    8c48:	684b      	ldr	r3, [r1, #4]
    8c4a:	6053      	str	r3, [r2, #4]
    8c4c:	f8db 3004 	ldr.w	r3, [fp, #4]
    8c50:	ebc4 0c05 	rsb	ip, r4, r5
    8c54:	f1bc 0f0f 	cmp.w	ip, #15
    8c58:	d826      	bhi.n	8ca8 <_realloc_r+0x194>
    8c5a:	1942      	adds	r2, r0, r5
    8c5c:	f003 0301 	and.w	r3, r3, #1
    8c60:	ea43 0505 	orr.w	r5, r3, r5
    8c64:	6045      	str	r5, [r0, #4]
    8c66:	6853      	ldr	r3, [r2, #4]
    8c68:	f043 0301 	orr.w	r3, r3, #1
    8c6c:	6053      	str	r3, [r2, #4]
    8c6e:	4638      	mov	r0, r7
    8c70:	4645      	mov	r5, r8
    8c72:	f7ff faa1 	bl	81b8 <__malloc_unlock>
    8c76:	4628      	mov	r0, r5
    8c78:	b003      	add	sp, #12
    8c7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8c7e:	f024 0407 	bic.w	r4, r4, #7
    8c82:	4622      	mov	r2, r4
    8c84:	0fe5      	lsrs	r5, r4, #31
    8c86:	e75d      	b.n	8b44 <_realloc_r+0x30>
    8c88:	f02c 0c03 	bic.w	ip, ip, #3
    8c8c:	eb0c 050a 	add.w	r5, ip, sl
    8c90:	4295      	cmp	r5, r2
    8c92:	f6ff af7e 	blt.w	8b92 <_realloc_r+0x7e>
    8c96:	6882      	ldr	r2, [r0, #8]
    8c98:	460b      	mov	r3, r1
    8c9a:	68c1      	ldr	r1, [r0, #12]
    8c9c:	4640      	mov	r0, r8
    8c9e:	f108 0808 	add.w	r8, r8, #8
    8ca2:	608a      	str	r2, [r1, #8]
    8ca4:	60d1      	str	r1, [r2, #12]
    8ca6:	e7d3      	b.n	8c50 <_realloc_r+0x13c>
    8ca8:	1901      	adds	r1, r0, r4
    8caa:	f003 0301 	and.w	r3, r3, #1
    8cae:	eb01 020c 	add.w	r2, r1, ip
    8cb2:	ea43 0404 	orr.w	r4, r3, r4
    8cb6:	f04c 0301 	orr.w	r3, ip, #1
    8cba:	6044      	str	r4, [r0, #4]
    8cbc:	604b      	str	r3, [r1, #4]
    8cbe:	4638      	mov	r0, r7
    8cc0:	6853      	ldr	r3, [r2, #4]
    8cc2:	3108      	adds	r1, #8
    8cc4:	f043 0301 	orr.w	r3, r3, #1
    8cc8:	6053      	str	r3, [r2, #4]
    8cca:	f7fe fac1 	bl	7250 <_free_r>
    8cce:	e7ce      	b.n	8c6e <_realloc_r+0x15a>
    8cd0:	4649      	mov	r1, r9
    8cd2:	4638      	mov	r0, r7
    8cd4:	f7fe fe3e 	bl	7954 <_malloc_r>
    8cd8:	4605      	mov	r5, r0
    8cda:	2800      	cmp	r0, #0
    8cdc:	d041      	beq.n	8d62 <_realloc_r+0x24e>
    8cde:	f8d8 3004 	ldr.w	r3, [r8, #4]
    8ce2:	f1a0 0208 	sub.w	r2, r0, #8
    8ce6:	f023 0101 	bic.w	r1, r3, #1
    8cea:	4441      	add	r1, r8
    8cec:	428a      	cmp	r2, r1
    8cee:	f000 80d7 	beq.w	8ea0 <_realloc_r+0x38c>
    8cf2:	f1aa 0204 	sub.w	r2, sl, #4
    8cf6:	4631      	mov	r1, r6
    8cf8:	2a24      	cmp	r2, #36	; 0x24
    8cfa:	d878      	bhi.n	8dee <_realloc_r+0x2da>
    8cfc:	2a13      	cmp	r2, #19
    8cfe:	4603      	mov	r3, r0
    8d00:	d921      	bls.n	8d46 <_realloc_r+0x232>
    8d02:	4634      	mov	r4, r6
    8d04:	f854 3b04 	ldr.w	r3, [r4], #4
    8d08:	1d21      	adds	r1, r4, #4
    8d0a:	f840 3b04 	str.w	r3, [r0], #4
    8d0e:	1d03      	adds	r3, r0, #4
    8d10:	f8d6 c004 	ldr.w	ip, [r6, #4]
    8d14:	2a1b      	cmp	r2, #27
    8d16:	f8c5 c004 	str.w	ip, [r5, #4]
    8d1a:	d914      	bls.n	8d46 <_realloc_r+0x232>
    8d1c:	f8d4 e004 	ldr.w	lr, [r4, #4]
    8d20:	1d1c      	adds	r4, r3, #4
    8d22:	f101 0c04 	add.w	ip, r1, #4
    8d26:	f8c0 e004 	str.w	lr, [r0, #4]
    8d2a:	6848      	ldr	r0, [r1, #4]
    8d2c:	f10c 0104 	add.w	r1, ip, #4
    8d30:	6058      	str	r0, [r3, #4]
    8d32:	1d23      	adds	r3, r4, #4
    8d34:	2a24      	cmp	r2, #36	; 0x24
    8d36:	d106      	bne.n	8d46 <_realloc_r+0x232>
    8d38:	f8dc 2004 	ldr.w	r2, [ip, #4]
    8d3c:	6062      	str	r2, [r4, #4]
    8d3e:	684a      	ldr	r2, [r1, #4]
    8d40:	3108      	adds	r1, #8
    8d42:	605a      	str	r2, [r3, #4]
    8d44:	3308      	adds	r3, #8
    8d46:	4608      	mov	r0, r1
    8d48:	461a      	mov	r2, r3
    8d4a:	f850 4b04 	ldr.w	r4, [r0], #4
    8d4e:	f842 4b04 	str.w	r4, [r2], #4
    8d52:	6849      	ldr	r1, [r1, #4]
    8d54:	6059      	str	r1, [r3, #4]
    8d56:	6843      	ldr	r3, [r0, #4]
    8d58:	6053      	str	r3, [r2, #4]
    8d5a:	4631      	mov	r1, r6
    8d5c:	4638      	mov	r0, r7
    8d5e:	f7fe fa77 	bl	7250 <_free_r>
    8d62:	4638      	mov	r0, r7
    8d64:	f7ff fa28 	bl	81b8 <__malloc_unlock>
    8d68:	e785      	b.n	8c76 <_realloc_r+0x162>
    8d6a:	4455      	add	r5, sl
    8d6c:	4295      	cmp	r5, r2
    8d6e:	dbaf      	blt.n	8cd0 <_realloc_r+0x1bc>
    8d70:	465b      	mov	r3, fp
    8d72:	f8db 000c 	ldr.w	r0, [fp, #12]
    8d76:	f1aa 0204 	sub.w	r2, sl, #4
    8d7a:	f853 1f08 	ldr.w	r1, [r3, #8]!
    8d7e:	2a24      	cmp	r2, #36	; 0x24
    8d80:	6081      	str	r1, [r0, #8]
    8d82:	60c8      	str	r0, [r1, #12]
    8d84:	f67f af30 	bls.w	8be8 <_realloc_r+0xd4>
    8d88:	4618      	mov	r0, r3
    8d8a:	4631      	mov	r1, r6
    8d8c:	4698      	mov	r8, r3
    8d8e:	f7ff f9b5 	bl	80fc <memmove>
    8d92:	4658      	mov	r0, fp
    8d94:	f8db 3004 	ldr.w	r3, [fp, #4]
    8d98:	e75a      	b.n	8c50 <_realloc_r+0x13c>
    8d9a:	4611      	mov	r1, r2
    8d9c:	b003      	add	sp, #12
    8d9e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8da2:	f7fe bdd7 	b.w	7954 <_malloc_r>
    8da6:	230c      	movs	r3, #12
    8da8:	2500      	movs	r5, #0
    8daa:	603b      	str	r3, [r7, #0]
    8dac:	e763      	b.n	8c76 <_realloc_r+0x162>
    8dae:	f8de 5004 	ldr.w	r5, [lr, #4]
    8db2:	f104 0b10 	add.w	fp, r4, #16
    8db6:	f025 0c03 	bic.w	ip, r5, #3
    8dba:	eb0c 000a 	add.w	r0, ip, sl
    8dbe:	4558      	cmp	r0, fp
    8dc0:	bfb8      	it	lt
    8dc2:	4670      	movlt	r0, lr
    8dc4:	f6ff aee5 	blt.w	8b92 <_realloc_r+0x7e>
    8dc8:	eb08 0204 	add.w	r2, r8, r4
    8dcc:	1b01      	subs	r1, r0, r4
    8dce:	f041 0101 	orr.w	r1, r1, #1
    8dd2:	609a      	str	r2, [r3, #8]
    8dd4:	6051      	str	r1, [r2, #4]
    8dd6:	4638      	mov	r0, r7
    8dd8:	f8d8 1004 	ldr.w	r1, [r8, #4]
    8ddc:	4635      	mov	r5, r6
    8dde:	f001 0301 	and.w	r3, r1, #1
    8de2:	431c      	orrs	r4, r3
    8de4:	f8c8 4004 	str.w	r4, [r8, #4]
    8de8:	f7ff f9e6 	bl	81b8 <__malloc_unlock>
    8dec:	e743      	b.n	8c76 <_realloc_r+0x162>
    8dee:	f7ff f985 	bl	80fc <memmove>
    8df2:	e7b2      	b.n	8d5a <_realloc_r+0x246>
    8df4:	4455      	add	r5, sl
    8df6:	f104 0110 	add.w	r1, r4, #16
    8dfa:	44ac      	add	ip, r5
    8dfc:	458c      	cmp	ip, r1
    8dfe:	dbb5      	blt.n	8d6c <_realloc_r+0x258>
    8e00:	465d      	mov	r5, fp
    8e02:	f8db 000c 	ldr.w	r0, [fp, #12]
    8e06:	f1aa 0204 	sub.w	r2, sl, #4
    8e0a:	f855 1f08 	ldr.w	r1, [r5, #8]!
    8e0e:	2a24      	cmp	r2, #36	; 0x24
    8e10:	6081      	str	r1, [r0, #8]
    8e12:	60c8      	str	r0, [r1, #12]
    8e14:	d84c      	bhi.n	8eb0 <_realloc_r+0x39c>
    8e16:	2a13      	cmp	r2, #19
    8e18:	4628      	mov	r0, r5
    8e1a:	d924      	bls.n	8e66 <_realloc_r+0x352>
    8e1c:	4631      	mov	r1, r6
    8e1e:	f10b 0010 	add.w	r0, fp, #16
    8e22:	f851 eb04 	ldr.w	lr, [r1], #4
    8e26:	f8cb e008 	str.w	lr, [fp, #8]
    8e2a:	f8d6 e004 	ldr.w	lr, [r6, #4]
    8e2e:	1d0e      	adds	r6, r1, #4
    8e30:	2a1b      	cmp	r2, #27
    8e32:	f8cb e00c 	str.w	lr, [fp, #12]
    8e36:	d916      	bls.n	8e66 <_realloc_r+0x352>
    8e38:	f8d1 e004 	ldr.w	lr, [r1, #4]
    8e3c:	1d31      	adds	r1, r6, #4
    8e3e:	f10b 0018 	add.w	r0, fp, #24
    8e42:	f8cb e010 	str.w	lr, [fp, #16]
    8e46:	f8d6 e004 	ldr.w	lr, [r6, #4]
    8e4a:	1d0e      	adds	r6, r1, #4
    8e4c:	2a24      	cmp	r2, #36	; 0x24
    8e4e:	f8cb e014 	str.w	lr, [fp, #20]
    8e52:	d108      	bne.n	8e66 <_realloc_r+0x352>
    8e54:	684a      	ldr	r2, [r1, #4]
    8e56:	f10b 0020 	add.w	r0, fp, #32
    8e5a:	f8cb 2018 	str.w	r2, [fp, #24]
    8e5e:	6872      	ldr	r2, [r6, #4]
    8e60:	3608      	adds	r6, #8
    8e62:	f8cb 201c 	str.w	r2, [fp, #28]
    8e66:	4631      	mov	r1, r6
    8e68:	4602      	mov	r2, r0
    8e6a:	f851 eb04 	ldr.w	lr, [r1], #4
    8e6e:	f842 eb04 	str.w	lr, [r2], #4
    8e72:	6876      	ldr	r6, [r6, #4]
    8e74:	6046      	str	r6, [r0, #4]
    8e76:	6849      	ldr	r1, [r1, #4]
    8e78:	6051      	str	r1, [r2, #4]
    8e7a:	eb0b 0204 	add.w	r2, fp, r4
    8e7e:	ebc4 010c 	rsb	r1, r4, ip
    8e82:	f041 0101 	orr.w	r1, r1, #1
    8e86:	609a      	str	r2, [r3, #8]
    8e88:	6051      	str	r1, [r2, #4]
    8e8a:	4638      	mov	r0, r7
    8e8c:	f8db 1004 	ldr.w	r1, [fp, #4]
    8e90:	f001 0301 	and.w	r3, r1, #1
    8e94:	431c      	orrs	r4, r3
    8e96:	f8cb 4004 	str.w	r4, [fp, #4]
    8e9a:	f7ff f98d 	bl	81b8 <__malloc_unlock>
    8e9e:	e6ea      	b.n	8c76 <_realloc_r+0x162>
    8ea0:	6855      	ldr	r5, [r2, #4]
    8ea2:	4640      	mov	r0, r8
    8ea4:	f108 0808 	add.w	r8, r8, #8
    8ea8:	f025 0503 	bic.w	r5, r5, #3
    8eac:	4455      	add	r5, sl
    8eae:	e6cf      	b.n	8c50 <_realloc_r+0x13c>
    8eb0:	4631      	mov	r1, r6
    8eb2:	4628      	mov	r0, r5
    8eb4:	9300      	str	r3, [sp, #0]
    8eb6:	f8cd c004 	str.w	ip, [sp, #4]
    8eba:	f7ff f91f 	bl	80fc <memmove>
    8ebe:	f8dd c004 	ldr.w	ip, [sp, #4]
    8ec2:	9b00      	ldr	r3, [sp, #0]
    8ec4:	e7d9      	b.n	8e7a <_realloc_r+0x366>
    8ec6:	bf00      	nop

00008ec8 <__isinfd>:
    8ec8:	4602      	mov	r2, r0
    8eca:	4240      	negs	r0, r0
    8ecc:	ea40 0302 	orr.w	r3, r0, r2
    8ed0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    8ed4:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
    8ed8:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
    8edc:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
    8ee0:	4258      	negs	r0, r3
    8ee2:	ea40 0303 	orr.w	r3, r0, r3
    8ee6:	17d8      	asrs	r0, r3, #31
    8ee8:	3001      	adds	r0, #1
    8eea:	4770      	bx	lr

00008eec <__isnand>:
    8eec:	4602      	mov	r2, r0
    8eee:	4240      	negs	r0, r0
    8ef0:	4310      	orrs	r0, r2
    8ef2:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    8ef6:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
    8efa:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
    8efe:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
    8f02:	0fc0      	lsrs	r0, r0, #31
    8f04:	4770      	bx	lr
    8f06:	bf00      	nop

00008f08 <_sbrk_r>:
    8f08:	b538      	push	{r3, r4, r5, lr}
    8f0a:	f640 0470 	movw	r4, #2160	; 0x870
    8f0e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    8f12:	4605      	mov	r5, r0
    8f14:	4608      	mov	r0, r1
    8f16:	2300      	movs	r3, #0
    8f18:	6023      	str	r3, [r4, #0]
    8f1a:	f7f7 ffbb 	bl	e94 <_sbrk>
    8f1e:	f1b0 3fff 	cmp.w	r0, #4294967295
    8f22:	d000      	beq.n	8f26 <_sbrk_r+0x1e>
    8f24:	bd38      	pop	{r3, r4, r5, pc}
    8f26:	6823      	ldr	r3, [r4, #0]
    8f28:	2b00      	cmp	r3, #0
    8f2a:	d0fb      	beq.n	8f24 <_sbrk_r+0x1c>
    8f2c:	602b      	str	r3, [r5, #0]
    8f2e:	bd38      	pop	{r3, r4, r5, pc}

00008f30 <__sclose>:
    8f30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    8f34:	f000 b990 	b.w	9258 <_close_r>

00008f38 <__sseek>:
    8f38:	b510      	push	{r4, lr}
    8f3a:	460c      	mov	r4, r1
    8f3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    8f40:	f000 fa2e 	bl	93a0 <_lseek_r>
    8f44:	89a3      	ldrh	r3, [r4, #12]
    8f46:	f1b0 3fff 	cmp.w	r0, #4294967295
    8f4a:	bf15      	itete	ne
    8f4c:	6560      	strne	r0, [r4, #84]	; 0x54
    8f4e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    8f52:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    8f56:	81a3      	strheq	r3, [r4, #12]
    8f58:	bf18      	it	ne
    8f5a:	81a3      	strhne	r3, [r4, #12]
    8f5c:	bd10      	pop	{r4, pc}
    8f5e:	bf00      	nop

00008f60 <__swrite>:
    8f60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8f64:	461d      	mov	r5, r3
    8f66:	898b      	ldrh	r3, [r1, #12]
    8f68:	460c      	mov	r4, r1
    8f6a:	4616      	mov	r6, r2
    8f6c:	4607      	mov	r7, r0
    8f6e:	f413 7f80 	tst.w	r3, #256	; 0x100
    8f72:	d006      	beq.n	8f82 <__swrite+0x22>
    8f74:	2302      	movs	r3, #2
    8f76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    8f7a:	2200      	movs	r2, #0
    8f7c:	f000 fa10 	bl	93a0 <_lseek_r>
    8f80:	89a3      	ldrh	r3, [r4, #12]
    8f82:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    8f86:	4638      	mov	r0, r7
    8f88:	81a3      	strh	r3, [r4, #12]
    8f8a:	4632      	mov	r2, r6
    8f8c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    8f90:	462b      	mov	r3, r5
    8f92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    8f96:	f7f7 bf59 	b.w	e4c <_write_r>
    8f9a:	bf00      	nop

00008f9c <__sread>:
    8f9c:	b510      	push	{r4, lr}
    8f9e:	460c      	mov	r4, r1
    8fa0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    8fa4:	f000 fa12 	bl	93cc <_read_r>
    8fa8:	2800      	cmp	r0, #0
    8faa:	db03      	blt.n	8fb4 <__sread+0x18>
    8fac:	6d63      	ldr	r3, [r4, #84]	; 0x54
    8fae:	181b      	adds	r3, r3, r0
    8fb0:	6563      	str	r3, [r4, #84]	; 0x54
    8fb2:	bd10      	pop	{r4, pc}
    8fb4:	89a3      	ldrh	r3, [r4, #12]
    8fb6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    8fba:	81a3      	strh	r3, [r4, #12]
    8fbc:	bd10      	pop	{r4, pc}
    8fbe:	bf00      	nop

00008fc0 <strcmp>:
    8fc0:	ea80 0201 	eor.w	r2, r0, r1
    8fc4:	f012 0f03 	tst.w	r2, #3
    8fc8:	d13a      	bne.n	9040 <strcmp_unaligned>
    8fca:	f010 0203 	ands.w	r2, r0, #3
    8fce:	f020 0003 	bic.w	r0, r0, #3
    8fd2:	f021 0103 	bic.w	r1, r1, #3
    8fd6:	f850 cb04 	ldr.w	ip, [r0], #4
    8fda:	bf08      	it	eq
    8fdc:	f851 3b04 	ldreq.w	r3, [r1], #4
    8fe0:	d00d      	beq.n	8ffe <strcmp+0x3e>
    8fe2:	f082 0203 	eor.w	r2, r2, #3
    8fe6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    8fea:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
    8fee:	fa23 f202 	lsr.w	r2, r3, r2
    8ff2:	f851 3b04 	ldr.w	r3, [r1], #4
    8ff6:	ea4c 0c02 	orr.w	ip, ip, r2
    8ffa:	ea43 0302 	orr.w	r3, r3, r2
    8ffe:	bf00      	nop
    9000:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
    9004:	459c      	cmp	ip, r3
    9006:	bf01      	itttt	eq
    9008:	ea22 020c 	biceq.w	r2, r2, ip
    900c:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
    9010:	f850 cb04 	ldreq.w	ip, [r0], #4
    9014:	f851 3b04 	ldreq.w	r3, [r1], #4
    9018:	d0f2      	beq.n	9000 <strcmp+0x40>
    901a:	ea4f 600c 	mov.w	r0, ip, lsl #24
    901e:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
    9022:	2801      	cmp	r0, #1
    9024:	bf28      	it	cs
    9026:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
    902a:	bf08      	it	eq
    902c:	0a1b      	lsreq	r3, r3, #8
    902e:	d0f4      	beq.n	901a <strcmp+0x5a>
    9030:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    9034:	ea4f 6010 	mov.w	r0, r0, lsr #24
    9038:	eba0 0003 	sub.w	r0, r0, r3
    903c:	4770      	bx	lr
    903e:	bf00      	nop

00009040 <strcmp_unaligned>:
    9040:	f010 0f03 	tst.w	r0, #3
    9044:	d00a      	beq.n	905c <strcmp_unaligned+0x1c>
    9046:	f810 2b01 	ldrb.w	r2, [r0], #1
    904a:	f811 3b01 	ldrb.w	r3, [r1], #1
    904e:	2a01      	cmp	r2, #1
    9050:	bf28      	it	cs
    9052:	429a      	cmpcs	r2, r3
    9054:	d0f4      	beq.n	9040 <strcmp_unaligned>
    9056:	eba2 0003 	sub.w	r0, r2, r3
    905a:	4770      	bx	lr
    905c:	f84d 5d04 	str.w	r5, [sp, #-4]!
    9060:	f84d 4d04 	str.w	r4, [sp, #-4]!
    9064:	f04f 0201 	mov.w	r2, #1
    9068:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
    906c:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
    9070:	f001 0c03 	and.w	ip, r1, #3
    9074:	f021 0103 	bic.w	r1, r1, #3
    9078:	f850 4b04 	ldr.w	r4, [r0], #4
    907c:	f851 5b04 	ldr.w	r5, [r1], #4
    9080:	f1bc 0f02 	cmp.w	ip, #2
    9084:	d026      	beq.n	90d4 <strcmp_unaligned+0x94>
    9086:	d84b      	bhi.n	9120 <strcmp_unaligned+0xe0>
    9088:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
    908c:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
    9090:	eba4 0302 	sub.w	r3, r4, r2
    9094:	ea23 0304 	bic.w	r3, r3, r4
    9098:	d10d      	bne.n	90b6 <strcmp_unaligned+0x76>
    909a:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    909e:	bf08      	it	eq
    90a0:	f851 5b04 	ldreq.w	r5, [r1], #4
    90a4:	d10a      	bne.n	90bc <strcmp_unaligned+0x7c>
    90a6:	ea8c 0c04 	eor.w	ip, ip, r4
    90aa:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
    90ae:	d10c      	bne.n	90ca <strcmp_unaligned+0x8a>
    90b0:	f850 4b04 	ldr.w	r4, [r0], #4
    90b4:	e7e8      	b.n	9088 <strcmp_unaligned+0x48>
    90b6:	ea4f 2515 	mov.w	r5, r5, lsr #8
    90ba:	e05c      	b.n	9176 <strcmp_unaligned+0x136>
    90bc:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
    90c0:	d152      	bne.n	9168 <strcmp_unaligned+0x128>
    90c2:	780d      	ldrb	r5, [r1, #0]
    90c4:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    90c8:	e055      	b.n	9176 <strcmp_unaligned+0x136>
    90ca:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    90ce:	f005 05ff 	and.w	r5, r5, #255	; 0xff
    90d2:	e050      	b.n	9176 <strcmp_unaligned+0x136>
    90d4:	ea4f 4c04 	mov.w	ip, r4, lsl #16
    90d8:	eba4 0302 	sub.w	r3, r4, r2
    90dc:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    90e0:	ea23 0304 	bic.w	r3, r3, r4
    90e4:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
    90e8:	d117      	bne.n	911a <strcmp_unaligned+0xda>
    90ea:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    90ee:	bf08      	it	eq
    90f0:	f851 5b04 	ldreq.w	r5, [r1], #4
    90f4:	d107      	bne.n	9106 <strcmp_unaligned+0xc6>
    90f6:	ea8c 0c04 	eor.w	ip, ip, r4
    90fa:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
    90fe:	d108      	bne.n	9112 <strcmp_unaligned+0xd2>
    9100:	f850 4b04 	ldr.w	r4, [r0], #4
    9104:	e7e6      	b.n	90d4 <strcmp_unaligned+0x94>
    9106:	041b      	lsls	r3, r3, #16
    9108:	d12e      	bne.n	9168 <strcmp_unaligned+0x128>
    910a:	880d      	ldrh	r5, [r1, #0]
    910c:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    9110:	e031      	b.n	9176 <strcmp_unaligned+0x136>
    9112:	ea4f 4505 	mov.w	r5, r5, lsl #16
    9116:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    911a:	ea4f 4515 	mov.w	r5, r5, lsr #16
    911e:	e02a      	b.n	9176 <strcmp_unaligned+0x136>
    9120:	f004 0cff 	and.w	ip, r4, #255	; 0xff
    9124:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
    9128:	eba4 0302 	sub.w	r3, r4, r2
    912c:	ea23 0304 	bic.w	r3, r3, r4
    9130:	d10d      	bne.n	914e <strcmp_unaligned+0x10e>
    9132:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    9136:	bf08      	it	eq
    9138:	f851 5b04 	ldreq.w	r5, [r1], #4
    913c:	d10a      	bne.n	9154 <strcmp_unaligned+0x114>
    913e:	ea8c 0c04 	eor.w	ip, ip, r4
    9142:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
    9146:	d10a      	bne.n	915e <strcmp_unaligned+0x11e>
    9148:	f850 4b04 	ldr.w	r4, [r0], #4
    914c:	e7e8      	b.n	9120 <strcmp_unaligned+0xe0>
    914e:	ea4f 6515 	mov.w	r5, r5, lsr #24
    9152:	e010      	b.n	9176 <strcmp_unaligned+0x136>
    9154:	f014 0fff 	tst.w	r4, #255	; 0xff
    9158:	d006      	beq.n	9168 <strcmp_unaligned+0x128>
    915a:	f851 5b04 	ldr.w	r5, [r1], #4
    915e:	ea4f 2c14 	mov.w	ip, r4, lsr #8
    9162:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
    9166:	e006      	b.n	9176 <strcmp_unaligned+0x136>
    9168:	f04f 0000 	mov.w	r0, #0
    916c:	f85d 4b04 	ldr.w	r4, [sp], #4
    9170:	f85d 5b04 	ldr.w	r5, [sp], #4
    9174:	4770      	bx	lr
    9176:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
    917a:	f005 00ff 	and.w	r0, r5, #255	; 0xff
    917e:	2801      	cmp	r0, #1
    9180:	bf28      	it	cs
    9182:	4290      	cmpcs	r0, r2
    9184:	bf04      	itt	eq
    9186:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
    918a:	0a2d      	lsreq	r5, r5, #8
    918c:	d0f3      	beq.n	9176 <strcmp_unaligned+0x136>
    918e:	eba2 0000 	sub.w	r0, r2, r0
    9192:	f85d 4b04 	ldr.w	r4, [sp], #4
    9196:	f85d 5b04 	ldr.w	r5, [sp], #4
    919a:	4770      	bx	lr

0000919c <strlen>:
    919c:	f020 0103 	bic.w	r1, r0, #3
    91a0:	f010 0003 	ands.w	r0, r0, #3
    91a4:	f1c0 0000 	rsb	r0, r0, #0
    91a8:	f851 3b04 	ldr.w	r3, [r1], #4
    91ac:	f100 0c04 	add.w	ip, r0, #4
    91b0:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    91b4:	f06f 0200 	mvn.w	r2, #0
    91b8:	bf1c      	itt	ne
    91ba:	fa22 f20c 	lsrne.w	r2, r2, ip
    91be:	4313      	orrne	r3, r2
    91c0:	f04f 0c01 	mov.w	ip, #1
    91c4:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
    91c8:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
    91cc:	eba3 020c 	sub.w	r2, r3, ip
    91d0:	ea22 0203 	bic.w	r2, r2, r3
    91d4:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
    91d8:	bf04      	itt	eq
    91da:	f851 3b04 	ldreq.w	r3, [r1], #4
    91de:	3004      	addeq	r0, #4
    91e0:	d0f4      	beq.n	91cc <strlen+0x30>
    91e2:	f013 0fff 	tst.w	r3, #255	; 0xff
    91e6:	bf1f      	itttt	ne
    91e8:	3001      	addne	r0, #1
    91ea:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
    91ee:	3001      	addne	r0, #1
    91f0:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
    91f4:	bf18      	it	ne
    91f6:	3001      	addne	r0, #1
    91f8:	4770      	bx	lr
    91fa:	bf00      	nop

000091fc <_calloc_r>:
    91fc:	b538      	push	{r3, r4, r5, lr}
    91fe:	fb01 f102 	mul.w	r1, r1, r2
    9202:	f7fe fba7 	bl	7954 <_malloc_r>
    9206:	4604      	mov	r4, r0
    9208:	b1f8      	cbz	r0, 924a <_calloc_r+0x4e>
    920a:	f850 2c04 	ldr.w	r2, [r0, #-4]
    920e:	f022 0203 	bic.w	r2, r2, #3
    9212:	3a04      	subs	r2, #4
    9214:	2a24      	cmp	r2, #36	; 0x24
    9216:	d81a      	bhi.n	924e <_calloc_r+0x52>
    9218:	2a13      	cmp	r2, #19
    921a:	4603      	mov	r3, r0
    921c:	d90f      	bls.n	923e <_calloc_r+0x42>
    921e:	2100      	movs	r1, #0
    9220:	f840 1b04 	str.w	r1, [r0], #4
    9224:	1d03      	adds	r3, r0, #4
    9226:	2a1b      	cmp	r2, #27
    9228:	6061      	str	r1, [r4, #4]
    922a:	d908      	bls.n	923e <_calloc_r+0x42>
    922c:	1d1d      	adds	r5, r3, #4
    922e:	6041      	str	r1, [r0, #4]
    9230:	6059      	str	r1, [r3, #4]
    9232:	1d2b      	adds	r3, r5, #4
    9234:	2a24      	cmp	r2, #36	; 0x24
    9236:	bf02      	ittt	eq
    9238:	6069      	streq	r1, [r5, #4]
    923a:	6059      	streq	r1, [r3, #4]
    923c:	3308      	addeq	r3, #8
    923e:	461a      	mov	r2, r3
    9240:	2100      	movs	r1, #0
    9242:	f842 1b04 	str.w	r1, [r2], #4
    9246:	6059      	str	r1, [r3, #4]
    9248:	6051      	str	r1, [r2, #4]
    924a:	4620      	mov	r0, r4
    924c:	bd38      	pop	{r3, r4, r5, pc}
    924e:	2100      	movs	r1, #0
    9250:	f7fb f81a 	bl	4288 <memset>
    9254:	4620      	mov	r0, r4
    9256:	bd38      	pop	{r3, r4, r5, pc}

00009258 <_close_r>:
    9258:	b538      	push	{r3, r4, r5, lr}
    925a:	f640 0470 	movw	r4, #2160	; 0x870
    925e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    9262:	4605      	mov	r5, r0
    9264:	4608      	mov	r0, r1
    9266:	2300      	movs	r3, #0
    9268:	6023      	str	r3, [r4, #0]
    926a:	f7f7 fd89 	bl	d80 <_close>
    926e:	f1b0 3fff 	cmp.w	r0, #4294967295
    9272:	d000      	beq.n	9276 <_close_r+0x1e>
    9274:	bd38      	pop	{r3, r4, r5, pc}
    9276:	6823      	ldr	r3, [r4, #0]
    9278:	2b00      	cmp	r3, #0
    927a:	d0fb      	beq.n	9274 <_close_r+0x1c>
    927c:	602b      	str	r3, [r5, #0]
    927e:	bd38      	pop	{r3, r4, r5, pc}

00009280 <_fclose_r>:
    9280:	b570      	push	{r4, r5, r6, lr}
    9282:	4605      	mov	r5, r0
    9284:	460c      	mov	r4, r1
    9286:	2900      	cmp	r1, #0
    9288:	d04b      	beq.n	9322 <_fclose_r+0xa2>
    928a:	f7fd fea9 	bl	6fe0 <__sfp_lock_acquire>
    928e:	b115      	cbz	r5, 9296 <_fclose_r+0x16>
    9290:	69ab      	ldr	r3, [r5, #24]
    9292:	2b00      	cmp	r3, #0
    9294:	d048      	beq.n	9328 <_fclose_r+0xa8>
    9296:	f24a 134c 	movw	r3, #41292	; 0xa14c
    929a:	f2c0 0300 	movt	r3, #0
    929e:	429c      	cmp	r4, r3
    92a0:	bf08      	it	eq
    92a2:	686c      	ldreq	r4, [r5, #4]
    92a4:	d00e      	beq.n	92c4 <_fclose_r+0x44>
    92a6:	f24a 136c 	movw	r3, #41324	; 0xa16c
    92aa:	f2c0 0300 	movt	r3, #0
    92ae:	429c      	cmp	r4, r3
    92b0:	bf08      	it	eq
    92b2:	68ac      	ldreq	r4, [r5, #8]
    92b4:	d006      	beq.n	92c4 <_fclose_r+0x44>
    92b6:	f24a 138c 	movw	r3, #41356	; 0xa18c
    92ba:	f2c0 0300 	movt	r3, #0
    92be:	429c      	cmp	r4, r3
    92c0:	bf08      	it	eq
    92c2:	68ec      	ldreq	r4, [r5, #12]
    92c4:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
    92c8:	b33e      	cbz	r6, 931a <_fclose_r+0x9a>
    92ca:	4628      	mov	r0, r5
    92cc:	4621      	mov	r1, r4
    92ce:	f7fd fdcb 	bl	6e68 <_fflush_r>
    92d2:	6b23      	ldr	r3, [r4, #48]	; 0x30
    92d4:	4606      	mov	r6, r0
    92d6:	b13b      	cbz	r3, 92e8 <_fclose_r+0x68>
    92d8:	4628      	mov	r0, r5
    92da:	6a21      	ldr	r1, [r4, #32]
    92dc:	4798      	blx	r3
    92de:	ea36 0620 	bics.w	r6, r6, r0, asr #32
    92e2:	bf28      	it	cs
    92e4:	f04f 36ff 	movcs.w	r6, #4294967295
    92e8:	89a3      	ldrh	r3, [r4, #12]
    92ea:	f013 0f80 	tst.w	r3, #128	; 0x80
    92ee:	d11f      	bne.n	9330 <_fclose_r+0xb0>
    92f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
    92f2:	b141      	cbz	r1, 9306 <_fclose_r+0x86>
    92f4:	f104 0344 	add.w	r3, r4, #68	; 0x44
    92f8:	4299      	cmp	r1, r3
    92fa:	d002      	beq.n	9302 <_fclose_r+0x82>
    92fc:	4628      	mov	r0, r5
    92fe:	f7fd ffa7 	bl	7250 <_free_r>
    9302:	2300      	movs	r3, #0
    9304:	6363      	str	r3, [r4, #52]	; 0x34
    9306:	6ca1      	ldr	r1, [r4, #72]	; 0x48
    9308:	b121      	cbz	r1, 9314 <_fclose_r+0x94>
    930a:	4628      	mov	r0, r5
    930c:	f7fd ffa0 	bl	7250 <_free_r>
    9310:	2300      	movs	r3, #0
    9312:	64a3      	str	r3, [r4, #72]	; 0x48
    9314:	f04f 0300 	mov.w	r3, #0
    9318:	81a3      	strh	r3, [r4, #12]
    931a:	f7fd fe63 	bl	6fe4 <__sfp_lock_release>
    931e:	4630      	mov	r0, r6
    9320:	bd70      	pop	{r4, r5, r6, pc}
    9322:	460e      	mov	r6, r1
    9324:	4630      	mov	r0, r6
    9326:	bd70      	pop	{r4, r5, r6, pc}
    9328:	4628      	mov	r0, r5
    932a:	f7fd ff0d 	bl	7148 <__sinit>
    932e:	e7b2      	b.n	9296 <_fclose_r+0x16>
    9330:	4628      	mov	r0, r5
    9332:	6921      	ldr	r1, [r4, #16]
    9334:	f7fd ff8c 	bl	7250 <_free_r>
    9338:	e7da      	b.n	92f0 <_fclose_r+0x70>
    933a:	bf00      	nop

0000933c <fclose>:
    933c:	f240 0384 	movw	r3, #132	; 0x84
    9340:	4601      	mov	r1, r0
    9342:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9346:	6818      	ldr	r0, [r3, #0]
    9348:	e79a      	b.n	9280 <_fclose_r>
    934a:	bf00      	nop

0000934c <_fstat_r>:
    934c:	b538      	push	{r3, r4, r5, lr}
    934e:	f640 0470 	movw	r4, #2160	; 0x870
    9352:	f2c2 0400 	movt	r4, #8192	; 0x2000
    9356:	4605      	mov	r5, r0
    9358:	4608      	mov	r0, r1
    935a:	4611      	mov	r1, r2
    935c:	2300      	movs	r3, #0
    935e:	6023      	str	r3, [r4, #0]
    9360:	f7f7 fd14 	bl	d8c <_fstat>
    9364:	f1b0 3fff 	cmp.w	r0, #4294967295
    9368:	d000      	beq.n	936c <_fstat_r+0x20>
    936a:	bd38      	pop	{r3, r4, r5, pc}
    936c:	6823      	ldr	r3, [r4, #0]
    936e:	2b00      	cmp	r3, #0
    9370:	d0fb      	beq.n	936a <_fstat_r+0x1e>
    9372:	602b      	str	r3, [r5, #0]
    9374:	bd38      	pop	{r3, r4, r5, pc}
    9376:	bf00      	nop

00009378 <_isatty_r>:
    9378:	b538      	push	{r3, r4, r5, lr}
    937a:	f640 0470 	movw	r4, #2160	; 0x870
    937e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    9382:	4605      	mov	r5, r0
    9384:	4608      	mov	r0, r1
    9386:	2300      	movs	r3, #0
    9388:	6023      	str	r3, [r4, #0]
    938a:	f7f7 fd09 	bl	da0 <_isatty>
    938e:	f1b0 3fff 	cmp.w	r0, #4294967295
    9392:	d000      	beq.n	9396 <_isatty_r+0x1e>
    9394:	bd38      	pop	{r3, r4, r5, pc}
    9396:	6823      	ldr	r3, [r4, #0]
    9398:	2b00      	cmp	r3, #0
    939a:	d0fb      	beq.n	9394 <_isatty_r+0x1c>
    939c:	602b      	str	r3, [r5, #0]
    939e:	bd38      	pop	{r3, r4, r5, pc}

000093a0 <_lseek_r>:
    93a0:	b538      	push	{r3, r4, r5, lr}
    93a2:	f640 0470 	movw	r4, #2160	; 0x870
    93a6:	f2c2 0400 	movt	r4, #8192	; 0x2000
    93aa:	4605      	mov	r5, r0
    93ac:	4608      	mov	r0, r1
    93ae:	4611      	mov	r1, r2
    93b0:	461a      	mov	r2, r3
    93b2:	2300      	movs	r3, #0
    93b4:	6023      	str	r3, [r4, #0]
    93b6:	f7f7 fcf7 	bl	da8 <_lseek>
    93ba:	f1b0 3fff 	cmp.w	r0, #4294967295
    93be:	d000      	beq.n	93c2 <_lseek_r+0x22>
    93c0:	bd38      	pop	{r3, r4, r5, pc}
    93c2:	6823      	ldr	r3, [r4, #0]
    93c4:	2b00      	cmp	r3, #0
    93c6:	d0fb      	beq.n	93c0 <_lseek_r+0x20>
    93c8:	602b      	str	r3, [r5, #0]
    93ca:	bd38      	pop	{r3, r4, r5, pc}

000093cc <_read_r>:
    93cc:	b538      	push	{r3, r4, r5, lr}
    93ce:	f640 0470 	movw	r4, #2160	; 0x870
    93d2:	f2c2 0400 	movt	r4, #8192	; 0x2000
    93d6:	4605      	mov	r5, r0
    93d8:	4608      	mov	r0, r1
    93da:	4611      	mov	r1, r2
    93dc:	461a      	mov	r2, r3
    93de:	2300      	movs	r3, #0
    93e0:	6023      	str	r3, [r4, #0]
    93e2:	f7f7 fce9 	bl	db8 <_read>
    93e6:	f1b0 3fff 	cmp.w	r0, #4294967295
    93ea:	d000      	beq.n	93ee <_read_r+0x22>
    93ec:	bd38      	pop	{r3, r4, r5, pc}
    93ee:	6823      	ldr	r3, [r4, #0]
    93f0:	2b00      	cmp	r3, #0
    93f2:	d0fb      	beq.n	93ec <_read_r+0x20>
    93f4:	602b      	str	r3, [r5, #0]
    93f6:	bd38      	pop	{r3, r4, r5, pc}

000093f8 <__aeabi_uidiv>:
    93f8:	1e4a      	subs	r2, r1, #1
    93fa:	bf08      	it	eq
    93fc:	4770      	bxeq	lr
    93fe:	f0c0 8124 	bcc.w	964a <__aeabi_uidiv+0x252>
    9402:	4288      	cmp	r0, r1
    9404:	f240 8116 	bls.w	9634 <__aeabi_uidiv+0x23c>
    9408:	4211      	tst	r1, r2
    940a:	f000 8117 	beq.w	963c <__aeabi_uidiv+0x244>
    940e:	fab0 f380 	clz	r3, r0
    9412:	fab1 f281 	clz	r2, r1
    9416:	eba2 0303 	sub.w	r3, r2, r3
    941a:	f1c3 031f 	rsb	r3, r3, #31
    941e:	a204      	add	r2, pc, #16	; (adr r2, 9430 <__aeabi_uidiv+0x38>)
    9420:	eb02 1303 	add.w	r3, r2, r3, lsl #4
    9424:	f04f 0200 	mov.w	r2, #0
    9428:	469f      	mov	pc, r3
    942a:	bf00      	nop
    942c:	f3af 8000 	nop.w
    9430:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
    9434:	bf00      	nop
    9436:	eb42 0202 	adc.w	r2, r2, r2
    943a:	bf28      	it	cs
    943c:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
    9440:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
    9444:	bf00      	nop
    9446:	eb42 0202 	adc.w	r2, r2, r2
    944a:	bf28      	it	cs
    944c:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
    9450:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
    9454:	bf00      	nop
    9456:	eb42 0202 	adc.w	r2, r2, r2
    945a:	bf28      	it	cs
    945c:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
    9460:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
    9464:	bf00      	nop
    9466:	eb42 0202 	adc.w	r2, r2, r2
    946a:	bf28      	it	cs
    946c:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
    9470:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
    9474:	bf00      	nop
    9476:	eb42 0202 	adc.w	r2, r2, r2
    947a:	bf28      	it	cs
    947c:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
    9480:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
    9484:	bf00      	nop
    9486:	eb42 0202 	adc.w	r2, r2, r2
    948a:	bf28      	it	cs
    948c:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
    9490:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
    9494:	bf00      	nop
    9496:	eb42 0202 	adc.w	r2, r2, r2
    949a:	bf28      	it	cs
    949c:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
    94a0:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
    94a4:	bf00      	nop
    94a6:	eb42 0202 	adc.w	r2, r2, r2
    94aa:	bf28      	it	cs
    94ac:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
    94b0:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
    94b4:	bf00      	nop
    94b6:	eb42 0202 	adc.w	r2, r2, r2
    94ba:	bf28      	it	cs
    94bc:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
    94c0:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
    94c4:	bf00      	nop
    94c6:	eb42 0202 	adc.w	r2, r2, r2
    94ca:	bf28      	it	cs
    94cc:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
    94d0:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
    94d4:	bf00      	nop
    94d6:	eb42 0202 	adc.w	r2, r2, r2
    94da:	bf28      	it	cs
    94dc:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
    94e0:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
    94e4:	bf00      	nop
    94e6:	eb42 0202 	adc.w	r2, r2, r2
    94ea:	bf28      	it	cs
    94ec:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
    94f0:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
    94f4:	bf00      	nop
    94f6:	eb42 0202 	adc.w	r2, r2, r2
    94fa:	bf28      	it	cs
    94fc:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
    9500:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
    9504:	bf00      	nop
    9506:	eb42 0202 	adc.w	r2, r2, r2
    950a:	bf28      	it	cs
    950c:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
    9510:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
    9514:	bf00      	nop
    9516:	eb42 0202 	adc.w	r2, r2, r2
    951a:	bf28      	it	cs
    951c:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
    9520:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
    9524:	bf00      	nop
    9526:	eb42 0202 	adc.w	r2, r2, r2
    952a:	bf28      	it	cs
    952c:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
    9530:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
    9534:	bf00      	nop
    9536:	eb42 0202 	adc.w	r2, r2, r2
    953a:	bf28      	it	cs
    953c:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
    9540:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
    9544:	bf00      	nop
    9546:	eb42 0202 	adc.w	r2, r2, r2
    954a:	bf28      	it	cs
    954c:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
    9550:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
    9554:	bf00      	nop
    9556:	eb42 0202 	adc.w	r2, r2, r2
    955a:	bf28      	it	cs
    955c:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
    9560:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
    9564:	bf00      	nop
    9566:	eb42 0202 	adc.w	r2, r2, r2
    956a:	bf28      	it	cs
    956c:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
    9570:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
    9574:	bf00      	nop
    9576:	eb42 0202 	adc.w	r2, r2, r2
    957a:	bf28      	it	cs
    957c:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
    9580:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
    9584:	bf00      	nop
    9586:	eb42 0202 	adc.w	r2, r2, r2
    958a:	bf28      	it	cs
    958c:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
    9590:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
    9594:	bf00      	nop
    9596:	eb42 0202 	adc.w	r2, r2, r2
    959a:	bf28      	it	cs
    959c:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
    95a0:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
    95a4:	bf00      	nop
    95a6:	eb42 0202 	adc.w	r2, r2, r2
    95aa:	bf28      	it	cs
    95ac:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
    95b0:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
    95b4:	bf00      	nop
    95b6:	eb42 0202 	adc.w	r2, r2, r2
    95ba:	bf28      	it	cs
    95bc:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
    95c0:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
    95c4:	bf00      	nop
    95c6:	eb42 0202 	adc.w	r2, r2, r2
    95ca:	bf28      	it	cs
    95cc:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
    95d0:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
    95d4:	bf00      	nop
    95d6:	eb42 0202 	adc.w	r2, r2, r2
    95da:	bf28      	it	cs
    95dc:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
    95e0:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
    95e4:	bf00      	nop
    95e6:	eb42 0202 	adc.w	r2, r2, r2
    95ea:	bf28      	it	cs
    95ec:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
    95f0:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
    95f4:	bf00      	nop
    95f6:	eb42 0202 	adc.w	r2, r2, r2
    95fa:	bf28      	it	cs
    95fc:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
    9600:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
    9604:	bf00      	nop
    9606:	eb42 0202 	adc.w	r2, r2, r2
    960a:	bf28      	it	cs
    960c:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
    9610:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
    9614:	bf00      	nop
    9616:	eb42 0202 	adc.w	r2, r2, r2
    961a:	bf28      	it	cs
    961c:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
    9620:	ebb0 0f01 	cmp.w	r0, r1
    9624:	bf00      	nop
    9626:	eb42 0202 	adc.w	r2, r2, r2
    962a:	bf28      	it	cs
    962c:	eba0 0001 	subcs.w	r0, r0, r1
    9630:	4610      	mov	r0, r2
    9632:	4770      	bx	lr
    9634:	bf0c      	ite	eq
    9636:	2001      	moveq	r0, #1
    9638:	2000      	movne	r0, #0
    963a:	4770      	bx	lr
    963c:	fab1 f281 	clz	r2, r1
    9640:	f1c2 021f 	rsb	r2, r2, #31
    9644:	fa20 f002 	lsr.w	r0, r0, r2
    9648:	4770      	bx	lr
    964a:	b108      	cbz	r0, 9650 <__aeabi_uidiv+0x258>
    964c:	f04f 30ff 	mov.w	r0, #4294967295
    9650:	f000 b80e 	b.w	9670 <__aeabi_idiv0>

00009654 <__aeabi_uidivmod>:
    9654:	2900      	cmp	r1, #0
    9656:	d0f8      	beq.n	964a <__aeabi_uidiv+0x252>
    9658:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
    965c:	f7ff fecc 	bl	93f8 <__aeabi_uidiv>
    9660:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
    9664:	fb02 f300 	mul.w	r3, r2, r0
    9668:	eba1 0103 	sub.w	r1, r1, r3
    966c:	4770      	bx	lr
    966e:	bf00      	nop

00009670 <__aeabi_idiv0>:
    9670:	4770      	bx	lr
    9672:	bf00      	nop

00009674 <__gedf2>:
    9674:	f04f 3cff 	mov.w	ip, #4294967295
    9678:	e006      	b.n	9688 <__cmpdf2+0x4>
    967a:	bf00      	nop

0000967c <__ledf2>:
    967c:	f04f 0c01 	mov.w	ip, #1
    9680:	e002      	b.n	9688 <__cmpdf2+0x4>
    9682:	bf00      	nop

00009684 <__cmpdf2>:
    9684:	f04f 0c01 	mov.w	ip, #1
    9688:	f84d cd04 	str.w	ip, [sp, #-4]!
    968c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    9690:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    9694:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    9698:	bf18      	it	ne
    969a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
    969e:	d01b      	beq.n	96d8 <__cmpdf2+0x54>
    96a0:	b001      	add	sp, #4
    96a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
    96a6:	bf0c      	ite	eq
    96a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
    96ac:	ea91 0f03 	teqne	r1, r3
    96b0:	bf02      	ittt	eq
    96b2:	ea90 0f02 	teqeq	r0, r2
    96b6:	2000      	moveq	r0, #0
    96b8:	4770      	bxeq	lr
    96ba:	f110 0f00 	cmn.w	r0, #0
    96be:	ea91 0f03 	teq	r1, r3
    96c2:	bf58      	it	pl
    96c4:	4299      	cmppl	r1, r3
    96c6:	bf08      	it	eq
    96c8:	4290      	cmpeq	r0, r2
    96ca:	bf2c      	ite	cs
    96cc:	17d8      	asrcs	r0, r3, #31
    96ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
    96d2:	f040 0001 	orr.w	r0, r0, #1
    96d6:	4770      	bx	lr
    96d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    96dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    96e0:	d102      	bne.n	96e8 <__cmpdf2+0x64>
    96e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    96e6:	d107      	bne.n	96f8 <__cmpdf2+0x74>
    96e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    96ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    96f0:	d1d6      	bne.n	96a0 <__cmpdf2+0x1c>
    96f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    96f6:	d0d3      	beq.n	96a0 <__cmpdf2+0x1c>
    96f8:	f85d 0b04 	ldr.w	r0, [sp], #4
    96fc:	4770      	bx	lr
    96fe:	bf00      	nop

00009700 <__aeabi_cdrcmple>:
    9700:	4684      	mov	ip, r0
    9702:	4610      	mov	r0, r2
    9704:	4662      	mov	r2, ip
    9706:	468c      	mov	ip, r1
    9708:	4619      	mov	r1, r3
    970a:	4663      	mov	r3, ip
    970c:	e000      	b.n	9710 <__aeabi_cdcmpeq>
    970e:	bf00      	nop

00009710 <__aeabi_cdcmpeq>:
    9710:	b501      	push	{r0, lr}
    9712:	f7ff ffb7 	bl	9684 <__cmpdf2>
    9716:	2800      	cmp	r0, #0
    9718:	bf48      	it	mi
    971a:	f110 0f00 	cmnmi.w	r0, #0
    971e:	bd01      	pop	{r0, pc}

00009720 <__aeabi_dcmpeq>:
    9720:	f84d ed08 	str.w	lr, [sp, #-8]!
    9724:	f7ff fff4 	bl	9710 <__aeabi_cdcmpeq>
    9728:	bf0c      	ite	eq
    972a:	2001      	moveq	r0, #1
    972c:	2000      	movne	r0, #0
    972e:	f85d fb08 	ldr.w	pc, [sp], #8
    9732:	bf00      	nop

00009734 <__aeabi_dcmplt>:
    9734:	f84d ed08 	str.w	lr, [sp, #-8]!
    9738:	f7ff ffea 	bl	9710 <__aeabi_cdcmpeq>
    973c:	bf34      	ite	cc
    973e:	2001      	movcc	r0, #1
    9740:	2000      	movcs	r0, #0
    9742:	f85d fb08 	ldr.w	pc, [sp], #8
    9746:	bf00      	nop

00009748 <__aeabi_dcmple>:
    9748:	f84d ed08 	str.w	lr, [sp, #-8]!
    974c:	f7ff ffe0 	bl	9710 <__aeabi_cdcmpeq>
    9750:	bf94      	ite	ls
    9752:	2001      	movls	r0, #1
    9754:	2000      	movhi	r0, #0
    9756:	f85d fb08 	ldr.w	pc, [sp], #8
    975a:	bf00      	nop

0000975c <__aeabi_dcmpge>:
    975c:	f84d ed08 	str.w	lr, [sp, #-8]!
    9760:	f7ff ffce 	bl	9700 <__aeabi_cdrcmple>
    9764:	bf94      	ite	ls
    9766:	2001      	movls	r0, #1
    9768:	2000      	movhi	r0, #0
    976a:	f85d fb08 	ldr.w	pc, [sp], #8
    976e:	bf00      	nop

00009770 <__aeabi_dcmpgt>:
    9770:	f84d ed08 	str.w	lr, [sp, #-8]!
    9774:	f7ff ffc4 	bl	9700 <__aeabi_cdrcmple>
    9778:	bf34      	ite	cc
    977a:	2001      	movcc	r0, #1
    977c:	2000      	movcs	r0, #0
    977e:	f85d fb08 	ldr.w	pc, [sp], #8
    9782:	bf00      	nop

00009784 <__aeabi_uldivmod>:
    9784:	b94b      	cbnz	r3, 979a <__aeabi_uldivmod+0x16>
    9786:	b942      	cbnz	r2, 979a <__aeabi_uldivmod+0x16>
    9788:	2900      	cmp	r1, #0
    978a:	bf08      	it	eq
    978c:	2800      	cmpeq	r0, #0
    978e:	d002      	beq.n	9796 <__aeabi_uldivmod+0x12>
    9790:	f04f 31ff 	mov.w	r1, #4294967295
    9794:	4608      	mov	r0, r1
    9796:	f7ff bf6b 	b.w	9670 <__aeabi_idiv0>
    979a:	b082      	sub	sp, #8
    979c:	46ec      	mov	ip, sp
    979e:	e92d 5000 	stmdb	sp!, {ip, lr}
    97a2:	f000 f805 	bl	97b0 <__gnu_uldivmod_helper>
    97a6:	f8dd e004 	ldr.w	lr, [sp, #4]
    97aa:	b002      	add	sp, #8
    97ac:	bc0c      	pop	{r2, r3}
    97ae:	4770      	bx	lr

000097b0 <__gnu_uldivmod_helper>:
    97b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    97b2:	4614      	mov	r4, r2
    97b4:	461d      	mov	r5, r3
    97b6:	4606      	mov	r6, r0
    97b8:	460f      	mov	r7, r1
    97ba:	f000 f9d7 	bl	9b6c <__udivdi3>
    97be:	fb00 f505 	mul.w	r5, r0, r5
    97c2:	fba0 2304 	umull	r2, r3, r0, r4
    97c6:	fb04 5401 	mla	r4, r4, r1, r5
    97ca:	18e3      	adds	r3, r4, r3
    97cc:	1ab6      	subs	r6, r6, r2
    97ce:	eb67 0703 	sbc.w	r7, r7, r3
    97d2:	9b06      	ldr	r3, [sp, #24]
    97d4:	e9c3 6700 	strd	r6, r7, [r3]
    97d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    97da:	bf00      	nop

000097dc <__gnu_ldivmod_helper>:
    97dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    97de:	4614      	mov	r4, r2
    97e0:	461d      	mov	r5, r3
    97e2:	4606      	mov	r6, r0
    97e4:	460f      	mov	r7, r1
    97e6:	f000 f80f 	bl	9808 <__divdi3>
    97ea:	fb00 f505 	mul.w	r5, r0, r5
    97ee:	fba0 2304 	umull	r2, r3, r0, r4
    97f2:	fb04 5401 	mla	r4, r4, r1, r5
    97f6:	18e3      	adds	r3, r4, r3
    97f8:	1ab6      	subs	r6, r6, r2
    97fa:	eb67 0703 	sbc.w	r7, r7, r3
    97fe:	9b06      	ldr	r3, [sp, #24]
    9800:	e9c3 6700 	strd	r6, r7, [r3]
    9804:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9806:	bf00      	nop

00009808 <__divdi3>:
    9808:	2900      	cmp	r1, #0
    980a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    980e:	b085      	sub	sp, #20
    9810:	f2c0 80c8 	blt.w	99a4 <__divdi3+0x19c>
    9814:	2600      	movs	r6, #0
    9816:	2b00      	cmp	r3, #0
    9818:	f2c0 80bf 	blt.w	999a <__divdi3+0x192>
    981c:	4689      	mov	r9, r1
    981e:	4614      	mov	r4, r2
    9820:	4605      	mov	r5, r0
    9822:	469b      	mov	fp, r3
    9824:	2b00      	cmp	r3, #0
    9826:	d14a      	bne.n	98be <__divdi3+0xb6>
    9828:	428a      	cmp	r2, r1
    982a:	d957      	bls.n	98dc <__divdi3+0xd4>
    982c:	fab2 f382 	clz	r3, r2
    9830:	b153      	cbz	r3, 9848 <__divdi3+0x40>
    9832:	f1c3 0020 	rsb	r0, r3, #32
    9836:	fa01 f903 	lsl.w	r9, r1, r3
    983a:	fa25 f800 	lsr.w	r8, r5, r0
    983e:	fa12 f403 	lsls.w	r4, r2, r3
    9842:	409d      	lsls	r5, r3
    9844:	ea48 0909 	orr.w	r9, r8, r9
    9848:	0c27      	lsrs	r7, r4, #16
    984a:	4648      	mov	r0, r9
    984c:	4639      	mov	r1, r7
    984e:	fa1f fb84 	uxth.w	fp, r4
    9852:	f7ff fdd1 	bl	93f8 <__aeabi_uidiv>
    9856:	4639      	mov	r1, r7
    9858:	4682      	mov	sl, r0
    985a:	4648      	mov	r0, r9
    985c:	f7ff fefa 	bl	9654 <__aeabi_uidivmod>
    9860:	0c2a      	lsrs	r2, r5, #16
    9862:	fb0b f30a 	mul.w	r3, fp, sl
    9866:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
    986a:	454b      	cmp	r3, r9
    986c:	d909      	bls.n	9882 <__divdi3+0x7a>
    986e:	eb19 0904 	adds.w	r9, r9, r4
    9872:	f10a 3aff 	add.w	sl, sl, #4294967295
    9876:	d204      	bcs.n	9882 <__divdi3+0x7a>
    9878:	454b      	cmp	r3, r9
    987a:	bf84      	itt	hi
    987c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    9880:	44a1      	addhi	r9, r4
    9882:	ebc3 0909 	rsb	r9, r3, r9
    9886:	4639      	mov	r1, r7
    9888:	4648      	mov	r0, r9
    988a:	b2ad      	uxth	r5, r5
    988c:	f7ff fdb4 	bl	93f8 <__aeabi_uidiv>
    9890:	4639      	mov	r1, r7
    9892:	4680      	mov	r8, r0
    9894:	4648      	mov	r0, r9
    9896:	f7ff fedd 	bl	9654 <__aeabi_uidivmod>
    989a:	fb0b fb08 	mul.w	fp, fp, r8
    989e:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    98a2:	45ab      	cmp	fp, r5
    98a4:	d907      	bls.n	98b6 <__divdi3+0xae>
    98a6:	192d      	adds	r5, r5, r4
    98a8:	f108 38ff 	add.w	r8, r8, #4294967295
    98ac:	d203      	bcs.n	98b6 <__divdi3+0xae>
    98ae:	45ab      	cmp	fp, r5
    98b0:	bf88      	it	hi
    98b2:	f108 38ff 	addhi.w	r8, r8, #4294967295
    98b6:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    98ba:	2700      	movs	r7, #0
    98bc:	e003      	b.n	98c6 <__divdi3+0xbe>
    98be:	428b      	cmp	r3, r1
    98c0:	d957      	bls.n	9972 <__divdi3+0x16a>
    98c2:	2700      	movs	r7, #0
    98c4:	46b8      	mov	r8, r7
    98c6:	4642      	mov	r2, r8
    98c8:	463b      	mov	r3, r7
    98ca:	b116      	cbz	r6, 98d2 <__divdi3+0xca>
    98cc:	4252      	negs	r2, r2
    98ce:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    98d2:	4619      	mov	r1, r3
    98d4:	4610      	mov	r0, r2
    98d6:	b005      	add	sp, #20
    98d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    98dc:	b922      	cbnz	r2, 98e8 <__divdi3+0xe0>
    98de:	4611      	mov	r1, r2
    98e0:	2001      	movs	r0, #1
    98e2:	f7ff fd89 	bl	93f8 <__aeabi_uidiv>
    98e6:	4604      	mov	r4, r0
    98e8:	fab4 f884 	clz	r8, r4
    98ec:	f1b8 0f00 	cmp.w	r8, #0
    98f0:	d15e      	bne.n	99b0 <__divdi3+0x1a8>
    98f2:	ebc4 0809 	rsb	r8, r4, r9
    98f6:	0c27      	lsrs	r7, r4, #16
    98f8:	fa1f f984 	uxth.w	r9, r4
    98fc:	2101      	movs	r1, #1
    98fe:	9102      	str	r1, [sp, #8]
    9900:	4639      	mov	r1, r7
    9902:	4640      	mov	r0, r8
    9904:	f7ff fd78 	bl	93f8 <__aeabi_uidiv>
    9908:	4639      	mov	r1, r7
    990a:	4682      	mov	sl, r0
    990c:	4640      	mov	r0, r8
    990e:	f7ff fea1 	bl	9654 <__aeabi_uidivmod>
    9912:	ea4f 4815 	mov.w	r8, r5, lsr #16
    9916:	fb09 f30a 	mul.w	r3, r9, sl
    991a:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
    991e:	455b      	cmp	r3, fp
    9920:	d909      	bls.n	9936 <__divdi3+0x12e>
    9922:	eb1b 0b04 	adds.w	fp, fp, r4
    9926:	f10a 3aff 	add.w	sl, sl, #4294967295
    992a:	d204      	bcs.n	9936 <__divdi3+0x12e>
    992c:	455b      	cmp	r3, fp
    992e:	bf84      	itt	hi
    9930:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    9934:	44a3      	addhi	fp, r4
    9936:	ebc3 0b0b 	rsb	fp, r3, fp
    993a:	4639      	mov	r1, r7
    993c:	4658      	mov	r0, fp
    993e:	b2ad      	uxth	r5, r5
    9940:	f7ff fd5a 	bl	93f8 <__aeabi_uidiv>
    9944:	4639      	mov	r1, r7
    9946:	4680      	mov	r8, r0
    9948:	4658      	mov	r0, fp
    994a:	f7ff fe83 	bl	9654 <__aeabi_uidivmod>
    994e:	fb09 f908 	mul.w	r9, r9, r8
    9952:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    9956:	45a9      	cmp	r9, r5
    9958:	d907      	bls.n	996a <__divdi3+0x162>
    995a:	192d      	adds	r5, r5, r4
    995c:	f108 38ff 	add.w	r8, r8, #4294967295
    9960:	d203      	bcs.n	996a <__divdi3+0x162>
    9962:	45a9      	cmp	r9, r5
    9964:	bf88      	it	hi
    9966:	f108 38ff 	addhi.w	r8, r8, #4294967295
    996a:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    996e:	9f02      	ldr	r7, [sp, #8]
    9970:	e7a9      	b.n	98c6 <__divdi3+0xbe>
    9972:	fab3 f783 	clz	r7, r3
    9976:	2f00      	cmp	r7, #0
    9978:	d168      	bne.n	9a4c <__divdi3+0x244>
    997a:	428b      	cmp	r3, r1
    997c:	bf2c      	ite	cs
    997e:	f04f 0900 	movcs.w	r9, #0
    9982:	f04f 0901 	movcc.w	r9, #1
    9986:	4282      	cmp	r2, r0
    9988:	bf8c      	ite	hi
    998a:	464c      	movhi	r4, r9
    998c:	f049 0401 	orrls.w	r4, r9, #1
    9990:	2c00      	cmp	r4, #0
    9992:	d096      	beq.n	98c2 <__divdi3+0xba>
    9994:	f04f 0801 	mov.w	r8, #1
    9998:	e795      	b.n	98c6 <__divdi3+0xbe>
    999a:	4252      	negs	r2, r2
    999c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    99a0:	43f6      	mvns	r6, r6
    99a2:	e73b      	b.n	981c <__divdi3+0x14>
    99a4:	4240      	negs	r0, r0
    99a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    99aa:	f04f 36ff 	mov.w	r6, #4294967295
    99ae:	e732      	b.n	9816 <__divdi3+0xe>
    99b0:	fa04 f408 	lsl.w	r4, r4, r8
    99b4:	f1c8 0720 	rsb	r7, r8, #32
    99b8:	fa35 f307 	lsrs.w	r3, r5, r7
    99bc:	fa29 fa07 	lsr.w	sl, r9, r7
    99c0:	0c27      	lsrs	r7, r4, #16
    99c2:	fa09 fb08 	lsl.w	fp, r9, r8
    99c6:	4639      	mov	r1, r7
    99c8:	4650      	mov	r0, sl
    99ca:	ea43 020b 	orr.w	r2, r3, fp
    99ce:	9202      	str	r2, [sp, #8]
    99d0:	f7ff fd12 	bl	93f8 <__aeabi_uidiv>
    99d4:	4639      	mov	r1, r7
    99d6:	fa1f f984 	uxth.w	r9, r4
    99da:	4683      	mov	fp, r0
    99dc:	4650      	mov	r0, sl
    99de:	f7ff fe39 	bl	9654 <__aeabi_uidivmod>
    99e2:	9802      	ldr	r0, [sp, #8]
    99e4:	fb09 f20b 	mul.w	r2, r9, fp
    99e8:	0c03      	lsrs	r3, r0, #16
    99ea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    99ee:	429a      	cmp	r2, r3
    99f0:	d904      	bls.n	99fc <__divdi3+0x1f4>
    99f2:	191b      	adds	r3, r3, r4
    99f4:	f10b 3bff 	add.w	fp, fp, #4294967295
    99f8:	f0c0 80b1 	bcc.w	9b5e <__divdi3+0x356>
    99fc:	1a9b      	subs	r3, r3, r2
    99fe:	4639      	mov	r1, r7
    9a00:	4618      	mov	r0, r3
    9a02:	9301      	str	r3, [sp, #4]
    9a04:	f7ff fcf8 	bl	93f8 <__aeabi_uidiv>
    9a08:	9901      	ldr	r1, [sp, #4]
    9a0a:	4682      	mov	sl, r0
    9a0c:	4608      	mov	r0, r1
    9a0e:	4639      	mov	r1, r7
    9a10:	f7ff fe20 	bl	9654 <__aeabi_uidivmod>
    9a14:	f8dd c008 	ldr.w	ip, [sp, #8]
    9a18:	fb09 f30a 	mul.w	r3, r9, sl
    9a1c:	fa1f f08c 	uxth.w	r0, ip
    9a20:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
    9a24:	4293      	cmp	r3, r2
    9a26:	d908      	bls.n	9a3a <__divdi3+0x232>
    9a28:	1912      	adds	r2, r2, r4
    9a2a:	f10a 3aff 	add.w	sl, sl, #4294967295
    9a2e:	d204      	bcs.n	9a3a <__divdi3+0x232>
    9a30:	4293      	cmp	r3, r2
    9a32:	bf84      	itt	hi
    9a34:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    9a38:	1912      	addhi	r2, r2, r4
    9a3a:	fa05 f508 	lsl.w	r5, r5, r8
    9a3e:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
    9a42:	ebc3 0802 	rsb	r8, r3, r2
    9a46:	f8cd e008 	str.w	lr, [sp, #8]
    9a4a:	e759      	b.n	9900 <__divdi3+0xf8>
    9a4c:	f1c7 0020 	rsb	r0, r7, #32
    9a50:	fa03 fa07 	lsl.w	sl, r3, r7
    9a54:	40c2      	lsrs	r2, r0
    9a56:	fa35 f300 	lsrs.w	r3, r5, r0
    9a5a:	ea42 0b0a 	orr.w	fp, r2, sl
    9a5e:	fa21 f800 	lsr.w	r8, r1, r0
    9a62:	fa01 f907 	lsl.w	r9, r1, r7
    9a66:	4640      	mov	r0, r8
    9a68:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
    9a6c:	ea43 0109 	orr.w	r1, r3, r9
    9a70:	9102      	str	r1, [sp, #8]
    9a72:	4651      	mov	r1, sl
    9a74:	fa1f f28b 	uxth.w	r2, fp
    9a78:	9203      	str	r2, [sp, #12]
    9a7a:	f7ff fcbd 	bl	93f8 <__aeabi_uidiv>
    9a7e:	4651      	mov	r1, sl
    9a80:	4681      	mov	r9, r0
    9a82:	4640      	mov	r0, r8
    9a84:	f7ff fde6 	bl	9654 <__aeabi_uidivmod>
    9a88:	9b03      	ldr	r3, [sp, #12]
    9a8a:	f8dd c008 	ldr.w	ip, [sp, #8]
    9a8e:	fb03 f209 	mul.w	r2, r3, r9
    9a92:	ea4f 401c 	mov.w	r0, ip, lsr #16
    9a96:	fa14 f307 	lsls.w	r3, r4, r7
    9a9a:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
    9a9e:	42a2      	cmp	r2, r4
    9aa0:	d904      	bls.n	9aac <__divdi3+0x2a4>
    9aa2:	eb14 040b 	adds.w	r4, r4, fp
    9aa6:	f109 39ff 	add.w	r9, r9, #4294967295
    9aaa:	d352      	bcc.n	9b52 <__divdi3+0x34a>
    9aac:	1aa4      	subs	r4, r4, r2
    9aae:	4651      	mov	r1, sl
    9ab0:	4620      	mov	r0, r4
    9ab2:	9301      	str	r3, [sp, #4]
    9ab4:	f7ff fca0 	bl	93f8 <__aeabi_uidiv>
    9ab8:	4651      	mov	r1, sl
    9aba:	4680      	mov	r8, r0
    9abc:	4620      	mov	r0, r4
    9abe:	f7ff fdc9 	bl	9654 <__aeabi_uidivmod>
    9ac2:	9803      	ldr	r0, [sp, #12]
    9ac4:	f8dd c008 	ldr.w	ip, [sp, #8]
    9ac8:	fb00 f208 	mul.w	r2, r0, r8
    9acc:	fa1f f38c 	uxth.w	r3, ip
    9ad0:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
    9ad4:	9b01      	ldr	r3, [sp, #4]
    9ad6:	4282      	cmp	r2, r0
    9ad8:	d904      	bls.n	9ae4 <__divdi3+0x2dc>
    9ada:	eb10 000b 	adds.w	r0, r0, fp
    9ade:	f108 38ff 	add.w	r8, r8, #4294967295
    9ae2:	d330      	bcc.n	9b46 <__divdi3+0x33e>
    9ae4:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
    9ae8:	fa1f fc83 	uxth.w	ip, r3
    9aec:	0c1b      	lsrs	r3, r3, #16
    9aee:	1a80      	subs	r0, r0, r2
    9af0:	fa1f fe88 	uxth.w	lr, r8
    9af4:	ea4f 4a18 	mov.w	sl, r8, lsr #16
    9af8:	fb0c f90e 	mul.w	r9, ip, lr
    9afc:	fb0c fc0a 	mul.w	ip, ip, sl
    9b00:	fb03 c10e 	mla	r1, r3, lr, ip
    9b04:	fb03 f20a 	mul.w	r2, r3, sl
    9b08:	eb01 4119 	add.w	r1, r1, r9, lsr #16
    9b0c:	458c      	cmp	ip, r1
    9b0e:	bf88      	it	hi
    9b10:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
    9b14:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
    9b18:	4570      	cmp	r0, lr
    9b1a:	d310      	bcc.n	9b3e <__divdi3+0x336>
    9b1c:	fa1f f989 	uxth.w	r9, r9
    9b20:	fa05 f707 	lsl.w	r7, r5, r7
    9b24:	eb09 4001 	add.w	r0, r9, r1, lsl #16
    9b28:	bf14      	ite	ne
    9b2a:	2200      	movne	r2, #0
    9b2c:	2201      	moveq	r2, #1
    9b2e:	4287      	cmp	r7, r0
    9b30:	bf2c      	ite	cs
    9b32:	2700      	movcs	r7, #0
    9b34:	f002 0701 	andcc.w	r7, r2, #1
    9b38:	2f00      	cmp	r7, #0
    9b3a:	f43f aec4 	beq.w	98c6 <__divdi3+0xbe>
    9b3e:	f108 38ff 	add.w	r8, r8, #4294967295
    9b42:	2700      	movs	r7, #0
    9b44:	e6bf      	b.n	98c6 <__divdi3+0xbe>
    9b46:	4282      	cmp	r2, r0
    9b48:	bf84      	itt	hi
    9b4a:	4458      	addhi	r0, fp
    9b4c:	f108 38ff 	addhi.w	r8, r8, #4294967295
    9b50:	e7c8      	b.n	9ae4 <__divdi3+0x2dc>
    9b52:	42a2      	cmp	r2, r4
    9b54:	bf84      	itt	hi
    9b56:	f109 39ff 	addhi.w	r9, r9, #4294967295
    9b5a:	445c      	addhi	r4, fp
    9b5c:	e7a6      	b.n	9aac <__divdi3+0x2a4>
    9b5e:	429a      	cmp	r2, r3
    9b60:	bf84      	itt	hi
    9b62:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    9b66:	191b      	addhi	r3, r3, r4
    9b68:	e748      	b.n	99fc <__divdi3+0x1f4>
    9b6a:	bf00      	nop

00009b6c <__udivdi3>:
    9b6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9b70:	460c      	mov	r4, r1
    9b72:	b083      	sub	sp, #12
    9b74:	4680      	mov	r8, r0
    9b76:	4616      	mov	r6, r2
    9b78:	4689      	mov	r9, r1
    9b7a:	461f      	mov	r7, r3
    9b7c:	4615      	mov	r5, r2
    9b7e:	468a      	mov	sl, r1
    9b80:	2b00      	cmp	r3, #0
    9b82:	d14b      	bne.n	9c1c <__udivdi3+0xb0>
    9b84:	428a      	cmp	r2, r1
    9b86:	d95c      	bls.n	9c42 <__udivdi3+0xd6>
    9b88:	fab2 f382 	clz	r3, r2
    9b8c:	b15b      	cbz	r3, 9ba6 <__udivdi3+0x3a>
    9b8e:	f1c3 0020 	rsb	r0, r3, #32
    9b92:	fa01 fa03 	lsl.w	sl, r1, r3
    9b96:	fa28 f200 	lsr.w	r2, r8, r0
    9b9a:	fa16 f503 	lsls.w	r5, r6, r3
    9b9e:	fa08 f803 	lsl.w	r8, r8, r3
    9ba2:	ea42 0a0a 	orr.w	sl, r2, sl
    9ba6:	0c2e      	lsrs	r6, r5, #16
    9ba8:	4650      	mov	r0, sl
    9baa:	4631      	mov	r1, r6
    9bac:	b2af      	uxth	r7, r5
    9bae:	f7ff fc23 	bl	93f8 <__aeabi_uidiv>
    9bb2:	4631      	mov	r1, r6
    9bb4:	ea4f 4418 	mov.w	r4, r8, lsr #16
    9bb8:	4681      	mov	r9, r0
    9bba:	4650      	mov	r0, sl
    9bbc:	f7ff fd4a 	bl	9654 <__aeabi_uidivmod>
    9bc0:	fb07 f309 	mul.w	r3, r7, r9
    9bc4:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
    9bc8:	4553      	cmp	r3, sl
    9bca:	d909      	bls.n	9be0 <__udivdi3+0x74>
    9bcc:	eb1a 0a05 	adds.w	sl, sl, r5
    9bd0:	f109 39ff 	add.w	r9, r9, #4294967295
    9bd4:	d204      	bcs.n	9be0 <__udivdi3+0x74>
    9bd6:	4553      	cmp	r3, sl
    9bd8:	bf84      	itt	hi
    9bda:	f109 39ff 	addhi.w	r9, r9, #4294967295
    9bde:	44aa      	addhi	sl, r5
    9be0:	ebc3 0a0a 	rsb	sl, r3, sl
    9be4:	4631      	mov	r1, r6
    9be6:	4650      	mov	r0, sl
    9be8:	fa1f f888 	uxth.w	r8, r8
    9bec:	f7ff fc04 	bl	93f8 <__aeabi_uidiv>
    9bf0:	4631      	mov	r1, r6
    9bf2:	4604      	mov	r4, r0
    9bf4:	4650      	mov	r0, sl
    9bf6:	f7ff fd2d 	bl	9654 <__aeabi_uidivmod>
    9bfa:	fb07 f704 	mul.w	r7, r7, r4
    9bfe:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    9c02:	4547      	cmp	r7, r8
    9c04:	d906      	bls.n	9c14 <__udivdi3+0xa8>
    9c06:	3c01      	subs	r4, #1
    9c08:	eb18 0805 	adds.w	r8, r8, r5
    9c0c:	d202      	bcs.n	9c14 <__udivdi3+0xa8>
    9c0e:	4547      	cmp	r7, r8
    9c10:	bf88      	it	hi
    9c12:	3c01      	subhi	r4, #1
    9c14:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    9c18:	2600      	movs	r6, #0
    9c1a:	e05c      	b.n	9cd6 <__udivdi3+0x16a>
    9c1c:	428b      	cmp	r3, r1
    9c1e:	d858      	bhi.n	9cd2 <__udivdi3+0x166>
    9c20:	fab3 f683 	clz	r6, r3
    9c24:	2e00      	cmp	r6, #0
    9c26:	d15b      	bne.n	9ce0 <__udivdi3+0x174>
    9c28:	428b      	cmp	r3, r1
    9c2a:	bf2c      	ite	cs
    9c2c:	2200      	movcs	r2, #0
    9c2e:	2201      	movcc	r2, #1
    9c30:	4285      	cmp	r5, r0
    9c32:	bf8c      	ite	hi
    9c34:	4615      	movhi	r5, r2
    9c36:	f042 0501 	orrls.w	r5, r2, #1
    9c3a:	2d00      	cmp	r5, #0
    9c3c:	d049      	beq.n	9cd2 <__udivdi3+0x166>
    9c3e:	2401      	movs	r4, #1
    9c40:	e049      	b.n	9cd6 <__udivdi3+0x16a>
    9c42:	b922      	cbnz	r2, 9c4e <__udivdi3+0xe2>
    9c44:	4611      	mov	r1, r2
    9c46:	2001      	movs	r0, #1
    9c48:	f7ff fbd6 	bl	93f8 <__aeabi_uidiv>
    9c4c:	4605      	mov	r5, r0
    9c4e:	fab5 f685 	clz	r6, r5
    9c52:	2e00      	cmp	r6, #0
    9c54:	f040 80ba 	bne.w	9dcc <__udivdi3+0x260>
    9c58:	1b64      	subs	r4, r4, r5
    9c5a:	0c2f      	lsrs	r7, r5, #16
    9c5c:	fa1f fa85 	uxth.w	sl, r5
    9c60:	2601      	movs	r6, #1
    9c62:	4639      	mov	r1, r7
    9c64:	4620      	mov	r0, r4
    9c66:	f7ff fbc7 	bl	93f8 <__aeabi_uidiv>
    9c6a:	4639      	mov	r1, r7
    9c6c:	ea4f 4b18 	mov.w	fp, r8, lsr #16
    9c70:	4681      	mov	r9, r0
    9c72:	4620      	mov	r0, r4
    9c74:	f7ff fcee 	bl	9654 <__aeabi_uidivmod>
    9c78:	fb0a f309 	mul.w	r3, sl, r9
    9c7c:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
    9c80:	455b      	cmp	r3, fp
    9c82:	d909      	bls.n	9c98 <__udivdi3+0x12c>
    9c84:	eb1b 0b05 	adds.w	fp, fp, r5
    9c88:	f109 39ff 	add.w	r9, r9, #4294967295
    9c8c:	d204      	bcs.n	9c98 <__udivdi3+0x12c>
    9c8e:	455b      	cmp	r3, fp
    9c90:	bf84      	itt	hi
    9c92:	f109 39ff 	addhi.w	r9, r9, #4294967295
    9c96:	44ab      	addhi	fp, r5
    9c98:	ebc3 0b0b 	rsb	fp, r3, fp
    9c9c:	4639      	mov	r1, r7
    9c9e:	4658      	mov	r0, fp
    9ca0:	fa1f f888 	uxth.w	r8, r8
    9ca4:	f7ff fba8 	bl	93f8 <__aeabi_uidiv>
    9ca8:	4639      	mov	r1, r7
    9caa:	4604      	mov	r4, r0
    9cac:	4658      	mov	r0, fp
    9cae:	f7ff fcd1 	bl	9654 <__aeabi_uidivmod>
    9cb2:	fb0a fa04 	mul.w	sl, sl, r4
    9cb6:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    9cba:	45c2      	cmp	sl, r8
    9cbc:	d906      	bls.n	9ccc <__udivdi3+0x160>
    9cbe:	3c01      	subs	r4, #1
    9cc0:	eb18 0805 	adds.w	r8, r8, r5
    9cc4:	d202      	bcs.n	9ccc <__udivdi3+0x160>
    9cc6:	45c2      	cmp	sl, r8
    9cc8:	bf88      	it	hi
    9cca:	3c01      	subhi	r4, #1
    9ccc:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    9cd0:	e001      	b.n	9cd6 <__udivdi3+0x16a>
    9cd2:	2600      	movs	r6, #0
    9cd4:	4634      	mov	r4, r6
    9cd6:	4631      	mov	r1, r6
    9cd8:	4620      	mov	r0, r4
    9cda:	b003      	add	sp, #12
    9cdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9ce0:	f1c6 0020 	rsb	r0, r6, #32
    9ce4:	40b3      	lsls	r3, r6
    9ce6:	fa32 f700 	lsrs.w	r7, r2, r0
    9cea:	fa21 fb00 	lsr.w	fp, r1, r0
    9cee:	431f      	orrs	r7, r3
    9cf0:	fa14 f206 	lsls.w	r2, r4, r6
    9cf4:	fa28 f100 	lsr.w	r1, r8, r0
    9cf8:	4658      	mov	r0, fp
    9cfa:	ea4f 4a17 	mov.w	sl, r7, lsr #16
    9cfe:	4311      	orrs	r1, r2
    9d00:	9100      	str	r1, [sp, #0]
    9d02:	4651      	mov	r1, sl
    9d04:	b2bb      	uxth	r3, r7
    9d06:	9301      	str	r3, [sp, #4]
    9d08:	f7ff fb76 	bl	93f8 <__aeabi_uidiv>
    9d0c:	4651      	mov	r1, sl
    9d0e:	40b5      	lsls	r5, r6
    9d10:	4681      	mov	r9, r0
    9d12:	4658      	mov	r0, fp
    9d14:	f7ff fc9e 	bl	9654 <__aeabi_uidivmod>
    9d18:	9c01      	ldr	r4, [sp, #4]
    9d1a:	9800      	ldr	r0, [sp, #0]
    9d1c:	fb04 f309 	mul.w	r3, r4, r9
    9d20:	ea4f 4c10 	mov.w	ip, r0, lsr #16
    9d24:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
    9d28:	455b      	cmp	r3, fp
    9d2a:	d905      	bls.n	9d38 <__udivdi3+0x1cc>
    9d2c:	eb1b 0b07 	adds.w	fp, fp, r7
    9d30:	f109 39ff 	add.w	r9, r9, #4294967295
    9d34:	f0c0 808e 	bcc.w	9e54 <__udivdi3+0x2e8>
    9d38:	ebc3 0b0b 	rsb	fp, r3, fp
    9d3c:	4651      	mov	r1, sl
    9d3e:	4658      	mov	r0, fp
    9d40:	f7ff fb5a 	bl	93f8 <__aeabi_uidiv>
    9d44:	4651      	mov	r1, sl
    9d46:	4604      	mov	r4, r0
    9d48:	4658      	mov	r0, fp
    9d4a:	f7ff fc83 	bl	9654 <__aeabi_uidivmod>
    9d4e:	9801      	ldr	r0, [sp, #4]
    9d50:	9a00      	ldr	r2, [sp, #0]
    9d52:	fb00 f304 	mul.w	r3, r0, r4
    9d56:	fa1f fc82 	uxth.w	ip, r2
    9d5a:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
    9d5e:	4293      	cmp	r3, r2
    9d60:	d906      	bls.n	9d70 <__udivdi3+0x204>
    9d62:	3c01      	subs	r4, #1
    9d64:	19d2      	adds	r2, r2, r7
    9d66:	d203      	bcs.n	9d70 <__udivdi3+0x204>
    9d68:	4293      	cmp	r3, r2
    9d6a:	d901      	bls.n	9d70 <__udivdi3+0x204>
    9d6c:	19d2      	adds	r2, r2, r7
    9d6e:	3c01      	subs	r4, #1
    9d70:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    9d74:	b2a8      	uxth	r0, r5
    9d76:	1ad2      	subs	r2, r2, r3
    9d78:	0c2d      	lsrs	r5, r5, #16
    9d7a:	fa1f fc84 	uxth.w	ip, r4
    9d7e:	0c23      	lsrs	r3, r4, #16
    9d80:	fb00 f70c 	mul.w	r7, r0, ip
    9d84:	fb00 fe03 	mul.w	lr, r0, r3
    9d88:	fb05 e10c 	mla	r1, r5, ip, lr
    9d8c:	fb05 f503 	mul.w	r5, r5, r3
    9d90:	eb01 4117 	add.w	r1, r1, r7, lsr #16
    9d94:	458e      	cmp	lr, r1
    9d96:	bf88      	it	hi
    9d98:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
    9d9c:	eb05 4511 	add.w	r5, r5, r1, lsr #16
    9da0:	42aa      	cmp	r2, r5
    9da2:	d310      	bcc.n	9dc6 <__udivdi3+0x25a>
    9da4:	b2bf      	uxth	r7, r7
    9da6:	fa08 f606 	lsl.w	r6, r8, r6
    9daa:	eb07 4201 	add.w	r2, r7, r1, lsl #16
    9dae:	bf14      	ite	ne
    9db0:	f04f 0e00 	movne.w	lr, #0
    9db4:	f04f 0e01 	moveq.w	lr, #1
    9db8:	4296      	cmp	r6, r2
    9dba:	bf2c      	ite	cs
    9dbc:	2600      	movcs	r6, #0
    9dbe:	f00e 0601 	andcc.w	r6, lr, #1
    9dc2:	2e00      	cmp	r6, #0
    9dc4:	d087      	beq.n	9cd6 <__udivdi3+0x16a>
    9dc6:	3c01      	subs	r4, #1
    9dc8:	2600      	movs	r6, #0
    9dca:	e784      	b.n	9cd6 <__udivdi3+0x16a>
    9dcc:	40b5      	lsls	r5, r6
    9dce:	f1c6 0120 	rsb	r1, r6, #32
    9dd2:	fa24 f901 	lsr.w	r9, r4, r1
    9dd6:	fa28 f201 	lsr.w	r2, r8, r1
    9dda:	0c2f      	lsrs	r7, r5, #16
    9ddc:	40b4      	lsls	r4, r6
    9dde:	4639      	mov	r1, r7
    9de0:	4648      	mov	r0, r9
    9de2:	4322      	orrs	r2, r4
    9de4:	9200      	str	r2, [sp, #0]
    9de6:	f7ff fb07 	bl	93f8 <__aeabi_uidiv>
    9dea:	4639      	mov	r1, r7
    9dec:	fa1f fa85 	uxth.w	sl, r5
    9df0:	4683      	mov	fp, r0
    9df2:	4648      	mov	r0, r9
    9df4:	f7ff fc2e 	bl	9654 <__aeabi_uidivmod>
    9df8:	9b00      	ldr	r3, [sp, #0]
    9dfa:	0c1a      	lsrs	r2, r3, #16
    9dfc:	fb0a f30b 	mul.w	r3, sl, fp
    9e00:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
    9e04:	42a3      	cmp	r3, r4
    9e06:	d903      	bls.n	9e10 <__udivdi3+0x2a4>
    9e08:	1964      	adds	r4, r4, r5
    9e0a:	f10b 3bff 	add.w	fp, fp, #4294967295
    9e0e:	d327      	bcc.n	9e60 <__udivdi3+0x2f4>
    9e10:	1ae4      	subs	r4, r4, r3
    9e12:	4639      	mov	r1, r7
    9e14:	4620      	mov	r0, r4
    9e16:	f7ff faef 	bl	93f8 <__aeabi_uidiv>
    9e1a:	4639      	mov	r1, r7
    9e1c:	4681      	mov	r9, r0
    9e1e:	4620      	mov	r0, r4
    9e20:	f7ff fc18 	bl	9654 <__aeabi_uidivmod>
    9e24:	9800      	ldr	r0, [sp, #0]
    9e26:	fb0a f309 	mul.w	r3, sl, r9
    9e2a:	fa1f fc80 	uxth.w	ip, r0
    9e2e:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
    9e32:	42a3      	cmp	r3, r4
    9e34:	d908      	bls.n	9e48 <__udivdi3+0x2dc>
    9e36:	1964      	adds	r4, r4, r5
    9e38:	f109 39ff 	add.w	r9, r9, #4294967295
    9e3c:	d204      	bcs.n	9e48 <__udivdi3+0x2dc>
    9e3e:	42a3      	cmp	r3, r4
    9e40:	bf84      	itt	hi
    9e42:	f109 39ff 	addhi.w	r9, r9, #4294967295
    9e46:	1964      	addhi	r4, r4, r5
    9e48:	fa08 f806 	lsl.w	r8, r8, r6
    9e4c:	1ae4      	subs	r4, r4, r3
    9e4e:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
    9e52:	e706      	b.n	9c62 <__udivdi3+0xf6>
    9e54:	455b      	cmp	r3, fp
    9e56:	bf84      	itt	hi
    9e58:	f109 39ff 	addhi.w	r9, r9, #4294967295
    9e5c:	44bb      	addhi	fp, r7
    9e5e:	e76b      	b.n	9d38 <__udivdi3+0x1cc>
    9e60:	42a3      	cmp	r3, r4
    9e62:	bf84      	itt	hi
    9e64:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    9e68:	1964      	addhi	r4, r4, r5
    9e6a:	e7d1      	b.n	9e10 <__udivdi3+0x2a4>
    9e6c:	44434441 	.word	0x44434441
    9e70:	63657269 	.word	0x63657269
    9e74:	706e4974 	.word	0x706e4974
    9e78:	305f7475 	.word	0x305f7475
    9e7c:	00000000 	.word	0x00000000
    9e80:	44434441 	.word	0x44434441
    9e84:	63657269 	.word	0x63657269
    9e88:	706e4974 	.word	0x706e4974
    9e8c:	315f7475 	.word	0x315f7475
    9e90:	00000000 	.word	0x00000000

00009e94 <C.21.4728>:
    9e94:	ffffffff ffffffff 20633269 6e617274     ........i2c tran
    9ea4:	73696d73 6e6f6973 73736920 20736575     smission issues 
    9eb4:	0d0a7825 00000000 0d0a0d0a 00000000     %x..............
    9ec4:	203a6469 0d0a7525 00000000 25203a78     id: %u......x: %
    9ed4:	000d0a75 25203a79 000d0a75 74646977     u...y: %u...widt
    9ee4:	25203a68 000d0a75 67696568 203a7468     h: %u...height: 
    9ef4:	0d0a7525 00000000 70616548 646e6120     %u......Heap and
    9f04:	61747320 63206b63 696c6c6f 6e6f6973      stack collision
    9f14:	0000000a                                ....

00009f18 <adc_status_reg_lut>:
    9f18:	40021000 40021004 40021008              ...@...@...@

00009f24 <C.16.3498>:
    9f24:	00040200                                ....

00009f28 <dac_ctrl_reg_lut>:
    9f28:	40020060 400200a0 400200e0              `..@...@...@

00009f34 <dac_enable_masks_lut>:
    9f34:	00000010 00000020 00000040              .... ...@...

00009f40 <dac_byte2_reg_lut>:
    9f40:	4002006c 400200ac 400200ec              l..@...@...@

00009f4c <dac_byte01_reg_lut>:
    9f4c:	40020500 40020504 40020508              ...@...@...@

00009f58 <comp_id_2_scb_lut>:
    9f58:	01010000 03030202 00000404              ............

00009f64 <C.16.2565>:
    9f64:	00000001 00000002 00000004 00000001     ................

00009f74 <g_ace_current_resistors>:
    9f74:	00010001 00010001                       ........

00009f7c <g_ace_external_varef_used>:
    9f7c:	00000000                                ....

00009f80 <g_ace_channel_0_name>:
    9f80:	44434441 63657269 706e4974 305f7475     ADCDirectInput_0
    9f90:	00000000                                ....

00009f94 <g_ace_channel_1_name>:
    9f94:	44434441 63657269 706e4974 315f7475     ADCDirectInput_1
    9fa4:	00000000                                ....

00009fa8 <g_ace_ppe_transforms_desc_table>:
    9fa8:	00130012 00004000 001c001b 00004000     .....@.......@..

00009fb8 <g_ace_sse_proc_0_name>:
    9fb8:	30434441 49414d5f 0000004e              ADC0_MAIN...

00009fc4 <g_ace_sse_proc_0_sequence>:
    9fc4:	16021706 00001200                       ........

00009fcc <g_ace_sse_proc_1_name>:
    9fcc:	31434441 49414d5f 0000004e              ADC1_MAIN...

00009fd8 <g_ace_sse_proc_1_sequence>:
    9fd8:	26022706 24cb2551 25510000 000024ca     .'.&Q%.$..Q%.$..
    9fe8:	000023ff 000023ff 000023ff 000023ff     .#...#...#...#..
    9ff8:	000023ff 00002319 00002005              .#...#... ..

0000a004 <channel_quad_lut>:
    a004:	000000ff 01010100 ffffff01 ffffffff     ................
    a014:	020202ff 03030302 ffffff03 ffffffff     ................
    a024:	040404ff ffffff04 ffffffff ffffffff     ................

0000a034 <channel_type_lut>:
    a034:	01000000 01000002 00000002 00ffff00     ................
    a044:	01000000 01000002 00000002 00ffff00     ................
    a054:	01000000 ffffff02 000000ff 00ffff00     ................

0000a064 <abps_channel_lut>:
    a064:	ff0000ff ff0101ff ffffffff ffffffff     ................
    a074:	ff0202ff ff0303ff ffffffff ffffffff     ................
    a084:	ff0404ff ffffffff ffffffff ffffffff     ................

0000a094 <abps_idx_lut>:
    a094:	ff0100ff ff0302ff ffffffff ffffffff     ................
    a0a4:	ff0504ff ff0706ff ffffffff ffffffff     ................
    a0b4:	ff0908ff ffffffff ffffffff ffffffff     ................

0000a0c4 <apbs_range>:
    a0c4:	28003c00 0a001400                       .<.(....

0000a0cc <apbs_gain_lut>:
    a0cc:	0204080c                                ....

0000a0d0 <_global_impure_ptr>:
    a0d0:	20000088 00000043                       ... C...

0000a0d8 <blanks.3577>:
    a0d8:	20202020 20202020 20202020 20202020                     

0000a0e8 <zeroes.3578>:
    a0e8:	30303030 30303030 30303030 30303030     0000000000000000
    a0f8:	33323130 37363534 42413938 46454443     0123456789ABCDEF
    a108:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
    a118:	006e616e 33323130 37363534 62613938     nan.0123456789ab
    a128:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
    a138:	00000030 69666e49 7974696e 00000000     0...Infinity....
    a148:	004e614e                                NaN.

0000a14c <__sf_fake_stdin>:
	...

0000a16c <__sf_fake_stdout>:
	...

0000a18c <__sf_fake_stderr>:
	...

0000a1ac <charset>:
    a1ac:	0000a1e4                                ....

0000a1b0 <lconv>:
    a1b0:	0000a1e0 00009ec0 00009ec0 00009ec0     ................
    a1c0:	00009ec0 00009ec0 00009ec0 00009ec0     ................
    a1d0:	00009ec0 00009ec0 ffffffff ffffffff     ................
    a1e0:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..

0000a1f0 <__mprec_tens>:
    a1f0:	00000000 3ff00000 00000000 40240000     .......?......$@
    a200:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    a210:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    a220:	00000000 412e8480 00000000 416312d0     .......A......cA
    a230:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    a240:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    a250:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    a260:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    a270:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    a280:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    a290:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    a2a0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    a2b0:	79d99db4 44ea7843                       ...yCx.D

0000a2b8 <p05.2463>:
    a2b8:	00000005 00000019 0000007d 00000000     ........}.......

0000a2c8 <__mprec_bigtens>:
    a2c8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    a2d8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    a2e8:	7f73bf3c 75154fdd                       <.s..O.u

0000a2f0 <__mprec_tinytens>:
    a2f0:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
    a300:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
    a310:	64ac6f43 0ac80628                       Co.d(...

0000a318 <_init>:
    a318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a31a:	bf00      	nop
    a31c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    a31e:	bc08      	pop	{r3}
    a320:	469e      	mov	lr, r3
    a322:	4770      	bx	lr

0000a324 <_fini>:
    a324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a326:	bf00      	nop
    a328:	bcf8      	pop	{r3, r4, r5, r6, r7}
    a32a:	bc08      	pop	{r3}
    a32c:	469e      	mov	lr, r3
    a32e:	4770      	bx	lr

0000a330 <__frame_dummy_init_array_entry>:
    a330:	0485 0000                                   ....

0000a334 <__do_global_dtors_aux_fini_array_entry>:
    a334:	0471 0000                                   q...
