Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx2019.1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 086ad4524158498298f83c8104af8026 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testShifter_behav xil_defaultlib.testShifter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'q' [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab1/lab1.srcs/sim_3/new/testShifter.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.shitfB
Compiling module xil_defaultlib.testShifter
Compiling module xil_defaultlib.glbl
Built simulation snapshot testShifter_behav
