{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1479699547217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479699547218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 00:39:07 2016 " "Processing started: Mon Nov 21 00:39:07 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479699547218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1479699547218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Contadores -c Contadores --generate_symbol=\"D:/Users/mrlnr/Documents/Projetos Quartus/count_2.sv\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off Contadores -c Contadores --generate_symbol=\"D:/Users/mrlnr/Documents/Projetos Quartus/count_2.sv\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1479699547218 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "count_1.sv(3) " "Verilog HDL information at count_1.sv(3): always construct contains both blocking and non-blocking assignments" {  } { { "count_1.sv" "" { Text "D:/Users/mrlnr/Documents/Projetos Quartus/count_1.sv" 3 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1479699547570 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Contador16_UD_q1.sv(3) " "Verilog HDL information at Contador16_UD_q1.sv(3): always construct contains both blocking and non-blocking assignments" {  } { { "../../Downloads/Aislan_Ex01_MB_SV-master/Aislan_Ex01_MB_SV-master/Contador16_UD_q1.sv" "" { Text "D:/Users/mrlnr/Downloads/Aislan_Ex01_MB_SV-master/Aislan_Ex01_MB_SV-master/Contador16_UD_q1.sv" 3 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1479699547574 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Contador_Modelo.sv(15) " "Verilog HDL information at Contador_Modelo.sv(15): always construct contains both blocking and non-blocking assignments" {  } { { "Contador_Modelo.sv" "" { Text "D:/Users/mrlnr/Documents/Projetos Quartus/Contador_Modelo.sv" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1479699547575 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Symbol File 0 s 0 s Quartus Prime " "Quartus Prime Create Symbol File was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "549 " "Peak virtual memory: 549 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479699547582 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 00:39:07 2016 " "Processing ended: Mon Nov 21 00:39:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479699547582 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479699547582 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479699547582 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1479699547582 ""}
