$date
	Mon May 20 23:24:58 2013
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_ahb_slave $end
$var wire 32 ! HRDATA [31:0] $end
$var wire 1 " HREADY $end
$var wire 2 # HRESP [1:0] $end
$var wire 16 $ HSPLIT [15:0] $end
$var reg 24 % HADDR [23:0] $end
$var reg 3 & HBURST [2:0] $end
$var reg 4 ' HMASTER [3:0] $end
$var reg 1 ( HMASTLOCK $end
$var reg 1 ) HSEL $end
$var reg 2 * HSIZE [1:0] $end
$var reg 2 + HTRANS [1:0] $end
$var reg 32 , HWDATA [31:0] $end
$var reg 1 - HWRITE $end
$var reg 3 . RANDSPLIT [2:0] $end
$var reg 1 / STALL_pre $end
$var reg 1 0 clk $end
$var reg 1 1 reset $end
$scope module slave_test $end
$var wire 9 2 ADDR_RD [8:0] $end
$var wire 9 3 ADDR_WR [8:0] $end
$var wire 32 4 DIN [31:0] $end
$var wire 32 5 DOUT [31:0] $end
$var wire 24 6 HADDR [23:0] $end
$var wire 3 7 HBURST [2:0] $end
$var wire 4 8 HMASTER [3:0] $end
$var wire 1 9 HMASTLOCK $end
$var wire 32 : HRDATA [31:0] $end
$var wire 1 " HREADY $end
$var wire 2 ; HRESP [1:0] $end
$var wire 1 < HSEL $end
$var wire 2 = HSIZE [1:0] $end
$var wire 16 > HSPLIT [15:0] $end
$var wire 2 ? HTRANS [1:0] $end
$var wire 32 @ HWDATA [31:0] $end
$var wire 1 A HWRITE $end
$var wire 3 B RANDSPLIT [2:0] $end
$var wire 1 C RD $end
$var wire 1 D STALL_pre $end
$var wire 1 E WR $end
$var wire 1 F clk $end
$var wire 1 G reset $end
$scope module ahb_slave_ram $end
$var wire 9 H ADDR_RD [8:0] $end
$var wire 9 I ADDR_WR_pre [8:0] $end
$var wire 32 J DIN [31:0] $end
$var wire 32 K DOUT [31:0] $end
$var wire 24 L HADDR [23:0] $end
$var wire 3 M HBURST [2:0] $end
$var wire 4 N HMASTER [3:0] $end
$var wire 1 9 HMASTLOCK $end
$var wire 32 O HRDATA [31:0] $end
$var wire 1 " HREADY $end
$var wire 1 < HSEL $end
$var wire 2 P HSIZE [1:0] $end
$var wire 2 Q HTRANS [1:0] $end
$var wire 32 R HWDATA [31:0] $end
$var wire 1 A HWRITE $end
$var wire 3 S RANDSPLIT [2:0] $end
$var wire 1 C RD $end
$var wire 1 D STALL_pre $end
$var wire 1 E WR $end
$var wire 1 T WR_pre $end
$var wire 1 F clk $end
$var wire 1 G reset $end
$var reg 9 U ADDR_WR [8:0] $end
$var reg 2 V HRESP [1:0] $end
$var reg 16 W HSPLIT [15:0] $end
$var reg 1 X STALL $end
$var reg 1 Y WR_pre_d $end
$var reg 1 Z data_phase $end
$var reg 1 [ split $end
$var reg 3 \ waitstate [2:0] $end
$var reg 3 ] waitstate_pre [2:0] $end
$upscope $end
$scope module ahb_slave_mem $end
$var wire 9 ^ ADDR_RD [8:0] $end
$var wire 9 _ ADDR_WR [8:0] $end
$var wire 32 ` DIN [31:0] $end
$var wire 1 C RD $end
$var wire 1 E WR $end
$var wire 1 F clk $end
$var wire 1 G reset $end
$var reg 32 a DOUT [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
0[
0Z
0Y
0X
b0 W
b0 V
b0 U
0T
b100 S
b0 R
b0 Q
b0 P
b0 O
b1 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
1G
0F
0E
0D
0C
b100 B
0A
b0 @
b0 ?
b0 >
b0 =
0<
b0 ;
b0 :
09
b1 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
11
00
0/
b100 .
0-
b0 ,
b0 +
b0 *
0)
0(
b1 '
b0 &
b0 %
b0 $
b0 #
0"
b0 !
$end
#5
b1 4
b1 J
b1 `
1"
b0 W
1X
b100000 I
1T
10
1F
1/
1D
b1 ,
b1 @
b1 R
1-
1A
b10 +
b10 ?
b10 Q
b10 *
b10 =
b10 P
b101 &
b101 7
b101 M
b1 .
b1 B
b1 S
b100000 %
b100000 6
b100000 L
1)
1<
01
0G
#10
00
0F
#15
1E
b0 W
b100000 U
b100000 3
b100000 _
1Y
10
1F
#20
00
0F
#25
0E
0Y
b0 W
b100000 2
b100000 H
b100000 ^
b0 I
1C
0T
10
1F
b10 '
b10 8
b10 N
0-
0A
#30
00
0F
#35
b1 !
b1 :
b1 O
1E
b0 W
1Z
b0 U
b0 3
b0 _
1Y
b1 a
b1 5
b1 K
b100100 I
0C
b0 2
b0 H
b0 ^
b10 4
b10 J
b10 `
1T
10
1F
b11 .
b11 B
b11 S
b10 ,
b10 @
b10 R
1-
1A
b11 +
b11 ?
b11 Q
b100100 %
b100100 6
b100100 L
#40
00
0F
#45
b0 !
b0 :
b0 O
b100100 U
b100100 3
b100100 _
0Z
b0 W
10
1F
#50
00
0F
#55
b0 4
b0 J
b0 `
0"
0E
1[
b0 W
0Y
b100100 2
b100100 H
b100100 ^
b0 I
1C
0T
10
1F
b101 .
b101 B
b101 S
0-
0A
#60
00
0F
#65
b10 a
b10 5
b10 K
1Z
b1 ]
b100 W
b100 $
b100 >
b1 \
b11 V
b11 #
b11 ;
b101000 I
0C
b0 2
b0 H
b0 ^
1T
10
1F
b11 ,
b11 @
b11 R
1-
1A
b10 +
b10 ?
b10 Q
b101000 %
b101000 6
b101000 L
#70
00
0F
#75
b100 W
b10 \
10
1F
#80
00
0F
#85
b10 !
b10 :
b10 O
b11 4
b11 J
b11 `
1"
b100 W
b11 \
0[
b101000 2
b101000 H
b101000 ^
b0 I
1C
0T
10
1F
0-
0A
#90
00
0F
#95
1E
bx !
bx :
bx O
b0 \
b1 V
b1 #
b1 ;
b0 ]
b0 U
b0 3
b0 _
1Y
bx a
bx 5
bx K
b111111111 I
0C
b0 2
b0 H
b0 ^
b100 4
b100 J
b100 `
1T
10
1F
b10 .
b10 B
b10 S
b100 ,
b100 @
b100 R
1-
1A
b11 +
b11 ?
b11 Q
b111111111111111111111111 %
b111111111111111111111111 6
b111111111111111111111111 L
#100
00
0F
#105
b0 !
b0 :
b0 O
b111111111 U
b111111111 3
b111111111 _
0Z
10
1F
#110
00
0F
#115
0E
0Y
b111111111 2
b111111111 H
b111111111 ^
b0 I
1C
0T
10
1F
b1 .
b1 B
b1 S
0-
0A
#120
00
0F
#125
b0 !
b0 :
b0 O
0"
b0 U
b0 3
b0 _
1Z
b0 W
b0 $
b0 >
b0 V
b0 #
b0 ;
1[
0C
b0 2
b0 H
b0 ^
b0 4
b0 J
b0 `
10
1F
b101 .
b101 B
b101 S
b101 ,
b101 @
b101 R
1-
1A
b1 +
b1 ?
b1 Q
b110000 %
b110000 6
b110000 L
#130
00
0F
#135
b100 W
b100 $
b100 >
b1 \
b11 V
b11 #
b11 ;
b1 ]
10
1F
#140
00
0F
#145
b100 W
b10 \
10
1F
#150
00
0F
#155
bx !
bx :
bx O
b101 4
b101 J
b101 `
1"
0[
b100 W
b11 \
10
1F
#160
00
0F
#165
b0 4
b0 J
b0 `
b0 !
b0 :
b0 O
0"
0Z
b0 ]
b0 W
b0 $
b0 >
b0 \
b0 V
b0 #
b0 ;
1[
10
1F
#170
00
0F
#175
b100 W
b100 $
b100 >
b1 \
b11 V
b11 #
b11 ;
b1 ]
10
1F
#180
00
0F
#185
b100 W
b10 \
10
1F
#190
00
0F
#195
b101 4
b101 J
b101 `
1"
0[
b100 W
b11 \
10
1F
#200
00
0F
#205
b0 4
b0 J
b0 `
0"
b0 ]
b0 W
b0 $
b0 >
b0 \
b0 V
b0 #
b0 ;
1[
10
1F
#210
00
0F
#215
b100 W
b100 $
b100 >
b1 \
b11 V
b11 #
b11 ;
b1 ]
10
1F
#220
00
0F
#225
b100 W
b10 \
10
1F
