INFO:SoC:[1m        __   _ __      _  __  [0m
INFO:SoC:[1m       / /  (_) /____ | |/_/  [0m
INFO:SoC:[1m      / /__/ / __/ -_)>  <    [0m
INFO:SoC:[1m     /____/_/\__/\__/_/|_|  [0m
INFO:SoC:[1m  Build your hardware, easily![0m
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
INFO:SoC:[1mCreating SoC... (2022-08-20 21:30:12)[0m
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
INFO:SoC:FPGA device : LFE5U-25F-6BG256C.
INFO:SoC:System clock: 50.000MHz.
INFO:SoCBusHandler:Creating Bus Handler...
INFO:SoCBusHandler:[1m32[0m-bit [1mwishbone[0m Bus, [1m4.0[0mGiB Address Space.
INFO:SoCBusHandler:Adding [36mreserved[0m Bus Regions...
INFO:SoCBusHandler:Bus Handler [32mcreated[0m.
INFO:SoCCSRHandler:Creating CSR Handler...
INFO:SoCCSRHandler:[1m32[0m-bit CSR Bus, [1m32[0m-bit Aligned, [1m16.0[0mKiB Address Space, [1m2048[0mB Paging, [1mbig[0m Ordering (Up to [1m32[0m Locations).
INFO:SoCCSRHandler:Adding [36mreserved[0m CSRs...
INFO:SoCCSRHandler:CSR Handler [32mcreated[0m.
INFO:SoCIRQHandler:Creating IRQ Handler...
INFO:SoCIRQHandler:IRQ Handler (up to [1m32[0m Locations).
INFO:SoCIRQHandler:Adding [36mreserved[0m IRQs...
INFO:SoCIRQHandler:IRQ Handler [32mcreated[0m.
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
INFO:SoC:[1mInitial SoC:[0m
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
INFO:SoC:[1m32[0m-bit [1mwishbone[0m Bus, [1m4.0[0mGiB Address Space.
INFO:SoC:[1m32[0m-bit CSR Bus, [1m32[0m-bit Aligned, [1m16.0[0mKiB Address Space, [1m2048[0mB Paging, [1mbig[0m Ordering (Up to [1m32[0m Locations).
INFO:SoC:IRQ Handler (up to [1m32[0m Locations).
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
INFO:SoC:Controller [4mctrl[0m [32madded[0m.
INFO:SoC:CPU [4mNone[0m [32madded[0m.
INFO:SoC:CPU [4mNone[0m [36madding[0m IO Region [1m0[0m at [1m0x00000000[0m (Size: [1m0x100000000[0m).
INFO:SoCBusHandler:[4mio0[0m Region [32madded[0m at Origin: [1m0x00000000[0m, Size: [1m0x100000000[0m, Mode: [1mRW[0m, Cached: [1mFalse[0m Linker: [1mFalse[0m.
INFO:ECP5PLL:Creating ECP5PLL.
INFO:ECP5PLL:Registering [1mSingle Ended[0m [1mClkIn[0m of [1m25.00MHz[0m.
INFO:ECP5PLL:Creating [1mClkOut0 sys[0m of [1m50.00MHz[0m (+-10000.00ppm).
INFO:ECP5PLL:Creating [1mClkOut1 sys_ps[0m of [1m50.00MHz[0m (+-10000.00ppm).
INFO:SoCBusHandler:[4mmaster0[0m [32madded[0m as Bus Master.
INFO:SoC:CSR Bridge [4mcsr[0m [32madded[0m.
INFO:SoCBusHandler:[4mcsr[0m Region [32madded[0m at Origin: [1m0x00000000[0m, Size: [1m0x00010000[0m, Mode: [1mRW[0m, Cached: [1mFalse[0m Linker: [1mFalse[0m.
INFO:SoCBusHandler:[4mcsr[0m [32madded[0m as Bus Slave.
INFO:SoCCSRHandler:[4mcsr[0m [32madded[0m as CSR Master.
INFO:SoCBusHandler:Interconnect: [1mInterconnectPointToPoint[0m ([1m1[0m <-> [1m1[0m).
INFO:SoCCSRHandler:[4mMMIO_inst[0m CSR [36mallocated[0m at Location [1m0[0m.
INFO:SoCCSRHandler:[4mctrl[0m CSR [36mallocated[0m at Location [1m1[0m.
INFO:SoCCSRHandler:[4methphy[0m CSR [36mallocated[0m at Location [1m2[0m.
INFO:SoCCSRHandler:[4midentifier_mem[0m CSR [36mallocated[0m at Location [1m3[0m.
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
INFO:SoC:[1mFinalized SoC:[0m
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
INFO:SoC:[1m32[0m-bit [1mwishbone[0m Bus, [1m4.0[0mGiB Address Space.
IO Regions: (1)
[4mio0[0m                 : Origin: [1m0x00000000[0m, Size: [1m0x100000000[0m, Mode: [1mRW[0m, Cached: [1mFalse[0m Linker: [1mFalse[0m
Bus Regions: (1)
[4mcsr[0m                 : Origin: [1m0x00000000[0m, Size: [1m0x00010000[0m, Mode: [1mRW[0m, Cached: [1mFalse[0m Linker: [1mFalse[0m
Bus Masters: (1)
- [4mmaster0[0m
Bus Slaves: (1)
- [4mcsr[0m
INFO:SoC:[1m32[0m-bit CSR Bus, [1m32[0m-bit Aligned, [1m16.0[0mKiB Address Space, [1m2048[0mB Paging, [1mbig[0m Ordering (Up to [1m32[0m Locations).
CSR Locations: (4)
- [4mMMIO_inst[0m      : [1m0[0m
- [4mctrl[0m           : [1m1[0m
- [4methphy[0m         : [1m2[0m
- [4midentifier_mem[0m : [1m3[0m
INFO:SoC:IRQ Handler (up to [1m32[0m Locations).
INFO:SoC:[1m--------------------------------------------------------------------------------[0m
INFO:ECP5PLL:Config:
clki_div   : 1
clkfb      : 2
clko0_freq : 50.00MHz
clko0_div  : 8
clko0_phase: 0.00Â°
clko1_freq : 50.00MHz
clko1_div  : 8
clko1_phase: 180.00Â°
clko2_div  : 1
vco        : 400.00MHz
clkfb_div  : 16
