// Seed: 1574741045
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    output reg id_3,
    input id_4,
    output id_5,
    input id_6,
    input logic id_7,
    input id_8
);
  initial begin
    id_3 <= #1 1'b0;
  end
  logic id_9 = id_6;
  assign id_5 = id_2;
  assign id_5 = 1;
  wand id_10;
  assign id_10 = id_10[1'd0];
  logic id_11;
endmodule
