Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Feb 24 20:38:29 2025
| Host         : Zero running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1347 register/latch pins with no clock driven by root clock pin: sw_i[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/PC_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/PC_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/PC_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/PC_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/PC_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/PC_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/PC_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/PC_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/PC_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/PC_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[10]/Q (HIGH)

 There are 1347 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[1]/Q (HIGH)

 There are 1347 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3912 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.316        0.000                      0                   32        0.328        0.000                      0                   32       49.500        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        95.316        0.000                      0                   32        0.328        0.000                      0                   32       49.500        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       95.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.328ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.316ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.684ns  (logic 1.978ns (42.228%)  route 2.706ns (57.771%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 104.908 - 100.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.609     5.211    U8_clk_div/clk
    SLICE_X52Y104        FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDCE (Prop_fdce_C_Q)         0.456     5.667 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.940     6.607    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.703 r  clk0_BUFG_inst/O
                         net (fo=38, routed)          1.766     8.469    U8_clk_div/S[0]
    SLICE_X52Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.991 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.991    U8_clk_div/clkdiv_reg[4]_i_1_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.105 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.105    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.219 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.219    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X52Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.333 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.333    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.447 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.447    U8_clk_div/clkdiv_reg[20]_i_1_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.561 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.561    U8_clk_div/clkdiv_reg[24]_i_1_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.895 r  U8_clk_div/clkdiv_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.895    U8_clk_div/clkdiv_reg[28]_i_1_n_6
    SLICE_X52Y110        FDCE                                         r  U8_clk_div/clkdiv_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.486   104.908    U8_clk_div/clk
    SLICE_X52Y110        FDCE                                         r  U8_clk_div/clkdiv_reg[29]/C
                         clock pessimism              0.276   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X52Y110        FDCE (Setup_fdce_C_D)        0.062   105.211    U8_clk_div/clkdiv_reg[29]
  -------------------------------------------------------------------
                         required time                        105.211    
                         arrival time                          -9.895    
  -------------------------------------------------------------------
                         slack                                 95.316    

Slack (MET) :             95.337ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.663ns  (logic 1.957ns (41.968%)  route 2.706ns (58.032%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 104.908 - 100.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.609     5.211    U8_clk_div/clk
    SLICE_X52Y104        FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDCE (Prop_fdce_C_Q)         0.456     5.667 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.940     6.607    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.703 r  clk0_BUFG_inst/O
                         net (fo=38, routed)          1.766     8.469    U8_clk_div/S[0]
    SLICE_X52Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.991 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.991    U8_clk_div/clkdiv_reg[4]_i_1_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.105 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.105    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.219 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.219    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X52Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.333 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.333    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.447 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.447    U8_clk_div/clkdiv_reg[20]_i_1_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.561 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.561    U8_clk_div/clkdiv_reg[24]_i_1_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.874 r  U8_clk_div/clkdiv_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.874    U8_clk_div/clkdiv_reg[28]_i_1_n_4
    SLICE_X52Y110        FDCE                                         r  U8_clk_div/clkdiv_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.486   104.908    U8_clk_div/clk
    SLICE_X52Y110        FDCE                                         r  U8_clk_div/clkdiv_reg[31]/C
                         clock pessimism              0.276   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X52Y110        FDCE (Setup_fdce_C_D)        0.062   105.211    U8_clk_div/clkdiv_reg[31]
  -------------------------------------------------------------------
                         required time                        105.211    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                 95.337    

Slack (MET) :             95.411ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.883ns (41.033%)  route 2.706ns (58.967%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 104.908 - 100.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.609     5.211    U8_clk_div/clk
    SLICE_X52Y104        FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDCE (Prop_fdce_C_Q)         0.456     5.667 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.940     6.607    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.703 r  clk0_BUFG_inst/O
                         net (fo=38, routed)          1.766     8.469    U8_clk_div/S[0]
    SLICE_X52Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.991 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.991    U8_clk_div/clkdiv_reg[4]_i_1_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.105 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.105    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.219 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.219    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X52Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.333 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.333    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.447 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.447    U8_clk_div/clkdiv_reg[20]_i_1_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.561 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.561    U8_clk_div/clkdiv_reg[24]_i_1_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.800 r  U8_clk_div/clkdiv_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.800    U8_clk_div/clkdiv_reg[28]_i_1_n_5
    SLICE_X52Y110        FDCE                                         r  U8_clk_div/clkdiv_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.486   104.908    U8_clk_div/clk
    SLICE_X52Y110        FDCE                                         r  U8_clk_div/clkdiv_reg[30]/C
                         clock pessimism              0.276   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X52Y110        FDCE (Setup_fdce_C_D)        0.062   105.211    U8_clk_div/clkdiv_reg[30]
  -------------------------------------------------------------------
                         required time                        105.211    
                         arrival time                          -9.800    
  -------------------------------------------------------------------
                         slack                                 95.411    

Slack (MET) :             95.427ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 1.867ns (40.826%)  route 2.706ns (59.174%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 104.908 - 100.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.609     5.211    U8_clk_div/clk
    SLICE_X52Y104        FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDCE (Prop_fdce_C_Q)         0.456     5.667 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.940     6.607    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.703 r  clk0_BUFG_inst/O
                         net (fo=38, routed)          1.766     8.469    U8_clk_div/S[0]
    SLICE_X52Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.991 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.991    U8_clk_div/clkdiv_reg[4]_i_1_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.105 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.105    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.219 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.219    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X52Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.333 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.333    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.447 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.447    U8_clk_div/clkdiv_reg[20]_i_1_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.561 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.561    U8_clk_div/clkdiv_reg[24]_i_1_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.784 r  U8_clk_div/clkdiv_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.784    U8_clk_div/clkdiv_reg[28]_i_1_n_7
    SLICE_X52Y110        FDCE                                         r  U8_clk_div/clkdiv_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.486   104.908    U8_clk_div/clk
    SLICE_X52Y110        FDCE                                         r  U8_clk_div/clkdiv_reg[28]/C
                         clock pessimism              0.276   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X52Y110        FDCE (Setup_fdce_C_D)        0.062   105.211    U8_clk_div/clkdiv_reg[28]
  -------------------------------------------------------------------
                         required time                        105.211    
                         arrival time                          -9.784    
  -------------------------------------------------------------------
                         slack                                 95.427    

Slack (MET) :             95.430ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 1.864ns (40.787%)  route 2.706ns (59.213%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 104.908 - 100.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.609     5.211    U8_clk_div/clk
    SLICE_X52Y104        FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDCE (Prop_fdce_C_Q)         0.456     5.667 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.940     6.607    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.703 r  clk0_BUFG_inst/O
                         net (fo=38, routed)          1.766     8.469    U8_clk_div/S[0]
    SLICE_X52Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.991 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.991    U8_clk_div/clkdiv_reg[4]_i_1_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.105 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.105    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.219 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.219    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X52Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.333 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.333    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.447 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.447    U8_clk_div/clkdiv_reg[20]_i_1_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.781 r  U8_clk_div/clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.781    U8_clk_div/clkdiv_reg[24]_i_1_n_6
    SLICE_X52Y109        FDCE                                         r  U8_clk_div/clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.486   104.908    U8_clk_div/clk
    SLICE_X52Y109        FDCE                                         r  U8_clk_div/clkdiv_reg[25]/C
                         clock pessimism              0.276   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X52Y109        FDCE (Setup_fdce_C_D)        0.062   105.211    U8_clk_div/clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.211    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                 95.430    

Slack (MET) :             95.451ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 1.843ns (40.514%)  route 2.706ns (59.486%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 104.908 - 100.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.609     5.211    U8_clk_div/clk
    SLICE_X52Y104        FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDCE (Prop_fdce_C_Q)         0.456     5.667 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.940     6.607    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.703 r  clk0_BUFG_inst/O
                         net (fo=38, routed)          1.766     8.469    U8_clk_div/S[0]
    SLICE_X52Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.991 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.991    U8_clk_div/clkdiv_reg[4]_i_1_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.105 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.105    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.219 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.219    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X52Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.333 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.333    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.447 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.447    U8_clk_div/clkdiv_reg[20]_i_1_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.760 r  U8_clk_div/clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.760    U8_clk_div/clkdiv_reg[24]_i_1_n_4
    SLICE_X52Y109        FDCE                                         r  U8_clk_div/clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.486   104.908    U8_clk_div/clk
    SLICE_X52Y109        FDCE                                         r  U8_clk_div/clkdiv_reg[27]/C
                         clock pessimism              0.276   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X52Y109        FDCE (Setup_fdce_C_D)        0.062   105.211    U8_clk_div/clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                        105.211    
                         arrival time                          -9.760    
  -------------------------------------------------------------------
                         slack                                 95.451    

Slack (MET) :             95.525ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 1.769ns (39.530%)  route 2.706ns (60.470%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 104.908 - 100.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.609     5.211    U8_clk_div/clk
    SLICE_X52Y104        FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDCE (Prop_fdce_C_Q)         0.456     5.667 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.940     6.607    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.703 r  clk0_BUFG_inst/O
                         net (fo=38, routed)          1.766     8.469    U8_clk_div/S[0]
    SLICE_X52Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.991 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.991    U8_clk_div/clkdiv_reg[4]_i_1_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.105 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.105    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.219 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.219    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X52Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.333 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.333    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.447 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.447    U8_clk_div/clkdiv_reg[20]_i_1_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.686 r  U8_clk_div/clkdiv_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.686    U8_clk_div/clkdiv_reg[24]_i_1_n_5
    SLICE_X52Y109        FDCE                                         r  U8_clk_div/clkdiv_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.486   104.908    U8_clk_div/clk
    SLICE_X52Y109        FDCE                                         r  U8_clk_div/clkdiv_reg[26]/C
                         clock pessimism              0.276   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X52Y109        FDCE (Setup_fdce_C_D)        0.062   105.211    U8_clk_div/clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                        105.211    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                 95.525    

Slack (MET) :             95.541ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 1.753ns (39.313%)  route 2.706ns (60.687%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 104.908 - 100.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.609     5.211    U8_clk_div/clk
    SLICE_X52Y104        FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDCE (Prop_fdce_C_Q)         0.456     5.667 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.940     6.607    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.703 r  clk0_BUFG_inst/O
                         net (fo=38, routed)          1.766     8.469    U8_clk_div/S[0]
    SLICE_X52Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.991 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.991    U8_clk_div/clkdiv_reg[4]_i_1_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.105 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.105    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.219 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.219    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X52Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.333 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.333    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.447 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.447    U8_clk_div/clkdiv_reg[20]_i_1_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.670 r  U8_clk_div/clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.670    U8_clk_div/clkdiv_reg[24]_i_1_n_7
    SLICE_X52Y109        FDCE                                         r  U8_clk_div/clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.486   104.908    U8_clk_div/clk
    SLICE_X52Y109        FDCE                                         r  U8_clk_div/clkdiv_reg[24]/C
                         clock pessimism              0.276   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X52Y109        FDCE (Setup_fdce_C_D)        0.062   105.211    U8_clk_div/clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                        105.211    
                         arrival time                          -9.670    
  -------------------------------------------------------------------
                         slack                                 95.541    

Slack (MET) :             95.545ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 1.750ns (39.273%)  route 2.706ns (60.727%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 104.909 - 100.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.609     5.211    U8_clk_div/clk
    SLICE_X52Y104        FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDCE (Prop_fdce_C_Q)         0.456     5.667 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.940     6.607    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.703 r  clk0_BUFG_inst/O
                         net (fo=38, routed)          1.766     8.469    U8_clk_div/S[0]
    SLICE_X52Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.991 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.991    U8_clk_div/clkdiv_reg[4]_i_1_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.105 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.105    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.219 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.219    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X52Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.333 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.333    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.667 r  U8_clk_div/clkdiv_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.667    U8_clk_div/clkdiv_reg[20]_i_1_n_6
    SLICE_X52Y108        FDCE                                         r  U8_clk_div/clkdiv_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.487   104.909    U8_clk_div/clk
    SLICE_X52Y108        FDCE                                         r  U8_clk_div/clkdiv_reg[21]/C
                         clock pessimism              0.276   105.185    
                         clock uncertainty           -0.035   105.150    
    SLICE_X52Y108        FDCE (Setup_fdce_C_D)        0.062   105.212    U8_clk_div/clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                        105.212    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                 95.545    

Slack (MET) :             95.566ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 1.729ns (38.985%)  route 2.706ns (61.015%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 104.909 - 100.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.609     5.211    U8_clk_div/clk
    SLICE_X52Y104        FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDCE (Prop_fdce_C_Q)         0.456     5.667 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.940     6.607    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.703 r  clk0_BUFG_inst/O
                         net (fo=38, routed)          1.766     8.469    U8_clk_div/S[0]
    SLICE_X52Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.991 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.991    U8_clk_div/clkdiv_reg[4]_i_1_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.105 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.105    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.219 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.219    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X52Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.333 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.333    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.646 r  U8_clk_div/clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.646    U8_clk_div/clkdiv_reg[20]_i_1_n_4
    SLICE_X52Y108        FDCE                                         r  U8_clk_div/clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.487   104.909    U8_clk_div/clk
    SLICE_X52Y108        FDCE                                         r  U8_clk_div/clkdiv_reg[23]/C
                         clock pessimism              0.276   105.185    
                         clock uncertainty           -0.035   105.150    
    SLICE_X52Y108        FDCE (Setup_fdce_C_D)        0.062   105.212    U8_clk_div/clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                        105.212    
                         arrival time                          -9.646    
  -------------------------------------------------------------------
                         slack                                 95.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.249ns (57.483%)  route 0.184ns (42.517%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.558     1.477    U8_clk_div/clk
    SLICE_X52Y105        FDCE                                         r  U8_clk_div/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U8_clk_div/clkdiv_reg[11]/Q
                         net (fo=3, routed)           0.184     1.803    U8_clk_div/out[11]
    SLICE_X52Y105        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.911 r  U8_clk_div/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.911    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X52Y105        FDCE                                         r  U8_clk_div/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.827     1.993    U8_clk_div/clk
    SLICE_X52Y105        FDCE                                         r  U8_clk_div/clkdiv_reg[11]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X52Y105        FDCE (Hold_fdce_C_D)         0.105     1.582    U8_clk_div/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.558     1.477    U8_clk_div/clk
    SLICE_X52Y103        FDCE                                         r  U8_clk_div/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDCE (Prop_fdce_C_Q)         0.141     1.618 f  U8_clk_div/clkdiv_reg[0]/Q
                         net (fo=3, routed)           0.185     1.803    U8_clk_div/out[0]
    SLICE_X52Y103        LUT1 (Prop_lut1_I0_O)        0.045     1.848 r  U8_clk_div/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     1.848    U8_clk_div/clkdiv[0]_i_2_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.918 r  U8_clk_div/clkdiv_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.918    U8_clk_div/clkdiv_reg[0]_i_1_n_7
    SLICE_X52Y103        FDCE                                         r  U8_clk_div/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.827     1.993    U8_clk_div/clk
    SLICE_X52Y103        FDCE                                         r  U8_clk_div/clkdiv_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X52Y103        FDCE (Hold_fdce_C_D)         0.105     1.582    U8_clk_div/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.558     1.477    U8_clk_div/clk
    SLICE_X52Y105        FDCE                                         r  U8_clk_div/clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U8_clk_div/clkdiv_reg[8]/Q
                         net (fo=3, routed)           0.185     1.803    U8_clk_div/out[8]
    SLICE_X52Y105        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.918 r  U8_clk_div/clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.918    U8_clk_div/clkdiv_reg[8]_i_1_n_7
    SLICE_X52Y105        FDCE                                         r  U8_clk_div/clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.827     1.993    U8_clk_div/clk
    SLICE_X52Y105        FDCE                                         r  U8_clk_div/clkdiv_reg[8]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X52Y105        FDCE (Hold_fdce_C_D)         0.105     1.582    U8_clk_div/clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.074%)  route 0.195ns (43.926%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.557     1.476    U8_clk_div/clk
    SLICE_X52Y107        FDCE                                         r  U8_clk_div/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U8_clk_div/clkdiv_reg[19]/Q
                         net (fo=3, routed)           0.195     1.812    U8_clk_div/out[19]
    SLICE_X52Y107        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.920 r  U8_clk_div/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.920    U8_clk_div/clkdiv_reg[16]_i_1_n_4
    SLICE_X52Y107        FDCE                                         r  U8_clk_div/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.826     1.992    U8_clk_div/clk
    SLICE_X52Y107        FDCE                                         r  U8_clk_div/clkdiv_reg[19]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X52Y107        FDCE (Hold_fdce_C_D)         0.105     1.581    U8_clk_div/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.074%)  route 0.195ns (43.926%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.558     1.477    U8_clk_div/clk
    SLICE_X52Y103        FDCE                                         r  U8_clk_div/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U8_clk_div/clkdiv_reg[3]/Q
                         net (fo=3, routed)           0.195     1.813    U8_clk_div/out[3]
    SLICE_X52Y103        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.921 r  U8_clk_div/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.921    U8_clk_div/clkdiv_reg[0]_i_1_n_4
    SLICE_X52Y103        FDCE                                         r  U8_clk_div/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.827     1.993    U8_clk_div/clk
    SLICE_X52Y103        FDCE                                         r  U8_clk_div/clkdiv_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X52Y103        FDCE (Hold_fdce_C_D)         0.105     1.582    U8_clk_div/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.575%)  route 0.189ns (42.425%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.556     1.475    U8_clk_div/clk
    SLICE_X52Y110        FDCE                                         r  U8_clk_div/clkdiv_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U8_clk_div/clkdiv_reg[28]/Q
                         net (fo=3, routed)           0.189     1.805    U8_clk_div/out[28]
    SLICE_X52Y110        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.920 r  U8_clk_div/clkdiv_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.920    U8_clk_div/clkdiv_reg[28]_i_1_n_7
    SLICE_X52Y110        FDCE                                         r  U8_clk_div/clkdiv_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.826     1.991    U8_clk_div/clk
    SLICE_X52Y110        FDCE                                         r  U8_clk_div/clkdiv_reg[28]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X52Y110        FDCE (Hold_fdce_C_D)         0.105     1.580    U8_clk_div/clkdiv_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.249ns (55.802%)  route 0.197ns (44.198%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.558     1.477    U8_clk_div/clk
    SLICE_X52Y104        FDCE                                         r  U8_clk_div/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U8_clk_div/clkdiv_reg[7]/Q
                         net (fo=3, routed)           0.197     1.816    U8_clk_div/out[7]
    SLICE_X52Y104        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.924 r  U8_clk_div/clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.924    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X52Y104        FDCE                                         r  U8_clk_div/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.827     1.993    U8_clk_div/clk
    SLICE_X52Y104        FDCE                                         r  U8_clk_div/clkdiv_reg[7]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X52Y104        FDCE (Hold_fdce_C_D)         0.105     1.582    U8_clk_div/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.292ns (61.250%)  route 0.185ns (38.750%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.558     1.477    U8_clk_div/clk
    SLICE_X52Y103        FDCE                                         r  U8_clk_div/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDCE (Prop_fdce_C_Q)         0.141     1.618 f  U8_clk_div/clkdiv_reg[0]/Q
                         net (fo=3, routed)           0.185     1.803    U8_clk_div/out[0]
    SLICE_X52Y103        LUT1 (Prop_lut1_I0_O)        0.045     1.848 r  U8_clk_div/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     1.848    U8_clk_div/clkdiv[0]_i_2_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.954 r  U8_clk_div/clkdiv_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.954    U8_clk_div/clkdiv_reg[0]_i_1_n_6
    SLICE_X52Y103        FDCE                                         r  U8_clk_div/clkdiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.827     1.993    U8_clk_div/clk
    SLICE_X52Y103        FDCE                                         r  U8_clk_div/clkdiv_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X52Y103        FDCE (Hold_fdce_C_D)         0.105     1.582    U8_clk_div/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.292ns (61.250%)  route 0.185ns (38.750%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.558     1.477    U8_clk_div/clk
    SLICE_X52Y105        FDCE                                         r  U8_clk_div/clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U8_clk_div/clkdiv_reg[8]/Q
                         net (fo=3, routed)           0.185     1.803    U8_clk_div/out[8]
    SLICE_X52Y105        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.954 r  U8_clk_div/clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.954    U8_clk_div/clkdiv_reg[8]_i_1_n_6
    SLICE_X52Y105        FDCE                                         r  U8_clk_div/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.827     1.993    U8_clk_div/clk
    SLICE_X52Y105        FDCE                                         r  U8_clk_div/clkdiv_reg[9]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X52Y105        FDCE (Hold_fdce_C_D)         0.105     1.582    U8_clk_div/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.292ns (60.752%)  route 0.189ns (39.248%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.556     1.475    U8_clk_div/clk
    SLICE_X52Y110        FDCE                                         r  U8_clk_div/clkdiv_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U8_clk_div/clkdiv_reg[28]/Q
                         net (fo=3, routed)           0.189     1.805    U8_clk_div/out[28]
    SLICE_X52Y110        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.956 r  U8_clk_div/clkdiv_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.956    U8_clk_div/clkdiv_reg[28]_i_1_n_6
    SLICE_X52Y110        FDCE                                         r  U8_clk_div/clkdiv_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.826     1.991    U8_clk_div/clk
    SLICE_X52Y110        FDCE                                         r  U8_clk_div/clkdiv_reg[29]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X52Y110        FDCE (Hold_fdce_C_D)         0.105     1.580    U8_clk_div/clkdiv_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.376    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y18    U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y18    U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X52Y106   U8_clk_div/clkdiv_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X52Y106   U8_clk_div/clkdiv_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X52Y106   U8_clk_div/clkdiv_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X52Y107   U8_clk_div/clkdiv_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X52Y107   U8_clk_div/clkdiv_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X52Y107   U8_clk_div/clkdiv_reg[18]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X52Y107   U8_clk_div/clkdiv_reg[19]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y106   U8_clk_div/clkdiv_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y106   U8_clk_div/clkdiv_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y106   U8_clk_div/clkdiv_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y103   U8_clk_div/clkdiv_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y103   U8_clk_div/clkdiv_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y103   U8_clk_div/clkdiv_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y104   U8_clk_div/clkdiv_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y104   U8_clk_div/clkdiv_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y104   U8_clk_div/clkdiv_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y104   U8_clk_div/clkdiv_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y106   U8_clk_div/clkdiv_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y106   U8_clk_div/clkdiv_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y106   U8_clk_div/clkdiv_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y103   U8_clk_div/clkdiv_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y109   U8_clk_div/clkdiv_reg[24]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y109   U8_clk_div/clkdiv_reg[25]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y109   U8_clk_div/clkdiv_reg[26]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y109   U8_clk_div/clkdiv_reg[27]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y110   U8_clk_div/clkdiv_reg[28]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y110   U8_clk_div/clkdiv_reg[29]/C



