;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; DT
DT__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
DT__0__MASK EQU 0x08
DT__0__PC EQU CYREG_PRT2_PC3
DT__0__PORT EQU 2
DT__0__SHIFT EQU 3
DT__AG EQU CYREG_PRT2_AG
DT__AMUX EQU CYREG_PRT2_AMUX
DT__BIE EQU CYREG_PRT2_BIE
DT__BIT_MASK EQU CYREG_PRT2_BIT_MASK
DT__BYP EQU CYREG_PRT2_BYP
DT__CTL EQU CYREG_PRT2_CTL
DT__DM0 EQU CYREG_PRT2_DM0
DT__DM1 EQU CYREG_PRT2_DM1
DT__DM2 EQU CYREG_PRT2_DM2
DT__DR EQU CYREG_PRT2_DR
DT__INP_DIS EQU CYREG_PRT2_INP_DIS
DT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
DT__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
DT__LCD_EN EQU CYREG_PRT2_LCD_EN
DT__MASK EQU 0x08
DT__PORT EQU 2
DT__PRT EQU CYREG_PRT2_PRT
DT__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
DT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
DT__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
DT__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
DT__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
DT__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
DT__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
DT__PS EQU CYREG_PRT2_PS
DT__SHIFT EQU 3
DT__SLW EQU CYREG_PRT2_SLW

; CLK
CLK__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
CLK__0__MASK EQU 0x04
CLK__0__PC EQU CYREG_PRT2_PC2
CLK__0__PORT EQU 2
CLK__0__SHIFT EQU 2
CLK__AG EQU CYREG_PRT2_AG
CLK__AMUX EQU CYREG_PRT2_AMUX
CLK__BIE EQU CYREG_PRT2_BIE
CLK__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CLK__BYP EQU CYREG_PRT2_BYP
CLK__CTL EQU CYREG_PRT2_CTL
CLK__DM0 EQU CYREG_PRT2_DM0
CLK__DM1 EQU CYREG_PRT2_DM1
CLK__DM2 EQU CYREG_PRT2_DM2
CLK__DR EQU CYREG_PRT2_DR
CLK__INP_DIS EQU CYREG_PRT2_INP_DIS
CLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
CLK__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CLK__LCD_EN EQU CYREG_PRT2_LCD_EN
CLK__MASK EQU 0x04
CLK__PORT EQU 2
CLK__PRT EQU CYREG_PRT2_PRT
CLK__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CLK__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CLK__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CLK__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CLK__PS EQU CYREG_PRT2_PS
CLK__SHIFT EQU 2
CLK__SLW EQU CYREG_PRT2_SLW

; PWM
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_1_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB04_MSK
PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB04_ST
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_2_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB08_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
PWM_2_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_2_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_2_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_2_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
PWM_2_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_2_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_2_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_2_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_2_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_2_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
PWM_2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
PWM_2_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
PWM_2_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
PWM_2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
PWM_2_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
PWM_2_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
PWM_2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
PWM_2_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
PWM_2_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
PWM_3_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_3_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_3_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_3_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_3_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
PWM_3_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_3_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_3_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_3_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_3_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_3_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
PWM_3_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_3_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_3_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_3_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_3_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_3_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB05_MSK
PWM_3_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_3_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_3_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_3_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_3_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_3_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB05_ST
PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
PWM_3_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
PWM_3_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB05_A0
PWM_3_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB05_A1
PWM_3_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
PWM_3_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB05_D0
PWM_3_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB05_D1
PWM_3_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_3_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
PWM_3_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB05_F0
PWM_3_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB05_F1
PWM_3_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_3_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB03_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
PWM_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB11_A0
PWM_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB11_A1
PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
PWM_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB11_D0
PWM_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB11_D1
PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
PWM_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB11_F0
PWM_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB11_F1

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; UART
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB11_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB11_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB11_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB11_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB09_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB09_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB09_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB09_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB09_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB09_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
UART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x02
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x04
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x04

; echo
echo__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
echo__0__MASK EQU 0x80
echo__0__PC EQU CYREG_PRT1_PC7
echo__0__PORT EQU 1
echo__0__SHIFT EQU 7
echo__AG EQU CYREG_PRT1_AG
echo__AMUX EQU CYREG_PRT1_AMUX
echo__BIE EQU CYREG_PRT1_BIE
echo__BIT_MASK EQU CYREG_PRT1_BIT_MASK
echo__BYP EQU CYREG_PRT1_BYP
echo__CTL EQU CYREG_PRT1_CTL
echo__DM0 EQU CYREG_PRT1_DM0
echo__DM1 EQU CYREG_PRT1_DM1
echo__DM2 EQU CYREG_PRT1_DM2
echo__DR EQU CYREG_PRT1_DR
echo__INP_DIS EQU CYREG_PRT1_INP_DIS
echo__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
echo__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
echo__LCD_EN EQU CYREG_PRT1_LCD_EN
echo__MASK EQU 0x80
echo__PORT EQU 1
echo__PRT EQU CYREG_PRT1_PRT
echo__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
echo__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
echo__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
echo__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
echo__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
echo__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
echo__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
echo__PS EQU CYREG_PRT1_PS
echo__SHIFT EQU 7
echo__SLW EQU CYREG_PRT1_SLW

; Clock
Clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock__CFG2_SRC_SEL_MASK EQU 0x07
Clock__INDEX EQU 0x01
Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock__PM_ACT_MSK EQU 0x02
Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock__PM_STBY_MSK EQU 0x02
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x05
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x20
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x20
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x04
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x10
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x10
Clock_4__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_4__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_4__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_4__CFG2_SRC_SEL_MASK EQU 0x07
Clock_4__INDEX EQU 0x03
Clock_4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_4__PM_ACT_MSK EQU 0x08
Clock_4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_4__PM_STBY_MSK EQU 0x08
Clock_5__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
Clock_5__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
Clock_5__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
Clock_5__CFG2_SRC_SEL_MASK EQU 0x07
Clock_5__INDEX EQU 0x06
Clock_5__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_5__PM_ACT_MSK EQU 0x40
Clock_5__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_5__PM_STBY_MSK EQU 0x40

; Timer
Timer_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_TimerHW__PM_ACT_MSK EQU 0x01
Timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_TimerHW__PM_STBY_MSK EQU 0x01
Timer_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_TimerHW__SR0 EQU CYREG_TMR0_SR0

; A1_left
A1_left__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
A1_left__0__MASK EQU 0x01
A1_left__0__PC EQU CYREG_PRT0_PC0
A1_left__0__PORT EQU 0
A1_left__0__SHIFT EQU 0
A1_left__AG EQU CYREG_PRT0_AG
A1_left__AMUX EQU CYREG_PRT0_AMUX
A1_left__BIE EQU CYREG_PRT0_BIE
A1_left__BIT_MASK EQU CYREG_PRT0_BIT_MASK
A1_left__BYP EQU CYREG_PRT0_BYP
A1_left__CTL EQU CYREG_PRT0_CTL
A1_left__DM0 EQU CYREG_PRT0_DM0
A1_left__DM1 EQU CYREG_PRT0_DM1
A1_left__DM2 EQU CYREG_PRT0_DM2
A1_left__DR EQU CYREG_PRT0_DR
A1_left__INP_DIS EQU CYREG_PRT0_INP_DIS
A1_left__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
A1_left__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
A1_left__LCD_EN EQU CYREG_PRT0_LCD_EN
A1_left__MASK EQU 0x01
A1_left__PORT EQU 0
A1_left__PRT EQU CYREG_PRT0_PRT
A1_left__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
A1_left__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
A1_left__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
A1_left__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
A1_left__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
A1_left__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
A1_left__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
A1_left__PS EQU CYREG_PRT0_PS
A1_left__SHIFT EQU 0
A1_left__SLW EQU CYREG_PRT0_SLW

; A2_left
A2_left__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
A2_left__0__MASK EQU 0x02
A2_left__0__PC EQU CYREG_PRT0_PC1
A2_left__0__PORT EQU 0
A2_left__0__SHIFT EQU 1
A2_left__AG EQU CYREG_PRT0_AG
A2_left__AMUX EQU CYREG_PRT0_AMUX
A2_left__BIE EQU CYREG_PRT0_BIE
A2_left__BIT_MASK EQU CYREG_PRT0_BIT_MASK
A2_left__BYP EQU CYREG_PRT0_BYP
A2_left__CTL EQU CYREG_PRT0_CTL
A2_left__DM0 EQU CYREG_PRT0_DM0
A2_left__DM1 EQU CYREG_PRT0_DM1
A2_left__DM2 EQU CYREG_PRT0_DM2
A2_left__DR EQU CYREG_PRT0_DR
A2_left__INP_DIS EQU CYREG_PRT0_INP_DIS
A2_left__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
A2_left__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
A2_left__LCD_EN EQU CYREG_PRT0_LCD_EN
A2_left__MASK EQU 0x02
A2_left__PORT EQU 0
A2_left__PRT EQU CYREG_PRT0_PRT
A2_left__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
A2_left__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
A2_left__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
A2_left__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
A2_left__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
A2_left__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
A2_left__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
A2_left__PS EQU CYREG_PRT0_PS
A2_left__SHIFT EQU 1
A2_left__SLW EQU CYREG_PRT0_SLW

; C1_left
C1_left__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
C1_left__0__MASK EQU 0x01
C1_left__0__PC EQU CYREG_PRT3_PC0
C1_left__0__PORT EQU 3
C1_left__0__SHIFT EQU 0
C1_left__AG EQU CYREG_PRT3_AG
C1_left__AMUX EQU CYREG_PRT3_AMUX
C1_left__BIE EQU CYREG_PRT3_BIE
C1_left__BIT_MASK EQU CYREG_PRT3_BIT_MASK
C1_left__BYP EQU CYREG_PRT3_BYP
C1_left__CTL EQU CYREG_PRT3_CTL
C1_left__DM0 EQU CYREG_PRT3_DM0
C1_left__DM1 EQU CYREG_PRT3_DM1
C1_left__DM2 EQU CYREG_PRT3_DM2
C1_left__DR EQU CYREG_PRT3_DR
C1_left__INP_DIS EQU CYREG_PRT3_INP_DIS
C1_left__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
C1_left__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
C1_left__LCD_EN EQU CYREG_PRT3_LCD_EN
C1_left__MASK EQU 0x01
C1_left__PORT EQU 3
C1_left__PRT EQU CYREG_PRT3_PRT
C1_left__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
C1_left__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
C1_left__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
C1_left__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
C1_left__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
C1_left__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
C1_left__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
C1_left__PS EQU CYREG_PRT3_PS
C1_left__SHIFT EQU 0
C1_left__SLW EQU CYREG_PRT3_SLW

; C2_left
C2_left__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
C2_left__0__MASK EQU 0x02
C2_left__0__PC EQU CYREG_PRT3_PC1
C2_left__0__PORT EQU 3
C2_left__0__SHIFT EQU 1
C2_left__AG EQU CYREG_PRT3_AG
C2_left__AMUX EQU CYREG_PRT3_AMUX
C2_left__BIE EQU CYREG_PRT3_BIE
C2_left__BIT_MASK EQU CYREG_PRT3_BIT_MASK
C2_left__BYP EQU CYREG_PRT3_BYP
C2_left__CTL EQU CYREG_PRT3_CTL
C2_left__DM0 EQU CYREG_PRT3_DM0
C2_left__DM1 EQU CYREG_PRT3_DM1
C2_left__DM2 EQU CYREG_PRT3_DM2
C2_left__DR EQU CYREG_PRT3_DR
C2_left__INP_DIS EQU CYREG_PRT3_INP_DIS
C2_left__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
C2_left__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
C2_left__LCD_EN EQU CYREG_PRT3_LCD_EN
C2_left__MASK EQU 0x02
C2_left__PORT EQU 3
C2_left__PRT EQU CYREG_PRT3_PRT
C2_left__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
C2_left__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
C2_left__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
C2_left__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
C2_left__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
C2_left__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
C2_left__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
C2_left__PS EQU CYREG_PRT3_PS
C2_left__SHIFT EQU 1
C2_left__SLW EQU CYREG_PRT3_SLW

; QuadDec
QuadDec_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
QuadDec_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
QuadDec_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB10_MSK
QuadDec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
QuadDec_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB10_ST
QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B0_UDB13_A0
QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B0_UDB13_A1
QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B0_UDB13_D0
QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B0_UDB13_D1
QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B0_UDB13_F0
QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B0_UDB13_F1
QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB13_CTL
QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB13_MSK
QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST

; Trigger
Trigger__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Trigger__0__MASK EQU 0x40
Trigger__0__PC EQU CYREG_PRT1_PC6
Trigger__0__PORT EQU 1
Trigger__0__SHIFT EQU 6
Trigger__AG EQU CYREG_PRT1_AG
Trigger__AMUX EQU CYREG_PRT1_AMUX
Trigger__BIE EQU CYREG_PRT1_BIE
Trigger__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Trigger__BYP EQU CYREG_PRT1_BYP
Trigger__CTL EQU CYREG_PRT1_CTL
Trigger__DM0 EQU CYREG_PRT1_DM0
Trigger__DM1 EQU CYREG_PRT1_DM1
Trigger__DM2 EQU CYREG_PRT1_DM2
Trigger__DR EQU CYREG_PRT1_DR
Trigger__INP_DIS EQU CYREG_PRT1_INP_DIS
Trigger__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Trigger__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Trigger__LCD_EN EQU CYREG_PRT1_LCD_EN
Trigger__MASK EQU 0x40
Trigger__PORT EQU 1
Trigger__PRT EQU CYREG_PRT1_PRT
Trigger__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Trigger__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Trigger__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Trigger__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Trigger__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Trigger__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Trigger__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Trigger__PS EQU CYREG_PRT1_PS
Trigger__SHIFT EQU 6
Trigger__SLW EQU CYREG_PRT1_SLW
Trigger_out_Sync_ctrl_reg__0__MASK EQU 0x01
Trigger_out_Sync_ctrl_reg__0__POS EQU 0
Trigger_out_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Trigger_out_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Trigger_out_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Trigger_out_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Trigger_out_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Trigger_out_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Trigger_out_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Trigger_out_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Trigger_out_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Trigger_out_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Trigger_out_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
Trigger_out_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Trigger_out_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB09_CTL
Trigger_out_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Trigger_out_Sync_ctrl_reg__MASK EQU 0x01
Trigger_out_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Trigger_out_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Trigger_out_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB09_MSK

; B1_right
B1_right__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
B1_right__0__MASK EQU 0x04
B1_right__0__PC EQU CYREG_PRT0_PC2
B1_right__0__PORT EQU 0
B1_right__0__SHIFT EQU 2
B1_right__AG EQU CYREG_PRT0_AG
B1_right__AMUX EQU CYREG_PRT0_AMUX
B1_right__BIE EQU CYREG_PRT0_BIE
B1_right__BIT_MASK EQU CYREG_PRT0_BIT_MASK
B1_right__BYP EQU CYREG_PRT0_BYP
B1_right__CTL EQU CYREG_PRT0_CTL
B1_right__DM0 EQU CYREG_PRT0_DM0
B1_right__DM1 EQU CYREG_PRT0_DM1
B1_right__DM2 EQU CYREG_PRT0_DM2
B1_right__DR EQU CYREG_PRT0_DR
B1_right__INP_DIS EQU CYREG_PRT0_INP_DIS
B1_right__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
B1_right__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
B1_right__LCD_EN EQU CYREG_PRT0_LCD_EN
B1_right__MASK EQU 0x04
B1_right__PORT EQU 0
B1_right__PRT EQU CYREG_PRT0_PRT
B1_right__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
B1_right__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
B1_right__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
B1_right__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
B1_right__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
B1_right__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
B1_right__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
B1_right__PS EQU CYREG_PRT0_PS
B1_right__SHIFT EQU 2
B1_right__SLW EQU CYREG_PRT0_SLW

; B2_right
B2_right__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
B2_right__0__MASK EQU 0x08
B2_right__0__PC EQU CYREG_PRT0_PC3
B2_right__0__PORT EQU 0
B2_right__0__SHIFT EQU 3
B2_right__AG EQU CYREG_PRT0_AG
B2_right__AMUX EQU CYREG_PRT0_AMUX
B2_right__BIE EQU CYREG_PRT0_BIE
B2_right__BIT_MASK EQU CYREG_PRT0_BIT_MASK
B2_right__BYP EQU CYREG_PRT0_BYP
B2_right__CTL EQU CYREG_PRT0_CTL
B2_right__DM0 EQU CYREG_PRT0_DM0
B2_right__DM1 EQU CYREG_PRT0_DM1
B2_right__DM2 EQU CYREG_PRT0_DM2
B2_right__DR EQU CYREG_PRT0_DR
B2_right__INP_DIS EQU CYREG_PRT0_INP_DIS
B2_right__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
B2_right__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
B2_right__LCD_EN EQU CYREG_PRT0_LCD_EN
B2_right__MASK EQU 0x08
B2_right__PORT EQU 0
B2_right__PRT EQU CYREG_PRT0_PRT
B2_right__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
B2_right__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
B2_right__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
B2_right__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
B2_right__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
B2_right__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
B2_right__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
B2_right__PS EQU CYREG_PRT0_PS
B2_right__SHIFT EQU 3
B2_right__SLW EQU CYREG_PRT0_SLW

; D1_right
D1_right__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
D1_right__0__MASK EQU 0x04
D1_right__0__PC EQU CYREG_PRT3_PC2
D1_right__0__PORT EQU 3
D1_right__0__SHIFT EQU 2
D1_right__AG EQU CYREG_PRT3_AG
D1_right__AMUX EQU CYREG_PRT3_AMUX
D1_right__BIE EQU CYREG_PRT3_BIE
D1_right__BIT_MASK EQU CYREG_PRT3_BIT_MASK
D1_right__BYP EQU CYREG_PRT3_BYP
D1_right__CTL EQU CYREG_PRT3_CTL
D1_right__DM0 EQU CYREG_PRT3_DM0
D1_right__DM1 EQU CYREG_PRT3_DM1
D1_right__DM2 EQU CYREG_PRT3_DM2
D1_right__DR EQU CYREG_PRT3_DR
D1_right__INP_DIS EQU CYREG_PRT3_INP_DIS
D1_right__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
D1_right__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
D1_right__LCD_EN EQU CYREG_PRT3_LCD_EN
D1_right__MASK EQU 0x04
D1_right__PORT EQU 3
D1_right__PRT EQU CYREG_PRT3_PRT
D1_right__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
D1_right__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
D1_right__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
D1_right__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
D1_right__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
D1_right__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
D1_right__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
D1_right__PS EQU CYREG_PRT3_PS
D1_right__SHIFT EQU 2
D1_right__SLW EQU CYREG_PRT3_SLW

; D2_right
D2_right__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
D2_right__0__MASK EQU 0x08
D2_right__0__PC EQU CYREG_PRT3_PC3
D2_right__0__PORT EQU 3
D2_right__0__SHIFT EQU 3
D2_right__AG EQU CYREG_PRT3_AG
D2_right__AMUX EQU CYREG_PRT3_AMUX
D2_right__BIE EQU CYREG_PRT3_BIE
D2_right__BIT_MASK EQU CYREG_PRT3_BIT_MASK
D2_right__BYP EQU CYREG_PRT3_BYP
D2_right__CTL EQU CYREG_PRT3_CTL
D2_right__DM0 EQU CYREG_PRT3_DM0
D2_right__DM1 EQU CYREG_PRT3_DM1
D2_right__DM2 EQU CYREG_PRT3_DM2
D2_right__DR EQU CYREG_PRT3_DR
D2_right__INP_DIS EQU CYREG_PRT3_INP_DIS
D2_right__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
D2_right__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
D2_right__LCD_EN EQU CYREG_PRT3_LCD_EN
D2_right__MASK EQU 0x08
D2_right__PORT EQU 3
D2_right__PRT EQU CYREG_PRT3_PRT
D2_right__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
D2_right__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
D2_right__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
D2_right__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
D2_right__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
D2_right__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
D2_right__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
D2_right__PS EQU CYREG_PRT3_PS
D2_right__SHIFT EQU 3
D2_right__SLW EQU CYREG_PRT3_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
