# compile vhdl design source files
vhdl xil_defaultlib  "../../../CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd"

# Do not sort compile order
nosort
