
Pult.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015eb4  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e78  08016154  08016154  00017154  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08016fcc  08016fcc  00017fcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08016fd4  08016fd4  00017fd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08016fd8  08016fd8  00017fd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000194  24000000  08016fdc  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000030e8  240001a0  08017170  000181a0  2**5
                  ALLOC
  8 ._user_heap_stack 00002000  24003288  08017170  00018288  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00018194  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002e6d7  00000000  00000000  000181c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000062b3  00000000  00000000  00046899  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002050  00000000  00000000  0004cb50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001943  00000000  00000000  0004eba0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003e8b9  00000000  00000000  000504e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00031ac2  00000000  00000000  0008ed9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0017035b  00000000  00000000  000c085e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00230bb9  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008e74  00000000  00000000  00230bfc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000036  00000000  00000000  00239a70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001a0 	.word	0x240001a0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0801613c 	.word	0x0801613c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001a4 	.word	0x240001a4
 80002dc:	0801613c 	.word	0x0801613c

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <Dispenser_Init>:

// Счётчик попыток для повторных отправок
static uint8_t retry_counts[2] = {0, 0};  // Для каждого ведомого
#define MAX_RETRIES 3

void Dispenser_Init(void) {
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0
    memset(&g_dispenser, 0, sizeof(Dispenser_t));
 80006c0:	2268      	movs	r2, #104	@ 0x68
 80006c2:	2100      	movs	r1, #0
 80006c4:	4824      	ldr	r0, [pc, #144]	@ (8000758 <Dispenser_Init+0x9c>)
 80006c6:	f015 f803 	bl	80156d0 <memset>
    
    // Инициализация первого ведомого (USART2, адрес 0x01)
    g_dispenser.units[0].status = DS_IDLE;
 80006ca:	4b23      	ldr	r3, [pc, #140]	@ (8000758 <Dispenser_Init+0x9c>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	701a      	strb	r2, [r3, #0]
    g_dispenser.units[0].state = STATE_IDLE;
 80006d0:	4b21      	ldr	r3, [pc, #132]	@ (8000758 <Dispenser_Init+0x9c>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	f883 2020 	strb.w	r2, [r3, #32]
    g_dispenser.units[0].state_entry_tick = HAL_GetTick();
 80006d8:	f004 fc4c 	bl	8004f74 <HAL_GetTick>
 80006dc:	4603      	mov	r3, r0
 80006de:	4a1e      	ldr	r2, [pc, #120]	@ (8000758 <Dispenser_Init+0x9c>)
 80006e0:	6253      	str	r3, [r2, #36]	@ 0x24
    g_dispenser.units[0].huart = &huart2;
 80006e2:	4b1d      	ldr	r3, [pc, #116]	@ (8000758 <Dispenser_Init+0x9c>)
 80006e4:	4a1d      	ldr	r2, [pc, #116]	@ (800075c <Dispenser_Init+0xa0>)
 80006e6:	629a      	str	r2, [r3, #40]	@ 0x28
    g_dispenser.units[0].slave_address = 0x01;
 80006e8:	4b1b      	ldr	r3, [pc, #108]	@ (8000758 <Dispenser_Init+0x9c>)
 80006ea:	2201      	movs	r2, #1
 80006ec:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    g_dispenser.units[0].t_command_sent = 0;
 80006f0:	4b19      	ldr	r3, [pc, #100]	@ (8000758 <Dispenser_Init+0x9c>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    g_dispenser.units[0].transaction_closed = 0;
 80006f8:	4b17      	ldr	r3, [pc, #92]	@ (8000758 <Dispenser_Init+0x9c>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
    
    // Инициализация второго ведомого (USART3, адрес 0x02)
    g_dispenser.units[1].status = DS_IDLE;
 8000700:	4b15      	ldr	r3, [pc, #84]	@ (8000758 <Dispenser_Init+0x9c>)
 8000702:	2200      	movs	r2, #0
 8000704:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    g_dispenser.units[1].state = STATE_IDLE;
 8000708:	4b13      	ldr	r3, [pc, #76]	@ (8000758 <Dispenser_Init+0x9c>)
 800070a:	2200      	movs	r2, #0
 800070c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    g_dispenser.units[1].state_entry_tick = HAL_GetTick();
 8000710:	f004 fc30 	bl	8004f74 <HAL_GetTick>
 8000714:	4603      	mov	r3, r0
 8000716:	4a10      	ldr	r2, [pc, #64]	@ (8000758 <Dispenser_Init+0x9c>)
 8000718:	6553      	str	r3, [r2, #84]	@ 0x54
    g_dispenser.units[1].huart = &huart3;
 800071a:	4b0f      	ldr	r3, [pc, #60]	@ (8000758 <Dispenser_Init+0x9c>)
 800071c:	4a10      	ldr	r2, [pc, #64]	@ (8000760 <Dispenser_Init+0xa4>)
 800071e:	659a      	str	r2, [r3, #88]	@ 0x58
    g_dispenser.units[1].slave_address = 0x02;
 8000720:	4b0d      	ldr	r3, [pc, #52]	@ (8000758 <Dispenser_Init+0x9c>)
 8000722:	2202      	movs	r2, #2
 8000724:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    g_dispenser.units[1].t_command_sent = 0;
 8000728:	4b0b      	ldr	r3, [pc, #44]	@ (8000758 <Dispenser_Init+0x9c>)
 800072a:	2200      	movs	r2, #0
 800072c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    g_dispenser.units[1].transaction_closed = 0;
 8000730:	4b09      	ldr	r3, [pc, #36]	@ (8000758 <Dispenser_Init+0x9c>)
 8000732:	2200      	movs	r2, #0
 8000734:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
    
    // Установка активного ведомого по умолчанию (первый)
    g_dispenser.active_unit = 0;
 8000738:	4b07      	ldr	r3, [pc, #28]	@ (8000758 <Dispenser_Init+0x9c>)
 800073a:	2200      	movs	r2, #0
 800073c:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
    
    // Запуск приема данных для обоих UART
    HAL_UARTEx_ReceiveToIdle_DMA(&huart2, rx_dma_buf_uart2, sizeof(rx_dma_buf_uart2));
 8000740:	2240      	movs	r2, #64	@ 0x40
 8000742:	4908      	ldr	r1, [pc, #32]	@ (8000764 <Dispenser_Init+0xa8>)
 8000744:	4805      	ldr	r0, [pc, #20]	@ (800075c <Dispenser_Init+0xa0>)
 8000746:	f010 fd5c 	bl	8011202 <HAL_UARTEx_ReceiveToIdle_DMA>
    HAL_UARTEx_ReceiveToIdle_DMA(&huart3, rx_dma_buf_uart3, sizeof(rx_dma_buf_uart3));
 800074a:	2240      	movs	r2, #64	@ 0x40
 800074c:	4906      	ldr	r1, [pc, #24]	@ (8000768 <Dispenser_Init+0xac>)
 800074e:	4804      	ldr	r0, [pc, #16]	@ (8000760 <Dispenser_Init+0xa4>)
 8000750:	f010 fd57 	bl	8011202 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8000754:	bf00      	nop
 8000756:	bd80      	pop	{r7, pc}
 8000758:	240001c0 	.word	0x240001c0
 800075c:	24001250 	.word	0x24001250
 8000760:	240012e4 	.word	0x240012e4
 8000764:	24000268 	.word	0x24000268
 8000768:	240002ec 	.word	0x240002ec

0800076c <ChangeState>:

static void ChangeState(uint8_t unit_idx, DispenserState_t new_state) {
 800076c:	b5b0      	push	{r4, r5, r7, lr}
 800076e:	b090      	sub	sp, #64	@ 0x40
 8000770:	af00      	add	r7, sp, #0
 8000772:	4603      	mov	r3, r0
 8000774:	460a      	mov	r2, r1
 8000776:	71fb      	strb	r3, [r7, #7]
 8000778:	4613      	mov	r3, r2
 800077a:	71bb      	strb	r3, [r7, #6]
    if (unit_idx >= 2) return;
 800077c:	79fb      	ldrb	r3, [r7, #7]
 800077e:	2b01      	cmp	r3, #1
 8000780:	d836      	bhi.n	80007f0 <ChangeState+0x84>
    
    DispenserUnit_t *unit = &g_dispenser.units[unit_idx];
 8000782:	79fa      	ldrb	r2, [r7, #7]
 8000784:	4613      	mov	r3, r2
 8000786:	005b      	lsls	r3, r3, #1
 8000788:	4413      	add	r3, r2
 800078a:	011b      	lsls	r3, r3, #4
 800078c:	4a1a      	ldr	r2, [pc, #104]	@ (80007f8 <ChangeState+0x8c>)
 800078e:	4413      	add	r3, r2
 8000790:	63fb      	str	r3, [r7, #60]	@ 0x3c
    
    if (unit->state != new_state) {
 8000792:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000794:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000798:	79ba      	ldrb	r2, [r7, #6]
 800079a:	429a      	cmp	r2, r3
 800079c:	d029      	beq.n	80007f2 <ChangeState+0x86>
        unit->state = new_state;
 800079e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80007a0:	79ba      	ldrb	r2, [r7, #6]
 80007a2:	f883 2020 	strb.w	r2, [r3, #32]
        unit->state_entry_tick = HAL_GetTick();
 80007a6:	f004 fbe5 	bl	8004f74 <HAL_GetTick>
 80007aa:	4602      	mov	r2, r0
 80007ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80007ae:	625a      	str	r2, [r3, #36]	@ 0x24
        retry_counts[unit_idx] = 0;
 80007b0:	79fb      	ldrb	r3, [r7, #7]
 80007b2:	4a12      	ldr	r2, [pc, #72]	@ (80007fc <ChangeState+0x90>)
 80007b4:	2100      	movs	r1, #0
 80007b6:	54d1      	strb	r1, [r2, r3]

        const char* state_names[] = {
 80007b8:	4b11      	ldr	r3, [pc, #68]	@ (8000800 <ChangeState+0x94>)
 80007ba:	f107 040c 	add.w	r4, r7, #12
 80007be:	461d      	mov	r5, r3
 80007c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007c8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80007cc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
            "IDLE", "SEND_STATUS", "WAIT_STATUS", "SEND_L", "WAIT_L",
            "SEND_R", "WAIT_R", "SEND_T", "WAIT_T", "SEND_N", "WAIT_N", "ERROR"
        };
        if (new_state < sizeof(state_names) / sizeof(state_names[0])) {
 80007d0:	79bb      	ldrb	r3, [r7, #6]
 80007d2:	2b0b      	cmp	r3, #11
 80007d4:	d80d      	bhi.n	80007f2 <ChangeState+0x86>
            UsbLog_Printf("[UNIT%d] [STATE] -> %s\r\n", unit_idx + 1, state_names[new_state]);
 80007d6:	79fb      	ldrb	r3, [r7, #7]
 80007d8:	1c59      	adds	r1, r3, #1
 80007da:	79bb      	ldrb	r3, [r7, #6]
 80007dc:	009b      	lsls	r3, r3, #2
 80007de:	3340      	adds	r3, #64	@ 0x40
 80007e0:	443b      	add	r3, r7
 80007e2:	f853 3c34 	ldr.w	r3, [r3, #-52]
 80007e6:	461a      	mov	r2, r3
 80007e8:	4806      	ldr	r0, [pc, #24]	@ (8000804 <ChangeState+0x98>)
 80007ea:	f001 fd11 	bl	8002210 <UsbLog_Printf>
 80007ee:	e000      	b.n	80007f2 <ChangeState+0x86>
    if (unit_idx >= 2) return;
 80007f0:	bf00      	nop
        }
    }
}
 80007f2:	3740      	adds	r7, #64	@ 0x40
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bdb0      	pop	{r4, r5, r7, pc}
 80007f8:	240001c0 	.word	0x240001c0
 80007fc:	24000370 	.word	0x24000370
 8000800:	080161d8 	.word	0x080161d8
 8000804:	08016154 	.word	0x08016154

08000808 <SendFrame>:

static void SendFrame(uint8_t unit_idx, char cmd, const char *data) {
 8000808:	b580      	push	{r7, lr}
 800080a:	b088      	sub	sp, #32
 800080c:	af02      	add	r7, sp, #8
 800080e:	4603      	mov	r3, r0
 8000810:	603a      	str	r2, [r7, #0]
 8000812:	71fb      	strb	r3, [r7, #7]
 8000814:	460b      	mov	r3, r1
 8000816:	71bb      	strb	r3, [r7, #6]
    if (unit_idx >= 2) return;
 8000818:	79fb      	ldrb	r3, [r7, #7]
 800081a:	2b01      	cmp	r3, #1
 800081c:	d842      	bhi.n	80008a4 <SendFrame+0x9c>
    
    DispenserUnit_t *unit = &g_dispenser.units[unit_idx];
 800081e:	79fa      	ldrb	r2, [r7, #7]
 8000820:	4613      	mov	r3, r2
 8000822:	005b      	lsls	r3, r3, #1
 8000824:	4413      	add	r3, r2
 8000826:	011b      	lsls	r3, r3, #4
 8000828:	4a20      	ldr	r2, [pc, #128]	@ (80008ac <SendFrame+0xa4>)
 800082a:	4413      	add	r3, r2
 800082c:	617b      	str	r3, [r7, #20]
    uint8_t addr_high = 0x00;
 800082e:	2300      	movs	r3, #0
 8000830:	74fb      	strb	r3, [r7, #19]
    uint8_t addr_low = unit->slave_address;  // 0x01 для первого, 0x02 для второго
 8000832:	697b      	ldr	r3, [r7, #20]
 8000834:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8000838:	74bb      	strb	r3, [r7, #18]
    
    uint16_t len = Gas_BuildFrame(tx_buf, addr_high, addr_low, cmd, data);
 800083a:	79b8      	ldrb	r0, [r7, #6]
 800083c:	7cba      	ldrb	r2, [r7, #18]
 800083e:	7cf9      	ldrb	r1, [r7, #19]
 8000840:	683b      	ldr	r3, [r7, #0]
 8000842:	9300      	str	r3, [sp, #0]
 8000844:	4603      	mov	r3, r0
 8000846:	481a      	ldr	r0, [pc, #104]	@ (80008b0 <SendFrame+0xa8>)
 8000848:	f001 f9d1 	bl	8001bee <Gas_BuildFrame>
 800084c:	4603      	mov	r3, r0
 800084e:	823b      	strh	r3, [r7, #16]
    
    HAL_StatusTypeDef status = HAL_UART_Transmit(unit->huart, tx_buf, len, 100);
 8000850:	697b      	ldr	r3, [r7, #20]
 8000852:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8000854:	8a3a      	ldrh	r2, [r7, #16]
 8000856:	2364      	movs	r3, #100	@ 0x64
 8000858:	4915      	ldr	r1, [pc, #84]	@ (80008b0 <SendFrame+0xa8>)
 800085a:	f00e fdd3 	bl	800f404 <HAL_UART_Transmit>
 800085e:	4603      	mov	r3, r0
 8000860:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 8000862:	7bfb      	ldrb	r3, [r7, #15]
 8000864:	2b00      	cmp	r3, #0
 8000866:	d006      	beq.n	8000876 <SendFrame+0x6e>
        UsbLog_Printf("TX ERROR UNIT%d: cmd=%c, status=%d\r\n", unit_idx + 1, cmd, status);
 8000868:	79fb      	ldrb	r3, [r7, #7]
 800086a:	1c59      	adds	r1, r3, #1
 800086c:	79ba      	ldrb	r2, [r7, #6]
 800086e:	7bfb      	ldrb	r3, [r7, #15]
 8000870:	4810      	ldr	r0, [pc, #64]	@ (80008b4 <SendFrame+0xac>)
 8000872:	f001 fccd 	bl	8002210 <UsbLog_Printf>
    }

    if (data && data[0] != '\0') {
 8000876:	683b      	ldr	r3, [r7, #0]
 8000878:	2b00      	cmp	r3, #0
 800087a:	d00b      	beq.n	8000894 <SendFrame+0x8c>
 800087c:	683b      	ldr	r3, [r7, #0]
 800087e:	781b      	ldrb	r3, [r3, #0]
 8000880:	2b00      	cmp	r3, #0
 8000882:	d007      	beq.n	8000894 <SendFrame+0x8c>
        UsbLog_Printf("UNIT%d TX: %c%s\r\n", unit_idx + 1, cmd, data);
 8000884:	79fb      	ldrb	r3, [r7, #7]
 8000886:	1c59      	adds	r1, r3, #1
 8000888:	79ba      	ldrb	r2, [r7, #6]
 800088a:	683b      	ldr	r3, [r7, #0]
 800088c:	480a      	ldr	r0, [pc, #40]	@ (80008b8 <SendFrame+0xb0>)
 800088e:	f001 fcbf 	bl	8002210 <UsbLog_Printf>
 8000892:	e008      	b.n	80008a6 <SendFrame+0x9e>
    } else {
        UsbLog_Printf("UNIT%d TX: %c\r\n", unit_idx + 1, cmd);
 8000894:	79fb      	ldrb	r3, [r7, #7]
 8000896:	3301      	adds	r3, #1
 8000898:	79ba      	ldrb	r2, [r7, #6]
 800089a:	4619      	mov	r1, r3
 800089c:	4807      	ldr	r0, [pc, #28]	@ (80008bc <SendFrame+0xb4>)
 800089e:	f001 fcb7 	bl	8002210 <UsbLog_Printf>
 80008a2:	e000      	b.n	80008a6 <SendFrame+0x9e>
    if (unit_idx >= 2) return;
 80008a4:	bf00      	nop
    }
}
 80008a6:	3718      	adds	r7, #24
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bd80      	pop	{r7, pc}
 80008ac:	240001c0 	.word	0x240001c0
 80008b0:	24000228 	.word	0x24000228
 80008b4:	08016208 	.word	0x08016208
 80008b8:	08016230 	.word	0x08016230
 80008bc:	08016244 	.word	0x08016244

080008c0 <IsStateTimeout>:

static uint8_t IsStateTimeout(uint8_t unit_idx, uint32_t timeout_ms) {
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b084      	sub	sp, #16
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	4603      	mov	r3, r0
 80008c8:	6039      	str	r1, [r7, #0]
 80008ca:	71fb      	strb	r3, [r7, #7]
    if (unit_idx >= 2) return 0;
 80008cc:	79fb      	ldrb	r3, [r7, #7]
 80008ce:	2b01      	cmp	r3, #1
 80008d0:	d901      	bls.n	80008d6 <IsStateTimeout+0x16>
 80008d2:	2300      	movs	r3, #0
 80008d4:	e014      	b.n	8000900 <IsStateTimeout+0x40>
    
    DispenserUnit_t *unit = &g_dispenser.units[unit_idx];
 80008d6:	79fa      	ldrb	r2, [r7, #7]
 80008d8:	4613      	mov	r3, r2
 80008da:	005b      	lsls	r3, r3, #1
 80008dc:	4413      	add	r3, r2
 80008de:	011b      	lsls	r3, r3, #4
 80008e0:	4a09      	ldr	r2, [pc, #36]	@ (8000908 <IsStateTimeout+0x48>)
 80008e2:	4413      	add	r3, r2
 80008e4:	60fb      	str	r3, [r7, #12]
    uint32_t now = HAL_GetTick();
 80008e6:	f004 fb45 	bl	8004f74 <HAL_GetTick>
 80008ea:	60b8      	str	r0, [r7, #8]
    return (now - unit->state_entry_tick) > timeout_ms;
 80008ec:	68fb      	ldr	r3, [r7, #12]
 80008ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80008f0:	68ba      	ldr	r2, [r7, #8]
 80008f2:	1ad3      	subs	r3, r2, r3
 80008f4:	683a      	ldr	r2, [r7, #0]
 80008f6:	429a      	cmp	r2, r3
 80008f8:	bf34      	ite	cc
 80008fa:	2301      	movcc	r3, #1
 80008fc:	2300      	movcs	r3, #0
 80008fe:	b2db      	uxtb	r3, r3
}
 8000900:	4618      	mov	r0, r3
 8000902:	3710      	adds	r7, #16
 8000904:	46bd      	mov	sp, r7
 8000906:	bd80      	pop	{r7, pc}
 8000908:	240001c0 	.word	0x240001c0

0800090c <ProcessStatusResponse>:

static uint8_t ProcessStatusResponse(uint8_t unit_idx, const GasFrame_t *frame) {
 800090c:	b580      	push	{r7, lr}
 800090e:	b086      	sub	sp, #24
 8000910:	af02      	add	r7, sp, #8
 8000912:	4603      	mov	r3, r0
 8000914:	6039      	str	r1, [r7, #0]
 8000916:	71fb      	strb	r3, [r7, #7]
    if (unit_idx >= 2) return 0;
 8000918:	79fb      	ldrb	r3, [r7, #7]
 800091a:	2b01      	cmp	r3, #1
 800091c:	d901      	bls.n	8000922 <ProcessStatusResponse+0x16>
 800091e:	2300      	movs	r3, #0
 8000920:	e0be      	b.n	8000aa0 <ProcessStatusResponse+0x194>
    
    DispenserUnit_t *unit = &g_dispenser.units[unit_idx];
 8000922:	79fa      	ldrb	r2, [r7, #7]
 8000924:	4613      	mov	r3, r2
 8000926:	005b      	lsls	r3, r3, #1
 8000928:	4413      	add	r3, r2
 800092a:	011b      	lsls	r3, r3, #4
 800092c:	4a5e      	ldr	r2, [pc, #376]	@ (8000aa8 <ProcessStatusResponse+0x19c>)
 800092e:	4413      	add	r3, r2
 8000930:	60fb      	str	r3, [r7, #12]
    
    if (frame->data_len < 2) return 0;
 8000932:	683b      	ldr	r3, [r7, #0]
 8000934:	7e9b      	ldrb	r3, [r3, #26]
 8000936:	2b01      	cmp	r3, #1
 8000938:	d801      	bhi.n	800093e <ProcessStatusResponse+0x32>
 800093a:	2300      	movs	r3, #0
 800093c:	e0b0      	b.n	8000aa0 <ProcessStatusResponse+0x194>
    
    char nozzle_char = frame->data[0];
 800093e:	683b      	ldr	r3, [r7, #0]
 8000940:	78db      	ldrb	r3, [r3, #3]
 8000942:	72fb      	strb	r3, [r7, #11]
    char status_char = frame->data[1];
 8000944:	683b      	ldr	r3, [r7, #0]
 8000946:	791b      	ldrb	r3, [r3, #4]
 8000948:	72bb      	strb	r3, [r7, #10]
    
    unit->nozzle = nozzle_char - '0';
 800094a:	7afb      	ldrb	r3, [r7, #11]
 800094c:	3b30      	subs	r3, #48	@ 0x30
 800094e:	b2da      	uxtb	r2, r3
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	705a      	strb	r2, [r3, #1]
    unit->is_connected = 1;
 8000954:	68fb      	ldr	r3, [r7, #12]
 8000956:	2201      	movs	r2, #1
 8000958:	765a      	strb	r2, [r3, #25]
    unit->last_update_tick = HAL_GetTick();
 800095a:	f004 fb0b 	bl	8004f74 <HAL_GetTick>
 800095e:	4602      	mov	r2, r0
 8000960:	68fb      	ldr	r3, [r7, #12]
 8000962:	61da      	str	r2, [r3, #28]

    UsbLog_Printf("UNIT%d RX: S[nozzle=%c][status=%c] len=%d\r\n",
 8000964:	79fb      	ldrb	r3, [r7, #7]
 8000966:	1c59      	adds	r1, r3, #1
 8000968:	7afa      	ldrb	r2, [r7, #11]
 800096a:	7ab8      	ldrb	r0, [r7, #10]
        unit_idx + 1, nozzle_char, status_char, frame->data_len);
 800096c:	683b      	ldr	r3, [r7, #0]
 800096e:	7e9b      	ldrb	r3, [r3, #26]
    UsbLog_Printf("UNIT%d RX: S[nozzle=%c][status=%c] len=%d\r\n",
 8000970:	9300      	str	r3, [sp, #0]
 8000972:	4603      	mov	r3, r0
 8000974:	484d      	ldr	r0, [pc, #308]	@ (8000aac <ProcessStatusResponse+0x1a0>)
 8000976:	f001 fc4b 	bl	8002210 <UsbLog_Printf>

    if (nozzle_char == '9' && status_char == '0') {
 800097a:	7afb      	ldrb	r3, [r7, #11]
 800097c:	2b39      	cmp	r3, #57	@ 0x39
 800097e:	d10d      	bne.n	800099c <ProcessStatusResponse+0x90>
 8000980:	7abb      	ldrb	r3, [r7, #10]
 8000982:	2b30      	cmp	r3, #48	@ 0x30
 8000984:	d10a      	bne.n	800099c <ProcessStatusResponse+0x90>
        unit->status = DS_END;
 8000986:	68fb      	ldr	r3, [r7, #12]
 8000988:	2208      	movs	r2, #8
 800098a:	701a      	strb	r2, [r3, #0]
        UsbLog_Printf("UNIT%d S90 - Transaction end, nozzle hung\r\n", unit_idx + 1);
 800098c:	79fb      	ldrb	r3, [r7, #7]
 800098e:	3301      	adds	r3, #1
 8000990:	4619      	mov	r1, r3
 8000992:	4847      	ldr	r0, [pc, #284]	@ (8000ab0 <ProcessStatusResponse+0x1a4>)
 8000994:	f001 fc3c 	bl	8002210 <UsbLog_Printf>
        return 1;
 8000998:	2301      	movs	r3, #1
 800099a:	e081      	b.n	8000aa0 <ProcessStatusResponse+0x194>
    }
    else if (nozzle_char == '1' && status_char == '0') {
 800099c:	7afb      	ldrb	r3, [r7, #11]
 800099e:	2b31      	cmp	r3, #49	@ 0x31
 80009a0:	d107      	bne.n	80009b2 <ProcessStatusResponse+0xa6>
 80009a2:	7abb      	ldrb	r3, [r7, #10]
 80009a4:	2b30      	cmp	r3, #48	@ 0x30
 80009a6:	d104      	bne.n	80009b2 <ProcessStatusResponse+0xa6>
        unit->status = DS_IDLE;
 80009a8:	68fb      	ldr	r3, [r7, #12]
 80009aa:	2200      	movs	r2, #0
 80009ac:	701a      	strb	r2, [r3, #0]
        return 0;
 80009ae:	2300      	movs	r3, #0
 80009b0:	e076      	b.n	8000aa0 <ProcessStatusResponse+0x194>
    }
    else if (nozzle_char == '2' && status_char == '1') {
 80009b2:	7afb      	ldrb	r3, [r7, #11]
 80009b4:	2b32      	cmp	r3, #50	@ 0x32
 80009b6:	d10d      	bne.n	80009d4 <ProcessStatusResponse+0xc8>
 80009b8:	7abb      	ldrb	r3, [r7, #10]
 80009ba:	2b31      	cmp	r3, #49	@ 0x31
 80009bc:	d10a      	bne.n	80009d4 <ProcessStatusResponse+0xc8>
        unit->status = DS_CALLING;
 80009be:	68fb      	ldr	r3, [r7, #12]
 80009c0:	2201      	movs	r2, #1
 80009c2:	701a      	strb	r2, [r3, #0]
        UsbLog_Printf("UNIT%d S21 - Nozzle lifted without authorization\r\n", unit_idx + 1);
 80009c4:	79fb      	ldrb	r3, [r7, #7]
 80009c6:	3301      	adds	r3, #1
 80009c8:	4619      	mov	r1, r3
 80009ca:	483a      	ldr	r0, [pc, #232]	@ (8000ab4 <ProcessStatusResponse+0x1a8>)
 80009cc:	f001 fc20 	bl	8002210 <UsbLog_Printf>
        return 0;
 80009d0:	2300      	movs	r3, #0
 80009d2:	e065      	b.n	8000aa0 <ProcessStatusResponse+0x194>
    }
    else if (nozzle_char == '3' && status_char == '1') {
 80009d4:	7afb      	ldrb	r3, [r7, #11]
 80009d6:	2b33      	cmp	r3, #51	@ 0x33
 80009d8:	d124      	bne.n	8000a24 <ProcessStatusResponse+0x118>
 80009da:	7abb      	ldrb	r3, [r7, #10]
 80009dc:	2b31      	cmp	r3, #49	@ 0x31
 80009de:	d121      	bne.n	8000a24 <ProcessStatusResponse+0x118>
        unit->status = DS_AUTHORIZED;
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	2202      	movs	r2, #2
 80009e4:	701a      	strb	r2, [r3, #0]
        if (unit->volume_cl > 0 || unit->amount > 0) {
 80009e6:	68fb      	ldr	r3, [r7, #12]
 80009e8:	685b      	ldr	r3, [r3, #4]
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d103      	bne.n	80009f6 <ProcessStatusResponse+0xea>
 80009ee:	68fb      	ldr	r3, [r7, #12]
 80009f0:	689b      	ldr	r3, [r3, #8]
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d00e      	beq.n	8000a14 <ProcessStatusResponse+0x108>
            UsbLog_Printf("UNIT%d New transaction authorized - resetting previous data\r\n", unit_idx + 1);
 80009f6:	79fb      	ldrb	r3, [r7, #7]
 80009f8:	3301      	adds	r3, #1
 80009fa:	4619      	mov	r1, r3
 80009fc:	482e      	ldr	r0, [pc, #184]	@ (8000ab8 <ProcessStatusResponse+0x1ac>)
 80009fe:	f001 fc07 	bl	8002210 <UsbLog_Printf>
            unit->volume_cl = 0;
 8000a02:	68fb      	ldr	r3, [r7, #12]
 8000a04:	2200      	movs	r2, #0
 8000a06:	605a      	str	r2, [r3, #4]
            unit->amount = 0;
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	609a      	str	r2, [r3, #8]
            unit->transaction_id = 0;
 8000a0e:	68fb      	ldr	r3, [r7, #12]
 8000a10:	2200      	movs	r2, #0
 8000a12:	761a      	strb	r2, [r3, #24]
        }
        UsbLog_Printf("UNIT%d S31 - Transaction authorized\r\n", unit_idx + 1);
 8000a14:	79fb      	ldrb	r3, [r7, #7]
 8000a16:	3301      	adds	r3, #1
 8000a18:	4619      	mov	r1, r3
 8000a1a:	4828      	ldr	r0, [pc, #160]	@ (8000abc <ProcessStatusResponse+0x1b0>)
 8000a1c:	f001 fbf8 	bl	8002210 <UsbLog_Printf>
        return 0;
 8000a20:	2300      	movs	r3, #0
 8000a22:	e03d      	b.n	8000aa0 <ProcessStatusResponse+0x194>
    }
    else if (nozzle_char == '4' && status_char == '1') {
 8000a24:	7afb      	ldrb	r3, [r7, #11]
 8000a26:	2b34      	cmp	r3, #52	@ 0x34
 8000a28:	d10d      	bne.n	8000a46 <ProcessStatusResponse+0x13a>
 8000a2a:	7abb      	ldrb	r3, [r7, #10]
 8000a2c:	2b31      	cmp	r3, #49	@ 0x31
 8000a2e:	d10a      	bne.n	8000a46 <ProcessStatusResponse+0x13a>
        unit->status = DS_STARTED;
 8000a30:	68fb      	ldr	r3, [r7, #12]
 8000a32:	2203      	movs	r2, #3
 8000a34:	701a      	strb	r2, [r3, #0]
        UsbLog_Printf("UNIT%d S41 - Transaction started\r\n", unit_idx + 1);
 8000a36:	79fb      	ldrb	r3, [r7, #7]
 8000a38:	3301      	adds	r3, #1
 8000a3a:	4619      	mov	r1, r3
 8000a3c:	4820      	ldr	r0, [pc, #128]	@ (8000ac0 <ProcessStatusResponse+0x1b4>)
 8000a3e:	f001 fbe7 	bl	8002210 <UsbLog_Printf>
        return 0;
 8000a42:	2300      	movs	r3, #0
 8000a44:	e02c      	b.n	8000aa0 <ProcessStatusResponse+0x194>
    }
    else if (nozzle_char == '6' && status_char == '1') {
 8000a46:	7afb      	ldrb	r3, [r7, #11]
 8000a48:	2b36      	cmp	r3, #54	@ 0x36
 8000a4a:	d10d      	bne.n	8000a68 <ProcessStatusResponse+0x15c>
 8000a4c:	7abb      	ldrb	r3, [r7, #10]
 8000a4e:	2b31      	cmp	r3, #49	@ 0x31
 8000a50:	d10a      	bne.n	8000a68 <ProcessStatusResponse+0x15c>
        unit->status = DS_FUELLING;
 8000a52:	68fb      	ldr	r3, [r7, #12]
 8000a54:	2205      	movs	r2, #5
 8000a56:	701a      	strb	r2, [r3, #0]
        UsbLog_Printf("UNIT%d S61 - Fuelling in progress\r\n", unit_idx + 1);
 8000a58:	79fb      	ldrb	r3, [r7, #7]
 8000a5a:	3301      	adds	r3, #1
 8000a5c:	4619      	mov	r1, r3
 8000a5e:	4819      	ldr	r0, [pc, #100]	@ (8000ac4 <ProcessStatusResponse+0x1b8>)
 8000a60:	f001 fbd6 	bl	8002210 <UsbLog_Printf>
        return 1;
 8000a64:	2301      	movs	r3, #1
 8000a66:	e01b      	b.n	8000aa0 <ProcessStatusResponse+0x194>
    }
    else if (nozzle_char == '8' && status_char == '1') {
 8000a68:	7afb      	ldrb	r3, [r7, #11]
 8000a6a:	2b38      	cmp	r3, #56	@ 0x38
 8000a6c:	d10d      	bne.n	8000a8a <ProcessStatusResponse+0x17e>
 8000a6e:	7abb      	ldrb	r3, [r7, #10]
 8000a70:	2b31      	cmp	r3, #49	@ 0x31
 8000a72:	d10a      	bne.n	8000a8a <ProcessStatusResponse+0x17e>
        unit->status = DS_STOP;
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	2207      	movs	r2, #7
 8000a78:	701a      	strb	r2, [r3, #0]
        UsbLog_Printf("UNIT%d S81 - Transaction completed, nozzle not hung\r\n", unit_idx + 1);
 8000a7a:	79fb      	ldrb	r3, [r7, #7]
 8000a7c:	3301      	adds	r3, #1
 8000a7e:	4619      	mov	r1, r3
 8000a80:	4811      	ldr	r0, [pc, #68]	@ (8000ac8 <ProcessStatusResponse+0x1bc>)
 8000a82:	f001 fbc5 	bl	8002210 <UsbLog_Printf>
        return 1;
 8000a86:	2301      	movs	r3, #1
 8000a88:	e00a      	b.n	8000aa0 <ProcessStatusResponse+0x194>
    }
    else {
        UsbLog_Printf("UNIT%d Unknown status S%c%c\r\n", unit_idx + 1, nozzle_char, status_char);
 8000a8a:	79fb      	ldrb	r3, [r7, #7]
 8000a8c:	1c59      	adds	r1, r3, #1
 8000a8e:	7afa      	ldrb	r2, [r7, #11]
 8000a90:	7abb      	ldrb	r3, [r7, #10]
 8000a92:	480e      	ldr	r0, [pc, #56]	@ (8000acc <ProcessStatusResponse+0x1c0>)
 8000a94:	f001 fbbc 	bl	8002210 <UsbLog_Printf>
        unit->status = DS_IDLE;
 8000a98:	68fb      	ldr	r3, [r7, #12]
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	701a      	strb	r2, [r3, #0]
        return 0;
 8000a9e:	2300      	movs	r3, #0
    }
}
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	3710      	adds	r7, #16
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bd80      	pop	{r7, pc}
 8000aa8:	240001c0 	.word	0x240001c0
 8000aac:	08016254 	.word	0x08016254
 8000ab0:	08016280 	.word	0x08016280
 8000ab4:	080162ac 	.word	0x080162ac
 8000ab8:	080162e0 	.word	0x080162e0
 8000abc:	08016320 	.word	0x08016320
 8000ac0:	08016348 	.word	0x08016348
 8000ac4:	0801636c 	.word	0x0801636c
 8000ac8:	08016390 	.word	0x08016390
 8000acc:	080163c8 	.word	0x080163c8

08000ad0 <ProcessUnitUpdate>:

static void ProcessUnitUpdate(uint8_t unit_idx) {
 8000ad0:	b590      	push	{r4, r7, lr}
 8000ad2:	b0d5      	sub	sp, #340	@ 0x154
 8000ad4:	af02      	add	r7, sp, #8
 8000ad6:	4602      	mov	r2, r0
 8000ad8:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000adc:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000ae0:	701a      	strb	r2, [r3, #0]
    if (unit_idx >= 2) return;
 8000ae2:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000ae6:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000aea:	781b      	ldrb	r3, [r3, #0]
 8000aec:	2b01      	cmp	r3, #1
 8000aee:	f200 8580 	bhi.w	80015f2 <ProcessUnitUpdate+0xb22>
    
    DispenserUnit_t *unit = &g_dispenser.units[unit_idx];
 8000af2:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000af6:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000afa:	781a      	ldrb	r2, [r3, #0]
 8000afc:	4613      	mov	r3, r2
 8000afe:	005b      	lsls	r3, r3, #1
 8000b00:	4413      	add	r3, r2
 8000b02:	011b      	lsls	r3, r3, #4
 8000b04:	4ab2      	ldr	r2, [pc, #712]	@ (8000dd0 <ProcessUnitUpdate+0x300>)
 8000b06:	4413      	add	r3, r2
 8000b08:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
    UART_HandleTypeDef *huart = unit->huart;
 8000b0c:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8000b10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b12:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
    
    uint8_t *rx_dma_buf = (unit_idx == 0) ? rx_dma_buf_uart2 : rx_dma_buf_uart3;
 8000b16:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000b1a:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d101      	bne.n	8000b28 <ProcessUnitUpdate+0x58>
 8000b24:	4bab      	ldr	r3, [pc, #684]	@ (8000dd4 <ProcessUnitUpdate+0x304>)
 8000b26:	e000      	b.n	8000b2a <ProcessUnitUpdate+0x5a>
 8000b28:	4bab      	ldr	r3, [pc, #684]	@ (8000dd8 <ProcessUnitUpdate+0x308>)
 8000b2a:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
    uint8_t *rx_frame_buf = (unit_idx == 0) ? rx_frame_buf_uart2 : rx_frame_buf_uart3;
 8000b2e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000b32:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000b36:	781b      	ldrb	r3, [r3, #0]
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d101      	bne.n	8000b40 <ProcessUnitUpdate+0x70>
 8000b3c:	4ba7      	ldr	r3, [pc, #668]	@ (8000ddc <ProcessUnitUpdate+0x30c>)
 8000b3e:	e000      	b.n	8000b42 <ProcessUnitUpdate+0x72>
 8000b40:	4ba7      	ldr	r3, [pc, #668]	@ (8000de0 <ProcessUnitUpdate+0x310>)
 8000b42:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    volatile uint16_t *rx_len = (unit_idx == 0) ? &rx_len_uart2 : &rx_len_uart3;
 8000b46:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000b4a:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d101      	bne.n	8000b58 <ProcessUnitUpdate+0x88>
 8000b54:	4ba3      	ldr	r3, [pc, #652]	@ (8000de4 <ProcessUnitUpdate+0x314>)
 8000b56:	e000      	b.n	8000b5a <ProcessUnitUpdate+0x8a>
 8000b58:	4ba3      	ldr	r3, [pc, #652]	@ (8000de8 <ProcessUnitUpdate+0x318>)
 8000b5a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    volatile uint8_t *rx_ready = (unit_idx == 0) ? &rx_ready_uart2 : &rx_ready_uart3;
 8000b5e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000b62:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000b66:	781b      	ldrb	r3, [r3, #0]
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d101      	bne.n	8000b70 <ProcessUnitUpdate+0xa0>
 8000b6c:	4b9f      	ldr	r3, [pc, #636]	@ (8000dec <ProcessUnitUpdate+0x31c>)
 8000b6e:	e000      	b.n	8000b72 <ProcessUnitUpdate+0xa2>
 8000b70:	4b9f      	ldr	r3, [pc, #636]	@ (8000df0 <ProcessUnitUpdate+0x320>)
 8000b72:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    
    uint32_t now = HAL_GetTick();
 8000b76:	f004 f9fd 	bl	8004f74 <HAL_GetTick>
 8000b7a:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128
    
    uint8_t local_rx_buf[64];
    uint16_t local_rx_len = 0;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
    uint8_t has_data = 0;
 8000b84:	2300      	movs	r3, #0
 8000b86:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b8a:	b672      	cpsid	i
}
 8000b8c:	bf00      	nop
    
    // Атомарное копирование данных из ISR
    __disable_irq();
    if (*rx_ready) {
 8000b8e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8000b92:	781b      	ldrb	r3, [r3, #0]
 8000b94:	b2db      	uxtb	r3, r3
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d014      	beq.n	8000bc4 <ProcessUnitUpdate+0xf4>
        local_rx_len = *rx_len;
 8000b9a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8000b9e:	881b      	ldrh	r3, [r3, #0]
 8000ba0:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
        memcpy(local_rx_buf, rx_frame_buf, local_rx_len);
 8000ba4:	f8b7 2146 	ldrh.w	r2, [r7, #326]	@ 0x146
 8000ba8:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8000bac:	f8d7 1134 	ldr.w	r1, [r7, #308]	@ 0x134
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f014 fde1 	bl	8015778 <memcpy>
        *rx_ready = 0;
 8000bb6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8000bba:	2200      	movs	r2, #0
 8000bbc:	701a      	strb	r2, [r3, #0]
        has_data = 1;
 8000bbe:	2301      	movs	r3, #1
 8000bc0:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145
  __ASM volatile ("cpsie i" : : : "memory");
 8000bc4:	b662      	cpsie	i
}
 8000bc6:	bf00      	nop
    }
    __enable_irq();

    switch (unit->state) {
 8000bc8:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8000bcc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000bd0:	2b0b      	cmp	r3, #11
 8000bd2:	f200 8411 	bhi.w	80013f8 <ProcessUnitUpdate+0x928>
 8000bd6:	a201      	add	r2, pc, #4	@ (adr r2, 8000bdc <ProcessUnitUpdate+0x10c>)
 8000bd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bdc:	08000c0d 	.word	0x08000c0d
 8000be0:	08000c67 	.word	0x08000c67
 8000be4:	08000c8f 	.word	0x08000c8f
 8000be8:	08000e7f 	.word	0x08000e7f
 8000bec:	08000ea7 	.word	0x08000ea7
 8000bf0:	08000fe5 	.word	0x08000fe5
 8000bf4:	0800100d 	.word	0x0800100d
 8000bf8:	0800115d 	.word	0x0800115d
 8000bfc:	08001185 	.word	0x08001185
 8000c00:	080012db 	.word	0x080012db
 8000c04:	08001303 	.word	0x08001303
 8000c08:	08001391 	.word	0x08001391

        case STATE_IDLE:
            {
                uint32_t timeout = (unit->status == DS_FUELLING ||
 8000c0c:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8000c10:	781b      	ldrb	r3, [r3, #0]
                                   unit->status == DS_STARTED ||
                                   unit->status == DS_STOP)
                                   ? STATE_TIMEOUT_FUELLING
                                   : STATE_TIMEOUT_IDLE;
 8000c12:	2b05      	cmp	r3, #5
 8000c14:	d009      	beq.n	8000c2a <ProcessUnitUpdate+0x15a>
                                   unit->status == DS_STARTED ||
 8000c16:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8000c1a:	781b      	ldrb	r3, [r3, #0]
                uint32_t timeout = (unit->status == DS_FUELLING ||
 8000c1c:	2b03      	cmp	r3, #3
 8000c1e:	d004      	beq.n	8000c2a <ProcessUnitUpdate+0x15a>
                                   unit->status == DS_STOP)
 8000c20:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8000c24:	781b      	ldrb	r3, [r3, #0]
                                   unit->status == DS_STARTED ||
 8000c26:	2b07      	cmp	r3, #7
 8000c28:	d101      	bne.n	8000c2e <ProcessUnitUpdate+0x15e>
                                   : STATE_TIMEOUT_IDLE;
 8000c2a:	23c8      	movs	r3, #200	@ 0xc8
 8000c2c:	e001      	b.n	8000c32 <ProcessUnitUpdate+0x162>
 8000c2e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
                uint32_t timeout = (unit->status == DS_FUELLING ||
 8000c32:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120

                if (IsStateTimeout(unit_idx, timeout)) {
 8000c36:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000c3a:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000c3e:	781b      	ldrb	r3, [r3, #0]
 8000c40:	f8d7 1120 	ldr.w	r1, [r7, #288]	@ 0x120
 8000c44:	4618      	mov	r0, r3
 8000c46:	f7ff fe3b 	bl	80008c0 <IsStateTimeout>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	f000 83dd 	beq.w	800140c <ProcessUnitUpdate+0x93c>
                    ChangeState(unit_idx, STATE_SEND_STATUS);
 8000c52:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000c56:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	2101      	movs	r1, #1
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f7ff fd84 	bl	800076c <ChangeState>
                }
            }
            break;
 8000c64:	e3d2      	b.n	800140c <ProcessUnitUpdate+0x93c>

        case STATE_SEND_STATUS:
            SendFrame(unit_idx, 'S', "");
 8000c66:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000c6a:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000c6e:	781b      	ldrb	r3, [r3, #0]
 8000c70:	4a60      	ldr	r2, [pc, #384]	@ (8000df4 <ProcessUnitUpdate+0x324>)
 8000c72:	2153      	movs	r1, #83	@ 0x53
 8000c74:	4618      	mov	r0, r3
 8000c76:	f7ff fdc7 	bl	8000808 <SendFrame>
            ChangeState(unit_idx, STATE_WAIT_STATUS);
 8000c7a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000c7e:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	2102      	movs	r1, #2
 8000c86:	4618      	mov	r0, r3
 8000c88:	f7ff fd70 	bl	800076c <ChangeState>
            break;
 8000c8c:	e3d9      	b.n	8001442 <ProcessUnitUpdate+0x972>

        case STATE_WAIT_STATUS:
            if (has_data) {
 8000c8e:	f897 3145 	ldrb.w	r3, [r7, #325]	@ 0x145
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	f000 80b4 	beq.w	8000e00 <ProcessUnitUpdate+0x330>
                GasFrame_t frame;
                if (Gas_ParseFrame(local_rx_buf, local_rx_len, &frame) == 0 && frame.cmd == 'S') {
 8000c98:	f107 02c4 	add.w	r2, r7, #196	@ 0xc4
 8000c9c:	f8b7 1146 	ldrh.w	r1, [r7, #326]	@ 0x146
 8000ca0:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	f000 fffe 	bl	8001ca6 <Gas_ParseFrame>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	f040 808a 	bne.w	8000dc6 <ProcessUnitUpdate+0x2f6>
 8000cb2:	f897 30c6 	ldrb.w	r3, [r7, #198]	@ 0xc6
 8000cb6:	2b53      	cmp	r3, #83	@ 0x53
 8000cb8:	f040 8085 	bne.w	8000dc6 <ProcessUnitUpdate+0x2f6>
                    uint8_t needs_action = ProcessStatusResponse(unit_idx, &frame);
 8000cbc:	f107 02c4 	add.w	r2, r7, #196	@ 0xc4
 8000cc0:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000cc4:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000cc8:	781b      	ldrb	r3, [r3, #0]
 8000cca:	4611      	mov	r1, r2
 8000ccc:	4618      	mov	r0, r3
 8000cce:	f7ff fe1d 	bl	800090c <ProcessStatusResponse>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

                    if (needs_action) {
 8000cd8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d069      	beq.n	8000db4 <ProcessUnitUpdate+0x2e4>
                        if (unit->status == DS_FUELLING) {
 8000ce0:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8000ce4:	781b      	ldrb	r3, [r3, #0]
 8000ce6:	2b05      	cmp	r3, #5
 8000ce8:	d109      	bne.n	8000cfe <ProcessUnitUpdate+0x22e>
                            // Continue S-L-R-S cycle during fuelling
                            ChangeState(unit_idx, STATE_SEND_L);
 8000cea:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000cee:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000cf2:	781b      	ldrb	r3, [r3, #0]
 8000cf4:	2103      	movs	r1, #3
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f7ff fd38 	bl	800076c <ChangeState>
 8000cfc:	e063      	b.n	8000dc6 <ProcessUnitUpdate+0x2f6>
                        }
                        else if (unit->status == DS_STOP) {
 8000cfe:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8000d02:	781b      	ldrb	r3, [r3, #0]
 8000d04:	2b07      	cmp	r3, #7
 8000d06:	d132      	bne.n	8000d6e <ProcessUnitUpdate+0x29e>
                            if (!unit->t_command_sent) {
 8000d08:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8000d0c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d118      	bne.n	8000d46 <ProcessUnitUpdate+0x276>
                                UsbLog_Printf("UNIT%d S81 - Sending T command (first time)\r\n", unit_idx + 1);
 8000d14:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000d18:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000d1c:	781b      	ldrb	r3, [r3, #0]
 8000d1e:	3301      	adds	r3, #1
 8000d20:	4619      	mov	r1, r3
 8000d22:	4835      	ldr	r0, [pc, #212]	@ (8000df8 <ProcessUnitUpdate+0x328>)
 8000d24:	f001 fa74 	bl	8002210 <UsbLog_Printf>
                                unit->t_command_sent = 1;
 8000d28:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8000d2c:	2201      	movs	r2, #1
 8000d2e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
                                ChangeState(unit_idx, STATE_SEND_T);
 8000d32:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000d36:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000d3a:	781b      	ldrb	r3, [r3, #0]
 8000d3c:	2107      	movs	r1, #7
 8000d3e:	4618      	mov	r0, r3
 8000d40:	f7ff fd14 	bl	800076c <ChangeState>
 8000d44:	e03f      	b.n	8000dc6 <ProcessUnitUpdate+0x2f6>
                            } else {
                                UsbLog_Printf("UNIT%d S81 - T already sent, waiting for S90\r\n", unit_idx + 1);
 8000d46:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000d4a:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000d4e:	781b      	ldrb	r3, [r3, #0]
 8000d50:	3301      	adds	r3, #1
 8000d52:	4619      	mov	r1, r3
 8000d54:	4829      	ldr	r0, [pc, #164]	@ (8000dfc <ProcessUnitUpdate+0x32c>)
 8000d56:	f001 fa5b 	bl	8002210 <UsbLog_Printf>
                                ChangeState(unit_idx, STATE_IDLE);
 8000d5a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000d5e:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	2100      	movs	r1, #0
 8000d66:	4618      	mov	r0, r3
 8000d68:	f7ff fd00 	bl	800076c <ChangeState>
 8000d6c:	e02b      	b.n	8000dc6 <ProcessUnitUpdate+0x2f6>
                            }
                        }
                        else if (unit->status == DS_END) {
 8000d6e:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	2b08      	cmp	r3, #8
 8000d76:	d113      	bne.n	8000da0 <ProcessUnitUpdate+0x2d0>
                            unit->t_command_sent = 0;
 8000d78:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
                            unit->transaction_closed = 1;
 8000d82:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8000d86:	2201      	movs	r2, #1
 8000d88:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
                            ChangeState(unit_idx, STATE_SEND_N);
 8000d8c:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000d90:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000d94:	781b      	ldrb	r3, [r3, #0]
 8000d96:	2109      	movs	r1, #9
 8000d98:	4618      	mov	r0, r3
 8000d9a:	f7ff fce7 	bl	800076c <ChangeState>
 8000d9e:	e012      	b.n	8000dc6 <ProcessUnitUpdate+0x2f6>
                        }
                        else {
                            ChangeState(unit_idx, STATE_IDLE);
 8000da0:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000da4:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000da8:	781b      	ldrb	r3, [r3, #0]
 8000daa:	2100      	movs	r1, #0
 8000dac:	4618      	mov	r0, r3
 8000dae:	f7ff fcdd 	bl	800076c <ChangeState>
 8000db2:	e008      	b.n	8000dc6 <ProcessUnitUpdate+0x2f6>
                        }
                    } else {
                        ChangeState(unit_idx, STATE_IDLE);
 8000db4:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000db8:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000dbc:	781b      	ldrb	r3, [r3, #0]
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	f7ff fcd3 	bl	800076c <ChangeState>
                    }

                    // DMA перезапускается в прерывании UARTEx_RxEventCallback
                }
                has_data = 0;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145
                    ChangeState(unit_idx, STATE_SEND_STATUS);
                } else {
                    ChangeState(unit_idx, STATE_ERROR);
                }
            }
            break;
 8000dcc:	e320      	b.n	8001410 <ProcessUnitUpdate+0x940>
 8000dce:	bf00      	nop
 8000dd0:	240001c0 	.word	0x240001c0
 8000dd4:	24000268 	.word	0x24000268
 8000dd8:	240002ec 	.word	0x240002ec
 8000ddc:	240002a8 	.word	0x240002a8
 8000de0:	2400032c 	.word	0x2400032c
 8000de4:	240002e8 	.word	0x240002e8
 8000de8:	2400036c 	.word	0x2400036c
 8000dec:	240002ea 	.word	0x240002ea
 8000df0:	2400036e 	.word	0x2400036e
 8000df4:	080163e8 	.word	0x080163e8
 8000df8:	080163ec 	.word	0x080163ec
 8000dfc:	0801641c 	.word	0x0801641c
            else if (IsStateTimeout(unit_idx, STATE_TIMEOUT_SHORT)) {
 8000e00:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000e04:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000e08:	781b      	ldrb	r3, [r3, #0]
 8000e0a:	2164      	movs	r1, #100	@ 0x64
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f7ff fd57 	bl	80008c0 <IsStateTimeout>
 8000e12:	4603      	mov	r3, r0
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	f000 82fb 	beq.w	8001410 <ProcessUnitUpdate+0x940>
                UsbLog_Printf("[TIMEOUT] UNIT%d WAIT_STATUS\r\n", unit_idx + 1);
 8000e1a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000e1e:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000e22:	781b      	ldrb	r3, [r3, #0]
 8000e24:	3301      	adds	r3, #1
 8000e26:	4619      	mov	r1, r3
 8000e28:	48c5      	ldr	r0, [pc, #788]	@ (8001140 <ProcessUnitUpdate+0x670>)
 8000e2a:	f001 f9f1 	bl	8002210 <UsbLog_Printf>
                if (retry_counts[unit_idx] < MAX_RETRIES) {
 8000e2e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000e32:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000e36:	781b      	ldrb	r3, [r3, #0]
 8000e38:	4ac2      	ldr	r2, [pc, #776]	@ (8001144 <ProcessUnitUpdate+0x674>)
 8000e3a:	5cd3      	ldrb	r3, [r2, r3]
 8000e3c:	2b02      	cmp	r3, #2
 8000e3e:	d814      	bhi.n	8000e6a <ProcessUnitUpdate+0x39a>
                    retry_counts[unit_idx]++;
 8000e40:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000e44:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000e48:	781b      	ldrb	r3, [r3, #0]
 8000e4a:	4abe      	ldr	r2, [pc, #760]	@ (8001144 <ProcessUnitUpdate+0x674>)
 8000e4c:	5cd2      	ldrb	r2, [r2, r3]
 8000e4e:	3201      	adds	r2, #1
 8000e50:	b2d1      	uxtb	r1, r2
 8000e52:	4abc      	ldr	r2, [pc, #752]	@ (8001144 <ProcessUnitUpdate+0x674>)
 8000e54:	54d1      	strb	r1, [r2, r3]
                    ChangeState(unit_idx, STATE_SEND_STATUS);
 8000e56:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000e5a:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000e5e:	781b      	ldrb	r3, [r3, #0]
 8000e60:	2101      	movs	r1, #1
 8000e62:	4618      	mov	r0, r3
 8000e64:	f7ff fc82 	bl	800076c <ChangeState>
            break;
 8000e68:	e2d2      	b.n	8001410 <ProcessUnitUpdate+0x940>
                    ChangeState(unit_idx, STATE_ERROR);
 8000e6a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000e6e:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000e72:	781b      	ldrb	r3, [r3, #0]
 8000e74:	210b      	movs	r1, #11
 8000e76:	4618      	mov	r0, r3
 8000e78:	f7ff fc78 	bl	800076c <ChangeState>
            break;
 8000e7c:	e2c8      	b.n	8001410 <ProcessUnitUpdate+0x940>

        case STATE_SEND_L:
            SendFrame(unit_idx, 'L', "");
 8000e7e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000e82:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000e86:	781b      	ldrb	r3, [r3, #0]
 8000e88:	4aaf      	ldr	r2, [pc, #700]	@ (8001148 <ProcessUnitUpdate+0x678>)
 8000e8a:	214c      	movs	r1, #76	@ 0x4c
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f7ff fcbb 	bl	8000808 <SendFrame>
            ChangeState(unit_idx, STATE_WAIT_L);
 8000e92:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000e96:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000e9a:	781b      	ldrb	r3, [r3, #0]
 8000e9c:	2104      	movs	r1, #4
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f7ff fc64 	bl	800076c <ChangeState>
            break;
 8000ea4:	e2cd      	b.n	8001442 <ProcessUnitUpdate+0x972>

        case STATE_WAIT_L:
            if (has_data) {
 8000ea6:	f897 3145 	ldrb.w	r3, [r7, #325]	@ 0x145
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d05b      	beq.n	8000f66 <ProcessUnitUpdate+0x496>
                GasFrame_t frame;
                if (Gas_ParseFrame(local_rx_buf, local_rx_len, &frame) == 0 && frame.cmd == 'L') {
 8000eae:	f107 02a8 	add.w	r2, r7, #168	@ 0xa8
 8000eb2:	f8b7 1146 	ldrh.w	r1, [r7, #326]	@ 0x146
 8000eb6:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f000 fef3 	bl	8001ca6 <Gas_ParseFrame>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d14b      	bne.n	8000f5e <ProcessUnitUpdate+0x48e>
 8000ec6:	f897 30aa 	ldrb.w	r3, [r7, #170]	@ 0xaa
 8000eca:	2b4c      	cmp	r3, #76	@ 0x4c
 8000ecc:	d147      	bne.n	8000f5e <ProcessUnitUpdate+0x48e>
                    if (frame.data_len >= 10) {
 8000ece:	f897 30c2 	ldrb.w	r3, [r7, #194]	@ 0xc2
 8000ed2:	2b09      	cmp	r3, #9
 8000ed4:	d93a      	bls.n	8000f4c <ProcessUnitUpdate+0x47c>
                        unit->nozzle = frame.data[0] - '0';
 8000ed6:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 8000eda:	3b30      	subs	r3, #48	@ 0x30
 8000edc:	b2da      	uxtb	r2, r3
 8000ede:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8000ee2:	705a      	strb	r2, [r3, #1]
                        unit->transaction_id = frame.data[1];
 8000ee4:	f897 20ac 	ldrb.w	r2, [r7, #172]	@ 0xac
 8000ee8:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8000eec:	761a      	strb	r2, [r3, #24]

                        char volume_str[7] = {0};
 8000eee:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	601a      	str	r2, [r3, #0]
 8000ef6:	f8c3 2003 	str.w	r2, [r3, #3]
                        memcpy(volume_str, &frame.data[4], 6);
 8000efa:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8000efe:	1dd9      	adds	r1, r3, #7
 8000f00:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000f04:	2206      	movs	r2, #6
 8000f06:	4618      	mov	r0, r3
 8000f08:	f014 fc36 	bl	8015778 <memcpy>
                        unit->volume_cl = (uint32_t)atol(volume_str);
 8000f0c:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000f10:	4618      	mov	r0, r3
 8000f12:	f014 fabd 	bl	8015490 <atol>
 8000f16:	4603      	mov	r3, r0
 8000f18:	461a      	mov	r2, r3
 8000f1a:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8000f1e:	605a      	str	r2, [r3, #4]

                        UsbLog_Printf("UNIT%d L: nozzle=%d, tid='%c', volume=%lu cl\r\n",
 8000f20:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000f24:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000f28:	781b      	ldrb	r3, [r3, #0]
 8000f2a:	1c59      	adds	r1, r3, #1
                            unit_idx + 1, unit->nozzle, unit->transaction_id,
 8000f2c:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8000f30:	785b      	ldrb	r3, [r3, #1]
                        UsbLog_Printf("UNIT%d L: nozzle=%d, tid='%c', volume=%lu cl\r\n",
 8000f32:	461a      	mov	r2, r3
                            unit_idx + 1, unit->nozzle, unit->transaction_id,
 8000f34:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8000f38:	7e1b      	ldrb	r3, [r3, #24]
                        UsbLog_Printf("UNIT%d L: nozzle=%d, tid='%c', volume=%lu cl\r\n",
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8000f40:	685b      	ldr	r3, [r3, #4]
 8000f42:	9300      	str	r3, [sp, #0]
 8000f44:	4603      	mov	r3, r0
 8000f46:	4881      	ldr	r0, [pc, #516]	@ (800114c <ProcessUnitUpdate+0x67c>)
 8000f48:	f001 f962 	bl	8002210 <UsbLog_Printf>
                            unit->volume_cl);
                    }

                    ChangeState(unit_idx, STATE_SEND_R);
 8000f4c:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000f50:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000f54:	781b      	ldrb	r3, [r3, #0]
 8000f56:	2105      	movs	r1, #5
 8000f58:	4618      	mov	r0, r3
 8000f5a:	f7ff fc07 	bl	800076c <ChangeState>
                    // DMA перезапускается в прерывании UARTEx_RxEventCallback
                }
                has_data = 0;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145
                    ChangeState(unit_idx, STATE_SEND_L);
                } else {
                    ChangeState(unit_idx, STATE_IDLE);
                }
            }
            break;
 8000f64:	e256      	b.n	8001414 <ProcessUnitUpdate+0x944>
            else if (IsStateTimeout(unit_idx, STATE_TIMEOUT_SHORT)) {
 8000f66:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000f6a:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000f6e:	781b      	ldrb	r3, [r3, #0]
 8000f70:	2164      	movs	r1, #100	@ 0x64
 8000f72:	4618      	mov	r0, r3
 8000f74:	f7ff fca4 	bl	80008c0 <IsStateTimeout>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	f000 824a 	beq.w	8001414 <ProcessUnitUpdate+0x944>
                UsbLog_Printf("[TIMEOUT] UNIT%d WAIT_L\r\n", unit_idx + 1);
 8000f80:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000f84:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000f88:	781b      	ldrb	r3, [r3, #0]
 8000f8a:	3301      	adds	r3, #1
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	4870      	ldr	r0, [pc, #448]	@ (8001150 <ProcessUnitUpdate+0x680>)
 8000f90:	f001 f93e 	bl	8002210 <UsbLog_Printf>
                if (retry_counts[unit_idx] < MAX_RETRIES) {
 8000f94:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000f98:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	4a69      	ldr	r2, [pc, #420]	@ (8001144 <ProcessUnitUpdate+0x674>)
 8000fa0:	5cd3      	ldrb	r3, [r2, r3]
 8000fa2:	2b02      	cmp	r3, #2
 8000fa4:	d814      	bhi.n	8000fd0 <ProcessUnitUpdate+0x500>
                    retry_counts[unit_idx]++;
 8000fa6:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000faa:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000fae:	781b      	ldrb	r3, [r3, #0]
 8000fb0:	4a64      	ldr	r2, [pc, #400]	@ (8001144 <ProcessUnitUpdate+0x674>)
 8000fb2:	5cd2      	ldrb	r2, [r2, r3]
 8000fb4:	3201      	adds	r2, #1
 8000fb6:	b2d1      	uxtb	r1, r2
 8000fb8:	4a62      	ldr	r2, [pc, #392]	@ (8001144 <ProcessUnitUpdate+0x674>)
 8000fba:	54d1      	strb	r1, [r2, r3]
                    ChangeState(unit_idx, STATE_SEND_L);
 8000fbc:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000fc0:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	2103      	movs	r1, #3
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f7ff fbcf 	bl	800076c <ChangeState>
            break;
 8000fce:	e221      	b.n	8001414 <ProcessUnitUpdate+0x944>
                    ChangeState(unit_idx, STATE_IDLE);
 8000fd0:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000fd4:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	2100      	movs	r1, #0
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f7ff fbc5 	bl	800076c <ChangeState>
            break;
 8000fe2:	e217      	b.n	8001414 <ProcessUnitUpdate+0x944>

        case STATE_SEND_R:
            SendFrame(unit_idx, 'R', "");
 8000fe4:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000fe8:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	4a56      	ldr	r2, [pc, #344]	@ (8001148 <ProcessUnitUpdate+0x678>)
 8000ff0:	2152      	movs	r1, #82	@ 0x52
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f7ff fc08 	bl	8000808 <SendFrame>
            ChangeState(unit_idx, STATE_WAIT_R);
 8000ff8:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000ffc:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	2106      	movs	r1, #6
 8001004:	4618      	mov	r0, r3
 8001006:	f7ff fbb1 	bl	800076c <ChangeState>
            break;
 800100a:	e21a      	b.n	8001442 <ProcessUnitUpdate+0x972>

        case STATE_WAIT_R:
            if (has_data) {
 800100c:	f897 3145 	ldrb.w	r3, [r7, #325]	@ 0x145
 8001010:	2b00      	cmp	r3, #0
 8001012:	d055      	beq.n	80010c0 <ProcessUnitUpdate+0x5f0>
                GasFrame_t frame;
                if (Gas_ParseFrame(local_rx_buf, local_rx_len, &frame) == 0 && frame.cmd == 'R') {
 8001014:	f107 0284 	add.w	r2, r7, #132	@ 0x84
 8001018:	f8b7 1146 	ldrh.w	r1, [r7, #326]	@ 0x146
 800101c:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8001020:	4618      	mov	r0, r3
 8001022:	f000 fe40 	bl	8001ca6 <Gas_ParseFrame>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d145      	bne.n	80010b8 <ProcessUnitUpdate+0x5e8>
 800102c:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8001030:	2b52      	cmp	r3, #82	@ 0x52
 8001032:	d141      	bne.n	80010b8 <ProcessUnitUpdate+0x5e8>
                    if (frame.data_len >= 10) {
 8001034:	f897 309e 	ldrb.w	r3, [r7, #158]	@ 0x9e
 8001038:	2b09      	cmp	r3, #9
 800103a:	d925      	bls.n	8001088 <ProcessUnitUpdate+0x5b8>
                        char amount_str[7] = {0};
 800103c:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001040:	2200      	movs	r2, #0
 8001042:	601a      	str	r2, [r3, #0]
 8001044:	f8c3 2003 	str.w	r2, [r3, #3]
                        memcpy(amount_str, &frame.data[4], 6);
 8001048:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 800104c:	1dd9      	adds	r1, r3, #7
 800104e:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001052:	2206      	movs	r2, #6
 8001054:	4618      	mov	r0, r3
 8001056:	f014 fb8f 	bl	8015778 <memcpy>
                        unit->amount = (uint32_t)atol(amount_str);
 800105a:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800105e:	4618      	mov	r0, r3
 8001060:	f014 fa16 	bl	8015490 <atol>
 8001064:	4603      	mov	r3, r0
 8001066:	461a      	mov	r2, r3
 8001068:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800106c:	609a      	str	r2, [r3, #8]

                        UsbLog_Printf("UNIT%d R: amount=%lu\r\n", unit_idx + 1, unit->amount);
 800106e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001072:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8001076:	781b      	ldrb	r3, [r3, #0]
 8001078:	1c59      	adds	r1, r3, #1
 800107a:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800107e:	689b      	ldr	r3, [r3, #8]
 8001080:	461a      	mov	r2, r3
 8001082:	4834      	ldr	r0, [pc, #208]	@ (8001154 <ProcessUnitUpdate+0x684>)
 8001084:	f001 f8c4 	bl	8002210 <UsbLog_Printf>
                    }

                    // After R response, continue S-L-R-S cycle if still fuelling
                    if (unit->status == DS_FUELLING) {
 8001088:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800108c:	781b      	ldrb	r3, [r3, #0]
 800108e:	2b05      	cmp	r3, #5
 8001090:	d109      	bne.n	80010a6 <ProcessUnitUpdate+0x5d6>
                        ChangeState(unit_idx, STATE_SEND_STATUS);  // Continue cycle
 8001092:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001096:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	2101      	movs	r1, #1
 800109e:	4618      	mov	r0, r3
 80010a0:	f7ff fb64 	bl	800076c <ChangeState>
 80010a4:	e008      	b.n	80010b8 <ProcessUnitUpdate+0x5e8>
                    } else {
                        ChangeState(unit_idx, STATE_IDLE);
 80010a6:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80010aa:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	2100      	movs	r1, #0
 80010b2:	4618      	mov	r0, r3
 80010b4:	f7ff fb5a 	bl	800076c <ChangeState>
                    }
                    // DMA перезапускается в прерывании UARTEx_RxEventCallback
                }
                has_data = 0;
 80010b8:	2300      	movs	r3, #0
 80010ba:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145
                    ChangeState(unit_idx, STATE_SEND_R);
                } else {
                    ChangeState(unit_idx, STATE_IDLE);
                }
            }
            break;
 80010be:	e1ab      	b.n	8001418 <ProcessUnitUpdate+0x948>
            else if (IsStateTimeout(unit_idx, STATE_TIMEOUT_SHORT)) {
 80010c0:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80010c4:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	2164      	movs	r1, #100	@ 0x64
 80010cc:	4618      	mov	r0, r3
 80010ce:	f7ff fbf7 	bl	80008c0 <IsStateTimeout>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	f000 819f 	beq.w	8001418 <ProcessUnitUpdate+0x948>
                UsbLog_Printf("[TIMEOUT] UNIT%d WAIT_R\r\n", unit_idx + 1);
 80010da:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80010de:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	3301      	adds	r3, #1
 80010e6:	4619      	mov	r1, r3
 80010e8:	481b      	ldr	r0, [pc, #108]	@ (8001158 <ProcessUnitUpdate+0x688>)
 80010ea:	f001 f891 	bl	8002210 <UsbLog_Printf>
                if (retry_counts[unit_idx] < MAX_RETRIES) {
 80010ee:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80010f2:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	4a12      	ldr	r2, [pc, #72]	@ (8001144 <ProcessUnitUpdate+0x674>)
 80010fa:	5cd3      	ldrb	r3, [r2, r3]
 80010fc:	2b02      	cmp	r3, #2
 80010fe:	d814      	bhi.n	800112a <ProcessUnitUpdate+0x65a>
                    retry_counts[unit_idx]++;
 8001100:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001104:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	4a0e      	ldr	r2, [pc, #56]	@ (8001144 <ProcessUnitUpdate+0x674>)
 800110c:	5cd2      	ldrb	r2, [r2, r3]
 800110e:	3201      	adds	r2, #1
 8001110:	b2d1      	uxtb	r1, r2
 8001112:	4a0c      	ldr	r2, [pc, #48]	@ (8001144 <ProcessUnitUpdate+0x674>)
 8001114:	54d1      	strb	r1, [r2, r3]
                    ChangeState(unit_idx, STATE_SEND_R);
 8001116:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800111a:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 800111e:	781b      	ldrb	r3, [r3, #0]
 8001120:	2105      	movs	r1, #5
 8001122:	4618      	mov	r0, r3
 8001124:	f7ff fb22 	bl	800076c <ChangeState>
            break;
 8001128:	e176      	b.n	8001418 <ProcessUnitUpdate+0x948>
                    ChangeState(unit_idx, STATE_IDLE);
 800112a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800112e:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	2100      	movs	r1, #0
 8001136:	4618      	mov	r0, r3
 8001138:	f7ff fb18 	bl	800076c <ChangeState>
            break;
 800113c:	e16c      	b.n	8001418 <ProcessUnitUpdate+0x948>
 800113e:	bf00      	nop
 8001140:	0801644c 	.word	0x0801644c
 8001144:	24000370 	.word	0x24000370
 8001148:	080163e8 	.word	0x080163e8
 800114c:	0801646c 	.word	0x0801646c
 8001150:	0801649c 	.word	0x0801649c
 8001154:	080164b8 	.word	0x080164b8
 8001158:	080164d0 	.word	0x080164d0

        case STATE_SEND_T:
            SendFrame(unit_idx, 'T', "");
 800115c:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001160:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8001164:	781b      	ldrb	r3, [r3, #0]
 8001166:	4aaf      	ldr	r2, [pc, #700]	@ (8001424 <ProcessUnitUpdate+0x954>)
 8001168:	2154      	movs	r1, #84	@ 0x54
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff fb4c 	bl	8000808 <SendFrame>
            ChangeState(unit_idx, STATE_WAIT_T);
 8001170:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001174:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8001178:	781b      	ldrb	r3, [r3, #0]
 800117a:	2108      	movs	r1, #8
 800117c:	4618      	mov	r0, r3
 800117e:	f7ff faf5 	bl	800076c <ChangeState>
            break;
 8001182:	e15e      	b.n	8001442 <ProcessUnitUpdate+0x972>

        case STATE_WAIT_T:
            if (has_data) {
 8001184:	f897 3145 	ldrb.w	r3, [r7, #325]	@ 0x145
 8001188:	2b00      	cmp	r3, #0
 800118a:	f000 8085 	beq.w	8001298 <ProcessUnitUpdate+0x7c8>
                GasFrame_t frame;
                if (Gas_ParseFrame(local_rx_buf, local_rx_len, &frame) == 0 && frame.cmd == 'T') {
 800118e:	f107 0260 	add.w	r2, r7, #96	@ 0x60
 8001192:	f8b7 1146 	ldrh.w	r1, [r7, #326]	@ 0x146
 8001196:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 800119a:	4618      	mov	r0, r3
 800119c:	f000 fd83 	bl	8001ca6 <Gas_ParseFrame>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d174      	bne.n	8001290 <ProcessUnitUpdate+0x7c0>
 80011a6:	f897 3062 	ldrb.w	r3, [r7, #98]	@ 0x62
 80011aa:	2b54      	cmp	r3, #84	@ 0x54
 80011ac:	d170      	bne.n	8001290 <ProcessUnitUpdate+0x7c0>
                    if (frame.data_len >= 22) {
 80011ae:	f897 307a 	ldrb.w	r3, [r7, #122]	@ 0x7a
 80011b2:	2b15      	cmp	r3, #21
 80011b4:	d959      	bls.n	800126a <ProcessUnitUpdate+0x79a>
                        unit->nozzle = frame.data[0] - '0';
 80011b6:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 80011ba:	3b30      	subs	r3, #48	@ 0x30
 80011bc:	b2da      	uxtb	r2, r3
 80011be:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 80011c2:	705a      	strb	r2, [r3, #1]
                        unit->transaction_id = frame.data[1];
 80011c4:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 80011c8:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 80011cc:	761a      	strb	r2, [r3, #24]

                        char amount_str[7] = {0};
 80011ce:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80011d2:	2200      	movs	r2, #0
 80011d4:	601a      	str	r2, [r3, #0]
 80011d6:	f8c3 2003 	str.w	r2, [r3, #3]
                        memcpy(amount_str, &frame.data[4], 6);
 80011da:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80011de:	1dd9      	adds	r1, r3, #7
 80011e0:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80011e4:	2206      	movs	r2, #6
 80011e6:	4618      	mov	r0, r3
 80011e8:	f014 fac6 	bl	8015778 <memcpy>
                        unit->amount = (uint32_t)atol(amount_str);
 80011ec:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80011f0:	4618      	mov	r0, r3
 80011f2:	f014 f94d 	bl	8015490 <atol>
 80011f6:	4603      	mov	r3, r0
 80011f8:	461a      	mov	r2, r3
 80011fa:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 80011fe:	609a      	str	r2, [r3, #8]

                        char volume_str[7] = {0};
 8001200:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001204:	2200      	movs	r2, #0
 8001206:	601a      	str	r2, [r3, #0]
 8001208:	f8c3 2003 	str.w	r2, [r3, #3]
                        memcpy(volume_str, &frame.data[11], 6);
 800120c:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001210:	f103 010e 	add.w	r1, r3, #14
 8001214:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001218:	2206      	movs	r2, #6
 800121a:	4618      	mov	r0, r3
 800121c:	f014 faac 	bl	8015778 <memcpy>
                        unit->volume_cl = (uint32_t)atol(volume_str);
 8001220:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001224:	4618      	mov	r0, r3
 8001226:	f014 f933 	bl	8015490 <atol>
 800122a:	4603      	mov	r3, r0
 800122c:	461a      	mov	r2, r3
 800122e:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8001232:	605a      	str	r2, [r3, #4]

                        UsbLog_Printf("UNIT%d T: nozzle=%d, tid='%c', amount=%lu, volume=%lu cl\r\n",
 8001234:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001238:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 800123c:	781b      	ldrb	r3, [r3, #0]
 800123e:	1c59      	adds	r1, r3, #1
                            unit_idx + 1, unit->nozzle, unit->transaction_id,
 8001240:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8001244:	785b      	ldrb	r3, [r3, #1]
                        UsbLog_Printf("UNIT%d T: nozzle=%d, tid='%c', amount=%lu, volume=%lu cl\r\n",
 8001246:	4618      	mov	r0, r3
                            unit_idx + 1, unit->nozzle, unit->transaction_id,
 8001248:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800124c:	7e1b      	ldrb	r3, [r3, #24]
                        UsbLog_Printf("UNIT%d T: nozzle=%d, tid='%c', amount=%lu, volume=%lu cl\r\n",
 800124e:	461c      	mov	r4, r3
 8001250:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8001254:	689b      	ldr	r3, [r3, #8]
 8001256:	f8d7 2140 	ldr.w	r2, [r7, #320]	@ 0x140
 800125a:	6852      	ldr	r2, [r2, #4]
 800125c:	9201      	str	r2, [sp, #4]
 800125e:	9300      	str	r3, [sp, #0]
 8001260:	4623      	mov	r3, r4
 8001262:	4602      	mov	r2, r0
 8001264:	4870      	ldr	r0, [pc, #448]	@ (8001428 <ProcessUnitUpdate+0x958>)
 8001266:	f000 ffd3 	bl	8002210 <UsbLog_Printf>
                            unit->amount, unit->volume_cl);
                    }

                    UsbLog_Printf("UNIT%d T received - flag remains set until transaction closes\r\n", unit_idx + 1);
 800126a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800126e:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	3301      	adds	r3, #1
 8001276:	4619      	mov	r1, r3
 8001278:	486c      	ldr	r0, [pc, #432]	@ (800142c <ProcessUnitUpdate+0x95c>)
 800127a:	f000 ffc9 	bl	8002210 <UsbLog_Printf>
                    ChangeState(unit_idx, STATE_IDLE);
 800127e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001282:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8001286:	781b      	ldrb	r3, [r3, #0]
 8001288:	2100      	movs	r1, #0
 800128a:	4618      	mov	r0, r3
 800128c:	f7ff fa6e 	bl	800076c <ChangeState>
                    // DMA перезапускается в прерывании UARTEx_RxEventCallback
                }
                has_data = 0;
 8001290:	2300      	movs	r3, #0
 8001292:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145
            }
            else if (IsStateTimeout(unit_idx, STATE_TIMEOUT_SHORT)) {
                UsbLog_Printf("[TIMEOUT] UNIT%d WAIT_T\r\n", unit_idx + 1);
                ChangeState(unit_idx, STATE_IDLE);
            }
            break;
 8001296:	e0c1      	b.n	800141c <ProcessUnitUpdate+0x94c>
            else if (IsStateTimeout(unit_idx, STATE_TIMEOUT_SHORT)) {
 8001298:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800129c:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 80012a0:	781b      	ldrb	r3, [r3, #0]
 80012a2:	2164      	movs	r1, #100	@ 0x64
 80012a4:	4618      	mov	r0, r3
 80012a6:	f7ff fb0b 	bl	80008c0 <IsStateTimeout>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	f000 80b5 	beq.w	800141c <ProcessUnitUpdate+0x94c>
                UsbLog_Printf("[TIMEOUT] UNIT%d WAIT_T\r\n", unit_idx + 1);
 80012b2:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80012b6:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	3301      	adds	r3, #1
 80012be:	4619      	mov	r1, r3
 80012c0:	485b      	ldr	r0, [pc, #364]	@ (8001430 <ProcessUnitUpdate+0x960>)
 80012c2:	f000 ffa5 	bl	8002210 <UsbLog_Printf>
                ChangeState(unit_idx, STATE_IDLE);
 80012c6:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80012ca:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	2100      	movs	r1, #0
 80012d2:	4618      	mov	r0, r3
 80012d4:	f7ff fa4a 	bl	800076c <ChangeState>
            break;
 80012d8:	e0a0      	b.n	800141c <ProcessUnitUpdate+0x94c>

        case STATE_SEND_N:
            SendFrame(unit_idx, 'N', "");
 80012da:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80012de:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 80012e2:	781b      	ldrb	r3, [r3, #0]
 80012e4:	4a4f      	ldr	r2, [pc, #316]	@ (8001424 <ProcessUnitUpdate+0x954>)
 80012e6:	214e      	movs	r1, #78	@ 0x4e
 80012e8:	4618      	mov	r0, r3
 80012ea:	f7ff fa8d 	bl	8000808 <SendFrame>
            ChangeState(unit_idx, STATE_WAIT_N);
 80012ee:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80012f2:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	210a      	movs	r1, #10
 80012fa:	4618      	mov	r0, r3
 80012fc:	f7ff fa36 	bl	800076c <ChangeState>
            break;
 8001300:	e09f      	b.n	8001442 <ProcessUnitUpdate+0x972>

        case STATE_WAIT_N:
            if (has_data) {
 8001302:	f897 3145 	ldrb.w	r3, [r7, #325]	@ 0x145
 8001306:	2b00      	cmp	r3, #0
 8001308:	d02c      	beq.n	8001364 <ProcessUnitUpdate+0x894>
                // Обрабатываем ответ на команду N (обычно пустой ответ)
                GasFrame_t frame;
                if (Gas_ParseFrame(local_rx_buf, local_rx_len, &frame) == 0) {
 800130a:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800130e:	f8b7 1146 	ldrh.w	r1, [r7, #326]	@ 0x146
 8001312:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8001316:	4618      	mov	r0, r3
 8001318:	f000 fcc5 	bl	8001ca6 <Gas_ParseFrame>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d11c      	bne.n	800135c <ProcessUnitUpdate+0x88c>
                    UsbLog_Printf("UNIT%d N response received\r\n", unit_idx + 1);
 8001322:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001326:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	3301      	adds	r3, #1
 800132e:	4619      	mov	r1, r3
 8001330:	4840      	ldr	r0, [pc, #256]	@ (8001434 <ProcessUnitUpdate+0x964>)
 8001332:	f000 ff6d 	bl	8002210 <UsbLog_Printf>
                    // Сбрасываем флаги и возвращаемся к опросу статуса
                    unit->t_command_sent = 0;
 8001336:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800133a:	2200      	movs	r2, #0
 800133c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
                    unit->transaction_closed = 0;
 8001340:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8001344:	2200      	movs	r2, #0
 8001346:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
                    ChangeState(unit_idx, STATE_SEND_STATUS);
 800134a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800134e:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	2101      	movs	r1, #1
 8001356:	4618      	mov	r0, r3
 8001358:	f7ff fa08 	bl	800076c <ChangeState>
                    // DMA перезапускается в прерывании UARTEx_RxEventCallback
                }
                has_data = 0;
 800135c:	2300      	movs	r3, #0
 800135e:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145
            }
            else if (IsStateTimeout(unit_idx, 200)) {
                ChangeState(unit_idx, STATE_SEND_STATUS);
            }
            break;
 8001362:	e05d      	b.n	8001420 <ProcessUnitUpdate+0x950>
            else if (IsStateTimeout(unit_idx, 200)) {
 8001364:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001368:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	21c8      	movs	r1, #200	@ 0xc8
 8001370:	4618      	mov	r0, r3
 8001372:	f7ff faa5 	bl	80008c0 <IsStateTimeout>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d051      	beq.n	8001420 <ProcessUnitUpdate+0x950>
                ChangeState(unit_idx, STATE_SEND_STATUS);
 800137c:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001380:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8001384:	781b      	ldrb	r3, [r3, #0]
 8001386:	2101      	movs	r1, #1
 8001388:	4618      	mov	r0, r3
 800138a:	f7ff f9ef 	bl	800076c <ChangeState>
            break;
 800138e:	e047      	b.n	8001420 <ProcessUnitUpdate+0x950>

        case STATE_ERROR:
            UsbLog_Printf("UNIT%d [ERROR] Communication error, resetting\r\n", unit_idx + 1);
 8001390:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001394:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8001398:	781b      	ldrb	r3, [r3, #0]
 800139a:	3301      	adds	r3, #1
 800139c:	4619      	mov	r1, r3
 800139e:	4826      	ldr	r0, [pc, #152]	@ (8001438 <ProcessUnitUpdate+0x968>)
 80013a0:	f000 ff36 	bl	8002210 <UsbLog_Printf>
            unit->is_connected = 0;
 80013a4:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 80013a8:	2200      	movs	r2, #0
 80013aa:	765a      	strb	r2, [r3, #25]
            unit->t_command_sent = 0;
 80013ac:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 80013b0:	2200      	movs	r2, #0
 80013b2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
            if (IsStateTimeout(unit_idx, 500)) {
 80013b6:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80013ba:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80013c4:	4618      	mov	r0, r3
 80013c6:	f7ff fa7b 	bl	80008c0 <IsStateTimeout>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d037      	beq.n	8001440 <ProcessUnitUpdate+0x970>
                UsbLog_Printf("UNIT%d [ERROR] Recovery, returning to IDLE\r\n", unit_idx + 1);
 80013d0:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80013d4:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 80013d8:	781b      	ldrb	r3, [r3, #0]
 80013da:	3301      	adds	r3, #1
 80013dc:	4619      	mov	r1, r3
 80013de:	4817      	ldr	r0, [pc, #92]	@ (800143c <ProcessUnitUpdate+0x96c>)
 80013e0:	f000 ff16 	bl	8002210 <UsbLog_Printf>
                ChangeState(unit_idx, STATE_IDLE);
 80013e4:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80013e8:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 80013ec:	781b      	ldrb	r3, [r3, #0]
 80013ee:	2100      	movs	r1, #0
 80013f0:	4618      	mov	r0, r3
 80013f2:	f7ff f9bb 	bl	800076c <ChangeState>
            }
            break;
 80013f6:	e023      	b.n	8001440 <ProcessUnitUpdate+0x970>

        default:
            ChangeState(unit_idx, STATE_IDLE);
 80013f8:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80013fc:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	2100      	movs	r1, #0
 8001404:	4618      	mov	r0, r3
 8001406:	f7ff f9b1 	bl	800076c <ChangeState>
            break;
 800140a:	e01a      	b.n	8001442 <ProcessUnitUpdate+0x972>
            break;
 800140c:	bf00      	nop
 800140e:	e018      	b.n	8001442 <ProcessUnitUpdate+0x972>
            break;
 8001410:	bf00      	nop
 8001412:	e016      	b.n	8001442 <ProcessUnitUpdate+0x972>
            break;
 8001414:	bf00      	nop
 8001416:	e014      	b.n	8001442 <ProcessUnitUpdate+0x972>
            break;
 8001418:	bf00      	nop
 800141a:	e012      	b.n	8001442 <ProcessUnitUpdate+0x972>
            break;
 800141c:	bf00      	nop
 800141e:	e010      	b.n	8001442 <ProcessUnitUpdate+0x972>
            break;
 8001420:	bf00      	nop
 8001422:	e00e      	b.n	8001442 <ProcessUnitUpdate+0x972>
 8001424:	080163e8 	.word	0x080163e8
 8001428:	080164ec 	.word	0x080164ec
 800142c:	08016528 	.word	0x08016528
 8001430:	08016568 	.word	0x08016568
 8001434:	08016584 	.word	0x08016584
 8001438:	080165a4 	.word	0x080165a4
 800143c:	080165d4 	.word	0x080165d4
            break;
 8001440:	bf00      	nop
  __ASM volatile ("cpsid i" : : : "memory");
 8001442:	b672      	cpsid	i
}
 8001444:	bf00      	nop
    }

    // Проверка внеочередных сообщений
    __disable_irq();
    if (*rx_ready && !has_data) {
 8001446:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	b2db      	uxtb	r3, r3
 800144e:	2b00      	cmp	r3, #0
 8001450:	d018      	beq.n	8001484 <ProcessUnitUpdate+0x9b4>
 8001452:	f897 3145 	ldrb.w	r3, [r7, #325]	@ 0x145
 8001456:	2b00      	cmp	r3, #0
 8001458:	d114      	bne.n	8001484 <ProcessUnitUpdate+0x9b4>
        local_rx_len = *rx_len;
 800145a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800145e:	881b      	ldrh	r3, [r3, #0]
 8001460:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
        memcpy(local_rx_buf, rx_frame_buf, local_rx_len);
 8001464:	f8b7 2146 	ldrh.w	r2, [r7, #326]	@ 0x146
 8001468:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 800146c:	f8d7 1134 	ldr.w	r1, [r7, #308]	@ 0x134
 8001470:	4618      	mov	r0, r3
 8001472:	f014 f981 	bl	8015778 <memcpy>
        *rx_ready = 0;
 8001476:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800147a:	2200      	movs	r2, #0
 800147c:	701a      	strb	r2, [r3, #0]
        has_data = 1;
 800147e:	2301      	movs	r3, #1
 8001480:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145
  __ASM volatile ("cpsie i" : : : "memory");
 8001484:	b662      	cpsie	i
}
 8001486:	bf00      	nop
    }
    __enable_irq();
    
    if (has_data) {
 8001488:	f897 3145 	ldrb.w	r3, [r7, #325]	@ 0x145
 800148c:	2b00      	cmp	r3, #0
 800148e:	f000 808a 	beq.w	80015a6 <ProcessUnitUpdate+0xad6>
        GasFrame_t frame;
        if (Gas_ParseFrame(local_rx_buf, local_rx_len, &frame) == 0) {
 8001492:	f107 0218 	add.w	r2, r7, #24
 8001496:	f8b7 1146 	ldrh.w	r1, [r7, #326]	@ 0x146
 800149a:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 800149e:	4618      	mov	r0, r3
 80014a0:	f000 fc01 	bl	8001ca6 <Gas_ParseFrame>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d176      	bne.n	8001598 <ProcessUnitUpdate+0xac8>
            if (frame.cmd == 'C' && frame.data_len >= 11) {
 80014aa:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80014ae:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80014b2:	789b      	ldrb	r3, [r3, #2]
 80014b4:	2b43      	cmp	r3, #67	@ 0x43
 80014b6:	d139      	bne.n	800152c <ProcessUnitUpdate+0xa5c>
 80014b8:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80014bc:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80014c0:	7e9b      	ldrb	r3, [r3, #26]
 80014c2:	2b0a      	cmp	r3, #10
 80014c4:	d932      	bls.n	800152c <ProcessUnitUpdate+0xa5c>
                char totalizer_str[10] = {0};
 80014c6:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80014ca:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80014ce:	2200      	movs	r2, #0
 80014d0:	601a      	str	r2, [r3, #0]
 80014d2:	605a      	str	r2, [r3, #4]
 80014d4:	811a      	strh	r2, [r3, #8]
                memcpy(totalizer_str, &frame.data[2], 9);
 80014d6:	f107 0318 	add.w	r3, r7, #24
 80014da:	1d59      	adds	r1, r3, #5
 80014dc:	f107 030c 	add.w	r3, r7, #12
 80014e0:	2209      	movs	r2, #9
 80014e2:	4618      	mov	r0, r3
 80014e4:	f014 f948 	bl	8015778 <memcpy>
                unit->totalizer = (uint64_t)atoll(totalizer_str);
 80014e8:	f107 030c 	add.w	r3, r7, #12
 80014ec:	4618      	mov	r0, r3
 80014ee:	f014 f857 	bl	80155a0 <atoll>
 80014f2:	4602      	mov	r2, r0
 80014f4:	460b      	mov	r3, r1
 80014f6:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 80014fa:	e9c1 2304 	strd	r2, r3, [r1, #16]

                UsbLog_Printf("UNIT%d C: nozzle=%c, totalizer=%llu\r\n",
 80014fe:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001502:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	1c59      	adds	r1, r3, #1
                    unit_idx + 1, frame.data[0], (unsigned long long)unit->totalizer);
 800150a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800150e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001512:	78db      	ldrb	r3, [r3, #3]
                UsbLog_Printf("UNIT%d C: nozzle=%c, totalizer=%llu\r\n",
 8001514:	4618      	mov	r0, r3
                    unit_idx + 1, frame.data[0], (unsigned long long)unit->totalizer);
 8001516:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800151a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
                UsbLog_Printf("UNIT%d C: nozzle=%c, totalizer=%llu\r\n",
 800151e:	e9cd 2300 	strd	r2, r3, [sp]
 8001522:	4602      	mov	r2, r0
 8001524:	4835      	ldr	r0, [pc, #212]	@ (80015fc <ProcessUnitUpdate+0xb2c>)
 8001526:	f000 fe73 	bl	8002210 <UsbLog_Printf>
            if (frame.cmd == 'C' && frame.data_len >= 11) {
 800152a:	e035      	b.n	8001598 <ProcessUnitUpdate+0xac8>
                // Обновляем цену для этого ведомого, если получили общий тотализатор
                if (frame.data[0] == '0') {
                    // Цена хранится в другом месте, но это пример обработки
                }
            }
            else if (frame.cmd != 'S' && frame.cmd != 'L' && frame.cmd != 'R' && frame.cmd != 'T') {
 800152c:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001530:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001534:	789b      	ldrb	r3, [r3, #2]
 8001536:	2b53      	cmp	r3, #83	@ 0x53
 8001538:	d02e      	beq.n	8001598 <ProcessUnitUpdate+0xac8>
 800153a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800153e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001542:	789b      	ldrb	r3, [r3, #2]
 8001544:	2b4c      	cmp	r3, #76	@ 0x4c
 8001546:	d027      	beq.n	8001598 <ProcessUnitUpdate+0xac8>
 8001548:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800154c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001550:	789b      	ldrb	r3, [r3, #2]
 8001552:	2b52      	cmp	r3, #82	@ 0x52
 8001554:	d020      	beq.n	8001598 <ProcessUnitUpdate+0xac8>
 8001556:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800155a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800155e:	789b      	ldrb	r3, [r3, #2]
 8001560:	2b54      	cmp	r3, #84	@ 0x54
 8001562:	d019      	beq.n	8001598 <ProcessUnitUpdate+0xac8>
                UsbLog_Printf("UNIT%d RX unexpected cmd '%c': %.*s\r\n",
 8001564:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001568:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 800156c:	781b      	ldrb	r3, [r3, #0]
 800156e:	1c59      	adds	r1, r3, #1
                    unit_idx + 1, frame.cmd, frame.data_len, frame.data);
 8001570:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001574:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001578:	789b      	ldrb	r3, [r3, #2]
                UsbLog_Printf("UNIT%d RX unexpected cmd '%c': %.*s\r\n",
 800157a:	461a      	mov	r2, r3
                    unit_idx + 1, frame.cmd, frame.data_len, frame.data);
 800157c:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001580:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001584:	7e9b      	ldrb	r3, [r3, #26]
                UsbLog_Printf("UNIT%d RX unexpected cmd '%c': %.*s\r\n",
 8001586:	4618      	mov	r0, r3
 8001588:	f107 0318 	add.w	r3, r7, #24
 800158c:	3303      	adds	r3, #3
 800158e:	9300      	str	r3, [sp, #0]
 8001590:	4603      	mov	r3, r0
 8001592:	481b      	ldr	r0, [pc, #108]	@ (8001600 <ProcessUnitUpdate+0xb30>)
 8001594:	f000 fe3c 	bl	8002210 <UsbLog_Printf>
            }
        }
        HAL_UARTEx_ReceiveToIdle_DMA(huart, rx_dma_buf, sizeof(rx_dma_buf));
 8001598:	2204      	movs	r2, #4
 800159a:	f8d7 1138 	ldr.w	r1, [r7, #312]	@ 0x138
 800159e:	f8d7 013c 	ldr.w	r0, [r7, #316]	@ 0x13c
 80015a2:	f00f fe2e 	bl	8011202 <HAL_UARTEx_ReceiveToIdle_DMA>
    }
    
    if (now - unit->last_update_tick > 2000) {
 80015a6:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 80015aa:	69db      	ldr	r3, [r3, #28]
 80015ac:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 80015b0:	1ad3      	subs	r3, r2, r3
 80015b2:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80015b6:	d91d      	bls.n	80015f4 <ProcessUnitUpdate+0xb24>
        if (unit->is_connected) {
 80015b8:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 80015bc:	7e5b      	ldrb	r3, [r3, #25]
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d018      	beq.n	80015f4 <ProcessUnitUpdate+0xb24>
            unit->is_connected = 0;
 80015c2:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 80015c6:	2200      	movs	r2, #0
 80015c8:	765a      	strb	r2, [r3, #25]
            UsbLog_Printf("UNIT%d Dispenser connection timeout!\r\n", unit_idx + 1);
 80015ca:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80015ce:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	3301      	adds	r3, #1
 80015d6:	4619      	mov	r1, r3
 80015d8:	480a      	ldr	r0, [pc, #40]	@ (8001604 <ProcessUnitUpdate+0xb34>)
 80015da:	f000 fe19 	bl	8002210 <UsbLog_Printf>
            ChangeState(unit_idx, STATE_ERROR);
 80015de:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80015e2:	f2a3 1341 	subw	r3, r3, #321	@ 0x141
 80015e6:	781b      	ldrb	r3, [r3, #0]
 80015e8:	210b      	movs	r1, #11
 80015ea:	4618      	mov	r0, r3
 80015ec:	f7ff f8be 	bl	800076c <ChangeState>
 80015f0:	e000      	b.n	80015f4 <ProcessUnitUpdate+0xb24>
    if (unit_idx >= 2) return;
 80015f2:	bf00      	nop
        }
    }
}
 80015f4:	f507 77a6 	add.w	r7, r7, #332	@ 0x14c
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd90      	pop	{r4, r7, pc}
 80015fc:	08016604 	.word	0x08016604
 8001600:	0801662c 	.word	0x0801662c
 8001604:	08016654 	.word	0x08016654

08001608 <Dispenser_Update>:

void Dispenser_Update(void) {
 8001608:	b580      	push	{r7, lr}
 800160a:	af00      	add	r7, sp, #0
    // Обновление обоих ведомых устройств
    ProcessUnitUpdate(0);  // Ведомый 1 (USART2)
 800160c:	2000      	movs	r0, #0
 800160e:	f7ff fa5f 	bl	8000ad0 <ProcessUnitUpdate>
    ProcessUnitUpdate(1);  // Ведомый 2 (USART3)
 8001612:	2001      	movs	r0, #1
 8001614:	f7ff fa5c 	bl	8000ad0 <ProcessUnitUpdate>
}
 8001618:	bf00      	nop
 800161a:	bd80      	pop	{r7, pc}

0800161c <Dispenser_StartVolume>:

void Dispenser_StartVolume(uint8_t unit_idx, uint8_t nozzle, uint32_t volume_cl, uint32_t price) {
 800161c:	b580      	push	{r7, lr}
 800161e:	b090      	sub	sp, #64	@ 0x40
 8001620:	af02      	add	r7, sp, #8
 8001622:	60ba      	str	r2, [r7, #8]
 8001624:	607b      	str	r3, [r7, #4]
 8001626:	4603      	mov	r3, r0
 8001628:	73fb      	strb	r3, [r7, #15]
 800162a:	460b      	mov	r3, r1
 800162c:	73bb      	strb	r3, [r7, #14]
    if (unit_idx >= 2) return;
 800162e:	7bfb      	ldrb	r3, [r7, #15]
 8001630:	2b01      	cmp	r3, #1
 8001632:	d832      	bhi.n	800169a <Dispenser_StartVolume+0x7e>
    
    DispenserUnit_t *unit = &g_dispenser.units[unit_idx];
 8001634:	7bfa      	ldrb	r2, [r7, #15]
 8001636:	4613      	mov	r3, r2
 8001638:	005b      	lsls	r3, r3, #1
 800163a:	4413      	add	r3, r2
 800163c:	011b      	lsls	r3, r3, #4
 800163e:	4a19      	ldr	r2, [pc, #100]	@ (80016a4 <Dispenser_StartVolume+0x88>)
 8001640:	4413      	add	r3, r2
 8001642:	637b      	str	r3, [r7, #52]	@ 0x34
    
    unit->volume_cl = 0;
 8001644:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001646:	2200      	movs	r2, #0
 8001648:	605a      	str	r2, [r3, #4]
    unit->amount = 0;
 800164a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800164c:	2200      	movs	r2, #0
 800164e:	609a      	str	r2, [r3, #8]
    unit->transaction_id = 0;
 8001650:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001652:	2200      	movs	r2, #0
 8001654:	761a      	strb	r2, [r3, #24]
    unit->t_command_sent = 0;
 8001656:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001658:	2200      	movs	r2, #0
 800165a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    unit->transaction_closed = 0;
 800165e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001660:	2200      	movs	r2, #0
 8001662:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e

    UsbLog_Printf("UNIT%d Starting new volume transaction - reset T flag\r\n", unit_idx + 1);
 8001666:	7bfb      	ldrb	r3, [r7, #15]
 8001668:	3301      	adds	r3, #1
 800166a:	4619      	mov	r1, r3
 800166c:	480e      	ldr	r0, [pc, #56]	@ (80016a8 <Dispenser_StartVolume+0x8c>)
 800166e:	f000 fdcf 	bl	8002210 <UsbLog_Printf>

    char data[32];
    snprintf(data, sizeof(data), "%d;%06lu;%04lu",
 8001672:	7bba      	ldrb	r2, [r7, #14]
 8001674:	f107 0014 	add.w	r0, r7, #20
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	9301      	str	r3, [sp, #4]
 800167c:	68bb      	ldr	r3, [r7, #8]
 800167e:	9300      	str	r3, [sp, #0]
 8001680:	4613      	mov	r3, r2
 8001682:	4a0a      	ldr	r2, [pc, #40]	@ (80016ac <Dispenser_StartVolume+0x90>)
 8001684:	2120      	movs	r1, #32
 8001686:	f013 ff8f 	bl	80155a8 <sniprintf>
        (int)nozzle, (unsigned long)volume_cl, (unsigned long)price);
    SendFrame(unit_idx, 'V', data);
 800168a:	f107 0214 	add.w	r2, r7, #20
 800168e:	7bfb      	ldrb	r3, [r7, #15]
 8001690:	2156      	movs	r1, #86	@ 0x56
 8001692:	4618      	mov	r0, r3
 8001694:	f7ff f8b8 	bl	8000808 <SendFrame>
 8001698:	e000      	b.n	800169c <Dispenser_StartVolume+0x80>
    if (unit_idx >= 2) return;
 800169a:	bf00      	nop
}
 800169c:	3738      	adds	r7, #56	@ 0x38
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	240001c0 	.word	0x240001c0
 80016a8:	0801667c 	.word	0x0801667c
 80016ac:	080166b4 	.word	0x080166b4

080016b0 <Dispenser_StartAmount>:

void Dispenser_StartAmount(uint8_t unit_idx, uint8_t nozzle, uint32_t amount, uint32_t price) {
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b090      	sub	sp, #64	@ 0x40
 80016b4:	af02      	add	r7, sp, #8
 80016b6:	60ba      	str	r2, [r7, #8]
 80016b8:	607b      	str	r3, [r7, #4]
 80016ba:	4603      	mov	r3, r0
 80016bc:	73fb      	strb	r3, [r7, #15]
 80016be:	460b      	mov	r3, r1
 80016c0:	73bb      	strb	r3, [r7, #14]
    if (unit_idx >= 2) return;
 80016c2:	7bfb      	ldrb	r3, [r7, #15]
 80016c4:	2b01      	cmp	r3, #1
 80016c6:	d832      	bhi.n	800172e <Dispenser_StartAmount+0x7e>
    
    DispenserUnit_t *unit = &g_dispenser.units[unit_idx];
 80016c8:	7bfa      	ldrb	r2, [r7, #15]
 80016ca:	4613      	mov	r3, r2
 80016cc:	005b      	lsls	r3, r3, #1
 80016ce:	4413      	add	r3, r2
 80016d0:	011b      	lsls	r3, r3, #4
 80016d2:	4a19      	ldr	r2, [pc, #100]	@ (8001738 <Dispenser_StartAmount+0x88>)
 80016d4:	4413      	add	r3, r2
 80016d6:	637b      	str	r3, [r7, #52]	@ 0x34
    
    unit->volume_cl = 0;
 80016d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016da:	2200      	movs	r2, #0
 80016dc:	605a      	str	r2, [r3, #4]
    unit->amount = 0;
 80016de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016e0:	2200      	movs	r2, #0
 80016e2:	609a      	str	r2, [r3, #8]
    unit->transaction_id = 0;
 80016e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016e6:	2200      	movs	r2, #0
 80016e8:	761a      	strb	r2, [r3, #24]
    unit->t_command_sent = 0;
 80016ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016ec:	2200      	movs	r2, #0
 80016ee:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    unit->transaction_closed = 0;
 80016f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016f4:	2200      	movs	r2, #0
 80016f6:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e

    UsbLog_Printf("UNIT%d Starting new amount transaction - reset T flag\r\n", unit_idx + 1);
 80016fa:	7bfb      	ldrb	r3, [r7, #15]
 80016fc:	3301      	adds	r3, #1
 80016fe:	4619      	mov	r1, r3
 8001700:	480e      	ldr	r0, [pc, #56]	@ (800173c <Dispenser_StartAmount+0x8c>)
 8001702:	f000 fd85 	bl	8002210 <UsbLog_Printf>

    char data[32];
    snprintf(data, sizeof(data), "%d;%06lu;%04lu",
 8001706:	7bba      	ldrb	r2, [r7, #14]
 8001708:	f107 0014 	add.w	r0, r7, #20
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	9301      	str	r3, [sp, #4]
 8001710:	68bb      	ldr	r3, [r7, #8]
 8001712:	9300      	str	r3, [sp, #0]
 8001714:	4613      	mov	r3, r2
 8001716:	4a0a      	ldr	r2, [pc, #40]	@ (8001740 <Dispenser_StartAmount+0x90>)
 8001718:	2120      	movs	r1, #32
 800171a:	f013 ff45 	bl	80155a8 <sniprintf>
        (int)nozzle, (unsigned long)amount, (unsigned long)price);
    SendFrame(unit_idx, 'M', data);
 800171e:	f107 0214 	add.w	r2, r7, #20
 8001722:	7bfb      	ldrb	r3, [r7, #15]
 8001724:	214d      	movs	r1, #77	@ 0x4d
 8001726:	4618      	mov	r0, r3
 8001728:	f7ff f86e 	bl	8000808 <SendFrame>
 800172c:	e000      	b.n	8001730 <Dispenser_StartAmount+0x80>
    if (unit_idx >= 2) return;
 800172e:	bf00      	nop
}
 8001730:	3738      	adds	r7, #56	@ 0x38
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	240001c0 	.word	0x240001c0
 800173c:	080166c4 	.word	0x080166c4
 8001740:	080166b4 	.word	0x080166b4

08001744 <Dispenser_RequestTotalizer>:

void Dispenser_RequestTotalizer(uint8_t unit_idx) {
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
 800174a:	4603      	mov	r3, r0
 800174c:	71fb      	strb	r3, [r7, #7]
    if (unit_idx >= 2) return;
 800174e:	79fb      	ldrb	r3, [r7, #7]
 8001750:	2b01      	cmp	r3, #1
 8001752:	d806      	bhi.n	8001762 <Dispenser_RequestTotalizer+0x1e>
    
    SendFrame(unit_idx, 'C', "0");
 8001754:	79fb      	ldrb	r3, [r7, #7]
 8001756:	4a05      	ldr	r2, [pc, #20]	@ (800176c <Dispenser_RequestTotalizer+0x28>)
 8001758:	2143      	movs	r1, #67	@ 0x43
 800175a:	4618      	mov	r0, r3
 800175c:	f7ff f854 	bl	8000808 <SendFrame>
 8001760:	e000      	b.n	8001764 <Dispenser_RequestTotalizer+0x20>
    if (unit_idx >= 2) return;
 8001762:	bf00      	nop
}
 8001764:	3708      	adds	r7, #8
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	080166fc 	.word	0x080166fc

08001770 <Dispenser_CloseTransaction>:
    if (unit_idx >= 2) return;
    
    SendFrame(unit_idx, 'G', "");
}

void Dispenser_CloseTransaction(uint8_t unit_idx) {
 8001770:	b580      	push	{r7, lr}
 8001772:	b082      	sub	sp, #8
 8001774:	af00      	add	r7, sp, #0
 8001776:	4603      	mov	r3, r0
 8001778:	71fb      	strb	r3, [r7, #7]
    if (unit_idx >= 2) return;
 800177a:	79fb      	ldrb	r3, [r7, #7]
 800177c:	2b01      	cmp	r3, #1
 800177e:	d806      	bhi.n	800178e <Dispenser_CloseTransaction+0x1e>
    
    SendFrame(unit_idx, 'N', "");
 8001780:	79fb      	ldrb	r3, [r7, #7]
 8001782:	4a05      	ldr	r2, [pc, #20]	@ (8001798 <Dispenser_CloseTransaction+0x28>)
 8001784:	214e      	movs	r1, #78	@ 0x4e
 8001786:	4618      	mov	r0, r3
 8001788:	f7ff f83e 	bl	8000808 <SendFrame>
 800178c:	e000      	b.n	8001790 <Dispenser_CloseTransaction+0x20>
    if (unit_idx >= 2) return;
 800178e:	bf00      	nop
}
 8001790:	3708      	adds	r7, #8
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	080163e8 	.word	0x080163e8

0800179c <Dispenser_SwitchActiveUnit>:

// Функции для переключения между ведомыми
void Dispenser_SwitchActiveUnit(uint8_t unit_idx) {
 800179c:	b480      	push	{r7}
 800179e:	b083      	sub	sp, #12
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	4603      	mov	r3, r0
 80017a4:	71fb      	strb	r3, [r7, #7]
    if (unit_idx < 2) {
 80017a6:	79fb      	ldrb	r3, [r7, #7]
 80017a8:	2b01      	cmp	r3, #1
 80017aa:	d803      	bhi.n	80017b4 <Dispenser_SwitchActiveUnit+0x18>
        g_dispenser.active_unit = unit_idx;
 80017ac:	4a04      	ldr	r2, [pc, #16]	@ (80017c0 <Dispenser_SwitchActiveUnit+0x24>)
 80017ae:	79fb      	ldrb	r3, [r7, #7]
 80017b0:	f882 3060 	strb.w	r3, [r2, #96]	@ 0x60
    }
}
 80017b4:	bf00      	nop
 80017b6:	370c      	adds	r7, #12
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr
 80017c0:	240001c0 	.word	0x240001c0

080017c4 <Dispenser_GetActiveUnit>:

uint8_t Dispenser_GetActiveUnit(void) {
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
    return g_dispenser.active_unit;
 80017c8:	4b03      	ldr	r3, [pc, #12]	@ (80017d8 <Dispenser_GetActiveUnit+0x14>)
 80017ca:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	46bd      	mov	sp, r7
 80017d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d6:	4770      	bx	lr
 80017d8:	240001c0 	.word	0x240001c0

080017dc <Dispenser_GetUnit>:

DispenserUnit_t* Dispenser_GetUnit(uint8_t unit_idx) {
 80017dc:	b480      	push	{r7}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	4603      	mov	r3, r0
 80017e4:	71fb      	strb	r3, [r7, #7]
    if (unit_idx < 2) {
 80017e6:	79fb      	ldrb	r3, [r7, #7]
 80017e8:	2b01      	cmp	r3, #1
 80017ea:	d807      	bhi.n	80017fc <Dispenser_GetUnit+0x20>
        return &g_dispenser.units[unit_idx];
 80017ec:	79fa      	ldrb	r2, [r7, #7]
 80017ee:	4613      	mov	r3, r2
 80017f0:	005b      	lsls	r3, r3, #1
 80017f2:	4413      	add	r3, r2
 80017f4:	011b      	lsls	r3, r3, #4
 80017f6:	4a05      	ldr	r2, [pc, #20]	@ (800180c <Dispenser_GetUnit+0x30>)
 80017f8:	4413      	add	r3, r2
 80017fa:	e000      	b.n	80017fe <Dispenser_GetUnit+0x22>
    }
    return NULL;
 80017fc:	2300      	movs	r3, #0
}
 80017fe:	4618      	mov	r0, r3
 8001800:	370c      	adds	r7, #12
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr
 800180a:	bf00      	nop
 800180c:	240001c0 	.word	0x240001c0

08001810 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8001810:	b580      	push	{r7, lr}
 8001812:	b084      	sub	sp, #16
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
 8001818:	460b      	mov	r3, r1
 800181a:	807b      	strh	r3, [r7, #2]
    if (huart == &huart2) {
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	4a55      	ldr	r2, [pc, #340]	@ (8001974 <HAL_UARTEx_RxEventCallback+0x164>)
 8001820:	4293      	cmp	r3, r2
 8001822:	d14f      	bne.n	80018c4 <HAL_UARTEx_RxEventCallback+0xb4>
        if (Size <= sizeof(rx_frame_buf_uart2)) {
 8001824:	887b      	ldrh	r3, [r7, #2]
 8001826:	2b40      	cmp	r3, #64	@ 0x40
 8001828:	d846      	bhi.n	80018b8 <HAL_UARTEx_RxEventCallback+0xa8>
            memcpy(rx_frame_buf_uart2, rx_dma_buf_uart2, Size);
 800182a:	887b      	ldrh	r3, [r7, #2]
 800182c:	461a      	mov	r2, r3
 800182e:	4952      	ldr	r1, [pc, #328]	@ (8001978 <HAL_UARTEx_RxEventCallback+0x168>)
 8001830:	4852      	ldr	r0, [pc, #328]	@ (800197c <HAL_UARTEx_RxEventCallback+0x16c>)
 8001832:	f013 ffa1 	bl	8015778 <memcpy>
            rx_len_uart2 = Size;
 8001836:	4a52      	ldr	r2, [pc, #328]	@ (8001980 <HAL_UARTEx_RxEventCallback+0x170>)
 8001838:	887b      	ldrh	r3, [r7, #2]
 800183a:	8013      	strh	r3, [r2, #0]
            rx_ready_uart2 = 1;
 800183c:	4b51      	ldr	r3, [pc, #324]	@ (8001984 <HAL_UARTEx_RxEventCallback+0x174>)
 800183e:	2201      	movs	r2, #1
 8001840:	701a      	strb	r2, [r3, #0]

            #if 1
            UsbLog_Printf("UART2 RAW RX (%d): ", Size);
 8001842:	887b      	ldrh	r3, [r7, #2]
 8001844:	4619      	mov	r1, r3
 8001846:	4850      	ldr	r0, [pc, #320]	@ (8001988 <HAL_UARTEx_RxEventCallback+0x178>)
 8001848:	f000 fce2 	bl	8002210 <UsbLog_Printf>
            for (uint16_t i = 0; i < Size; i++) {
 800184c:	2300      	movs	r3, #0
 800184e:	81fb      	strh	r3, [r7, #14]
 8001850:	e009      	b.n	8001866 <HAL_UARTEx_RxEventCallback+0x56>
                UsbLog_Printf("%02X ", rx_dma_buf_uart2[i]);
 8001852:	89fb      	ldrh	r3, [r7, #14]
 8001854:	4a48      	ldr	r2, [pc, #288]	@ (8001978 <HAL_UARTEx_RxEventCallback+0x168>)
 8001856:	5cd3      	ldrb	r3, [r2, r3]
 8001858:	4619      	mov	r1, r3
 800185a:	484c      	ldr	r0, [pc, #304]	@ (800198c <HAL_UARTEx_RxEventCallback+0x17c>)
 800185c:	f000 fcd8 	bl	8002210 <UsbLog_Printf>
            for (uint16_t i = 0; i < Size; i++) {
 8001860:	89fb      	ldrh	r3, [r7, #14]
 8001862:	3301      	adds	r3, #1
 8001864:	81fb      	strh	r3, [r7, #14]
 8001866:	89fa      	ldrh	r2, [r7, #14]
 8001868:	887b      	ldrh	r3, [r7, #2]
 800186a:	429a      	cmp	r2, r3
 800186c:	d3f1      	bcc.n	8001852 <HAL_UARTEx_RxEventCallback+0x42>
            }
            UsbLog_Printf(" | ");
 800186e:	4848      	ldr	r0, [pc, #288]	@ (8001990 <HAL_UARTEx_RxEventCallback+0x180>)
 8001870:	f000 fcce 	bl	8002210 <UsbLog_Printf>
            for (uint16_t i = 0; i < Size; i++) {
 8001874:	2300      	movs	r3, #0
 8001876:	81bb      	strh	r3, [r7, #12]
 8001878:	e017      	b.n	80018aa <HAL_UARTEx_RxEventCallback+0x9a>
                if (rx_dma_buf_uart2[i] >= 32 && rx_dma_buf_uart2[i] < 127) {
 800187a:	89bb      	ldrh	r3, [r7, #12]
 800187c:	4a3e      	ldr	r2, [pc, #248]	@ (8001978 <HAL_UARTEx_RxEventCallback+0x168>)
 800187e:	5cd3      	ldrb	r3, [r2, r3]
 8001880:	2b1f      	cmp	r3, #31
 8001882:	d90c      	bls.n	800189e <HAL_UARTEx_RxEventCallback+0x8e>
 8001884:	89bb      	ldrh	r3, [r7, #12]
 8001886:	4a3c      	ldr	r2, [pc, #240]	@ (8001978 <HAL_UARTEx_RxEventCallback+0x168>)
 8001888:	5cd3      	ldrb	r3, [r2, r3]
 800188a:	2b7e      	cmp	r3, #126	@ 0x7e
 800188c:	d807      	bhi.n	800189e <HAL_UARTEx_RxEventCallback+0x8e>
                    UsbLog_Printf("%c", rx_dma_buf_uart2[i]);
 800188e:	89bb      	ldrh	r3, [r7, #12]
 8001890:	4a39      	ldr	r2, [pc, #228]	@ (8001978 <HAL_UARTEx_RxEventCallback+0x168>)
 8001892:	5cd3      	ldrb	r3, [r2, r3]
 8001894:	4619      	mov	r1, r3
 8001896:	483f      	ldr	r0, [pc, #252]	@ (8001994 <HAL_UARTEx_RxEventCallback+0x184>)
 8001898:	f000 fcba 	bl	8002210 <UsbLog_Printf>
 800189c:	e002      	b.n	80018a4 <HAL_UARTEx_RxEventCallback+0x94>
                } else {
                    UsbLog_Printf(".");
 800189e:	483e      	ldr	r0, [pc, #248]	@ (8001998 <HAL_UARTEx_RxEventCallback+0x188>)
 80018a0:	f000 fcb6 	bl	8002210 <UsbLog_Printf>
            for (uint16_t i = 0; i < Size; i++) {
 80018a4:	89bb      	ldrh	r3, [r7, #12]
 80018a6:	3301      	adds	r3, #1
 80018a8:	81bb      	strh	r3, [r7, #12]
 80018aa:	89ba      	ldrh	r2, [r7, #12]
 80018ac:	887b      	ldrh	r3, [r7, #2]
 80018ae:	429a      	cmp	r2, r3
 80018b0:	d3e3      	bcc.n	800187a <HAL_UARTEx_RxEventCallback+0x6a>
                }
            }
            UsbLog_Printf("\r\n");
 80018b2:	483a      	ldr	r0, [pc, #232]	@ (800199c <HAL_UARTEx_RxEventCallback+0x18c>)
 80018b4:	f000 fcac 	bl	8002210 <UsbLog_Printf>
            #endif
        }
        // ВАЖНО: Перезапуск DMA для продолжения приема
        HAL_UARTEx_ReceiveToIdle_DMA(&huart2, rx_dma_buf_uart2, sizeof(rx_dma_buf_uart2));
 80018b8:	2240      	movs	r2, #64	@ 0x40
 80018ba:	492f      	ldr	r1, [pc, #188]	@ (8001978 <HAL_UARTEx_RxEventCallback+0x168>)
 80018bc:	482d      	ldr	r0, [pc, #180]	@ (8001974 <HAL_UARTEx_RxEventCallback+0x164>)
 80018be:	f00f fca0 	bl	8011202 <HAL_UARTEx_ReceiveToIdle_DMA>
            #endif
        }
        // ВАЖНО: Перезапуск DMA для продолжения приема
        HAL_UARTEx_ReceiveToIdle_DMA(&huart3, rx_dma_buf_uart3, sizeof(rx_dma_buf_uart3));
    }
 80018c2:	e052      	b.n	800196a <HAL_UARTEx_RxEventCallback+0x15a>
    else if (huart == &huart3) {
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	4a36      	ldr	r2, [pc, #216]	@ (80019a0 <HAL_UARTEx_RxEventCallback+0x190>)
 80018c8:	4293      	cmp	r3, r2
 80018ca:	d14e      	bne.n	800196a <HAL_UARTEx_RxEventCallback+0x15a>
        if (Size <= sizeof(rx_frame_buf_uart3)) {
 80018cc:	887b      	ldrh	r3, [r7, #2]
 80018ce:	2b40      	cmp	r3, #64	@ 0x40
 80018d0:	d846      	bhi.n	8001960 <HAL_UARTEx_RxEventCallback+0x150>
            memcpy(rx_frame_buf_uart3, rx_dma_buf_uart3, Size);
 80018d2:	887b      	ldrh	r3, [r7, #2]
 80018d4:	461a      	mov	r2, r3
 80018d6:	4933      	ldr	r1, [pc, #204]	@ (80019a4 <HAL_UARTEx_RxEventCallback+0x194>)
 80018d8:	4833      	ldr	r0, [pc, #204]	@ (80019a8 <HAL_UARTEx_RxEventCallback+0x198>)
 80018da:	f013 ff4d 	bl	8015778 <memcpy>
            rx_len_uart3 = Size;
 80018de:	4a33      	ldr	r2, [pc, #204]	@ (80019ac <HAL_UARTEx_RxEventCallback+0x19c>)
 80018e0:	887b      	ldrh	r3, [r7, #2]
 80018e2:	8013      	strh	r3, [r2, #0]
            rx_ready_uart3 = 1;
 80018e4:	4b32      	ldr	r3, [pc, #200]	@ (80019b0 <HAL_UARTEx_RxEventCallback+0x1a0>)
 80018e6:	2201      	movs	r2, #1
 80018e8:	701a      	strb	r2, [r3, #0]
            UsbLog_Printf("UART3 RAW RX (%d): ", Size);
 80018ea:	887b      	ldrh	r3, [r7, #2]
 80018ec:	4619      	mov	r1, r3
 80018ee:	4831      	ldr	r0, [pc, #196]	@ (80019b4 <HAL_UARTEx_RxEventCallback+0x1a4>)
 80018f0:	f000 fc8e 	bl	8002210 <UsbLog_Printf>
            for (uint16_t i = 0; i < Size; i++) {
 80018f4:	2300      	movs	r3, #0
 80018f6:	817b      	strh	r3, [r7, #10]
 80018f8:	e009      	b.n	800190e <HAL_UARTEx_RxEventCallback+0xfe>
                UsbLog_Printf("%02X ", rx_dma_buf_uart3[i]);
 80018fa:	897b      	ldrh	r3, [r7, #10]
 80018fc:	4a29      	ldr	r2, [pc, #164]	@ (80019a4 <HAL_UARTEx_RxEventCallback+0x194>)
 80018fe:	5cd3      	ldrb	r3, [r2, r3]
 8001900:	4619      	mov	r1, r3
 8001902:	4822      	ldr	r0, [pc, #136]	@ (800198c <HAL_UARTEx_RxEventCallback+0x17c>)
 8001904:	f000 fc84 	bl	8002210 <UsbLog_Printf>
            for (uint16_t i = 0; i < Size; i++) {
 8001908:	897b      	ldrh	r3, [r7, #10]
 800190a:	3301      	adds	r3, #1
 800190c:	817b      	strh	r3, [r7, #10]
 800190e:	897a      	ldrh	r2, [r7, #10]
 8001910:	887b      	ldrh	r3, [r7, #2]
 8001912:	429a      	cmp	r2, r3
 8001914:	d3f1      	bcc.n	80018fa <HAL_UARTEx_RxEventCallback+0xea>
            UsbLog_Printf(" | ");
 8001916:	481e      	ldr	r0, [pc, #120]	@ (8001990 <HAL_UARTEx_RxEventCallback+0x180>)
 8001918:	f000 fc7a 	bl	8002210 <UsbLog_Printf>
            for (uint16_t i = 0; i < Size; i++) {
 800191c:	2300      	movs	r3, #0
 800191e:	813b      	strh	r3, [r7, #8]
 8001920:	e017      	b.n	8001952 <HAL_UARTEx_RxEventCallback+0x142>
                if (rx_dma_buf_uart3[i] >= 32 && rx_dma_buf_uart3[i] < 127) {
 8001922:	893b      	ldrh	r3, [r7, #8]
 8001924:	4a1f      	ldr	r2, [pc, #124]	@ (80019a4 <HAL_UARTEx_RxEventCallback+0x194>)
 8001926:	5cd3      	ldrb	r3, [r2, r3]
 8001928:	2b1f      	cmp	r3, #31
 800192a:	d90c      	bls.n	8001946 <HAL_UARTEx_RxEventCallback+0x136>
 800192c:	893b      	ldrh	r3, [r7, #8]
 800192e:	4a1d      	ldr	r2, [pc, #116]	@ (80019a4 <HAL_UARTEx_RxEventCallback+0x194>)
 8001930:	5cd3      	ldrb	r3, [r2, r3]
 8001932:	2b7e      	cmp	r3, #126	@ 0x7e
 8001934:	d807      	bhi.n	8001946 <HAL_UARTEx_RxEventCallback+0x136>
                    UsbLog_Printf("%c", rx_dma_buf_uart3[i]);
 8001936:	893b      	ldrh	r3, [r7, #8]
 8001938:	4a1a      	ldr	r2, [pc, #104]	@ (80019a4 <HAL_UARTEx_RxEventCallback+0x194>)
 800193a:	5cd3      	ldrb	r3, [r2, r3]
 800193c:	4619      	mov	r1, r3
 800193e:	4815      	ldr	r0, [pc, #84]	@ (8001994 <HAL_UARTEx_RxEventCallback+0x184>)
 8001940:	f000 fc66 	bl	8002210 <UsbLog_Printf>
 8001944:	e002      	b.n	800194c <HAL_UARTEx_RxEventCallback+0x13c>
                    UsbLog_Printf(".");
 8001946:	4814      	ldr	r0, [pc, #80]	@ (8001998 <HAL_UARTEx_RxEventCallback+0x188>)
 8001948:	f000 fc62 	bl	8002210 <UsbLog_Printf>
            for (uint16_t i = 0; i < Size; i++) {
 800194c:	893b      	ldrh	r3, [r7, #8]
 800194e:	3301      	adds	r3, #1
 8001950:	813b      	strh	r3, [r7, #8]
 8001952:	893a      	ldrh	r2, [r7, #8]
 8001954:	887b      	ldrh	r3, [r7, #2]
 8001956:	429a      	cmp	r2, r3
 8001958:	d3e3      	bcc.n	8001922 <HAL_UARTEx_RxEventCallback+0x112>
            UsbLog_Printf("\r\n");
 800195a:	4810      	ldr	r0, [pc, #64]	@ (800199c <HAL_UARTEx_RxEventCallback+0x18c>)
 800195c:	f000 fc58 	bl	8002210 <UsbLog_Printf>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart3, rx_dma_buf_uart3, sizeof(rx_dma_buf_uart3));
 8001960:	2240      	movs	r2, #64	@ 0x40
 8001962:	4910      	ldr	r1, [pc, #64]	@ (80019a4 <HAL_UARTEx_RxEventCallback+0x194>)
 8001964:	480e      	ldr	r0, [pc, #56]	@ (80019a0 <HAL_UARTEx_RxEventCallback+0x190>)
 8001966:	f00f fc4c 	bl	8011202 <HAL_UARTEx_ReceiveToIdle_DMA>
 800196a:	bf00      	nop
 800196c:	3710      	adds	r7, #16
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	24001250 	.word	0x24001250
 8001978:	24000268 	.word	0x24000268
 800197c:	240002a8 	.word	0x240002a8
 8001980:	240002e8 	.word	0x240002e8
 8001984:	240002ea 	.word	0x240002ea
 8001988:	08016700 	.word	0x08016700
 800198c:	08016714 	.word	0x08016714
 8001990:	0801671c 	.word	0x0801671c
 8001994:	08016720 	.word	0x08016720
 8001998:	08016724 	.word	0x08016724
 800199c:	08016728 	.word	0x08016728
 80019a0:	240012e4 	.word	0x240012e4
 80019a4:	240002ec 	.word	0x240002ec
 80019a8:	2400032c 	.word	0x2400032c
 80019ac:	2400036c 	.word	0x2400036c
 80019b0:	2400036e 	.word	0x2400036e
 80019b4:	0801672c 	.word	0x0801672c

080019b8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b082      	sub	sp, #8
 80019bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80019be:	4b1d      	ldr	r3, [pc, #116]	@ (8001a34 <MX_DMA_Init+0x7c>)
 80019c0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80019c4:	4a1b      	ldr	r2, [pc, #108]	@ (8001a34 <MX_DMA_Init+0x7c>)
 80019c6:	f043 0301 	orr.w	r3, r3, #1
 80019ca:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80019ce:	4b19      	ldr	r3, [pc, #100]	@ (8001a34 <MX_DMA_Init+0x7c>)
 80019d0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80019d4:	f003 0301 	and.w	r3, r3, #1
 80019d8:	607b      	str	r3, [r7, #4]
 80019da:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80019dc:	2200      	movs	r2, #0
 80019de:	2100      	movs	r1, #0
 80019e0:	200b      	movs	r0, #11
 80019e2:	f003 fbde 	bl	80051a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80019e6:	200b      	movs	r0, #11
 80019e8:	f003 fbf5 	bl	80051d6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 2, 0);
 80019ec:	2200      	movs	r2, #0
 80019ee:	2102      	movs	r1, #2
 80019f0:	200c      	movs	r0, #12
 80019f2:	f003 fbd6 	bl	80051a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80019f6:	200c      	movs	r0, #12
 80019f8:	f003 fbed 	bl	80051d6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 2, 0);
 80019fc:	2200      	movs	r2, #0
 80019fe:	2102      	movs	r1, #2
 8001a00:	200d      	movs	r0, #13
 8001a02:	f003 fbce 	bl	80051a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001a06:	200d      	movs	r0, #13
 8001a08:	f003 fbe5 	bl	80051d6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	2100      	movs	r1, #0
 8001a10:	200e      	movs	r0, #14
 8001a12:	f003 fbc6 	bl	80051a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001a16:	200e      	movs	r0, #14
 8001a18:	f003 fbdd 	bl	80051d6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 2, 0);
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	2102      	movs	r1, #2
 8001a20:	2010      	movs	r0, #16
 8001a22:	f003 fbbe 	bl	80051a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001a26:	2010      	movs	r0, #16
 8001a28:	f003 fbd5 	bl	80051d6 <HAL_NVIC_EnableIRQ>

}
 8001a2c:	bf00      	nop
 8001a2e:	3708      	adds	r7, #8
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	58024400 	.word	0x58024400

08001a38 <EEPROM_Write>:
#include "eeprom_at24.h"

#define EEPROM_PRICE_ADDR 0x0000
#define EEPROM_PRICE2_ADDR 0x0004  // Второй адрес для второй цены

HAL_StatusTypeDef EEPROM_Write(uint16_t mem_addr, uint8_t *data, uint16_t size) {
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b088      	sub	sp, #32
 8001a3c:	af04      	add	r7, sp, #16
 8001a3e:	4603      	mov	r3, r0
 8001a40:	6039      	str	r1, [r7, #0]
 8001a42:	80fb      	strh	r3, [r7, #6]
 8001a44:	4613      	mov	r3, r2
 8001a46:	80bb      	strh	r3, [r7, #4]
    HAL_StatusTypeDef status = HAL_I2C_Mem_Write(&hi2c1, AT24C256_ADDR, mem_addr, I2C_MEMADD_SIZE_16BIT, data, size, 100);
 8001a48:	88fa      	ldrh	r2, [r7, #6]
 8001a4a:	2364      	movs	r3, #100	@ 0x64
 8001a4c:	9302      	str	r3, [sp, #8]
 8001a4e:	88bb      	ldrh	r3, [r7, #4]
 8001a50:	9301      	str	r3, [sp, #4]
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	9300      	str	r3, [sp, #0]
 8001a56:	2302      	movs	r3, #2
 8001a58:	21a0      	movs	r1, #160	@ 0xa0
 8001a5a:	4808      	ldr	r0, [pc, #32]	@ (8001a7c <EEPROM_Write+0x44>)
 8001a5c:	f006 fd22 	bl	80084a4 <HAL_I2C_Mem_Write>
 8001a60:	4603      	mov	r3, r0
 8001a62:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK) {
 8001a64:	7bfb      	ldrb	r3, [r7, #15]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d102      	bne.n	8001a70 <EEPROM_Write+0x38>
        HAL_Delay(5); // Typical write cycle time for AT24C
 8001a6a:	2005      	movs	r0, #5
 8001a6c:	f003 fa8e 	bl	8004f8c <HAL_Delay>
    }
    return status;
 8001a70:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	3710      	adds	r7, #16
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	24000374 	.word	0x24000374

08001a80 <EEPROM_Read>:

HAL_StatusTypeDef EEPROM_Read(uint16_t mem_addr, uint8_t *data, uint16_t size) {
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b086      	sub	sp, #24
 8001a84:	af04      	add	r7, sp, #16
 8001a86:	4603      	mov	r3, r0
 8001a88:	6039      	str	r1, [r7, #0]
 8001a8a:	80fb      	strh	r3, [r7, #6]
 8001a8c:	4613      	mov	r3, r2
 8001a8e:	80bb      	strh	r3, [r7, #4]
    return HAL_I2C_Mem_Read(&hi2c1, AT24C256_ADDR, mem_addr, I2C_MEMADD_SIZE_16BIT, data, size, 100);
 8001a90:	88fa      	ldrh	r2, [r7, #6]
 8001a92:	2364      	movs	r3, #100	@ 0x64
 8001a94:	9302      	str	r3, [sp, #8]
 8001a96:	88bb      	ldrh	r3, [r7, #4]
 8001a98:	9301      	str	r3, [sp, #4]
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	9300      	str	r3, [sp, #0]
 8001a9e:	2302      	movs	r3, #2
 8001aa0:	21a0      	movs	r1, #160	@ 0xa0
 8001aa2:	4804      	ldr	r0, [pc, #16]	@ (8001ab4 <EEPROM_Read+0x34>)
 8001aa4:	f006 fe12 	bl	80086cc <HAL_I2C_Mem_Read>
 8001aa8:	4603      	mov	r3, r0
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	3708      	adds	r7, #8
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	24000374 	.word	0x24000374

08001ab8 <EEPROM_SavePrice>:

HAL_StatusTypeDef EEPROM_SavePrice(uint32_t price) {
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b084      	sub	sp, #16
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    buf[0] = (price >> 24) & 0xFF;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	0e1b      	lsrs	r3, r3, #24
 8001ac4:	b2db      	uxtb	r3, r3
 8001ac6:	733b      	strb	r3, [r7, #12]
    buf[1] = (price >> 16) & 0xFF;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	0c1b      	lsrs	r3, r3, #16
 8001acc:	b2db      	uxtb	r3, r3
 8001ace:	737b      	strb	r3, [r7, #13]
    buf[2] = (price >> 8) & 0xFF;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	0a1b      	lsrs	r3, r3, #8
 8001ad4:	b2db      	uxtb	r3, r3
 8001ad6:	73bb      	strb	r3, [r7, #14]
    buf[3] = price & 0xFF;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	b2db      	uxtb	r3, r3
 8001adc:	73fb      	strb	r3, [r7, #15]
    return EEPROM_Write(EEPROM_PRICE_ADDR, buf, 4);
 8001ade:	f107 030c 	add.w	r3, r7, #12
 8001ae2:	2204      	movs	r2, #4
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	2000      	movs	r0, #0
 8001ae8:	f7ff ffa6 	bl	8001a38 <EEPROM_Write>
 8001aec:	4603      	mov	r3, r0
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	3710      	adds	r7, #16
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}

08001af6 <EEPROM_LoadPrice>:

uint32_t EEPROM_LoadPrice(void) {
 8001af6:	b580      	push	{r7, lr}
 8001af8:	b082      	sub	sp, #8
 8001afa:	af00      	add	r7, sp, #0
    uint8_t buf[4];
    if (EEPROM_Read(EEPROM_PRICE_ADDR, buf, 4) != HAL_OK) return 0;
 8001afc:	1d3b      	adds	r3, r7, #4
 8001afe:	2204      	movs	r2, #4
 8001b00:	4619      	mov	r1, r3
 8001b02:	2000      	movs	r0, #0
 8001b04:	f7ff ffbc 	bl	8001a80 <EEPROM_Read>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d001      	beq.n	8001b12 <EEPROM_LoadPrice+0x1c>
 8001b0e:	2300      	movs	r3, #0
 8001b10:	e009      	b.n	8001b26 <EEPROM_LoadPrice+0x30>
    return (buf[0] << 24) | (buf[1] << 16) | (buf[2] << 8) | buf[3];
 8001b12:	793b      	ldrb	r3, [r7, #4]
 8001b14:	061a      	lsls	r2, r3, #24
 8001b16:	797b      	ldrb	r3, [r7, #5]
 8001b18:	041b      	lsls	r3, r3, #16
 8001b1a:	431a      	orrs	r2, r3
 8001b1c:	79bb      	ldrb	r3, [r7, #6]
 8001b1e:	021b      	lsls	r3, r3, #8
 8001b20:	4313      	orrs	r3, r2
 8001b22:	79fa      	ldrb	r2, [r7, #7]
 8001b24:	4313      	orrs	r3, r2
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	3708      	adds	r7, #8
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}

08001b2e <EEPROM_SavePriceToAddr>:

HAL_StatusTypeDef EEPROM_SavePriceToAddr(uint16_t addr, uint32_t price) {
 8001b2e:	b580      	push	{r7, lr}
 8001b30:	b084      	sub	sp, #16
 8001b32:	af00      	add	r7, sp, #0
 8001b34:	4603      	mov	r3, r0
 8001b36:	6039      	str	r1, [r7, #0]
 8001b38:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[4];
    buf[0] = (price >> 24) & 0xFF;
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	0e1b      	lsrs	r3, r3, #24
 8001b3e:	b2db      	uxtb	r3, r3
 8001b40:	733b      	strb	r3, [r7, #12]
    buf[1] = (price >> 16) & 0xFF;
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	0c1b      	lsrs	r3, r3, #16
 8001b46:	b2db      	uxtb	r3, r3
 8001b48:	737b      	strb	r3, [r7, #13]
    buf[2] = (price >> 8) & 0xFF;
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	0a1b      	lsrs	r3, r3, #8
 8001b4e:	b2db      	uxtb	r3, r3
 8001b50:	73bb      	strb	r3, [r7, #14]
    buf[3] = price & 0xFF;
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	b2db      	uxtb	r3, r3
 8001b56:	73fb      	strb	r3, [r7, #15]
    return EEPROM_Write(addr, buf, 4);
 8001b58:	f107 010c 	add.w	r1, r7, #12
 8001b5c:	88fb      	ldrh	r3, [r7, #6]
 8001b5e:	2204      	movs	r2, #4
 8001b60:	4618      	mov	r0, r3
 8001b62:	f7ff ff69 	bl	8001a38 <EEPROM_Write>
 8001b66:	4603      	mov	r3, r0
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	3710      	adds	r7, #16
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}

08001b70 <EEPROM_LoadPriceFromAddr>:

uint32_t EEPROM_LoadPriceFromAddr(uint16_t addr) {
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b084      	sub	sp, #16
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	4603      	mov	r3, r0
 8001b78:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[4];
    if (EEPROM_Read(addr, buf, 4) != HAL_OK) return 0;
 8001b7a:	f107 010c 	add.w	r1, r7, #12
 8001b7e:	88fb      	ldrh	r3, [r7, #6]
 8001b80:	2204      	movs	r2, #4
 8001b82:	4618      	mov	r0, r3
 8001b84:	f7ff ff7c 	bl	8001a80 <EEPROM_Read>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d001      	beq.n	8001b92 <EEPROM_LoadPriceFromAddr+0x22>
 8001b8e:	2300      	movs	r3, #0
 8001b90:	e009      	b.n	8001ba6 <EEPROM_LoadPriceFromAddr+0x36>
    return (buf[0] << 24) | (buf[1] << 16) | (buf[2] << 8) | buf[3];
 8001b92:	7b3b      	ldrb	r3, [r7, #12]
 8001b94:	061a      	lsls	r2, r3, #24
 8001b96:	7b7b      	ldrb	r3, [r7, #13]
 8001b98:	041b      	lsls	r3, r3, #16
 8001b9a:	431a      	orrs	r2, r3
 8001b9c:	7bbb      	ldrb	r3, [r7, #14]
 8001b9e:	021b      	lsls	r3, r3, #8
 8001ba0:	4313      	orrs	r3, r2
 8001ba2:	7bfa      	ldrb	r2, [r7, #15]
 8001ba4:	4313      	orrs	r3, r2
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	3710      	adds	r7, #16
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}

08001bae <Gas_CalculateCRC>:
#include "gaskitlink.h"

uint8_t Gas_CalculateCRC(const uint8_t *data, uint16_t len) {
 8001bae:	b480      	push	{r7}
 8001bb0:	b085      	sub	sp, #20
 8001bb2:	af00      	add	r7, sp, #0
 8001bb4:	6078      	str	r0, [r7, #4]
 8001bb6:	460b      	mov	r3, r1
 8001bb8:	807b      	strh	r3, [r7, #2]
    uint8_t crc = 0;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < len; i++) {
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	81bb      	strh	r3, [r7, #12]
 8001bc2:	e009      	b.n	8001bd8 <Gas_CalculateCRC+0x2a>
        crc ^= data[i];
 8001bc4:	89bb      	ldrh	r3, [r7, #12]
 8001bc6:	687a      	ldr	r2, [r7, #4]
 8001bc8:	4413      	add	r3, r2
 8001bca:	781a      	ldrb	r2, [r3, #0]
 8001bcc:	7bfb      	ldrb	r3, [r7, #15]
 8001bce:	4053      	eors	r3, r2
 8001bd0:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < len; i++) {
 8001bd2:	89bb      	ldrh	r3, [r7, #12]
 8001bd4:	3301      	adds	r3, #1
 8001bd6:	81bb      	strh	r3, [r7, #12]
 8001bd8:	89ba      	ldrh	r2, [r7, #12]
 8001bda:	887b      	ldrh	r3, [r7, #2]
 8001bdc:	429a      	cmp	r2, r3
 8001bde:	d3f1      	bcc.n	8001bc4 <Gas_CalculateCRC+0x16>
    }
    return crc;
 8001be0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	3714      	adds	r7, #20
 8001be6:	46bd      	mov	sp, r7
 8001be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bec:	4770      	bx	lr

08001bee <Gas_BuildFrame>:

uint16_t Gas_BuildFrame(uint8_t *buffer, uint8_t addr_high, uint8_t addr_low, char cmd, const char *data) {
 8001bee:	b590      	push	{r4, r7, lr}
 8001bf0:	b085      	sub	sp, #20
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	6078      	str	r0, [r7, #4]
 8001bf6:	4608      	mov	r0, r1
 8001bf8:	4611      	mov	r1, r2
 8001bfa:	461a      	mov	r2, r3
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	70fb      	strb	r3, [r7, #3]
 8001c00:	460b      	mov	r3, r1
 8001c02:	70bb      	strb	r3, [r7, #2]
 8001c04:	4613      	mov	r3, r2
 8001c06:	707b      	strb	r3, [r7, #1]
    uint16_t pos = 0;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	81fb      	strh	r3, [r7, #14]
    buffer[pos++] = GAS_STX;
 8001c0c:	89fb      	ldrh	r3, [r7, #14]
 8001c0e:	1c5a      	adds	r2, r3, #1
 8001c10:	81fa      	strh	r2, [r7, #14]
 8001c12:	461a      	mov	r2, r3
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	4413      	add	r3, r2
 8001c18:	2202      	movs	r2, #2
 8001c1a:	701a      	strb	r2, [r3, #0]
    buffer[pos++] = addr_high;
 8001c1c:	89fb      	ldrh	r3, [r7, #14]
 8001c1e:	1c5a      	adds	r2, r3, #1
 8001c20:	81fa      	strh	r2, [r7, #14]
 8001c22:	461a      	mov	r2, r3
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	4413      	add	r3, r2
 8001c28:	78fa      	ldrb	r2, [r7, #3]
 8001c2a:	701a      	strb	r2, [r3, #0]
    buffer[pos++] = addr_low;
 8001c2c:	89fb      	ldrh	r3, [r7, #14]
 8001c2e:	1c5a      	adds	r2, r3, #1
 8001c30:	81fa      	strh	r2, [r7, #14]
 8001c32:	461a      	mov	r2, r3
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	4413      	add	r3, r2
 8001c38:	78ba      	ldrb	r2, [r7, #2]
 8001c3a:	701a      	strb	r2, [r3, #0]
    buffer[pos++] = (uint8_t)cmd;
 8001c3c:	89fb      	ldrh	r3, [r7, #14]
 8001c3e:	1c5a      	adds	r2, r3, #1
 8001c40:	81fa      	strh	r2, [r7, #14]
 8001c42:	461a      	mov	r2, r3
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	4413      	add	r3, r2
 8001c48:	787a      	ldrb	r2, [r7, #1]
 8001c4a:	701a      	strb	r2, [r3, #0]
    
    if (data) {
 8001c4c:	6a3b      	ldr	r3, [r7, #32]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d015      	beq.n	8001c7e <Gas_BuildFrame+0x90>
        uint16_t data_len = (uint16_t)strlen(data);
 8001c52:	6a38      	ldr	r0, [r7, #32]
 8001c54:	f7fe fb44 	bl	80002e0 <strlen>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	81bb      	strh	r3, [r7, #12]
        if (data_len > 22) data_len = 22;
 8001c5c:	89bb      	ldrh	r3, [r7, #12]
 8001c5e:	2b16      	cmp	r3, #22
 8001c60:	d901      	bls.n	8001c66 <Gas_BuildFrame+0x78>
 8001c62:	2316      	movs	r3, #22
 8001c64:	81bb      	strh	r3, [r7, #12]
        memcpy(&buffer[pos], data, data_len);
 8001c66:	89fb      	ldrh	r3, [r7, #14]
 8001c68:	687a      	ldr	r2, [r7, #4]
 8001c6a:	4413      	add	r3, r2
 8001c6c:	89ba      	ldrh	r2, [r7, #12]
 8001c6e:	6a39      	ldr	r1, [r7, #32]
 8001c70:	4618      	mov	r0, r3
 8001c72:	f013 fd81 	bl	8015778 <memcpy>
        pos += data_len;
 8001c76:	89fa      	ldrh	r2, [r7, #14]
 8001c78:	89bb      	ldrh	r3, [r7, #12]
 8001c7a:	4413      	add	r3, r2
 8001c7c:	81fb      	strh	r3, [r7, #14]
    }
    
    buffer[pos] = Gas_CalculateCRC(&buffer[1], pos - 1);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	1c58      	adds	r0, r3, #1
 8001c82:	89fb      	ldrh	r3, [r7, #14]
 8001c84:	3b01      	subs	r3, #1
 8001c86:	b299      	uxth	r1, r3
 8001c88:	89fb      	ldrh	r3, [r7, #14]
 8001c8a:	687a      	ldr	r2, [r7, #4]
 8001c8c:	18d4      	adds	r4, r2, r3
 8001c8e:	f7ff ff8e 	bl	8001bae <Gas_CalculateCRC>
 8001c92:	4603      	mov	r3, r0
 8001c94:	7023      	strb	r3, [r4, #0]
    pos++;
 8001c96:	89fb      	ldrh	r3, [r7, #14]
 8001c98:	3301      	adds	r3, #1
 8001c9a:	81fb      	strh	r3, [r7, #14]
    
    return pos;
 8001c9c:	89fb      	ldrh	r3, [r7, #14]
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	3714      	adds	r7, #20
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd90      	pop	{r4, r7, pc}

08001ca6 <Gas_ParseFrame>:

int Gas_ParseFrame(const uint8_t *buffer, uint16_t len, GasFrame_t *frame) {
 8001ca6:	b580      	push	{r7, lr}
 8001ca8:	b086      	sub	sp, #24
 8001caa:	af00      	add	r7, sp, #0
 8001cac:	60f8      	str	r0, [r7, #12]
 8001cae:	460b      	mov	r3, r1
 8001cb0:	607a      	str	r2, [r7, #4]
 8001cb2:	817b      	strh	r3, [r7, #10]
    if (len < 5) return -1; // Too short
 8001cb4:	897b      	ldrh	r3, [r7, #10]
 8001cb6:	2b04      	cmp	r3, #4
 8001cb8:	d802      	bhi.n	8001cc0 <Gas_ParseFrame+0x1a>
 8001cba:	f04f 33ff 	mov.w	r3, #4294967295
 8001cbe:	e045      	b.n	8001d4c <Gas_ParseFrame+0xa6>
    if (buffer[0] != GAS_STX) return -2; // No STX
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	781b      	ldrb	r3, [r3, #0]
 8001cc4:	2b02      	cmp	r3, #2
 8001cc6:	d002      	beq.n	8001cce <Gas_ParseFrame+0x28>
 8001cc8:	f06f 0301 	mvn.w	r3, #1
 8001ccc:	e03e      	b.n	8001d4c <Gas_ParseFrame+0xa6>
    
    uint8_t crc_calc = Gas_CalculateCRC(&buffer[1], len - 2);
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	1c5a      	adds	r2, r3, #1
 8001cd2:	897b      	ldrh	r3, [r7, #10]
 8001cd4:	3b02      	subs	r3, #2
 8001cd6:	b29b      	uxth	r3, r3
 8001cd8:	4619      	mov	r1, r3
 8001cda:	4610      	mov	r0, r2
 8001cdc:	f7ff ff67 	bl	8001bae <Gas_CalculateCRC>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	75bb      	strb	r3, [r7, #22]
    if (crc_calc != buffer[len - 1]) return -3; // CRC Error
 8001ce4:	897b      	ldrh	r3, [r7, #10]
 8001ce6:	3b01      	subs	r3, #1
 8001ce8:	68fa      	ldr	r2, [r7, #12]
 8001cea:	4413      	add	r3, r2
 8001cec:	781b      	ldrb	r3, [r3, #0]
 8001cee:	7dba      	ldrb	r2, [r7, #22]
 8001cf0:	429a      	cmp	r2, r3
 8001cf2:	d002      	beq.n	8001cfa <Gas_ParseFrame+0x54>
 8001cf4:	f06f 0302 	mvn.w	r3, #2
 8001cf8:	e028      	b.n	8001d4c <Gas_ParseFrame+0xa6>
    
    frame->addr_high = buffer[1];
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	781a      	ldrb	r2, [r3, #0]
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	701a      	strb	r2, [r3, #0]
    frame->addr_low = buffer[2];
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	3302      	adds	r3, #2
 8001d08:	781a      	ldrb	r2, [r3, #0]
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	705a      	strb	r2, [r3, #1]
    frame->cmd = buffer[3];
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	3303      	adds	r3, #3
 8001d12:	781a      	ldrb	r2, [r3, #0]
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	709a      	strb	r2, [r3, #2]
    
    uint8_t data_len = len - 5;
 8001d18:	897b      	ldrh	r3, [r7, #10]
 8001d1a:	b2db      	uxtb	r3, r3
 8001d1c:	3b05      	subs	r3, #5
 8001d1e:	75fb      	strb	r3, [r7, #23]
    if (data_len > 22) data_len = 22;
 8001d20:	7dfb      	ldrb	r3, [r7, #23]
 8001d22:	2b16      	cmp	r3, #22
 8001d24:	d901      	bls.n	8001d2a <Gas_ParseFrame+0x84>
 8001d26:	2316      	movs	r3, #22
 8001d28:	75fb      	strb	r3, [r7, #23]
    frame->data_len = data_len;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	7dfa      	ldrb	r2, [r7, #23]
 8001d2e:	769a      	strb	r2, [r3, #26]
    memcpy(frame->data, &buffer[4], data_len);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	1cd8      	adds	r0, r3, #3
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	3304      	adds	r3, #4
 8001d38:	7dfa      	ldrb	r2, [r7, #23]
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	f013 fd1c 	bl	8015778 <memcpy>
    frame->data[data_len] = '\0';
 8001d40:	7dfb      	ldrb	r3, [r7, #23]
 8001d42:	687a      	ldr	r2, [r7, #4]
 8001d44:	4413      	add	r3, r2
 8001d46:	2200      	movs	r2, #0
 8001d48:	70da      	strb	r2, [r3, #3]
    
    return 0;
 8001d4a:	2300      	movs	r3, #0
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	3718      	adds	r7, #24
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}

08001d54 <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b08a      	sub	sp, #40	@ 0x28
 8001d58:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d5a:	f107 0314 	add.w	r3, r7, #20
 8001d5e:	2200      	movs	r2, #0
 8001d60:	601a      	str	r2, [r3, #0]
 8001d62:	605a      	str	r2, [r3, #4]
 8001d64:	609a      	str	r2, [r3, #8]
 8001d66:	60da      	str	r2, [r3, #12]
 8001d68:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d6a:	4b45      	ldr	r3, [pc, #276]	@ (8001e80 <MX_GPIO_Init+0x12c>)
 8001d6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d70:	4a43      	ldr	r2, [pc, #268]	@ (8001e80 <MX_GPIO_Init+0x12c>)
 8001d72:	f043 0304 	orr.w	r3, r3, #4
 8001d76:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001d7a:	4b41      	ldr	r3, [pc, #260]	@ (8001e80 <MX_GPIO_Init+0x12c>)
 8001d7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d80:	f003 0304 	and.w	r3, r3, #4
 8001d84:	613b      	str	r3, [r7, #16]
 8001d86:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d88:	4b3d      	ldr	r3, [pc, #244]	@ (8001e80 <MX_GPIO_Init+0x12c>)
 8001d8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d8e:	4a3c      	ldr	r2, [pc, #240]	@ (8001e80 <MX_GPIO_Init+0x12c>)
 8001d90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d94:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001d98:	4b39      	ldr	r3, [pc, #228]	@ (8001e80 <MX_GPIO_Init+0x12c>)
 8001d9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001da2:	60fb      	str	r3, [r7, #12]
 8001da4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001da6:	4b36      	ldr	r3, [pc, #216]	@ (8001e80 <MX_GPIO_Init+0x12c>)
 8001da8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001dac:	4a34      	ldr	r2, [pc, #208]	@ (8001e80 <MX_GPIO_Init+0x12c>)
 8001dae:	f043 0301 	orr.w	r3, r3, #1
 8001db2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001db6:	4b32      	ldr	r3, [pc, #200]	@ (8001e80 <MX_GPIO_Init+0x12c>)
 8001db8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001dbc:	f003 0301 	and.w	r3, r3, #1
 8001dc0:	60bb      	str	r3, [r7, #8]
 8001dc2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dc4:	4b2e      	ldr	r3, [pc, #184]	@ (8001e80 <MX_GPIO_Init+0x12c>)
 8001dc6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001dca:	4a2d      	ldr	r2, [pc, #180]	@ (8001e80 <MX_GPIO_Init+0x12c>)
 8001dcc:	f043 0302 	orr.w	r3, r3, #2
 8001dd0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001dd4:	4b2a      	ldr	r3, [pc, #168]	@ (8001e80 <MX_GPIO_Init+0x12c>)
 8001dd6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001dda:	f003 0302 	and.w	r3, r3, #2
 8001dde:	607b      	str	r3, [r7, #4]
 8001de0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001de2:	4b27      	ldr	r3, [pc, #156]	@ (8001e80 <MX_GPIO_Init+0x12c>)
 8001de4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001de8:	4a25      	ldr	r2, [pc, #148]	@ (8001e80 <MX_GPIO_Init+0x12c>)
 8001dea:	f043 0310 	orr.w	r3, r3, #16
 8001dee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001df2:	4b23      	ldr	r3, [pc, #140]	@ (8001e80 <MX_GPIO_Init+0x12c>)
 8001df4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001df8:	f003 0310 	and.w	r3, r3, #16
 8001dfc:	603b      	str	r3, [r7, #0]
 8001dfe:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_DC_Pin|SPI2_CS_Pin|SPI2_RST_Pin, GPIO_PIN_RESET);
 8001e00:	2200      	movs	r2, #0
 8001e02:	f245 0102 	movw	r1, #20482	@ 0x5002
 8001e06:	481f      	ldr	r0, [pc, #124]	@ (8001e84 <MX_GPIO_Init+0x130>)
 8001e08:	f006 fa96 	bl	8008338 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(KeyRow_1_GPIO_Port, KeyRow_1_Pin, GPIO_PIN_SET);
 8001e0c:	2201      	movs	r2, #1
 8001e0e:	2104      	movs	r1, #4
 8001e10:	481c      	ldr	r0, [pc, #112]	@ (8001e84 <MX_GPIO_Init+0x130>)
 8001e12:	f006 fa91 	bl	8008338 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, KeyRow_2_Pin|KeyRow_3_Pin|KeyRow_4_Pin|KeyRow_5_Pin, GPIO_PIN_SET);
 8001e16:	2201      	movs	r2, #1
 8001e18:	f44f 61f0 	mov.w	r1, #1920	@ 0x780
 8001e1c:	481a      	ldr	r0, [pc, #104]	@ (8001e88 <MX_GPIO_Init+0x134>)
 8001e1e:	f006 fa8b 	bl	8008338 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SPI2_DC_Pin KeyRow_1_Pin SPI2_CS_Pin SPI2_RST_Pin */
  GPIO_InitStruct.Pin = SPI2_DC_Pin|KeyRow_1_Pin|SPI2_CS_Pin|SPI2_RST_Pin;
 8001e22:	f245 0306 	movw	r3, #20486	@ 0x5006
 8001e26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e30:	2302      	movs	r3, #2
 8001e32:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e34:	f107 0314 	add.w	r3, r7, #20
 8001e38:	4619      	mov	r1, r3
 8001e3a:	4812      	ldr	r0, [pc, #72]	@ (8001e84 <MX_GPIO_Init+0x130>)
 8001e3c:	f006 f8b4 	bl	8007fa8 <HAL_GPIO_Init>

  /*Configure GPIO pins : KeyRow_2_Pin KeyRow_3_Pin KeyRow_4_Pin KeyRow_5_Pin */
  GPIO_InitStruct.Pin = KeyRow_2_Pin|KeyRow_3_Pin|KeyRow_4_Pin|KeyRow_5_Pin;
 8001e40:	f44f 63f0 	mov.w	r3, #1920	@ 0x780
 8001e44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e46:	2301      	movs	r3, #1
 8001e48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e4e:	2302      	movs	r3, #2
 8001e50:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e52:	f107 0314 	add.w	r3, r7, #20
 8001e56:	4619      	mov	r1, r3
 8001e58:	480b      	ldr	r0, [pc, #44]	@ (8001e88 <MX_GPIO_Init+0x134>)
 8001e5a:	f006 f8a5 	bl	8007fa8 <HAL_GPIO_Init>

  /*Configure GPIO pins : KeyCol_1_Pin KeyCol_2_Pin KeyCol_3_Pin KeyCol_4_Pin */
  GPIO_InitStruct.Pin = KeyCol_1_Pin|KeyCol_2_Pin|KeyCol_3_Pin|KeyCol_4_Pin;
 8001e5e:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 8001e62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e64:	2300      	movs	r3, #0
 8001e66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e68:	2301      	movs	r3, #1
 8001e6a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e6c:	f107 0314 	add.w	r3, r7, #20
 8001e70:	4619      	mov	r1, r3
 8001e72:	4805      	ldr	r0, [pc, #20]	@ (8001e88 <MX_GPIO_Init+0x134>)
 8001e74:	f006 f898 	bl	8007fa8 <HAL_GPIO_Init>

}
 8001e78:	bf00      	nop
 8001e7a:	3728      	adds	r7, #40	@ 0x28
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	58024400 	.word	0x58024400
 8001e84:	58020400 	.word	0x58020400
 8001e88:	58021000 	.word	0x58021000

08001e8c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001e90:	4b1b      	ldr	r3, [pc, #108]	@ (8001f00 <MX_I2C1_Init+0x74>)
 8001e92:	4a1c      	ldr	r2, [pc, #112]	@ (8001f04 <MX_I2C1_Init+0x78>)
 8001e94:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B03FDB;
 8001e96:	4b1a      	ldr	r3, [pc, #104]	@ (8001f00 <MX_I2C1_Init+0x74>)
 8001e98:	4a1b      	ldr	r2, [pc, #108]	@ (8001f08 <MX_I2C1_Init+0x7c>)
 8001e9a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001e9c:	4b18      	ldr	r3, [pc, #96]	@ (8001f00 <MX_I2C1_Init+0x74>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ea2:	4b17      	ldr	r3, [pc, #92]	@ (8001f00 <MX_I2C1_Init+0x74>)
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ea8:	4b15      	ldr	r3, [pc, #84]	@ (8001f00 <MX_I2C1_Init+0x74>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001eae:	4b14      	ldr	r3, [pc, #80]	@ (8001f00 <MX_I2C1_Init+0x74>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001eb4:	4b12      	ldr	r3, [pc, #72]	@ (8001f00 <MX_I2C1_Init+0x74>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001eba:	4b11      	ldr	r3, [pc, #68]	@ (8001f00 <MX_I2C1_Init+0x74>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001ec0:	4b0f      	ldr	r3, [pc, #60]	@ (8001f00 <MX_I2C1_Init+0x74>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001ec6:	480e      	ldr	r0, [pc, #56]	@ (8001f00 <MX_I2C1_Init+0x74>)
 8001ec8:	f006 fa50 	bl	800836c <HAL_I2C_Init>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d001      	beq.n	8001ed6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001ed2:	f000 fb4b 	bl	800256c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001ed6:	2100      	movs	r1, #0
 8001ed8:	4809      	ldr	r0, [pc, #36]	@ (8001f00 <MX_I2C1_Init+0x74>)
 8001eda:	f007 feb7 	bl	8009c4c <HAL_I2CEx_ConfigAnalogFilter>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d001      	beq.n	8001ee8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001ee4:	f000 fb42 	bl	800256c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001ee8:	2100      	movs	r1, #0
 8001eea:	4805      	ldr	r0, [pc, #20]	@ (8001f00 <MX_I2C1_Init+0x74>)
 8001eec:	f007 fef9 	bl	8009ce2 <HAL_I2CEx_ConfigDigitalFilter>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d001      	beq.n	8001efa <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001ef6:	f000 fb39 	bl	800256c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001efa:	bf00      	nop
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	24000374 	.word	0x24000374
 8001f04:	40005400 	.word	0x40005400
 8001f08:	00b03fdb 	.word	0x00b03fdb

08001f0c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b0ba      	sub	sp, #232	@ 0xe8
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f14:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001f18:	2200      	movs	r2, #0
 8001f1a:	601a      	str	r2, [r3, #0]
 8001f1c:	605a      	str	r2, [r3, #4]
 8001f1e:	609a      	str	r2, [r3, #8]
 8001f20:	60da      	str	r2, [r3, #12]
 8001f22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f24:	f107 0310 	add.w	r3, r7, #16
 8001f28:	22c0      	movs	r2, #192	@ 0xc0
 8001f2a:	2100      	movs	r1, #0
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f013 fbcf 	bl	80156d0 <memset>
  if(i2cHandle->Instance==I2C1)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4a2e      	ldr	r2, [pc, #184]	@ (8001ff0 <HAL_I2C_MspInit+0xe4>)
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d155      	bne.n	8001fe8 <HAL_I2C_MspInit+0xdc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001f3c:	f04f 0208 	mov.w	r2, #8
 8001f40:	f04f 0300 	mov.w	r3, #0
 8001f44:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f4e:	f107 0310 	add.w	r3, r7, #16
 8001f52:	4618      	mov	r0, r3
 8001f54:	f00a f9e2 	bl	800c31c <HAL_RCCEx_PeriphCLKConfig>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d001      	beq.n	8001f62 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8001f5e:	f000 fb05 	bl	800256c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f62:	4b24      	ldr	r3, [pc, #144]	@ (8001ff4 <HAL_I2C_MspInit+0xe8>)
 8001f64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f68:	4a22      	ldr	r2, [pc, #136]	@ (8001ff4 <HAL_I2C_MspInit+0xe8>)
 8001f6a:	f043 0302 	orr.w	r3, r3, #2
 8001f6e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001f72:	4b20      	ldr	r3, [pc, #128]	@ (8001ff4 <HAL_I2C_MspInit+0xe8>)
 8001f74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f78:	f003 0302 	and.w	r3, r3, #2
 8001f7c:	60fb      	str	r3, [r7, #12]
 8001f7e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001f80:	23c0      	movs	r3, #192	@ 0xc0
 8001f82:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f86:	2312      	movs	r3, #18
 8001f88:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f92:	2302      	movs	r3, #2
 8001f94:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001f98:	2304      	movs	r3, #4
 8001f9a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f9e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001fa2:	4619      	mov	r1, r3
 8001fa4:	4814      	ldr	r0, [pc, #80]	@ (8001ff8 <HAL_I2C_MspInit+0xec>)
 8001fa6:	f005 ffff 	bl	8007fa8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001faa:	4b12      	ldr	r3, [pc, #72]	@ (8001ff4 <HAL_I2C_MspInit+0xe8>)
 8001fac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001fb0:	4a10      	ldr	r2, [pc, #64]	@ (8001ff4 <HAL_I2C_MspInit+0xe8>)
 8001fb2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001fb6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001fba:	4b0e      	ldr	r3, [pc, #56]	@ (8001ff4 <HAL_I2C_MspInit+0xe8>)
 8001fbc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001fc0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001fc4:	60bb      	str	r3, [r7, #8]
 8001fc6:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 12, 0);
 8001fc8:	2200      	movs	r2, #0
 8001fca:	210c      	movs	r1, #12
 8001fcc:	201f      	movs	r0, #31
 8001fce:	f003 f8e8 	bl	80051a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001fd2:	201f      	movs	r0, #31
 8001fd4:	f003 f8ff 	bl	80051d6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 12, 0);
 8001fd8:	2200      	movs	r2, #0
 8001fda:	210c      	movs	r1, #12
 8001fdc:	2020      	movs	r0, #32
 8001fde:	f003 f8e0 	bl	80051a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001fe2:	2020      	movs	r0, #32
 8001fe4:	f003 f8f7 	bl	80051d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001fe8:	bf00      	nop
 8001fea:	37e8      	adds	r7, #232	@ 0xe8
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd80      	pop	{r7, pc}
 8001ff0:	40005400 	.word	0x40005400
 8001ff4:	58024400 	.word	0x58024400
 8001ff8:	58020400 	.word	0x58020400

08001ffc <Keyboard_Init>:
};

static char last_key = 0;
static uint32_t last_scan_time = 0;

void Keyboard_Init(void) {
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b082      	sub	sp, #8
 8002000:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < KEY_ROWS; i++) {
 8002002:	2300      	movs	r3, #0
 8002004:	71fb      	strb	r3, [r7, #7]
 8002006:	e00e      	b.n	8002026 <Keyboard_Init+0x2a>
        HAL_GPIO_WritePin(row_ports[i], row_pins[i], GPIO_PIN_SET);
 8002008:	79fb      	ldrb	r3, [r7, #7]
 800200a:	4a0b      	ldr	r2, [pc, #44]	@ (8002038 <Keyboard_Init+0x3c>)
 800200c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002010:	79fb      	ldrb	r3, [r7, #7]
 8002012:	4a0a      	ldr	r2, [pc, #40]	@ (800203c <Keyboard_Init+0x40>)
 8002014:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002018:	2201      	movs	r2, #1
 800201a:	4619      	mov	r1, r3
 800201c:	f006 f98c 	bl	8008338 <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < KEY_ROWS; i++) {
 8002020:	79fb      	ldrb	r3, [r7, #7]
 8002022:	3301      	adds	r3, #1
 8002024:	71fb      	strb	r3, [r7, #7]
 8002026:	79fb      	ldrb	r3, [r7, #7]
 8002028:	2b04      	cmp	r3, #4
 800202a:	d9ed      	bls.n	8002008 <Keyboard_Init+0xc>
    }
}
 800202c:	bf00      	nop
 800202e:	bf00      	nop
 8002030:	3708      	adds	r7, #8
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	24000000 	.word	0x24000000
 800203c:	24000014 	.word	0x24000014

08002040 <Keyboard_Scan>:

char Keyboard_Scan(void) {
 8002040:	b580      	push	{r7, lr}
 8002042:	b082      	sub	sp, #8
 8002044:	af00      	add	r7, sp, #0
    for (uint8_t r = 0; r < KEY_ROWS; r++) {
 8002046:	2300      	movs	r3, #0
 8002048:	71fb      	strb	r3, [r7, #7]
 800204a:	e04f      	b.n	80020ec <Keyboard_Scan+0xac>
        HAL_GPIO_WritePin(row_ports[r], row_pins[r], GPIO_PIN_RESET);
 800204c:	79fb      	ldrb	r3, [r7, #7]
 800204e:	4a2b      	ldr	r2, [pc, #172]	@ (80020fc <Keyboard_Scan+0xbc>)
 8002050:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002054:	79fb      	ldrb	r3, [r7, #7]
 8002056:	4a2a      	ldr	r2, [pc, #168]	@ (8002100 <Keyboard_Scan+0xc0>)
 8002058:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800205c:	2200      	movs	r2, #0
 800205e:	4619      	mov	r1, r3
 8002060:	f006 f96a 	bl	8008338 <HAL_GPIO_WritePin>
        
        for(volatile int i=0; i<50; i++);
 8002064:	2300      	movs	r3, #0
 8002066:	603b      	str	r3, [r7, #0]
 8002068:	e002      	b.n	8002070 <Keyboard_Scan+0x30>
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	3301      	adds	r3, #1
 800206e:	603b      	str	r3, [r7, #0]
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	2b31      	cmp	r3, #49	@ 0x31
 8002074:	ddf9      	ble.n	800206a <Keyboard_Scan+0x2a>

        for (uint8_t c = 0; c < KEY_COLS; c++) {
 8002076:	2300      	movs	r3, #0
 8002078:	71bb      	strb	r3, [r7, #6]
 800207a:	e025      	b.n	80020c8 <Keyboard_Scan+0x88>
            if (HAL_GPIO_ReadPin(col_ports[c], col_pins[c]) == GPIO_PIN_RESET) {
 800207c:	79bb      	ldrb	r3, [r7, #6]
 800207e:	4a21      	ldr	r2, [pc, #132]	@ (8002104 <Keyboard_Scan+0xc4>)
 8002080:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002084:	79bb      	ldrb	r3, [r7, #6]
 8002086:	4920      	ldr	r1, [pc, #128]	@ (8002108 <Keyboard_Scan+0xc8>)
 8002088:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800208c:	4619      	mov	r1, r3
 800208e:	4610      	mov	r0, r2
 8002090:	f006 f93a 	bl	8008308 <HAL_GPIO_ReadPin>
 8002094:	4603      	mov	r3, r0
 8002096:	2b00      	cmp	r3, #0
 8002098:	d113      	bne.n	80020c2 <Keyboard_Scan+0x82>
                HAL_GPIO_WritePin(row_ports[r], row_pins[r], GPIO_PIN_SET);
 800209a:	79fb      	ldrb	r3, [r7, #7]
 800209c:	4a17      	ldr	r2, [pc, #92]	@ (80020fc <Keyboard_Scan+0xbc>)
 800209e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80020a2:	79fb      	ldrb	r3, [r7, #7]
 80020a4:	4a16      	ldr	r2, [pc, #88]	@ (8002100 <Keyboard_Scan+0xc0>)
 80020a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80020aa:	2201      	movs	r2, #1
 80020ac:	4619      	mov	r1, r3
 80020ae:	f006 f943 	bl	8008338 <HAL_GPIO_WritePin>
                return key_map[r][c];
 80020b2:	79fa      	ldrb	r2, [r7, #7]
 80020b4:	79bb      	ldrb	r3, [r7, #6]
 80020b6:	4915      	ldr	r1, [pc, #84]	@ (800210c <Keyboard_Scan+0xcc>)
 80020b8:	0092      	lsls	r2, r2, #2
 80020ba:	440a      	add	r2, r1
 80020bc:	4413      	add	r3, r2
 80020be:	781b      	ldrb	r3, [r3, #0]
 80020c0:	e018      	b.n	80020f4 <Keyboard_Scan+0xb4>
        for (uint8_t c = 0; c < KEY_COLS; c++) {
 80020c2:	79bb      	ldrb	r3, [r7, #6]
 80020c4:	3301      	adds	r3, #1
 80020c6:	71bb      	strb	r3, [r7, #6]
 80020c8:	79bb      	ldrb	r3, [r7, #6]
 80020ca:	2b03      	cmp	r3, #3
 80020cc:	d9d6      	bls.n	800207c <Keyboard_Scan+0x3c>
            }
        }
        HAL_GPIO_WritePin(row_ports[r], row_pins[r], GPIO_PIN_SET);
 80020ce:	79fb      	ldrb	r3, [r7, #7]
 80020d0:	4a0a      	ldr	r2, [pc, #40]	@ (80020fc <Keyboard_Scan+0xbc>)
 80020d2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80020d6:	79fb      	ldrb	r3, [r7, #7]
 80020d8:	4a09      	ldr	r2, [pc, #36]	@ (8002100 <Keyboard_Scan+0xc0>)
 80020da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80020de:	2201      	movs	r2, #1
 80020e0:	4619      	mov	r1, r3
 80020e2:	f006 f929 	bl	8008338 <HAL_GPIO_WritePin>
    for (uint8_t r = 0; r < KEY_ROWS; r++) {
 80020e6:	79fb      	ldrb	r3, [r7, #7]
 80020e8:	3301      	adds	r3, #1
 80020ea:	71fb      	strb	r3, [r7, #7]
 80020ec:	79fb      	ldrb	r3, [r7, #7]
 80020ee:	2b04      	cmp	r3, #4
 80020f0:	d9ac      	bls.n	800204c <Keyboard_Scan+0xc>
    }
    return 0;
 80020f2:	2300      	movs	r3, #0
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	3708      	adds	r7, #8
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	24000000 	.word	0x24000000
 8002100:	24000014 	.word	0x24000014
 8002104:	24000020 	.word	0x24000020
 8002108:	24000030 	.word	0x24000030
 800210c:	08016b44 	.word	0x08016b44

08002110 <Keyboard_GetKey>:

char Keyboard_GetKey(void) {
 8002110:	b580      	push	{r7, lr}
 8002112:	b082      	sub	sp, #8
 8002114:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 8002116:	f002 ff2d 	bl	8004f74 <HAL_GetTick>
 800211a:	6078      	str	r0, [r7, #4]
    
    // ИСПРАВЛЕНИЕ #5: Убрана избыточная проверка переполнения
    // Unsigned arithmetic автоматически обрабатывает wrap-around
    if ((now - last_scan_time) >= 50) {
 800211c:	4b0f      	ldr	r3, [pc, #60]	@ (800215c <Keyboard_GetKey+0x4c>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	687a      	ldr	r2, [r7, #4]
 8002122:	1ad3      	subs	r3, r2, r3
 8002124:	2b31      	cmp	r3, #49	@ 0x31
 8002126:	d913      	bls.n	8002150 <Keyboard_GetKey+0x40>
        last_scan_time = now;
 8002128:	4a0c      	ldr	r2, [pc, #48]	@ (800215c <Keyboard_GetKey+0x4c>)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6013      	str	r3, [r2, #0]
        
        char current_key = Keyboard_Scan();
 800212e:	f7ff ff87 	bl	8002040 <Keyboard_Scan>
 8002132:	4603      	mov	r3, r0
 8002134:	70fb      	strb	r3, [r7, #3]
        
        if (current_key != last_key) {
 8002136:	4b0a      	ldr	r3, [pc, #40]	@ (8002160 <Keyboard_GetKey+0x50>)
 8002138:	781b      	ldrb	r3, [r3, #0]
 800213a:	78fa      	ldrb	r2, [r7, #3]
 800213c:	429a      	cmp	r2, r3
 800213e:	d007      	beq.n	8002150 <Keyboard_GetKey+0x40>
            last_key = current_key;
 8002140:	4a07      	ldr	r2, [pc, #28]	@ (8002160 <Keyboard_GetKey+0x50>)
 8002142:	78fb      	ldrb	r3, [r7, #3]
 8002144:	7013      	strb	r3, [r2, #0]
            if (current_key != 0) {
 8002146:	78fb      	ldrb	r3, [r7, #3]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d001      	beq.n	8002150 <Keyboard_GetKey+0x40>
                return current_key;
 800214c:	78fb      	ldrb	r3, [r7, #3]
 800214e:	e000      	b.n	8002152 <Keyboard_GetKey+0x42>
            }
        }
    }
    
    return 0;
 8002150:	2300      	movs	r3, #0
}
 8002152:	4618      	mov	r0, r3
 8002154:	3708      	adds	r7, #8
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop
 800215c:	240003cc 	.word	0x240003cc
 8002160:	240003c8 	.word	0x240003c8

08002164 <SSD1309_IsReady>:
void SSD1309_DrawString8x8(SSD1309_t *d, uint16_t x, uint16_t y, const char *s, SSD1309_Color_t c);

/* Асинхронное обновление дисплея */
void SSD1309_UpdateAsync(SSD1309_t *d);

static inline bool SSD1309_IsReady(const SSD1309_t *d) { return d->ready != 0u; }
 8002164:	b480      	push	{r7}
 8002166:	b083      	sub	sp, #12
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	f893 3420 	ldrb.w	r3, [r3, #1056]	@ 0x420
 8002172:	b2db      	uxtb	r3, r3
 8002174:	2b00      	cmp	r3, #0
 8002176:	bf14      	ite	ne
 8002178:	2301      	movne	r3, #1
 800217a:	2300      	moveq	r3, #0
 800217c:	b2db      	uxtb	r3, r3
 800217e:	4618      	mov	r0, r3
 8002180:	370c      	adds	r7, #12
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr
	...

0800218c <UsbLog_Push>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/* ====== USB CDC logger (non-blocking) ====== */
static void UsbLog_Push(const uint8_t *data, uint16_t len)
{
 800218c:	b480      	push	{r7}
 800218e:	b085      	sub	sp, #20
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
 8002194:	460b      	mov	r3, r1
 8002196:	807b      	strh	r3, [r7, #2]
  for (uint16_t i = 0; i < len; i++) {
 8002198:	2300      	movs	r3, #0
 800219a:	81fb      	strh	r3, [r7, #14]
 800219c:	e026      	b.n	80021ec <UsbLog_Push+0x60>
    uint16_t next = (uint16_t)((usblog_wr + 1u) % USBLOG_RING_SZ);
 800219e:	4b19      	ldr	r3, [pc, #100]	@ (8002204 <UsbLog_Push+0x78>)
 80021a0:	881b      	ldrh	r3, [r3, #0]
 80021a2:	b29b      	uxth	r3, r3
 80021a4:	3301      	adds	r3, #1
 80021a6:	b29b      	uxth	r3, r3
 80021a8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80021ac:	81bb      	strh	r3, [r7, #12]
    if (next == usblog_rd) {
 80021ae:	4b16      	ldr	r3, [pc, #88]	@ (8002208 <UsbLog_Push+0x7c>)
 80021b0:	881b      	ldrh	r3, [r3, #0]
 80021b2:	b29b      	uxth	r3, r3
 80021b4:	89ba      	ldrh	r2, [r7, #12]
 80021b6:	429a      	cmp	r2, r3
 80021b8:	d109      	bne.n	80021ce <UsbLog_Push+0x42>
      usblog_rd = (uint16_t)((usblog_rd + 1u) % USBLOG_RING_SZ);
 80021ba:	4b13      	ldr	r3, [pc, #76]	@ (8002208 <UsbLog_Push+0x7c>)
 80021bc:	881b      	ldrh	r3, [r3, #0]
 80021be:	b29b      	uxth	r3, r3
 80021c0:	3301      	adds	r3, #1
 80021c2:	b29b      	uxth	r3, r3
 80021c4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80021c8:	b29a      	uxth	r2, r3
 80021ca:	4b0f      	ldr	r3, [pc, #60]	@ (8002208 <UsbLog_Push+0x7c>)
 80021cc:	801a      	strh	r2, [r3, #0]
    }
    usblog_ring[usblog_wr] = data[i];
 80021ce:	89fb      	ldrh	r3, [r7, #14]
 80021d0:	687a      	ldr	r2, [r7, #4]
 80021d2:	4413      	add	r3, r2
 80021d4:	4a0b      	ldr	r2, [pc, #44]	@ (8002204 <UsbLog_Push+0x78>)
 80021d6:	8812      	ldrh	r2, [r2, #0]
 80021d8:	b292      	uxth	r2, r2
 80021da:	7819      	ldrb	r1, [r3, #0]
 80021dc:	4b0b      	ldr	r3, [pc, #44]	@ (800220c <UsbLog_Push+0x80>)
 80021de:	5499      	strb	r1, [r3, r2]
    usblog_wr = next;
 80021e0:	4a08      	ldr	r2, [pc, #32]	@ (8002204 <UsbLog_Push+0x78>)
 80021e2:	89bb      	ldrh	r3, [r7, #12]
 80021e4:	8013      	strh	r3, [r2, #0]
  for (uint16_t i = 0; i < len; i++) {
 80021e6:	89fb      	ldrh	r3, [r7, #14]
 80021e8:	3301      	adds	r3, #1
 80021ea:	81fb      	strh	r3, [r7, #14]
 80021ec:	89fa      	ldrh	r2, [r7, #14]
 80021ee:	887b      	ldrh	r3, [r7, #2]
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d3d4      	bcc.n	800219e <UsbLog_Push+0x12>
  }
}
 80021f4:	bf00      	nop
 80021f6:	bf00      	nop
 80021f8:	3714      	adds	r7, #20
 80021fa:	46bd      	mov	sp, r7
 80021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002200:	4770      	bx	lr
 8002202:	bf00      	nop
 8002204:	24001060 	.word	0x24001060
 8002208:	24001062 	.word	0x24001062
 800220c:	24000860 	.word	0x24000860

08002210 <UsbLog_Printf>:

void UsbLog_Printf(const char *fmt, ...)
{
 8002210:	b40f      	push	{r0, r1, r2, r3}
 8002212:	b580      	push	{r7, lr}
 8002214:	b0c2      	sub	sp, #264	@ 0x108
 8002216:	af00      	add	r7, sp, #0
  char tmp[256];
  va_list ap;
  va_start(ap, fmt);
 8002218:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 800221c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002220:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002224:	601a      	str	r2, [r3, #0]
  int n = vsnprintf(tmp, sizeof(tmp), fmt, ap);
 8002226:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800222a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800222e:	1d38      	adds	r0, r7, #4
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8002236:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800223a:	f013 fa3b 	bl	80156b4 <vsniprintf>
 800223e:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  va_end(ap);

  if (n <= 0) return;
 8002242:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002246:	2b00      	cmp	r3, #0
 8002248:	dd11      	ble.n	800226e <UsbLog_Printf+0x5e>
  if ((size_t)n > sizeof(tmp)) n = (int)sizeof(tmp);
 800224a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800224e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002252:	d903      	bls.n	800225c <UsbLog_Printf+0x4c>
 8002254:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002258:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
  UsbLog_Push((const uint8_t*)tmp, (uint16_t)n);
 800225c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002260:	b29a      	uxth	r2, r3
 8002262:	1d3b      	adds	r3, r7, #4
 8002264:	4611      	mov	r1, r2
 8002266:	4618      	mov	r0, r3
 8002268:	f7ff ff90 	bl	800218c <UsbLog_Push>
 800226c:	e000      	b.n	8002270 <UsbLog_Printf+0x60>
  if (n <= 0) return;
 800226e:	bf00      	nop
}
 8002270:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8002274:	46bd      	mov	sp, r7
 8002276:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800227a:	b004      	add	sp, #16
 800227c:	4770      	bx	lr
	...

08002280 <UsbLog_Task>:

static void UsbLog_Task(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b092      	sub	sp, #72	@ 0x48
 8002284:	af00      	add	r7, sp, #0
  if (usblog_rd == usblog_wr) return;
 8002286:	4b27      	ldr	r3, [pc, #156]	@ (8002324 <UsbLog_Task+0xa4>)
 8002288:	881b      	ldrh	r3, [r3, #0]
 800228a:	b29a      	uxth	r2, r3
 800228c:	4b26      	ldr	r3, [pc, #152]	@ (8002328 <UsbLog_Task+0xa8>)
 800228e:	881b      	ldrh	r3, [r3, #0]
 8002290:	b29b      	uxth	r3, r3
 8002292:	429a      	cmp	r2, r3
 8002294:	d041      	beq.n	800231a <UsbLog_Task+0x9a>

  uint8_t  chunk[USBLOG_CHUNK_SZ];
  uint16_t rd_snapshot = usblog_rd;
 8002296:	4b23      	ldr	r3, [pc, #140]	@ (8002324 <UsbLog_Task+0xa4>)
 8002298:	881b      	ldrh	r3, [r3, #0]
 800229a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
  uint16_t cnt = 0;
 800229e:	2300      	movs	r3, #0
 80022a0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  while ((usblog_rd != usblog_wr) && (cnt < USBLOG_CHUNK_SZ)) {
 80022a4:	e01a      	b.n	80022dc <UsbLog_Task+0x5c>
    chunk[cnt++] = usblog_ring[usblog_rd];
 80022a6:	4b1f      	ldr	r3, [pc, #124]	@ (8002324 <UsbLog_Task+0xa4>)
 80022a8:	881b      	ldrh	r3, [r3, #0]
 80022aa:	b29b      	uxth	r3, r3
 80022ac:	461a      	mov	r2, r3
 80022ae:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80022b2:	1c59      	adds	r1, r3, #1
 80022b4:	f8a7 1046 	strh.w	r1, [r7, #70]	@ 0x46
 80022b8:	4619      	mov	r1, r3
 80022ba:	4b1c      	ldr	r3, [pc, #112]	@ (800232c <UsbLog_Task+0xac>)
 80022bc:	5c9a      	ldrb	r2, [r3, r2]
 80022be:	f101 0348 	add.w	r3, r1, #72	@ 0x48
 80022c2:	443b      	add	r3, r7
 80022c4:	f803 2c48 	strb.w	r2, [r3, #-72]
    usblog_rd = (uint16_t)((usblog_rd + 1u) % USBLOG_RING_SZ);
 80022c8:	4b16      	ldr	r3, [pc, #88]	@ (8002324 <UsbLog_Task+0xa4>)
 80022ca:	881b      	ldrh	r3, [r3, #0]
 80022cc:	b29b      	uxth	r3, r3
 80022ce:	3301      	adds	r3, #1
 80022d0:	b29b      	uxth	r3, r3
 80022d2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80022d6:	b29a      	uxth	r2, r3
 80022d8:	4b12      	ldr	r3, [pc, #72]	@ (8002324 <UsbLog_Task+0xa4>)
 80022da:	801a      	strh	r2, [r3, #0]
  while ((usblog_rd != usblog_wr) && (cnt < USBLOG_CHUNK_SZ)) {
 80022dc:	4b11      	ldr	r3, [pc, #68]	@ (8002324 <UsbLog_Task+0xa4>)
 80022de:	881b      	ldrh	r3, [r3, #0]
 80022e0:	b29a      	uxth	r2, r3
 80022e2:	4b11      	ldr	r3, [pc, #68]	@ (8002328 <UsbLog_Task+0xa8>)
 80022e4:	881b      	ldrh	r3, [r3, #0]
 80022e6:	b29b      	uxth	r3, r3
 80022e8:	429a      	cmp	r2, r3
 80022ea:	d003      	beq.n	80022f4 <UsbLog_Task+0x74>
 80022ec:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80022f0:	2b3f      	cmp	r3, #63	@ 0x3f
 80022f2:	d9d8      	bls.n	80022a6 <UsbLog_Task+0x26>
  }

  uint8_t res = CDC_Transmit_FS(chunk, cnt);
 80022f4:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80022f8:	463b      	mov	r3, r7
 80022fa:	4611      	mov	r1, r2
 80022fc:	4618      	mov	r0, r3
 80022fe:	f012 fc37 	bl	8014b70 <CDC_Transmit_FS>
 8002302:	4603      	mov	r3, r0
 8002304:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  if (res != 0) { // USBD_OK is 0
 8002308:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800230c:	2b00      	cmp	r3, #0
 800230e:	d005      	beq.n	800231c <UsbLog_Task+0x9c>
    usblog_rd = rd_snapshot;
 8002310:	4a04      	ldr	r2, [pc, #16]	@ (8002324 <UsbLog_Task+0xa4>)
 8002312:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8002316:	8013      	strh	r3, [r2, #0]
 8002318:	e000      	b.n	800231c <UsbLog_Task+0x9c>
  if (usblog_rd == usblog_wr) return;
 800231a:	bf00      	nop
  }
}
 800231c:	3748      	adds	r7, #72	@ 0x48
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}
 8002322:	bf00      	nop
 8002324:	24001062 	.word	0x24001062
 8002328:	24001060 	.word	0x24001060
 800232c:	24000860 	.word	0x24000860

08002330 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002330:	b5b0      	push	{r4, r5, r7, lr}
 8002332:	b088      	sub	sp, #32
 8002334:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8002336:	f000 f8ed 	bl	8002514 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800233a:	f002 fd95 	bl	8004e68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800233e:	f000 f845 	bl	80023cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002342:	f7ff fd07 	bl	8001d54 <MX_GPIO_Init>
  MX_DMA_Init();
 8002346:	f7ff fb37 	bl	80019b8 <MX_DMA_Init>
  MX_I2C1_Init();
 800234a:	f7ff fd9f 	bl	8001e8c <MX_I2C1_Init>
  MX_TIM2_Init();
 800234e:	f001 f8bd 	bl	80034cc <MX_TIM2_Init>
  MX_TIM3_Init();
 8002352:	f001 f909 	bl	8003568 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8002356:	f002 fb2b 	bl	80049b0 <MX_USART2_UART_Init>
  MX_USB_DEVICE_Init();
 800235a:	f012 fb49 	bl	80149f0 <MX_USB_DEVICE_Init>
  MX_SPI2_Init();
 800235e:	f000 f90b 	bl	8002578 <MX_SPI2_Init>
  MX_USART3_UART_Init();
 8002362:	f002 fb71 	bl	8004a48 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  /* OLED init */
  SSD1309_Config_t cfg = {
 8002366:	4b16      	ldr	r3, [pc, #88]	@ (80023c0 <main+0x90>)
 8002368:	1d3c      	adds	r4, r7, #4
 800236a:	461d      	mov	r5, r3
 800236c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800236e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002370:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002374:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    .rst_port = SPI2_RST_GPIO_Port, .rst_pin = SPI2_RST_Pin,
    .col_offset = 2u,
    .invert = 0u
  };

  SSD1309_Init(&oled, &cfg);
 8002378:	1d3b      	adds	r3, r7, #4
 800237a:	4619      	mov	r1, r3
 800237c:	4811      	ldr	r0, [pc, #68]	@ (80023c4 <main+0x94>)
 800237e:	f000 fc8a 	bl	8002c96 <SSD1309_Init>
  SSD1309_BeginAsync(&oled);
 8002382:	4810      	ldr	r0, [pc, #64]	@ (80023c4 <main+0x94>)
 8002384:	f000 fcbd 	bl	8002d02 <SSD1309_BeginAsync>

  HAL_Delay(1000); // More delay for USB
 8002388:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800238c:	f002 fdfe 	bl	8004f8c <HAL_Delay>
  UsbLog_Printf("=== System Started ===\r\n");
 8002390:	480d      	ldr	r0, [pc, #52]	@ (80023c8 <main+0x98>)
 8002392:	f7ff ff3d 	bl	8002210 <UsbLog_Printf>

  UI_Init();
 8002396:	f001 fa01 	bl	800379c <UI_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* Dispenser polling and UART handling - MUST BE CALLED EVERY LOOP */
    Dispenser_Update();
 800239a:	f7ff f935 	bl	8001608 <Dispenser_Update>
    
    /* OLED driver task */
    SSD1309_Task(&oled);
 800239e:	4809      	ldr	r0, [pc, #36]	@ (80023c4 <main+0x94>)
 80023a0:	f000 fcd4 	bl	8002d4c <SSD1309_Task>
    
    /* USB logger task */
    UsbLog_Task();
 80023a4:	f7ff ff6c 	bl	8002280 <UsbLog_Task>
    
    /* Process keyboard input - ALWAYS, regardless of display state */
    UI_ProcessInput();
 80023a8:	f001 fec2 	bl	8004130 <UI_ProcessInput>
    
    /* Update display only when ready */
    if (SSD1309_IsReady(&oled)) {
 80023ac:	4805      	ldr	r0, [pc, #20]	@ (80023c4 <main+0x94>)
 80023ae:	f7ff fed9 	bl	8002164 <SSD1309_IsReady>
 80023b2:	4603      	mov	r3, r0
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d0f0      	beq.n	800239a <main+0x6a>
      UI_Draw();
 80023b8:	f002 faa2 	bl	8004900 <UI_Draw>
    Dispenser_Update();
 80023bc:	e7ed      	b.n	800239a <main+0x6a>
 80023be:	bf00      	nop
 80023c0:	0801675c 	.word	0x0801675c
 80023c4:	240003e0 	.word	0x240003e0
 80023c8:	08016740 	.word	0x08016740

080023cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b09c      	sub	sp, #112	@ 0x70
 80023d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80023d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80023d6:	224c      	movs	r2, #76	@ 0x4c
 80023d8:	2100      	movs	r1, #0
 80023da:	4618      	mov	r0, r3
 80023dc:	f013 f978 	bl	80156d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80023e0:	1d3b      	adds	r3, r7, #4
 80023e2:	2220      	movs	r2, #32
 80023e4:	2100      	movs	r1, #0
 80023e6:	4618      	mov	r0, r3
 80023e8:	f013 f972 	bl	80156d0 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80023ec:	2002      	movs	r0, #2
 80023ee:	f008 ff65 	bl	800b2bc <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80023f2:	2300      	movs	r3, #0
 80023f4:	603b      	str	r3, [r7, #0]
 80023f6:	4b31      	ldr	r3, [pc, #196]	@ (80024bc <SystemClock_Config+0xf0>)
 80023f8:	699b      	ldr	r3, [r3, #24]
 80023fa:	4a30      	ldr	r2, [pc, #192]	@ (80024bc <SystemClock_Config+0xf0>)
 80023fc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002400:	6193      	str	r3, [r2, #24]
 8002402:	4b2e      	ldr	r3, [pc, #184]	@ (80024bc <SystemClock_Config+0xf0>)
 8002404:	699b      	ldr	r3, [r3, #24]
 8002406:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800240a:	603b      	str	r3, [r7, #0]
 800240c:	4b2c      	ldr	r3, [pc, #176]	@ (80024c0 <SystemClock_Config+0xf4>)
 800240e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002410:	4a2b      	ldr	r2, [pc, #172]	@ (80024c0 <SystemClock_Config+0xf4>)
 8002412:	f043 0301 	orr.w	r3, r3, #1
 8002416:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8002418:	4b29      	ldr	r3, [pc, #164]	@ (80024c0 <SystemClock_Config+0xf4>)
 800241a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800241c:	f003 0301 	and.w	r3, r3, #1
 8002420:	603b      	str	r3, [r7, #0]
 8002422:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002424:	bf00      	nop
 8002426:	4b25      	ldr	r3, [pc, #148]	@ (80024bc <SystemClock_Config+0xf0>)
 8002428:	699b      	ldr	r3, [r3, #24]
 800242a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800242e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002432:	d1f8      	bne.n	8002426 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8002434:	2321      	movs	r3, #33	@ 0x21
 8002436:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002438:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800243c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800243e:	2301      	movs	r3, #1
 8002440:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002442:	2302      	movs	r3, #2
 8002444:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002446:	2302      	movs	r3, #2
 8002448:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 800244a:	2305      	movs	r3, #5
 800244c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 192;
 800244e:	23c0      	movs	r3, #192	@ 0xc0
 8002450:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8002452:	2302      	movs	r3, #2
 8002454:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 15;
 8002456:	230f      	movs	r3, #15
 8002458:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800245a:	2302      	movs	r3, #2
 800245c:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800245e:	230c      	movs	r3, #12
 8002460:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8002462:	2300      	movs	r3, #0
 8002464:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8002466:	2300      	movs	r3, #0
 8002468:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800246a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800246e:	4618      	mov	r0, r3
 8002470:	f008 ff6e 	bl	800b350 <HAL_RCC_OscConfig>
 8002474:	4603      	mov	r3, r0
 8002476:	2b00      	cmp	r3, #0
 8002478:	d001      	beq.n	800247e <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800247a:	f000 f877 	bl	800256c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800247e:	233f      	movs	r3, #63	@ 0x3f
 8002480:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002482:	2303      	movs	r3, #3
 8002484:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8002486:	2300      	movs	r3, #0
 8002488:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800248a:	2308      	movs	r3, #8
 800248c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800248e:	2340      	movs	r3, #64	@ 0x40
 8002490:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8002492:	2340      	movs	r3, #64	@ 0x40
 8002494:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8002496:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800249a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800249c:	2340      	movs	r3, #64	@ 0x40
 800249e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80024a0:	1d3b      	adds	r3, r7, #4
 80024a2:	2104      	movs	r1, #4
 80024a4:	4618      	mov	r0, r3
 80024a6:	f009 fbad 	bl	800bc04 <HAL_RCC_ClockConfig>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d001      	beq.n	80024b4 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 80024b0:	f000 f85c 	bl	800256c <Error_Handler>
  }
}
 80024b4:	bf00      	nop
 80024b6:	3770      	adds	r7, #112	@ 0x70
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}
 80024bc:	58024800 	.word	0x58024800
 80024c0:	58000400 	.word	0x58000400

080024c4 <HAL_SPI_TxCpltCallback>:

/* USER CODE BEGIN 4 */

#if SSD1309_HAL_SPI_CALLBACKS_ENABLED
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b082      	sub	sp, #8
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  if (hspi == &hspi2) {
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	4a05      	ldr	r2, [pc, #20]	@ (80024e4 <HAL_SPI_TxCpltCallback+0x20>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d103      	bne.n	80024dc <HAL_SPI_TxCpltCallback+0x18>
    SSD1309_OnSpiTxCplt(&oled, hspi);
 80024d4:	6879      	ldr	r1, [r7, #4]
 80024d6:	4804      	ldr	r0, [pc, #16]	@ (80024e8 <HAL_SPI_TxCpltCallback+0x24>)
 80024d8:	f000 fdb6 	bl	8003048 <SSD1309_OnSpiTxCplt>
  }
}
 80024dc:	bf00      	nop
 80024de:	3708      	adds	r7, #8
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}
 80024e4:	24001064 	.word	0x24001064
 80024e8:	240003e0 	.word	0x240003e0

080024ec <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b082      	sub	sp, #8
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  if (hspi == &hspi2) {
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	4a05      	ldr	r2, [pc, #20]	@ (800250c <HAL_SPI_ErrorCallback+0x20>)
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d103      	bne.n	8002504 <HAL_SPI_ErrorCallback+0x18>
    SSD1309_OnSpiError(&oled, hspi);
 80024fc:	6879      	ldr	r1, [r7, #4]
 80024fe:	4804      	ldr	r0, [pc, #16]	@ (8002510 <HAL_SPI_ErrorCallback+0x24>)
 8002500:	f000 fdf8 	bl	80030f4 <SSD1309_OnSpiError>
  }
}
 8002504:	bf00      	nop
 8002506:	3708      	adds	r7, #8
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}
 800250c:	24001064 	.word	0x24001064
 8002510:	240003e0 	.word	0x240003e0

08002514 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b084      	sub	sp, #16
 8002518:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800251a:	463b      	mov	r3, r7
 800251c:	2200      	movs	r2, #0
 800251e:	601a      	str	r2, [r3, #0]
 8002520:	605a      	str	r2, [r3, #4]
 8002522:	609a      	str	r2, [r3, #8]
 8002524:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8002526:	f002 fe71 	bl	800520c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800252a:	2301      	movs	r3, #1
 800252c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800252e:	2300      	movs	r3, #0
 8002530:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8002532:	2300      	movs	r3, #0
 8002534:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8002536:	231f      	movs	r3, #31
 8002538:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800253a:	2387      	movs	r3, #135	@ 0x87
 800253c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800253e:	2300      	movs	r3, #0
 8002540:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8002542:	2300      	movs	r3, #0
 8002544:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8002546:	2301      	movs	r3, #1
 8002548:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800254a:	2301      	movs	r3, #1
 800254c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800254e:	2300      	movs	r3, #0
 8002550:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8002552:	2300      	movs	r3, #0
 8002554:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8002556:	463b      	mov	r3, r7
 8002558:	4618      	mov	r0, r3
 800255a:	f002 fe8f 	bl	800527c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800255e:	2004      	movs	r0, #4
 8002560:	f002 fe6c 	bl	800523c <HAL_MPU_Enable>

}
 8002564:	bf00      	nop
 8002566:	3710      	adds	r7, #16
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}

0800256c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800256c:	b480      	push	{r7}
 800256e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002570:	b672      	cpsid	i
}
 8002572:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002574:	bf00      	nop
 8002576:	e7fd      	b.n	8002574 <Error_Handler+0x8>

08002578 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 800257c:	4b28      	ldr	r3, [pc, #160]	@ (8002620 <MX_SPI2_Init+0xa8>)
 800257e:	4a29      	ldr	r2, [pc, #164]	@ (8002624 <MX_SPI2_Init+0xac>)
 8002580:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002582:	4b27      	ldr	r3, [pc, #156]	@ (8002620 <MX_SPI2_Init+0xa8>)
 8002584:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002588:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 800258a:	4b25      	ldr	r3, [pc, #148]	@ (8002620 <MX_SPI2_Init+0xa8>)
 800258c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002590:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002592:	4b23      	ldr	r3, [pc, #140]	@ (8002620 <MX_SPI2_Init+0xa8>)
 8002594:	2207      	movs	r2, #7
 8002596:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002598:	4b21      	ldr	r3, [pc, #132]	@ (8002620 <MX_SPI2_Init+0xa8>)
 800259a:	2200      	movs	r2, #0
 800259c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800259e:	4b20      	ldr	r3, [pc, #128]	@ (8002620 <MX_SPI2_Init+0xa8>)
 80025a0:	2200      	movs	r2, #0
 80025a2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80025a4:	4b1e      	ldr	r3, [pc, #120]	@ (8002620 <MX_SPI2_Init+0xa8>)
 80025a6:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80025aa:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80025ac:	4b1c      	ldr	r3, [pc, #112]	@ (8002620 <MX_SPI2_Init+0xa8>)
 80025ae:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80025b2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80025b4:	4b1a      	ldr	r3, [pc, #104]	@ (8002620 <MX_SPI2_Init+0xa8>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80025ba:	4b19      	ldr	r3, [pc, #100]	@ (8002620 <MX_SPI2_Init+0xa8>)
 80025bc:	2200      	movs	r2, #0
 80025be:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80025c0:	4b17      	ldr	r3, [pc, #92]	@ (8002620 <MX_SPI2_Init+0xa8>)
 80025c2:	2200      	movs	r2, #0
 80025c4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 80025c6:	4b16      	ldr	r3, [pc, #88]	@ (8002620 <MX_SPI2_Init+0xa8>)
 80025c8:	2200      	movs	r2, #0
 80025ca:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80025cc:	4b14      	ldr	r3, [pc, #80]	@ (8002620 <MX_SPI2_Init+0xa8>)
 80025ce:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80025d2:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80025d4:	4b12      	ldr	r3, [pc, #72]	@ (8002620 <MX_SPI2_Init+0xa8>)
 80025d6:	2200      	movs	r2, #0
 80025d8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80025da:	4b11      	ldr	r3, [pc, #68]	@ (8002620 <MX_SPI2_Init+0xa8>)
 80025dc:	2200      	movs	r2, #0
 80025de:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80025e0:	4b0f      	ldr	r3, [pc, #60]	@ (8002620 <MX_SPI2_Init+0xa8>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80025e6:	4b0e      	ldr	r3, [pc, #56]	@ (8002620 <MX_SPI2_Init+0xa8>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80025ec:	4b0c      	ldr	r3, [pc, #48]	@ (8002620 <MX_SPI2_Init+0xa8>)
 80025ee:	2200      	movs	r2, #0
 80025f0:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80025f2:	4b0b      	ldr	r3, [pc, #44]	@ (8002620 <MX_SPI2_Init+0xa8>)
 80025f4:	2200      	movs	r2, #0
 80025f6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80025f8:	4b09      	ldr	r3, [pc, #36]	@ (8002620 <MX_SPI2_Init+0xa8>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80025fe:	4b08      	ldr	r3, [pc, #32]	@ (8002620 <MX_SPI2_Init+0xa8>)
 8002600:	2200      	movs	r2, #0
 8002602:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8002604:	4b06      	ldr	r3, [pc, #24]	@ (8002620 <MX_SPI2_Init+0xa8>)
 8002606:	2200      	movs	r2, #0
 8002608:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800260a:	4805      	ldr	r0, [pc, #20]	@ (8002620 <MX_SPI2_Init+0xa8>)
 800260c:	f00b fcb2 	bl	800df74 <HAL_SPI_Init>
 8002610:	4603      	mov	r3, r0
 8002612:	2b00      	cmp	r3, #0
 8002614:	d001      	beq.n	800261a <MX_SPI2_Init+0xa2>
  {
    Error_Handler();
 8002616:	f7ff ffa9 	bl	800256c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800261a:	bf00      	nop
 800261c:	bd80      	pop	{r7, pc}
 800261e:	bf00      	nop
 8002620:	24001064 	.word	0x24001064
 8002624:	40003800 	.word	0x40003800

08002628 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b0ba      	sub	sp, #232	@ 0xe8
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002630:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002634:	2200      	movs	r2, #0
 8002636:	601a      	str	r2, [r3, #0]
 8002638:	605a      	str	r2, [r3, #4]
 800263a:	609a      	str	r2, [r3, #8]
 800263c:	60da      	str	r2, [r3, #12]
 800263e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002640:	f107 0310 	add.w	r3, r7, #16
 8002644:	22c0      	movs	r2, #192	@ 0xc0
 8002646:	2100      	movs	r1, #0
 8002648:	4618      	mov	r0, r3
 800264a:	f013 f841 	bl	80156d0 <memset>
  if(spiHandle->Instance==SPI2)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a41      	ldr	r2, [pc, #260]	@ (8002758 <HAL_SPI_MspInit+0x130>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d17b      	bne.n	8002750 <HAL_SPI_MspInit+0x128>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8002658:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800265c:	f04f 0300 	mov.w	r3, #0
 8002660:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8002664:	2300      	movs	r3, #0
 8002666:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002668:	f107 0310 	add.w	r3, r7, #16
 800266c:	4618      	mov	r0, r3
 800266e:	f009 fe55 	bl	800c31c <HAL_RCCEx_PeriphCLKConfig>
 8002672:	4603      	mov	r3, r0
 8002674:	2b00      	cmp	r3, #0
 8002676:	d001      	beq.n	800267c <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8002678:	f7ff ff78 	bl	800256c <Error_Handler>
    }

    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800267c:	4b37      	ldr	r3, [pc, #220]	@ (800275c <HAL_SPI_MspInit+0x134>)
 800267e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002682:	4a36      	ldr	r2, [pc, #216]	@ (800275c <HAL_SPI_MspInit+0x134>)
 8002684:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002688:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800268c:	4b33      	ldr	r3, [pc, #204]	@ (800275c <HAL_SPI_MspInit+0x134>)
 800268e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002692:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002696:	60fb      	str	r3, [r7, #12]
 8002698:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800269a:	4b30      	ldr	r3, [pc, #192]	@ (800275c <HAL_SPI_MspInit+0x134>)
 800269c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80026a0:	4a2e      	ldr	r2, [pc, #184]	@ (800275c <HAL_SPI_MspInit+0x134>)
 80026a2:	f043 0302 	orr.w	r3, r3, #2
 80026a6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80026aa:	4b2c      	ldr	r3, [pc, #176]	@ (800275c <HAL_SPI_MspInit+0x134>)
 80026ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80026b0:	f003 0302 	and.w	r3, r3, #2
 80026b4:	60bb      	str	r3, [r7, #8]
 80026b6:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = SPI2_SCK_Pin|SPI2_SDA_Pin;
 80026b8:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 80026bc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026c0:	2302      	movs	r3, #2
 80026c2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c6:	2300      	movs	r3, #0
 80026c8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80026cc:	2302      	movs	r3, #2
 80026ce:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80026d2:	2305      	movs	r3, #5
 80026d4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026d8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80026dc:	4619      	mov	r1, r3
 80026de:	4820      	ldr	r0, [pc, #128]	@ (8002760 <HAL_SPI_MspInit+0x138>)
 80026e0:	f005 fc62 	bl	8007fa8 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream5;
 80026e4:	4b1f      	ldr	r3, [pc, #124]	@ (8002764 <HAL_SPI_MspInit+0x13c>)
 80026e6:	4a20      	ldr	r2, [pc, #128]	@ (8002768 <HAL_SPI_MspInit+0x140>)
 80026e8:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 80026ea:	4b1e      	ldr	r3, [pc, #120]	@ (8002764 <HAL_SPI_MspInit+0x13c>)
 80026ec:	2228      	movs	r2, #40	@ 0x28
 80026ee:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80026f0:	4b1c      	ldr	r3, [pc, #112]	@ (8002764 <HAL_SPI_MspInit+0x13c>)
 80026f2:	2240      	movs	r2, #64	@ 0x40
 80026f4:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026f6:	4b1b      	ldr	r3, [pc, #108]	@ (8002764 <HAL_SPI_MspInit+0x13c>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80026fc:	4b19      	ldr	r3, [pc, #100]	@ (8002764 <HAL_SPI_MspInit+0x13c>)
 80026fe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002702:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002704:	4b17      	ldr	r3, [pc, #92]	@ (8002764 <HAL_SPI_MspInit+0x13c>)
 8002706:	2200      	movs	r2, #0
 8002708:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800270a:	4b16      	ldr	r3, [pc, #88]	@ (8002764 <HAL_SPI_MspInit+0x13c>)
 800270c:	2200      	movs	r2, #0
 800270e:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8002710:	4b14      	ldr	r3, [pc, #80]	@ (8002764 <HAL_SPI_MspInit+0x13c>)
 8002712:	2200      	movs	r2, #0
 8002714:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002716:	4b13      	ldr	r3, [pc, #76]	@ (8002764 <HAL_SPI_MspInit+0x13c>)
 8002718:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800271c:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800271e:	4b11      	ldr	r3, [pc, #68]	@ (8002764 <HAL_SPI_MspInit+0x13c>)
 8002720:	2200      	movs	r2, #0
 8002722:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8002724:	480f      	ldr	r0, [pc, #60]	@ (8002764 <HAL_SPI_MspInit+0x13c>)
 8002726:	f002 fde9 	bl	80052fc <HAL_DMA_Init>
 800272a:	4603      	mov	r3, r0
 800272c:	2b00      	cmp	r3, #0
 800272e:	d001      	beq.n	8002734 <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8002730:	f7ff ff1c 	bl	800256c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	4a0b      	ldr	r2, [pc, #44]	@ (8002764 <HAL_SPI_MspInit+0x13c>)
 8002738:	679a      	str	r2, [r3, #120]	@ 0x78
 800273a:	4a0a      	ldr	r2, [pc, #40]	@ (8002764 <HAL_SPI_MspInit+0x13c>)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 2, 0);
 8002740:	2200      	movs	r2, #0
 8002742:	2102      	movs	r1, #2
 8002744:	2024      	movs	r0, #36	@ 0x24
 8002746:	f002 fd2c 	bl	80051a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800274a:	2024      	movs	r0, #36	@ 0x24
 800274c:	f002 fd43 	bl	80051d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002750:	bf00      	nop
 8002752:	37e8      	adds	r7, #232	@ 0xe8
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}
 8002758:	40003800 	.word	0x40003800
 800275c:	58024400 	.word	0x58024400
 8002760:	58020400 	.word	0x58020400
 8002764:	240010ec 	.word	0x240010ec
 8002768:	40020088 	.word	0x40020088

0800276c <cs_low>:
#include <string.h>

/* Внутренние фазы */
enum { PHASE_IDLE = 0, PHASE_INIT = 1, PHASE_PAGE_CMD = 2, PHASE_PAGE_DATA = 3 };

static inline void cs_low (SSD1309_t *d){ HAL_GPIO_WritePin(d->cfg.cs_port,  d->cfg.cs_pin,  GPIO_PIN_RESET); }
 800276c:	b580      	push	{r7, lr}
 800276e:	b082      	sub	sp, #8
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6858      	ldr	r0, [r3, #4]
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	891b      	ldrh	r3, [r3, #8]
 800277c:	2200      	movs	r2, #0
 800277e:	4619      	mov	r1, r3
 8002780:	f005 fdda 	bl	8008338 <HAL_GPIO_WritePin>
 8002784:	bf00      	nop
 8002786:	3708      	adds	r7, #8
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}

0800278c <cs_high>:
static inline void cs_high(SSD1309_t *d){ HAL_GPIO_WritePin(d->cfg.cs_port,  d->cfg.cs_pin,  GPIO_PIN_SET);   }
 800278c:	b580      	push	{r7, lr}
 800278e:	b082      	sub	sp, #8
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6858      	ldr	r0, [r3, #4]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	891b      	ldrh	r3, [r3, #8]
 800279c:	2201      	movs	r2, #1
 800279e:	4619      	mov	r1, r3
 80027a0:	f005 fdca 	bl	8008338 <HAL_GPIO_WritePin>
 80027a4:	bf00      	nop
 80027a6:	3708      	adds	r7, #8
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}

080027ac <dc_cmd>:
static inline void dc_cmd (SSD1309_t *d){ HAL_GPIO_WritePin(d->cfg.dc_port,  d->cfg.dc_pin,  GPIO_PIN_RESET); }
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b082      	sub	sp, #8
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	68d8      	ldr	r0, [r3, #12]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	8a1b      	ldrh	r3, [r3, #16]
 80027bc:	2200      	movs	r2, #0
 80027be:	4619      	mov	r1, r3
 80027c0:	f005 fdba 	bl	8008338 <HAL_GPIO_WritePin>
 80027c4:	bf00      	nop
 80027c6:	3708      	adds	r7, #8
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bd80      	pop	{r7, pc}

080027cc <dc_data>:
static inline void dc_data(SSD1309_t *d){ HAL_GPIO_WritePin(d->cfg.dc_port,  d->cfg.dc_pin,  GPIO_PIN_SET);   }
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b082      	sub	sp, #8
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	68d8      	ldr	r0, [r3, #12]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	8a1b      	ldrh	r3, [r3, #16]
 80027dc:	2201      	movs	r2, #1
 80027de:	4619      	mov	r1, r3
 80027e0:	f005 fdaa 	bl	8008338 <HAL_GPIO_WritePin>
 80027e4:	bf00      	nop
 80027e6:	3708      	adds	r7, #8
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}

080027ec <rst_low>:
static inline void rst_low(SSD1309_t *d){ HAL_GPIO_WritePin(d->cfg.rst_port, d->cfg.rst_pin, GPIO_PIN_RESET); }
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b082      	sub	sp, #8
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6958      	ldr	r0, [r3, #20]
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	8b1b      	ldrh	r3, [r3, #24]
 80027fc:	2200      	movs	r2, #0
 80027fe:	4619      	mov	r1, r3
 8002800:	f005 fd9a 	bl	8008338 <HAL_GPIO_WritePin>
 8002804:	bf00      	nop
 8002806:	3708      	adds	r7, #8
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}

0800280c <rst_high>:
static inline void rst_high(SSD1309_t *d){HAL_GPIO_WritePin(d->cfg.rst_port, d->cfg.rst_pin, GPIO_PIN_SET);   }
 800280c:	b580      	push	{r7, lr}
 800280e:	b082      	sub	sp, #8
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6958      	ldr	r0, [r3, #20]
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	8b1b      	ldrh	r3, [r3, #24]
 800281c:	2201      	movs	r2, #1
 800281e:	4619      	mov	r1, r3
 8002820:	f005 fd8a 	bl	8008338 <HAL_GPIO_WritePin>
 8002824:	bf00      	nop
 8002826:	3708      	adds	r7, #8
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}

0800282c <dcache_clean>:

/* DCache clean helper: округление по 32 байта (cache line) */
static void dcache_clean(const void *addr, uint32_t len)
{
 800282c:	b480      	push	{r7}
 800282e:	b08b      	sub	sp, #44	@ 0x2c
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
 8002834:	6039      	str	r1, [r7, #0]
#if defined(__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ((SCB->CCR & SCB_CCR_DC_Msk) != 0U) {
 8002836:	4b20      	ldr	r3, [pc, #128]	@ (80028b8 <dcache_clean+0x8c>)
 8002838:	695b      	ldr	r3, [r3, #20]
 800283a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800283e:	2b00      	cmp	r3, #0
 8002840:	d034      	beq.n	80028ac <dcache_clean+0x80>
        uintptr_t a = (uintptr_t)addr;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	627b      	str	r3, [r7, #36]	@ 0x24
        uintptr_t a32 = a & ~((uintptr_t)31);
 8002846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002848:	f023 031f 	bic.w	r3, r3, #31
 800284c:	623b      	str	r3, [r7, #32]
        uint32_t l32 = (uint32_t)(len + (uint32_t)(a - a32) + 31U) & ~31U;
 800284e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002850:	6a3b      	ldr	r3, [r7, #32]
 8002852:	1ad2      	subs	r2, r2, r3
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	4413      	add	r3, r2
 8002858:	331f      	adds	r3, #31
 800285a:	f023 031f 	bic.w	r3, r3, #31
 800285e:	61fb      	str	r3, [r7, #28]
        SCB_CleanDCache_by_Addr((uint32_t *)a32, (int32_t)l32);
 8002860:	6a3a      	ldr	r2, [r7, #32]
 8002862:	69fb      	ldr	r3, [r7, #28]
 8002864:	61ba      	str	r2, [r7, #24]
 8002866:	617b      	str	r3, [r7, #20]
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 8002868:	697b      	ldr	r3, [r7, #20]
 800286a:	2b00      	cmp	r3, #0
 800286c:	dd1d      	ble.n	80028aa <dcache_clean+0x7e>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 800286e:	69bb      	ldr	r3, [r7, #24]
 8002870:	f003 021f 	and.w	r2, r3, #31
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	4413      	add	r3, r2
 8002878:	613b      	str	r3, [r7, #16]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 800287a:	69bb      	ldr	r3, [r7, #24]
 800287c:	60fb      	str	r3, [r7, #12]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800287e:	f3bf 8f4f 	dsb	sy
}
 8002882:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8002884:	4a0c      	ldr	r2, [pc, #48]	@ (80028b8 <dcache_clean+0x8c>)
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	3320      	adds	r3, #32
 8002890:	60fb      	str	r3, [r7, #12]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8002892:	693b      	ldr	r3, [r7, #16]
 8002894:	3b20      	subs	r3, #32
 8002896:	613b      	str	r3, [r7, #16]
      } while ( op_size > 0 );
 8002898:	693b      	ldr	r3, [r7, #16]
 800289a:	2b00      	cmp	r3, #0
 800289c:	dcf2      	bgt.n	8002884 <dcache_clean+0x58>
  __ASM volatile ("dsb 0xF":::"memory");
 800289e:	f3bf 8f4f 	dsb	sy
}
 80028a2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80028a4:	f3bf 8f6f 	isb	sy
}
 80028a8:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 80028aa:	bf00      	nop
    }
#else
    (void)addr; (void)len;
#endif
}
 80028ac:	bf00      	nop
 80028ae:	372c      	adds	r7, #44	@ 0x2c
 80028b0:	46bd      	mov	sp, r7
 80028b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b6:	4770      	bx	lr
 80028b8:	e000ed00 	.word	0xe000ed00

080028bc <build_init_seq>:

static void build_init_seq(SSD1309_t *d)
{
 80028bc:	b480      	push	{r7}
 80028be:	b085      	sub	sp, #20
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
    uint8_t i = 0;
 80028c4:	2300      	movs	r3, #0
 80028c6:	73fb      	strb	r3, [r7, #15]

    /* базовая, совместимая с SSD1309 последовательность */
    d->init_seq[i++] = 0xAE;                 /* display OFF */
 80028c8:	7bfb      	ldrb	r3, [r7, #15]
 80028ca:	1c5a      	adds	r2, r3, #1
 80028cc:	73fa      	strb	r2, [r7, #15]
 80028ce:	461a      	mov	r2, r3
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	4413      	add	r3, r2
 80028d4:	22ae      	movs	r2, #174	@ 0xae
 80028d6:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = 0xD5; d->init_seq[i++] = 0x80; /* clock div */
 80028da:	7bfb      	ldrb	r3, [r7, #15]
 80028dc:	1c5a      	adds	r2, r3, #1
 80028de:	73fa      	strb	r2, [r7, #15]
 80028e0:	461a      	mov	r2, r3
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	4413      	add	r3, r2
 80028e6:	22d5      	movs	r2, #213	@ 0xd5
 80028e8:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
 80028ec:	7bfb      	ldrb	r3, [r7, #15]
 80028ee:	1c5a      	adds	r2, r3, #1
 80028f0:	73fa      	strb	r2, [r7, #15]
 80028f2:	461a      	mov	r2, r3
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	4413      	add	r3, r2
 80028f8:	2280      	movs	r2, #128	@ 0x80
 80028fa:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = 0xA8; d->init_seq[i++] = 0x3F; /* multiplex 1/64 */
 80028fe:	7bfb      	ldrb	r3, [r7, #15]
 8002900:	1c5a      	adds	r2, r3, #1
 8002902:	73fa      	strb	r2, [r7, #15]
 8002904:	461a      	mov	r2, r3
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	4413      	add	r3, r2
 800290a:	22a8      	movs	r2, #168	@ 0xa8
 800290c:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
 8002910:	7bfb      	ldrb	r3, [r7, #15]
 8002912:	1c5a      	adds	r2, r3, #1
 8002914:	73fa      	strb	r2, [r7, #15]
 8002916:	461a      	mov	r2, r3
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	4413      	add	r3, r2
 800291c:	223f      	movs	r2, #63	@ 0x3f
 800291e:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = 0xD3; d->init_seq[i++] = 0x00; /* display offset */
 8002922:	7bfb      	ldrb	r3, [r7, #15]
 8002924:	1c5a      	adds	r2, r3, #1
 8002926:	73fa      	strb	r2, [r7, #15]
 8002928:	461a      	mov	r2, r3
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	4413      	add	r3, r2
 800292e:	22d3      	movs	r2, #211	@ 0xd3
 8002930:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
 8002934:	7bfb      	ldrb	r3, [r7, #15]
 8002936:	1c5a      	adds	r2, r3, #1
 8002938:	73fa      	strb	r2, [r7, #15]
 800293a:	461a      	mov	r2, r3
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	4413      	add	r3, r2
 8002940:	2200      	movs	r2, #0
 8002942:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = 0x40;                 /* start line */
 8002946:	7bfb      	ldrb	r3, [r7, #15]
 8002948:	1c5a      	adds	r2, r3, #1
 800294a:	73fa      	strb	r2, [r7, #15]
 800294c:	461a      	mov	r2, r3
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	4413      	add	r3, r2
 8002952:	2240      	movs	r2, #64	@ 0x40
 8002954:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440

    /* addressing: page */
    d->init_seq[i++] = 0x20; d->init_seq[i++] = 0x02;
 8002958:	7bfb      	ldrb	r3, [r7, #15]
 800295a:	1c5a      	adds	r2, r3, #1
 800295c:	73fa      	strb	r2, [r7, #15]
 800295e:	461a      	mov	r2, r3
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	4413      	add	r3, r2
 8002964:	2220      	movs	r2, #32
 8002966:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
 800296a:	7bfb      	ldrb	r3, [r7, #15]
 800296c:	1c5a      	adds	r2, r3, #1
 800296e:	73fa      	strb	r2, [r7, #15]
 8002970:	461a      	mov	r2, r3
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	4413      	add	r3, r2
 8002976:	2202      	movs	r2, #2
 8002978:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440

    d->init_seq[i++] = 0xA1;                 /* seg remap */
 800297c:	7bfb      	ldrb	r3, [r7, #15]
 800297e:	1c5a      	adds	r2, r3, #1
 8002980:	73fa      	strb	r2, [r7, #15]
 8002982:	461a      	mov	r2, r3
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	4413      	add	r3, r2
 8002988:	22a1      	movs	r2, #161	@ 0xa1
 800298a:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = 0xC8;                 /* COM scan dec */
 800298e:	7bfb      	ldrb	r3, [r7, #15]
 8002990:	1c5a      	adds	r2, r3, #1
 8002992:	73fa      	strb	r2, [r7, #15]
 8002994:	461a      	mov	r2, r3
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	4413      	add	r3, r2
 800299a:	22c8      	movs	r2, #200	@ 0xc8
 800299c:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = 0xDA; d->init_seq[i++] = 0x12; /* COM pins */
 80029a0:	7bfb      	ldrb	r3, [r7, #15]
 80029a2:	1c5a      	adds	r2, r3, #1
 80029a4:	73fa      	strb	r2, [r7, #15]
 80029a6:	461a      	mov	r2, r3
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	4413      	add	r3, r2
 80029ac:	22da      	movs	r2, #218	@ 0xda
 80029ae:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
 80029b2:	7bfb      	ldrb	r3, [r7, #15]
 80029b4:	1c5a      	adds	r2, r3, #1
 80029b6:	73fa      	strb	r2, [r7, #15]
 80029b8:	461a      	mov	r2, r3
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	4413      	add	r3, r2
 80029be:	2212      	movs	r2, #18
 80029c0:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = 0x81; d->init_seq[i++] = 0x7F; /* contrast */
 80029c4:	7bfb      	ldrb	r3, [r7, #15]
 80029c6:	1c5a      	adds	r2, r3, #1
 80029c8:	73fa      	strb	r2, [r7, #15]
 80029ca:	461a      	mov	r2, r3
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	4413      	add	r3, r2
 80029d0:	2281      	movs	r2, #129	@ 0x81
 80029d2:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
 80029d6:	7bfb      	ldrb	r3, [r7, #15]
 80029d8:	1c5a      	adds	r2, r3, #1
 80029da:	73fa      	strb	r2, [r7, #15]
 80029dc:	461a      	mov	r2, r3
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	4413      	add	r3, r2
 80029e2:	227f      	movs	r2, #127	@ 0x7f
 80029e4:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = 0xD9; d->init_seq[i++] = 0xF1; /* precharge */
 80029e8:	7bfb      	ldrb	r3, [r7, #15]
 80029ea:	1c5a      	adds	r2, r3, #1
 80029ec:	73fa      	strb	r2, [r7, #15]
 80029ee:	461a      	mov	r2, r3
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	4413      	add	r3, r2
 80029f4:	22d9      	movs	r2, #217	@ 0xd9
 80029f6:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
 80029fa:	7bfb      	ldrb	r3, [r7, #15]
 80029fc:	1c5a      	adds	r2, r3, #1
 80029fe:	73fa      	strb	r2, [r7, #15]
 8002a00:	461a      	mov	r2, r3
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	4413      	add	r3, r2
 8002a06:	22f1      	movs	r2, #241	@ 0xf1
 8002a08:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = 0xDB; d->init_seq[i++] = 0x40; /* VCOMH */
 8002a0c:	7bfb      	ldrb	r3, [r7, #15]
 8002a0e:	1c5a      	adds	r2, r3, #1
 8002a10:	73fa      	strb	r2, [r7, #15]
 8002a12:	461a      	mov	r2, r3
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	4413      	add	r3, r2
 8002a18:	22db      	movs	r2, #219	@ 0xdb
 8002a1a:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
 8002a1e:	7bfb      	ldrb	r3, [r7, #15]
 8002a20:	1c5a      	adds	r2, r3, #1
 8002a22:	73fa      	strb	r2, [r7, #15]
 8002a24:	461a      	mov	r2, r3
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	4413      	add	r3, r2
 8002a2a:	2240      	movs	r2, #64	@ 0x40
 8002a2c:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = 0xA4;                 /* resume RAM */
 8002a30:	7bfb      	ldrb	r3, [r7, #15]
 8002a32:	1c5a      	adds	r2, r3, #1
 8002a34:	73fa      	strb	r2, [r7, #15]
 8002a36:	461a      	mov	r2, r3
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	4413      	add	r3, r2
 8002a3c:	22a4      	movs	r2, #164	@ 0xa4
 8002a3e:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
    d->init_seq[i++] = (d->cfg.invert ? 0xA7 : 0xA6); /* invert/normal */
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	7edb      	ldrb	r3, [r3, #27]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d001      	beq.n	8002a4e <build_init_seq+0x192>
 8002a4a:	22a7      	movs	r2, #167	@ 0xa7
 8002a4c:	e000      	b.n	8002a50 <build_init_seq+0x194>
 8002a4e:	22a6      	movs	r2, #166	@ 0xa6
 8002a50:	7bfb      	ldrb	r3, [r7, #15]
 8002a52:	1c59      	adds	r1, r3, #1
 8002a54:	73f9      	strb	r1, [r7, #15]
 8002a56:	4619      	mov	r1, r3
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	440b      	add	r3, r1
 8002a5c:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440

    /* ВАЖНО: 0x8D (charge pump) НЕ обязателен для SSD1309 и на части модулей мешает.
       Поэтому убрано. */

    d->init_seq[i++] = 0xAF;                 /* display ON */
 8002a60:	7bfb      	ldrb	r3, [r7, #15]
 8002a62:	1c5a      	adds	r2, r3, #1
 8002a64:	73fa      	strb	r2, [r7, #15]
 8002a66:	461a      	mov	r2, r3
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	4413      	add	r3, r2
 8002a6c:	22af      	movs	r2, #175	@ 0xaf
 8002a6e:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440

    d->init_len = i;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	7bfa      	ldrb	r2, [r7, #15]
 8002a76:	f883 2429 	strb.w	r2, [r3, #1065]	@ 0x429
    d->init_pos = 0;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	f883 242a 	strb.w	r2, [r3, #1066]	@ 0x42a
}
 8002a82:	bf00      	nop
 8002a84:	3714      	adds	r7, #20
 8002a86:	46bd      	mov	sp, r7
 8002a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8c:	4770      	bx	lr

08002a8e <start_init_chunk>:

static void start_init_chunk(SSD1309_t *d)
{
 8002a8e:	b580      	push	{r7, lr}
 8002a90:	b084      	sub	sp, #16
 8002a92:	af00      	add	r7, sp, #0
 8002a94:	6078      	str	r0, [r7, #4]
    if (d->busy) return;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	f893 3421 	ldrb.w	r3, [r3, #1057]	@ 0x421
 8002a9c:	b2db      	uxtb	r3, r3
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d162      	bne.n	8002b68 <start_init_chunk+0xda>

    if (d->init_pos >= d->init_len) {
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	f893 242a 	ldrb.w	r2, [r3, #1066]	@ 0x42a
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	f893 3429 	ldrb.w	r3, [r3, #1065]	@ 0x429
 8002aae:	429a      	cmp	r2, r3
 8002ab0:	d30f      	bcc.n	8002ad2 <start_init_chunk+0x44>
        cs_high(d);
 8002ab2:	6878      	ldr	r0, [r7, #4]
 8002ab4:	f7ff fe6a 	bl	800278c <cs_high>
        d->ready = 1u;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2201      	movs	r2, #1
 8002abc:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
        d->phase = PHASE_IDLE;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	f883 2469 	strb.w	r2, [r3, #1129]	@ 0x469
        d->init_step = 5u; /* done */
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2205      	movs	r2, #5
 8002acc:	f883 2428 	strb.w	r2, [r3, #1064]	@ 0x428
        return;
 8002ad0:	e04b      	b.n	8002b6a <start_init_chunk+0xdc>
    }

    uint8_t rem = (uint8_t)(d->init_len - d->init_pos);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	f893 2429 	ldrb.w	r2, [r3, #1065]	@ 0x429
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	f893 342a 	ldrb.w	r3, [r3, #1066]	@ 0x42a
 8002ade:	1ad3      	subs	r3, r2, r3
 8002ae0:	73fb      	strb	r3, [r7, #15]
    d->tx_len = (rem > (uint8_t)sizeof(d->tx_cmd)) ? (uint8_t)sizeof(d->tx_cmd) : rem;
 8002ae2:	7bfb      	ldrb	r3, [r7, #15]
 8002ae4:	2b08      	cmp	r3, #8
 8002ae6:	bf28      	it	cs
 8002ae8:	2308      	movcs	r3, #8
 8002aea:	b2da      	uxtb	r2, r3
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	f883 2468 	strb.w	r2, [r3, #1128]	@ 0x468

    memcpy(d->tx_cmd, &d->init_seq[d->init_pos], d->tx_len);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	f503 608c 	add.w	r0, r3, #1120	@ 0x460
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	f893 342a 	ldrb.w	r3, [r3, #1066]	@ 0x42a
 8002afe:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002b02:	687a      	ldr	r2, [r7, #4]
 8002b04:	18d1      	adds	r1, r2, r3
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	f893 3468 	ldrb.w	r3, [r3, #1128]	@ 0x468
 8002b0c:	461a      	mov	r2, r3
 8002b0e:	f012 fe33 	bl	8015778 <memcpy>
    dcache_clean(d->tx_cmd, d->tx_len);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	f503 628c 	add.w	r2, r3, #1120	@ 0x460
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	f893 3468 	ldrb.w	r3, [r3, #1128]	@ 0x468
 8002b1e:	4619      	mov	r1, r3
 8002b20:	4610      	mov	r0, r2
 8002b22:	f7ff fe83 	bl	800282c <dcache_clean>

    dc_cmd(d);
 8002b26:	6878      	ldr	r0, [r7, #4]
 8002b28:	f7ff fe40 	bl	80027ac <dc_cmd>
    cs_low(d);
 8002b2c:	6878      	ldr	r0, [r7, #4]
 8002b2e:	f7ff fe1d 	bl	800276c <cs_low>

    if (HAL_SPI_Transmit_DMA(d->cfg.hspi, d->tx_cmd, d->tx_len) == HAL_OK) {
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6818      	ldr	r0, [r3, #0]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	f503 618c 	add.w	r1, r3, #1120	@ 0x460
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	f893 3468 	ldrb.w	r3, [r3, #1128]	@ 0x468
 8002b42:	461a      	mov	r2, r3
 8002b44:	f00b fb3a 	bl	800e1bc <HAL_SPI_Transmit_DMA>
 8002b48:	4603      	mov	r3, r0
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d108      	bne.n	8002b60 <start_init_chunk+0xd2>
        d->busy = 1u;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2201      	movs	r2, #1
 8002b52:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
        d->phase = PHASE_INIT;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2201      	movs	r2, #1
 8002b5a:	f883 2469 	strb.w	r2, [r3, #1129]	@ 0x469
 8002b5e:	e004      	b.n	8002b6a <start_init_chunk+0xdc>
    } else {
        cs_high(d); /* повторим позже в SSD1309_Task() */
 8002b60:	6878      	ldr	r0, [r7, #4]
 8002b62:	f7ff fe13 	bl	800278c <cs_high>
 8002b66:	e000      	b.n	8002b6a <start_init_chunk+0xdc>
    if (d->busy) return;
 8002b68:	bf00      	nop
    }
}
 8002b6a:	3710      	adds	r7, #16
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bd80      	pop	{r7, pc}

08002b70 <start_page_cmd>:

static void start_page_cmd(SSD1309_t *d)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b084      	sub	sp, #16
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
    if (d->busy) return;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	f893 3421 	ldrb.w	r3, [r3, #1057]	@ 0x421
 8002b7e:	b2db      	uxtb	r3, r3
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d14d      	bne.n	8002c20 <start_page_cmd+0xb0>

    const uint8_t col = d->cfg.col_offset;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	7e9b      	ldrb	r3, [r3, #26]
 8002b88:	73fb      	strb	r3, [r7, #15]

    d->tx_cmd[0] = (uint8_t)(0xB0u | (d->page & 0x0Fu));
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	f893 342b 	ldrb.w	r3, [r3, #1067]	@ 0x42b
 8002b90:	f003 030f 	and.w	r3, r3, #15
 8002b94:	b2db      	uxtb	r3, r3
 8002b96:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8002b9a:	b2da      	uxtb	r2, r3
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	f883 2460 	strb.w	r2, [r3, #1120]	@ 0x460
    d->tx_cmd[1] = (uint8_t)(0x00u | (col & 0x0Fu));
 8002ba2:	7bfb      	ldrb	r3, [r7, #15]
 8002ba4:	f003 030f 	and.w	r3, r3, #15
 8002ba8:	b2da      	uxtb	r2, r3
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	f883 2461 	strb.w	r2, [r3, #1121]	@ 0x461
    d->tx_cmd[2] = (uint8_t)(0x10u | ((col >> 4) & 0x0Fu));
 8002bb0:	7bfb      	ldrb	r3, [r7, #15]
 8002bb2:	091b      	lsrs	r3, r3, #4
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	f043 0310 	orr.w	r3, r3, #16
 8002bba:	b2da      	uxtb	r2, r3
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	f883 2462 	strb.w	r2, [r3, #1122]	@ 0x462
    d->tx_len = 3u;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2203      	movs	r2, #3
 8002bc6:	f883 2468 	strb.w	r2, [r3, #1128]	@ 0x468

    dcache_clean(d->tx_cmd, d->tx_len);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	f503 628c 	add.w	r2, r3, #1120	@ 0x460
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	f893 3468 	ldrb.w	r3, [r3, #1128]	@ 0x468
 8002bd6:	4619      	mov	r1, r3
 8002bd8:	4610      	mov	r0, r2
 8002bda:	f7ff fe27 	bl	800282c <dcache_clean>

    dc_cmd(d);
 8002bde:	6878      	ldr	r0, [r7, #4]
 8002be0:	f7ff fde4 	bl	80027ac <dc_cmd>
    cs_low(d);
 8002be4:	6878      	ldr	r0, [r7, #4]
 8002be6:	f7ff fdc1 	bl	800276c <cs_low>

    if (HAL_SPI_Transmit_DMA(d->cfg.hspi, d->tx_cmd, d->tx_len) == HAL_OK) {
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6818      	ldr	r0, [r3, #0]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	f503 618c 	add.w	r1, r3, #1120	@ 0x460
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	f893 3468 	ldrb.w	r3, [r3, #1128]	@ 0x468
 8002bfa:	461a      	mov	r2, r3
 8002bfc:	f00b fade 	bl	800e1bc <HAL_SPI_Transmit_DMA>
 8002c00:	4603      	mov	r3, r0
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d108      	bne.n	8002c18 <start_page_cmd+0xa8>
        d->busy = 1u;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2201      	movs	r2, #1
 8002c0a:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
        d->phase = PHASE_PAGE_CMD;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2202      	movs	r2, #2
 8002c12:	f883 2469 	strb.w	r2, [r3, #1129]	@ 0x469
 8002c16:	e004      	b.n	8002c22 <start_page_cmd+0xb2>
    } else {
        cs_high(d);
 8002c18:	6878      	ldr	r0, [r7, #4]
 8002c1a:	f7ff fdb7 	bl	800278c <cs_high>
 8002c1e:	e000      	b.n	8002c22 <start_page_cmd+0xb2>
    if (d->busy) return;
 8002c20:	bf00      	nop
    }
}
 8002c22:	3710      	adds	r7, #16
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bd80      	pop	{r7, pc}

08002c28 <start_page_data>:

static void start_page_data(SSD1309_t *d)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b084      	sub	sp, #16
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
    if (d->busy) return;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	f893 3421 	ldrb.w	r3, [r3, #1057]	@ 0x421
 8002c36:	b2db      	uxtb	r3, r3
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d128      	bne.n	8002c8e <start_page_data+0x66>

    uint8_t *p = &d->fb[(uint32_t)d->page * SSD1309_WIDTH];
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	f893 342b 	ldrb.w	r3, [r3, #1067]	@ 0x42b
 8002c42:	01db      	lsls	r3, r3, #7
 8002c44:	3320      	adds	r3, #32
 8002c46:	687a      	ldr	r2, [r7, #4]
 8002c48:	4413      	add	r3, r2
 8002c4a:	60fb      	str	r3, [r7, #12]

    /* КЛЮЧЕВО: чистим DCache для области, которую DMA прочитает */
    dcache_clean(p, SSD1309_WIDTH);
 8002c4c:	2180      	movs	r1, #128	@ 0x80
 8002c4e:	68f8      	ldr	r0, [r7, #12]
 8002c50:	f7ff fdec 	bl	800282c <dcache_clean>

    dc_data(d);
 8002c54:	6878      	ldr	r0, [r7, #4]
 8002c56:	f7ff fdb9 	bl	80027cc <dc_data>
    cs_low(d);
 8002c5a:	6878      	ldr	r0, [r7, #4]
 8002c5c:	f7ff fd86 	bl	800276c <cs_low>

    if (HAL_SPI_Transmit_DMA(d->cfg.hspi, p, SSD1309_WIDTH) == HAL_OK) {
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	2280      	movs	r2, #128	@ 0x80
 8002c66:	68f9      	ldr	r1, [r7, #12]
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f00b faa7 	bl	800e1bc <HAL_SPI_Transmit_DMA>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d108      	bne.n	8002c86 <start_page_data+0x5e>
        d->busy = 1u;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2201      	movs	r2, #1
 8002c78:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
        d->phase = PHASE_PAGE_DATA;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2203      	movs	r2, #3
 8002c80:	f883 2469 	strb.w	r2, [r3, #1129]	@ 0x469
 8002c84:	e004      	b.n	8002c90 <start_page_data+0x68>
    } else {
        cs_high(d);
 8002c86:	6878      	ldr	r0, [r7, #4]
 8002c88:	f7ff fd80 	bl	800278c <cs_high>
 8002c8c:	e000      	b.n	8002c90 <start_page_data+0x68>
    if (d->busy) return;
 8002c8e:	bf00      	nop
    }
}
 8002c90:	3710      	adds	r7, #16
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}

08002c96 <SSD1309_Init>:

void SSD1309_Init(SSD1309_t *d, const SSD1309_Config_t *cfg)
{
 8002c96:	b5b0      	push	{r4, r5, r7, lr}
 8002c98:	b082      	sub	sp, #8
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	6078      	str	r0, [r7, #4]
 8002c9e:	6039      	str	r1, [r7, #0]
    memset(d, 0, sizeof(*d));
 8002ca0:	f44f 6290 	mov.w	r2, #1152	@ 0x480
 8002ca4:	2100      	movs	r1, #0
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	f012 fd12 	bl	80156d0 <memset>
    d->cfg = *cfg;
 8002cac:	687a      	ldr	r2, [r7, #4]
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	4614      	mov	r4, r2
 8002cb2:	461d      	mov	r5, r3
 8002cb4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002cb6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002cb8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002cbc:	e884 0007 	stmia.w	r4, {r0, r1, r2}

    d->ready = 0u;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
    d->busy = 0u;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
    d->dirty = 0u;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	f883 2422 	strb.w	r2, [r3, #1058]	@ 0x422
    d->phase = PHASE_IDLE;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2200      	movs	r2, #0
 8002cdc:	f883 2469 	strb.w	r2, [r3, #1129]	@ 0x469
    d->init_step = 0u;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	f883 2428 	strb.w	r2, [r3, #1064]	@ 0x428

    /* важно: CS держим high в idle */
    cs_high(d);
 8002ce8:	6878      	ldr	r0, [r7, #4]
 8002cea:	f7ff fd4f 	bl	800278c <cs_high>
    dc_cmd(d);
 8002cee:	6878      	ldr	r0, [r7, #4]
 8002cf0:	f7ff fd5c 	bl	80027ac <dc_cmd>
    rst_high(d);
 8002cf4:	6878      	ldr	r0, [r7, #4]
 8002cf6:	f7ff fd89 	bl	800280c <rst_high>
}
 8002cfa:	bf00      	nop
 8002cfc:	3708      	adds	r7, #8
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bdb0      	pop	{r4, r5, r7, pc}

08002d02 <SSD1309_BeginAsync>:

void SSD1309_BeginAsync(SSD1309_t *d)
{
 8002d02:	b580      	push	{r7, lr}
 8002d04:	b082      	sub	sp, #8
 8002d06:	af00      	add	r7, sp, #0
 8002d08:	6078      	str	r0, [r7, #4]
    d->ready = 0u;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
    d->busy = 0u;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2200      	movs	r2, #0
 8002d16:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
    d->dirty = 0u;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	f883 2422 	strb.w	r2, [r3, #1058]	@ 0x422
    d->phase = PHASE_IDLE;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2200      	movs	r2, #0
 8002d26:	f883 2469 	strb.w	r2, [r3, #1129]	@ 0x469
    d->init_step = 0u;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	f883 2428 	strb.w	r2, [r3, #1064]	@ 0x428

    cs_high(d);
 8002d32:	6878      	ldr	r0, [r7, #4]
 8002d34:	f7ff fd2a 	bl	800278c <cs_high>
    dc_cmd(d);
 8002d38:	6878      	ldr	r0, [r7, #4]
 8002d3a:	f7ff fd37 	bl	80027ac <dc_cmd>
    rst_high(d);
 8002d3e:	6878      	ldr	r0, [r7, #4]
 8002d40:	f7ff fd64 	bl	800280c <rst_high>
}
 8002d44:	bf00      	nop
 8002d46:	3708      	adds	r7, #8
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd80      	pop	{r7, pc}

08002d4c <SSD1309_Task>:

void SSD1309_Task(SSD1309_t *d)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b084      	sub	sp, #16
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
    uint32_t now = HAL_GetTick();
 8002d54:	f002 f90e 	bl	8004f74 <HAL_GetTick>
 8002d58:	60f8      	str	r0, [r7, #12]

    /* Асинхронная инициализация без блокировок */
    if (!d->ready) {
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	f893 3420 	ldrb.w	r3, [r3, #1056]	@ 0x420
 8002d60:	b2db      	uxtb	r3, r3
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d15b      	bne.n	8002e1e <SSD1309_Task+0xd2>
        switch (d->init_step) {
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	f893 3428 	ldrb.w	r3, [r3, #1064]	@ 0x428
 8002d6c:	2b04      	cmp	r3, #4
 8002d6e:	d84e      	bhi.n	8002e0e <SSD1309_Task+0xc2>
 8002d70:	a201      	add	r2, pc, #4	@ (adr r2, 8002d78 <SSD1309_Task+0x2c>)
 8002d72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d76:	bf00      	nop
 8002d78:	08002d8d 	.word	0x08002d8d
 8002d7c:	08002db1 	.word	0x08002db1
 8002d80:	08002dd7 	.word	0x08002dd7
 8002d84:	08002e0f 	.word	0x08002e0f
 8002d88:	08002dfb 	.word	0x08002dfb
        case 0u:
            cs_high(d);
 8002d8c:	6878      	ldr	r0, [r7, #4]
 8002d8e:	f7ff fcfd 	bl	800278c <cs_high>
            dc_cmd(d);
 8002d92:	6878      	ldr	r0, [r7, #4]
 8002d94:	f7ff fd0a 	bl	80027ac <dc_cmd>
            rst_low(d);
 8002d98:	6878      	ldr	r0, [r7, #4]
 8002d9a:	f7ff fd27 	bl	80027ec <rst_low>
            d->t0_ms = now;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	68fa      	ldr	r2, [r7, #12]
 8002da2:	f8c3 2424 	str.w	r2, [r3, #1060]	@ 0x424
            d->init_step = 1u;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2201      	movs	r2, #1
 8002daa:	f883 2428 	strb.w	r2, [r3, #1064]	@ 0x428
            break;
 8002dae:	e035      	b.n	8002e1c <SSD1309_Task+0xd0>

        case 1u:
            if ((now - d->t0_ms) >= 20u) { /* чуть дольше reset */
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	f8d3 3424 	ldr.w	r3, [r3, #1060]	@ 0x424
 8002db6:	68fa      	ldr	r2, [r7, #12]
 8002db8:	1ad3      	subs	r3, r2, r3
 8002dba:	2b13      	cmp	r3, #19
 8002dbc:	d929      	bls.n	8002e12 <SSD1309_Task+0xc6>
                rst_high(d);
 8002dbe:	6878      	ldr	r0, [r7, #4]
 8002dc0:	f7ff fd24 	bl	800280c <rst_high>
                d->t0_ms = now;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	68fa      	ldr	r2, [r7, #12]
 8002dc8:	f8c3 2424 	str.w	r2, [r3, #1060]	@ 0x424
                d->init_step = 2u;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2202      	movs	r2, #2
 8002dd0:	f883 2428 	strb.w	r2, [r3, #1064]	@ 0x428
            }
            break;
 8002dd4:	e01d      	b.n	8002e12 <SSD1309_Task+0xc6>

        case 2u:
            if ((now - d->t0_ms) >= 120u) { /* чуть дольше после reset */
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	f8d3 3424 	ldr.w	r3, [r3, #1060]	@ 0x424
 8002ddc:	68fa      	ldr	r2, [r7, #12]
 8002dde:	1ad3      	subs	r3, r2, r3
 8002de0:	2b77      	cmp	r3, #119	@ 0x77
 8002de2:	d918      	bls.n	8002e16 <SSD1309_Task+0xca>
                build_init_seq(d);
 8002de4:	6878      	ldr	r0, [r7, #4]
 8002de6:	f7ff fd69 	bl	80028bc <build_init_seq>
                d->init_step = 4u;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2204      	movs	r2, #4
 8002dee:	f883 2428 	strb.w	r2, [r3, #1064]	@ 0x428
                start_init_chunk(d);
 8002df2:	6878      	ldr	r0, [r7, #4]
 8002df4:	f7ff fe4b 	bl	8002a8e <start_init_chunk>
            }
            break;
 8002df8:	e00d      	b.n	8002e16 <SSD1309_Task+0xca>

        case 4u:
            if (!d->busy) start_init_chunk(d);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	f893 3421 	ldrb.w	r3, [r3, #1057]	@ 0x421
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d109      	bne.n	8002e1a <SSD1309_Task+0xce>
 8002e06:	6878      	ldr	r0, [r7, #4]
 8002e08:	f7ff fe41 	bl	8002a8e <start_init_chunk>
            break;
 8002e0c:	e005      	b.n	8002e1a <SSD1309_Task+0xce>

        default:
            break;
 8002e0e:	bf00      	nop
 8002e10:	e018      	b.n	8002e44 <SSD1309_Task+0xf8>
            break;
 8002e12:	bf00      	nop
 8002e14:	e016      	b.n	8002e44 <SSD1309_Task+0xf8>
            break;
 8002e16:	bf00      	nop
 8002e18:	e014      	b.n	8002e44 <SSD1309_Task+0xf8>
            break;
 8002e1a:	bf00      	nop
        }
        return;
 8002e1c:	e012      	b.n	8002e44 <SSD1309_Task+0xf8>
    }

    /* Обновление экрана по dirty */
    if (d->dirty && !d->busy) {
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	f893 3422 	ldrb.w	r3, [r3, #1058]	@ 0x422
 8002e24:	b2db      	uxtb	r3, r3
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d00c      	beq.n	8002e44 <SSD1309_Task+0xf8>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	f893 3421 	ldrb.w	r3, [r3, #1057]	@ 0x421
 8002e30:	b2db      	uxtb	r3, r3
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d106      	bne.n	8002e44 <SSD1309_Task+0xf8>
        d->page = 0u;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2200      	movs	r2, #0
 8002e3a:	f883 242b 	strb.w	r2, [r3, #1067]	@ 0x42b
        start_page_cmd(d);
 8002e3e:	6878      	ldr	r0, [r7, #4]
 8002e40:	f7ff fe96 	bl	8002b70 <start_page_cmd>
    }
}
 8002e44:	3710      	adds	r7, #16
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	bf00      	nop

08002e4c <SSD1309_UpdateAsync>:

void SSD1309_UpdateAsync(SSD1309_t *d)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b082      	sub	sp, #8
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
    d->dirty = 1u;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2201      	movs	r2, #1
 8002e58:	f883 2422 	strb.w	r2, [r3, #1058]	@ 0x422

    if (d->ready && !d->busy) {
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	f893 3420 	ldrb.w	r3, [r3, #1056]	@ 0x420
 8002e62:	b2db      	uxtb	r3, r3
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d00c      	beq.n	8002e82 <SSD1309_UpdateAsync+0x36>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	f893 3421 	ldrb.w	r3, [r3, #1057]	@ 0x421
 8002e6e:	b2db      	uxtb	r3, r3
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d106      	bne.n	8002e82 <SSD1309_UpdateAsync+0x36>
        d->page = 0u;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2200      	movs	r2, #0
 8002e78:	f883 242b 	strb.w	r2, [r3, #1067]	@ 0x42b
        start_page_cmd(d);
 8002e7c:	6878      	ldr	r0, [r7, #4]
 8002e7e:	f7ff fe77 	bl	8002b70 <start_page_cmd>
    }
}
 8002e82:	bf00      	nop
 8002e84:	3708      	adds	r7, #8
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}

08002e8a <SSD1309_Clear>:

/* ===== graphics ===== */

void SSD1309_Clear(SSD1309_t *d)
{
 8002e8a:	b580      	push	{r7, lr}
 8002e8c:	b082      	sub	sp, #8
 8002e8e:	af00      	add	r7, sp, #0
 8002e90:	6078      	str	r0, [r7, #4]
    memset(d->fb, 0x00, sizeof(d->fb));
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	3320      	adds	r3, #32
 8002e96:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002e9a:	2100      	movs	r1, #0
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	f012 fc17 	bl	80156d0 <memset>
    d->dirty = 1u;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	f883 2422 	strb.w	r2, [r3, #1058]	@ 0x422
}
 8002eaa:	bf00      	nop
 8002eac:	3708      	adds	r7, #8
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}

08002eb2 <SSD1309_DrawPixel>:

void SSD1309_DrawPixel(SSD1309_t *d, uint16_t x, uint16_t y, SSD1309_Color_t c)
{
 8002eb2:	b480      	push	{r7}
 8002eb4:	b087      	sub	sp, #28
 8002eb6:	af00      	add	r7, sp, #0
 8002eb8:	60f8      	str	r0, [r7, #12]
 8002eba:	4608      	mov	r0, r1
 8002ebc:	4611      	mov	r1, r2
 8002ebe:	461a      	mov	r2, r3
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	817b      	strh	r3, [r7, #10]
 8002ec4:	460b      	mov	r3, r1
 8002ec6:	813b      	strh	r3, [r7, #8]
 8002ec8:	4613      	mov	r3, r2
 8002eca:	71fb      	strb	r3, [r7, #7]
    if (x >= SSD1309_WIDTH || y >= SSD1309_HEIGHT) return;
 8002ecc:	897b      	ldrh	r3, [r7, #10]
 8002ece:	2b7f      	cmp	r3, #127	@ 0x7f
 8002ed0:	d837      	bhi.n	8002f42 <SSD1309_DrawPixel+0x90>
 8002ed2:	893b      	ldrh	r3, [r7, #8]
 8002ed4:	2b3f      	cmp	r3, #63	@ 0x3f
 8002ed6:	d834      	bhi.n	8002f42 <SSD1309_DrawPixel+0x90>

    uint32_t index = (uint32_t)x + ((uint32_t)(y >> 3) * SSD1309_WIDTH);
 8002ed8:	897a      	ldrh	r2, [r7, #10]
 8002eda:	893b      	ldrh	r3, [r7, #8]
 8002edc:	08db      	lsrs	r3, r3, #3
 8002ede:	b29b      	uxth	r3, r3
 8002ee0:	01db      	lsls	r3, r3, #7
 8002ee2:	4413      	add	r3, r2
 8002ee4:	617b      	str	r3, [r7, #20]
    uint8_t mask = (uint8_t)(1u << (y & 7u));
 8002ee6:	893b      	ldrh	r3, [r7, #8]
 8002ee8:	f003 0307 	and.w	r3, r3, #7
 8002eec:	2201      	movs	r2, #1
 8002eee:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef2:	74fb      	strb	r3, [r7, #19]

    if (c == SSD1309_COLOR_WHITE) d->fb[index] |= mask;
 8002ef4:	79fb      	ldrb	r3, [r7, #7]
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	d10e      	bne.n	8002f18 <SSD1309_DrawPixel+0x66>
 8002efa:	68fa      	ldr	r2, [r7, #12]
 8002efc:	697b      	ldr	r3, [r7, #20]
 8002efe:	4413      	add	r3, r2
 8002f00:	3320      	adds	r3, #32
 8002f02:	781a      	ldrb	r2, [r3, #0]
 8002f04:	7cfb      	ldrb	r3, [r7, #19]
 8002f06:	4313      	orrs	r3, r2
 8002f08:	b2d9      	uxtb	r1, r3
 8002f0a:	68fa      	ldr	r2, [r7, #12]
 8002f0c:	697b      	ldr	r3, [r7, #20]
 8002f0e:	4413      	add	r3, r2
 8002f10:	3320      	adds	r3, #32
 8002f12:	460a      	mov	r2, r1
 8002f14:	701a      	strb	r2, [r3, #0]
 8002f16:	e00f      	b.n	8002f38 <SSD1309_DrawPixel+0x86>
    else                         d->fb[index] &= (uint8_t)~mask;
 8002f18:	68fa      	ldr	r2, [r7, #12]
 8002f1a:	697b      	ldr	r3, [r7, #20]
 8002f1c:	4413      	add	r3, r2
 8002f1e:	3320      	adds	r3, #32
 8002f20:	781a      	ldrb	r2, [r3, #0]
 8002f22:	7cfb      	ldrb	r3, [r7, #19]
 8002f24:	43db      	mvns	r3, r3
 8002f26:	b2db      	uxtb	r3, r3
 8002f28:	4013      	ands	r3, r2
 8002f2a:	b2d9      	uxtb	r1, r3
 8002f2c:	68fa      	ldr	r2, [r7, #12]
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	4413      	add	r3, r2
 8002f32:	3320      	adds	r3, #32
 8002f34:	460a      	mov	r2, r1
 8002f36:	701a      	strb	r2, [r3, #0]

    d->dirty = 1u;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	f883 2422 	strb.w	r2, [r3, #1058]	@ 0x422
 8002f40:	e000      	b.n	8002f44 <SSD1309_DrawPixel+0x92>
    if (x >= SSD1309_WIDTH || y >= SSD1309_HEIGHT) return;
 8002f42:	bf00      	nop
}
 8002f44:	371c      	adds	r7, #28
 8002f46:	46bd      	mov	sp, r7
 8002f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4c:	4770      	bx	lr
	...

08002f50 <SSD1309_DrawChar8x8>:

void SSD1309_DrawChar8x8(SSD1309_t *d, uint16_t x, uint16_t y, char ch, SSD1309_Color_t c)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b088      	sub	sp, #32
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	60f8      	str	r0, [r7, #12]
 8002f58:	4608      	mov	r0, r1
 8002f5a:	4611      	mov	r1, r2
 8002f5c:	461a      	mov	r2, r3
 8002f5e:	4603      	mov	r3, r0
 8002f60:	817b      	strh	r3, [r7, #10]
 8002f62:	460b      	mov	r3, r1
 8002f64:	813b      	strh	r3, [r7, #8]
 8002f66:	4613      	mov	r3, r2
 8002f68:	71fb      	strb	r3, [r7, #7]
    uint8_t uch = (uint8_t)ch;
 8002f6a:	79fb      	ldrb	r3, [r7, #7]
 8002f6c:	77fb      	strb	r3, [r7, #31]
    if (uch < 0x20u || uch > 0x7Fu) uch = 0x20u;
 8002f6e:	7ffb      	ldrb	r3, [r7, #31]
 8002f70:	2b1f      	cmp	r3, #31
 8002f72:	d903      	bls.n	8002f7c <SSD1309_DrawChar8x8+0x2c>
 8002f74:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	da01      	bge.n	8002f80 <SSD1309_DrawChar8x8+0x30>
 8002f7c:	2320      	movs	r3, #32
 8002f7e:	77fb      	strb	r3, [r7, #31]

    const uint8_t *glyph = font8x8_basic[uch - 0x20u];
 8002f80:	7ffb      	ldrb	r3, [r7, #31]
 8002f82:	3b20      	subs	r3, #32
 8002f84:	00db      	lsls	r3, r3, #3
 8002f86:	4a1c      	ldr	r2, [pc, #112]	@ (8002ff8 <SSD1309_DrawChar8x8+0xa8>)
 8002f88:	4413      	add	r3, r2
 8002f8a:	61bb      	str	r3, [r7, #24]

    for (uint8_t row = 0; row < 8u; row++) {
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	77bb      	strb	r3, [r7, #30]
 8002f90:	e029      	b.n	8002fe6 <SSD1309_DrawChar8x8+0x96>
        uint8_t bits = glyph[row];
 8002f92:	7fbb      	ldrb	r3, [r7, #30]
 8002f94:	69ba      	ldr	r2, [r7, #24]
 8002f96:	4413      	add	r3, r2
 8002f98:	781b      	ldrb	r3, [r3, #0]
 8002f9a:	75fb      	strb	r3, [r7, #23]
        for (uint8_t col = 0; col < 8u; col++) {
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	777b      	strb	r3, [r7, #29]
 8002fa0:	e01b      	b.n	8002fda <SSD1309_DrawChar8x8+0x8a>
            if (bits & (1u << (7u - col))) {
 8002fa2:	7dfa      	ldrb	r2, [r7, #23]
 8002fa4:	7f7b      	ldrb	r3, [r7, #29]
 8002fa6:	f1c3 0307 	rsb	r3, r3, #7
 8002faa:	fa22 f303 	lsr.w	r3, r2, r3
 8002fae:	f003 0301 	and.w	r3, r3, #1
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d00e      	beq.n	8002fd4 <SSD1309_DrawChar8x8+0x84>
                SSD1309_DrawPixel(d, (uint16_t)(x + col), (uint16_t)(y + row), c);
 8002fb6:	7f7b      	ldrb	r3, [r7, #29]
 8002fb8:	b29a      	uxth	r2, r3
 8002fba:	897b      	ldrh	r3, [r7, #10]
 8002fbc:	4413      	add	r3, r2
 8002fbe:	b299      	uxth	r1, r3
 8002fc0:	7fbb      	ldrb	r3, [r7, #30]
 8002fc2:	b29a      	uxth	r2, r3
 8002fc4:	893b      	ldrh	r3, [r7, #8]
 8002fc6:	4413      	add	r3, r2
 8002fc8:	b29a      	uxth	r2, r3
 8002fca:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002fce:	68f8      	ldr	r0, [r7, #12]
 8002fd0:	f7ff ff6f 	bl	8002eb2 <SSD1309_DrawPixel>
        for (uint8_t col = 0; col < 8u; col++) {
 8002fd4:	7f7b      	ldrb	r3, [r7, #29]
 8002fd6:	3301      	adds	r3, #1
 8002fd8:	777b      	strb	r3, [r7, #29]
 8002fda:	7f7b      	ldrb	r3, [r7, #29]
 8002fdc:	2b07      	cmp	r3, #7
 8002fde:	d9e0      	bls.n	8002fa2 <SSD1309_DrawChar8x8+0x52>
    for (uint8_t row = 0; row < 8u; row++) {
 8002fe0:	7fbb      	ldrb	r3, [r7, #30]
 8002fe2:	3301      	adds	r3, #1
 8002fe4:	77bb      	strb	r3, [r7, #30]
 8002fe6:	7fbb      	ldrb	r3, [r7, #30]
 8002fe8:	2b07      	cmp	r3, #7
 8002fea:	d9d2      	bls.n	8002f92 <SSD1309_DrawChar8x8+0x42>
            }
        }
    }
}
 8002fec:	bf00      	nop
 8002fee:	bf00      	nop
 8002ff0:	3720      	adds	r7, #32
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bd80      	pop	{r7, pc}
 8002ff6:	bf00      	nop
 8002ff8:	08016b58 	.word	0x08016b58

08002ffc <SSD1309_DrawString8x8>:

void SSD1309_DrawString8x8(SSD1309_t *d, uint16_t x, uint16_t y, const char *s, SSD1309_Color_t c)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b086      	sub	sp, #24
 8003000:	af02      	add	r7, sp, #8
 8003002:	60f8      	str	r0, [r7, #12]
 8003004:	607b      	str	r3, [r7, #4]
 8003006:	460b      	mov	r3, r1
 8003008:	817b      	strh	r3, [r7, #10]
 800300a:	4613      	mov	r3, r2
 800300c:	813b      	strh	r3, [r7, #8]
    while (*s) {
 800300e:	e011      	b.n	8003034 <SSD1309_DrawString8x8+0x38>
        SSD1309_DrawChar8x8(d, x, y, *s++, c);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	1c5a      	adds	r2, r3, #1
 8003014:	607a      	str	r2, [r7, #4]
 8003016:	7818      	ldrb	r0, [r3, #0]
 8003018:	893a      	ldrh	r2, [r7, #8]
 800301a:	8979      	ldrh	r1, [r7, #10]
 800301c:	7e3b      	ldrb	r3, [r7, #24]
 800301e:	9300      	str	r3, [sp, #0]
 8003020:	4603      	mov	r3, r0
 8003022:	68f8      	ldr	r0, [r7, #12]
 8003024:	f7ff ff94 	bl	8002f50 <SSD1309_DrawChar8x8>
        x = (uint16_t)(x + 8u);
 8003028:	897b      	ldrh	r3, [r7, #10]
 800302a:	3308      	adds	r3, #8
 800302c:	817b      	strh	r3, [r7, #10]
        if (x > (SSD1309_WIDTH - 8u)) break;
 800302e:	897b      	ldrh	r3, [r7, #10]
 8003030:	2b78      	cmp	r3, #120	@ 0x78
 8003032:	d804      	bhi.n	800303e <SSD1309_DrawString8x8+0x42>
    while (*s) {
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	781b      	ldrb	r3, [r3, #0]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d1e9      	bne.n	8003010 <SSD1309_DrawString8x8+0x14>
    }
}
 800303c:	e000      	b.n	8003040 <SSD1309_DrawString8x8+0x44>
        if (x > (SSD1309_WIDTH - 8u)) break;
 800303e:	bf00      	nop
}
 8003040:	bf00      	nop
 8003042:	3710      	adds	r7, #16
 8003044:	46bd      	mov	sp, r7
 8003046:	bd80      	pop	{r7, pc}

08003048 <SSD1309_OnSpiTxCplt>:

/* ===== callbacks routing target ===== */

void SSD1309_OnSpiTxCplt(SSD1309_t *d, SPI_HandleTypeDef *hspi)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b082      	sub	sp, #8
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
 8003050:	6039      	str	r1, [r7, #0]
    if (!d || hspi != d->cfg.hspi) return;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d049      	beq.n	80030ec <SSD1309_OnSpiTxCplt+0xa4>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	683a      	ldr	r2, [r7, #0]
 800305e:	429a      	cmp	r2, r3
 8003060:	d144      	bne.n	80030ec <SSD1309_OnSpiTxCplt+0xa4>

    /* КРИТИЧНО: поднимаем CS после каждого DMA трансфера (многие модули требуют CS toggle) */
    cs_high(d);
 8003062:	6878      	ldr	r0, [r7, #4]
 8003064:	f7ff fb92 	bl	800278c <cs_high>

    d->busy = 0u;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2200      	movs	r2, #0
 800306c:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421

    switch (d->phase) {
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	f893 3469 	ldrb.w	r3, [r3, #1129]	@ 0x469
 8003076:	2b03      	cmp	r3, #3
 8003078:	d019      	beq.n	80030ae <SSD1309_OnSpiTxCplt+0x66>
 800307a:	2b03      	cmp	r3, #3
 800307c:	dc31      	bgt.n	80030e2 <SSD1309_OnSpiTxCplt+0x9a>
 800307e:	2b01      	cmp	r3, #1
 8003080:	d002      	beq.n	8003088 <SSD1309_OnSpiTxCplt+0x40>
 8003082:	2b02      	cmp	r3, #2
 8003084:	d00f      	beq.n	80030a6 <SSD1309_OnSpiTxCplt+0x5e>
 8003086:	e02c      	b.n	80030e2 <SSD1309_OnSpiTxCplt+0x9a>
    case PHASE_INIT:
        d->init_pos = (uint8_t)(d->init_pos + d->tx_len);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	f893 242a 	ldrb.w	r2, [r3, #1066]	@ 0x42a
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	f893 3468 	ldrb.w	r3, [r3, #1128]	@ 0x468
 8003094:	4413      	add	r3, r2
 8003096:	b2da      	uxtb	r2, r3
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	f883 242a 	strb.w	r2, [r3, #1066]	@ 0x42a
        start_init_chunk(d);
 800309e:	6878      	ldr	r0, [r7, #4]
 80030a0:	f7ff fcf5 	bl	8002a8e <start_init_chunk>
        break;
 80030a4:	e023      	b.n	80030ee <SSD1309_OnSpiTxCplt+0xa6>

    case PHASE_PAGE_CMD:
        start_page_data(d);
 80030a6:	6878      	ldr	r0, [r7, #4]
 80030a8:	f7ff fdbe 	bl	8002c28 <start_page_data>
        break;
 80030ac:	e01f      	b.n	80030ee <SSD1309_OnSpiTxCplt+0xa6>

    case PHASE_PAGE_DATA:
        d->page++;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	f893 342b 	ldrb.w	r3, [r3, #1067]	@ 0x42b
 80030b4:	3301      	adds	r3, #1
 80030b6:	b2da      	uxtb	r2, r3
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	f883 242b 	strb.w	r2, [r3, #1067]	@ 0x42b
        if (d->page < 8u) {
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	f893 342b 	ldrb.w	r3, [r3, #1067]	@ 0x42b
 80030c4:	2b07      	cmp	r3, #7
 80030c6:	d803      	bhi.n	80030d0 <SSD1309_OnSpiTxCplt+0x88>
            start_page_cmd(d);
 80030c8:	6878      	ldr	r0, [r7, #4]
 80030ca:	f7ff fd51 	bl	8002b70 <start_page_cmd>
        } else {
            d->phase = PHASE_IDLE;
            d->dirty = 0u;
        }
        break;
 80030ce:	e00e      	b.n	80030ee <SSD1309_OnSpiTxCplt+0xa6>
            d->phase = PHASE_IDLE;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2200      	movs	r2, #0
 80030d4:	f883 2469 	strb.w	r2, [r3, #1129]	@ 0x469
            d->dirty = 0u;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2200      	movs	r2, #0
 80030dc:	f883 2422 	strb.w	r2, [r3, #1058]	@ 0x422
        break;
 80030e0:	e005      	b.n	80030ee <SSD1309_OnSpiTxCplt+0xa6>

    default:
        d->phase = PHASE_IDLE;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2200      	movs	r2, #0
 80030e6:	f883 2469 	strb.w	r2, [r3, #1129]	@ 0x469
        break;
 80030ea:	e000      	b.n	80030ee <SSD1309_OnSpiTxCplt+0xa6>
    if (!d || hspi != d->cfg.hspi) return;
 80030ec:	bf00      	nop
    }
}
 80030ee:	3708      	adds	r7, #8
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bd80      	pop	{r7, pc}

080030f4 <SSD1309_OnSpiError>:

void SSD1309_OnSpiError(SSD1309_t *d, SPI_HandleTypeDef *hspi)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b082      	sub	sp, #8
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
 80030fc:	6039      	str	r1, [r7, #0]
    if (!d || hspi != d->cfg.hspi) return;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d010      	beq.n	8003126 <SSD1309_OnSpiError+0x32>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	683a      	ldr	r2, [r7, #0]
 800310a:	429a      	cmp	r2, r3
 800310c:	d10b      	bne.n	8003126 <SSD1309_OnSpiError+0x32>

    cs_high(d);
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	f7ff fb3c 	bl	800278c <cs_high>
    d->busy = 0u;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2200      	movs	r2, #0
 8003118:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
    d->phase = PHASE_IDLE;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2200      	movs	r2, #0
 8003120:	f883 2469 	strb.w	r2, [r3, #1129]	@ 0x469
 8003124:	e000      	b.n	8003128 <SSD1309_OnSpiError+0x34>
    if (!d || hspi != d->cfg.hspi) return;
 8003126:	bf00      	nop
    /* dirty не сбрасываем: можно повторить UpdateAsync() */
}
 8003128:	3708      	adds	r7, #8
 800312a:	46bd      	mov	sp, r7
 800312c:	bd80      	pop	{r7, pc}
	...

08003130 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003130:	b480      	push	{r7}
 8003132:	b083      	sub	sp, #12
 8003134:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003136:	4b0a      	ldr	r3, [pc, #40]	@ (8003160 <HAL_MspInit+0x30>)
 8003138:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800313c:	4a08      	ldr	r2, [pc, #32]	@ (8003160 <HAL_MspInit+0x30>)
 800313e:	f043 0302 	orr.w	r3, r3, #2
 8003142:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003146:	4b06      	ldr	r3, [pc, #24]	@ (8003160 <HAL_MspInit+0x30>)
 8003148:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800314c:	f003 0302 	and.w	r3, r3, #2
 8003150:	607b      	str	r3, [r7, #4]
 8003152:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003154:	bf00      	nop
 8003156:	370c      	adds	r7, #12
 8003158:	46bd      	mov	sp, r7
 800315a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315e:	4770      	bx	lr
 8003160:	58024400 	.word	0x58024400

08003164 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003164:	b480      	push	{r7}
 8003166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003168:	bf00      	nop
 800316a:	e7fd      	b.n	8003168 <NMI_Handler+0x4>

0800316c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800316c:	b480      	push	{r7}
 800316e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003170:	bf00      	nop
 8003172:	e7fd      	b.n	8003170 <HardFault_Handler+0x4>

08003174 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003174:	b480      	push	{r7}
 8003176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003178:	bf00      	nop
 800317a:	e7fd      	b.n	8003178 <MemManage_Handler+0x4>

0800317c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800317c:	b480      	push	{r7}
 800317e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003180:	bf00      	nop
 8003182:	e7fd      	b.n	8003180 <BusFault_Handler+0x4>

08003184 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003184:	b480      	push	{r7}
 8003186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003188:	bf00      	nop
 800318a:	e7fd      	b.n	8003188 <UsageFault_Handler+0x4>

0800318c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800318c:	b480      	push	{r7}
 800318e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003190:	bf00      	nop
 8003192:	46bd      	mov	sp, r7
 8003194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003198:	4770      	bx	lr

0800319a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800319a:	b480      	push	{r7}
 800319c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800319e:	bf00      	nop
 80031a0:	46bd      	mov	sp, r7
 80031a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a6:	4770      	bx	lr

080031a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80031a8:	b480      	push	{r7}
 80031aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80031ac:	bf00      	nop
 80031ae:	46bd      	mov	sp, r7
 80031b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b4:	4770      	bx	lr

080031b6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80031b6:	b580      	push	{r7, lr}
 80031b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80031ba:	f001 fec7 	bl	8004f4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80031be:	bf00      	nop
 80031c0:	bd80      	pop	{r7, pc}
	...

080031c4 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80031c8:	4802      	ldr	r0, [pc, #8]	@ (80031d4 <DMA1_Stream0_IRQHandler+0x10>)
 80031ca:	f003 fbc1 	bl	8006950 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80031ce:	bf00      	nop
 80031d0:	bd80      	pop	{r7, pc}
 80031d2:	bf00      	nop
 80031d4:	24001468 	.word	0x24001468

080031d8 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80031dc:	4802      	ldr	r0, [pc, #8]	@ (80031e8 <DMA1_Stream1_IRQHandler+0x10>)
 80031de:	f003 fbb7 	bl	8006950 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80031e2:	bf00      	nop
 80031e4:	bd80      	pop	{r7, pc}
 80031e6:	bf00      	nop
 80031e8:	24001378 	.word	0x24001378

080031ec <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80031f0:	4802      	ldr	r0, [pc, #8]	@ (80031fc <DMA1_Stream2_IRQHandler+0x10>)
 80031f2:	f003 fbad 	bl	8006950 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80031f6:	bf00      	nop
 80031f8:	bd80      	pop	{r7, pc}
 80031fa:	bf00      	nop
 80031fc:	240013f0 	.word	0x240013f0

08003200 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8003204:	4802      	ldr	r0, [pc, #8]	@ (8003210 <DMA1_Stream3_IRQHandler+0x10>)
 8003206:	f003 fba3 	bl	8006950 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800320a:	bf00      	nop
 800320c:	bd80      	pop	{r7, pc}
 800320e:	bf00      	nop
 8003210:	240014e0 	.word	0x240014e0

08003214 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8003218:	4802      	ldr	r0, [pc, #8]	@ (8003224 <DMA1_Stream5_IRQHandler+0x10>)
 800321a:	f003 fb99 	bl	8006950 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800321e:	bf00      	nop
 8003220:	bd80      	pop	{r7, pc}
 8003222:	bf00      	nop
 8003224:	240010ec 	.word	0x240010ec

08003228 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800322c:	4802      	ldr	r0, [pc, #8]	@ (8003238 <TIM2_IRQHandler+0x10>)
 800322e:	f00b fc7d 	bl	800eb2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003232:	bf00      	nop
 8003234:	bd80      	pop	{r7, pc}
 8003236:	bf00      	nop
 8003238:	24001168 	.word	0x24001168

0800323c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003240:	4802      	ldr	r0, [pc, #8]	@ (800324c <TIM3_IRQHandler+0x10>)
 8003242:	f00b fc73 	bl	800eb2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003246:	bf00      	nop
 8003248:	bd80      	pop	{r7, pc}
 800324a:	bf00      	nop
 800324c:	240011b4 	.word	0x240011b4

08003250 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8003254:	4802      	ldr	r0, [pc, #8]	@ (8003260 <I2C1_EV_IRQHandler+0x10>)
 8003256:	f005 fb53 	bl	8008900 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800325a:	bf00      	nop
 800325c:	bd80      	pop	{r7, pc}
 800325e:	bf00      	nop
 8003260:	24000374 	.word	0x24000374

08003264 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8003268:	4802      	ldr	r0, [pc, #8]	@ (8003274 <I2C1_ER_IRQHandler+0x10>)
 800326a:	f005 fb63 	bl	8008934 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800326e:	bf00      	nop
 8003270:	bd80      	pop	{r7, pc}
 8003272:	bf00      	nop
 8003274:	24000374 	.word	0x24000374

08003278 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 800327c:	4802      	ldr	r0, [pc, #8]	@ (8003288 <SPI2_IRQHandler+0x10>)
 800327e:	f00b f8df 	bl	800e440 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8003282:	bf00      	nop
 8003284:	bd80      	pop	{r7, pc}
 8003286:	bf00      	nop
 8003288:	24001064 	.word	0x24001064

0800328c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003290:	4802      	ldr	r0, [pc, #8]	@ (800329c <USART2_IRQHandler+0x10>)
 8003292:	f00c f945 	bl	800f520 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003296:	bf00      	nop
 8003298:	bd80      	pop	{r7, pc}
 800329a:	bf00      	nop
 800329c:	24001250 	.word	0x24001250

080032a0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80032a4:	4802      	ldr	r0, [pc, #8]	@ (80032b0 <USART3_IRQHandler+0x10>)
 80032a6:	f00c f93b 	bl	800f520 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80032aa:	bf00      	nop
 80032ac:	bd80      	pop	{r7, pc}
 80032ae:	bf00      	nop
 80032b0:	240012e4 	.word	0x240012e4

080032b4 <OTG_FS_EP1_OUT_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS End Point 1 Out global interrupt.
  */
void OTG_FS_EP1_OUT_IRQHandler(void)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_EP1_OUT_IRQn 0 */

  /* USER CODE END OTG_FS_EP1_OUT_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80032b8:	4802      	ldr	r0, [pc, #8]	@ (80032c4 <OTG_FS_EP1_OUT_IRQHandler+0x10>)
 80032ba:	f006 fe9f 	bl	8009ffc <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_EP1_OUT_IRQn 1 */

  /* USER CODE END OTG_FS_EP1_OUT_IRQn 1 */
}
 80032be:	bf00      	nop
 80032c0:	bd80      	pop	{r7, pc}
 80032c2:	bf00      	nop
 80032c4:	24002a3c 	.word	0x24002a3c

080032c8 <OTG_FS_EP1_IN_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS End Point 1 In global interrupt.
  */
void OTG_FS_EP1_IN_IRQHandler(void)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_EP1_IN_IRQn 0 */

  /* USER CODE END OTG_FS_EP1_IN_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80032cc:	4802      	ldr	r0, [pc, #8]	@ (80032d8 <OTG_FS_EP1_IN_IRQHandler+0x10>)
 80032ce:	f006 fe95 	bl	8009ffc <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_EP1_IN_IRQn 1 */

  /* USER CODE END OTG_FS_EP1_IN_IRQn 1 */
}
 80032d2:	bf00      	nop
 80032d4:	bd80      	pop	{r7, pc}
 80032d6:	bf00      	nop
 80032d8:	24002a3c 	.word	0x24002a3c

080032dc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80032e0:	4802      	ldr	r0, [pc, #8]	@ (80032ec <OTG_FS_IRQHandler+0x10>)
 80032e2:	f006 fe8b 	bl	8009ffc <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80032e6:	bf00      	nop
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	bf00      	nop
 80032ec:	24002a3c 	.word	0x24002a3c

080032f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b086      	sub	sp, #24
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80032f8:	4a14      	ldr	r2, [pc, #80]	@ (800334c <_sbrk+0x5c>)
 80032fa:	4b15      	ldr	r3, [pc, #84]	@ (8003350 <_sbrk+0x60>)
 80032fc:	1ad3      	subs	r3, r2, r3
 80032fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003304:	4b13      	ldr	r3, [pc, #76]	@ (8003354 <_sbrk+0x64>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d102      	bne.n	8003312 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800330c:	4b11      	ldr	r3, [pc, #68]	@ (8003354 <_sbrk+0x64>)
 800330e:	4a12      	ldr	r2, [pc, #72]	@ (8003358 <_sbrk+0x68>)
 8003310:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003312:	4b10      	ldr	r3, [pc, #64]	@ (8003354 <_sbrk+0x64>)
 8003314:	681a      	ldr	r2, [r3, #0]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	4413      	add	r3, r2
 800331a:	693a      	ldr	r2, [r7, #16]
 800331c:	429a      	cmp	r2, r3
 800331e:	d207      	bcs.n	8003330 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003320:	f012 f9fe 	bl	8015720 <__errno>
 8003324:	4603      	mov	r3, r0
 8003326:	220c      	movs	r2, #12
 8003328:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800332a:	f04f 33ff 	mov.w	r3, #4294967295
 800332e:	e009      	b.n	8003344 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003330:	4b08      	ldr	r3, [pc, #32]	@ (8003354 <_sbrk+0x64>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003336:	4b07      	ldr	r3, [pc, #28]	@ (8003354 <_sbrk+0x64>)
 8003338:	681a      	ldr	r2, [r3, #0]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	4413      	add	r3, r2
 800333e:	4a05      	ldr	r2, [pc, #20]	@ (8003354 <_sbrk+0x64>)
 8003340:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003342:	68fb      	ldr	r3, [r7, #12]
}
 8003344:	4618      	mov	r0, r3
 8003346:	3718      	adds	r7, #24
 8003348:	46bd      	mov	sp, r7
 800334a:	bd80      	pop	{r7, pc}
 800334c:	24080000 	.word	0x24080000
 8003350:	00001000 	.word	0x00001000
 8003354:	24001164 	.word	0x24001164
 8003358:	24003288 	.word	0x24003288

0800335c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800335c:	b480      	push	{r7}
 800335e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003360:	4b43      	ldr	r3, [pc, #268]	@ (8003470 <SystemInit+0x114>)
 8003362:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003366:	4a42      	ldr	r2, [pc, #264]	@ (8003470 <SystemInit+0x114>)
 8003368:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800336c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003370:	4b40      	ldr	r3, [pc, #256]	@ (8003474 <SystemInit+0x118>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f003 030f 	and.w	r3, r3, #15
 8003378:	2b06      	cmp	r3, #6
 800337a:	d807      	bhi.n	800338c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800337c:	4b3d      	ldr	r3, [pc, #244]	@ (8003474 <SystemInit+0x118>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f023 030f 	bic.w	r3, r3, #15
 8003384:	4a3b      	ldr	r2, [pc, #236]	@ (8003474 <SystemInit+0x118>)
 8003386:	f043 0307 	orr.w	r3, r3, #7
 800338a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800338c:	4b3a      	ldr	r3, [pc, #232]	@ (8003478 <SystemInit+0x11c>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a39      	ldr	r2, [pc, #228]	@ (8003478 <SystemInit+0x11c>)
 8003392:	f043 0301 	orr.w	r3, r3, #1
 8003396:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003398:	4b37      	ldr	r3, [pc, #220]	@ (8003478 <SystemInit+0x11c>)
 800339a:	2200      	movs	r2, #0
 800339c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800339e:	4b36      	ldr	r3, [pc, #216]	@ (8003478 <SystemInit+0x11c>)
 80033a0:	681a      	ldr	r2, [r3, #0]
 80033a2:	4935      	ldr	r1, [pc, #212]	@ (8003478 <SystemInit+0x11c>)
 80033a4:	4b35      	ldr	r3, [pc, #212]	@ (800347c <SystemInit+0x120>)
 80033a6:	4013      	ands	r3, r2
 80033a8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80033aa:	4b32      	ldr	r3, [pc, #200]	@ (8003474 <SystemInit+0x118>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f003 0308 	and.w	r3, r3, #8
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d007      	beq.n	80033c6 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80033b6:	4b2f      	ldr	r3, [pc, #188]	@ (8003474 <SystemInit+0x118>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f023 030f 	bic.w	r3, r3, #15
 80033be:	4a2d      	ldr	r2, [pc, #180]	@ (8003474 <SystemInit+0x118>)
 80033c0:	f043 0307 	orr.w	r3, r3, #7
 80033c4:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80033c6:	4b2c      	ldr	r3, [pc, #176]	@ (8003478 <SystemInit+0x11c>)
 80033c8:	2200      	movs	r2, #0
 80033ca:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80033cc:	4b2a      	ldr	r3, [pc, #168]	@ (8003478 <SystemInit+0x11c>)
 80033ce:	2200      	movs	r2, #0
 80033d0:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80033d2:	4b29      	ldr	r3, [pc, #164]	@ (8003478 <SystemInit+0x11c>)
 80033d4:	2200      	movs	r2, #0
 80033d6:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80033d8:	4b27      	ldr	r3, [pc, #156]	@ (8003478 <SystemInit+0x11c>)
 80033da:	4a29      	ldr	r2, [pc, #164]	@ (8003480 <SystemInit+0x124>)
 80033dc:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80033de:	4b26      	ldr	r3, [pc, #152]	@ (8003478 <SystemInit+0x11c>)
 80033e0:	4a28      	ldr	r2, [pc, #160]	@ (8003484 <SystemInit+0x128>)
 80033e2:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80033e4:	4b24      	ldr	r3, [pc, #144]	@ (8003478 <SystemInit+0x11c>)
 80033e6:	4a28      	ldr	r2, [pc, #160]	@ (8003488 <SystemInit+0x12c>)
 80033e8:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80033ea:	4b23      	ldr	r3, [pc, #140]	@ (8003478 <SystemInit+0x11c>)
 80033ec:	2200      	movs	r2, #0
 80033ee:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80033f0:	4b21      	ldr	r3, [pc, #132]	@ (8003478 <SystemInit+0x11c>)
 80033f2:	4a25      	ldr	r2, [pc, #148]	@ (8003488 <SystemInit+0x12c>)
 80033f4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80033f6:	4b20      	ldr	r3, [pc, #128]	@ (8003478 <SystemInit+0x11c>)
 80033f8:	2200      	movs	r2, #0
 80033fa:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80033fc:	4b1e      	ldr	r3, [pc, #120]	@ (8003478 <SystemInit+0x11c>)
 80033fe:	4a22      	ldr	r2, [pc, #136]	@ (8003488 <SystemInit+0x12c>)
 8003400:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8003402:	4b1d      	ldr	r3, [pc, #116]	@ (8003478 <SystemInit+0x11c>)
 8003404:	2200      	movs	r2, #0
 8003406:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003408:	4b1b      	ldr	r3, [pc, #108]	@ (8003478 <SystemInit+0x11c>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a1a      	ldr	r2, [pc, #104]	@ (8003478 <SystemInit+0x11c>)
 800340e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003412:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8003414:	4b18      	ldr	r3, [pc, #96]	@ (8003478 <SystemInit+0x11c>)
 8003416:	2200      	movs	r2, #0
 8003418:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800341a:	4b1c      	ldr	r3, [pc, #112]	@ (800348c <SystemInit+0x130>)
 800341c:	681a      	ldr	r2, [r3, #0]
 800341e:	4b1c      	ldr	r3, [pc, #112]	@ (8003490 <SystemInit+0x134>)
 8003420:	4013      	ands	r3, r2
 8003422:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003426:	d202      	bcs.n	800342e <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8003428:	4b1a      	ldr	r3, [pc, #104]	@ (8003494 <SystemInit+0x138>)
 800342a:	2201      	movs	r2, #1
 800342c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800342e:	4b12      	ldr	r3, [pc, #72]	@ (8003478 <SystemInit+0x11c>)
 8003430:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003434:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003438:	2b00      	cmp	r3, #0
 800343a:	d113      	bne.n	8003464 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800343c:	4b0e      	ldr	r3, [pc, #56]	@ (8003478 <SystemInit+0x11c>)
 800343e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003442:	4a0d      	ldr	r2, [pc, #52]	@ (8003478 <SystemInit+0x11c>)
 8003444:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003448:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800344c:	4b12      	ldr	r3, [pc, #72]	@ (8003498 <SystemInit+0x13c>)
 800344e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8003452:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8003454:	4b08      	ldr	r3, [pc, #32]	@ (8003478 <SystemInit+0x11c>)
 8003456:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800345a:	4a07      	ldr	r2, [pc, #28]	@ (8003478 <SystemInit+0x11c>)
 800345c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003460:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8003464:	bf00      	nop
 8003466:	46bd      	mov	sp, r7
 8003468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346c:	4770      	bx	lr
 800346e:	bf00      	nop
 8003470:	e000ed00 	.word	0xe000ed00
 8003474:	52002000 	.word	0x52002000
 8003478:	58024400 	.word	0x58024400
 800347c:	eaf6ed7f 	.word	0xeaf6ed7f
 8003480:	02020200 	.word	0x02020200
 8003484:	01ff0000 	.word	0x01ff0000
 8003488:	01010280 	.word	0x01010280
 800348c:	5c001000 	.word	0x5c001000
 8003490:	ffff0000 	.word	0xffff0000
 8003494:	51008108 	.word	0x51008108
 8003498:	52004000 	.word	0x52004000

0800349c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 800349c:	b480      	push	{r7}
 800349e:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80034a0:	4b09      	ldr	r3, [pc, #36]	@ (80034c8 <ExitRun0Mode+0x2c>)
 80034a2:	68db      	ldr	r3, [r3, #12]
 80034a4:	4a08      	ldr	r2, [pc, #32]	@ (80034c8 <ExitRun0Mode+0x2c>)
 80034a6:	f043 0302 	orr.w	r3, r3, #2
 80034aa:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80034ac:	bf00      	nop
 80034ae:	4b06      	ldr	r3, [pc, #24]	@ (80034c8 <ExitRun0Mode+0x2c>)
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d0f9      	beq.n	80034ae <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80034ba:	bf00      	nop
 80034bc:	bf00      	nop
 80034be:	46bd      	mov	sp, r7
 80034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c4:	4770      	bx	lr
 80034c6:	bf00      	nop
 80034c8:	58024800 	.word	0x58024800

080034cc <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b088      	sub	sp, #32
 80034d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80034d2:	f107 0310 	add.w	r3, r7, #16
 80034d6:	2200      	movs	r2, #0
 80034d8:	601a      	str	r2, [r3, #0]
 80034da:	605a      	str	r2, [r3, #4]
 80034dc:	609a      	str	r2, [r3, #8]
 80034de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80034e0:	1d3b      	adds	r3, r7, #4
 80034e2:	2200      	movs	r2, #0
 80034e4:	601a      	str	r2, [r3, #0]
 80034e6:	605a      	str	r2, [r3, #4]
 80034e8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80034ea:	4b1e      	ldr	r3, [pc, #120]	@ (8003564 <MX_TIM2_Init+0x98>)
 80034ec:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80034f0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4799;
 80034f2:	4b1c      	ldr	r3, [pc, #112]	@ (8003564 <MX_TIM2_Init+0x98>)
 80034f4:	f241 22bf 	movw	r2, #4799	@ 0x12bf
 80034f8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80034fa:	4b1a      	ldr	r3, [pc, #104]	@ (8003564 <MX_TIM2_Init+0x98>)
 80034fc:	2200      	movs	r2, #0
 80034fe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 499;
 8003500:	4b18      	ldr	r3, [pc, #96]	@ (8003564 <MX_TIM2_Init+0x98>)
 8003502:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8003506:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003508:	4b16      	ldr	r3, [pc, #88]	@ (8003564 <MX_TIM2_Init+0x98>)
 800350a:	2200      	movs	r2, #0
 800350c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800350e:	4b15      	ldr	r3, [pc, #84]	@ (8003564 <MX_TIM2_Init+0x98>)
 8003510:	2280      	movs	r2, #128	@ 0x80
 8003512:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003514:	4813      	ldr	r0, [pc, #76]	@ (8003564 <MX_TIM2_Init+0x98>)
 8003516:	f00b fab2 	bl	800ea7e <HAL_TIM_Base_Init>
 800351a:	4603      	mov	r3, r0
 800351c:	2b00      	cmp	r3, #0
 800351e:	d001      	beq.n	8003524 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8003520:	f7ff f824 	bl	800256c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003524:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003528:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800352a:	f107 0310 	add.w	r3, r7, #16
 800352e:	4619      	mov	r1, r3
 8003530:	480c      	ldr	r0, [pc, #48]	@ (8003564 <MX_TIM2_Init+0x98>)
 8003532:	f00b fc03 	bl	800ed3c <HAL_TIM_ConfigClockSource>
 8003536:	4603      	mov	r3, r0
 8003538:	2b00      	cmp	r3, #0
 800353a:	d001      	beq.n	8003540 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 800353c:	f7ff f816 	bl	800256c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003540:	2300      	movs	r3, #0
 8003542:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003544:	2300      	movs	r3, #0
 8003546:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003548:	1d3b      	adds	r3, r7, #4
 800354a:	4619      	mov	r1, r3
 800354c:	4805      	ldr	r0, [pc, #20]	@ (8003564 <MX_TIM2_Init+0x98>)
 800354e:	f00b fe5d 	bl	800f20c <HAL_TIMEx_MasterConfigSynchronization>
 8003552:	4603      	mov	r3, r0
 8003554:	2b00      	cmp	r3, #0
 8003556:	d001      	beq.n	800355c <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8003558:	f7ff f808 	bl	800256c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800355c:	bf00      	nop
 800355e:	3720      	adds	r7, #32
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}
 8003564:	24001168 	.word	0x24001168

08003568 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b088      	sub	sp, #32
 800356c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800356e:	f107 0310 	add.w	r3, r7, #16
 8003572:	2200      	movs	r2, #0
 8003574:	601a      	str	r2, [r3, #0]
 8003576:	605a      	str	r2, [r3, #4]
 8003578:	609a      	str	r2, [r3, #8]
 800357a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800357c:	1d3b      	adds	r3, r7, #4
 800357e:	2200      	movs	r2, #0
 8003580:	601a      	str	r2, [r3, #0]
 8003582:	605a      	str	r2, [r3, #4]
 8003584:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003586:	4b1e      	ldr	r3, [pc, #120]	@ (8003600 <MX_TIM3_Init+0x98>)
 8003588:	4a1e      	ldr	r2, [pc, #120]	@ (8003604 <MX_TIM3_Init+0x9c>)
 800358a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 479;
 800358c:	4b1c      	ldr	r3, [pc, #112]	@ (8003600 <MX_TIM3_Init+0x98>)
 800358e:	f240 12df 	movw	r2, #479	@ 0x1df
 8003592:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003594:	4b1a      	ldr	r3, [pc, #104]	@ (8003600 <MX_TIM3_Init+0x98>)
 8003596:	2200      	movs	r2, #0
 8003598:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 499;
 800359a:	4b19      	ldr	r3, [pc, #100]	@ (8003600 <MX_TIM3_Init+0x98>)
 800359c:	f240 12f3 	movw	r2, #499	@ 0x1f3
 80035a0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80035a2:	4b17      	ldr	r3, [pc, #92]	@ (8003600 <MX_TIM3_Init+0x98>)
 80035a4:	2200      	movs	r2, #0
 80035a6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80035a8:	4b15      	ldr	r3, [pc, #84]	@ (8003600 <MX_TIM3_Init+0x98>)
 80035aa:	2280      	movs	r2, #128	@ 0x80
 80035ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80035ae:	4814      	ldr	r0, [pc, #80]	@ (8003600 <MX_TIM3_Init+0x98>)
 80035b0:	f00b fa65 	bl	800ea7e <HAL_TIM_Base_Init>
 80035b4:	4603      	mov	r3, r0
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d001      	beq.n	80035be <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 80035ba:	f7fe ffd7 	bl	800256c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80035be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80035c2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80035c4:	f107 0310 	add.w	r3, r7, #16
 80035c8:	4619      	mov	r1, r3
 80035ca:	480d      	ldr	r0, [pc, #52]	@ (8003600 <MX_TIM3_Init+0x98>)
 80035cc:	f00b fbb6 	bl	800ed3c <HAL_TIM_ConfigClockSource>
 80035d0:	4603      	mov	r3, r0
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d001      	beq.n	80035da <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 80035d6:	f7fe ffc9 	bl	800256c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80035da:	2300      	movs	r3, #0
 80035dc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80035de:	2300      	movs	r3, #0
 80035e0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80035e2:	1d3b      	adds	r3, r7, #4
 80035e4:	4619      	mov	r1, r3
 80035e6:	4806      	ldr	r0, [pc, #24]	@ (8003600 <MX_TIM3_Init+0x98>)
 80035e8:	f00b fe10 	bl	800f20c <HAL_TIMEx_MasterConfigSynchronization>
 80035ec:	4603      	mov	r3, r0
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d001      	beq.n	80035f6 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 80035f2:	f7fe ffbb 	bl	800256c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80035f6:	bf00      	nop
 80035f8:	3720      	adds	r7, #32
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}
 80035fe:	bf00      	nop
 8003600:	240011b4 	.word	0x240011b4
 8003604:	40000400 	.word	0x40000400

08003608 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b084      	sub	sp, #16
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003618:	d117      	bne.n	800364a <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800361a:	4b1c      	ldr	r3, [pc, #112]	@ (800368c <HAL_TIM_Base_MspInit+0x84>)
 800361c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003620:	4a1a      	ldr	r2, [pc, #104]	@ (800368c <HAL_TIM_Base_MspInit+0x84>)
 8003622:	f043 0301 	orr.w	r3, r3, #1
 8003626:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800362a:	4b18      	ldr	r3, [pc, #96]	@ (800368c <HAL_TIM_Base_MspInit+0x84>)
 800362c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003630:	f003 0301 	and.w	r3, r3, #1
 8003634:	60fb      	str	r3, [r7, #12]
 8003636:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 10, 0);
 8003638:	2200      	movs	r2, #0
 800363a:	210a      	movs	r1, #10
 800363c:	201c      	movs	r0, #28
 800363e:	f001 fdb0 	bl	80051a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003642:	201c      	movs	r0, #28
 8003644:	f001 fdc7 	bl	80051d6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8003648:	e01b      	b.n	8003682 <HAL_TIM_Base_MspInit+0x7a>
  else if(tim_baseHandle->Instance==TIM3)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4a10      	ldr	r2, [pc, #64]	@ (8003690 <HAL_TIM_Base_MspInit+0x88>)
 8003650:	4293      	cmp	r3, r2
 8003652:	d116      	bne.n	8003682 <HAL_TIM_Base_MspInit+0x7a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003654:	4b0d      	ldr	r3, [pc, #52]	@ (800368c <HAL_TIM_Base_MspInit+0x84>)
 8003656:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800365a:	4a0c      	ldr	r2, [pc, #48]	@ (800368c <HAL_TIM_Base_MspInit+0x84>)
 800365c:	f043 0302 	orr.w	r3, r3, #2
 8003660:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003664:	4b09      	ldr	r3, [pc, #36]	@ (800368c <HAL_TIM_Base_MspInit+0x84>)
 8003666:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800366a:	f003 0302 	and.w	r3, r3, #2
 800366e:	60bb      	str	r3, [r7, #8]
 8003670:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8003672:	2200      	movs	r2, #0
 8003674:	2101      	movs	r1, #1
 8003676:	201d      	movs	r0, #29
 8003678:	f001 fd93 	bl	80051a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800367c:	201d      	movs	r0, #29
 800367e:	f001 fdaa 	bl	80051d6 <HAL_NVIC_EnableIRQ>
}
 8003682:	bf00      	nop
 8003684:	3710      	adds	r7, #16
 8003686:	46bd      	mov	sp, r7
 8003688:	bd80      	pop	{r7, pc}
 800368a:	bf00      	nop
 800368c:	58024400 	.word	0x58024400
 8003690:	40000400 	.word	0x40000400

08003694 <ParseDecimalVolume>:
extern void UsbLog_Printf(const char *fmt, ...);

// ============================================================================
// НОВАЯ ФУНКЦИЯ: Парсинг дробного числа "5.5" → 550 сантилитров
// ============================================================================
static uint32_t ParseDecimalVolume(const char* str) {
 8003694:	b580      	push	{r7, lr}
 8003696:	b092      	sub	sp, #72	@ 0x48
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
    if (!str || str[0] == '\0') return 0;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d003      	beq.n	80036aa <ParseDecimalVolume+0x16>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	781b      	ldrb	r3, [r3, #0]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d101      	bne.n	80036ae <ParseDecimalVolume+0x1a>
 80036aa:	2300      	movs	r3, #0
 80036ac:	e070      	b.n	8003790 <ParseDecimalVolume+0xfc>

    const char* dot_pos = strchr(str, '.');
 80036ae:	212e      	movs	r1, #46	@ 0x2e
 80036b0:	6878      	ldr	r0, [r7, #4]
 80036b2:	f012 f815 	bl	80156e0 <strchr>
 80036b6:	6438      	str	r0, [r7, #64]	@ 0x40

    if (dot_pos == NULL) {
 80036b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d109      	bne.n	80036d2 <ParseDecimalVolume+0x3e>
        // Нет точки - целое число
        uint32_t liters = (uint32_t)atol(str);
 80036be:	6878      	ldr	r0, [r7, #4]
 80036c0:	f011 fee6 	bl	8015490 <atol>
 80036c4:	4603      	mov	r3, r0
 80036c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        return liters * 100;
 80036c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036ca:	2264      	movs	r2, #100	@ 0x64
 80036cc:	fb02 f303 	mul.w	r3, r2, r3
 80036d0:	e05e      	b.n	8003790 <ParseDecimalVolume+0xfc>
    }

    // Есть точка - парсим целую и дробную части
    char integer_part[16] = {0};
 80036d2:	f107 031c 	add.w	r3, r7, #28
 80036d6:	2200      	movs	r2, #0
 80036d8:	601a      	str	r2, [r3, #0]
 80036da:	605a      	str	r2, [r3, #4]
 80036dc:	609a      	str	r2, [r3, #8]
 80036de:	60da      	str	r2, [r3, #12]
    char decimal_part[16] = {0};
 80036e0:	f107 030c 	add.w	r3, r7, #12
 80036e4:	2200      	movs	r2, #0
 80036e6:	601a      	str	r2, [r3, #0]
 80036e8:	605a      	str	r2, [r3, #4]
 80036ea:	609a      	str	r2, [r3, #8]
 80036ec:	60da      	str	r2, [r3, #12]

    size_t int_len = dot_pos - str;
 80036ee:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	1ad3      	subs	r3, r2, r3
 80036f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (int_len > 0 && int_len < sizeof(integer_part)) {
 80036f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d009      	beq.n	8003710 <ParseDecimalVolume+0x7c>
 80036fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036fe:	2b0f      	cmp	r3, #15
 8003700:	d806      	bhi.n	8003710 <ParseDecimalVolume+0x7c>
        memcpy(integer_part, str, int_len);
 8003702:	f107 031c 	add.w	r3, r7, #28
 8003706:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003708:	6879      	ldr	r1, [r7, #4]
 800370a:	4618      	mov	r0, r3
 800370c:	f012 f834 	bl	8015778 <memcpy>
    }

    const char* dec_start = dot_pos + 1;
 8003710:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003712:	3301      	adds	r3, #1
 8003714:	63bb      	str	r3, [r7, #56]	@ 0x38
    size_t dec_len = strlen(dec_start);
 8003716:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003718:	f7fc fde2 	bl	80002e0 <strlen>
 800371c:	6378      	str	r0, [r7, #52]	@ 0x34
    if (dec_len > 0 && dec_len < sizeof(decimal_part)) {
 800371e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003720:	2b00      	cmp	r3, #0
 8003722:	d009      	beq.n	8003738 <ParseDecimalVolume+0xa4>
 8003724:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003726:	2b0f      	cmp	r3, #15
 8003728:	d806      	bhi.n	8003738 <ParseDecimalVolume+0xa4>
        memcpy(decimal_part, dec_start, dec_len);
 800372a:	f107 030c 	add.w	r3, r7, #12
 800372e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003730:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003732:	4618      	mov	r0, r3
 8003734:	f012 f820 	bl	8015778 <memcpy>
    }

    uint32_t liters = (uint32_t)atol(integer_part);
 8003738:	f107 031c 	add.w	r3, r7, #28
 800373c:	4618      	mov	r0, r3
 800373e:	f011 fea7 	bl	8015490 <atol>
 8003742:	4603      	mov	r3, r0
 8003744:	633b      	str	r3, [r7, #48]	@ 0x30
    uint32_t decimal = (uint32_t)atol(decimal_part);
 8003746:	f107 030c 	add.w	r3, r7, #12
 800374a:	4618      	mov	r0, r3
 800374c:	f011 fea0 	bl	8015490 <atol>
 8003750:	4603      	mov	r3, r0
 8003752:	647b      	str	r3, [r7, #68]	@ 0x44

    if (dec_len == 1) {
 8003754:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003756:	2b01      	cmp	r3, #1
 8003758:	d106      	bne.n	8003768 <ParseDecimalVolume+0xd4>
        decimal *= 10;  // "5.5" → 50 сотых
 800375a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800375c:	4613      	mov	r3, r2
 800375e:	009b      	lsls	r3, r3, #2
 8003760:	4413      	add	r3, r2
 8003762:	005b      	lsls	r3, r3, #1
 8003764:	647b      	str	r3, [r7, #68]	@ 0x44
 8003766:	e008      	b.n	800377a <ParseDecimalVolume+0xe6>
    } else if (dec_len > 2) {
 8003768:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800376a:	2b02      	cmp	r3, #2
 800376c:	d905      	bls.n	800377a <ParseDecimalVolume+0xe6>
        decimal = decimal / 10;  // Ограничение 2 цифры
 800376e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003770:	4a09      	ldr	r2, [pc, #36]	@ (8003798 <ParseDecimalVolume+0x104>)
 8003772:	fba2 2303 	umull	r2, r3, r2, r3
 8003776:	08db      	lsrs	r3, r3, #3
 8003778:	647b      	str	r3, [r7, #68]	@ 0x44
    }

    if (decimal > 99) decimal = 99;
 800377a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800377c:	2b63      	cmp	r3, #99	@ 0x63
 800377e:	d901      	bls.n	8003784 <ParseDecimalVolume+0xf0>
 8003780:	2363      	movs	r3, #99	@ 0x63
 8003782:	647b      	str	r3, [r7, #68]	@ 0x44

    return liters * 100 + decimal;
 8003784:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003786:	2264      	movs	r2, #100	@ 0x64
 8003788:	fb03 f202 	mul.w	r2, r3, r2
 800378c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800378e:	4413      	add	r3, r2
}
 8003790:	4618      	mov	r0, r3
 8003792:	3748      	adds	r7, #72	@ 0x48
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}
 8003798:	cccccccd 	.word	0xcccccccd

0800379c <UI_Init>:
static uint32_t error_display_duration = 3000;  // 3 seconds

// Forward declaration
static void ShowErrorMessage(const char* msg);

void UI_Init(void) {
 800379c:	b580      	push	{r7, lr}
 800379e:	b08a      	sub	sp, #40	@ 0x28
 80037a0:	af00      	add	r7, sp, #0
    Keyboard_Init();
 80037a2:	f7fe fc2b 	bl	8001ffc <Keyboard_Init>
    Dispenser_Init();
 80037a6:	f7fc ff89 	bl	80006bc <Dispenser_Init>
    
    // Загрузка цен для обоих ведомых устройств
    global_prices[0] = EEPROM_LoadPrice();  // Цена для ведомого 1
 80037aa:	f7fe f9a4 	bl	8001af6 <EEPROM_LoadPrice>
 80037ae:	4603      	mov	r3, r0
 80037b0:	4a31      	ldr	r2, [pc, #196]	@ (8003878 <UI_Init+0xdc>)
 80037b2:	6013      	str	r3, [r2, #0]
    global_prices[1] = EEPROM_LoadPriceFromAddr(0x0004);  // Цена для ведомого 2
 80037b4:	2004      	movs	r0, #4
 80037b6:	f7fe f9db 	bl	8001b70 <EEPROM_LoadPriceFromAddr>
 80037ba:	4603      	mov	r3, r0
 80037bc:	4a2e      	ldr	r2, [pc, #184]	@ (8003878 <UI_Init+0xdc>)
 80037be:	6053      	str	r3, [r2, #4]
    
    // Строгая валидация с диапазоном 0-9999 для обеих цен
    for (int i = 0; i < 2; i++) {
 80037c0:	2300      	movs	r3, #0
 80037c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80037c4:	e043      	b.n	800384e <UI_Init+0xb2>
        if (global_prices[i] > 9999) {
 80037c6:	4a2c      	ldr	r2, [pc, #176]	@ (8003878 <UI_Init+0xdc>)
 80037c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037ce:	f242 720f 	movw	r2, #9999	@ 0x270f
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d92e      	bls.n	8003834 <UI_Init+0x98>
            UsbLog_Printf("WARNING: Invalid price for unit %d from EEPROM: %lu, using default 1100\r\n", 
 80037d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037d8:	1c59      	adds	r1, r3, #1
                         i + 1, (unsigned long)global_prices[i]);
 80037da:	4a27      	ldr	r2, [pc, #156]	@ (8003878 <UI_Init+0xdc>)
 80037dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
            UsbLog_Printf("WARNING: Invalid price for unit %d from EEPROM: %lu, using default 1100\r\n", 
 80037e2:	461a      	mov	r2, r3
 80037e4:	4825      	ldr	r0, [pc, #148]	@ (800387c <UI_Init+0xe0>)
 80037e6:	f7fe fd13 	bl	8002210 <UsbLog_Printf>
            global_prices[i] = 1100;
 80037ea:	4a23      	ldr	r2, [pc, #140]	@ (8003878 <UI_Init+0xdc>)
 80037ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037ee:	f240 414c 	movw	r1, #1100	@ 0x44c
 80037f2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            
            // Сохраняем корректное значение обратно в EEPROM
            if (i == 0) {
 80037f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d107      	bne.n	800380c <UI_Init+0x70>
                EEPROM_SavePrice(global_prices[i]);
 80037fc:	4a1e      	ldr	r2, [pc, #120]	@ (8003878 <UI_Init+0xdc>)
 80037fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003800:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003804:	4618      	mov	r0, r3
 8003806:	f7fe f957 	bl	8001ab8 <EEPROM_SavePrice>
 800380a:	e007      	b.n	800381c <UI_Init+0x80>
            } else {
                EEPROM_SavePriceToAddr(0x0004, global_prices[i]);  // Второй адрес
 800380c:	4a1a      	ldr	r2, [pc, #104]	@ (8003878 <UI_Init+0xdc>)
 800380e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003810:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003814:	4619      	mov	r1, r3
 8003816:	2004      	movs	r0, #4
 8003818:	f7fe f989 	bl	8001b2e <EEPROM_SavePriceToAddr>
            }
            
            // Show error message to user
            char error_msg[32];
            snprintf(error_msg, sizeof(error_msg), "EEPROM ERR U%d", i + 1);
 800381c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800381e:	3301      	adds	r3, #1
 8003820:	1d38      	adds	r0, r7, #4
 8003822:	4a17      	ldr	r2, [pc, #92]	@ (8003880 <UI_Init+0xe4>)
 8003824:	2120      	movs	r1, #32
 8003826:	f011 febf 	bl	80155a8 <sniprintf>
            ShowErrorMessage(error_msg);
 800382a:	1d3b      	adds	r3, r7, #4
 800382c:	4618      	mov	r0, r3
 800382e:	f000 fc35 	bl	800409c <ShowErrorMessage>
 8003832:	e009      	b.n	8003848 <UI_Init+0xac>
        } else {
            UsbLog_Printf("Loaded price for unit %d from EEPROM: %lu\r\n", i + 1, (unsigned long)global_prices[i]);
 8003834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003836:	1c59      	adds	r1, r3, #1
 8003838:	4a0f      	ldr	r2, [pc, #60]	@ (8003878 <UI_Init+0xdc>)
 800383a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800383c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003840:	461a      	mov	r2, r3
 8003842:	4810      	ldr	r0, [pc, #64]	@ (8003884 <UI_Init+0xe8>)
 8003844:	f7fe fce4 	bl	8002210 <UsbLog_Printf>
    for (int i = 0; i < 2; i++) {
 8003848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800384a:	3301      	adds	r3, #1
 800384c:	627b      	str	r3, [r7, #36]	@ 0x24
 800384e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003850:	2b01      	cmp	r3, #1
 8003852:	ddb8      	ble.n	80037c6 <UI_Init+0x2a>
        }
    }
    
    memset(input_buf, 0, sizeof(input_buf));
 8003854:	220b      	movs	r2, #11
 8003856:	2100      	movs	r1, #0
 8003858:	480b      	ldr	r0, [pc, #44]	@ (8003888 <UI_Init+0xec>)
 800385a:	f011 ff39 	bl	80156d0 <memset>
    input_pos = 0;
 800385e:	4b0b      	ldr	r3, [pc, #44]	@ (800388c <UI_Init+0xf0>)
 8003860:	2200      	movs	r2, #0
 8003862:	701a      	strb	r2, [r3, #0]
    target_volume_cl = 0;
 8003864:	4b0a      	ldr	r3, [pc, #40]	@ (8003890 <UI_Init+0xf4>)
 8003866:	2200      	movs	r2, #0
 8003868:	601a      	str	r2, [r3, #0]
    target_amount = 0;
 800386a:	4b0a      	ldr	r3, [pc, #40]	@ (8003894 <UI_Init+0xf8>)
 800386c:	2200      	movs	r2, #0
 800386e:	601a      	str	r2, [r3, #0]
}
 8003870:	bf00      	nop
 8003872:	3728      	adds	r7, #40	@ 0x28
 8003874:	46bd      	mov	sp, r7
 8003876:	bd80      	pop	{r7, pc}
 8003878:	24001204 	.word	0x24001204
 800387c:	08016778 	.word	0x08016778
 8003880:	080167c4 	.word	0x080167c4
 8003884:	080167d4 	.word	0x080167d4
 8003888:	2400120c 	.word	0x2400120c
 800388c:	24001217 	.word	0x24001217
 8003890:	2400121c 	.word	0x2400121c
 8003894:	24001220 	.word	0x24001220

08003898 <DrawMain>:

static void DrawMain(void) {
 8003898:	b590      	push	{r4, r7, lr}
 800389a:	b08d      	sub	sp, #52	@ 0x34
 800389c:	af02      	add	r7, sp, #8
    char buf[20];
    SSD1309_Clear(&oled);
 800389e:	485d      	ldr	r0, [pc, #372]	@ (8003a14 <DrawMain+0x17c>)
 80038a0:	f7ff faf3 	bl	8002e8a <SSD1309_Clear>
    
    uint8_t active_unit = Dispenser_GetActiveUnit();
 80038a4:	f7fd ff8e 	bl	80017c4 <Dispenser_GetActiveUnit>
 80038a8:	4603      	mov	r3, r0
 80038aa:	77fb      	strb	r3, [r7, #31]
    
    // Отображение информации о первом ведомом устройстве (верхняя половина экрана)
    DispenserUnit_t* unit0 = Dispenser_GetUnit(0);
 80038ac:	2000      	movs	r0, #0
 80038ae:	f7fd ff95 	bl	80017dc <Dispenser_GetUnit>
 80038b2:	61b8      	str	r0, [r7, #24]
    if (unit0 && unit0->status == DS_CALLING) {
 80038b4:	69bb      	ldr	r3, [r7, #24]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d00b      	beq.n	80038d2 <DrawMain+0x3a>
 80038ba:	69bb      	ldr	r3, [r7, #24]
 80038bc:	781b      	ldrb	r3, [r3, #0]
 80038be:	2b01      	cmp	r3, #1
 80038c0:	d107      	bne.n	80038d2 <DrawMain+0x3a>
        SSD1309_DrawString8x8(&oled, 112, 0, "*", SSD1309_COLOR_WHITE);
 80038c2:	2301      	movs	r3, #1
 80038c4:	9300      	str	r3, [sp, #0]
 80038c6:	4b54      	ldr	r3, [pc, #336]	@ (8003a18 <DrawMain+0x180>)
 80038c8:	2200      	movs	r2, #0
 80038ca:	2170      	movs	r1, #112	@ 0x70
 80038cc:	4851      	ldr	r0, [pc, #324]	@ (8003a14 <DrawMain+0x17c>)
 80038ce:	f7ff fb95 	bl	8002ffc <SSD1309_DrawString8x8>
    }
    
    if (active_unit == 0) {
 80038d2:	7ffb      	ldrb	r3, [r7, #31]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d108      	bne.n	80038ea <DrawMain+0x52>
        SSD1309_DrawString8x8(&oled, 0, 0,  "[UNIT1]", SSD1309_COLOR_WHITE);  // Активный выделен скобками
 80038d8:	2301      	movs	r3, #1
 80038da:	9300      	str	r3, [sp, #0]
 80038dc:	4b4f      	ldr	r3, [pc, #316]	@ (8003a1c <DrawMain+0x184>)
 80038de:	2200      	movs	r2, #0
 80038e0:	2100      	movs	r1, #0
 80038e2:	484c      	ldr	r0, [pc, #304]	@ (8003a14 <DrawMain+0x17c>)
 80038e4:	f7ff fb8a 	bl	8002ffc <SSD1309_DrawString8x8>
 80038e8:	e007      	b.n	80038fa <DrawMain+0x62>
    } else {
        SSD1309_DrawString8x8(&oled, 0, 0,  " UNIT1 ", SSD1309_COLOR_WHITE);  // Неактивный в пробелах
 80038ea:	2301      	movs	r3, #1
 80038ec:	9300      	str	r3, [sp, #0]
 80038ee:	4b4c      	ldr	r3, [pc, #304]	@ (8003a20 <DrawMain+0x188>)
 80038f0:	2200      	movs	r2, #0
 80038f2:	2100      	movs	r1, #0
 80038f4:	4847      	ldr	r0, [pc, #284]	@ (8003a14 <DrawMain+0x17c>)
 80038f6:	f7ff fb81 	bl	8002ffc <SSD1309_DrawString8x8>
    }
    for (int x = 0; x < 128; x++) {
 80038fa:	2300      	movs	r3, #0
 80038fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80038fe:	e009      	b.n	8003914 <DrawMain+0x7c>
        SSD1309_DrawPixel(&oled, x, 9, SSD1309_COLOR_WHITE);
 8003900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003902:	b299      	uxth	r1, r3
 8003904:	2301      	movs	r3, #1
 8003906:	2209      	movs	r2, #9
 8003908:	4842      	ldr	r0, [pc, #264]	@ (8003a14 <DrawMain+0x17c>)
 800390a:	f7ff fad2 	bl	8002eb2 <SSD1309_DrawPixel>
    for (int x = 0; x < 128; x++) {
 800390e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003910:	3301      	adds	r3, #1
 8003912:	627b      	str	r3, [r7, #36]	@ 0x24
 8003914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003916:	2b7f      	cmp	r3, #127	@ 0x7f
 8003918:	ddf2      	ble.n	8003900 <DrawMain+0x68>
    }
    sprintf(buf, "P:%u", (unsigned int)global_prices[0]);
 800391a:	4b42      	ldr	r3, [pc, #264]	@ (8003a24 <DrawMain+0x18c>)
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	463b      	mov	r3, r7
 8003920:	4941      	ldr	r1, [pc, #260]	@ (8003a28 <DrawMain+0x190>)
 8003922:	4618      	mov	r0, r3
 8003924:	f011 fe76 	bl	8015614 <siprintf>
    SSD1309_DrawString8x8(&oled, 0, 16, buf, SSD1309_COLOR_WHITE);
 8003928:	463b      	mov	r3, r7
 800392a:	2201      	movs	r2, #1
 800392c:	9200      	str	r2, [sp, #0]
 800392e:	2210      	movs	r2, #16
 8003930:	2100      	movs	r1, #0
 8003932:	4838      	ldr	r0, [pc, #224]	@ (8003a14 <DrawMain+0x17c>)
 8003934:	f7ff fb62 	bl	8002ffc <SSD1309_DrawString8x8>

    // Отображение информации о втором ведомом устройстве (нижняя половина экрана)
    DispenserUnit_t* unit1 = Dispenser_GetUnit(1);
 8003938:	2001      	movs	r0, #1
 800393a:	f7fd ff4f 	bl	80017dc <Dispenser_GetUnit>
 800393e:	6178      	str	r0, [r7, #20]
    if (unit1 && unit1->status == DS_CALLING) {
 8003940:	697b      	ldr	r3, [r7, #20]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d00b      	beq.n	800395e <DrawMain+0xc6>
 8003946:	697b      	ldr	r3, [r7, #20]
 8003948:	781b      	ldrb	r3, [r3, #0]
 800394a:	2b01      	cmp	r3, #1
 800394c:	d107      	bne.n	800395e <DrawMain+0xc6>
        SSD1309_DrawString8x8(&oled, 112, 32, "*", SSD1309_COLOR_WHITE);
 800394e:	2301      	movs	r3, #1
 8003950:	9300      	str	r3, [sp, #0]
 8003952:	4b31      	ldr	r3, [pc, #196]	@ (8003a18 <DrawMain+0x180>)
 8003954:	2220      	movs	r2, #32
 8003956:	2170      	movs	r1, #112	@ 0x70
 8003958:	482e      	ldr	r0, [pc, #184]	@ (8003a14 <DrawMain+0x17c>)
 800395a:	f7ff fb4f 	bl	8002ffc <SSD1309_DrawString8x8>
    }
    
    if (active_unit == 1) {
 800395e:	7ffb      	ldrb	r3, [r7, #31]
 8003960:	2b01      	cmp	r3, #1
 8003962:	d108      	bne.n	8003976 <DrawMain+0xde>
        SSD1309_DrawString8x8(&oled, 0, 32,  "[UNIT2]", SSD1309_COLOR_WHITE);  // Активный выделен скобками
 8003964:	2301      	movs	r3, #1
 8003966:	9300      	str	r3, [sp, #0]
 8003968:	4b30      	ldr	r3, [pc, #192]	@ (8003a2c <DrawMain+0x194>)
 800396a:	2220      	movs	r2, #32
 800396c:	2100      	movs	r1, #0
 800396e:	4829      	ldr	r0, [pc, #164]	@ (8003a14 <DrawMain+0x17c>)
 8003970:	f7ff fb44 	bl	8002ffc <SSD1309_DrawString8x8>
 8003974:	e007      	b.n	8003986 <DrawMain+0xee>
    } else {
        SSD1309_DrawString8x8(&oled, 0, 32,  " UNIT2 ", SSD1309_COLOR_WHITE);  // Неактивный в пробелах
 8003976:	2301      	movs	r3, #1
 8003978:	9300      	str	r3, [sp, #0]
 800397a:	4b2d      	ldr	r3, [pc, #180]	@ (8003a30 <DrawMain+0x198>)
 800397c:	2220      	movs	r2, #32
 800397e:	2100      	movs	r1, #0
 8003980:	4824      	ldr	r0, [pc, #144]	@ (8003a14 <DrawMain+0x17c>)
 8003982:	f7ff fb3b 	bl	8002ffc <SSD1309_DrawString8x8>
    }
    for (int x = 0; x < 128; x++) {
 8003986:	2300      	movs	r3, #0
 8003988:	623b      	str	r3, [r7, #32]
 800398a:	e009      	b.n	80039a0 <DrawMain+0x108>
        SSD1309_DrawPixel(&oled, x, 41, SSD1309_COLOR_WHITE);
 800398c:	6a3b      	ldr	r3, [r7, #32]
 800398e:	b299      	uxth	r1, r3
 8003990:	2301      	movs	r3, #1
 8003992:	2229      	movs	r2, #41	@ 0x29
 8003994:	481f      	ldr	r0, [pc, #124]	@ (8003a14 <DrawMain+0x17c>)
 8003996:	f7ff fa8c 	bl	8002eb2 <SSD1309_DrawPixel>
    for (int x = 0; x < 128; x++) {
 800399a:	6a3b      	ldr	r3, [r7, #32]
 800399c:	3301      	adds	r3, #1
 800399e:	623b      	str	r3, [r7, #32]
 80039a0:	6a3b      	ldr	r3, [r7, #32]
 80039a2:	2b7f      	cmp	r3, #127	@ 0x7f
 80039a4:	ddf2      	ble.n	800398c <DrawMain+0xf4>
    }
    sprintf(buf, "P:%u", (unsigned int)global_prices[1]);
 80039a6:	4b1f      	ldr	r3, [pc, #124]	@ (8003a24 <DrawMain+0x18c>)
 80039a8:	685a      	ldr	r2, [r3, #4]
 80039aa:	463b      	mov	r3, r7
 80039ac:	491e      	ldr	r1, [pc, #120]	@ (8003a28 <DrawMain+0x190>)
 80039ae:	4618      	mov	r0, r3
 80039b0:	f011 fe30 	bl	8015614 <siprintf>
    SSD1309_DrawString8x8(&oled, 0, 48, buf, SSD1309_COLOR_WHITE);
 80039b4:	463b      	mov	r3, r7
 80039b6:	2201      	movs	r2, #1
 80039b8:	9200      	str	r2, [sp, #0]
 80039ba:	2230      	movs	r2, #48	@ 0x30
 80039bc:	2100      	movs	r1, #0
 80039be:	4815      	ldr	r0, [pc, #84]	@ (8003a14 <DrawMain+0x17c>)
 80039c0:	f7ff fb1c 	bl	8002ffc <SSD1309_DrawString8x8>
    
    // Дополнительно показываем статус подключения
    sprintf(buf, "U1:%c U2:%c", 
        Dispenser_GetUnit(0)->is_connected ? 'C' : 'D',
 80039c4:	2000      	movs	r0, #0
 80039c6:	f7fd ff09 	bl	80017dc <Dispenser_GetUnit>
 80039ca:	4603      	mov	r3, r0
 80039cc:	7e5b      	ldrb	r3, [r3, #25]
    sprintf(buf, "U1:%c U2:%c", 
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d001      	beq.n	80039d6 <DrawMain+0x13e>
 80039d2:	2443      	movs	r4, #67	@ 0x43
 80039d4:	e000      	b.n	80039d8 <DrawMain+0x140>
 80039d6:	2444      	movs	r4, #68	@ 0x44
        Dispenser_GetUnit(1)->is_connected ? 'C' : 'D');
 80039d8:	2001      	movs	r0, #1
 80039da:	f7fd feff 	bl	80017dc <Dispenser_GetUnit>
 80039de:	4603      	mov	r3, r0
 80039e0:	7e5b      	ldrb	r3, [r3, #25]
    sprintf(buf, "U1:%c U2:%c", 
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d001      	beq.n	80039ea <DrawMain+0x152>
 80039e6:	2343      	movs	r3, #67	@ 0x43
 80039e8:	e000      	b.n	80039ec <DrawMain+0x154>
 80039ea:	2344      	movs	r3, #68	@ 0x44
 80039ec:	4638      	mov	r0, r7
 80039ee:	4622      	mov	r2, r4
 80039f0:	4910      	ldr	r1, [pc, #64]	@ (8003a34 <DrawMain+0x19c>)
 80039f2:	f011 fe0f 	bl	8015614 <siprintf>
    SSD1309_DrawString8x8(&oled, 0, 56, buf, SSD1309_COLOR_WHITE);
 80039f6:	463b      	mov	r3, r7
 80039f8:	2201      	movs	r2, #1
 80039fa:	9200      	str	r2, [sp, #0]
 80039fc:	2238      	movs	r2, #56	@ 0x38
 80039fe:	2100      	movs	r1, #0
 8003a00:	4804      	ldr	r0, [pc, #16]	@ (8003a14 <DrawMain+0x17c>)
 8003a02:	f7ff fafb 	bl	8002ffc <SSD1309_DrawString8x8>

    SSD1309_UpdateAsync(&oled);
 8003a06:	4803      	ldr	r0, [pc, #12]	@ (8003a14 <DrawMain+0x17c>)
 8003a08:	f7ff fa20 	bl	8002e4c <SSD1309_UpdateAsync>
}
 8003a0c:	bf00      	nop
 8003a0e:	372c      	adds	r7, #44	@ 0x2c
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bd90      	pop	{r4, r7, pc}
 8003a14:	240003e0 	.word	0x240003e0
 8003a18:	08016800 	.word	0x08016800
 8003a1c:	08016804 	.word	0x08016804
 8003a20:	0801680c 	.word	0x0801680c
 8003a24:	24001204 	.word	0x24001204
 8003a28:	08016814 	.word	0x08016814
 8003a2c:	0801681c 	.word	0x0801681c
 8003a30:	08016824 	.word	0x08016824
 8003a34:	0801682c 	.word	0x0801682c

08003a38 <DrawTotalizer>:

static void DrawTotalizer(void) {
 8003a38:	b590      	push	{r4, r7, lr}
 8003a3a:	b08b      	sub	sp, #44	@ 0x2c
 8003a3c:	af02      	add	r7, sp, #8
    char buf[20];
    SSD1309_Clear(&oled);
 8003a3e:	482e      	ldr	r0, [pc, #184]	@ (8003af8 <DrawTotalizer+0xc0>)
 8003a40:	f7ff fa23 	bl	8002e8a <SSD1309_Clear>
    
    uint8_t active_unit = Dispenser_GetActiveUnit();
 8003a44:	f7fd febe 	bl	80017c4 <Dispenser_GetActiveUnit>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	76fb      	strb	r3, [r7, #27]
    DispenserUnit_t* unit = Dispenser_GetUnit(active_unit);
 8003a4c:	7efb      	ldrb	r3, [r7, #27]
 8003a4e:	4618      	mov	r0, r3
 8003a50:	f7fd fec4 	bl	80017dc <Dispenser_GetUnit>
 8003a54:	6178      	str	r0, [r7, #20]
    
    sprintf(buf, "UNIT%d TOTALIZER", active_unit + 1);
 8003a56:	7efb      	ldrb	r3, [r7, #27]
 8003a58:	1c5a      	adds	r2, r3, #1
 8003a5a:	463b      	mov	r3, r7
 8003a5c:	4927      	ldr	r1, [pc, #156]	@ (8003afc <DrawTotalizer+0xc4>)
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f011 fdd8 	bl	8015614 <siprintf>
    SSD1309_DrawString8x8(&oled, 0, 0, buf, SSD1309_COLOR_WHITE);
 8003a64:	463b      	mov	r3, r7
 8003a66:	2201      	movs	r2, #1
 8003a68:	9200      	str	r2, [sp, #0]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	2100      	movs	r1, #0
 8003a6e:	4822      	ldr	r0, [pc, #136]	@ (8003af8 <DrawTotalizer+0xc0>)
 8003a70:	f7ff fac4 	bl	8002ffc <SSD1309_DrawString8x8>
    for (int x = 0; x < 128; x++) {
 8003a74:	2300      	movs	r3, #0
 8003a76:	61fb      	str	r3, [r7, #28]
 8003a78:	e009      	b.n	8003a8e <DrawTotalizer+0x56>
        SSD1309_DrawPixel(&oled, x, 9, SSD1309_COLOR_WHITE);
 8003a7a:	69fb      	ldr	r3, [r7, #28]
 8003a7c:	b299      	uxth	r1, r3
 8003a7e:	2301      	movs	r3, #1
 8003a80:	2209      	movs	r2, #9
 8003a82:	481d      	ldr	r0, [pc, #116]	@ (8003af8 <DrawTotalizer+0xc0>)
 8003a84:	f7ff fa15 	bl	8002eb2 <SSD1309_DrawPixel>
    for (int x = 0; x < 128; x++) {
 8003a88:	69fb      	ldr	r3, [r7, #28]
 8003a8a:	3301      	adds	r3, #1
 8003a8c:	61fb      	str	r3, [r7, #28]
 8003a8e:	69fb      	ldr	r3, [r7, #28]
 8003a90:	2b7f      	cmp	r3, #127	@ 0x7f
 8003a92:	ddf2      	ble.n	8003a7a <DrawTotalizer+0x42>
    }
    sprintf(buf, "TOT: %u.%02u", 
        (unsigned int)(unit->totalizer / 100), 
 8003a94:	697b      	ldr	r3, [r7, #20]
 8003a96:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8003a9a:	f04f 0264 	mov.w	r2, #100	@ 0x64
 8003a9e:	f04f 0300 	mov.w	r3, #0
 8003aa2:	f7fc fc75 	bl	8000390 <__aeabi_uldivmod>
 8003aa6:	4602      	mov	r2, r0
 8003aa8:	460b      	mov	r3, r1
    sprintf(buf, "TOT: %u.%02u", 
 8003aaa:	4614      	mov	r4, r2
        (unsigned int)(unit->totalizer % 100));
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8003ab2:	f04f 0264 	mov.w	r2, #100	@ 0x64
 8003ab6:	f04f 0300 	mov.w	r3, #0
 8003aba:	f7fc fc69 	bl	8000390 <__aeabi_uldivmod>
    sprintf(buf, "TOT: %u.%02u", 
 8003abe:	4613      	mov	r3, r2
 8003ac0:	4638      	mov	r0, r7
 8003ac2:	4622      	mov	r2, r4
 8003ac4:	490e      	ldr	r1, [pc, #56]	@ (8003b00 <DrawTotalizer+0xc8>)
 8003ac6:	f011 fda5 	bl	8015614 <siprintf>
    SSD1309_DrawString8x8(&oled, 0, 24, buf, SSD1309_COLOR_WHITE);
 8003aca:	463b      	mov	r3, r7
 8003acc:	2201      	movs	r2, #1
 8003ace:	9200      	str	r2, [sp, #0]
 8003ad0:	2218      	movs	r2, #24
 8003ad2:	2100      	movs	r1, #0
 8003ad4:	4808      	ldr	r0, [pc, #32]	@ (8003af8 <DrawTotalizer+0xc0>)
 8003ad6:	f7ff fa91 	bl	8002ffc <SSD1309_DrawString8x8>
    SSD1309_DrawString8x8(&oled, 0, 48, "ESC: Back", SSD1309_COLOR_WHITE);
 8003ada:	2301      	movs	r3, #1
 8003adc:	9300      	str	r3, [sp, #0]
 8003ade:	4b09      	ldr	r3, [pc, #36]	@ (8003b04 <DrawTotalizer+0xcc>)
 8003ae0:	2230      	movs	r2, #48	@ 0x30
 8003ae2:	2100      	movs	r1, #0
 8003ae4:	4804      	ldr	r0, [pc, #16]	@ (8003af8 <DrawTotalizer+0xc0>)
 8003ae6:	f7ff fa89 	bl	8002ffc <SSD1309_DrawString8x8>
    SSD1309_UpdateAsync(&oled);
 8003aea:	4803      	ldr	r0, [pc, #12]	@ (8003af8 <DrawTotalizer+0xc0>)
 8003aec:	f7ff f9ae 	bl	8002e4c <SSD1309_UpdateAsync>
}
 8003af0:	bf00      	nop
 8003af2:	3724      	adds	r7, #36	@ 0x24
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bd90      	pop	{r4, r7, pc}
 8003af8:	240003e0 	.word	0x240003e0
 8003afc:	08016838 	.word	0x08016838
 8003b00:	0801684c 	.word	0x0801684c
 8003b04:	0801685c 	.word	0x0801685c

08003b08 <DrawSetPrice>:

static void DrawSetPrice(void) {
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b08e      	sub	sp, #56	@ 0x38
 8003b0c:	af02      	add	r7, sp, #8
    SSD1309_Clear(&oled);
 8003b0e:	4829      	ldr	r0, [pc, #164]	@ (8003bb4 <DrawSetPrice+0xac>)
 8003b10:	f7ff f9bb 	bl	8002e8a <SSD1309_Clear>
    
    uint8_t active_unit = Dispenser_GetActiveUnit();
 8003b14:	f7fd fe56 	bl	80017c4 <Dispenser_GetActiveUnit>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    char input_buf_temp[16];
    sprintf(input_buf_temp, "%u", (unsigned int)global_prices[active_unit]);
 8003b1e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003b22:	4a25      	ldr	r2, [pc, #148]	@ (8003bb8 <DrawSetPrice+0xb0>)
 8003b24:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003b28:	f107 0318 	add.w	r3, r7, #24
 8003b2c:	4923      	ldr	r1, [pc, #140]	@ (8003bbc <DrawSetPrice+0xb4>)
 8003b2e:	4618      	mov	r0, r3
 8003b30:	f011 fd70 	bl	8015614 <siprintf>
    
    char buf[20];
    sprintf(buf, "SET PRICE U%d:", active_unit + 1);
 8003b34:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003b38:	1c5a      	adds	r2, r3, #1
 8003b3a:	1d3b      	adds	r3, r7, #4
 8003b3c:	4920      	ldr	r1, [pc, #128]	@ (8003bc0 <DrawSetPrice+0xb8>)
 8003b3e:	4618      	mov	r0, r3
 8003b40:	f011 fd68 	bl	8015614 <siprintf>
    SSD1309_DrawString8x8(&oled, 0, 0, buf, SSD1309_COLOR_WHITE);
 8003b44:	1d3b      	adds	r3, r7, #4
 8003b46:	2201      	movs	r2, #1
 8003b48:	9200      	str	r2, [sp, #0]
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	2100      	movs	r1, #0
 8003b4e:	4819      	ldr	r0, [pc, #100]	@ (8003bb4 <DrawSetPrice+0xac>)
 8003b50:	f7ff fa54 	bl	8002ffc <SSD1309_DrawString8x8>
    for (int x = 0; x < 128; x++) {
 8003b54:	2300      	movs	r3, #0
 8003b56:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b58:	e009      	b.n	8003b6e <DrawSetPrice+0x66>
        SSD1309_DrawPixel(&oled, x, 9, SSD1309_COLOR_WHITE);
 8003b5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b5c:	b299      	uxth	r1, r3
 8003b5e:	2301      	movs	r3, #1
 8003b60:	2209      	movs	r2, #9
 8003b62:	4814      	ldr	r0, [pc, #80]	@ (8003bb4 <DrawSetPrice+0xac>)
 8003b64:	f7ff f9a5 	bl	8002eb2 <SSD1309_DrawPixel>
    for (int x = 0; x < 128; x++) {
 8003b68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b6a:	3301      	adds	r3, #1
 8003b6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b70:	2b7f      	cmp	r3, #127	@ 0x7f
 8003b72:	ddf2      	ble.n	8003b5a <DrawSetPrice+0x52>
    }
    SSD1309_DrawString8x8(&oled, 0, 16, input_buf_temp, SSD1309_COLOR_WHITE);
 8003b74:	f107 0318 	add.w	r3, r7, #24
 8003b78:	2201      	movs	r2, #1
 8003b7a:	9200      	str	r2, [sp, #0]
 8003b7c:	2210      	movs	r2, #16
 8003b7e:	2100      	movs	r1, #0
 8003b80:	480c      	ldr	r0, [pc, #48]	@ (8003bb4 <DrawSetPrice+0xac>)
 8003b82:	f7ff fa3b 	bl	8002ffc <SSD1309_DrawString8x8>
    SSD1309_DrawString8x8(&oled, 0, 32, "OK:OK RES:Clr", SSD1309_COLOR_WHITE);
 8003b86:	2301      	movs	r3, #1
 8003b88:	9300      	str	r3, [sp, #0]
 8003b8a:	4b0e      	ldr	r3, [pc, #56]	@ (8003bc4 <DrawSetPrice+0xbc>)
 8003b8c:	2220      	movs	r2, #32
 8003b8e:	2100      	movs	r1, #0
 8003b90:	4808      	ldr	r0, [pc, #32]	@ (8003bb4 <DrawSetPrice+0xac>)
 8003b92:	f7ff fa33 	bl	8002ffc <SSD1309_DrawString8x8>
    SSD1309_DrawString8x8(&oled, 0, 48, "ESC:Exit", SSD1309_COLOR_WHITE);
 8003b96:	2301      	movs	r3, #1
 8003b98:	9300      	str	r3, [sp, #0]
 8003b9a:	4b0b      	ldr	r3, [pc, #44]	@ (8003bc8 <DrawSetPrice+0xc0>)
 8003b9c:	2230      	movs	r2, #48	@ 0x30
 8003b9e:	2100      	movs	r1, #0
 8003ba0:	4804      	ldr	r0, [pc, #16]	@ (8003bb4 <DrawSetPrice+0xac>)
 8003ba2:	f7ff fa2b 	bl	8002ffc <SSD1309_DrawString8x8>
    SSD1309_UpdateAsync(&oled);
 8003ba6:	4803      	ldr	r0, [pc, #12]	@ (8003bb4 <DrawSetPrice+0xac>)
 8003ba8:	f7ff f950 	bl	8002e4c <SSD1309_UpdateAsync>
}
 8003bac:	bf00      	nop
 8003bae:	3730      	adds	r7, #48	@ 0x30
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}
 8003bb4:	240003e0 	.word	0x240003e0
 8003bb8:	24001204 	.word	0x24001204
 8003bbc:	08016868 	.word	0x08016868
 8003bc0:	0801686c 	.word	0x0801686c
 8003bc4:	0801687c 	.word	0x0801687c
 8003bc8:	0801688c 	.word	0x0801688c

08003bcc <DrawInputVolume>:

// ВСЁ ОСТАЁТСЯ КАК БЫЛО - БЕЗ ИЗМЕНЕНИЙ!
static void DrawInputVolume(void) {
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b08a      	sub	sp, #40	@ 0x28
 8003bd0:	af02      	add	r7, sp, #8
    SSD1309_Clear(&oled);
 8003bd2:	4822      	ldr	r0, [pc, #136]	@ (8003c5c <DrawInputVolume+0x90>)
 8003bd4:	f7ff f959 	bl	8002e8a <SSD1309_Clear>
    
    uint8_t active_unit = Dispenser_GetActiveUnit();
 8003bd8:	f7fd fdf4 	bl	80017c4 <Dispenser_GetActiveUnit>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	76fb      	strb	r3, [r7, #27]
    char buf[20];
    sprintf(buf, "VOL U%d...", active_unit + 1);
 8003be0:	7efb      	ldrb	r3, [r7, #27]
 8003be2:	1c5a      	adds	r2, r3, #1
 8003be4:	1d3b      	adds	r3, r7, #4
 8003be6:	491e      	ldr	r1, [pc, #120]	@ (8003c60 <DrawInputVolume+0x94>)
 8003be8:	4618      	mov	r0, r3
 8003bea:	f011 fd13 	bl	8015614 <siprintf>
    SSD1309_DrawString8x8(&oled, 0, 0, buf, SSD1309_COLOR_WHITE);
 8003bee:	1d3b      	adds	r3, r7, #4
 8003bf0:	2201      	movs	r2, #1
 8003bf2:	9200      	str	r2, [sp, #0]
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	2100      	movs	r1, #0
 8003bf8:	4818      	ldr	r0, [pc, #96]	@ (8003c5c <DrawInputVolume+0x90>)
 8003bfa:	f7ff f9ff 	bl	8002ffc <SSD1309_DrawString8x8>
    for (int x = 0; x < 128; x++) {
 8003bfe:	2300      	movs	r3, #0
 8003c00:	61fb      	str	r3, [r7, #28]
 8003c02:	e009      	b.n	8003c18 <DrawInputVolume+0x4c>
        SSD1309_DrawPixel(&oled, x, 9, SSD1309_COLOR_WHITE);
 8003c04:	69fb      	ldr	r3, [r7, #28]
 8003c06:	b299      	uxth	r1, r3
 8003c08:	2301      	movs	r3, #1
 8003c0a:	2209      	movs	r2, #9
 8003c0c:	4813      	ldr	r0, [pc, #76]	@ (8003c5c <DrawInputVolume+0x90>)
 8003c0e:	f7ff f950 	bl	8002eb2 <SSD1309_DrawPixel>
    for (int x = 0; x < 128; x++) {
 8003c12:	69fb      	ldr	r3, [r7, #28]
 8003c14:	3301      	adds	r3, #1
 8003c16:	61fb      	str	r3, [r7, #28]
 8003c18:	69fb      	ldr	r3, [r7, #28]
 8003c1a:	2b7f      	cmp	r3, #127	@ 0x7f
 8003c1c:	ddf2      	ble.n	8003c04 <DrawInputVolume+0x38>
    }

    SSD1309_DrawString8x8(&oled, 0, 16, input_buf, SSD1309_COLOR_WHITE);
 8003c1e:	2301      	movs	r3, #1
 8003c20:	9300      	str	r3, [sp, #0]
 8003c22:	4b10      	ldr	r3, [pc, #64]	@ (8003c64 <DrawInputVolume+0x98>)
 8003c24:	2210      	movs	r2, #16
 8003c26:	2100      	movs	r1, #0
 8003c28:	480c      	ldr	r0, [pc, #48]	@ (8003c5c <DrawInputVolume+0x90>)
 8003c2a:	f7ff f9e7 	bl	8002ffc <SSD1309_DrawString8x8>
    SSD1309_DrawString8x8(&oled, 0, 32, "OK:OK RES:Clr", SSD1309_COLOR_WHITE);
 8003c2e:	2301      	movs	r3, #1
 8003c30:	9300      	str	r3, [sp, #0]
 8003c32:	4b0d      	ldr	r3, [pc, #52]	@ (8003c68 <DrawInputVolume+0x9c>)
 8003c34:	2220      	movs	r2, #32
 8003c36:	2100      	movs	r1, #0
 8003c38:	4808      	ldr	r0, [pc, #32]	@ (8003c5c <DrawInputVolume+0x90>)
 8003c3a:	f7ff f9df 	bl	8002ffc <SSD1309_DrawString8x8>
    SSD1309_DrawString8x8(&oled, 0, 48, "ESC:Exit", SSD1309_COLOR_WHITE);
 8003c3e:	2301      	movs	r3, #1
 8003c40:	9300      	str	r3, [sp, #0]
 8003c42:	4b0a      	ldr	r3, [pc, #40]	@ (8003c6c <DrawInputVolume+0xa0>)
 8003c44:	2230      	movs	r2, #48	@ 0x30
 8003c46:	2100      	movs	r1, #0
 8003c48:	4804      	ldr	r0, [pc, #16]	@ (8003c5c <DrawInputVolume+0x90>)
 8003c4a:	f7ff f9d7 	bl	8002ffc <SSD1309_DrawString8x8>
    SSD1309_UpdateAsync(&oled);
 8003c4e:	4803      	ldr	r0, [pc, #12]	@ (8003c5c <DrawInputVolume+0x90>)
 8003c50:	f7ff f8fc 	bl	8002e4c <SSD1309_UpdateAsync>
}
 8003c54:	bf00      	nop
 8003c56:	3720      	adds	r7, #32
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}
 8003c5c:	240003e0 	.word	0x240003e0
 8003c60:	08016898 	.word	0x08016898
 8003c64:	2400120c 	.word	0x2400120c
 8003c68:	0801687c 	.word	0x0801687c
 8003c6c:	0801688c 	.word	0x0801688c

08003c70 <DrawInputAmount>:

// ВСЁ ОСТАЁТСЯ КАК БЫЛО - БЕЗ ИЗМЕНЕНИЙ!
static void DrawInputAmount(void) {
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b08a      	sub	sp, #40	@ 0x28
 8003c74:	af02      	add	r7, sp, #8
    SSD1309_Clear(&oled);
 8003c76:	4822      	ldr	r0, [pc, #136]	@ (8003d00 <DrawInputAmount+0x90>)
 8003c78:	f7ff f907 	bl	8002e8a <SSD1309_Clear>
    
    uint8_t active_unit = Dispenser_GetActiveUnit();
 8003c7c:	f7fd fda2 	bl	80017c4 <Dispenser_GetActiveUnit>
 8003c80:	4603      	mov	r3, r0
 8003c82:	76fb      	strb	r3, [r7, #27]
    char buf[20];
    sprintf(buf, "AMT U%d...", active_unit + 1);
 8003c84:	7efb      	ldrb	r3, [r7, #27]
 8003c86:	1c5a      	adds	r2, r3, #1
 8003c88:	1d3b      	adds	r3, r7, #4
 8003c8a:	491e      	ldr	r1, [pc, #120]	@ (8003d04 <DrawInputAmount+0x94>)
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	f011 fcc1 	bl	8015614 <siprintf>
    SSD1309_DrawString8x8(&oled, 0, 0, buf, SSD1309_COLOR_WHITE);
 8003c92:	1d3b      	adds	r3, r7, #4
 8003c94:	2201      	movs	r2, #1
 8003c96:	9200      	str	r2, [sp, #0]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	2100      	movs	r1, #0
 8003c9c:	4818      	ldr	r0, [pc, #96]	@ (8003d00 <DrawInputAmount+0x90>)
 8003c9e:	f7ff f9ad 	bl	8002ffc <SSD1309_DrawString8x8>
    for (int x = 0; x < 128; x++) {
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	61fb      	str	r3, [r7, #28]
 8003ca6:	e009      	b.n	8003cbc <DrawInputAmount+0x4c>
        SSD1309_DrawPixel(&oled, x, 9, SSD1309_COLOR_WHITE);
 8003ca8:	69fb      	ldr	r3, [r7, #28]
 8003caa:	b299      	uxth	r1, r3
 8003cac:	2301      	movs	r3, #1
 8003cae:	2209      	movs	r2, #9
 8003cb0:	4813      	ldr	r0, [pc, #76]	@ (8003d00 <DrawInputAmount+0x90>)
 8003cb2:	f7ff f8fe 	bl	8002eb2 <SSD1309_DrawPixel>
    for (int x = 0; x < 128; x++) {
 8003cb6:	69fb      	ldr	r3, [r7, #28]
 8003cb8:	3301      	adds	r3, #1
 8003cba:	61fb      	str	r3, [r7, #28]
 8003cbc:	69fb      	ldr	r3, [r7, #28]
 8003cbe:	2b7f      	cmp	r3, #127	@ 0x7f
 8003cc0:	ddf2      	ble.n	8003ca8 <DrawInputAmount+0x38>
    }
    SSD1309_DrawString8x8(&oled, 0, 16, input_buf, SSD1309_COLOR_WHITE);
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	9300      	str	r3, [sp, #0]
 8003cc6:	4b10      	ldr	r3, [pc, #64]	@ (8003d08 <DrawInputAmount+0x98>)
 8003cc8:	2210      	movs	r2, #16
 8003cca:	2100      	movs	r1, #0
 8003ccc:	480c      	ldr	r0, [pc, #48]	@ (8003d00 <DrawInputAmount+0x90>)
 8003cce:	f7ff f995 	bl	8002ffc <SSD1309_DrawString8x8>
    SSD1309_DrawString8x8(&oled, 0, 32, "OK:OK RES:Clr", SSD1309_COLOR_WHITE);
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	9300      	str	r3, [sp, #0]
 8003cd6:	4b0d      	ldr	r3, [pc, #52]	@ (8003d0c <DrawInputAmount+0x9c>)
 8003cd8:	2220      	movs	r2, #32
 8003cda:	2100      	movs	r1, #0
 8003cdc:	4808      	ldr	r0, [pc, #32]	@ (8003d00 <DrawInputAmount+0x90>)
 8003cde:	f7ff f98d 	bl	8002ffc <SSD1309_DrawString8x8>
    SSD1309_DrawString8x8(&oled, 0, 48, "ESC:Exit", SSD1309_COLOR_WHITE);
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	9300      	str	r3, [sp, #0]
 8003ce6:	4b0a      	ldr	r3, [pc, #40]	@ (8003d10 <DrawInputAmount+0xa0>)
 8003ce8:	2230      	movs	r2, #48	@ 0x30
 8003cea:	2100      	movs	r1, #0
 8003cec:	4804      	ldr	r0, [pc, #16]	@ (8003d00 <DrawInputAmount+0x90>)
 8003cee:	f7ff f985 	bl	8002ffc <SSD1309_DrawString8x8>
    SSD1309_UpdateAsync(&oled);
 8003cf2:	4803      	ldr	r0, [pc, #12]	@ (8003d00 <DrawInputAmount+0x90>)
 8003cf4:	f7ff f8aa 	bl	8002e4c <SSD1309_UpdateAsync>
}
 8003cf8:	bf00      	nop
 8003cfa:	3720      	adds	r7, #32
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bd80      	pop	{r7, pc}
 8003d00:	240003e0 	.word	0x240003e0
 8003d04:	080168a4 	.word	0x080168a4
 8003d08:	2400120c 	.word	0x2400120c
 8003d0c:	0801687c 	.word	0x0801687c
 8003d10:	0801688c 	.word	0x0801688c

08003d14 <DrawFuelling>:

static void DrawFuelling(void) {
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b092      	sub	sp, #72	@ 0x48
 8003d18:	af02      	add	r7, sp, #8
    char buf[20];
    SSD1309_Clear(&oled);
 8003d1a:	488f      	ldr	r0, [pc, #572]	@ (8003f58 <DrawFuelling+0x244>)
 8003d1c:	f7ff f8b5 	bl	8002e8a <SSD1309_Clear>
    
    uint8_t active_unit = Dispenser_GetActiveUnit();
 8003d20:	f7fd fd50 	bl	80017c4 <Dispenser_GetActiveUnit>
 8003d24:	4603      	mov	r3, r0
 8003d26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    DispenserUnit_t* unit = Dispenser_GetUnit(active_unit);
 8003d2a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003d2e:	4618      	mov	r0, r3
 8003d30:	f7fd fd54 	bl	80017dc <Dispenser_GetUnit>
 8003d34:	61f8      	str	r0, [r7, #28]
    
    const char* st = "????";
 8003d36:	4b89      	ldr	r3, [pc, #548]	@ (8003f5c <DrawFuelling+0x248>)
 8003d38:	63fb      	str	r3, [r7, #60]	@ 0x3c
    switch (unit->status) {
 8003d3a:	69fb      	ldr	r3, [r7, #28]
 8003d3c:	781b      	ldrb	r3, [r3, #0]
 8003d3e:	2b08      	cmp	r3, #8
 8003d40:	d829      	bhi.n	8003d96 <DrawFuelling+0x82>
 8003d42:	a201      	add	r2, pc, #4	@ (adr r2, 8003d48 <DrawFuelling+0x34>)
 8003d44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d48:	08003d6d 	.word	0x08003d6d
 8003d4c:	08003d73 	.word	0x08003d73
 8003d50:	08003d79 	.word	0x08003d79
 8003d54:	08003d7f 	.word	0x08003d7f
 8003d58:	08003d97 	.word	0x08003d97
 8003d5c:	08003d85 	.word	0x08003d85
 8003d60:	08003d97 	.word	0x08003d97
 8003d64:	08003d8b 	.word	0x08003d8b
 8003d68:	08003d91 	.word	0x08003d91
        case DS_IDLE: st = "IDLE"; break;
 8003d6c:	4b7c      	ldr	r3, [pc, #496]	@ (8003f60 <DrawFuelling+0x24c>)
 8003d6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d70:	e014      	b.n	8003d9c <DrawFuelling+0x88>
        case DS_CALLING: st = "CALL"; break;
 8003d72:	4b7c      	ldr	r3, [pc, #496]	@ (8003f64 <DrawFuelling+0x250>)
 8003d74:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d76:	e011      	b.n	8003d9c <DrawFuelling+0x88>
        case DS_AUTHORIZED: st = "AUTH"; break;
 8003d78:	4b7b      	ldr	r3, [pc, #492]	@ (8003f68 <DrawFuelling+0x254>)
 8003d7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d7c:	e00e      	b.n	8003d9c <DrawFuelling+0x88>
        case DS_STARTED: st = "START"; break;
 8003d7e:	4b7b      	ldr	r3, [pc, #492]	@ (8003f6c <DrawFuelling+0x258>)
 8003d80:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d82:	e00b      	b.n	8003d9c <DrawFuelling+0x88>
        case DS_FUELLING: st = "FUEL"; break;
 8003d84:	4b7a      	ldr	r3, [pc, #488]	@ (8003f70 <DrawFuelling+0x25c>)
 8003d86:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d88:	e008      	b.n	8003d9c <DrawFuelling+0x88>
        case DS_STOP: st = "STOP"; break;
 8003d8a:	4b7a      	ldr	r3, [pc, #488]	@ (8003f74 <DrawFuelling+0x260>)
 8003d8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d8e:	e005      	b.n	8003d9c <DrawFuelling+0x88>
        case DS_END: st = "END"; break;
 8003d90:	4b79      	ldr	r3, [pc, #484]	@ (8003f78 <DrawFuelling+0x264>)
 8003d92:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d94:	e002      	b.n	8003d9c <DrawFuelling+0x88>
        default: st = "WAIT"; break;
 8003d96:	4b79      	ldr	r3, [pc, #484]	@ (8003f7c <DrawFuelling+0x268>)
 8003d98:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d9a:	bf00      	nop
    }
    
    sprintf(buf, "U%d-%s", active_unit + 1, st);
 8003d9c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003da0:	1c5a      	adds	r2, r3, #1
 8003da2:	1d38      	adds	r0, r7, #4
 8003da4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003da6:	4976      	ldr	r1, [pc, #472]	@ (8003f80 <DrawFuelling+0x26c>)
 8003da8:	f011 fc34 	bl	8015614 <siprintf>
    SSD1309_DrawString8x8(&oled, 0, 0, buf, SSD1309_COLOR_WHITE);
 8003dac:	1d3b      	adds	r3, r7, #4
 8003dae:	2201      	movs	r2, #1
 8003db0:	9200      	str	r2, [sp, #0]
 8003db2:	2200      	movs	r2, #0
 8003db4:	2100      	movs	r1, #0
 8003db6:	4868      	ldr	r0, [pc, #416]	@ (8003f58 <DrawFuelling+0x244>)
 8003db8:	f7ff f920 	bl	8002ffc <SSD1309_DrawString8x8>
    for (int x = 0; x < 128; x++) {
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003dc0:	e009      	b.n	8003dd6 <DrawFuelling+0xc2>
        SSD1309_DrawPixel(&oled, x, 9, SSD1309_COLOR_WHITE);
 8003dc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dc4:	b299      	uxth	r1, r3
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	2209      	movs	r2, #9
 8003dca:	4863      	ldr	r0, [pc, #396]	@ (8003f58 <DrawFuelling+0x244>)
 8003dcc:	f7ff f871 	bl	8002eb2 <SSD1309_DrawPixel>
    for (int x = 0; x < 128; x++) {
 8003dd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dd2:	3301      	adds	r3, #1
 8003dd4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003dd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dd8:	2b7f      	cmp	r3, #127	@ 0x7f
 8003dda:	ddf2      	ble.n	8003dc2 <DrawFuelling+0xae>
    }

    sprintf(buf, "L:%u.%02u", 
        (unsigned int)(unit->volume_cl / 100), 
 8003ddc:	69fb      	ldr	r3, [r7, #28]
 8003dde:	685b      	ldr	r3, [r3, #4]
 8003de0:	4a68      	ldr	r2, [pc, #416]	@ (8003f84 <DrawFuelling+0x270>)
 8003de2:	fba2 2303 	umull	r2, r3, r2, r3
 8003de6:	0959      	lsrs	r1, r3, #5
        (unsigned int)(unit->volume_cl % 100));
 8003de8:	69fb      	ldr	r3, [r7, #28]
 8003dea:	685a      	ldr	r2, [r3, #4]
 8003dec:	4b65      	ldr	r3, [pc, #404]	@ (8003f84 <DrawFuelling+0x270>)
 8003dee:	fba3 0302 	umull	r0, r3, r3, r2
 8003df2:	095b      	lsrs	r3, r3, #5
 8003df4:	2064      	movs	r0, #100	@ 0x64
 8003df6:	fb00 f303 	mul.w	r3, r0, r3
 8003dfa:	1ad3      	subs	r3, r2, r3
    sprintf(buf, "L:%u.%02u", 
 8003dfc:	1d38      	adds	r0, r7, #4
 8003dfe:	460a      	mov	r2, r1
 8003e00:	4961      	ldr	r1, [pc, #388]	@ (8003f88 <DrawFuelling+0x274>)
 8003e02:	f011 fc07 	bl	8015614 <siprintf>
    SSD1309_DrawString8x8(&oled, 0, 16, buf, SSD1309_COLOR_WHITE);
 8003e06:	1d3b      	adds	r3, r7, #4
 8003e08:	2201      	movs	r2, #1
 8003e0a:	9200      	str	r2, [sp, #0]
 8003e0c:	2210      	movs	r2, #16
 8003e0e:	2100      	movs	r1, #0
 8003e10:	4851      	ldr	r0, [pc, #324]	@ (8003f58 <DrawFuelling+0x244>)
 8003e12:	f7ff f8f3 	bl	8002ffc <SSD1309_DrawString8x8>
    
    sprintf(buf, "A:%u", (unsigned int)unit->amount);
 8003e16:	69fb      	ldr	r3, [r7, #28]
 8003e18:	689a      	ldr	r2, [r3, #8]
 8003e1a:	1d3b      	adds	r3, r7, #4
 8003e1c:	495b      	ldr	r1, [pc, #364]	@ (8003f8c <DrawFuelling+0x278>)
 8003e1e:	4618      	mov	r0, r3
 8003e20:	f011 fbf8 	bl	8015614 <siprintf>
    SSD1309_DrawString8x8(&oled, 0, 32, buf, SSD1309_COLOR_WHITE);
 8003e24:	1d3b      	adds	r3, r7, #4
 8003e26:	2201      	movs	r2, #1
 8003e28:	9200      	str	r2, [sp, #0]
 8003e2a:	2220      	movs	r2, #32
 8003e2c:	2100      	movs	r1, #0
 8003e2e:	484a      	ldr	r0, [pc, #296]	@ (8003f58 <DrawFuelling+0x244>)
 8003e30:	f7ff f8e4 	bl	8002ffc <SSD1309_DrawString8x8>
    
    uint8_t progress_percent = 0;
 8003e34:	2300      	movs	r3, #0
 8003e36:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (prev_transaction_mode == UI_STATE_INPUT_VOLUME && target_volume_cl > 0) {
 8003e3a:	4b55      	ldr	r3, [pc, #340]	@ (8003f90 <DrawFuelling+0x27c>)
 8003e3c:	781b      	ldrb	r3, [r3, #0]
 8003e3e:	2b03      	cmp	r3, #3
 8003e40:	d10f      	bne.n	8003e62 <DrawFuelling+0x14e>
 8003e42:	4b54      	ldr	r3, [pc, #336]	@ (8003f94 <DrawFuelling+0x280>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d00b      	beq.n	8003e62 <DrawFuelling+0x14e>
        progress_percent = (unit->volume_cl * 100) / target_volume_cl;
 8003e4a:	69fb      	ldr	r3, [r7, #28]
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	2264      	movs	r2, #100	@ 0x64
 8003e50:	fb03 f202 	mul.w	r2, r3, r2
 8003e54:	4b4f      	ldr	r3, [pc, #316]	@ (8003f94 <DrawFuelling+0x280>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e5c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8003e60:	e012      	b.n	8003e88 <DrawFuelling+0x174>
    } else if (prev_transaction_mode == UI_STATE_INPUT_AMOUNT && target_amount > 0) {
 8003e62:	4b4b      	ldr	r3, [pc, #300]	@ (8003f90 <DrawFuelling+0x27c>)
 8003e64:	781b      	ldrb	r3, [r3, #0]
 8003e66:	2b04      	cmp	r3, #4
 8003e68:	d10e      	bne.n	8003e88 <DrawFuelling+0x174>
 8003e6a:	4b4b      	ldr	r3, [pc, #300]	@ (8003f98 <DrawFuelling+0x284>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d00a      	beq.n	8003e88 <DrawFuelling+0x174>
        progress_percent = (unit->amount * 100) / target_amount;
 8003e72:	69fb      	ldr	r3, [r7, #28]
 8003e74:	689b      	ldr	r3, [r3, #8]
 8003e76:	2264      	movs	r2, #100	@ 0x64
 8003e78:	fb03 f202 	mul.w	r2, r3, r2
 8003e7c:	4b46      	ldr	r3, [pc, #280]	@ (8003f98 <DrawFuelling+0x284>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e84:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    }
    if (progress_percent > 100) progress_percent = 100;
 8003e88:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003e8c:	2b64      	cmp	r3, #100	@ 0x64
 8003e8e:	d902      	bls.n	8003e96 <DrawFuelling+0x182>
 8003e90:	2364      	movs	r3, #100	@ 0x64
 8003e92:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    
    for (int x = 0; x < 128; x++) {
 8003e96:	2300      	movs	r3, #0
 8003e98:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e9a:	e010      	b.n	8003ebe <DrawFuelling+0x1aa>
        SSD1309_DrawPixel(&oled, x, 56, SSD1309_COLOR_WHITE);
 8003e9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e9e:	b299      	uxth	r1, r3
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	2238      	movs	r2, #56	@ 0x38
 8003ea4:	482c      	ldr	r0, [pc, #176]	@ (8003f58 <DrawFuelling+0x244>)
 8003ea6:	f7ff f804 	bl	8002eb2 <SSD1309_DrawPixel>
        SSD1309_DrawPixel(&oled, x, 63, SSD1309_COLOR_WHITE);
 8003eaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003eac:	b299      	uxth	r1, r3
 8003eae:	2301      	movs	r3, #1
 8003eb0:	223f      	movs	r2, #63	@ 0x3f
 8003eb2:	4829      	ldr	r0, [pc, #164]	@ (8003f58 <DrawFuelling+0x244>)
 8003eb4:	f7fe fffd 	bl	8002eb2 <SSD1309_DrawPixel>
    for (int x = 0; x < 128; x++) {
 8003eb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003eba:	3301      	adds	r3, #1
 8003ebc:	633b      	str	r3, [r7, #48]	@ 0x30
 8003ebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ec0:	2b7f      	cmp	r3, #127	@ 0x7f
 8003ec2:	ddeb      	ble.n	8003e9c <DrawFuelling+0x188>
    }
    for (int y = 56; y <= 63; y++) {
 8003ec4:	2338      	movs	r3, #56	@ 0x38
 8003ec6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003ec8:	e010      	b.n	8003eec <DrawFuelling+0x1d8>
        SSD1309_DrawPixel(&oled, 0, y, SSD1309_COLOR_WHITE);
 8003eca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ecc:	b29a      	uxth	r2, r3
 8003ece:	2301      	movs	r3, #1
 8003ed0:	2100      	movs	r1, #0
 8003ed2:	4821      	ldr	r0, [pc, #132]	@ (8003f58 <DrawFuelling+0x244>)
 8003ed4:	f7fe ffed 	bl	8002eb2 <SSD1309_DrawPixel>
        SSD1309_DrawPixel(&oled, 127, y, SSD1309_COLOR_WHITE);
 8003ed8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003eda:	b29a      	uxth	r2, r3
 8003edc:	2301      	movs	r3, #1
 8003ede:	217f      	movs	r1, #127	@ 0x7f
 8003ee0:	481d      	ldr	r0, [pc, #116]	@ (8003f58 <DrawFuelling+0x244>)
 8003ee2:	f7fe ffe6 	bl	8002eb2 <SSD1309_DrawPixel>
    for (int y = 56; y <= 63; y++) {
 8003ee6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ee8:	3301      	adds	r3, #1
 8003eea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003eec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003eee:	2b3f      	cmp	r3, #63	@ 0x3f
 8003ef0:	ddeb      	ble.n	8003eca <DrawFuelling+0x1b6>
    }
    
    uint8_t fill_width = (progress_percent * 125) / 100;
 8003ef2:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8003ef6:	4613      	mov	r3, r2
 8003ef8:	015b      	lsls	r3, r3, #5
 8003efa:	1a9b      	subs	r3, r3, r2
 8003efc:	009b      	lsls	r3, r3, #2
 8003efe:	4413      	add	r3, r2
 8003f00:	4a20      	ldr	r2, [pc, #128]	@ (8003f84 <DrawFuelling+0x270>)
 8003f02:	fb82 1203 	smull	r1, r2, r2, r3
 8003f06:	1152      	asrs	r2, r2, #5
 8003f08:	17db      	asrs	r3, r3, #31
 8003f0a:	1ad3      	subs	r3, r2, r3
 8003f0c:	76fb      	strb	r3, [r7, #27]
    for (int x = 1; x <= fill_width && x < 127; x++) {
 8003f0e:	2301      	movs	r3, #1
 8003f10:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003f12:	e013      	b.n	8003f3c <DrawFuelling+0x228>
        for (int y = 57; y <= 62; y++) {
 8003f14:	2339      	movs	r3, #57	@ 0x39
 8003f16:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f18:	e00a      	b.n	8003f30 <DrawFuelling+0x21c>
            SSD1309_DrawPixel(&oled, x, y, SSD1309_COLOR_WHITE);
 8003f1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f1c:	b299      	uxth	r1, r3
 8003f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f20:	b29a      	uxth	r2, r3
 8003f22:	2301      	movs	r3, #1
 8003f24:	480c      	ldr	r0, [pc, #48]	@ (8003f58 <DrawFuelling+0x244>)
 8003f26:	f7fe ffc4 	bl	8002eb2 <SSD1309_DrawPixel>
        for (int y = 57; y <= 62; y++) {
 8003f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f2c:	3301      	adds	r3, #1
 8003f2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f32:	2b3e      	cmp	r3, #62	@ 0x3e
 8003f34:	ddf1      	ble.n	8003f1a <DrawFuelling+0x206>
    for (int x = 1; x <= fill_width && x < 127; x++) {
 8003f36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f38:	3301      	adds	r3, #1
 8003f3a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003f3c:	7efb      	ldrb	r3, [r7, #27]
 8003f3e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003f40:	429a      	cmp	r2, r3
 8003f42:	dc02      	bgt.n	8003f4a <DrawFuelling+0x236>
 8003f44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f46:	2b7e      	cmp	r3, #126	@ 0x7e
 8003f48:	dde4      	ble.n	8003f14 <DrawFuelling+0x200>
        }
    }
    
    SSD1309_UpdateAsync(&oled);
 8003f4a:	4803      	ldr	r0, [pc, #12]	@ (8003f58 <DrawFuelling+0x244>)
 8003f4c:	f7fe ff7e 	bl	8002e4c <SSD1309_UpdateAsync>
}
 8003f50:	bf00      	nop
 8003f52:	3740      	adds	r7, #64	@ 0x40
 8003f54:	46bd      	mov	sp, r7
 8003f56:	bd80      	pop	{r7, pc}
 8003f58:	240003e0 	.word	0x240003e0
 8003f5c:	080168b0 	.word	0x080168b0
 8003f60:	080168b8 	.word	0x080168b8
 8003f64:	080168c0 	.word	0x080168c0
 8003f68:	080168c8 	.word	0x080168c8
 8003f6c:	080168d0 	.word	0x080168d0
 8003f70:	080168d8 	.word	0x080168d8
 8003f74:	080168e0 	.word	0x080168e0
 8003f78:	080168e8 	.word	0x080168e8
 8003f7c:	080168ec 	.word	0x080168ec
 8003f80:	080168f4 	.word	0x080168f4
 8003f84:	51eb851f 	.word	0x51eb851f
 8003f88:	080168fc 	.word	0x080168fc
 8003f8c:	08016908 	.word	0x08016908
 8003f90:	24000040 	.word	0x24000040
 8003f94:	2400121c 	.word	0x2400121c
 8003f98:	24001220 	.word	0x24001220

08003f9c <DrawTransactionResult>:

static void DrawTransactionResult(void) {
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b08a      	sub	sp, #40	@ 0x28
 8003fa0:	af02      	add	r7, sp, #8
    char buf[20];
    SSD1309_Clear(&oled);
 8003fa2:	4837      	ldr	r0, [pc, #220]	@ (8004080 <DrawTransactionResult+0xe4>)
 8003fa4:	f7fe ff71 	bl	8002e8a <SSD1309_Clear>
    
    uint8_t active_unit = Dispenser_GetActiveUnit();
 8003fa8:	f7fd fc0c 	bl	80017c4 <Dispenser_GetActiveUnit>
 8003fac:	4603      	mov	r3, r0
 8003fae:	76fb      	strb	r3, [r7, #27]
    DispenserUnit_t* unit = Dispenser_GetUnit(active_unit);
 8003fb0:	7efb      	ldrb	r3, [r7, #27]
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	f7fd fc12 	bl	80017dc <Dispenser_GetUnit>
 8003fb8:	6178      	str	r0, [r7, #20]
    
    sprintf(buf, "TRANS END U%d", active_unit + 1);
 8003fba:	7efb      	ldrb	r3, [r7, #27]
 8003fbc:	1c5a      	adds	r2, r3, #1
 8003fbe:	463b      	mov	r3, r7
 8003fc0:	4930      	ldr	r1, [pc, #192]	@ (8004084 <DrawTransactionResult+0xe8>)
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	f011 fb26 	bl	8015614 <siprintf>
    SSD1309_DrawString8x8(&oled, 0, 0, buf, SSD1309_COLOR_WHITE);
 8003fc8:	463b      	mov	r3, r7
 8003fca:	2201      	movs	r2, #1
 8003fcc:	9200      	str	r2, [sp, #0]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	2100      	movs	r1, #0
 8003fd2:	482b      	ldr	r0, [pc, #172]	@ (8004080 <DrawTransactionResult+0xe4>)
 8003fd4:	f7ff f812 	bl	8002ffc <SSD1309_DrawString8x8>
    for (int x = 0; x < 128; x++) {
 8003fd8:	2300      	movs	r3, #0
 8003fda:	61fb      	str	r3, [r7, #28]
 8003fdc:	e009      	b.n	8003ff2 <DrawTransactionResult+0x56>
        SSD1309_DrawPixel(&oled, x, 9, SSD1309_COLOR_WHITE);
 8003fde:	69fb      	ldr	r3, [r7, #28]
 8003fe0:	b299      	uxth	r1, r3
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	2209      	movs	r2, #9
 8003fe6:	4826      	ldr	r0, [pc, #152]	@ (8004080 <DrawTransactionResult+0xe4>)
 8003fe8:	f7fe ff63 	bl	8002eb2 <SSD1309_DrawPixel>
    for (int x = 0; x < 128; x++) {
 8003fec:	69fb      	ldr	r3, [r7, #28]
 8003fee:	3301      	adds	r3, #1
 8003ff0:	61fb      	str	r3, [r7, #28]
 8003ff2:	69fb      	ldr	r3, [r7, #28]
 8003ff4:	2b7f      	cmp	r3, #127	@ 0x7f
 8003ff6:	ddf2      	ble.n	8003fde <DrawTransactionResult+0x42>
    }
    
    sprintf(buf, "L:%u.%02u", 
        (unsigned int)(unit->volume_cl / 100), 
 8003ff8:	697b      	ldr	r3, [r7, #20]
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	4a22      	ldr	r2, [pc, #136]	@ (8004088 <DrawTransactionResult+0xec>)
 8003ffe:	fba2 2303 	umull	r2, r3, r2, r3
 8004002:	0959      	lsrs	r1, r3, #5
        (unsigned int)(unit->volume_cl % 100));
 8004004:	697b      	ldr	r3, [r7, #20]
 8004006:	685a      	ldr	r2, [r3, #4]
 8004008:	4b1f      	ldr	r3, [pc, #124]	@ (8004088 <DrawTransactionResult+0xec>)
 800400a:	fba3 0302 	umull	r0, r3, r3, r2
 800400e:	095b      	lsrs	r3, r3, #5
 8004010:	2064      	movs	r0, #100	@ 0x64
 8004012:	fb00 f303 	mul.w	r3, r0, r3
 8004016:	1ad3      	subs	r3, r2, r3
    sprintf(buf, "L:%u.%02u", 
 8004018:	4638      	mov	r0, r7
 800401a:	460a      	mov	r2, r1
 800401c:	491b      	ldr	r1, [pc, #108]	@ (800408c <DrawTransactionResult+0xf0>)
 800401e:	f011 faf9 	bl	8015614 <siprintf>
    SSD1309_DrawString8x8(&oled, 0, 16, buf, SSD1309_COLOR_WHITE);
 8004022:	463b      	mov	r3, r7
 8004024:	2201      	movs	r2, #1
 8004026:	9200      	str	r2, [sp, #0]
 8004028:	2210      	movs	r2, #16
 800402a:	2100      	movs	r1, #0
 800402c:	4814      	ldr	r0, [pc, #80]	@ (8004080 <DrawTransactionResult+0xe4>)
 800402e:	f7fe ffe5 	bl	8002ffc <SSD1309_DrawString8x8>
    
    sprintf(buf, "A:%u", (unsigned int)unit->amount);
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	689a      	ldr	r2, [r3, #8]
 8004036:	463b      	mov	r3, r7
 8004038:	4915      	ldr	r1, [pc, #84]	@ (8004090 <DrawTransactionResult+0xf4>)
 800403a:	4618      	mov	r0, r3
 800403c:	f011 faea 	bl	8015614 <siprintf>
    SSD1309_DrawString8x8(&oled, 0, 32, buf, SSD1309_COLOR_WHITE);
 8004040:	463b      	mov	r3, r7
 8004042:	2201      	movs	r2, #1
 8004044:	9200      	str	r2, [sp, #0]
 8004046:	2220      	movs	r2, #32
 8004048:	2100      	movs	r1, #0
 800404a:	480d      	ldr	r0, [pc, #52]	@ (8004080 <DrawTransactionResult+0xe4>)
 800404c:	f7fe ffd6 	bl	8002ffc <SSD1309_DrawString8x8>
    
    SSD1309_DrawString8x8(&oled, 0, 48, "ESC:Repeat", SSD1309_COLOR_WHITE);
 8004050:	2301      	movs	r3, #1
 8004052:	9300      	str	r3, [sp, #0]
 8004054:	4b0f      	ldr	r3, [pc, #60]	@ (8004094 <DrawTransactionResult+0xf8>)
 8004056:	2230      	movs	r2, #48	@ 0x30
 8004058:	2100      	movs	r1, #0
 800405a:	4809      	ldr	r0, [pc, #36]	@ (8004080 <DrawTransactionResult+0xe4>)
 800405c:	f7fe ffce 	bl	8002ffc <SSD1309_DrawString8x8>
    SSD1309_DrawString8x8(&oled, 0, 56, "RES:Menu", SSD1309_COLOR_WHITE);
 8004060:	2301      	movs	r3, #1
 8004062:	9300      	str	r3, [sp, #0]
 8004064:	4b0c      	ldr	r3, [pc, #48]	@ (8004098 <DrawTransactionResult+0xfc>)
 8004066:	2238      	movs	r2, #56	@ 0x38
 8004068:	2100      	movs	r1, #0
 800406a:	4805      	ldr	r0, [pc, #20]	@ (8004080 <DrawTransactionResult+0xe4>)
 800406c:	f7fe ffc6 	bl	8002ffc <SSD1309_DrawString8x8>
    SSD1309_UpdateAsync(&oled);
 8004070:	4803      	ldr	r0, [pc, #12]	@ (8004080 <DrawTransactionResult+0xe4>)
 8004072:	f7fe feeb 	bl	8002e4c <SSD1309_UpdateAsync>
}
 8004076:	bf00      	nop
 8004078:	3720      	adds	r7, #32
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}
 800407e:	bf00      	nop
 8004080:	240003e0 	.word	0x240003e0
 8004084:	08016910 	.word	0x08016910
 8004088:	51eb851f 	.word	0x51eb851f
 800408c:	080168fc 	.word	0x080168fc
 8004090:	08016908 	.word	0x08016908
 8004094:	08016920 	.word	0x08016920
 8004098:	0801692c 	.word	0x0801692c

0800409c <ShowErrorMessage>:

// Функция для отображения сообщения об ошибке
void ShowErrorMessage(const char* msg) {
 800409c:	b580      	push	{r7, lr}
 800409e:	b082      	sub	sp, #8
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
    strncpy(error_message, msg, sizeof(error_message) - 1);
 80040a4:	221f      	movs	r2, #31
 80040a6:	6879      	ldr	r1, [r7, #4]
 80040a8:	4808      	ldr	r0, [pc, #32]	@ (80040cc <ShowErrorMessage+0x30>)
 80040aa:	f011 fb26 	bl	80156fa <strncpy>
    error_message[sizeof(error_message) - 1] = '\0';  // Гарантируем null-терминатор
 80040ae:	4b07      	ldr	r3, [pc, #28]	@ (80040cc <ShowErrorMessage+0x30>)
 80040b0:	2200      	movs	r2, #0
 80040b2:	77da      	strb	r2, [r3, #31]
    error_display_start = HAL_GetTick();
 80040b4:	f000 ff5e 	bl	8004f74 <HAL_GetTick>
 80040b8:	4603      	mov	r3, r0
 80040ba:	4a05      	ldr	r2, [pc, #20]	@ (80040d0 <ShowErrorMessage+0x34>)
 80040bc:	6013      	str	r3, [r2, #0]
    ui_state = UI_STATE_ERROR_MESSAGE;
 80040be:	4b05      	ldr	r3, [pc, #20]	@ (80040d4 <ShowErrorMessage+0x38>)
 80040c0:	2207      	movs	r2, #7
 80040c2:	701a      	strb	r2, [r3, #0]
}
 80040c4:	bf00      	nop
 80040c6:	3708      	adds	r7, #8
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}
 80040cc:	2400122c 	.word	0x2400122c
 80040d0:	2400124c 	.word	0x2400124c
 80040d4:	24001200 	.word	0x24001200

080040d8 <DrawErrorMessage>:

static void DrawErrorMessage(void) {
 80040d8:	b580      	push	{r7, lr}
 80040da:	b082      	sub	sp, #8
 80040dc:	af02      	add	r7, sp, #8
    SSD1309_Clear(&oled);
 80040de:	4810      	ldr	r0, [pc, #64]	@ (8004120 <DrawErrorMessage+0x48>)
 80040e0:	f7fe fed3 	bl	8002e8a <SSD1309_Clear>
    SSD1309_DrawString8x8(&oled, 0, 8, "ERROR", SSD1309_COLOR_WHITE);
 80040e4:	2301      	movs	r3, #1
 80040e6:	9300      	str	r3, [sp, #0]
 80040e8:	4b0e      	ldr	r3, [pc, #56]	@ (8004124 <DrawErrorMessage+0x4c>)
 80040ea:	2208      	movs	r2, #8
 80040ec:	2100      	movs	r1, #0
 80040ee:	480c      	ldr	r0, [pc, #48]	@ (8004120 <DrawErrorMessage+0x48>)
 80040f0:	f7fe ff84 	bl	8002ffc <SSD1309_DrawString8x8>
    SSD1309_DrawString8x8(&oled, 0, 32, error_message, SSD1309_COLOR_WHITE);
 80040f4:	2301      	movs	r3, #1
 80040f6:	9300      	str	r3, [sp, #0]
 80040f8:	4b0b      	ldr	r3, [pc, #44]	@ (8004128 <DrawErrorMessage+0x50>)
 80040fa:	2220      	movs	r2, #32
 80040fc:	2100      	movs	r1, #0
 80040fe:	4808      	ldr	r0, [pc, #32]	@ (8004120 <DrawErrorMessage+0x48>)
 8004100:	f7fe ff7c 	bl	8002ffc <SSD1309_DrawString8x8>
    SSD1309_DrawString8x8(&oled, 0, 56, "Press any key...", SSD1309_COLOR_WHITE);
 8004104:	2301      	movs	r3, #1
 8004106:	9300      	str	r3, [sp, #0]
 8004108:	4b08      	ldr	r3, [pc, #32]	@ (800412c <DrawErrorMessage+0x54>)
 800410a:	2238      	movs	r2, #56	@ 0x38
 800410c:	2100      	movs	r1, #0
 800410e:	4804      	ldr	r0, [pc, #16]	@ (8004120 <DrawErrorMessage+0x48>)
 8004110:	f7fe ff74 	bl	8002ffc <SSD1309_DrawString8x8>
    SSD1309_UpdateAsync(&oled);
 8004114:	4802      	ldr	r0, [pc, #8]	@ (8004120 <DrawErrorMessage+0x48>)
 8004116:	f7fe fe99 	bl	8002e4c <SSD1309_UpdateAsync>
}
 800411a:	bf00      	nop
 800411c:	46bd      	mov	sp, r7
 800411e:	bd80      	pop	{r7, pc}
 8004120:	240003e0 	.word	0x240003e0
 8004124:	08016938 	.word	0x08016938
 8004128:	2400122c 	.word	0x2400122c
 800412c:	08016940 	.word	0x08016940

08004130 <UI_ProcessInput>:

void UI_ProcessInput(void) {
 8004130:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004132:	b09d      	sub	sp, #116	@ 0x74
 8004134:	af04      	add	r7, sp, #16
    char key = Keyboard_GetKey();
 8004136:	f7fd ffeb 	bl	8002110 <Keyboard_GetKey>
 800413a:	4603      	mov	r3, r0
 800413c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    if (key != 0) {
 8004140:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8004144:	2b00      	cmp	r3, #0
 8004146:	d005      	beq.n	8004154 <UI_ProcessInput+0x24>
        UsbLog_Printf("Key: %c\r\n", key);
 8004148:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800414c:	4619      	mov	r1, r3
 800414e:	48a6      	ldr	r0, [pc, #664]	@ (80043e8 <UI_ProcessInput+0x2b8>)
 8004150:	f7fe f85e 	bl	8002210 <UsbLog_Printf>
    }
    
    switch (ui_state) {
 8004154:	4ba5      	ldr	r3, [pc, #660]	@ (80043ec <UI_ProcessInput+0x2bc>)
 8004156:	781b      	ldrb	r3, [r3, #0]
 8004158:	2b07      	cmp	r3, #7
 800415a:	f200 83b9 	bhi.w	80048d0 <UI_ProcessInput+0x7a0>
 800415e:	a201      	add	r2, pc, #4	@ (adr r2, 8004164 <UI_ProcessInput+0x34>)
 8004160:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004164:	08004185 	.word	0x08004185
 8004168:	08004243 	.word	0x08004243
 800416c:	08004255 	.word	0x08004255
 8004170:	0800435b 	.word	0x0800435b
 8004174:	0800457f 	.word	0x0800457f
 8004178:	08004719 	.word	0x08004719
 800417c:	08004837 	.word	0x08004837
 8004180:	080048a3 	.word	0x080048a3
        case UI_STATE_MAIN:
            if (key == 'A') {
 8004184:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8004188:	2b41      	cmp	r3, #65	@ 0x41
 800418a:	d10d      	bne.n	80041a8 <UI_ProcessInput+0x78>
                uint8_t active_unit = Dispenser_GetActiveUnit();
 800418c:	f7fd fb1a 	bl	80017c4 <Dispenser_GetActiveUnit>
 8004190:	4603      	mov	r3, r0
 8004192:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                Dispenser_RequestTotalizer(active_unit);
 8004196:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800419a:	4618      	mov	r0, r3
 800419c:	f7fd fad2 	bl	8001744 <Dispenser_RequestTotalizer>
                ui_state = UI_STATE_TOTALIZER;
 80041a0:	4b92      	ldr	r3, [pc, #584]	@ (80043ec <UI_ProcessInput+0x2bc>)
 80041a2:	2201      	movs	r2, #1
 80041a4:	701a      	strb	r2, [r3, #0]
            } else if (key == 'H') {
                // Выбор ведомого 2 (1-indexed)
                Dispenser_SwitchActiveUnit(1);
                UsbLog_Printf("Selected UNIT2\r\n");
            }
            break;
 80041a6:	e384      	b.n	80048b2 <UI_ProcessInput+0x782>
            } else if (key == 'B') {
 80041a8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80041ac:	2b42      	cmp	r3, #66	@ 0x42
 80041ae:	d10e      	bne.n	80041ce <UI_ProcessInput+0x9e>
                ui_state = UI_STATE_INPUT_VOLUME;
 80041b0:	4b8e      	ldr	r3, [pc, #568]	@ (80043ec <UI_ProcessInput+0x2bc>)
 80041b2:	2203      	movs	r2, #3
 80041b4:	701a      	strb	r2, [r3, #0]
                prev_transaction_mode = UI_STATE_INPUT_VOLUME;
 80041b6:	4b8e      	ldr	r3, [pc, #568]	@ (80043f0 <UI_ProcessInput+0x2c0>)
 80041b8:	2203      	movs	r2, #3
 80041ba:	701a      	strb	r2, [r3, #0]
                input_pos = 0;
 80041bc:	4b8d      	ldr	r3, [pc, #564]	@ (80043f4 <UI_ProcessInput+0x2c4>)
 80041be:	2200      	movs	r2, #0
 80041c0:	701a      	strb	r2, [r3, #0]
                memset(input_buf, 0, sizeof(input_buf));
 80041c2:	220b      	movs	r2, #11
 80041c4:	2100      	movs	r1, #0
 80041c6:	488c      	ldr	r0, [pc, #560]	@ (80043f8 <UI_ProcessInput+0x2c8>)
 80041c8:	f011 fa82 	bl	80156d0 <memset>
            break;
 80041cc:	e371      	b.n	80048b2 <UI_ProcessInput+0x782>
            } else if (key == 'C') {
 80041ce:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80041d2:	2b43      	cmp	r3, #67	@ 0x43
 80041d4:	d10e      	bne.n	80041f4 <UI_ProcessInput+0xc4>
                ui_state = UI_STATE_INPUT_AMOUNT;
 80041d6:	4b85      	ldr	r3, [pc, #532]	@ (80043ec <UI_ProcessInput+0x2bc>)
 80041d8:	2204      	movs	r2, #4
 80041da:	701a      	strb	r2, [r3, #0]
                prev_transaction_mode = UI_STATE_INPUT_AMOUNT;
 80041dc:	4b84      	ldr	r3, [pc, #528]	@ (80043f0 <UI_ProcessInput+0x2c0>)
 80041de:	2204      	movs	r2, #4
 80041e0:	701a      	strb	r2, [r3, #0]
                input_pos = 0;
 80041e2:	4b84      	ldr	r3, [pc, #528]	@ (80043f4 <UI_ProcessInput+0x2c4>)
 80041e4:	2200      	movs	r2, #0
 80041e6:	701a      	strb	r2, [r3, #0]
                memset(input_buf, 0, sizeof(input_buf));
 80041e8:	220b      	movs	r2, #11
 80041ea:	2100      	movs	r1, #0
 80041ec:	4882      	ldr	r0, [pc, #520]	@ (80043f8 <UI_ProcessInput+0x2c8>)
 80041ee:	f011 fa6f 	bl	80156d0 <memset>
            break;
 80041f2:	e35e      	b.n	80048b2 <UI_ProcessInput+0x782>
            } else if (key == 'G') {
 80041f4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80041f8:	2b47      	cmp	r3, #71	@ 0x47
 80041fa:	d10b      	bne.n	8004214 <UI_ProcessInput+0xe4>
                ui_state = UI_STATE_SET_PRICE;
 80041fc:	4b7b      	ldr	r3, [pc, #492]	@ (80043ec <UI_ProcessInput+0x2bc>)
 80041fe:	2202      	movs	r2, #2
 8004200:	701a      	strb	r2, [r3, #0]
                input_pos = 0;
 8004202:	4b7c      	ldr	r3, [pc, #496]	@ (80043f4 <UI_ProcessInput+0x2c4>)
 8004204:	2200      	movs	r2, #0
 8004206:	701a      	strb	r2, [r3, #0]
                memset(input_buf, 0, sizeof(input_buf));
 8004208:	220b      	movs	r2, #11
 800420a:	2100      	movs	r1, #0
 800420c:	487a      	ldr	r0, [pc, #488]	@ (80043f8 <UI_ProcessInput+0x2c8>)
 800420e:	f011 fa5f 	bl	80156d0 <memset>
            break;
 8004212:	e34e      	b.n	80048b2 <UI_ProcessInput+0x782>
            } else if (key == 'D') {
 8004214:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8004218:	2b44      	cmp	r3, #68	@ 0x44
 800421a:	d106      	bne.n	800422a <UI_ProcessInput+0xfa>
                Dispenser_SwitchActiveUnit(0);
 800421c:	2000      	movs	r0, #0
 800421e:	f7fd fabd 	bl	800179c <Dispenser_SwitchActiveUnit>
                UsbLog_Printf("Selected UNIT1\r\n");
 8004222:	4876      	ldr	r0, [pc, #472]	@ (80043fc <UI_ProcessInput+0x2cc>)
 8004224:	f7fd fff4 	bl	8002210 <UsbLog_Printf>
            break;
 8004228:	e343      	b.n	80048b2 <UI_ProcessInput+0x782>
            } else if (key == 'H') {
 800422a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800422e:	2b48      	cmp	r3, #72	@ 0x48
 8004230:	f040 833f 	bne.w	80048b2 <UI_ProcessInput+0x782>
                Dispenser_SwitchActiveUnit(1);
 8004234:	2001      	movs	r0, #1
 8004236:	f7fd fab1 	bl	800179c <Dispenser_SwitchActiveUnit>
                UsbLog_Printf("Selected UNIT2\r\n");
 800423a:	4871      	ldr	r0, [pc, #452]	@ (8004400 <UI_ProcessInput+0x2d0>)
 800423c:	f7fd ffe8 	bl	8002210 <UsbLog_Printf>
            break;
 8004240:	e337      	b.n	80048b2 <UI_ProcessInput+0x782>
            
        case UI_STATE_TOTALIZER:
            if (key == 'F') {
 8004242:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8004246:	2b46      	cmp	r3, #70	@ 0x46
 8004248:	f040 8335 	bne.w	80048b6 <UI_ProcessInput+0x786>
                ui_state = UI_STATE_MAIN;
 800424c:	4b67      	ldr	r3, [pc, #412]	@ (80043ec <UI_ProcessInput+0x2bc>)
 800424e:	2200      	movs	r2, #0
 8004250:	701a      	strb	r2, [r3, #0]
            }
            break;
 8004252:	e330      	b.n	80048b6 <UI_ProcessInput+0x786>
            
        case UI_STATE_SET_PRICE:
            if (key >= '0' && key <= '9') {
 8004254:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8004258:	2b2f      	cmp	r3, #47	@ 0x2f
 800425a:	d919      	bls.n	8004290 <UI_ProcessInput+0x160>
 800425c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8004260:	2b39      	cmp	r3, #57	@ 0x39
 8004262:	d815      	bhi.n	8004290 <UI_ProcessInput+0x160>
                if (input_pos < 10) {
 8004264:	4b63      	ldr	r3, [pc, #396]	@ (80043f4 <UI_ProcessInput+0x2c4>)
 8004266:	781b      	ldrb	r3, [r3, #0]
 8004268:	2b09      	cmp	r3, #9
 800426a:	d875      	bhi.n	8004358 <UI_ProcessInput+0x228>
                    input_buf[input_pos++] = key;
 800426c:	4b61      	ldr	r3, [pc, #388]	@ (80043f4 <UI_ProcessInput+0x2c4>)
 800426e:	781b      	ldrb	r3, [r3, #0]
 8004270:	1c5a      	adds	r2, r3, #1
 8004272:	b2d1      	uxtb	r1, r2
 8004274:	4a5f      	ldr	r2, [pc, #380]	@ (80043f4 <UI_ProcessInput+0x2c4>)
 8004276:	7011      	strb	r1, [r2, #0]
 8004278:	4619      	mov	r1, r3
 800427a:	4a5f      	ldr	r2, [pc, #380]	@ (80043f8 <UI_ProcessInput+0x2c8>)
 800427c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8004280:	5453      	strb	r3, [r2, r1]
                    input_buf[input_pos] = '\0';
 8004282:	4b5c      	ldr	r3, [pc, #368]	@ (80043f4 <UI_ProcessInput+0x2c4>)
 8004284:	781b      	ldrb	r3, [r3, #0]
 8004286:	461a      	mov	r2, r3
 8004288:	4b5b      	ldr	r3, [pc, #364]	@ (80043f8 <UI_ProcessInput+0x2c8>)
 800428a:	2100      	movs	r1, #0
 800428c:	5499      	strb	r1, [r3, r2]
                if (input_pos < 10) {
 800428e:	e063      	b.n	8004358 <UI_ProcessInput+0x228>
                }
            } else if (key == 'K') {
 8004290:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8004294:	2b4b      	cmp	r3, #75	@ 0x4b
 8004296:	d149      	bne.n	800432c <UI_ProcessInput+0x1fc>
                uint8_t active_unit = Dispenser_GetActiveUnit();
 8004298:	f7fd fa94 	bl	80017c4 <Dispenser_GetActiveUnit>
 800429c:	4603      	mov	r3, r0
 800429e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                uint32_t new_price = atol(input_buf);
 80042a2:	4855      	ldr	r0, [pc, #340]	@ (80043f8 <UI_ProcessInput+0x2c8>)
 80042a4:	f011 f8f4 	bl	8015490 <atol>
 80042a8:	4603      	mov	r3, r0
 80042aa:	62bb      	str	r3, [r7, #40]	@ 0x28
                if (new_price <= 9999) {
 80042ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042ae:	f242 720f 	movw	r2, #9999	@ 0x270f
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d82b      	bhi.n	800430e <UI_ProcessInput+0x1de>
                    global_prices[active_unit] = new_price;
 80042b6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80042ba:	4952      	ldr	r1, [pc, #328]	@ (8004404 <UI_ProcessInput+0x2d4>)
 80042bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80042be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    if (active_unit == 0) {
 80042c2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d108      	bne.n	80042dc <UI_ProcessInput+0x1ac>
                        EEPROM_SavePrice(global_prices[active_unit]);
 80042ca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80042ce:	4a4d      	ldr	r2, [pc, #308]	@ (8004404 <UI_ProcessInput+0x2d4>)
 80042d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042d4:	4618      	mov	r0, r3
 80042d6:	f7fd fbef 	bl	8001ab8 <EEPROM_SavePrice>
 80042da:	e008      	b.n	80042ee <UI_ProcessInput+0x1be>
                    } else {
                        EEPROM_SavePriceToAddr(0x0004, global_prices[active_unit]);
 80042dc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80042e0:	4a48      	ldr	r2, [pc, #288]	@ (8004404 <UI_ProcessInput+0x2d4>)
 80042e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042e6:	4619      	mov	r1, r3
 80042e8:	2004      	movs	r0, #4
 80042ea:	f7fd fc20 	bl	8001b2e <EEPROM_SavePriceToAddr>
                    }
                    UsbLog_Printf("Price for UNIT%d set to: %lu\r\n", active_unit + 1, (unsigned long)global_prices[active_unit]);
 80042ee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80042f2:	1c59      	adds	r1, r3, #1
 80042f4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80042f8:	4a42      	ldr	r2, [pc, #264]	@ (8004404 <UI_ProcessInput+0x2d4>)
 80042fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042fe:	461a      	mov	r2, r3
 8004300:	4841      	ldr	r0, [pc, #260]	@ (8004408 <UI_ProcessInput+0x2d8>)
 8004302:	f7fd ff85 	bl	8002210 <UsbLog_Printf>
                    ui_state = UI_STATE_MAIN;
 8004306:	4b39      	ldr	r3, [pc, #228]	@ (80043ec <UI_ProcessInput+0x2bc>)
 8004308:	2200      	movs	r2, #0
 800430a:	701a      	strb	r2, [r3, #0]
                input_pos = 0;
                memset(input_buf, 0, sizeof(input_buf));
            } else if (key == 'F') {
                ui_state = UI_STATE_MAIN;
            }
            break;
 800430c:	e2d5      	b.n	80048ba <UI_ProcessInput+0x78a>
                    UsbLog_Printf("ERROR: Price must be 0-9999, got: %lu\r\n", (unsigned long)new_price);
 800430e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004310:	483e      	ldr	r0, [pc, #248]	@ (800440c <UI_ProcessInput+0x2dc>)
 8004312:	f7fd ff7d 	bl	8002210 <UsbLog_Printf>
                    snprintf(error_msg, sizeof(error_msg), "Price 0-9999");
 8004316:	1d3b      	adds	r3, r7, #4
 8004318:	4a3d      	ldr	r2, [pc, #244]	@ (8004410 <UI_ProcessInput+0x2e0>)
 800431a:	2120      	movs	r1, #32
 800431c:	4618      	mov	r0, r3
 800431e:	f011 f943 	bl	80155a8 <sniprintf>
                    ShowErrorMessage(error_msg);
 8004322:	1d3b      	adds	r3, r7, #4
 8004324:	4618      	mov	r0, r3
 8004326:	f7ff feb9 	bl	800409c <ShowErrorMessage>
            break;
 800432a:	e2c6      	b.n	80048ba <UI_ProcessInput+0x78a>
            } else if (key == 'E') {
 800432c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8004330:	2b45      	cmp	r3, #69	@ 0x45
 8004332:	d108      	bne.n	8004346 <UI_ProcessInput+0x216>
                input_pos = 0;
 8004334:	4b2f      	ldr	r3, [pc, #188]	@ (80043f4 <UI_ProcessInput+0x2c4>)
 8004336:	2200      	movs	r2, #0
 8004338:	701a      	strb	r2, [r3, #0]
                memset(input_buf, 0, sizeof(input_buf));
 800433a:	220b      	movs	r2, #11
 800433c:	2100      	movs	r1, #0
 800433e:	482e      	ldr	r0, [pc, #184]	@ (80043f8 <UI_ProcessInput+0x2c8>)
 8004340:	f011 f9c6 	bl	80156d0 <memset>
            break;
 8004344:	e2b9      	b.n	80048ba <UI_ProcessInput+0x78a>
            } else if (key == 'F') {
 8004346:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800434a:	2b46      	cmp	r3, #70	@ 0x46
 800434c:	f040 82b5 	bne.w	80048ba <UI_ProcessInput+0x78a>
                ui_state = UI_STATE_MAIN;
 8004350:	4b26      	ldr	r3, [pc, #152]	@ (80043ec <UI_ProcessInput+0x2bc>)
 8004352:	2200      	movs	r2, #0
 8004354:	701a      	strb	r2, [r3, #0]
            break;
 8004356:	e2b0      	b.n	80048ba <UI_ProcessInput+0x78a>
 8004358:	e2af      	b.n	80048ba <UI_ProcessInput+0x78a>
            
        case UI_STATE_INPUT_VOLUME:
            if (key >= '0' && key <= '9') {
 800435a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800435e:	2b2f      	cmp	r3, #47	@ 0x2f
 8004360:	d91a      	bls.n	8004398 <UI_ProcessInput+0x268>
 8004362:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8004366:	2b39      	cmp	r3, #57	@ 0x39
 8004368:	d816      	bhi.n	8004398 <UI_ProcessInput+0x268>
                if (input_pos < INPUT_BUF_MAX_CHARS) {
 800436a:	4b22      	ldr	r3, [pc, #136]	@ (80043f4 <UI_ProcessInput+0x2c4>)
 800436c:	781b      	ldrb	r3, [r3, #0]
 800436e:	2b09      	cmp	r3, #9
 8004370:	f200 8104 	bhi.w	800457c <UI_ProcessInput+0x44c>
                    input_buf[input_pos++] = key;
 8004374:	4b1f      	ldr	r3, [pc, #124]	@ (80043f4 <UI_ProcessInput+0x2c4>)
 8004376:	781b      	ldrb	r3, [r3, #0]
 8004378:	1c5a      	adds	r2, r3, #1
 800437a:	b2d1      	uxtb	r1, r2
 800437c:	4a1d      	ldr	r2, [pc, #116]	@ (80043f4 <UI_ProcessInput+0x2c4>)
 800437e:	7011      	strb	r1, [r2, #0]
 8004380:	4619      	mov	r1, r3
 8004382:	4a1d      	ldr	r2, [pc, #116]	@ (80043f8 <UI_ProcessInput+0x2c8>)
 8004384:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8004388:	5453      	strb	r3, [r2, r1]
                    input_buf[input_pos] = '\0';
 800438a:	4b1a      	ldr	r3, [pc, #104]	@ (80043f4 <UI_ProcessInput+0x2c4>)
 800438c:	781b      	ldrb	r3, [r3, #0]
 800438e:	461a      	mov	r2, r3
 8004390:	4b19      	ldr	r3, [pc, #100]	@ (80043f8 <UI_ProcessInput+0x2c8>)
 8004392:	2100      	movs	r1, #0
 8004394:	5499      	strb	r1, [r3, r2]
                if (input_pos < INPUT_BUF_MAX_CHARS) {
 8004396:	e0f1      	b.n	800457c <UI_ProcessInput+0x44c>
                }
            }
            // ✅ НОВОЕ: Обработка точки
            else if (key == '.') {
 8004398:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800439c:	2b2e      	cmp	r3, #46	@ 0x2e
 800439e:	d139      	bne.n	8004414 <UI_ProcessInput+0x2e4>
                if (strchr(input_buf, '.') == NULL && input_pos > 0 && input_pos < INPUT_BUF_MAX_CHARS) {
 80043a0:	212e      	movs	r1, #46	@ 0x2e
 80043a2:	4815      	ldr	r0, [pc, #84]	@ (80043f8 <UI_ProcessInput+0x2c8>)
 80043a4:	f011 f99c 	bl	80156e0 <strchr>
 80043a8:	4603      	mov	r3, r0
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	f040 8287 	bne.w	80048be <UI_ProcessInput+0x78e>
 80043b0:	4b10      	ldr	r3, [pc, #64]	@ (80043f4 <UI_ProcessInput+0x2c4>)
 80043b2:	781b      	ldrb	r3, [r3, #0]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	f000 8282 	beq.w	80048be <UI_ProcessInput+0x78e>
 80043ba:	4b0e      	ldr	r3, [pc, #56]	@ (80043f4 <UI_ProcessInput+0x2c4>)
 80043bc:	781b      	ldrb	r3, [r3, #0]
 80043be:	2b09      	cmp	r3, #9
 80043c0:	f200 827d 	bhi.w	80048be <UI_ProcessInput+0x78e>
                    input_buf[input_pos++] = '.';
 80043c4:	4b0b      	ldr	r3, [pc, #44]	@ (80043f4 <UI_ProcessInput+0x2c4>)
 80043c6:	781b      	ldrb	r3, [r3, #0]
 80043c8:	1c5a      	adds	r2, r3, #1
 80043ca:	b2d1      	uxtb	r1, r2
 80043cc:	4a09      	ldr	r2, [pc, #36]	@ (80043f4 <UI_ProcessInput+0x2c4>)
 80043ce:	7011      	strb	r1, [r2, #0]
 80043d0:	461a      	mov	r2, r3
 80043d2:	4b09      	ldr	r3, [pc, #36]	@ (80043f8 <UI_ProcessInput+0x2c8>)
 80043d4:	212e      	movs	r1, #46	@ 0x2e
 80043d6:	5499      	strb	r1, [r3, r2]
                    input_buf[input_pos] = '\0';
 80043d8:	4b06      	ldr	r3, [pc, #24]	@ (80043f4 <UI_ProcessInput+0x2c4>)
 80043da:	781b      	ldrb	r3, [r3, #0]
 80043dc:	461a      	mov	r2, r3
 80043de:	4b06      	ldr	r3, [pc, #24]	@ (80043f8 <UI_ProcessInput+0x2c8>)
 80043e0:	2100      	movs	r1, #0
 80043e2:	5499      	strb	r1, [r3, r2]
                memset(input_buf, 0, sizeof(input_buf));
            }
            else if (key == 'F') {
                ui_state = UI_STATE_MAIN;
            }
            break;
 80043e4:	e26b      	b.n	80048be <UI_ProcessInput+0x78e>
 80043e6:	bf00      	nop
 80043e8:	08016954 	.word	0x08016954
 80043ec:	24001200 	.word	0x24001200
 80043f0:	24000040 	.word	0x24000040
 80043f4:	24001217 	.word	0x24001217
 80043f8:	2400120c 	.word	0x2400120c
 80043fc:	08016960 	.word	0x08016960
 8004400:	08016974 	.word	0x08016974
 8004404:	24001204 	.word	0x24001204
 8004408:	08016988 	.word	0x08016988
 800440c:	080169a8 	.word	0x080169a8
 8004410:	080169d0 	.word	0x080169d0
            else if (key == 'K') {
 8004414:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8004418:	2b4b      	cmp	r3, #75	@ 0x4b
 800441a:	f040 8099 	bne.w	8004550 <UI_ProcessInput+0x420>
                uint8_t active_unit = Dispenser_GetActiveUnit();
 800441e:	f7fd f9d1 	bl	80017c4 <Dispenser_GetActiveUnit>
 8004422:	4603      	mov	r3, r0
 8004424:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                uint32_t volume_cl = ParseDecimalVolume(input_buf);
 8004428:	48ac      	ldr	r0, [pc, #688]	@ (80046dc <UI_ProcessInput+0x5ac>)
 800442a:	f7ff f933 	bl	8003694 <ParseDecimalVolume>
 800442e:	63b8      	str	r0, [r7, #56]	@ 0x38
                if (volume_cl > 0) {
 8004430:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004432:	2b00      	cmp	r3, #0
 8004434:	f000 8243 	beq.w	80048be <UI_ProcessInput+0x78e>
                    uint32_t max_volume_by_price = (999900 * 100) / global_prices[active_unit];  // 999900 коп / цена в коп
 8004438:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800443c:	4aa8      	ldr	r2, [pc, #672]	@ (80046e0 <UI_ProcessInput+0x5b0>)
 800443e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004442:	4aa8      	ldr	r2, [pc, #672]	@ (80046e4 <UI_ProcessInput+0x5b4>)
 8004444:	fbb2 f3f3 	udiv	r3, r2, r3
 8004448:	637b      	str	r3, [r7, #52]	@ 0x34
                    uint32_t max_volume_limit = (max_volume_by_price < 90000) ? max_volume_by_price : 90000;
 800444a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800444c:	4aa6      	ldr	r2, [pc, #664]	@ (80046e8 <UI_ProcessInput+0x5b8>)
 800444e:	4293      	cmp	r3, r2
 8004450:	bf28      	it	cs
 8004452:	4613      	movcs	r3, r2
 8004454:	633b      	str	r3, [r7, #48]	@ 0x30
                    if (volume_cl <= max_volume_limit) {
 8004456:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004458:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800445a:	429a      	cmp	r2, r3
 800445c:	d822      	bhi.n	80044a4 <UI_ProcessInput+0x374>
                        target_volume_cl = volume_cl;
 800445e:	4aa3      	ldr	r2, [pc, #652]	@ (80046ec <UI_ProcessInput+0x5bc>)
 8004460:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004462:	6013      	str	r3, [r2, #0]
                        target_amount = 0;
 8004464:	4ba2      	ldr	r3, [pc, #648]	@ (80046f0 <UI_ProcessInput+0x5c0>)
 8004466:	2200      	movs	r2, #0
 8004468:	601a      	str	r2, [r3, #0]
                        Dispenser_GetUnit(active_unit)->transaction_closed = 0;
 800446a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800446e:	4618      	mov	r0, r3
 8004470:	f7fd f9b4 	bl	80017dc <Dispenser_GetUnit>
 8004474:	4603      	mov	r3, r0
 8004476:	2200      	movs	r2, #0
 8004478:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
                        fuelling_entry_tick = HAL_GetTick();
 800447c:	f000 fd7a 	bl	8004f74 <HAL_GetTick>
 8004480:	4603      	mov	r3, r0
 8004482:	4a9c      	ldr	r2, [pc, #624]	@ (80046f4 <UI_ProcessInput+0x5c4>)
 8004484:	6013      	str	r3, [r2, #0]
                        Dispenser_StartVolume(active_unit, 1, volume_cl, global_prices[active_unit]);
 8004486:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800448a:	4a95      	ldr	r2, [pc, #596]	@ (80046e0 <UI_ProcessInput+0x5b0>)
 800448c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004490:	f897 003f 	ldrb.w	r0, [r7, #63]	@ 0x3f
 8004494:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004496:	2101      	movs	r1, #1
 8004498:	f7fd f8c0 	bl	800161c <Dispenser_StartVolume>
                        ui_state = UI_STATE_FUELLING;
 800449c:	4b96      	ldr	r3, [pc, #600]	@ (80046f8 <UI_ProcessInput+0x5c8>)
 800449e:	2205      	movs	r2, #5
 80044a0:	701a      	strb	r2, [r3, #0]
            break;
 80044a2:	e20c      	b.n	80048be <UI_ProcessInput+0x78e>
                            (unsigned int)(volume_cl/100), (unsigned int)(volume_cl%100),
 80044a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044a6:	4a95      	ldr	r2, [pc, #596]	@ (80046fc <UI_ProcessInput+0x5cc>)
 80044a8:	fba2 2303 	umull	r2, r3, r2, r3
 80044ac:	095d      	lsrs	r5, r3, #5
 80044ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044b0:	4a92      	ldr	r2, [pc, #584]	@ (80046fc <UI_ProcessInput+0x5cc>)
 80044b2:	fba2 1203 	umull	r1, r2, r2, r3
 80044b6:	0951      	lsrs	r1, r2, #5
 80044b8:	2264      	movs	r2, #100	@ 0x64
 80044ba:	fb01 f202 	mul.w	r2, r1, r2
 80044be:	1a99      	subs	r1, r3, r2
                            (unsigned int)(max_volume_limit/100), (unsigned int)(max_volume_limit%100),
 80044c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044c2:	4a8e      	ldr	r2, [pc, #568]	@ (80046fc <UI_ProcessInput+0x5cc>)
 80044c4:	fba2 2303 	umull	r2, r3, r2, r3
 80044c8:	095e      	lsrs	r6, r3, #5
 80044ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80044cc:	4b8b      	ldr	r3, [pc, #556]	@ (80046fc <UI_ProcessInput+0x5cc>)
 80044ce:	fba3 0302 	umull	r0, r3, r3, r2
 80044d2:	095b      	lsrs	r3, r3, #5
 80044d4:	2064      	movs	r0, #100	@ 0x64
 80044d6:	fb00 f303 	mul.w	r3, r0, r3
 80044da:	1ad3      	subs	r3, r2, r3
                            (unsigned int)(global_prices[active_unit]/100), (unsigned int)(global_prices[active_unit]%100));
 80044dc:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80044e0:	487f      	ldr	r0, [pc, #508]	@ (80046e0 <UI_ProcessInput+0x5b0>)
 80044e2:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 80044e6:	4885      	ldr	r0, [pc, #532]	@ (80046fc <UI_ProcessInput+0x5cc>)
 80044e8:	fba0 0202 	umull	r0, r2, r0, r2
 80044ec:	0954      	lsrs	r4, r2, #5
 80044ee:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80044f2:	487b      	ldr	r0, [pc, #492]	@ (80046e0 <UI_ProcessInput+0x5b0>)
 80044f4:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 80044f8:	4a80      	ldr	r2, [pc, #512]	@ (80046fc <UI_ProcessInput+0x5cc>)
 80044fa:	fba2 c200 	umull	ip, r2, r2, r0
 80044fe:	0952      	lsrs	r2, r2, #5
 8004500:	f04f 0c64 	mov.w	ip, #100	@ 0x64
 8004504:	fb0c f202 	mul.w	r2, ip, r2
 8004508:	1a82      	subs	r2, r0, r2
                        UsbLog_Printf("ERROR: Volume %u.%02u L exceeds max %u.%02u L (price %u.%02u)\r\n", 
 800450a:	9202      	str	r2, [sp, #8]
 800450c:	9401      	str	r4, [sp, #4]
 800450e:	9300      	str	r3, [sp, #0]
 8004510:	4633      	mov	r3, r6
 8004512:	460a      	mov	r2, r1
 8004514:	4629      	mov	r1, r5
 8004516:	487a      	ldr	r0, [pc, #488]	@ (8004700 <UI_ProcessInput+0x5d0>)
 8004518:	f7fd fe7a 	bl	8002210 <UsbLog_Printf>
                            (unsigned int)(max_volume_limit/100), (unsigned int)(max_volume_limit%100));
 800451c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800451e:	4a77      	ldr	r2, [pc, #476]	@ (80046fc <UI_ProcessInput+0x5cc>)
 8004520:	fba2 2303 	umull	r2, r3, r2, r3
 8004524:	0959      	lsrs	r1, r3, #5
 8004526:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004528:	4b74      	ldr	r3, [pc, #464]	@ (80046fc <UI_ProcessInput+0x5cc>)
 800452a:	fba3 0302 	umull	r0, r3, r3, r2
 800452e:	095b      	lsrs	r3, r3, #5
 8004530:	2064      	movs	r0, #100	@ 0x64
 8004532:	fb00 f303 	mul.w	r3, r0, r3
 8004536:	1ad3      	subs	r3, r2, r3
                        snprintf(error_msg, sizeof(error_msg), "Max %u.%02u L", 
 8004538:	1d38      	adds	r0, r7, #4
 800453a:	9300      	str	r3, [sp, #0]
 800453c:	460b      	mov	r3, r1
 800453e:	4a71      	ldr	r2, [pc, #452]	@ (8004704 <UI_ProcessInput+0x5d4>)
 8004540:	2120      	movs	r1, #32
 8004542:	f011 f831 	bl	80155a8 <sniprintf>
                        ShowErrorMessage(error_msg);
 8004546:	1d3b      	adds	r3, r7, #4
 8004548:	4618      	mov	r0, r3
 800454a:	f7ff fda7 	bl	800409c <ShowErrorMessage>
            break;
 800454e:	e1b6      	b.n	80048be <UI_ProcessInput+0x78e>
            else if (key == 'E') {
 8004550:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8004554:	2b45      	cmp	r3, #69	@ 0x45
 8004556:	d108      	bne.n	800456a <UI_ProcessInput+0x43a>
                input_pos = 0;
 8004558:	4b6b      	ldr	r3, [pc, #428]	@ (8004708 <UI_ProcessInput+0x5d8>)
 800455a:	2200      	movs	r2, #0
 800455c:	701a      	strb	r2, [r3, #0]
                memset(input_buf, 0, sizeof(input_buf));
 800455e:	220b      	movs	r2, #11
 8004560:	2100      	movs	r1, #0
 8004562:	485e      	ldr	r0, [pc, #376]	@ (80046dc <UI_ProcessInput+0x5ac>)
 8004564:	f011 f8b4 	bl	80156d0 <memset>
            break;
 8004568:	e1a9      	b.n	80048be <UI_ProcessInput+0x78e>
            else if (key == 'F') {
 800456a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800456e:	2b46      	cmp	r3, #70	@ 0x46
 8004570:	f040 81a5 	bne.w	80048be <UI_ProcessInput+0x78e>
                ui_state = UI_STATE_MAIN;
 8004574:	4b60      	ldr	r3, [pc, #384]	@ (80046f8 <UI_ProcessInput+0x5c8>)
 8004576:	2200      	movs	r2, #0
 8004578:	701a      	strb	r2, [r3, #0]
            break;
 800457a:	e1a0      	b.n	80048be <UI_ProcessInput+0x78e>
 800457c:	e19f      	b.n	80048be <UI_ProcessInput+0x78e>
            
        case UI_STATE_INPUT_AMOUNT:
            if (key >= '0' && key <= '9') {
 800457e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8004582:	2b2f      	cmp	r3, #47	@ 0x2f
 8004584:	d91a      	bls.n	80045bc <UI_ProcessInput+0x48c>
 8004586:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800458a:	2b39      	cmp	r3, #57	@ 0x39
 800458c:	d816      	bhi.n	80045bc <UI_ProcessInput+0x48c>
                if (input_pos < 10) {
 800458e:	4b5e      	ldr	r3, [pc, #376]	@ (8004708 <UI_ProcessInput+0x5d8>)
 8004590:	781b      	ldrb	r3, [r3, #0]
 8004592:	2b09      	cmp	r3, #9
 8004594:	f200 80a1 	bhi.w	80046da <UI_ProcessInput+0x5aa>
                    input_buf[input_pos++] = key;
 8004598:	4b5b      	ldr	r3, [pc, #364]	@ (8004708 <UI_ProcessInput+0x5d8>)
 800459a:	781b      	ldrb	r3, [r3, #0]
 800459c:	1c5a      	adds	r2, r3, #1
 800459e:	b2d1      	uxtb	r1, r2
 80045a0:	4a59      	ldr	r2, [pc, #356]	@ (8004708 <UI_ProcessInput+0x5d8>)
 80045a2:	7011      	strb	r1, [r2, #0]
 80045a4:	4619      	mov	r1, r3
 80045a6:	4a4d      	ldr	r2, [pc, #308]	@ (80046dc <UI_ProcessInput+0x5ac>)
 80045a8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80045ac:	5453      	strb	r3, [r2, r1]
                    input_buf[input_pos] = '\0';
 80045ae:	4b56      	ldr	r3, [pc, #344]	@ (8004708 <UI_ProcessInput+0x5d8>)
 80045b0:	781b      	ldrb	r3, [r3, #0]
 80045b2:	461a      	mov	r2, r3
 80045b4:	4b49      	ldr	r3, [pc, #292]	@ (80046dc <UI_ProcessInput+0x5ac>)
 80045b6:	2100      	movs	r1, #0
 80045b8:	5499      	strb	r1, [r3, r2]
                if (input_pos < 10) {
 80045ba:	e08e      	b.n	80046da <UI_ProcessInput+0x5aa>
                }
            } else if (key == 'K') {
 80045bc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80045c0:	2b4b      	cmp	r3, #75	@ 0x4b
 80045c2:	d174      	bne.n	80046ae <UI_ProcessInput+0x57e>
                uint8_t active_unit = Dispenser_GetActiveUnit();
 80045c4:	f7fd f8fe 	bl	80017c4 <Dispenser_GetActiveUnit>
 80045c8:	4603      	mov	r3, r0
 80045ca:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
                uint32_t amount = atol(input_buf);
 80045ce:	4843      	ldr	r0, [pc, #268]	@ (80046dc <UI_ProcessInput+0x5ac>)
 80045d0:	f010 ff5e 	bl	8015490 <atol>
 80045d4:	4603      	mov	r3, r0
 80045d6:	64bb      	str	r3, [r7, #72]	@ 0x48
                if (amount > 0) {
 80045d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80045da:	2b00      	cmp	r3, #0
 80045dc:	f000 8171 	beq.w	80048c2 <UI_ProcessInput+0x792>
                    // Рассчитываем динамический лимит суммы на основе цены и максимального объёма
                    uint32_t max_amount_by_volume = (90000 * global_prices[active_unit]) / 100;  // 900.00 л * цена в копейках
 80045e0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80045e4:	4a3e      	ldr	r2, [pc, #248]	@ (80046e0 <UI_ProcessInput+0x5b0>)
 80045e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045ea:	4a3f      	ldr	r2, [pc, #252]	@ (80046e8 <UI_ProcessInput+0x5b8>)
 80045ec:	fb02 f303 	mul.w	r3, r2, r3
 80045f0:	4a42      	ldr	r2, [pc, #264]	@ (80046fc <UI_ProcessInput+0x5cc>)
 80045f2:	fba2 2303 	umull	r2, r3, r2, r3
 80045f6:	095b      	lsrs	r3, r3, #5
 80045f8:	647b      	str	r3, [r7, #68]	@ 0x44
                    uint32_t max_amount_limit = (max_amount_by_volume < 999900) ? max_amount_by_volume : 999900;
 80045fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80045fc:	4a43      	ldr	r2, [pc, #268]	@ (800470c <UI_ProcessInput+0x5dc>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	bf28      	it	cs
 8004602:	4613      	movcs	r3, r2
 8004604:	643b      	str	r3, [r7, #64]	@ 0x40
                    
                    if (amount <= max_amount_limit) {
 8004606:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004608:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800460a:	429a      	cmp	r2, r3
 800460c:	d822      	bhi.n	8004654 <UI_ProcessInput+0x524>
                        target_amount = amount;
 800460e:	4a38      	ldr	r2, [pc, #224]	@ (80046f0 <UI_ProcessInput+0x5c0>)
 8004610:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004612:	6013      	str	r3, [r2, #0]
                        target_volume_cl = 0;
 8004614:	4b35      	ldr	r3, [pc, #212]	@ (80046ec <UI_ProcessInput+0x5bc>)
 8004616:	2200      	movs	r2, #0
 8004618:	601a      	str	r2, [r3, #0]
                        Dispenser_GetUnit(active_unit)->transaction_closed = 0;
 800461a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800461e:	4618      	mov	r0, r3
 8004620:	f7fd f8dc 	bl	80017dc <Dispenser_GetUnit>
 8004624:	4603      	mov	r3, r0
 8004626:	2200      	movs	r2, #0
 8004628:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
                        fuelling_entry_tick = HAL_GetTick();
 800462c:	f000 fca2 	bl	8004f74 <HAL_GetTick>
 8004630:	4603      	mov	r3, r0
 8004632:	4a30      	ldr	r2, [pc, #192]	@ (80046f4 <UI_ProcessInput+0x5c4>)
 8004634:	6013      	str	r3, [r2, #0]
                        Dispenser_StartAmount(active_unit, 1, amount, global_prices[active_unit]);
 8004636:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800463a:	4a29      	ldr	r2, [pc, #164]	@ (80046e0 <UI_ProcessInput+0x5b0>)
 800463c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004640:	f897 004f 	ldrb.w	r0, [r7, #79]	@ 0x4f
 8004644:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004646:	2101      	movs	r1, #1
 8004648:	f7fd f832 	bl	80016b0 <Dispenser_StartAmount>
                        ui_state = UI_STATE_FUELLING;
 800464c:	4b2a      	ldr	r3, [pc, #168]	@ (80046f8 <UI_ProcessInput+0x5c8>)
 800464e:	2205      	movs	r2, #5
 8004650:	701a      	strb	r2, [r3, #0]
                input_pos = 0;
                memset(input_buf, 0, sizeof(input_buf));
            } else if (key == 'F') {
                ui_state = UI_STATE_MAIN;
            }
            break;
 8004652:	e136      	b.n	80048c2 <UI_ProcessInput+0x792>
                            (unsigned int)(global_prices[active_unit]/100), (unsigned int)(global_prices[active_unit]%100),
 8004654:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8004658:	4a21      	ldr	r2, [pc, #132]	@ (80046e0 <UI_ProcessInput+0x5b0>)
 800465a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800465e:	4a27      	ldr	r2, [pc, #156]	@ (80046fc <UI_ProcessInput+0x5cc>)
 8004660:	fba2 2303 	umull	r2, r3, r2, r3
 8004664:	0959      	lsrs	r1, r3, #5
 8004666:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800466a:	4a1d      	ldr	r2, [pc, #116]	@ (80046e0 <UI_ProcessInput+0x5b0>)
 800466c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004670:	4b22      	ldr	r3, [pc, #136]	@ (80046fc <UI_ProcessInput+0x5cc>)
 8004672:	fba3 0302 	umull	r0, r3, r3, r2
 8004676:	095b      	lsrs	r3, r3, #5
 8004678:	2064      	movs	r0, #100	@ 0x64
 800467a:	fb00 f303 	mul.w	r3, r0, r3
 800467e:	1ad3      	subs	r3, r2, r3
                        UsbLog_Printf("ERROR: Amount %lu exceeds max %lu (price %u.%02u, max vol %u.%02u L)\r\n", 
 8004680:	2200      	movs	r2, #0
 8004682:	9202      	str	r2, [sp, #8]
 8004684:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8004688:	9201      	str	r2, [sp, #4]
 800468a:	9300      	str	r3, [sp, #0]
 800468c:	460b      	mov	r3, r1
 800468e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004690:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004692:	481f      	ldr	r0, [pc, #124]	@ (8004710 <UI_ProcessInput+0x5e0>)
 8004694:	f7fd fdbc 	bl	8002210 <UsbLog_Printf>
                        snprintf(error_msg, sizeof(error_msg), "Max %lu", (unsigned long)max_amount_limit);
 8004698:	1d38      	adds	r0, r7, #4
 800469a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800469c:	4a1d      	ldr	r2, [pc, #116]	@ (8004714 <UI_ProcessInput+0x5e4>)
 800469e:	2120      	movs	r1, #32
 80046a0:	f010 ff82 	bl	80155a8 <sniprintf>
                        ShowErrorMessage(error_msg);
 80046a4:	1d3b      	adds	r3, r7, #4
 80046a6:	4618      	mov	r0, r3
 80046a8:	f7ff fcf8 	bl	800409c <ShowErrorMessage>
            break;
 80046ac:	e109      	b.n	80048c2 <UI_ProcessInput+0x792>
            } else if (key == 'E') {
 80046ae:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80046b2:	2b45      	cmp	r3, #69	@ 0x45
 80046b4:	d108      	bne.n	80046c8 <UI_ProcessInput+0x598>
                input_pos = 0;
 80046b6:	4b14      	ldr	r3, [pc, #80]	@ (8004708 <UI_ProcessInput+0x5d8>)
 80046b8:	2200      	movs	r2, #0
 80046ba:	701a      	strb	r2, [r3, #0]
                memset(input_buf, 0, sizeof(input_buf));
 80046bc:	220b      	movs	r2, #11
 80046be:	2100      	movs	r1, #0
 80046c0:	4806      	ldr	r0, [pc, #24]	@ (80046dc <UI_ProcessInput+0x5ac>)
 80046c2:	f011 f805 	bl	80156d0 <memset>
            break;
 80046c6:	e0fc      	b.n	80048c2 <UI_ProcessInput+0x792>
            } else if (key == 'F') {
 80046c8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80046cc:	2b46      	cmp	r3, #70	@ 0x46
 80046ce:	f040 80f8 	bne.w	80048c2 <UI_ProcessInput+0x792>
                ui_state = UI_STATE_MAIN;
 80046d2:	4b09      	ldr	r3, [pc, #36]	@ (80046f8 <UI_ProcessInput+0x5c8>)
 80046d4:	2200      	movs	r2, #0
 80046d6:	701a      	strb	r2, [r3, #0]
            break;
 80046d8:	e0f3      	b.n	80048c2 <UI_ProcessInput+0x792>
 80046da:	e0f2      	b.n	80048c2 <UI_ProcessInput+0x792>
 80046dc:	2400120c 	.word	0x2400120c
 80046e0:	24001204 	.word	0x24001204
 80046e4:	05f5b9f0 	.word	0x05f5b9f0
 80046e8:	00015f90 	.word	0x00015f90
 80046ec:	2400121c 	.word	0x2400121c
 80046f0:	24001220 	.word	0x24001220
 80046f4:	24001228 	.word	0x24001228
 80046f8:	24001200 	.word	0x24001200
 80046fc:	51eb851f 	.word	0x51eb851f
 8004700:	080169e0 	.word	0x080169e0
 8004704:	08016a20 	.word	0x08016a20
 8004708:	24001217 	.word	0x24001217
 800470c:	000f41dc 	.word	0x000f41dc
 8004710:	08016a30 	.word	0x08016a30
 8004714:	08016a78 	.word	0x08016a78
            
        case UI_STATE_FUELLING:
            {
                uint8_t active_unit = Dispenser_GetActiveUnit();
 8004718:	f7fd f854 	bl	80017c4 <Dispenser_GetActiveUnit>
 800471c:	4603      	mov	r3, r0
 800471e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
                DispenserUnit_t* unit = Dispenser_GetUnit(active_unit);
 8004722:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004726:	4618      	mov	r0, r3
 8004728:	f7fd f858 	bl	80017dc <Dispenser_GetUnit>
 800472c:	6538      	str	r0, [r7, #80]	@ 0x50
                
                if ((HAL_GetTick() - fuelling_entry_tick) > FUELLING_TIMEOUT_MS) {
 800472e:	f000 fc21 	bl	8004f74 <HAL_GetTick>
 8004732:	4602      	mov	r2, r0
 8004734:	4b68      	ldr	r3, [pc, #416]	@ (80048d8 <UI_ProcessInput+0x7a8>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	1ad3      	subs	r3, r2, r3
 800473a:	f64e 2260 	movw	r2, #60000	@ 0xea60
 800473e:	4293      	cmp	r3, r2
 8004740:	d921      	bls.n	8004786 <UI_ProcessInput+0x656>
                    UsbLog_Printf("Fuelling timeout\r\n");
 8004742:	4866      	ldr	r0, [pc, #408]	@ (80048dc <UI_ProcessInput+0x7ac>)
 8004744:	f7fd fd64 	bl	8002210 <UsbLog_Printf>
                    if (!unit->transaction_closed && (unit->volume_cl > 0 || unit->amount > 0)) {
 8004748:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800474a:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 800474e:	2b00      	cmp	r3, #0
 8004750:	d115      	bne.n	800477e <UI_ProcessInput+0x64e>
 8004752:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d103      	bne.n	8004762 <UI_ProcessInput+0x632>
 800475a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800475c:	689b      	ldr	r3, [r3, #8]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d00d      	beq.n	800477e <UI_ProcessInput+0x64e>
                        Dispenser_CloseTransaction(active_unit);
 8004762:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004766:	4618      	mov	r0, r3
 8004768:	f7fd f802 	bl	8001770 <Dispenser_CloseTransaction>
                        unit->transaction_closed = 1;
 800476c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800476e:	2201      	movs	r2, #1
 8004770:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
                        transaction_end_tick = HAL_GetTick();
 8004774:	f000 fbfe 	bl	8004f74 <HAL_GetTick>
 8004778:	4603      	mov	r3, r0
 800477a:	4a59      	ldr	r2, [pc, #356]	@ (80048e0 <UI_ProcessInput+0x7b0>)
 800477c:	6013      	str	r3, [r2, #0]
                    }
                    ui_state = UI_STATE_TRANSACTION_RESULT;
 800477e:	4b59      	ldr	r3, [pc, #356]	@ (80048e4 <UI_ProcessInput+0x7b4>)
 8004780:	2206      	movs	r2, #6
 8004782:	701a      	strb	r2, [r3, #0]
                    break;
 8004784:	e0a4      	b.n	80048d0 <UI_ProcessInput+0x7a0>
                }
                
                if (unit->status == DS_IDLE || unit->status == DS_CALLING) {
 8004786:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004788:	781b      	ldrb	r3, [r3, #0]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d003      	beq.n	8004796 <UI_ProcessInput+0x666>
 800478e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004790:	781b      	ldrb	r3, [r3, #0]
 8004792:	2b01      	cmp	r3, #1
 8004794:	d121      	bne.n	80047da <UI_ProcessInput+0x6aa>
                    if (unit->volume_cl > 0 || unit->amount > 0) {
 8004796:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d103      	bne.n	80047a6 <UI_ProcessInput+0x676>
 800479e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80047a0:	689b      	ldr	r3, [r3, #8]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d037      	beq.n	8004816 <UI_ProcessInput+0x6e6>
                        UsbLog_Printf("Dispenser returned to IDLE/CALLING with data\r\n");
 80047a6:	4850      	ldr	r0, [pc, #320]	@ (80048e8 <UI_ProcessInput+0x7b8>)
 80047a8:	f7fd fd32 	bl	8002210 <UsbLog_Printf>
                        if (!unit->transaction_closed) {
 80047ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80047ae:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d10d      	bne.n	80047d2 <UI_ProcessInput+0x6a2>
                            Dispenser_CloseTransaction(active_unit);
 80047b6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80047ba:	4618      	mov	r0, r3
 80047bc:	f7fc ffd8 	bl	8001770 <Dispenser_CloseTransaction>
                            unit->transaction_closed = 1;
 80047c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80047c2:	2201      	movs	r2, #1
 80047c4:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
                            transaction_end_tick = HAL_GetTick();
 80047c8:	f000 fbd4 	bl	8004f74 <HAL_GetTick>
 80047cc:	4603      	mov	r3, r0
 80047ce:	4a44      	ldr	r2, [pc, #272]	@ (80048e0 <UI_ProcessInput+0x7b0>)
 80047d0:	6013      	str	r3, [r2, #0]
                        }
                        ui_state = UI_STATE_TRANSACTION_RESULT;
 80047d2:	4b44      	ldr	r3, [pc, #272]	@ (80048e4 <UI_ProcessInput+0x7b4>)
 80047d4:	2206      	movs	r2, #6
 80047d6:	701a      	strb	r2, [r3, #0]
                        break;
 80047d8:	e07a      	b.n	80048d0 <UI_ProcessInput+0x7a0>
                    }
                }
                else if (unit->status == DS_END) {
 80047da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80047dc:	781b      	ldrb	r3, [r3, #0]
 80047de:	2b08      	cmp	r3, #8
 80047e0:	d11a      	bne.n	8004818 <UI_ProcessInput+0x6e8>
                    if (!unit->transaction_closed) {
 80047e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80047e4:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d110      	bne.n	800480e <UI_ProcessInput+0x6de>
                        UsbLog_Printf("Transaction END detected\r\n");
 80047ec:	483f      	ldr	r0, [pc, #252]	@ (80048ec <UI_ProcessInput+0x7bc>)
 80047ee:	f7fd fd0f 	bl	8002210 <UsbLog_Printf>
                        Dispenser_CloseTransaction(active_unit);
 80047f2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80047f6:	4618      	mov	r0, r3
 80047f8:	f7fc ffba 	bl	8001770 <Dispenser_CloseTransaction>
                        unit->transaction_closed = 1;
 80047fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80047fe:	2201      	movs	r2, #1
 8004800:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
                        transaction_end_tick = HAL_GetTick();
 8004804:	f000 fbb6 	bl	8004f74 <HAL_GetTick>
 8004808:	4603      	mov	r3, r0
 800480a:	4a35      	ldr	r2, [pc, #212]	@ (80048e0 <UI_ProcessInput+0x7b0>)
 800480c:	6013      	str	r3, [r2, #0]
                    }
                    ui_state = UI_STATE_TRANSACTION_RESULT;
 800480e:	4b35      	ldr	r3, [pc, #212]	@ (80048e4 <UI_ProcessInput+0x7b4>)
 8004810:	2206      	movs	r2, #6
 8004812:	701a      	strb	r2, [r3, #0]
                    break;
 8004814:	e05c      	b.n	80048d0 <UI_ProcessInput+0x7a0>
                    if (unit->volume_cl > 0 || unit->amount > 0) {
 8004816:	bf00      	nop
                }
                
                if (key == 'F') {
 8004818:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800481c:	2b46      	cmp	r3, #70	@ 0x46
 800481e:	d152      	bne.n	80048c6 <UI_ProcessInput+0x796>
                    UsbLog_Printf("Manual exit from fuelling\r\n");
 8004820:	4833      	ldr	r0, [pc, #204]	@ (80048f0 <UI_ProcessInput+0x7c0>)
 8004822:	f7fd fcf5 	bl	8002210 <UsbLog_Printf>
                    ui_state = UI_STATE_MAIN;
 8004826:	4b2f      	ldr	r3, [pc, #188]	@ (80048e4 <UI_ProcessInput+0x7b4>)
 8004828:	2200      	movs	r2, #0
 800482a:	701a      	strb	r2, [r3, #0]
                    unit->transaction_closed = 0;
 800482c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800482e:	2200      	movs	r2, #0
 8004830:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
                }
            }
            break;
 8004834:	e047      	b.n	80048c6 <UI_ProcessInput+0x796>
            
        case UI_STATE_TRANSACTION_RESULT:
            {
                uint8_t active_unit = Dispenser_GetActiveUnit();
 8004836:	f7fc ffc5 	bl	80017c4 <Dispenser_GetActiveUnit>
 800483a:	4603      	mov	r3, r0
 800483c:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
                DispenserUnit_t* unit = Dispenser_GetUnit(active_unit);
 8004840:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004844:	4618      	mov	r0, r3
 8004846:	f7fc ffc9 	bl	80017dc <Dispenser_GetUnit>
 800484a:	65b8      	str	r0, [r7, #88]	@ 0x58
                
                if ((HAL_GetTick() - transaction_end_tick) > 30000) {
 800484c:	f000 fb92 	bl	8004f74 <HAL_GetTick>
 8004850:	4602      	mov	r2, r0
 8004852:	4b23      	ldr	r3, [pc, #140]	@ (80048e0 <UI_ProcessInput+0x7b0>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	1ad3      	subs	r3, r2, r3
 8004858:	f247 5230 	movw	r2, #30000	@ 0x7530
 800485c:	4293      	cmp	r3, r2
 800485e:	d907      	bls.n	8004870 <UI_ProcessInput+0x740>
                    ui_state = UI_STATE_MAIN;
 8004860:	4b20      	ldr	r3, [pc, #128]	@ (80048e4 <UI_ProcessInput+0x7b4>)
 8004862:	2200      	movs	r2, #0
 8004864:	701a      	strb	r2, [r3, #0]
                    unit->transaction_closed = 0;
 8004866:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004868:	2200      	movs	r2, #0
 800486a:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
                    break;
 800486e:	e02f      	b.n	80048d0 <UI_ProcessInput+0x7a0>
                }
                
                if (key == 'F') {
 8004870:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8004874:	2b46      	cmp	r3, #70	@ 0x46
 8004876:	d10c      	bne.n	8004892 <UI_ProcessInput+0x762>
                    ui_state = prev_transaction_mode;
 8004878:	4b1e      	ldr	r3, [pc, #120]	@ (80048f4 <UI_ProcessInput+0x7c4>)
 800487a:	781a      	ldrb	r2, [r3, #0]
 800487c:	4b19      	ldr	r3, [pc, #100]	@ (80048e4 <UI_ProcessInput+0x7b4>)
 800487e:	701a      	strb	r2, [r3, #0]
                    input_pos = 0;
 8004880:	4b1d      	ldr	r3, [pc, #116]	@ (80048f8 <UI_ProcessInput+0x7c8>)
 8004882:	2200      	movs	r2, #0
 8004884:	701a      	strb	r2, [r3, #0]
                    memset(input_buf, 0, sizeof(input_buf));
 8004886:	220b      	movs	r2, #11
 8004888:	2100      	movs	r1, #0
 800488a:	481c      	ldr	r0, [pc, #112]	@ (80048fc <UI_ProcessInput+0x7cc>)
 800488c:	f010 ff20 	bl	80156d0 <memset>
                } else if (key == 'E') {
                    ui_state = UI_STATE_MAIN;
                }
            }
            break;
 8004890:	e01b      	b.n	80048ca <UI_ProcessInput+0x79a>
                } else if (key == 'E') {
 8004892:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8004896:	2b45      	cmp	r3, #69	@ 0x45
 8004898:	d117      	bne.n	80048ca <UI_ProcessInput+0x79a>
                    ui_state = UI_STATE_MAIN;
 800489a:	4b12      	ldr	r3, [pc, #72]	@ (80048e4 <UI_ProcessInput+0x7b4>)
 800489c:	2200      	movs	r2, #0
 800489e:	701a      	strb	r2, [r3, #0]
            break;
 80048a0:	e013      	b.n	80048ca <UI_ProcessInput+0x79a>
            
        case UI_STATE_ERROR_MESSAGE:
            // При любом нажатии клавиши возвращаемся в главное меню
            if (key != 0) {
 80048a2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d011      	beq.n	80048ce <UI_ProcessInput+0x79e>
                ui_state = UI_STATE_MAIN;
 80048aa:	4b0e      	ldr	r3, [pc, #56]	@ (80048e4 <UI_ProcessInput+0x7b4>)
 80048ac:	2200      	movs	r2, #0
 80048ae:	701a      	strb	r2, [r3, #0]
            }
            break;
 80048b0:	e00d      	b.n	80048ce <UI_ProcessInput+0x79e>
            break;
 80048b2:	bf00      	nop
 80048b4:	e00c      	b.n	80048d0 <UI_ProcessInput+0x7a0>
            break;
 80048b6:	bf00      	nop
 80048b8:	e00a      	b.n	80048d0 <UI_ProcessInput+0x7a0>
            break;
 80048ba:	bf00      	nop
 80048bc:	e008      	b.n	80048d0 <UI_ProcessInput+0x7a0>
            break;
 80048be:	bf00      	nop
 80048c0:	e006      	b.n	80048d0 <UI_ProcessInput+0x7a0>
            break;
 80048c2:	bf00      	nop
 80048c4:	e004      	b.n	80048d0 <UI_ProcessInput+0x7a0>
            break;
 80048c6:	bf00      	nop
 80048c8:	e002      	b.n	80048d0 <UI_ProcessInput+0x7a0>
            break;
 80048ca:	bf00      	nop
 80048cc:	e000      	b.n	80048d0 <UI_ProcessInput+0x7a0>
            break;
 80048ce:	bf00      	nop
    }
}
 80048d0:	bf00      	nop
 80048d2:	3764      	adds	r7, #100	@ 0x64
 80048d4:	46bd      	mov	sp, r7
 80048d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80048d8:	24001228 	.word	0x24001228
 80048dc:	08016a80 	.word	0x08016a80
 80048e0:	24001224 	.word	0x24001224
 80048e4:	24001200 	.word	0x24001200
 80048e8:	08016a94 	.word	0x08016a94
 80048ec:	08016ac4 	.word	0x08016ac4
 80048f0:	08016ae0 	.word	0x08016ae0
 80048f4:	24000040 	.word	0x24000040
 80048f8:	24001217 	.word	0x24001217
 80048fc:	2400120c 	.word	0x2400120c

08004900 <UI_Draw>:

void UI_Draw(void) {
 8004900:	b580      	push	{r7, lr}
 8004902:	b082      	sub	sp, #8
 8004904:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 8004906:	f000 fb35 	bl	8004f74 <HAL_GetTick>
 800490a:	6078      	str	r0, [r7, #4]
    
    if (now - last_ui_draw_tick < 33) { 
 800490c:	4b24      	ldr	r3, [pc, #144]	@ (80049a0 <UI_Draw+0xa0>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	687a      	ldr	r2, [r7, #4]
 8004912:	1ad3      	subs	r3, r2, r3
 8004914:	2b20      	cmp	r3, #32
 8004916:	d93c      	bls.n	8004992 <UI_Draw+0x92>
        return;
    }
    last_ui_draw_tick = now;
 8004918:	4a21      	ldr	r2, [pc, #132]	@ (80049a0 <UI_Draw+0xa0>)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6013      	str	r3, [r2, #0]

    switch (ui_state) {
 800491e:	4b21      	ldr	r3, [pc, #132]	@ (80049a4 <UI_Draw+0xa4>)
 8004920:	781b      	ldrb	r3, [r3, #0]
 8004922:	2b07      	cmp	r3, #7
 8004924:	d838      	bhi.n	8004998 <UI_Draw+0x98>
 8004926:	a201      	add	r2, pc, #4	@ (adr r2, 800492c <UI_Draw+0x2c>)
 8004928:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800492c:	0800494d 	.word	0x0800494d
 8004930:	08004953 	.word	0x08004953
 8004934:	08004959 	.word	0x08004959
 8004938:	0800495f 	.word	0x0800495f
 800493c:	08004965 	.word	0x08004965
 8004940:	0800496b 	.word	0x0800496b
 8004944:	08004971 	.word	0x08004971
 8004948:	08004977 	.word	0x08004977
        case UI_STATE_MAIN:
            DrawMain();
 800494c:	f7fe ffa4 	bl	8003898 <DrawMain>
            break;
 8004950:	e022      	b.n	8004998 <UI_Draw+0x98>
        case UI_STATE_TOTALIZER:
            DrawTotalizer();
 8004952:	f7ff f871 	bl	8003a38 <DrawTotalizer>
            break;
 8004956:	e01f      	b.n	8004998 <UI_Draw+0x98>
        case UI_STATE_SET_PRICE:
            DrawSetPrice();
 8004958:	f7ff f8d6 	bl	8003b08 <DrawSetPrice>
            break;
 800495c:	e01c      	b.n	8004998 <UI_Draw+0x98>
        case UI_STATE_INPUT_VOLUME:
            DrawInputVolume();
 800495e:	f7ff f935 	bl	8003bcc <DrawInputVolume>
            break;
 8004962:	e019      	b.n	8004998 <UI_Draw+0x98>
        case UI_STATE_INPUT_AMOUNT:
            DrawInputAmount();
 8004964:	f7ff f984 	bl	8003c70 <DrawInputAmount>
            break;
 8004968:	e016      	b.n	8004998 <UI_Draw+0x98>
        case UI_STATE_FUELLING:
            DrawFuelling();
 800496a:	f7ff f9d3 	bl	8003d14 <DrawFuelling>
            break;
 800496e:	e013      	b.n	8004998 <UI_Draw+0x98>
        case UI_STATE_TRANSACTION_RESULT:
            DrawTransactionResult();
 8004970:	f7ff fb14 	bl	8003f9c <DrawTransactionResult>
            break;
 8004974:	e010      	b.n	8004998 <UI_Draw+0x98>
        case UI_STATE_ERROR_MESSAGE:
            DrawErrorMessage();
 8004976:	f7ff fbaf 	bl	80040d8 <DrawErrorMessage>
            // Автоматический возврат после таймаута или при нажатии любой клавиши
            if ((now - error_display_start) > error_display_duration) {
 800497a:	4b0b      	ldr	r3, [pc, #44]	@ (80049a8 <UI_Draw+0xa8>)
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	687a      	ldr	r2, [r7, #4]
 8004980:	1ad2      	subs	r2, r2, r3
 8004982:	4b0a      	ldr	r3, [pc, #40]	@ (80049ac <UI_Draw+0xac>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	429a      	cmp	r2, r3
 8004988:	d905      	bls.n	8004996 <UI_Draw+0x96>
                ui_state = UI_STATE_MAIN;
 800498a:	4b06      	ldr	r3, [pc, #24]	@ (80049a4 <UI_Draw+0xa4>)
 800498c:	2200      	movs	r2, #0
 800498e:	701a      	strb	r2, [r3, #0]
            }
            break;
 8004990:	e001      	b.n	8004996 <UI_Draw+0x96>
        return;
 8004992:	bf00      	nop
 8004994:	e000      	b.n	8004998 <UI_Draw+0x98>
            break;
 8004996:	bf00      	nop
    }
}
 8004998:	3708      	adds	r7, #8
 800499a:	46bd      	mov	sp, r7
 800499c:	bd80      	pop	{r7, pc}
 800499e:	bf00      	nop
 80049a0:	24001218 	.word	0x24001218
 80049a4:	24001200 	.word	0x24001200
 80049a8:	2400124c 	.word	0x2400124c
 80049ac:	24000044 	.word	0x24000044

080049b0 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80049b4:	4b22      	ldr	r3, [pc, #136]	@ (8004a40 <MX_USART2_UART_Init+0x90>)
 80049b6:	4a23      	ldr	r2, [pc, #140]	@ (8004a44 <MX_USART2_UART_Init+0x94>)
 80049b8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80049ba:	4b21      	ldr	r3, [pc, #132]	@ (8004a40 <MX_USART2_UART_Init+0x90>)
 80049bc:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80049c0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80049c2:	4b1f      	ldr	r3, [pc, #124]	@ (8004a40 <MX_USART2_UART_Init+0x90>)
 80049c4:	2200      	movs	r2, #0
 80049c6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80049c8:	4b1d      	ldr	r3, [pc, #116]	@ (8004a40 <MX_USART2_UART_Init+0x90>)
 80049ca:	2200      	movs	r2, #0
 80049cc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80049ce:	4b1c      	ldr	r3, [pc, #112]	@ (8004a40 <MX_USART2_UART_Init+0x90>)
 80049d0:	2200      	movs	r2, #0
 80049d2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80049d4:	4b1a      	ldr	r3, [pc, #104]	@ (8004a40 <MX_USART2_UART_Init+0x90>)
 80049d6:	220c      	movs	r2, #12
 80049d8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80049da:	4b19      	ldr	r3, [pc, #100]	@ (8004a40 <MX_USART2_UART_Init+0x90>)
 80049dc:	2200      	movs	r2, #0
 80049de:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80049e0:	4b17      	ldr	r3, [pc, #92]	@ (8004a40 <MX_USART2_UART_Init+0x90>)
 80049e2:	2200      	movs	r2, #0
 80049e4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80049e6:	4b16      	ldr	r3, [pc, #88]	@ (8004a40 <MX_USART2_UART_Init+0x90>)
 80049e8:	2200      	movs	r2, #0
 80049ea:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80049ec:	4b14      	ldr	r3, [pc, #80]	@ (8004a40 <MX_USART2_UART_Init+0x90>)
 80049ee:	2200      	movs	r2, #0
 80049f0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80049f2:	4b13      	ldr	r3, [pc, #76]	@ (8004a40 <MX_USART2_UART_Init+0x90>)
 80049f4:	2200      	movs	r2, #0
 80049f6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80049f8:	4811      	ldr	r0, [pc, #68]	@ (8004a40 <MX_USART2_UART_Init+0x90>)
 80049fa:	f00a fcb3 	bl	800f364 <HAL_UART_Init>
 80049fe:	4603      	mov	r3, r0
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d001      	beq.n	8004a08 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8004a04:	f7fd fdb2 	bl	800256c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004a08:	2100      	movs	r1, #0
 8004a0a:	480d      	ldr	r0, [pc, #52]	@ (8004a40 <MX_USART2_UART_Init+0x90>)
 8004a0c:	f00c fb7d 	bl	801110a <HAL_UARTEx_SetTxFifoThreshold>
 8004a10:	4603      	mov	r3, r0
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d001      	beq.n	8004a1a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8004a16:	f7fd fda9 	bl	800256c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004a1a:	2100      	movs	r1, #0
 8004a1c:	4808      	ldr	r0, [pc, #32]	@ (8004a40 <MX_USART2_UART_Init+0x90>)
 8004a1e:	f00c fbb2 	bl	8011186 <HAL_UARTEx_SetRxFifoThreshold>
 8004a22:	4603      	mov	r3, r0
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d001      	beq.n	8004a2c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8004a28:	f7fd fda0 	bl	800256c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8004a2c:	4804      	ldr	r0, [pc, #16]	@ (8004a40 <MX_USART2_UART_Init+0x90>)
 8004a2e:	f00c fb33 	bl	8011098 <HAL_UARTEx_DisableFifoMode>
 8004a32:	4603      	mov	r3, r0
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d001      	beq.n	8004a3c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8004a38:	f7fd fd98 	bl	800256c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004a3c:	bf00      	nop
 8004a3e:	bd80      	pop	{r7, pc}
 8004a40:	24001250 	.word	0x24001250
 8004a44:	40004400 	.word	0x40004400

08004a48 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8004a4c:	4b22      	ldr	r3, [pc, #136]	@ (8004ad8 <MX_USART3_UART_Init+0x90>)
 8004a4e:	4a23      	ldr	r2, [pc, #140]	@ (8004adc <MX_USART3_UART_Init+0x94>)
 8004a50:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8004a52:	4b21      	ldr	r3, [pc, #132]	@ (8004ad8 <MX_USART3_UART_Init+0x90>)
 8004a54:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004a58:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8004a5a:	4b1f      	ldr	r3, [pc, #124]	@ (8004ad8 <MX_USART3_UART_Init+0x90>)
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004a60:	4b1d      	ldr	r3, [pc, #116]	@ (8004ad8 <MX_USART3_UART_Init+0x90>)
 8004a62:	2200      	movs	r2, #0
 8004a64:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8004a66:	4b1c      	ldr	r3, [pc, #112]	@ (8004ad8 <MX_USART3_UART_Init+0x90>)
 8004a68:	2200      	movs	r2, #0
 8004a6a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004a6c:	4b1a      	ldr	r3, [pc, #104]	@ (8004ad8 <MX_USART3_UART_Init+0x90>)
 8004a6e:	220c      	movs	r2, #12
 8004a70:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004a72:	4b19      	ldr	r3, [pc, #100]	@ (8004ad8 <MX_USART3_UART_Init+0x90>)
 8004a74:	2200      	movs	r2, #0
 8004a76:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004a78:	4b17      	ldr	r3, [pc, #92]	@ (8004ad8 <MX_USART3_UART_Init+0x90>)
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004a7e:	4b16      	ldr	r3, [pc, #88]	@ (8004ad8 <MX_USART3_UART_Init+0x90>)
 8004a80:	2200      	movs	r2, #0
 8004a82:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004a84:	4b14      	ldr	r3, [pc, #80]	@ (8004ad8 <MX_USART3_UART_Init+0x90>)
 8004a86:	2200      	movs	r2, #0
 8004a88:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004a8a:	4b13      	ldr	r3, [pc, #76]	@ (8004ad8 <MX_USART3_UART_Init+0x90>)
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004a90:	4811      	ldr	r0, [pc, #68]	@ (8004ad8 <MX_USART3_UART_Init+0x90>)
 8004a92:	f00a fc67 	bl	800f364 <HAL_UART_Init>
 8004a96:	4603      	mov	r3, r0
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d001      	beq.n	8004aa0 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8004a9c:	f7fd fd66 	bl	800256c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004aa0:	2100      	movs	r1, #0
 8004aa2:	480d      	ldr	r0, [pc, #52]	@ (8004ad8 <MX_USART3_UART_Init+0x90>)
 8004aa4:	f00c fb31 	bl	801110a <HAL_UARTEx_SetTxFifoThreshold>
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d001      	beq.n	8004ab2 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8004aae:	f7fd fd5d 	bl	800256c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004ab2:	2100      	movs	r1, #0
 8004ab4:	4808      	ldr	r0, [pc, #32]	@ (8004ad8 <MX_USART3_UART_Init+0x90>)
 8004ab6:	f00c fb66 	bl	8011186 <HAL_UARTEx_SetRxFifoThreshold>
 8004aba:	4603      	mov	r3, r0
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d001      	beq.n	8004ac4 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8004ac0:	f7fd fd54 	bl	800256c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8004ac4:	4804      	ldr	r0, [pc, #16]	@ (8004ad8 <MX_USART3_UART_Init+0x90>)
 8004ac6:	f00c fae7 	bl	8011098 <HAL_UARTEx_DisableFifoMode>
 8004aca:	4603      	mov	r3, r0
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d001      	beq.n	8004ad4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8004ad0:	f7fd fd4c 	bl	800256c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8004ad4:	bf00      	nop
 8004ad6:	bd80      	pop	{r7, pc}
 8004ad8:	240012e4 	.word	0x240012e4
 8004adc:	40004800 	.word	0x40004800

08004ae0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b0bc      	sub	sp, #240	@ 0xf0
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ae8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8004aec:	2200      	movs	r2, #0
 8004aee:	601a      	str	r2, [r3, #0]
 8004af0:	605a      	str	r2, [r3, #4]
 8004af2:	609a      	str	r2, [r3, #8]
 8004af4:	60da      	str	r2, [r3, #12]
 8004af6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004af8:	f107 0318 	add.w	r3, r7, #24
 8004afc:	22c0      	movs	r2, #192	@ 0xc0
 8004afe:	2100      	movs	r1, #0
 8004b00:	4618      	mov	r0, r3
 8004b02:	f010 fde5 	bl	80156d0 <memset>
  if(uartHandle->Instance==USART2)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	4a58      	ldr	r2, [pc, #352]	@ (8004c6c <HAL_UART_MspInit+0x18c>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	f040 80bb 	bne.w	8004c88 <HAL_UART_MspInit+0x1a8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004b12:	f04f 0202 	mov.w	r2, #2
 8004b16:	f04f 0300 	mov.w	r3, #0
 8004b1a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8004b1e:	2300      	movs	r3, #0
 8004b20:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004b24:	f107 0318 	add.w	r3, r7, #24
 8004b28:	4618      	mov	r0, r3
 8004b2a:	f007 fbf7 	bl	800c31c <HAL_RCCEx_PeriphCLKConfig>
 8004b2e:	4603      	mov	r3, r0
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d001      	beq.n	8004b38 <HAL_UART_MspInit+0x58>
    {
      Error_Handler();
 8004b34:	f7fd fd1a 	bl	800256c <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004b38:	4b4d      	ldr	r3, [pc, #308]	@ (8004c70 <HAL_UART_MspInit+0x190>)
 8004b3a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004b3e:	4a4c      	ldr	r2, [pc, #304]	@ (8004c70 <HAL_UART_MspInit+0x190>)
 8004b40:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b44:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004b48:	4b49      	ldr	r3, [pc, #292]	@ (8004c70 <HAL_UART_MspInit+0x190>)
 8004b4a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004b4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b52:	617b      	str	r3, [r7, #20]
 8004b54:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b56:	4b46      	ldr	r3, [pc, #280]	@ (8004c70 <HAL_UART_MspInit+0x190>)
 8004b58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004b5c:	4a44      	ldr	r2, [pc, #272]	@ (8004c70 <HAL_UART_MspInit+0x190>)
 8004b5e:	f043 0301 	orr.w	r3, r3, #1
 8004b62:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004b66:	4b42      	ldr	r3, [pc, #264]	@ (8004c70 <HAL_UART_MspInit+0x190>)
 8004b68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004b6c:	f003 0301 	and.w	r3, r3, #1
 8004b70:	613b      	str	r3, [r7, #16]
 8004b72:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004b74:	230c      	movs	r3, #12
 8004b76:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b7a:	2302      	movs	r3, #2
 8004b7c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b80:	2300      	movs	r3, #0
 8004b82:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004b86:	2302      	movs	r3, #2
 8004b88:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004b8c:	2307      	movs	r3, #7
 8004b8e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b92:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8004b96:	4619      	mov	r1, r3
 8004b98:	4836      	ldr	r0, [pc, #216]	@ (8004c74 <HAL_UART_MspInit+0x194>)
 8004b9a:	f003 fa05 	bl	8007fa8 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream1;
 8004b9e:	4b36      	ldr	r3, [pc, #216]	@ (8004c78 <HAL_UART_MspInit+0x198>)
 8004ba0:	4a36      	ldr	r2, [pc, #216]	@ (8004c7c <HAL_UART_MspInit+0x19c>)
 8004ba2:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8004ba4:	4b34      	ldr	r3, [pc, #208]	@ (8004c78 <HAL_UART_MspInit+0x198>)
 8004ba6:	222b      	movs	r2, #43	@ 0x2b
 8004ba8:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004baa:	4b33      	ldr	r3, [pc, #204]	@ (8004c78 <HAL_UART_MspInit+0x198>)
 8004bac:	2200      	movs	r2, #0
 8004bae:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004bb0:	4b31      	ldr	r3, [pc, #196]	@ (8004c78 <HAL_UART_MspInit+0x198>)
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004bb6:	4b30      	ldr	r3, [pc, #192]	@ (8004c78 <HAL_UART_MspInit+0x198>)
 8004bb8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004bbc:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004bbe:	4b2e      	ldr	r3, [pc, #184]	@ (8004c78 <HAL_UART_MspInit+0x198>)
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004bc4:	4b2c      	ldr	r3, [pc, #176]	@ (8004c78 <HAL_UART_MspInit+0x198>)
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8004bca:	4b2b      	ldr	r3, [pc, #172]	@ (8004c78 <HAL_UART_MspInit+0x198>)
 8004bcc:	2200      	movs	r2, #0
 8004bce:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8004bd0:	4b29      	ldr	r3, [pc, #164]	@ (8004c78 <HAL_UART_MspInit+0x198>)
 8004bd2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004bd6:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004bd8:	4b27      	ldr	r3, [pc, #156]	@ (8004c78 <HAL_UART_MspInit+0x198>)
 8004bda:	2200      	movs	r2, #0
 8004bdc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004bde:	4826      	ldr	r0, [pc, #152]	@ (8004c78 <HAL_UART_MspInit+0x198>)
 8004be0:	f000 fb8c 	bl	80052fc <HAL_DMA_Init>
 8004be4:	4603      	mov	r3, r0
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d001      	beq.n	8004bee <HAL_UART_MspInit+0x10e>
    {
      Error_Handler();
 8004bea:	f7fd fcbf 	bl	800256c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	4a21      	ldr	r2, [pc, #132]	@ (8004c78 <HAL_UART_MspInit+0x198>)
 8004bf2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8004bf6:	4a20      	ldr	r2, [pc, #128]	@ (8004c78 <HAL_UART_MspInit+0x198>)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream2;
 8004bfc:	4b20      	ldr	r3, [pc, #128]	@ (8004c80 <HAL_UART_MspInit+0x1a0>)
 8004bfe:	4a21      	ldr	r2, [pc, #132]	@ (8004c84 <HAL_UART_MspInit+0x1a4>)
 8004c00:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8004c02:	4b1f      	ldr	r3, [pc, #124]	@ (8004c80 <HAL_UART_MspInit+0x1a0>)
 8004c04:	222c      	movs	r2, #44	@ 0x2c
 8004c06:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004c08:	4b1d      	ldr	r3, [pc, #116]	@ (8004c80 <HAL_UART_MspInit+0x1a0>)
 8004c0a:	2240      	movs	r2, #64	@ 0x40
 8004c0c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004c0e:	4b1c      	ldr	r3, [pc, #112]	@ (8004c80 <HAL_UART_MspInit+0x1a0>)
 8004c10:	2200      	movs	r2, #0
 8004c12:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004c14:	4b1a      	ldr	r3, [pc, #104]	@ (8004c80 <HAL_UART_MspInit+0x1a0>)
 8004c16:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004c1a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004c1c:	4b18      	ldr	r3, [pc, #96]	@ (8004c80 <HAL_UART_MspInit+0x1a0>)
 8004c1e:	2200      	movs	r2, #0
 8004c20:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004c22:	4b17      	ldr	r3, [pc, #92]	@ (8004c80 <HAL_UART_MspInit+0x1a0>)
 8004c24:	2200      	movs	r2, #0
 8004c26:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8004c28:	4b15      	ldr	r3, [pc, #84]	@ (8004c80 <HAL_UART_MspInit+0x1a0>)
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8004c2e:	4b14      	ldr	r3, [pc, #80]	@ (8004c80 <HAL_UART_MspInit+0x1a0>)
 8004c30:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004c34:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004c36:	4b12      	ldr	r3, [pc, #72]	@ (8004c80 <HAL_UART_MspInit+0x1a0>)
 8004c38:	2200      	movs	r2, #0
 8004c3a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004c3c:	4810      	ldr	r0, [pc, #64]	@ (8004c80 <HAL_UART_MspInit+0x1a0>)
 8004c3e:	f000 fb5d 	bl	80052fc <HAL_DMA_Init>
 8004c42:	4603      	mov	r3, r0
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d001      	beq.n	8004c4c <HAL_UART_MspInit+0x16c>
    {
      Error_Handler();
 8004c48:	f7fd fc90 	bl	800256c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	4a0c      	ldr	r2, [pc, #48]	@ (8004c80 <HAL_UART_MspInit+0x1a0>)
 8004c50:	67da      	str	r2, [r3, #124]	@ 0x7c
 8004c52:	4a0b      	ldr	r2, [pc, #44]	@ (8004c80 <HAL_UART_MspInit+0x1a0>)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8004c58:	2200      	movs	r2, #0
 8004c5a:	2102      	movs	r1, #2
 8004c5c:	2026      	movs	r0, #38	@ 0x26
 8004c5e:	f000 faa0 	bl	80051a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004c62:	2026      	movs	r0, #38	@ 0x26
 8004c64:	f000 fab7 	bl	80051d6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8004c68:	e0c0      	b.n	8004dec <HAL_UART_MspInit+0x30c>
 8004c6a:	bf00      	nop
 8004c6c:	40004400 	.word	0x40004400
 8004c70:	58024400 	.word	0x58024400
 8004c74:	58020000 	.word	0x58020000
 8004c78:	24001378 	.word	0x24001378
 8004c7c:	40020028 	.word	0x40020028
 8004c80:	240013f0 	.word	0x240013f0
 8004c84:	40020040 	.word	0x40020040
  else if(uartHandle->Instance==USART3)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4a59      	ldr	r2, [pc, #356]	@ (8004df4 <HAL_UART_MspInit+0x314>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	f040 80ac 	bne.w	8004dec <HAL_UART_MspInit+0x30c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8004c94:	f04f 0202 	mov.w	r2, #2
 8004c98:	f04f 0300 	mov.w	r3, #0
 8004c9c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004ca6:	f107 0318 	add.w	r3, r7, #24
 8004caa:	4618      	mov	r0, r3
 8004cac:	f007 fb36 	bl	800c31c <HAL_RCCEx_PeriphCLKConfig>
 8004cb0:	4603      	mov	r3, r0
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d001      	beq.n	8004cba <HAL_UART_MspInit+0x1da>
      Error_Handler();
 8004cb6:	f7fd fc59 	bl	800256c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004cba:	4b4f      	ldr	r3, [pc, #316]	@ (8004df8 <HAL_UART_MspInit+0x318>)
 8004cbc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004cc0:	4a4d      	ldr	r2, [pc, #308]	@ (8004df8 <HAL_UART_MspInit+0x318>)
 8004cc2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004cc6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004cca:	4b4b      	ldr	r3, [pc, #300]	@ (8004df8 <HAL_UART_MspInit+0x318>)
 8004ccc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004cd0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004cd4:	60fb      	str	r3, [r7, #12]
 8004cd6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004cd8:	4b47      	ldr	r3, [pc, #284]	@ (8004df8 <HAL_UART_MspInit+0x318>)
 8004cda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004cde:	4a46      	ldr	r2, [pc, #280]	@ (8004df8 <HAL_UART_MspInit+0x318>)
 8004ce0:	f043 0302 	orr.w	r3, r3, #2
 8004ce4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004ce8:	4b43      	ldr	r3, [pc, #268]	@ (8004df8 <HAL_UART_MspInit+0x318>)
 8004cea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004cee:	f003 0302 	and.w	r3, r3, #2
 8004cf2:	60bb      	str	r3, [r7, #8]
 8004cf4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004cf6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004cfa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cfe:	2302      	movs	r3, #2
 8004d00:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d04:	2300      	movs	r3, #0
 8004d06:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004d0a:	2302      	movs	r3, #2
 8004d0c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004d10:	2307      	movs	r3, #7
 8004d12:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004d16:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8004d1a:	4619      	mov	r1, r3
 8004d1c:	4837      	ldr	r0, [pc, #220]	@ (8004dfc <HAL_UART_MspInit+0x31c>)
 8004d1e:	f003 f943 	bl	8007fa8 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream0;
 8004d22:	4b37      	ldr	r3, [pc, #220]	@ (8004e00 <HAL_UART_MspInit+0x320>)
 8004d24:	4a37      	ldr	r2, [pc, #220]	@ (8004e04 <HAL_UART_MspInit+0x324>)
 8004d26:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8004d28:	4b35      	ldr	r3, [pc, #212]	@ (8004e00 <HAL_UART_MspInit+0x320>)
 8004d2a:	222d      	movs	r2, #45	@ 0x2d
 8004d2c:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004d2e:	4b34      	ldr	r3, [pc, #208]	@ (8004e00 <HAL_UART_MspInit+0x320>)
 8004d30:	2200      	movs	r2, #0
 8004d32:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004d34:	4b32      	ldr	r3, [pc, #200]	@ (8004e00 <HAL_UART_MspInit+0x320>)
 8004d36:	2200      	movs	r2, #0
 8004d38:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004d3a:	4b31      	ldr	r3, [pc, #196]	@ (8004e00 <HAL_UART_MspInit+0x320>)
 8004d3c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004d40:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004d42:	4b2f      	ldr	r3, [pc, #188]	@ (8004e00 <HAL_UART_MspInit+0x320>)
 8004d44:	2200      	movs	r2, #0
 8004d46:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004d48:	4b2d      	ldr	r3, [pc, #180]	@ (8004e00 <HAL_UART_MspInit+0x320>)
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8004d4e:	4b2c      	ldr	r3, [pc, #176]	@ (8004e00 <HAL_UART_MspInit+0x320>)
 8004d50:	2200      	movs	r2, #0
 8004d52:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8004d54:	4b2a      	ldr	r3, [pc, #168]	@ (8004e00 <HAL_UART_MspInit+0x320>)
 8004d56:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004d5a:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004d5c:	4b28      	ldr	r3, [pc, #160]	@ (8004e00 <HAL_UART_MspInit+0x320>)
 8004d5e:	2200      	movs	r2, #0
 8004d60:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8004d62:	4827      	ldr	r0, [pc, #156]	@ (8004e00 <HAL_UART_MspInit+0x320>)
 8004d64:	f000 faca 	bl	80052fc <HAL_DMA_Init>
 8004d68:	4603      	mov	r3, r0
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d001      	beq.n	8004d72 <HAL_UART_MspInit+0x292>
      Error_Handler();
 8004d6e:	f7fd fbfd 	bl	800256c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	4a22      	ldr	r2, [pc, #136]	@ (8004e00 <HAL_UART_MspInit+0x320>)
 8004d76:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8004d7a:	4a21      	ldr	r2, [pc, #132]	@ (8004e00 <HAL_UART_MspInit+0x320>)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8004d80:	4b21      	ldr	r3, [pc, #132]	@ (8004e08 <HAL_UART_MspInit+0x328>)
 8004d82:	4a22      	ldr	r2, [pc, #136]	@ (8004e0c <HAL_UART_MspInit+0x32c>)
 8004d84:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8004d86:	4b20      	ldr	r3, [pc, #128]	@ (8004e08 <HAL_UART_MspInit+0x328>)
 8004d88:	222e      	movs	r2, #46	@ 0x2e
 8004d8a:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004d8c:	4b1e      	ldr	r3, [pc, #120]	@ (8004e08 <HAL_UART_MspInit+0x328>)
 8004d8e:	2240      	movs	r2, #64	@ 0x40
 8004d90:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004d92:	4b1d      	ldr	r3, [pc, #116]	@ (8004e08 <HAL_UART_MspInit+0x328>)
 8004d94:	2200      	movs	r2, #0
 8004d96:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004d98:	4b1b      	ldr	r3, [pc, #108]	@ (8004e08 <HAL_UART_MspInit+0x328>)
 8004d9a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004d9e:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004da0:	4b19      	ldr	r3, [pc, #100]	@ (8004e08 <HAL_UART_MspInit+0x328>)
 8004da2:	2200      	movs	r2, #0
 8004da4:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004da6:	4b18      	ldr	r3, [pc, #96]	@ (8004e08 <HAL_UART_MspInit+0x328>)
 8004da8:	2200      	movs	r2, #0
 8004daa:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8004dac:	4b16      	ldr	r3, [pc, #88]	@ (8004e08 <HAL_UART_MspInit+0x328>)
 8004dae:	2200      	movs	r2, #0
 8004db0:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8004db2:	4b15      	ldr	r3, [pc, #84]	@ (8004e08 <HAL_UART_MspInit+0x328>)
 8004db4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004db8:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004dba:	4b13      	ldr	r3, [pc, #76]	@ (8004e08 <HAL_UART_MspInit+0x328>)
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8004dc0:	4811      	ldr	r0, [pc, #68]	@ (8004e08 <HAL_UART_MspInit+0x328>)
 8004dc2:	f000 fa9b 	bl	80052fc <HAL_DMA_Init>
 8004dc6:	4603      	mov	r3, r0
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d001      	beq.n	8004dd0 <HAL_UART_MspInit+0x2f0>
      Error_Handler();
 8004dcc:	f7fd fbce 	bl	800256c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	4a0d      	ldr	r2, [pc, #52]	@ (8004e08 <HAL_UART_MspInit+0x328>)
 8004dd4:	67da      	str	r2, [r3, #124]	@ 0x7c
 8004dd6:	4a0c      	ldr	r2, [pc, #48]	@ (8004e08 <HAL_UART_MspInit+0x328>)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 2, 0);
 8004ddc:	2200      	movs	r2, #0
 8004dde:	2102      	movs	r1, #2
 8004de0:	2027      	movs	r0, #39	@ 0x27
 8004de2:	f000 f9de 	bl	80051a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004de6:	2027      	movs	r0, #39	@ 0x27
 8004de8:	f000 f9f5 	bl	80051d6 <HAL_NVIC_EnableIRQ>
}
 8004dec:	bf00      	nop
 8004dee:	37f0      	adds	r7, #240	@ 0xf0
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bd80      	pop	{r7, pc}
 8004df4:	40004800 	.word	0x40004800
 8004df8:	58024400 	.word	0x58024400
 8004dfc:	58020400 	.word	0x58020400
 8004e00:	24001468 	.word	0x24001468
 8004e04:	40020010 	.word	0x40020010
 8004e08:	240014e0 	.word	0x240014e0
 8004e0c:	40020058 	.word	0x40020058

08004e10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8004e10:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8004e4c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8004e14:	f7fe fb42 	bl	800349c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8004e18:	f7fe faa0 	bl	800335c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004e1c:	480c      	ldr	r0, [pc, #48]	@ (8004e50 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004e1e:	490d      	ldr	r1, [pc, #52]	@ (8004e54 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004e20:	4a0d      	ldr	r2, [pc, #52]	@ (8004e58 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004e22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004e24:	e002      	b.n	8004e2c <LoopCopyDataInit>

08004e26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004e26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004e28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004e2a:	3304      	adds	r3, #4

08004e2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004e2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004e2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004e30:	d3f9      	bcc.n	8004e26 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004e32:	4a0a      	ldr	r2, [pc, #40]	@ (8004e5c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004e34:	4c0a      	ldr	r4, [pc, #40]	@ (8004e60 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004e36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004e38:	e001      	b.n	8004e3e <LoopFillZerobss>

08004e3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004e3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004e3c:	3204      	adds	r2, #4

08004e3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004e3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004e40:	d3fb      	bcc.n	8004e3a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004e42:	f010 fc73 	bl	801572c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004e46:	f7fd fa73 	bl	8002330 <main>
  bx  lr
 8004e4a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004e4c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8004e50:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8004e54:	24000194 	.word	0x24000194
  ldr r2, =_sidata
 8004e58:	08016fdc 	.word	0x08016fdc
  ldr r2, =_sbss
 8004e5c:	240001a0 	.word	0x240001a0
  ldr r4, =_ebss
 8004e60:	24003288 	.word	0x24003288

08004e64 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004e64:	e7fe      	b.n	8004e64 <ADC3_IRQHandler>
	...

08004e68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b082      	sub	sp, #8
 8004e6c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004e6e:	2003      	movs	r0, #3
 8004e70:	f000 f98c 	bl	800518c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004e74:	f007 f87c 	bl	800bf70 <HAL_RCC_GetSysClockFreq>
 8004e78:	4602      	mov	r2, r0
 8004e7a:	4b15      	ldr	r3, [pc, #84]	@ (8004ed0 <HAL_Init+0x68>)
 8004e7c:	699b      	ldr	r3, [r3, #24]
 8004e7e:	0a1b      	lsrs	r3, r3, #8
 8004e80:	f003 030f 	and.w	r3, r3, #15
 8004e84:	4913      	ldr	r1, [pc, #76]	@ (8004ed4 <HAL_Init+0x6c>)
 8004e86:	5ccb      	ldrb	r3, [r1, r3]
 8004e88:	f003 031f 	and.w	r3, r3, #31
 8004e8c:	fa22 f303 	lsr.w	r3, r2, r3
 8004e90:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004e92:	4b0f      	ldr	r3, [pc, #60]	@ (8004ed0 <HAL_Init+0x68>)
 8004e94:	699b      	ldr	r3, [r3, #24]
 8004e96:	f003 030f 	and.w	r3, r3, #15
 8004e9a:	4a0e      	ldr	r2, [pc, #56]	@ (8004ed4 <HAL_Init+0x6c>)
 8004e9c:	5cd3      	ldrb	r3, [r2, r3]
 8004e9e:	f003 031f 	and.w	r3, r3, #31
 8004ea2:	687a      	ldr	r2, [r7, #4]
 8004ea4:	fa22 f303 	lsr.w	r3, r2, r3
 8004ea8:	4a0b      	ldr	r2, [pc, #44]	@ (8004ed8 <HAL_Init+0x70>)
 8004eaa:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004eac:	4a0b      	ldr	r2, [pc, #44]	@ (8004edc <HAL_Init+0x74>)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004eb2:	200f      	movs	r0, #15
 8004eb4:	f000 f814 	bl	8004ee0 <HAL_InitTick>
 8004eb8:	4603      	mov	r3, r0
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d001      	beq.n	8004ec2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	e002      	b.n	8004ec8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8004ec2:	f7fe f935 	bl	8003130 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004ec6:	2300      	movs	r3, #0
}
 8004ec8:	4618      	mov	r0, r3
 8004eca:	3708      	adds	r7, #8
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}
 8004ed0:	58024400 	.word	0x58024400
 8004ed4:	08016e58 	.word	0x08016e58
 8004ed8:	2400003c 	.word	0x2400003c
 8004edc:	24000038 	.word	0x24000038

08004ee0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b082      	sub	sp, #8
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8004ee8:	4b15      	ldr	r3, [pc, #84]	@ (8004f40 <HAL_InitTick+0x60>)
 8004eea:	781b      	ldrb	r3, [r3, #0]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d101      	bne.n	8004ef4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	e021      	b.n	8004f38 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8004ef4:	4b13      	ldr	r3, [pc, #76]	@ (8004f44 <HAL_InitTick+0x64>)
 8004ef6:	681a      	ldr	r2, [r3, #0]
 8004ef8:	4b11      	ldr	r3, [pc, #68]	@ (8004f40 <HAL_InitTick+0x60>)
 8004efa:	781b      	ldrb	r3, [r3, #0]
 8004efc:	4619      	mov	r1, r3
 8004efe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004f02:	fbb3 f3f1 	udiv	r3, r3, r1
 8004f06:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	f000 f971 	bl	80051f2 <HAL_SYSTICK_Config>
 8004f10:	4603      	mov	r3, r0
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d001      	beq.n	8004f1a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8004f16:	2301      	movs	r3, #1
 8004f18:	e00e      	b.n	8004f38 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2b0f      	cmp	r3, #15
 8004f1e:	d80a      	bhi.n	8004f36 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004f20:	2200      	movs	r2, #0
 8004f22:	6879      	ldr	r1, [r7, #4]
 8004f24:	f04f 30ff 	mov.w	r0, #4294967295
 8004f28:	f000 f93b 	bl	80051a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004f2c:	4a06      	ldr	r2, [pc, #24]	@ (8004f48 <HAL_InitTick+0x68>)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004f32:	2300      	movs	r3, #0
 8004f34:	e000      	b.n	8004f38 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8004f36:	2301      	movs	r3, #1
}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	3708      	adds	r7, #8
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bd80      	pop	{r7, pc}
 8004f40:	2400004c 	.word	0x2400004c
 8004f44:	24000038 	.word	0x24000038
 8004f48:	24000048 	.word	0x24000048

08004f4c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004f50:	4b06      	ldr	r3, [pc, #24]	@ (8004f6c <HAL_IncTick+0x20>)
 8004f52:	781b      	ldrb	r3, [r3, #0]
 8004f54:	461a      	mov	r2, r3
 8004f56:	4b06      	ldr	r3, [pc, #24]	@ (8004f70 <HAL_IncTick+0x24>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4413      	add	r3, r2
 8004f5c:	4a04      	ldr	r2, [pc, #16]	@ (8004f70 <HAL_IncTick+0x24>)
 8004f5e:	6013      	str	r3, [r2, #0]
}
 8004f60:	bf00      	nop
 8004f62:	46bd      	mov	sp, r7
 8004f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f68:	4770      	bx	lr
 8004f6a:	bf00      	nop
 8004f6c:	2400004c 	.word	0x2400004c
 8004f70:	24001558 	.word	0x24001558

08004f74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004f74:	b480      	push	{r7}
 8004f76:	af00      	add	r7, sp, #0
  return uwTick;
 8004f78:	4b03      	ldr	r3, [pc, #12]	@ (8004f88 <HAL_GetTick+0x14>)
 8004f7a:	681b      	ldr	r3, [r3, #0]
}
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f84:	4770      	bx	lr
 8004f86:	bf00      	nop
 8004f88:	24001558 	.word	0x24001558

08004f8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b084      	sub	sp, #16
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004f94:	f7ff ffee 	bl	8004f74 <HAL_GetTick>
 8004f98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fa4:	d005      	beq.n	8004fb2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004fa6:	4b0a      	ldr	r3, [pc, #40]	@ (8004fd0 <HAL_Delay+0x44>)
 8004fa8:	781b      	ldrb	r3, [r3, #0]
 8004faa:	461a      	mov	r2, r3
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	4413      	add	r3, r2
 8004fb0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004fb2:	bf00      	nop
 8004fb4:	f7ff ffde 	bl	8004f74 <HAL_GetTick>
 8004fb8:	4602      	mov	r2, r0
 8004fba:	68bb      	ldr	r3, [r7, #8]
 8004fbc:	1ad3      	subs	r3, r2, r3
 8004fbe:	68fa      	ldr	r2, [r7, #12]
 8004fc0:	429a      	cmp	r2, r3
 8004fc2:	d8f7      	bhi.n	8004fb4 <HAL_Delay+0x28>
  {
  }
}
 8004fc4:	bf00      	nop
 8004fc6:	bf00      	nop
 8004fc8:	3710      	adds	r7, #16
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd80      	pop	{r7, pc}
 8004fce:	bf00      	nop
 8004fd0:	2400004c 	.word	0x2400004c

08004fd4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8004fd8:	4b03      	ldr	r3, [pc, #12]	@ (8004fe8 <HAL_GetREVID+0x14>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	0c1b      	lsrs	r3, r3, #16
}
 8004fde:	4618      	mov	r0, r3
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe6:	4770      	bx	lr
 8004fe8:	5c001000 	.word	0x5c001000

08004fec <__NVIC_SetPriorityGrouping>:
{
 8004fec:	b480      	push	{r7}
 8004fee:	b085      	sub	sp, #20
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	f003 0307 	and.w	r3, r3, #7
 8004ffa:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004ffc:	4b0b      	ldr	r3, [pc, #44]	@ (800502c <__NVIC_SetPriorityGrouping+0x40>)
 8004ffe:	68db      	ldr	r3, [r3, #12]
 8005000:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005002:	68ba      	ldr	r2, [r7, #8]
 8005004:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005008:	4013      	ands	r3, r2
 800500a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005014:	4b06      	ldr	r3, [pc, #24]	@ (8005030 <__NVIC_SetPriorityGrouping+0x44>)
 8005016:	4313      	orrs	r3, r2
 8005018:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800501a:	4a04      	ldr	r2, [pc, #16]	@ (800502c <__NVIC_SetPriorityGrouping+0x40>)
 800501c:	68bb      	ldr	r3, [r7, #8]
 800501e:	60d3      	str	r3, [r2, #12]
}
 8005020:	bf00      	nop
 8005022:	3714      	adds	r7, #20
 8005024:	46bd      	mov	sp, r7
 8005026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502a:	4770      	bx	lr
 800502c:	e000ed00 	.word	0xe000ed00
 8005030:	05fa0000 	.word	0x05fa0000

08005034 <__NVIC_GetPriorityGrouping>:
{
 8005034:	b480      	push	{r7}
 8005036:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005038:	4b04      	ldr	r3, [pc, #16]	@ (800504c <__NVIC_GetPriorityGrouping+0x18>)
 800503a:	68db      	ldr	r3, [r3, #12]
 800503c:	0a1b      	lsrs	r3, r3, #8
 800503e:	f003 0307 	and.w	r3, r3, #7
}
 8005042:	4618      	mov	r0, r3
 8005044:	46bd      	mov	sp, r7
 8005046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504a:	4770      	bx	lr
 800504c:	e000ed00 	.word	0xe000ed00

08005050 <__NVIC_EnableIRQ>:
{
 8005050:	b480      	push	{r7}
 8005052:	b083      	sub	sp, #12
 8005054:	af00      	add	r7, sp, #0
 8005056:	4603      	mov	r3, r0
 8005058:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800505a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800505e:	2b00      	cmp	r3, #0
 8005060:	db0b      	blt.n	800507a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005062:	88fb      	ldrh	r3, [r7, #6]
 8005064:	f003 021f 	and.w	r2, r3, #31
 8005068:	4907      	ldr	r1, [pc, #28]	@ (8005088 <__NVIC_EnableIRQ+0x38>)
 800506a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800506e:	095b      	lsrs	r3, r3, #5
 8005070:	2001      	movs	r0, #1
 8005072:	fa00 f202 	lsl.w	r2, r0, r2
 8005076:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800507a:	bf00      	nop
 800507c:	370c      	adds	r7, #12
 800507e:	46bd      	mov	sp, r7
 8005080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005084:	4770      	bx	lr
 8005086:	bf00      	nop
 8005088:	e000e100 	.word	0xe000e100

0800508c <__NVIC_SetPriority>:
{
 800508c:	b480      	push	{r7}
 800508e:	b083      	sub	sp, #12
 8005090:	af00      	add	r7, sp, #0
 8005092:	4603      	mov	r3, r0
 8005094:	6039      	str	r1, [r7, #0]
 8005096:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005098:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800509c:	2b00      	cmp	r3, #0
 800509e:	db0a      	blt.n	80050b6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	b2da      	uxtb	r2, r3
 80050a4:	490c      	ldr	r1, [pc, #48]	@ (80050d8 <__NVIC_SetPriority+0x4c>)
 80050a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80050aa:	0112      	lsls	r2, r2, #4
 80050ac:	b2d2      	uxtb	r2, r2
 80050ae:	440b      	add	r3, r1
 80050b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80050b4:	e00a      	b.n	80050cc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	b2da      	uxtb	r2, r3
 80050ba:	4908      	ldr	r1, [pc, #32]	@ (80050dc <__NVIC_SetPriority+0x50>)
 80050bc:	88fb      	ldrh	r3, [r7, #6]
 80050be:	f003 030f 	and.w	r3, r3, #15
 80050c2:	3b04      	subs	r3, #4
 80050c4:	0112      	lsls	r2, r2, #4
 80050c6:	b2d2      	uxtb	r2, r2
 80050c8:	440b      	add	r3, r1
 80050ca:	761a      	strb	r2, [r3, #24]
}
 80050cc:	bf00      	nop
 80050ce:	370c      	adds	r7, #12
 80050d0:	46bd      	mov	sp, r7
 80050d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d6:	4770      	bx	lr
 80050d8:	e000e100 	.word	0xe000e100
 80050dc:	e000ed00 	.word	0xe000ed00

080050e0 <NVIC_EncodePriority>:
{
 80050e0:	b480      	push	{r7}
 80050e2:	b089      	sub	sp, #36	@ 0x24
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	60f8      	str	r0, [r7, #12]
 80050e8:	60b9      	str	r1, [r7, #8]
 80050ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	f003 0307 	and.w	r3, r3, #7
 80050f2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80050f4:	69fb      	ldr	r3, [r7, #28]
 80050f6:	f1c3 0307 	rsb	r3, r3, #7
 80050fa:	2b04      	cmp	r3, #4
 80050fc:	bf28      	it	cs
 80050fe:	2304      	movcs	r3, #4
 8005100:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005102:	69fb      	ldr	r3, [r7, #28]
 8005104:	3304      	adds	r3, #4
 8005106:	2b06      	cmp	r3, #6
 8005108:	d902      	bls.n	8005110 <NVIC_EncodePriority+0x30>
 800510a:	69fb      	ldr	r3, [r7, #28]
 800510c:	3b03      	subs	r3, #3
 800510e:	e000      	b.n	8005112 <NVIC_EncodePriority+0x32>
 8005110:	2300      	movs	r3, #0
 8005112:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005114:	f04f 32ff 	mov.w	r2, #4294967295
 8005118:	69bb      	ldr	r3, [r7, #24]
 800511a:	fa02 f303 	lsl.w	r3, r2, r3
 800511e:	43da      	mvns	r2, r3
 8005120:	68bb      	ldr	r3, [r7, #8]
 8005122:	401a      	ands	r2, r3
 8005124:	697b      	ldr	r3, [r7, #20]
 8005126:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005128:	f04f 31ff 	mov.w	r1, #4294967295
 800512c:	697b      	ldr	r3, [r7, #20]
 800512e:	fa01 f303 	lsl.w	r3, r1, r3
 8005132:	43d9      	mvns	r1, r3
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005138:	4313      	orrs	r3, r2
}
 800513a:	4618      	mov	r0, r3
 800513c:	3724      	adds	r7, #36	@ 0x24
 800513e:	46bd      	mov	sp, r7
 8005140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005144:	4770      	bx	lr
	...

08005148 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005148:	b580      	push	{r7, lr}
 800514a:	b082      	sub	sp, #8
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	3b01      	subs	r3, #1
 8005154:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005158:	d301      	bcc.n	800515e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800515a:	2301      	movs	r3, #1
 800515c:	e00f      	b.n	800517e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800515e:	4a0a      	ldr	r2, [pc, #40]	@ (8005188 <SysTick_Config+0x40>)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	3b01      	subs	r3, #1
 8005164:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005166:	210f      	movs	r1, #15
 8005168:	f04f 30ff 	mov.w	r0, #4294967295
 800516c:	f7ff ff8e 	bl	800508c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005170:	4b05      	ldr	r3, [pc, #20]	@ (8005188 <SysTick_Config+0x40>)
 8005172:	2200      	movs	r2, #0
 8005174:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005176:	4b04      	ldr	r3, [pc, #16]	@ (8005188 <SysTick_Config+0x40>)
 8005178:	2207      	movs	r2, #7
 800517a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800517c:	2300      	movs	r3, #0
}
 800517e:	4618      	mov	r0, r3
 8005180:	3708      	adds	r7, #8
 8005182:	46bd      	mov	sp, r7
 8005184:	bd80      	pop	{r7, pc}
 8005186:	bf00      	nop
 8005188:	e000e010 	.word	0xe000e010

0800518c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b082      	sub	sp, #8
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005194:	6878      	ldr	r0, [r7, #4]
 8005196:	f7ff ff29 	bl	8004fec <__NVIC_SetPriorityGrouping>
}
 800519a:	bf00      	nop
 800519c:	3708      	adds	r7, #8
 800519e:	46bd      	mov	sp, r7
 80051a0:	bd80      	pop	{r7, pc}

080051a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80051a2:	b580      	push	{r7, lr}
 80051a4:	b086      	sub	sp, #24
 80051a6:	af00      	add	r7, sp, #0
 80051a8:	4603      	mov	r3, r0
 80051aa:	60b9      	str	r1, [r7, #8]
 80051ac:	607a      	str	r2, [r7, #4]
 80051ae:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80051b0:	f7ff ff40 	bl	8005034 <__NVIC_GetPriorityGrouping>
 80051b4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80051b6:	687a      	ldr	r2, [r7, #4]
 80051b8:	68b9      	ldr	r1, [r7, #8]
 80051ba:	6978      	ldr	r0, [r7, #20]
 80051bc:	f7ff ff90 	bl	80050e0 <NVIC_EncodePriority>
 80051c0:	4602      	mov	r2, r0
 80051c2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80051c6:	4611      	mov	r1, r2
 80051c8:	4618      	mov	r0, r3
 80051ca:	f7ff ff5f 	bl	800508c <__NVIC_SetPriority>
}
 80051ce:	bf00      	nop
 80051d0:	3718      	adds	r7, #24
 80051d2:	46bd      	mov	sp, r7
 80051d4:	bd80      	pop	{r7, pc}

080051d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80051d6:	b580      	push	{r7, lr}
 80051d8:	b082      	sub	sp, #8
 80051da:	af00      	add	r7, sp, #0
 80051dc:	4603      	mov	r3, r0
 80051de:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80051e0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80051e4:	4618      	mov	r0, r3
 80051e6:	f7ff ff33 	bl	8005050 <__NVIC_EnableIRQ>
}
 80051ea:	bf00      	nop
 80051ec:	3708      	adds	r7, #8
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bd80      	pop	{r7, pc}

080051f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80051f2:	b580      	push	{r7, lr}
 80051f4:	b082      	sub	sp, #8
 80051f6:	af00      	add	r7, sp, #0
 80051f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80051fa:	6878      	ldr	r0, [r7, #4]
 80051fc:	f7ff ffa4 	bl	8005148 <SysTick_Config>
 8005200:	4603      	mov	r3, r0
}
 8005202:	4618      	mov	r0, r3
 8005204:	3708      	adds	r7, #8
 8005206:	46bd      	mov	sp, r7
 8005208:	bd80      	pop	{r7, pc}
	...

0800520c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800520c:	b480      	push	{r7}
 800520e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8005210:	f3bf 8f5f 	dmb	sy
}
 8005214:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8005216:	4b07      	ldr	r3, [pc, #28]	@ (8005234 <HAL_MPU_Disable+0x28>)
 8005218:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800521a:	4a06      	ldr	r2, [pc, #24]	@ (8005234 <HAL_MPU_Disable+0x28>)
 800521c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005220:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8005222:	4b05      	ldr	r3, [pc, #20]	@ (8005238 <HAL_MPU_Disable+0x2c>)
 8005224:	2200      	movs	r2, #0
 8005226:	605a      	str	r2, [r3, #4]
}
 8005228:	bf00      	nop
 800522a:	46bd      	mov	sp, r7
 800522c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005230:	4770      	bx	lr
 8005232:	bf00      	nop
 8005234:	e000ed00 	.word	0xe000ed00
 8005238:	e000ed90 	.word	0xe000ed90

0800523c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 800523c:	b480      	push	{r7}
 800523e:	b083      	sub	sp, #12
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8005244:	4a0b      	ldr	r2, [pc, #44]	@ (8005274 <HAL_MPU_Enable+0x38>)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	f043 0301 	orr.w	r3, r3, #1
 800524c:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800524e:	4b0a      	ldr	r3, [pc, #40]	@ (8005278 <HAL_MPU_Enable+0x3c>)
 8005250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005252:	4a09      	ldr	r2, [pc, #36]	@ (8005278 <HAL_MPU_Enable+0x3c>)
 8005254:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005258:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800525a:	f3bf 8f4f 	dsb	sy
}
 800525e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005260:	f3bf 8f6f 	isb	sy
}
 8005264:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8005266:	bf00      	nop
 8005268:	370c      	adds	r7, #12
 800526a:	46bd      	mov	sp, r7
 800526c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005270:	4770      	bx	lr
 8005272:	bf00      	nop
 8005274:	e000ed90 	.word	0xe000ed90
 8005278:	e000ed00 	.word	0xe000ed00

0800527c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 800527c:	b480      	push	{r7}
 800527e:	b083      	sub	sp, #12
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	785a      	ldrb	r2, [r3, #1]
 8005288:	4b1b      	ldr	r3, [pc, #108]	@ (80052f8 <HAL_MPU_ConfigRegion+0x7c>)
 800528a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 800528c:	4b1a      	ldr	r3, [pc, #104]	@ (80052f8 <HAL_MPU_ConfigRegion+0x7c>)
 800528e:	691b      	ldr	r3, [r3, #16]
 8005290:	4a19      	ldr	r2, [pc, #100]	@ (80052f8 <HAL_MPU_ConfigRegion+0x7c>)
 8005292:	f023 0301 	bic.w	r3, r3, #1
 8005296:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8005298:	4a17      	ldr	r2, [pc, #92]	@ (80052f8 <HAL_MPU_ConfigRegion+0x7c>)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	7b1b      	ldrb	r3, [r3, #12]
 80052a4:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	7adb      	ldrb	r3, [r3, #11]
 80052aa:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80052ac:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	7a9b      	ldrb	r3, [r3, #10]
 80052b2:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80052b4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	7b5b      	ldrb	r3, [r3, #13]
 80052ba:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80052bc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	7b9b      	ldrb	r3, [r3, #14]
 80052c2:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80052c4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	7bdb      	ldrb	r3, [r3, #15]
 80052ca:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80052cc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	7a5b      	ldrb	r3, [r3, #9]
 80052d2:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80052d4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	7a1b      	ldrb	r3, [r3, #8]
 80052da:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80052dc:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80052de:	687a      	ldr	r2, [r7, #4]
 80052e0:	7812      	ldrb	r2, [r2, #0]
 80052e2:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80052e4:	4a04      	ldr	r2, [pc, #16]	@ (80052f8 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80052e6:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80052e8:	6113      	str	r3, [r2, #16]
}
 80052ea:	bf00      	nop
 80052ec:	370c      	adds	r7, #12
 80052ee:	46bd      	mov	sp, r7
 80052f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f4:	4770      	bx	lr
 80052f6:	bf00      	nop
 80052f8:	e000ed90 	.word	0xe000ed90

080052fc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b086      	sub	sp, #24
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8005304:	f7ff fe36 	bl	8004f74 <HAL_GetTick>
 8005308:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d101      	bne.n	8005314 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8005310:	2301      	movs	r3, #1
 8005312:	e316      	b.n	8005942 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a66      	ldr	r2, [pc, #408]	@ (80054b4 <HAL_DMA_Init+0x1b8>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d04a      	beq.n	80053b4 <HAL_DMA_Init+0xb8>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4a65      	ldr	r2, [pc, #404]	@ (80054b8 <HAL_DMA_Init+0x1bc>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d045      	beq.n	80053b4 <HAL_DMA_Init+0xb8>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4a63      	ldr	r2, [pc, #396]	@ (80054bc <HAL_DMA_Init+0x1c0>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d040      	beq.n	80053b4 <HAL_DMA_Init+0xb8>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4a62      	ldr	r2, [pc, #392]	@ (80054c0 <HAL_DMA_Init+0x1c4>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d03b      	beq.n	80053b4 <HAL_DMA_Init+0xb8>
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a60      	ldr	r2, [pc, #384]	@ (80054c4 <HAL_DMA_Init+0x1c8>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d036      	beq.n	80053b4 <HAL_DMA_Init+0xb8>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	4a5f      	ldr	r2, [pc, #380]	@ (80054c8 <HAL_DMA_Init+0x1cc>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d031      	beq.n	80053b4 <HAL_DMA_Init+0xb8>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	4a5d      	ldr	r2, [pc, #372]	@ (80054cc <HAL_DMA_Init+0x1d0>)
 8005356:	4293      	cmp	r3, r2
 8005358:	d02c      	beq.n	80053b4 <HAL_DMA_Init+0xb8>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4a5c      	ldr	r2, [pc, #368]	@ (80054d0 <HAL_DMA_Init+0x1d4>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d027      	beq.n	80053b4 <HAL_DMA_Init+0xb8>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4a5a      	ldr	r2, [pc, #360]	@ (80054d4 <HAL_DMA_Init+0x1d8>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d022      	beq.n	80053b4 <HAL_DMA_Init+0xb8>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4a59      	ldr	r2, [pc, #356]	@ (80054d8 <HAL_DMA_Init+0x1dc>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d01d      	beq.n	80053b4 <HAL_DMA_Init+0xb8>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a57      	ldr	r2, [pc, #348]	@ (80054dc <HAL_DMA_Init+0x1e0>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d018      	beq.n	80053b4 <HAL_DMA_Init+0xb8>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4a56      	ldr	r2, [pc, #344]	@ (80054e0 <HAL_DMA_Init+0x1e4>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d013      	beq.n	80053b4 <HAL_DMA_Init+0xb8>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a54      	ldr	r2, [pc, #336]	@ (80054e4 <HAL_DMA_Init+0x1e8>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d00e      	beq.n	80053b4 <HAL_DMA_Init+0xb8>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	4a53      	ldr	r2, [pc, #332]	@ (80054e8 <HAL_DMA_Init+0x1ec>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d009      	beq.n	80053b4 <HAL_DMA_Init+0xb8>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4a51      	ldr	r2, [pc, #324]	@ (80054ec <HAL_DMA_Init+0x1f0>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d004      	beq.n	80053b4 <HAL_DMA_Init+0xb8>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4a50      	ldr	r2, [pc, #320]	@ (80054f0 <HAL_DMA_Init+0x1f4>)
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d101      	bne.n	80053b8 <HAL_DMA_Init+0xbc>
 80053b4:	2301      	movs	r3, #1
 80053b6:	e000      	b.n	80053ba <HAL_DMA_Init+0xbe>
 80053b8:	2300      	movs	r3, #0
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	f000 813b 	beq.w	8005636 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2202      	movs	r2, #2
 80053c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2200      	movs	r2, #0
 80053cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4a37      	ldr	r2, [pc, #220]	@ (80054b4 <HAL_DMA_Init+0x1b8>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d04a      	beq.n	8005470 <HAL_DMA_Init+0x174>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	4a36      	ldr	r2, [pc, #216]	@ (80054b8 <HAL_DMA_Init+0x1bc>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d045      	beq.n	8005470 <HAL_DMA_Init+0x174>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	4a34      	ldr	r2, [pc, #208]	@ (80054bc <HAL_DMA_Init+0x1c0>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d040      	beq.n	8005470 <HAL_DMA_Init+0x174>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	4a33      	ldr	r2, [pc, #204]	@ (80054c0 <HAL_DMA_Init+0x1c4>)
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d03b      	beq.n	8005470 <HAL_DMA_Init+0x174>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	4a31      	ldr	r2, [pc, #196]	@ (80054c4 <HAL_DMA_Init+0x1c8>)
 80053fe:	4293      	cmp	r3, r2
 8005400:	d036      	beq.n	8005470 <HAL_DMA_Init+0x174>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4a30      	ldr	r2, [pc, #192]	@ (80054c8 <HAL_DMA_Init+0x1cc>)
 8005408:	4293      	cmp	r3, r2
 800540a:	d031      	beq.n	8005470 <HAL_DMA_Init+0x174>
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	4a2e      	ldr	r2, [pc, #184]	@ (80054cc <HAL_DMA_Init+0x1d0>)
 8005412:	4293      	cmp	r3, r2
 8005414:	d02c      	beq.n	8005470 <HAL_DMA_Init+0x174>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	4a2d      	ldr	r2, [pc, #180]	@ (80054d0 <HAL_DMA_Init+0x1d4>)
 800541c:	4293      	cmp	r3, r2
 800541e:	d027      	beq.n	8005470 <HAL_DMA_Init+0x174>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	4a2b      	ldr	r2, [pc, #172]	@ (80054d4 <HAL_DMA_Init+0x1d8>)
 8005426:	4293      	cmp	r3, r2
 8005428:	d022      	beq.n	8005470 <HAL_DMA_Init+0x174>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	4a2a      	ldr	r2, [pc, #168]	@ (80054d8 <HAL_DMA_Init+0x1dc>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d01d      	beq.n	8005470 <HAL_DMA_Init+0x174>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	4a28      	ldr	r2, [pc, #160]	@ (80054dc <HAL_DMA_Init+0x1e0>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d018      	beq.n	8005470 <HAL_DMA_Init+0x174>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4a27      	ldr	r2, [pc, #156]	@ (80054e0 <HAL_DMA_Init+0x1e4>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d013      	beq.n	8005470 <HAL_DMA_Init+0x174>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4a25      	ldr	r2, [pc, #148]	@ (80054e4 <HAL_DMA_Init+0x1e8>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d00e      	beq.n	8005470 <HAL_DMA_Init+0x174>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	4a24      	ldr	r2, [pc, #144]	@ (80054e8 <HAL_DMA_Init+0x1ec>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d009      	beq.n	8005470 <HAL_DMA_Init+0x174>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	4a22      	ldr	r2, [pc, #136]	@ (80054ec <HAL_DMA_Init+0x1f0>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d004      	beq.n	8005470 <HAL_DMA_Init+0x174>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	4a21      	ldr	r2, [pc, #132]	@ (80054f0 <HAL_DMA_Init+0x1f4>)
 800546c:	4293      	cmp	r3, r2
 800546e:	d108      	bne.n	8005482 <HAL_DMA_Init+0x186>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	681a      	ldr	r2, [r3, #0]
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f022 0201 	bic.w	r2, r2, #1
 800547e:	601a      	str	r2, [r3, #0]
 8005480:	e007      	b.n	8005492 <HAL_DMA_Init+0x196>
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	681a      	ldr	r2, [r3, #0]
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f022 0201 	bic.w	r2, r2, #1
 8005490:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005492:	e02f      	b.n	80054f4 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005494:	f7ff fd6e 	bl	8004f74 <HAL_GetTick>
 8005498:	4602      	mov	r2, r0
 800549a:	693b      	ldr	r3, [r7, #16]
 800549c:	1ad3      	subs	r3, r2, r3
 800549e:	2b05      	cmp	r3, #5
 80054a0:	d928      	bls.n	80054f4 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2220      	movs	r2, #32
 80054a6:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2203      	movs	r2, #3
 80054ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 80054b0:	2301      	movs	r3, #1
 80054b2:	e246      	b.n	8005942 <HAL_DMA_Init+0x646>
 80054b4:	40020010 	.word	0x40020010
 80054b8:	40020028 	.word	0x40020028
 80054bc:	40020040 	.word	0x40020040
 80054c0:	40020058 	.word	0x40020058
 80054c4:	40020070 	.word	0x40020070
 80054c8:	40020088 	.word	0x40020088
 80054cc:	400200a0 	.word	0x400200a0
 80054d0:	400200b8 	.word	0x400200b8
 80054d4:	40020410 	.word	0x40020410
 80054d8:	40020428 	.word	0x40020428
 80054dc:	40020440 	.word	0x40020440
 80054e0:	40020458 	.word	0x40020458
 80054e4:	40020470 	.word	0x40020470
 80054e8:	40020488 	.word	0x40020488
 80054ec:	400204a0 	.word	0x400204a0
 80054f0:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f003 0301 	and.w	r3, r3, #1
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d1c8      	bne.n	8005494 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800550a:	697a      	ldr	r2, [r7, #20]
 800550c:	4b83      	ldr	r3, [pc, #524]	@ (800571c <HAL_DMA_Init+0x420>)
 800550e:	4013      	ands	r3, r2
 8005510:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800551a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	691b      	ldr	r3, [r3, #16]
 8005520:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005526:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	699b      	ldr	r3, [r3, #24]
 800552c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005532:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6a1b      	ldr	r3, [r3, #32]
 8005538:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800553a:	697a      	ldr	r2, [r7, #20]
 800553c:	4313      	orrs	r3, r2
 800553e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005544:	2b04      	cmp	r3, #4
 8005546:	d107      	bne.n	8005558 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005550:	4313      	orrs	r3, r2
 8005552:	697a      	ldr	r2, [r7, #20]
 8005554:	4313      	orrs	r3, r2
 8005556:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8005558:	4b71      	ldr	r3, [pc, #452]	@ (8005720 <HAL_DMA_Init+0x424>)
 800555a:	681a      	ldr	r2, [r3, #0]
 800555c:	4b71      	ldr	r3, [pc, #452]	@ (8005724 <HAL_DMA_Init+0x428>)
 800555e:	4013      	ands	r3, r2
 8005560:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005564:	d328      	bcc.n	80055b8 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	685b      	ldr	r3, [r3, #4]
 800556a:	2b28      	cmp	r3, #40	@ 0x28
 800556c:	d903      	bls.n	8005576 <HAL_DMA_Init+0x27a>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	685b      	ldr	r3, [r3, #4]
 8005572:	2b2e      	cmp	r3, #46	@ 0x2e
 8005574:	d917      	bls.n	80055a6 <HAL_DMA_Init+0x2aa>
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	685b      	ldr	r3, [r3, #4]
 800557a:	2b3e      	cmp	r3, #62	@ 0x3e
 800557c:	d903      	bls.n	8005586 <HAL_DMA_Init+0x28a>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	685b      	ldr	r3, [r3, #4]
 8005582:	2b42      	cmp	r3, #66	@ 0x42
 8005584:	d90f      	bls.n	80055a6 <HAL_DMA_Init+0x2aa>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	2b46      	cmp	r3, #70	@ 0x46
 800558c:	d903      	bls.n	8005596 <HAL_DMA_Init+0x29a>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	685b      	ldr	r3, [r3, #4]
 8005592:	2b48      	cmp	r3, #72	@ 0x48
 8005594:	d907      	bls.n	80055a6 <HAL_DMA_Init+0x2aa>
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	685b      	ldr	r3, [r3, #4]
 800559a:	2b4e      	cmp	r3, #78	@ 0x4e
 800559c:	d905      	bls.n	80055aa <HAL_DMA_Init+0x2ae>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	685b      	ldr	r3, [r3, #4]
 80055a2:	2b52      	cmp	r3, #82	@ 0x52
 80055a4:	d801      	bhi.n	80055aa <HAL_DMA_Init+0x2ae>
 80055a6:	2301      	movs	r3, #1
 80055a8:	e000      	b.n	80055ac <HAL_DMA_Init+0x2b0>
 80055aa:	2300      	movs	r3, #0
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d003      	beq.n	80055b8 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80055b0:	697b      	ldr	r3, [r7, #20]
 80055b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80055b6:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	697a      	ldr	r2, [r7, #20]
 80055be:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	695b      	ldr	r3, [r3, #20]
 80055c6:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	f023 0307 	bic.w	r3, r3, #7
 80055ce:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055d4:	697a      	ldr	r2, [r7, #20]
 80055d6:	4313      	orrs	r3, r2
 80055d8:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055de:	2b04      	cmp	r3, #4
 80055e0:	d117      	bne.n	8005612 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055e6:	697a      	ldr	r2, [r7, #20]
 80055e8:	4313      	orrs	r3, r2
 80055ea:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d00e      	beq.n	8005612 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80055f4:	6878      	ldr	r0, [r7, #4]
 80055f6:	f002 fb4d 	bl	8007c94 <DMA_CheckFifoParam>
 80055fa:	4603      	mov	r3, r0
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d008      	beq.n	8005612 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2240      	movs	r2, #64	@ 0x40
 8005604:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2201      	movs	r2, #1
 800560a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 800560e:	2301      	movs	r3, #1
 8005610:	e197      	b.n	8005942 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	697a      	ldr	r2, [r7, #20]
 8005618:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800561a:	6878      	ldr	r0, [r7, #4]
 800561c:	f002 fa88 	bl	8007b30 <DMA_CalcBaseAndBitshift>
 8005620:	4603      	mov	r3, r0
 8005622:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005628:	f003 031f 	and.w	r3, r3, #31
 800562c:	223f      	movs	r2, #63	@ 0x3f
 800562e:	409a      	lsls	r2, r3
 8005630:	68bb      	ldr	r3, [r7, #8]
 8005632:	609a      	str	r2, [r3, #8]
 8005634:	e0cd      	b.n	80057d2 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4a3b      	ldr	r2, [pc, #236]	@ (8005728 <HAL_DMA_Init+0x42c>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d022      	beq.n	8005686 <HAL_DMA_Init+0x38a>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4a39      	ldr	r2, [pc, #228]	@ (800572c <HAL_DMA_Init+0x430>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d01d      	beq.n	8005686 <HAL_DMA_Init+0x38a>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	4a38      	ldr	r2, [pc, #224]	@ (8005730 <HAL_DMA_Init+0x434>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d018      	beq.n	8005686 <HAL_DMA_Init+0x38a>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	4a36      	ldr	r2, [pc, #216]	@ (8005734 <HAL_DMA_Init+0x438>)
 800565a:	4293      	cmp	r3, r2
 800565c:	d013      	beq.n	8005686 <HAL_DMA_Init+0x38a>
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	4a35      	ldr	r2, [pc, #212]	@ (8005738 <HAL_DMA_Init+0x43c>)
 8005664:	4293      	cmp	r3, r2
 8005666:	d00e      	beq.n	8005686 <HAL_DMA_Init+0x38a>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4a33      	ldr	r2, [pc, #204]	@ (800573c <HAL_DMA_Init+0x440>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d009      	beq.n	8005686 <HAL_DMA_Init+0x38a>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	4a32      	ldr	r2, [pc, #200]	@ (8005740 <HAL_DMA_Init+0x444>)
 8005678:	4293      	cmp	r3, r2
 800567a:	d004      	beq.n	8005686 <HAL_DMA_Init+0x38a>
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	4a30      	ldr	r2, [pc, #192]	@ (8005744 <HAL_DMA_Init+0x448>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d101      	bne.n	800568a <HAL_DMA_Init+0x38e>
 8005686:	2301      	movs	r3, #1
 8005688:	e000      	b.n	800568c <HAL_DMA_Init+0x390>
 800568a:	2300      	movs	r3, #0
 800568c:	2b00      	cmp	r3, #0
 800568e:	f000 8097 	beq.w	80057c0 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	4a24      	ldr	r2, [pc, #144]	@ (8005728 <HAL_DMA_Init+0x42c>)
 8005698:	4293      	cmp	r3, r2
 800569a:	d021      	beq.n	80056e0 <HAL_DMA_Init+0x3e4>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4a22      	ldr	r2, [pc, #136]	@ (800572c <HAL_DMA_Init+0x430>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d01c      	beq.n	80056e0 <HAL_DMA_Init+0x3e4>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	4a21      	ldr	r2, [pc, #132]	@ (8005730 <HAL_DMA_Init+0x434>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d017      	beq.n	80056e0 <HAL_DMA_Init+0x3e4>
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a1f      	ldr	r2, [pc, #124]	@ (8005734 <HAL_DMA_Init+0x438>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d012      	beq.n	80056e0 <HAL_DMA_Init+0x3e4>
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	4a1e      	ldr	r2, [pc, #120]	@ (8005738 <HAL_DMA_Init+0x43c>)
 80056c0:	4293      	cmp	r3, r2
 80056c2:	d00d      	beq.n	80056e0 <HAL_DMA_Init+0x3e4>
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	4a1c      	ldr	r2, [pc, #112]	@ (800573c <HAL_DMA_Init+0x440>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d008      	beq.n	80056e0 <HAL_DMA_Init+0x3e4>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4a1b      	ldr	r2, [pc, #108]	@ (8005740 <HAL_DMA_Init+0x444>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d003      	beq.n	80056e0 <HAL_DMA_Init+0x3e4>
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4a19      	ldr	r2, [pc, #100]	@ (8005744 <HAL_DMA_Init+0x448>)
 80056de:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2202      	movs	r2, #2
 80056e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2200      	movs	r2, #0
 80056ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80056f8:	697a      	ldr	r2, [r7, #20]
 80056fa:	4b13      	ldr	r3, [pc, #76]	@ (8005748 <HAL_DMA_Init+0x44c>)
 80056fc:	4013      	ands	r3, r2
 80056fe:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	689b      	ldr	r3, [r3, #8]
 8005704:	2b40      	cmp	r3, #64	@ 0x40
 8005706:	d021      	beq.n	800574c <HAL_DMA_Init+0x450>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	689b      	ldr	r3, [r3, #8]
 800570c:	2b80      	cmp	r3, #128	@ 0x80
 800570e:	d102      	bne.n	8005716 <HAL_DMA_Init+0x41a>
 8005710:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005714:	e01b      	b.n	800574e <HAL_DMA_Init+0x452>
 8005716:	2300      	movs	r3, #0
 8005718:	e019      	b.n	800574e <HAL_DMA_Init+0x452>
 800571a:	bf00      	nop
 800571c:	fe10803f 	.word	0xfe10803f
 8005720:	5c001000 	.word	0x5c001000
 8005724:	ffff0000 	.word	0xffff0000
 8005728:	58025408 	.word	0x58025408
 800572c:	5802541c 	.word	0x5802541c
 8005730:	58025430 	.word	0x58025430
 8005734:	58025444 	.word	0x58025444
 8005738:	58025458 	.word	0x58025458
 800573c:	5802546c 	.word	0x5802546c
 8005740:	58025480 	.word	0x58025480
 8005744:	58025494 	.word	0x58025494
 8005748:	fffe000f 	.word	0xfffe000f
 800574c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800574e:	687a      	ldr	r2, [r7, #4]
 8005750:	68d2      	ldr	r2, [r2, #12]
 8005752:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005754:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	691b      	ldr	r3, [r3, #16]
 800575a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800575c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	695b      	ldr	r3, [r3, #20]
 8005762:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8005764:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	699b      	ldr	r3, [r3, #24]
 800576a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800576c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	69db      	ldr	r3, [r3, #28]
 8005772:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8005774:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6a1b      	ldr	r3, [r3, #32]
 800577a:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800577c:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800577e:	697a      	ldr	r2, [r7, #20]
 8005780:	4313      	orrs	r3, r2
 8005782:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	697a      	ldr	r2, [r7, #20]
 800578a:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	461a      	mov	r2, r3
 8005792:	4b6e      	ldr	r3, [pc, #440]	@ (800594c <HAL_DMA_Init+0x650>)
 8005794:	4413      	add	r3, r2
 8005796:	4a6e      	ldr	r2, [pc, #440]	@ (8005950 <HAL_DMA_Init+0x654>)
 8005798:	fba2 2303 	umull	r2, r3, r2, r3
 800579c:	091b      	lsrs	r3, r3, #4
 800579e:	009a      	lsls	r2, r3, #2
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80057a4:	6878      	ldr	r0, [r7, #4]
 80057a6:	f002 f9c3 	bl	8007b30 <DMA_CalcBaseAndBitshift>
 80057aa:	4603      	mov	r3, r0
 80057ac:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057b2:	f003 031f 	and.w	r3, r3, #31
 80057b6:	2201      	movs	r2, #1
 80057b8:	409a      	lsls	r2, r3
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	605a      	str	r2, [r3, #4]
 80057be:	e008      	b.n	80057d2 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2240      	movs	r2, #64	@ 0x40
 80057c4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2203      	movs	r2, #3
 80057ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 80057ce:	2301      	movs	r3, #1
 80057d0:	e0b7      	b.n	8005942 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4a5f      	ldr	r2, [pc, #380]	@ (8005954 <HAL_DMA_Init+0x658>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d072      	beq.n	80058c2 <HAL_DMA_Init+0x5c6>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	4a5d      	ldr	r2, [pc, #372]	@ (8005958 <HAL_DMA_Init+0x65c>)
 80057e2:	4293      	cmp	r3, r2
 80057e4:	d06d      	beq.n	80058c2 <HAL_DMA_Init+0x5c6>
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	4a5c      	ldr	r2, [pc, #368]	@ (800595c <HAL_DMA_Init+0x660>)
 80057ec:	4293      	cmp	r3, r2
 80057ee:	d068      	beq.n	80058c2 <HAL_DMA_Init+0x5c6>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	4a5a      	ldr	r2, [pc, #360]	@ (8005960 <HAL_DMA_Init+0x664>)
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d063      	beq.n	80058c2 <HAL_DMA_Init+0x5c6>
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	4a59      	ldr	r2, [pc, #356]	@ (8005964 <HAL_DMA_Init+0x668>)
 8005800:	4293      	cmp	r3, r2
 8005802:	d05e      	beq.n	80058c2 <HAL_DMA_Init+0x5c6>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	4a57      	ldr	r2, [pc, #348]	@ (8005968 <HAL_DMA_Init+0x66c>)
 800580a:	4293      	cmp	r3, r2
 800580c:	d059      	beq.n	80058c2 <HAL_DMA_Init+0x5c6>
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	4a56      	ldr	r2, [pc, #344]	@ (800596c <HAL_DMA_Init+0x670>)
 8005814:	4293      	cmp	r3, r2
 8005816:	d054      	beq.n	80058c2 <HAL_DMA_Init+0x5c6>
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	4a54      	ldr	r2, [pc, #336]	@ (8005970 <HAL_DMA_Init+0x674>)
 800581e:	4293      	cmp	r3, r2
 8005820:	d04f      	beq.n	80058c2 <HAL_DMA_Init+0x5c6>
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	4a53      	ldr	r2, [pc, #332]	@ (8005974 <HAL_DMA_Init+0x678>)
 8005828:	4293      	cmp	r3, r2
 800582a:	d04a      	beq.n	80058c2 <HAL_DMA_Init+0x5c6>
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	4a51      	ldr	r2, [pc, #324]	@ (8005978 <HAL_DMA_Init+0x67c>)
 8005832:	4293      	cmp	r3, r2
 8005834:	d045      	beq.n	80058c2 <HAL_DMA_Init+0x5c6>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	4a50      	ldr	r2, [pc, #320]	@ (800597c <HAL_DMA_Init+0x680>)
 800583c:	4293      	cmp	r3, r2
 800583e:	d040      	beq.n	80058c2 <HAL_DMA_Init+0x5c6>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	4a4e      	ldr	r2, [pc, #312]	@ (8005980 <HAL_DMA_Init+0x684>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d03b      	beq.n	80058c2 <HAL_DMA_Init+0x5c6>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4a4d      	ldr	r2, [pc, #308]	@ (8005984 <HAL_DMA_Init+0x688>)
 8005850:	4293      	cmp	r3, r2
 8005852:	d036      	beq.n	80058c2 <HAL_DMA_Init+0x5c6>
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	4a4b      	ldr	r2, [pc, #300]	@ (8005988 <HAL_DMA_Init+0x68c>)
 800585a:	4293      	cmp	r3, r2
 800585c:	d031      	beq.n	80058c2 <HAL_DMA_Init+0x5c6>
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	4a4a      	ldr	r2, [pc, #296]	@ (800598c <HAL_DMA_Init+0x690>)
 8005864:	4293      	cmp	r3, r2
 8005866:	d02c      	beq.n	80058c2 <HAL_DMA_Init+0x5c6>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	4a48      	ldr	r2, [pc, #288]	@ (8005990 <HAL_DMA_Init+0x694>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d027      	beq.n	80058c2 <HAL_DMA_Init+0x5c6>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	4a47      	ldr	r2, [pc, #284]	@ (8005994 <HAL_DMA_Init+0x698>)
 8005878:	4293      	cmp	r3, r2
 800587a:	d022      	beq.n	80058c2 <HAL_DMA_Init+0x5c6>
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	4a45      	ldr	r2, [pc, #276]	@ (8005998 <HAL_DMA_Init+0x69c>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d01d      	beq.n	80058c2 <HAL_DMA_Init+0x5c6>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	4a44      	ldr	r2, [pc, #272]	@ (800599c <HAL_DMA_Init+0x6a0>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d018      	beq.n	80058c2 <HAL_DMA_Init+0x5c6>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	4a42      	ldr	r2, [pc, #264]	@ (80059a0 <HAL_DMA_Init+0x6a4>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d013      	beq.n	80058c2 <HAL_DMA_Init+0x5c6>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	4a41      	ldr	r2, [pc, #260]	@ (80059a4 <HAL_DMA_Init+0x6a8>)
 80058a0:	4293      	cmp	r3, r2
 80058a2:	d00e      	beq.n	80058c2 <HAL_DMA_Init+0x5c6>
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	4a3f      	ldr	r2, [pc, #252]	@ (80059a8 <HAL_DMA_Init+0x6ac>)
 80058aa:	4293      	cmp	r3, r2
 80058ac:	d009      	beq.n	80058c2 <HAL_DMA_Init+0x5c6>
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	4a3e      	ldr	r2, [pc, #248]	@ (80059ac <HAL_DMA_Init+0x6b0>)
 80058b4:	4293      	cmp	r3, r2
 80058b6:	d004      	beq.n	80058c2 <HAL_DMA_Init+0x5c6>
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	4a3c      	ldr	r2, [pc, #240]	@ (80059b0 <HAL_DMA_Init+0x6b4>)
 80058be:	4293      	cmp	r3, r2
 80058c0:	d101      	bne.n	80058c6 <HAL_DMA_Init+0x5ca>
 80058c2:	2301      	movs	r3, #1
 80058c4:	e000      	b.n	80058c8 <HAL_DMA_Init+0x5cc>
 80058c6:	2300      	movs	r3, #0
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d032      	beq.n	8005932 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80058cc:	6878      	ldr	r0, [r7, #4]
 80058ce:	f002 fa5d 	bl	8007d8c <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	689b      	ldr	r3, [r3, #8]
 80058d6:	2b80      	cmp	r3, #128	@ 0x80
 80058d8:	d102      	bne.n	80058e0 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2200      	movs	r2, #0
 80058de:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	685a      	ldr	r2, [r3, #4]
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058e8:	b2d2      	uxtb	r2, r2
 80058ea:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80058f0:	687a      	ldr	r2, [r7, #4]
 80058f2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80058f4:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	685b      	ldr	r3, [r3, #4]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d010      	beq.n	8005920 <HAL_DMA_Init+0x624>
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	685b      	ldr	r3, [r3, #4]
 8005902:	2b08      	cmp	r3, #8
 8005904:	d80c      	bhi.n	8005920 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005906:	6878      	ldr	r0, [r7, #4]
 8005908:	f002 fada 	bl	8007ec0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005910:	2200      	movs	r2, #0
 8005912:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005918:	687a      	ldr	r2, [r7, #4]
 800591a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800591c:	605a      	str	r2, [r3, #4]
 800591e:	e008      	b.n	8005932 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2200      	movs	r2, #0
 8005924:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2200      	movs	r2, #0
 800592a:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2200      	movs	r2, #0
 8005930:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2200      	movs	r2, #0
 8005936:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2201      	movs	r2, #1
 800593c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8005940:	2300      	movs	r3, #0
}
 8005942:	4618      	mov	r0, r3
 8005944:	3718      	adds	r7, #24
 8005946:	46bd      	mov	sp, r7
 8005948:	bd80      	pop	{r7, pc}
 800594a:	bf00      	nop
 800594c:	a7fdabf8 	.word	0xa7fdabf8
 8005950:	cccccccd 	.word	0xcccccccd
 8005954:	40020010 	.word	0x40020010
 8005958:	40020028 	.word	0x40020028
 800595c:	40020040 	.word	0x40020040
 8005960:	40020058 	.word	0x40020058
 8005964:	40020070 	.word	0x40020070
 8005968:	40020088 	.word	0x40020088
 800596c:	400200a0 	.word	0x400200a0
 8005970:	400200b8 	.word	0x400200b8
 8005974:	40020410 	.word	0x40020410
 8005978:	40020428 	.word	0x40020428
 800597c:	40020440 	.word	0x40020440
 8005980:	40020458 	.word	0x40020458
 8005984:	40020470 	.word	0x40020470
 8005988:	40020488 	.word	0x40020488
 800598c:	400204a0 	.word	0x400204a0
 8005990:	400204b8 	.word	0x400204b8
 8005994:	58025408 	.word	0x58025408
 8005998:	5802541c 	.word	0x5802541c
 800599c:	58025430 	.word	0x58025430
 80059a0:	58025444 	.word	0x58025444
 80059a4:	58025458 	.word	0x58025458
 80059a8:	5802546c 	.word	0x5802546c
 80059ac:	58025480 	.word	0x58025480
 80059b0:	58025494 	.word	0x58025494

080059b4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b086      	sub	sp, #24
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	60f8      	str	r0, [r7, #12]
 80059bc:	60b9      	str	r1, [r7, #8]
 80059be:	607a      	str	r2, [r7, #4]
 80059c0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80059c2:	2300      	movs	r3, #0
 80059c4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d101      	bne.n	80059d0 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 80059cc:	2301      	movs	r3, #1
 80059ce:	e226      	b.n	8005e1e <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80059d6:	2b01      	cmp	r3, #1
 80059d8:	d101      	bne.n	80059de <HAL_DMA_Start_IT+0x2a>
 80059da:	2302      	movs	r3, #2
 80059dc:	e21f      	b.n	8005e1e <HAL_DMA_Start_IT+0x46a>
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	2201      	movs	r2, #1
 80059e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80059ec:	b2db      	uxtb	r3, r3
 80059ee:	2b01      	cmp	r3, #1
 80059f0:	f040 820a 	bne.w	8005e08 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	2202      	movs	r2, #2
 80059f8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	2200      	movs	r2, #0
 8005a00:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	4a68      	ldr	r2, [pc, #416]	@ (8005ba8 <HAL_DMA_Start_IT+0x1f4>)
 8005a08:	4293      	cmp	r3, r2
 8005a0a:	d04a      	beq.n	8005aa2 <HAL_DMA_Start_IT+0xee>
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	4a66      	ldr	r2, [pc, #408]	@ (8005bac <HAL_DMA_Start_IT+0x1f8>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d045      	beq.n	8005aa2 <HAL_DMA_Start_IT+0xee>
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4a65      	ldr	r2, [pc, #404]	@ (8005bb0 <HAL_DMA_Start_IT+0x1fc>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d040      	beq.n	8005aa2 <HAL_DMA_Start_IT+0xee>
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	4a63      	ldr	r2, [pc, #396]	@ (8005bb4 <HAL_DMA_Start_IT+0x200>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d03b      	beq.n	8005aa2 <HAL_DMA_Start_IT+0xee>
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	4a62      	ldr	r2, [pc, #392]	@ (8005bb8 <HAL_DMA_Start_IT+0x204>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d036      	beq.n	8005aa2 <HAL_DMA_Start_IT+0xee>
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4a60      	ldr	r2, [pc, #384]	@ (8005bbc <HAL_DMA_Start_IT+0x208>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d031      	beq.n	8005aa2 <HAL_DMA_Start_IT+0xee>
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	4a5f      	ldr	r2, [pc, #380]	@ (8005bc0 <HAL_DMA_Start_IT+0x20c>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d02c      	beq.n	8005aa2 <HAL_DMA_Start_IT+0xee>
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4a5d      	ldr	r2, [pc, #372]	@ (8005bc4 <HAL_DMA_Start_IT+0x210>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d027      	beq.n	8005aa2 <HAL_DMA_Start_IT+0xee>
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	4a5c      	ldr	r2, [pc, #368]	@ (8005bc8 <HAL_DMA_Start_IT+0x214>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d022      	beq.n	8005aa2 <HAL_DMA_Start_IT+0xee>
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	4a5a      	ldr	r2, [pc, #360]	@ (8005bcc <HAL_DMA_Start_IT+0x218>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d01d      	beq.n	8005aa2 <HAL_DMA_Start_IT+0xee>
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	4a59      	ldr	r2, [pc, #356]	@ (8005bd0 <HAL_DMA_Start_IT+0x21c>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d018      	beq.n	8005aa2 <HAL_DMA_Start_IT+0xee>
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4a57      	ldr	r2, [pc, #348]	@ (8005bd4 <HAL_DMA_Start_IT+0x220>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d013      	beq.n	8005aa2 <HAL_DMA_Start_IT+0xee>
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	4a56      	ldr	r2, [pc, #344]	@ (8005bd8 <HAL_DMA_Start_IT+0x224>)
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d00e      	beq.n	8005aa2 <HAL_DMA_Start_IT+0xee>
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4a54      	ldr	r2, [pc, #336]	@ (8005bdc <HAL_DMA_Start_IT+0x228>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d009      	beq.n	8005aa2 <HAL_DMA_Start_IT+0xee>
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4a53      	ldr	r2, [pc, #332]	@ (8005be0 <HAL_DMA_Start_IT+0x22c>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d004      	beq.n	8005aa2 <HAL_DMA_Start_IT+0xee>
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	4a51      	ldr	r2, [pc, #324]	@ (8005be4 <HAL_DMA_Start_IT+0x230>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d108      	bne.n	8005ab4 <HAL_DMA_Start_IT+0x100>
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	681a      	ldr	r2, [r3, #0]
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f022 0201 	bic.w	r2, r2, #1
 8005ab0:	601a      	str	r2, [r3, #0]
 8005ab2:	e007      	b.n	8005ac4 <HAL_DMA_Start_IT+0x110>
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	681a      	ldr	r2, [r3, #0]
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f022 0201 	bic.w	r2, r2, #1
 8005ac2:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	687a      	ldr	r2, [r7, #4]
 8005ac8:	68b9      	ldr	r1, [r7, #8]
 8005aca:	68f8      	ldr	r0, [r7, #12]
 8005acc:	f001 fe84 	bl	80077d8 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	4a34      	ldr	r2, [pc, #208]	@ (8005ba8 <HAL_DMA_Start_IT+0x1f4>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d04a      	beq.n	8005b70 <HAL_DMA_Start_IT+0x1bc>
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	4a33      	ldr	r2, [pc, #204]	@ (8005bac <HAL_DMA_Start_IT+0x1f8>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d045      	beq.n	8005b70 <HAL_DMA_Start_IT+0x1bc>
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4a31      	ldr	r2, [pc, #196]	@ (8005bb0 <HAL_DMA_Start_IT+0x1fc>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d040      	beq.n	8005b70 <HAL_DMA_Start_IT+0x1bc>
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4a30      	ldr	r2, [pc, #192]	@ (8005bb4 <HAL_DMA_Start_IT+0x200>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d03b      	beq.n	8005b70 <HAL_DMA_Start_IT+0x1bc>
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	4a2e      	ldr	r2, [pc, #184]	@ (8005bb8 <HAL_DMA_Start_IT+0x204>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d036      	beq.n	8005b70 <HAL_DMA_Start_IT+0x1bc>
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	4a2d      	ldr	r2, [pc, #180]	@ (8005bbc <HAL_DMA_Start_IT+0x208>)
 8005b08:	4293      	cmp	r3, r2
 8005b0a:	d031      	beq.n	8005b70 <HAL_DMA_Start_IT+0x1bc>
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	4a2b      	ldr	r2, [pc, #172]	@ (8005bc0 <HAL_DMA_Start_IT+0x20c>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d02c      	beq.n	8005b70 <HAL_DMA_Start_IT+0x1bc>
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4a2a      	ldr	r2, [pc, #168]	@ (8005bc4 <HAL_DMA_Start_IT+0x210>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d027      	beq.n	8005b70 <HAL_DMA_Start_IT+0x1bc>
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	4a28      	ldr	r2, [pc, #160]	@ (8005bc8 <HAL_DMA_Start_IT+0x214>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d022      	beq.n	8005b70 <HAL_DMA_Start_IT+0x1bc>
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	4a27      	ldr	r2, [pc, #156]	@ (8005bcc <HAL_DMA_Start_IT+0x218>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d01d      	beq.n	8005b70 <HAL_DMA_Start_IT+0x1bc>
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	4a25      	ldr	r2, [pc, #148]	@ (8005bd0 <HAL_DMA_Start_IT+0x21c>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d018      	beq.n	8005b70 <HAL_DMA_Start_IT+0x1bc>
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	4a24      	ldr	r2, [pc, #144]	@ (8005bd4 <HAL_DMA_Start_IT+0x220>)
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d013      	beq.n	8005b70 <HAL_DMA_Start_IT+0x1bc>
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4a22      	ldr	r2, [pc, #136]	@ (8005bd8 <HAL_DMA_Start_IT+0x224>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d00e      	beq.n	8005b70 <HAL_DMA_Start_IT+0x1bc>
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	4a21      	ldr	r2, [pc, #132]	@ (8005bdc <HAL_DMA_Start_IT+0x228>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d009      	beq.n	8005b70 <HAL_DMA_Start_IT+0x1bc>
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4a1f      	ldr	r2, [pc, #124]	@ (8005be0 <HAL_DMA_Start_IT+0x22c>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d004      	beq.n	8005b70 <HAL_DMA_Start_IT+0x1bc>
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4a1e      	ldr	r2, [pc, #120]	@ (8005be4 <HAL_DMA_Start_IT+0x230>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d101      	bne.n	8005b74 <HAL_DMA_Start_IT+0x1c0>
 8005b70:	2301      	movs	r3, #1
 8005b72:	e000      	b.n	8005b76 <HAL_DMA_Start_IT+0x1c2>
 8005b74:	2300      	movs	r3, #0
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d036      	beq.n	8005be8 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f023 021e 	bic.w	r2, r3, #30
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f042 0216 	orr.w	r2, r2, #22
 8005b8c:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d03e      	beq.n	8005c14 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	681a      	ldr	r2, [r3, #0]
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f042 0208 	orr.w	r2, r2, #8
 8005ba4:	601a      	str	r2, [r3, #0]
 8005ba6:	e035      	b.n	8005c14 <HAL_DMA_Start_IT+0x260>
 8005ba8:	40020010 	.word	0x40020010
 8005bac:	40020028 	.word	0x40020028
 8005bb0:	40020040 	.word	0x40020040
 8005bb4:	40020058 	.word	0x40020058
 8005bb8:	40020070 	.word	0x40020070
 8005bbc:	40020088 	.word	0x40020088
 8005bc0:	400200a0 	.word	0x400200a0
 8005bc4:	400200b8 	.word	0x400200b8
 8005bc8:	40020410 	.word	0x40020410
 8005bcc:	40020428 	.word	0x40020428
 8005bd0:	40020440 	.word	0x40020440
 8005bd4:	40020458 	.word	0x40020458
 8005bd8:	40020470 	.word	0x40020470
 8005bdc:	40020488 	.word	0x40020488
 8005be0:	400204a0 	.word	0x400204a0
 8005be4:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f023 020e 	bic.w	r2, r3, #14
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f042 020a 	orr.w	r2, r2, #10
 8005bfa:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d007      	beq.n	8005c14 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	681a      	ldr	r2, [r3, #0]
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f042 0204 	orr.w	r2, r2, #4
 8005c12:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	4a83      	ldr	r2, [pc, #524]	@ (8005e28 <HAL_DMA_Start_IT+0x474>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d072      	beq.n	8005d04 <HAL_DMA_Start_IT+0x350>
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	4a82      	ldr	r2, [pc, #520]	@ (8005e2c <HAL_DMA_Start_IT+0x478>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d06d      	beq.n	8005d04 <HAL_DMA_Start_IT+0x350>
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	4a80      	ldr	r2, [pc, #512]	@ (8005e30 <HAL_DMA_Start_IT+0x47c>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d068      	beq.n	8005d04 <HAL_DMA_Start_IT+0x350>
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	4a7f      	ldr	r2, [pc, #508]	@ (8005e34 <HAL_DMA_Start_IT+0x480>)
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d063      	beq.n	8005d04 <HAL_DMA_Start_IT+0x350>
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4a7d      	ldr	r2, [pc, #500]	@ (8005e38 <HAL_DMA_Start_IT+0x484>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d05e      	beq.n	8005d04 <HAL_DMA_Start_IT+0x350>
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	4a7c      	ldr	r2, [pc, #496]	@ (8005e3c <HAL_DMA_Start_IT+0x488>)
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d059      	beq.n	8005d04 <HAL_DMA_Start_IT+0x350>
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	4a7a      	ldr	r2, [pc, #488]	@ (8005e40 <HAL_DMA_Start_IT+0x48c>)
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d054      	beq.n	8005d04 <HAL_DMA_Start_IT+0x350>
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	4a79      	ldr	r2, [pc, #484]	@ (8005e44 <HAL_DMA_Start_IT+0x490>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d04f      	beq.n	8005d04 <HAL_DMA_Start_IT+0x350>
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	4a77      	ldr	r2, [pc, #476]	@ (8005e48 <HAL_DMA_Start_IT+0x494>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d04a      	beq.n	8005d04 <HAL_DMA_Start_IT+0x350>
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	4a76      	ldr	r2, [pc, #472]	@ (8005e4c <HAL_DMA_Start_IT+0x498>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d045      	beq.n	8005d04 <HAL_DMA_Start_IT+0x350>
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	4a74      	ldr	r2, [pc, #464]	@ (8005e50 <HAL_DMA_Start_IT+0x49c>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d040      	beq.n	8005d04 <HAL_DMA_Start_IT+0x350>
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	4a73      	ldr	r2, [pc, #460]	@ (8005e54 <HAL_DMA_Start_IT+0x4a0>)
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d03b      	beq.n	8005d04 <HAL_DMA_Start_IT+0x350>
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	4a71      	ldr	r2, [pc, #452]	@ (8005e58 <HAL_DMA_Start_IT+0x4a4>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d036      	beq.n	8005d04 <HAL_DMA_Start_IT+0x350>
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	4a70      	ldr	r2, [pc, #448]	@ (8005e5c <HAL_DMA_Start_IT+0x4a8>)
 8005c9c:	4293      	cmp	r3, r2
 8005c9e:	d031      	beq.n	8005d04 <HAL_DMA_Start_IT+0x350>
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	4a6e      	ldr	r2, [pc, #440]	@ (8005e60 <HAL_DMA_Start_IT+0x4ac>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d02c      	beq.n	8005d04 <HAL_DMA_Start_IT+0x350>
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	4a6d      	ldr	r2, [pc, #436]	@ (8005e64 <HAL_DMA_Start_IT+0x4b0>)
 8005cb0:	4293      	cmp	r3, r2
 8005cb2:	d027      	beq.n	8005d04 <HAL_DMA_Start_IT+0x350>
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4a6b      	ldr	r2, [pc, #428]	@ (8005e68 <HAL_DMA_Start_IT+0x4b4>)
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d022      	beq.n	8005d04 <HAL_DMA_Start_IT+0x350>
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	4a6a      	ldr	r2, [pc, #424]	@ (8005e6c <HAL_DMA_Start_IT+0x4b8>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d01d      	beq.n	8005d04 <HAL_DMA_Start_IT+0x350>
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4a68      	ldr	r2, [pc, #416]	@ (8005e70 <HAL_DMA_Start_IT+0x4bc>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d018      	beq.n	8005d04 <HAL_DMA_Start_IT+0x350>
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4a67      	ldr	r2, [pc, #412]	@ (8005e74 <HAL_DMA_Start_IT+0x4c0>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d013      	beq.n	8005d04 <HAL_DMA_Start_IT+0x350>
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4a65      	ldr	r2, [pc, #404]	@ (8005e78 <HAL_DMA_Start_IT+0x4c4>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d00e      	beq.n	8005d04 <HAL_DMA_Start_IT+0x350>
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	4a64      	ldr	r2, [pc, #400]	@ (8005e7c <HAL_DMA_Start_IT+0x4c8>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d009      	beq.n	8005d04 <HAL_DMA_Start_IT+0x350>
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4a62      	ldr	r2, [pc, #392]	@ (8005e80 <HAL_DMA_Start_IT+0x4cc>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d004      	beq.n	8005d04 <HAL_DMA_Start_IT+0x350>
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	4a61      	ldr	r2, [pc, #388]	@ (8005e84 <HAL_DMA_Start_IT+0x4d0>)
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d101      	bne.n	8005d08 <HAL_DMA_Start_IT+0x354>
 8005d04:	2301      	movs	r3, #1
 8005d06:	e000      	b.n	8005d0a <HAL_DMA_Start_IT+0x356>
 8005d08:	2300      	movs	r3, #0
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d01a      	beq.n	8005d44 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d007      	beq.n	8005d2c <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d20:	681a      	ldr	r2, [r3, #0]
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d26:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005d2a:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d007      	beq.n	8005d44 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d38:	681a      	ldr	r2, [r3, #0]
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d3e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005d42:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4a37      	ldr	r2, [pc, #220]	@ (8005e28 <HAL_DMA_Start_IT+0x474>)
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d04a      	beq.n	8005de4 <HAL_DMA_Start_IT+0x430>
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	4a36      	ldr	r2, [pc, #216]	@ (8005e2c <HAL_DMA_Start_IT+0x478>)
 8005d54:	4293      	cmp	r3, r2
 8005d56:	d045      	beq.n	8005de4 <HAL_DMA_Start_IT+0x430>
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	4a34      	ldr	r2, [pc, #208]	@ (8005e30 <HAL_DMA_Start_IT+0x47c>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d040      	beq.n	8005de4 <HAL_DMA_Start_IT+0x430>
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	4a33      	ldr	r2, [pc, #204]	@ (8005e34 <HAL_DMA_Start_IT+0x480>)
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	d03b      	beq.n	8005de4 <HAL_DMA_Start_IT+0x430>
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	4a31      	ldr	r2, [pc, #196]	@ (8005e38 <HAL_DMA_Start_IT+0x484>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d036      	beq.n	8005de4 <HAL_DMA_Start_IT+0x430>
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	4a30      	ldr	r2, [pc, #192]	@ (8005e3c <HAL_DMA_Start_IT+0x488>)
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d031      	beq.n	8005de4 <HAL_DMA_Start_IT+0x430>
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4a2e      	ldr	r2, [pc, #184]	@ (8005e40 <HAL_DMA_Start_IT+0x48c>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d02c      	beq.n	8005de4 <HAL_DMA_Start_IT+0x430>
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	4a2d      	ldr	r2, [pc, #180]	@ (8005e44 <HAL_DMA_Start_IT+0x490>)
 8005d90:	4293      	cmp	r3, r2
 8005d92:	d027      	beq.n	8005de4 <HAL_DMA_Start_IT+0x430>
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	4a2b      	ldr	r2, [pc, #172]	@ (8005e48 <HAL_DMA_Start_IT+0x494>)
 8005d9a:	4293      	cmp	r3, r2
 8005d9c:	d022      	beq.n	8005de4 <HAL_DMA_Start_IT+0x430>
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	4a2a      	ldr	r2, [pc, #168]	@ (8005e4c <HAL_DMA_Start_IT+0x498>)
 8005da4:	4293      	cmp	r3, r2
 8005da6:	d01d      	beq.n	8005de4 <HAL_DMA_Start_IT+0x430>
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	4a28      	ldr	r2, [pc, #160]	@ (8005e50 <HAL_DMA_Start_IT+0x49c>)
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d018      	beq.n	8005de4 <HAL_DMA_Start_IT+0x430>
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	4a27      	ldr	r2, [pc, #156]	@ (8005e54 <HAL_DMA_Start_IT+0x4a0>)
 8005db8:	4293      	cmp	r3, r2
 8005dba:	d013      	beq.n	8005de4 <HAL_DMA_Start_IT+0x430>
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	4a25      	ldr	r2, [pc, #148]	@ (8005e58 <HAL_DMA_Start_IT+0x4a4>)
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	d00e      	beq.n	8005de4 <HAL_DMA_Start_IT+0x430>
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	4a24      	ldr	r2, [pc, #144]	@ (8005e5c <HAL_DMA_Start_IT+0x4a8>)
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	d009      	beq.n	8005de4 <HAL_DMA_Start_IT+0x430>
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	4a22      	ldr	r2, [pc, #136]	@ (8005e60 <HAL_DMA_Start_IT+0x4ac>)
 8005dd6:	4293      	cmp	r3, r2
 8005dd8:	d004      	beq.n	8005de4 <HAL_DMA_Start_IT+0x430>
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	4a21      	ldr	r2, [pc, #132]	@ (8005e64 <HAL_DMA_Start_IT+0x4b0>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d108      	bne.n	8005df6 <HAL_DMA_Start_IT+0x442>
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	681a      	ldr	r2, [r3, #0]
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f042 0201 	orr.w	r2, r2, #1
 8005df2:	601a      	str	r2, [r3, #0]
 8005df4:	e012      	b.n	8005e1c <HAL_DMA_Start_IT+0x468>
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	681a      	ldr	r2, [r3, #0]
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f042 0201 	orr.w	r2, r2, #1
 8005e04:	601a      	str	r2, [r3, #0]
 8005e06:	e009      	b.n	8005e1c <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005e0e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	2200      	movs	r2, #0
 8005e14:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8005e18:	2301      	movs	r3, #1
 8005e1a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005e1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e1e:	4618      	mov	r0, r3
 8005e20:	3718      	adds	r7, #24
 8005e22:	46bd      	mov	sp, r7
 8005e24:	bd80      	pop	{r7, pc}
 8005e26:	bf00      	nop
 8005e28:	40020010 	.word	0x40020010
 8005e2c:	40020028 	.word	0x40020028
 8005e30:	40020040 	.word	0x40020040
 8005e34:	40020058 	.word	0x40020058
 8005e38:	40020070 	.word	0x40020070
 8005e3c:	40020088 	.word	0x40020088
 8005e40:	400200a0 	.word	0x400200a0
 8005e44:	400200b8 	.word	0x400200b8
 8005e48:	40020410 	.word	0x40020410
 8005e4c:	40020428 	.word	0x40020428
 8005e50:	40020440 	.word	0x40020440
 8005e54:	40020458 	.word	0x40020458
 8005e58:	40020470 	.word	0x40020470
 8005e5c:	40020488 	.word	0x40020488
 8005e60:	400204a0 	.word	0x400204a0
 8005e64:	400204b8 	.word	0x400204b8
 8005e68:	58025408 	.word	0x58025408
 8005e6c:	5802541c 	.word	0x5802541c
 8005e70:	58025430 	.word	0x58025430
 8005e74:	58025444 	.word	0x58025444
 8005e78:	58025458 	.word	0x58025458
 8005e7c:	5802546c 	.word	0x5802546c
 8005e80:	58025480 	.word	0x58025480
 8005e84:	58025494 	.word	0x58025494

08005e88 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b086      	sub	sp, #24
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8005e90:	f7ff f870 	bl	8004f74 <HAL_GetTick>
 8005e94:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d101      	bne.n	8005ea0 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8005e9c:	2301      	movs	r3, #1
 8005e9e:	e2dc      	b.n	800645a <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005ea6:	b2db      	uxtb	r3, r3
 8005ea8:	2b02      	cmp	r3, #2
 8005eaa:	d008      	beq.n	8005ebe <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2280      	movs	r2, #128	@ 0x80
 8005eb0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8005eba:	2301      	movs	r3, #1
 8005ebc:	e2cd      	b.n	800645a <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	4a76      	ldr	r2, [pc, #472]	@ (800609c <HAL_DMA_Abort+0x214>)
 8005ec4:	4293      	cmp	r3, r2
 8005ec6:	d04a      	beq.n	8005f5e <HAL_DMA_Abort+0xd6>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	4a74      	ldr	r2, [pc, #464]	@ (80060a0 <HAL_DMA_Abort+0x218>)
 8005ece:	4293      	cmp	r3, r2
 8005ed0:	d045      	beq.n	8005f5e <HAL_DMA_Abort+0xd6>
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	4a73      	ldr	r2, [pc, #460]	@ (80060a4 <HAL_DMA_Abort+0x21c>)
 8005ed8:	4293      	cmp	r3, r2
 8005eda:	d040      	beq.n	8005f5e <HAL_DMA_Abort+0xd6>
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	4a71      	ldr	r2, [pc, #452]	@ (80060a8 <HAL_DMA_Abort+0x220>)
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	d03b      	beq.n	8005f5e <HAL_DMA_Abort+0xd6>
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	4a70      	ldr	r2, [pc, #448]	@ (80060ac <HAL_DMA_Abort+0x224>)
 8005eec:	4293      	cmp	r3, r2
 8005eee:	d036      	beq.n	8005f5e <HAL_DMA_Abort+0xd6>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	4a6e      	ldr	r2, [pc, #440]	@ (80060b0 <HAL_DMA_Abort+0x228>)
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	d031      	beq.n	8005f5e <HAL_DMA_Abort+0xd6>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	4a6d      	ldr	r2, [pc, #436]	@ (80060b4 <HAL_DMA_Abort+0x22c>)
 8005f00:	4293      	cmp	r3, r2
 8005f02:	d02c      	beq.n	8005f5e <HAL_DMA_Abort+0xd6>
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	4a6b      	ldr	r2, [pc, #428]	@ (80060b8 <HAL_DMA_Abort+0x230>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d027      	beq.n	8005f5e <HAL_DMA_Abort+0xd6>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	4a6a      	ldr	r2, [pc, #424]	@ (80060bc <HAL_DMA_Abort+0x234>)
 8005f14:	4293      	cmp	r3, r2
 8005f16:	d022      	beq.n	8005f5e <HAL_DMA_Abort+0xd6>
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	4a68      	ldr	r2, [pc, #416]	@ (80060c0 <HAL_DMA_Abort+0x238>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d01d      	beq.n	8005f5e <HAL_DMA_Abort+0xd6>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	4a67      	ldr	r2, [pc, #412]	@ (80060c4 <HAL_DMA_Abort+0x23c>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d018      	beq.n	8005f5e <HAL_DMA_Abort+0xd6>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4a65      	ldr	r2, [pc, #404]	@ (80060c8 <HAL_DMA_Abort+0x240>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d013      	beq.n	8005f5e <HAL_DMA_Abort+0xd6>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	4a64      	ldr	r2, [pc, #400]	@ (80060cc <HAL_DMA_Abort+0x244>)
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d00e      	beq.n	8005f5e <HAL_DMA_Abort+0xd6>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	4a62      	ldr	r2, [pc, #392]	@ (80060d0 <HAL_DMA_Abort+0x248>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d009      	beq.n	8005f5e <HAL_DMA_Abort+0xd6>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	4a61      	ldr	r2, [pc, #388]	@ (80060d4 <HAL_DMA_Abort+0x24c>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d004      	beq.n	8005f5e <HAL_DMA_Abort+0xd6>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	4a5f      	ldr	r2, [pc, #380]	@ (80060d8 <HAL_DMA_Abort+0x250>)
 8005f5a:	4293      	cmp	r3, r2
 8005f5c:	d101      	bne.n	8005f62 <HAL_DMA_Abort+0xda>
 8005f5e:	2301      	movs	r3, #1
 8005f60:	e000      	b.n	8005f64 <HAL_DMA_Abort+0xdc>
 8005f62:	2300      	movs	r3, #0
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d013      	beq.n	8005f90 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	681a      	ldr	r2, [r3, #0]
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f022 021e 	bic.w	r2, r2, #30
 8005f76:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	695a      	ldr	r2, [r3, #20]
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005f86:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	617b      	str	r3, [r7, #20]
 8005f8e:	e00a      	b.n	8005fa6 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	681a      	ldr	r2, [r3, #0]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f022 020e 	bic.w	r2, r2, #14
 8005f9e:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	4a3c      	ldr	r2, [pc, #240]	@ (800609c <HAL_DMA_Abort+0x214>)
 8005fac:	4293      	cmp	r3, r2
 8005fae:	d072      	beq.n	8006096 <HAL_DMA_Abort+0x20e>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	4a3a      	ldr	r2, [pc, #232]	@ (80060a0 <HAL_DMA_Abort+0x218>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d06d      	beq.n	8006096 <HAL_DMA_Abort+0x20e>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	4a39      	ldr	r2, [pc, #228]	@ (80060a4 <HAL_DMA_Abort+0x21c>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d068      	beq.n	8006096 <HAL_DMA_Abort+0x20e>
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	4a37      	ldr	r2, [pc, #220]	@ (80060a8 <HAL_DMA_Abort+0x220>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d063      	beq.n	8006096 <HAL_DMA_Abort+0x20e>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	4a36      	ldr	r2, [pc, #216]	@ (80060ac <HAL_DMA_Abort+0x224>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d05e      	beq.n	8006096 <HAL_DMA_Abort+0x20e>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	4a34      	ldr	r2, [pc, #208]	@ (80060b0 <HAL_DMA_Abort+0x228>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d059      	beq.n	8006096 <HAL_DMA_Abort+0x20e>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	4a33      	ldr	r2, [pc, #204]	@ (80060b4 <HAL_DMA_Abort+0x22c>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d054      	beq.n	8006096 <HAL_DMA_Abort+0x20e>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	4a31      	ldr	r2, [pc, #196]	@ (80060b8 <HAL_DMA_Abort+0x230>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d04f      	beq.n	8006096 <HAL_DMA_Abort+0x20e>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	4a30      	ldr	r2, [pc, #192]	@ (80060bc <HAL_DMA_Abort+0x234>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d04a      	beq.n	8006096 <HAL_DMA_Abort+0x20e>
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	4a2e      	ldr	r2, [pc, #184]	@ (80060c0 <HAL_DMA_Abort+0x238>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d045      	beq.n	8006096 <HAL_DMA_Abort+0x20e>
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	4a2d      	ldr	r2, [pc, #180]	@ (80060c4 <HAL_DMA_Abort+0x23c>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d040      	beq.n	8006096 <HAL_DMA_Abort+0x20e>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	4a2b      	ldr	r2, [pc, #172]	@ (80060c8 <HAL_DMA_Abort+0x240>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d03b      	beq.n	8006096 <HAL_DMA_Abort+0x20e>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	4a2a      	ldr	r2, [pc, #168]	@ (80060cc <HAL_DMA_Abort+0x244>)
 8006024:	4293      	cmp	r3, r2
 8006026:	d036      	beq.n	8006096 <HAL_DMA_Abort+0x20e>
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	4a28      	ldr	r2, [pc, #160]	@ (80060d0 <HAL_DMA_Abort+0x248>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d031      	beq.n	8006096 <HAL_DMA_Abort+0x20e>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	4a27      	ldr	r2, [pc, #156]	@ (80060d4 <HAL_DMA_Abort+0x24c>)
 8006038:	4293      	cmp	r3, r2
 800603a:	d02c      	beq.n	8006096 <HAL_DMA_Abort+0x20e>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	4a25      	ldr	r2, [pc, #148]	@ (80060d8 <HAL_DMA_Abort+0x250>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d027      	beq.n	8006096 <HAL_DMA_Abort+0x20e>
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4a24      	ldr	r2, [pc, #144]	@ (80060dc <HAL_DMA_Abort+0x254>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d022      	beq.n	8006096 <HAL_DMA_Abort+0x20e>
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4a22      	ldr	r2, [pc, #136]	@ (80060e0 <HAL_DMA_Abort+0x258>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d01d      	beq.n	8006096 <HAL_DMA_Abort+0x20e>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	4a21      	ldr	r2, [pc, #132]	@ (80060e4 <HAL_DMA_Abort+0x25c>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d018      	beq.n	8006096 <HAL_DMA_Abort+0x20e>
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4a1f      	ldr	r2, [pc, #124]	@ (80060e8 <HAL_DMA_Abort+0x260>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d013      	beq.n	8006096 <HAL_DMA_Abort+0x20e>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	4a1e      	ldr	r2, [pc, #120]	@ (80060ec <HAL_DMA_Abort+0x264>)
 8006074:	4293      	cmp	r3, r2
 8006076:	d00e      	beq.n	8006096 <HAL_DMA_Abort+0x20e>
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	4a1c      	ldr	r2, [pc, #112]	@ (80060f0 <HAL_DMA_Abort+0x268>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d009      	beq.n	8006096 <HAL_DMA_Abort+0x20e>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	4a1b      	ldr	r2, [pc, #108]	@ (80060f4 <HAL_DMA_Abort+0x26c>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d004      	beq.n	8006096 <HAL_DMA_Abort+0x20e>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4a19      	ldr	r2, [pc, #100]	@ (80060f8 <HAL_DMA_Abort+0x270>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d132      	bne.n	80060fc <HAL_DMA_Abort+0x274>
 8006096:	2301      	movs	r3, #1
 8006098:	e031      	b.n	80060fe <HAL_DMA_Abort+0x276>
 800609a:	bf00      	nop
 800609c:	40020010 	.word	0x40020010
 80060a0:	40020028 	.word	0x40020028
 80060a4:	40020040 	.word	0x40020040
 80060a8:	40020058 	.word	0x40020058
 80060ac:	40020070 	.word	0x40020070
 80060b0:	40020088 	.word	0x40020088
 80060b4:	400200a0 	.word	0x400200a0
 80060b8:	400200b8 	.word	0x400200b8
 80060bc:	40020410 	.word	0x40020410
 80060c0:	40020428 	.word	0x40020428
 80060c4:	40020440 	.word	0x40020440
 80060c8:	40020458 	.word	0x40020458
 80060cc:	40020470 	.word	0x40020470
 80060d0:	40020488 	.word	0x40020488
 80060d4:	400204a0 	.word	0x400204a0
 80060d8:	400204b8 	.word	0x400204b8
 80060dc:	58025408 	.word	0x58025408
 80060e0:	5802541c 	.word	0x5802541c
 80060e4:	58025430 	.word	0x58025430
 80060e8:	58025444 	.word	0x58025444
 80060ec:	58025458 	.word	0x58025458
 80060f0:	5802546c 	.word	0x5802546c
 80060f4:	58025480 	.word	0x58025480
 80060f8:	58025494 	.word	0x58025494
 80060fc:	2300      	movs	r3, #0
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d007      	beq.n	8006112 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006106:	681a      	ldr	r2, [r3, #0]
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800610c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006110:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	4a6d      	ldr	r2, [pc, #436]	@ (80062cc <HAL_DMA_Abort+0x444>)
 8006118:	4293      	cmp	r3, r2
 800611a:	d04a      	beq.n	80061b2 <HAL_DMA_Abort+0x32a>
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	4a6b      	ldr	r2, [pc, #428]	@ (80062d0 <HAL_DMA_Abort+0x448>)
 8006122:	4293      	cmp	r3, r2
 8006124:	d045      	beq.n	80061b2 <HAL_DMA_Abort+0x32a>
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	4a6a      	ldr	r2, [pc, #424]	@ (80062d4 <HAL_DMA_Abort+0x44c>)
 800612c:	4293      	cmp	r3, r2
 800612e:	d040      	beq.n	80061b2 <HAL_DMA_Abort+0x32a>
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	4a68      	ldr	r2, [pc, #416]	@ (80062d8 <HAL_DMA_Abort+0x450>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d03b      	beq.n	80061b2 <HAL_DMA_Abort+0x32a>
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	4a67      	ldr	r2, [pc, #412]	@ (80062dc <HAL_DMA_Abort+0x454>)
 8006140:	4293      	cmp	r3, r2
 8006142:	d036      	beq.n	80061b2 <HAL_DMA_Abort+0x32a>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	4a65      	ldr	r2, [pc, #404]	@ (80062e0 <HAL_DMA_Abort+0x458>)
 800614a:	4293      	cmp	r3, r2
 800614c:	d031      	beq.n	80061b2 <HAL_DMA_Abort+0x32a>
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	4a64      	ldr	r2, [pc, #400]	@ (80062e4 <HAL_DMA_Abort+0x45c>)
 8006154:	4293      	cmp	r3, r2
 8006156:	d02c      	beq.n	80061b2 <HAL_DMA_Abort+0x32a>
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	4a62      	ldr	r2, [pc, #392]	@ (80062e8 <HAL_DMA_Abort+0x460>)
 800615e:	4293      	cmp	r3, r2
 8006160:	d027      	beq.n	80061b2 <HAL_DMA_Abort+0x32a>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	4a61      	ldr	r2, [pc, #388]	@ (80062ec <HAL_DMA_Abort+0x464>)
 8006168:	4293      	cmp	r3, r2
 800616a:	d022      	beq.n	80061b2 <HAL_DMA_Abort+0x32a>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4a5f      	ldr	r2, [pc, #380]	@ (80062f0 <HAL_DMA_Abort+0x468>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d01d      	beq.n	80061b2 <HAL_DMA_Abort+0x32a>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	4a5e      	ldr	r2, [pc, #376]	@ (80062f4 <HAL_DMA_Abort+0x46c>)
 800617c:	4293      	cmp	r3, r2
 800617e:	d018      	beq.n	80061b2 <HAL_DMA_Abort+0x32a>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	4a5c      	ldr	r2, [pc, #368]	@ (80062f8 <HAL_DMA_Abort+0x470>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d013      	beq.n	80061b2 <HAL_DMA_Abort+0x32a>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4a5b      	ldr	r2, [pc, #364]	@ (80062fc <HAL_DMA_Abort+0x474>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d00e      	beq.n	80061b2 <HAL_DMA_Abort+0x32a>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	4a59      	ldr	r2, [pc, #356]	@ (8006300 <HAL_DMA_Abort+0x478>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d009      	beq.n	80061b2 <HAL_DMA_Abort+0x32a>
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	4a58      	ldr	r2, [pc, #352]	@ (8006304 <HAL_DMA_Abort+0x47c>)
 80061a4:	4293      	cmp	r3, r2
 80061a6:	d004      	beq.n	80061b2 <HAL_DMA_Abort+0x32a>
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	4a56      	ldr	r2, [pc, #344]	@ (8006308 <HAL_DMA_Abort+0x480>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d108      	bne.n	80061c4 <HAL_DMA_Abort+0x33c>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	681a      	ldr	r2, [r3, #0]
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f022 0201 	bic.w	r2, r2, #1
 80061c0:	601a      	str	r2, [r3, #0]
 80061c2:	e007      	b.n	80061d4 <HAL_DMA_Abort+0x34c>
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	681a      	ldr	r2, [r3, #0]
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f022 0201 	bic.w	r2, r2, #1
 80061d2:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80061d4:	e013      	b.n	80061fe <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80061d6:	f7fe fecd 	bl	8004f74 <HAL_GetTick>
 80061da:	4602      	mov	r2, r0
 80061dc:	693b      	ldr	r3, [r7, #16]
 80061de:	1ad3      	subs	r3, r2, r3
 80061e0:	2b05      	cmp	r3, #5
 80061e2:	d90c      	bls.n	80061fe <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2220      	movs	r2, #32
 80061e8:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2203      	movs	r2, #3
 80061ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	2200      	movs	r2, #0
 80061f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80061fa:	2301      	movs	r3, #1
 80061fc:	e12d      	b.n	800645a <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80061fe:	697b      	ldr	r3, [r7, #20]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f003 0301 	and.w	r3, r3, #1
 8006206:	2b00      	cmp	r3, #0
 8006208:	d1e5      	bne.n	80061d6 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	4a2f      	ldr	r2, [pc, #188]	@ (80062cc <HAL_DMA_Abort+0x444>)
 8006210:	4293      	cmp	r3, r2
 8006212:	d04a      	beq.n	80062aa <HAL_DMA_Abort+0x422>
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	4a2d      	ldr	r2, [pc, #180]	@ (80062d0 <HAL_DMA_Abort+0x448>)
 800621a:	4293      	cmp	r3, r2
 800621c:	d045      	beq.n	80062aa <HAL_DMA_Abort+0x422>
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	4a2c      	ldr	r2, [pc, #176]	@ (80062d4 <HAL_DMA_Abort+0x44c>)
 8006224:	4293      	cmp	r3, r2
 8006226:	d040      	beq.n	80062aa <HAL_DMA_Abort+0x422>
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	4a2a      	ldr	r2, [pc, #168]	@ (80062d8 <HAL_DMA_Abort+0x450>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d03b      	beq.n	80062aa <HAL_DMA_Abort+0x422>
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	4a29      	ldr	r2, [pc, #164]	@ (80062dc <HAL_DMA_Abort+0x454>)
 8006238:	4293      	cmp	r3, r2
 800623a:	d036      	beq.n	80062aa <HAL_DMA_Abort+0x422>
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	4a27      	ldr	r2, [pc, #156]	@ (80062e0 <HAL_DMA_Abort+0x458>)
 8006242:	4293      	cmp	r3, r2
 8006244:	d031      	beq.n	80062aa <HAL_DMA_Abort+0x422>
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	4a26      	ldr	r2, [pc, #152]	@ (80062e4 <HAL_DMA_Abort+0x45c>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d02c      	beq.n	80062aa <HAL_DMA_Abort+0x422>
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	4a24      	ldr	r2, [pc, #144]	@ (80062e8 <HAL_DMA_Abort+0x460>)
 8006256:	4293      	cmp	r3, r2
 8006258:	d027      	beq.n	80062aa <HAL_DMA_Abort+0x422>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	4a23      	ldr	r2, [pc, #140]	@ (80062ec <HAL_DMA_Abort+0x464>)
 8006260:	4293      	cmp	r3, r2
 8006262:	d022      	beq.n	80062aa <HAL_DMA_Abort+0x422>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	4a21      	ldr	r2, [pc, #132]	@ (80062f0 <HAL_DMA_Abort+0x468>)
 800626a:	4293      	cmp	r3, r2
 800626c:	d01d      	beq.n	80062aa <HAL_DMA_Abort+0x422>
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	4a20      	ldr	r2, [pc, #128]	@ (80062f4 <HAL_DMA_Abort+0x46c>)
 8006274:	4293      	cmp	r3, r2
 8006276:	d018      	beq.n	80062aa <HAL_DMA_Abort+0x422>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	4a1e      	ldr	r2, [pc, #120]	@ (80062f8 <HAL_DMA_Abort+0x470>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d013      	beq.n	80062aa <HAL_DMA_Abort+0x422>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	4a1d      	ldr	r2, [pc, #116]	@ (80062fc <HAL_DMA_Abort+0x474>)
 8006288:	4293      	cmp	r3, r2
 800628a:	d00e      	beq.n	80062aa <HAL_DMA_Abort+0x422>
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4a1b      	ldr	r2, [pc, #108]	@ (8006300 <HAL_DMA_Abort+0x478>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d009      	beq.n	80062aa <HAL_DMA_Abort+0x422>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	4a1a      	ldr	r2, [pc, #104]	@ (8006304 <HAL_DMA_Abort+0x47c>)
 800629c:	4293      	cmp	r3, r2
 800629e:	d004      	beq.n	80062aa <HAL_DMA_Abort+0x422>
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	4a18      	ldr	r2, [pc, #96]	@ (8006308 <HAL_DMA_Abort+0x480>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d101      	bne.n	80062ae <HAL_DMA_Abort+0x426>
 80062aa:	2301      	movs	r3, #1
 80062ac:	e000      	b.n	80062b0 <HAL_DMA_Abort+0x428>
 80062ae:	2300      	movs	r3, #0
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d02b      	beq.n	800630c <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062b8:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80062be:	f003 031f 	and.w	r3, r3, #31
 80062c2:	223f      	movs	r2, #63	@ 0x3f
 80062c4:	409a      	lsls	r2, r3
 80062c6:	68bb      	ldr	r3, [r7, #8]
 80062c8:	609a      	str	r2, [r3, #8]
 80062ca:	e02a      	b.n	8006322 <HAL_DMA_Abort+0x49a>
 80062cc:	40020010 	.word	0x40020010
 80062d0:	40020028 	.word	0x40020028
 80062d4:	40020040 	.word	0x40020040
 80062d8:	40020058 	.word	0x40020058
 80062dc:	40020070 	.word	0x40020070
 80062e0:	40020088 	.word	0x40020088
 80062e4:	400200a0 	.word	0x400200a0
 80062e8:	400200b8 	.word	0x400200b8
 80062ec:	40020410 	.word	0x40020410
 80062f0:	40020428 	.word	0x40020428
 80062f4:	40020440 	.word	0x40020440
 80062f8:	40020458 	.word	0x40020458
 80062fc:	40020470 	.word	0x40020470
 8006300:	40020488 	.word	0x40020488
 8006304:	400204a0 	.word	0x400204a0
 8006308:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006310:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006316:	f003 031f 	and.w	r3, r3, #31
 800631a:	2201      	movs	r2, #1
 800631c:	409a      	lsls	r2, r3
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	4a4f      	ldr	r2, [pc, #316]	@ (8006464 <HAL_DMA_Abort+0x5dc>)
 8006328:	4293      	cmp	r3, r2
 800632a:	d072      	beq.n	8006412 <HAL_DMA_Abort+0x58a>
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	4a4d      	ldr	r2, [pc, #308]	@ (8006468 <HAL_DMA_Abort+0x5e0>)
 8006332:	4293      	cmp	r3, r2
 8006334:	d06d      	beq.n	8006412 <HAL_DMA_Abort+0x58a>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	4a4c      	ldr	r2, [pc, #304]	@ (800646c <HAL_DMA_Abort+0x5e4>)
 800633c:	4293      	cmp	r3, r2
 800633e:	d068      	beq.n	8006412 <HAL_DMA_Abort+0x58a>
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	4a4a      	ldr	r2, [pc, #296]	@ (8006470 <HAL_DMA_Abort+0x5e8>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d063      	beq.n	8006412 <HAL_DMA_Abort+0x58a>
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	4a49      	ldr	r2, [pc, #292]	@ (8006474 <HAL_DMA_Abort+0x5ec>)
 8006350:	4293      	cmp	r3, r2
 8006352:	d05e      	beq.n	8006412 <HAL_DMA_Abort+0x58a>
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	4a47      	ldr	r2, [pc, #284]	@ (8006478 <HAL_DMA_Abort+0x5f0>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d059      	beq.n	8006412 <HAL_DMA_Abort+0x58a>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	4a46      	ldr	r2, [pc, #280]	@ (800647c <HAL_DMA_Abort+0x5f4>)
 8006364:	4293      	cmp	r3, r2
 8006366:	d054      	beq.n	8006412 <HAL_DMA_Abort+0x58a>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	4a44      	ldr	r2, [pc, #272]	@ (8006480 <HAL_DMA_Abort+0x5f8>)
 800636e:	4293      	cmp	r3, r2
 8006370:	d04f      	beq.n	8006412 <HAL_DMA_Abort+0x58a>
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	4a43      	ldr	r2, [pc, #268]	@ (8006484 <HAL_DMA_Abort+0x5fc>)
 8006378:	4293      	cmp	r3, r2
 800637a:	d04a      	beq.n	8006412 <HAL_DMA_Abort+0x58a>
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	4a41      	ldr	r2, [pc, #260]	@ (8006488 <HAL_DMA_Abort+0x600>)
 8006382:	4293      	cmp	r3, r2
 8006384:	d045      	beq.n	8006412 <HAL_DMA_Abort+0x58a>
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	4a40      	ldr	r2, [pc, #256]	@ (800648c <HAL_DMA_Abort+0x604>)
 800638c:	4293      	cmp	r3, r2
 800638e:	d040      	beq.n	8006412 <HAL_DMA_Abort+0x58a>
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	4a3e      	ldr	r2, [pc, #248]	@ (8006490 <HAL_DMA_Abort+0x608>)
 8006396:	4293      	cmp	r3, r2
 8006398:	d03b      	beq.n	8006412 <HAL_DMA_Abort+0x58a>
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	4a3d      	ldr	r2, [pc, #244]	@ (8006494 <HAL_DMA_Abort+0x60c>)
 80063a0:	4293      	cmp	r3, r2
 80063a2:	d036      	beq.n	8006412 <HAL_DMA_Abort+0x58a>
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	4a3b      	ldr	r2, [pc, #236]	@ (8006498 <HAL_DMA_Abort+0x610>)
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d031      	beq.n	8006412 <HAL_DMA_Abort+0x58a>
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	4a3a      	ldr	r2, [pc, #232]	@ (800649c <HAL_DMA_Abort+0x614>)
 80063b4:	4293      	cmp	r3, r2
 80063b6:	d02c      	beq.n	8006412 <HAL_DMA_Abort+0x58a>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	4a38      	ldr	r2, [pc, #224]	@ (80064a0 <HAL_DMA_Abort+0x618>)
 80063be:	4293      	cmp	r3, r2
 80063c0:	d027      	beq.n	8006412 <HAL_DMA_Abort+0x58a>
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	4a37      	ldr	r2, [pc, #220]	@ (80064a4 <HAL_DMA_Abort+0x61c>)
 80063c8:	4293      	cmp	r3, r2
 80063ca:	d022      	beq.n	8006412 <HAL_DMA_Abort+0x58a>
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	4a35      	ldr	r2, [pc, #212]	@ (80064a8 <HAL_DMA_Abort+0x620>)
 80063d2:	4293      	cmp	r3, r2
 80063d4:	d01d      	beq.n	8006412 <HAL_DMA_Abort+0x58a>
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	4a34      	ldr	r2, [pc, #208]	@ (80064ac <HAL_DMA_Abort+0x624>)
 80063dc:	4293      	cmp	r3, r2
 80063de:	d018      	beq.n	8006412 <HAL_DMA_Abort+0x58a>
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	4a32      	ldr	r2, [pc, #200]	@ (80064b0 <HAL_DMA_Abort+0x628>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d013      	beq.n	8006412 <HAL_DMA_Abort+0x58a>
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	4a31      	ldr	r2, [pc, #196]	@ (80064b4 <HAL_DMA_Abort+0x62c>)
 80063f0:	4293      	cmp	r3, r2
 80063f2:	d00e      	beq.n	8006412 <HAL_DMA_Abort+0x58a>
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	4a2f      	ldr	r2, [pc, #188]	@ (80064b8 <HAL_DMA_Abort+0x630>)
 80063fa:	4293      	cmp	r3, r2
 80063fc:	d009      	beq.n	8006412 <HAL_DMA_Abort+0x58a>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	4a2e      	ldr	r2, [pc, #184]	@ (80064bc <HAL_DMA_Abort+0x634>)
 8006404:	4293      	cmp	r3, r2
 8006406:	d004      	beq.n	8006412 <HAL_DMA_Abort+0x58a>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	4a2c      	ldr	r2, [pc, #176]	@ (80064c0 <HAL_DMA_Abort+0x638>)
 800640e:	4293      	cmp	r3, r2
 8006410:	d101      	bne.n	8006416 <HAL_DMA_Abort+0x58e>
 8006412:	2301      	movs	r3, #1
 8006414:	e000      	b.n	8006418 <HAL_DMA_Abort+0x590>
 8006416:	2300      	movs	r3, #0
 8006418:	2b00      	cmp	r3, #0
 800641a:	d015      	beq.n	8006448 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006420:	687a      	ldr	r2, [r7, #4]
 8006422:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8006424:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800642a:	2b00      	cmp	r3, #0
 800642c:	d00c      	beq.n	8006448 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006432:	681a      	ldr	r2, [r3, #0]
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006438:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800643c:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006442:	687a      	ldr	r2, [r7, #4]
 8006444:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006446:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2201      	movs	r2, #1
 800644c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2200      	movs	r2, #0
 8006454:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8006458:	2300      	movs	r3, #0
}
 800645a:	4618      	mov	r0, r3
 800645c:	3718      	adds	r7, #24
 800645e:	46bd      	mov	sp, r7
 8006460:	bd80      	pop	{r7, pc}
 8006462:	bf00      	nop
 8006464:	40020010 	.word	0x40020010
 8006468:	40020028 	.word	0x40020028
 800646c:	40020040 	.word	0x40020040
 8006470:	40020058 	.word	0x40020058
 8006474:	40020070 	.word	0x40020070
 8006478:	40020088 	.word	0x40020088
 800647c:	400200a0 	.word	0x400200a0
 8006480:	400200b8 	.word	0x400200b8
 8006484:	40020410 	.word	0x40020410
 8006488:	40020428 	.word	0x40020428
 800648c:	40020440 	.word	0x40020440
 8006490:	40020458 	.word	0x40020458
 8006494:	40020470 	.word	0x40020470
 8006498:	40020488 	.word	0x40020488
 800649c:	400204a0 	.word	0x400204a0
 80064a0:	400204b8 	.word	0x400204b8
 80064a4:	58025408 	.word	0x58025408
 80064a8:	5802541c 	.word	0x5802541c
 80064ac:	58025430 	.word	0x58025430
 80064b0:	58025444 	.word	0x58025444
 80064b4:	58025458 	.word	0x58025458
 80064b8:	5802546c 	.word	0x5802546c
 80064bc:	58025480 	.word	0x58025480
 80064c0:	58025494 	.word	0x58025494

080064c4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80064c4:	b580      	push	{r7, lr}
 80064c6:	b084      	sub	sp, #16
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d101      	bne.n	80064d6 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80064d2:	2301      	movs	r3, #1
 80064d4:	e237      	b.n	8006946 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80064dc:	b2db      	uxtb	r3, r3
 80064de:	2b02      	cmp	r3, #2
 80064e0:	d004      	beq.n	80064ec <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	2280      	movs	r2, #128	@ 0x80
 80064e6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80064e8:	2301      	movs	r3, #1
 80064ea:	e22c      	b.n	8006946 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	4a5c      	ldr	r2, [pc, #368]	@ (8006664 <HAL_DMA_Abort_IT+0x1a0>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d04a      	beq.n	800658c <HAL_DMA_Abort_IT+0xc8>
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	4a5b      	ldr	r2, [pc, #364]	@ (8006668 <HAL_DMA_Abort_IT+0x1a4>)
 80064fc:	4293      	cmp	r3, r2
 80064fe:	d045      	beq.n	800658c <HAL_DMA_Abort_IT+0xc8>
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	4a59      	ldr	r2, [pc, #356]	@ (800666c <HAL_DMA_Abort_IT+0x1a8>)
 8006506:	4293      	cmp	r3, r2
 8006508:	d040      	beq.n	800658c <HAL_DMA_Abort_IT+0xc8>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	4a58      	ldr	r2, [pc, #352]	@ (8006670 <HAL_DMA_Abort_IT+0x1ac>)
 8006510:	4293      	cmp	r3, r2
 8006512:	d03b      	beq.n	800658c <HAL_DMA_Abort_IT+0xc8>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	4a56      	ldr	r2, [pc, #344]	@ (8006674 <HAL_DMA_Abort_IT+0x1b0>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d036      	beq.n	800658c <HAL_DMA_Abort_IT+0xc8>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	4a55      	ldr	r2, [pc, #340]	@ (8006678 <HAL_DMA_Abort_IT+0x1b4>)
 8006524:	4293      	cmp	r3, r2
 8006526:	d031      	beq.n	800658c <HAL_DMA_Abort_IT+0xc8>
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	4a53      	ldr	r2, [pc, #332]	@ (800667c <HAL_DMA_Abort_IT+0x1b8>)
 800652e:	4293      	cmp	r3, r2
 8006530:	d02c      	beq.n	800658c <HAL_DMA_Abort_IT+0xc8>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	4a52      	ldr	r2, [pc, #328]	@ (8006680 <HAL_DMA_Abort_IT+0x1bc>)
 8006538:	4293      	cmp	r3, r2
 800653a:	d027      	beq.n	800658c <HAL_DMA_Abort_IT+0xc8>
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	4a50      	ldr	r2, [pc, #320]	@ (8006684 <HAL_DMA_Abort_IT+0x1c0>)
 8006542:	4293      	cmp	r3, r2
 8006544:	d022      	beq.n	800658c <HAL_DMA_Abort_IT+0xc8>
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	4a4f      	ldr	r2, [pc, #316]	@ (8006688 <HAL_DMA_Abort_IT+0x1c4>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d01d      	beq.n	800658c <HAL_DMA_Abort_IT+0xc8>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	4a4d      	ldr	r2, [pc, #308]	@ (800668c <HAL_DMA_Abort_IT+0x1c8>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d018      	beq.n	800658c <HAL_DMA_Abort_IT+0xc8>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	4a4c      	ldr	r2, [pc, #304]	@ (8006690 <HAL_DMA_Abort_IT+0x1cc>)
 8006560:	4293      	cmp	r3, r2
 8006562:	d013      	beq.n	800658c <HAL_DMA_Abort_IT+0xc8>
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	4a4a      	ldr	r2, [pc, #296]	@ (8006694 <HAL_DMA_Abort_IT+0x1d0>)
 800656a:	4293      	cmp	r3, r2
 800656c:	d00e      	beq.n	800658c <HAL_DMA_Abort_IT+0xc8>
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	4a49      	ldr	r2, [pc, #292]	@ (8006698 <HAL_DMA_Abort_IT+0x1d4>)
 8006574:	4293      	cmp	r3, r2
 8006576:	d009      	beq.n	800658c <HAL_DMA_Abort_IT+0xc8>
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	4a47      	ldr	r2, [pc, #284]	@ (800669c <HAL_DMA_Abort_IT+0x1d8>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d004      	beq.n	800658c <HAL_DMA_Abort_IT+0xc8>
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	4a46      	ldr	r2, [pc, #280]	@ (80066a0 <HAL_DMA_Abort_IT+0x1dc>)
 8006588:	4293      	cmp	r3, r2
 800658a:	d101      	bne.n	8006590 <HAL_DMA_Abort_IT+0xcc>
 800658c:	2301      	movs	r3, #1
 800658e:	e000      	b.n	8006592 <HAL_DMA_Abort_IT+0xce>
 8006590:	2300      	movs	r3, #0
 8006592:	2b00      	cmp	r3, #0
 8006594:	f000 8086 	beq.w	80066a4 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2204      	movs	r2, #4
 800659c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	4a2f      	ldr	r2, [pc, #188]	@ (8006664 <HAL_DMA_Abort_IT+0x1a0>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d04a      	beq.n	8006640 <HAL_DMA_Abort_IT+0x17c>
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	4a2e      	ldr	r2, [pc, #184]	@ (8006668 <HAL_DMA_Abort_IT+0x1a4>)
 80065b0:	4293      	cmp	r3, r2
 80065b2:	d045      	beq.n	8006640 <HAL_DMA_Abort_IT+0x17c>
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	4a2c      	ldr	r2, [pc, #176]	@ (800666c <HAL_DMA_Abort_IT+0x1a8>)
 80065ba:	4293      	cmp	r3, r2
 80065bc:	d040      	beq.n	8006640 <HAL_DMA_Abort_IT+0x17c>
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	4a2b      	ldr	r2, [pc, #172]	@ (8006670 <HAL_DMA_Abort_IT+0x1ac>)
 80065c4:	4293      	cmp	r3, r2
 80065c6:	d03b      	beq.n	8006640 <HAL_DMA_Abort_IT+0x17c>
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	4a29      	ldr	r2, [pc, #164]	@ (8006674 <HAL_DMA_Abort_IT+0x1b0>)
 80065ce:	4293      	cmp	r3, r2
 80065d0:	d036      	beq.n	8006640 <HAL_DMA_Abort_IT+0x17c>
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	4a28      	ldr	r2, [pc, #160]	@ (8006678 <HAL_DMA_Abort_IT+0x1b4>)
 80065d8:	4293      	cmp	r3, r2
 80065da:	d031      	beq.n	8006640 <HAL_DMA_Abort_IT+0x17c>
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	4a26      	ldr	r2, [pc, #152]	@ (800667c <HAL_DMA_Abort_IT+0x1b8>)
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d02c      	beq.n	8006640 <HAL_DMA_Abort_IT+0x17c>
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	4a25      	ldr	r2, [pc, #148]	@ (8006680 <HAL_DMA_Abort_IT+0x1bc>)
 80065ec:	4293      	cmp	r3, r2
 80065ee:	d027      	beq.n	8006640 <HAL_DMA_Abort_IT+0x17c>
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	4a23      	ldr	r2, [pc, #140]	@ (8006684 <HAL_DMA_Abort_IT+0x1c0>)
 80065f6:	4293      	cmp	r3, r2
 80065f8:	d022      	beq.n	8006640 <HAL_DMA_Abort_IT+0x17c>
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	4a22      	ldr	r2, [pc, #136]	@ (8006688 <HAL_DMA_Abort_IT+0x1c4>)
 8006600:	4293      	cmp	r3, r2
 8006602:	d01d      	beq.n	8006640 <HAL_DMA_Abort_IT+0x17c>
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	4a20      	ldr	r2, [pc, #128]	@ (800668c <HAL_DMA_Abort_IT+0x1c8>)
 800660a:	4293      	cmp	r3, r2
 800660c:	d018      	beq.n	8006640 <HAL_DMA_Abort_IT+0x17c>
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	4a1f      	ldr	r2, [pc, #124]	@ (8006690 <HAL_DMA_Abort_IT+0x1cc>)
 8006614:	4293      	cmp	r3, r2
 8006616:	d013      	beq.n	8006640 <HAL_DMA_Abort_IT+0x17c>
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	4a1d      	ldr	r2, [pc, #116]	@ (8006694 <HAL_DMA_Abort_IT+0x1d0>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d00e      	beq.n	8006640 <HAL_DMA_Abort_IT+0x17c>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	4a1c      	ldr	r2, [pc, #112]	@ (8006698 <HAL_DMA_Abort_IT+0x1d4>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d009      	beq.n	8006640 <HAL_DMA_Abort_IT+0x17c>
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	4a1a      	ldr	r2, [pc, #104]	@ (800669c <HAL_DMA_Abort_IT+0x1d8>)
 8006632:	4293      	cmp	r3, r2
 8006634:	d004      	beq.n	8006640 <HAL_DMA_Abort_IT+0x17c>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	4a19      	ldr	r2, [pc, #100]	@ (80066a0 <HAL_DMA_Abort_IT+0x1dc>)
 800663c:	4293      	cmp	r3, r2
 800663e:	d108      	bne.n	8006652 <HAL_DMA_Abort_IT+0x18e>
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	681a      	ldr	r2, [r3, #0]
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f022 0201 	bic.w	r2, r2, #1
 800664e:	601a      	str	r2, [r3, #0]
 8006650:	e178      	b.n	8006944 <HAL_DMA_Abort_IT+0x480>
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	681a      	ldr	r2, [r3, #0]
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f022 0201 	bic.w	r2, r2, #1
 8006660:	601a      	str	r2, [r3, #0]
 8006662:	e16f      	b.n	8006944 <HAL_DMA_Abort_IT+0x480>
 8006664:	40020010 	.word	0x40020010
 8006668:	40020028 	.word	0x40020028
 800666c:	40020040 	.word	0x40020040
 8006670:	40020058 	.word	0x40020058
 8006674:	40020070 	.word	0x40020070
 8006678:	40020088 	.word	0x40020088
 800667c:	400200a0 	.word	0x400200a0
 8006680:	400200b8 	.word	0x400200b8
 8006684:	40020410 	.word	0x40020410
 8006688:	40020428 	.word	0x40020428
 800668c:	40020440 	.word	0x40020440
 8006690:	40020458 	.word	0x40020458
 8006694:	40020470 	.word	0x40020470
 8006698:	40020488 	.word	0x40020488
 800669c:	400204a0 	.word	0x400204a0
 80066a0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	681a      	ldr	r2, [r3, #0]
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f022 020e 	bic.w	r2, r2, #14
 80066b2:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4a6c      	ldr	r2, [pc, #432]	@ (800686c <HAL_DMA_Abort_IT+0x3a8>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d04a      	beq.n	8006754 <HAL_DMA_Abort_IT+0x290>
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	4a6b      	ldr	r2, [pc, #428]	@ (8006870 <HAL_DMA_Abort_IT+0x3ac>)
 80066c4:	4293      	cmp	r3, r2
 80066c6:	d045      	beq.n	8006754 <HAL_DMA_Abort_IT+0x290>
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	4a69      	ldr	r2, [pc, #420]	@ (8006874 <HAL_DMA_Abort_IT+0x3b0>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d040      	beq.n	8006754 <HAL_DMA_Abort_IT+0x290>
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	4a68      	ldr	r2, [pc, #416]	@ (8006878 <HAL_DMA_Abort_IT+0x3b4>)
 80066d8:	4293      	cmp	r3, r2
 80066da:	d03b      	beq.n	8006754 <HAL_DMA_Abort_IT+0x290>
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	4a66      	ldr	r2, [pc, #408]	@ (800687c <HAL_DMA_Abort_IT+0x3b8>)
 80066e2:	4293      	cmp	r3, r2
 80066e4:	d036      	beq.n	8006754 <HAL_DMA_Abort_IT+0x290>
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	4a65      	ldr	r2, [pc, #404]	@ (8006880 <HAL_DMA_Abort_IT+0x3bc>)
 80066ec:	4293      	cmp	r3, r2
 80066ee:	d031      	beq.n	8006754 <HAL_DMA_Abort_IT+0x290>
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	4a63      	ldr	r2, [pc, #396]	@ (8006884 <HAL_DMA_Abort_IT+0x3c0>)
 80066f6:	4293      	cmp	r3, r2
 80066f8:	d02c      	beq.n	8006754 <HAL_DMA_Abort_IT+0x290>
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	4a62      	ldr	r2, [pc, #392]	@ (8006888 <HAL_DMA_Abort_IT+0x3c4>)
 8006700:	4293      	cmp	r3, r2
 8006702:	d027      	beq.n	8006754 <HAL_DMA_Abort_IT+0x290>
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	4a60      	ldr	r2, [pc, #384]	@ (800688c <HAL_DMA_Abort_IT+0x3c8>)
 800670a:	4293      	cmp	r3, r2
 800670c:	d022      	beq.n	8006754 <HAL_DMA_Abort_IT+0x290>
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	4a5f      	ldr	r2, [pc, #380]	@ (8006890 <HAL_DMA_Abort_IT+0x3cc>)
 8006714:	4293      	cmp	r3, r2
 8006716:	d01d      	beq.n	8006754 <HAL_DMA_Abort_IT+0x290>
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	4a5d      	ldr	r2, [pc, #372]	@ (8006894 <HAL_DMA_Abort_IT+0x3d0>)
 800671e:	4293      	cmp	r3, r2
 8006720:	d018      	beq.n	8006754 <HAL_DMA_Abort_IT+0x290>
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	4a5c      	ldr	r2, [pc, #368]	@ (8006898 <HAL_DMA_Abort_IT+0x3d4>)
 8006728:	4293      	cmp	r3, r2
 800672a:	d013      	beq.n	8006754 <HAL_DMA_Abort_IT+0x290>
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	4a5a      	ldr	r2, [pc, #360]	@ (800689c <HAL_DMA_Abort_IT+0x3d8>)
 8006732:	4293      	cmp	r3, r2
 8006734:	d00e      	beq.n	8006754 <HAL_DMA_Abort_IT+0x290>
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	4a59      	ldr	r2, [pc, #356]	@ (80068a0 <HAL_DMA_Abort_IT+0x3dc>)
 800673c:	4293      	cmp	r3, r2
 800673e:	d009      	beq.n	8006754 <HAL_DMA_Abort_IT+0x290>
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	4a57      	ldr	r2, [pc, #348]	@ (80068a4 <HAL_DMA_Abort_IT+0x3e0>)
 8006746:	4293      	cmp	r3, r2
 8006748:	d004      	beq.n	8006754 <HAL_DMA_Abort_IT+0x290>
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	4a56      	ldr	r2, [pc, #344]	@ (80068a8 <HAL_DMA_Abort_IT+0x3e4>)
 8006750:	4293      	cmp	r3, r2
 8006752:	d108      	bne.n	8006766 <HAL_DMA_Abort_IT+0x2a2>
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	681a      	ldr	r2, [r3, #0]
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f022 0201 	bic.w	r2, r2, #1
 8006762:	601a      	str	r2, [r3, #0]
 8006764:	e007      	b.n	8006776 <HAL_DMA_Abort_IT+0x2b2>
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	681a      	ldr	r2, [r3, #0]
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f022 0201 	bic.w	r2, r2, #1
 8006774:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	4a3c      	ldr	r2, [pc, #240]	@ (800686c <HAL_DMA_Abort_IT+0x3a8>)
 800677c:	4293      	cmp	r3, r2
 800677e:	d072      	beq.n	8006866 <HAL_DMA_Abort_IT+0x3a2>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	4a3a      	ldr	r2, [pc, #232]	@ (8006870 <HAL_DMA_Abort_IT+0x3ac>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d06d      	beq.n	8006866 <HAL_DMA_Abort_IT+0x3a2>
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	4a39      	ldr	r2, [pc, #228]	@ (8006874 <HAL_DMA_Abort_IT+0x3b0>)
 8006790:	4293      	cmp	r3, r2
 8006792:	d068      	beq.n	8006866 <HAL_DMA_Abort_IT+0x3a2>
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	4a37      	ldr	r2, [pc, #220]	@ (8006878 <HAL_DMA_Abort_IT+0x3b4>)
 800679a:	4293      	cmp	r3, r2
 800679c:	d063      	beq.n	8006866 <HAL_DMA_Abort_IT+0x3a2>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	4a36      	ldr	r2, [pc, #216]	@ (800687c <HAL_DMA_Abort_IT+0x3b8>)
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d05e      	beq.n	8006866 <HAL_DMA_Abort_IT+0x3a2>
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	4a34      	ldr	r2, [pc, #208]	@ (8006880 <HAL_DMA_Abort_IT+0x3bc>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d059      	beq.n	8006866 <HAL_DMA_Abort_IT+0x3a2>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	4a33      	ldr	r2, [pc, #204]	@ (8006884 <HAL_DMA_Abort_IT+0x3c0>)
 80067b8:	4293      	cmp	r3, r2
 80067ba:	d054      	beq.n	8006866 <HAL_DMA_Abort_IT+0x3a2>
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	4a31      	ldr	r2, [pc, #196]	@ (8006888 <HAL_DMA_Abort_IT+0x3c4>)
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d04f      	beq.n	8006866 <HAL_DMA_Abort_IT+0x3a2>
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	4a30      	ldr	r2, [pc, #192]	@ (800688c <HAL_DMA_Abort_IT+0x3c8>)
 80067cc:	4293      	cmp	r3, r2
 80067ce:	d04a      	beq.n	8006866 <HAL_DMA_Abort_IT+0x3a2>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	4a2e      	ldr	r2, [pc, #184]	@ (8006890 <HAL_DMA_Abort_IT+0x3cc>)
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d045      	beq.n	8006866 <HAL_DMA_Abort_IT+0x3a2>
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	4a2d      	ldr	r2, [pc, #180]	@ (8006894 <HAL_DMA_Abort_IT+0x3d0>)
 80067e0:	4293      	cmp	r3, r2
 80067e2:	d040      	beq.n	8006866 <HAL_DMA_Abort_IT+0x3a2>
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	4a2b      	ldr	r2, [pc, #172]	@ (8006898 <HAL_DMA_Abort_IT+0x3d4>)
 80067ea:	4293      	cmp	r3, r2
 80067ec:	d03b      	beq.n	8006866 <HAL_DMA_Abort_IT+0x3a2>
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	4a2a      	ldr	r2, [pc, #168]	@ (800689c <HAL_DMA_Abort_IT+0x3d8>)
 80067f4:	4293      	cmp	r3, r2
 80067f6:	d036      	beq.n	8006866 <HAL_DMA_Abort_IT+0x3a2>
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	4a28      	ldr	r2, [pc, #160]	@ (80068a0 <HAL_DMA_Abort_IT+0x3dc>)
 80067fe:	4293      	cmp	r3, r2
 8006800:	d031      	beq.n	8006866 <HAL_DMA_Abort_IT+0x3a2>
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	4a27      	ldr	r2, [pc, #156]	@ (80068a4 <HAL_DMA_Abort_IT+0x3e0>)
 8006808:	4293      	cmp	r3, r2
 800680a:	d02c      	beq.n	8006866 <HAL_DMA_Abort_IT+0x3a2>
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	4a25      	ldr	r2, [pc, #148]	@ (80068a8 <HAL_DMA_Abort_IT+0x3e4>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d027      	beq.n	8006866 <HAL_DMA_Abort_IT+0x3a2>
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	4a24      	ldr	r2, [pc, #144]	@ (80068ac <HAL_DMA_Abort_IT+0x3e8>)
 800681c:	4293      	cmp	r3, r2
 800681e:	d022      	beq.n	8006866 <HAL_DMA_Abort_IT+0x3a2>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	4a22      	ldr	r2, [pc, #136]	@ (80068b0 <HAL_DMA_Abort_IT+0x3ec>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d01d      	beq.n	8006866 <HAL_DMA_Abort_IT+0x3a2>
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	4a21      	ldr	r2, [pc, #132]	@ (80068b4 <HAL_DMA_Abort_IT+0x3f0>)
 8006830:	4293      	cmp	r3, r2
 8006832:	d018      	beq.n	8006866 <HAL_DMA_Abort_IT+0x3a2>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	4a1f      	ldr	r2, [pc, #124]	@ (80068b8 <HAL_DMA_Abort_IT+0x3f4>)
 800683a:	4293      	cmp	r3, r2
 800683c:	d013      	beq.n	8006866 <HAL_DMA_Abort_IT+0x3a2>
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	4a1e      	ldr	r2, [pc, #120]	@ (80068bc <HAL_DMA_Abort_IT+0x3f8>)
 8006844:	4293      	cmp	r3, r2
 8006846:	d00e      	beq.n	8006866 <HAL_DMA_Abort_IT+0x3a2>
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	4a1c      	ldr	r2, [pc, #112]	@ (80068c0 <HAL_DMA_Abort_IT+0x3fc>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d009      	beq.n	8006866 <HAL_DMA_Abort_IT+0x3a2>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	4a1b      	ldr	r2, [pc, #108]	@ (80068c4 <HAL_DMA_Abort_IT+0x400>)
 8006858:	4293      	cmp	r3, r2
 800685a:	d004      	beq.n	8006866 <HAL_DMA_Abort_IT+0x3a2>
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	4a19      	ldr	r2, [pc, #100]	@ (80068c8 <HAL_DMA_Abort_IT+0x404>)
 8006862:	4293      	cmp	r3, r2
 8006864:	d132      	bne.n	80068cc <HAL_DMA_Abort_IT+0x408>
 8006866:	2301      	movs	r3, #1
 8006868:	e031      	b.n	80068ce <HAL_DMA_Abort_IT+0x40a>
 800686a:	bf00      	nop
 800686c:	40020010 	.word	0x40020010
 8006870:	40020028 	.word	0x40020028
 8006874:	40020040 	.word	0x40020040
 8006878:	40020058 	.word	0x40020058
 800687c:	40020070 	.word	0x40020070
 8006880:	40020088 	.word	0x40020088
 8006884:	400200a0 	.word	0x400200a0
 8006888:	400200b8 	.word	0x400200b8
 800688c:	40020410 	.word	0x40020410
 8006890:	40020428 	.word	0x40020428
 8006894:	40020440 	.word	0x40020440
 8006898:	40020458 	.word	0x40020458
 800689c:	40020470 	.word	0x40020470
 80068a0:	40020488 	.word	0x40020488
 80068a4:	400204a0 	.word	0x400204a0
 80068a8:	400204b8 	.word	0x400204b8
 80068ac:	58025408 	.word	0x58025408
 80068b0:	5802541c 	.word	0x5802541c
 80068b4:	58025430 	.word	0x58025430
 80068b8:	58025444 	.word	0x58025444
 80068bc:	58025458 	.word	0x58025458
 80068c0:	5802546c 	.word	0x5802546c
 80068c4:	58025480 	.word	0x58025480
 80068c8:	58025494 	.word	0x58025494
 80068cc:	2300      	movs	r3, #0
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d028      	beq.n	8006924 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068d6:	681a      	ldr	r2, [r3, #0]
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068dc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80068e0:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068e6:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80068ec:	f003 031f 	and.w	r3, r3, #31
 80068f0:	2201      	movs	r2, #1
 80068f2:	409a      	lsls	r2, r3
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80068fc:	687a      	ldr	r2, [r7, #4]
 80068fe:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8006900:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006906:	2b00      	cmp	r3, #0
 8006908:	d00c      	beq.n	8006924 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800690e:	681a      	ldr	r2, [r3, #0]
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006914:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006918:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800691e:	687a      	ldr	r2, [r7, #4]
 8006920:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006922:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2201      	movs	r2, #1
 8006928:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2200      	movs	r2, #0
 8006930:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006938:	2b00      	cmp	r3, #0
 800693a:	d003      	beq.n	8006944 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006940:	6878      	ldr	r0, [r7, #4]
 8006942:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8006944:	2300      	movs	r3, #0
}
 8006946:	4618      	mov	r0, r3
 8006948:	3710      	adds	r7, #16
 800694a:	46bd      	mov	sp, r7
 800694c:	bd80      	pop	{r7, pc}
 800694e:	bf00      	nop

08006950 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006950:	b580      	push	{r7, lr}
 8006952:	b08a      	sub	sp, #40	@ 0x28
 8006954:	af00      	add	r7, sp, #0
 8006956:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8006958:	2300      	movs	r3, #0
 800695a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 800695c:	4b67      	ldr	r3, [pc, #412]	@ (8006afc <HAL_DMA_IRQHandler+0x1ac>)
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	4a67      	ldr	r2, [pc, #412]	@ (8006b00 <HAL_DMA_IRQHandler+0x1b0>)
 8006962:	fba2 2303 	umull	r2, r3, r2, r3
 8006966:	0a9b      	lsrs	r3, r3, #10
 8006968:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800696e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006974:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8006976:	6a3b      	ldr	r3, [r7, #32]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 800697c:	69fb      	ldr	r3, [r7, #28]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	4a5f      	ldr	r2, [pc, #380]	@ (8006b04 <HAL_DMA_IRQHandler+0x1b4>)
 8006988:	4293      	cmp	r3, r2
 800698a:	d04a      	beq.n	8006a22 <HAL_DMA_IRQHandler+0xd2>
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	4a5d      	ldr	r2, [pc, #372]	@ (8006b08 <HAL_DMA_IRQHandler+0x1b8>)
 8006992:	4293      	cmp	r3, r2
 8006994:	d045      	beq.n	8006a22 <HAL_DMA_IRQHandler+0xd2>
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	4a5c      	ldr	r2, [pc, #368]	@ (8006b0c <HAL_DMA_IRQHandler+0x1bc>)
 800699c:	4293      	cmp	r3, r2
 800699e:	d040      	beq.n	8006a22 <HAL_DMA_IRQHandler+0xd2>
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	4a5a      	ldr	r2, [pc, #360]	@ (8006b10 <HAL_DMA_IRQHandler+0x1c0>)
 80069a6:	4293      	cmp	r3, r2
 80069a8:	d03b      	beq.n	8006a22 <HAL_DMA_IRQHandler+0xd2>
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	4a59      	ldr	r2, [pc, #356]	@ (8006b14 <HAL_DMA_IRQHandler+0x1c4>)
 80069b0:	4293      	cmp	r3, r2
 80069b2:	d036      	beq.n	8006a22 <HAL_DMA_IRQHandler+0xd2>
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	4a57      	ldr	r2, [pc, #348]	@ (8006b18 <HAL_DMA_IRQHandler+0x1c8>)
 80069ba:	4293      	cmp	r3, r2
 80069bc:	d031      	beq.n	8006a22 <HAL_DMA_IRQHandler+0xd2>
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	4a56      	ldr	r2, [pc, #344]	@ (8006b1c <HAL_DMA_IRQHandler+0x1cc>)
 80069c4:	4293      	cmp	r3, r2
 80069c6:	d02c      	beq.n	8006a22 <HAL_DMA_IRQHandler+0xd2>
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	4a54      	ldr	r2, [pc, #336]	@ (8006b20 <HAL_DMA_IRQHandler+0x1d0>)
 80069ce:	4293      	cmp	r3, r2
 80069d0:	d027      	beq.n	8006a22 <HAL_DMA_IRQHandler+0xd2>
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	4a53      	ldr	r2, [pc, #332]	@ (8006b24 <HAL_DMA_IRQHandler+0x1d4>)
 80069d8:	4293      	cmp	r3, r2
 80069da:	d022      	beq.n	8006a22 <HAL_DMA_IRQHandler+0xd2>
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	4a51      	ldr	r2, [pc, #324]	@ (8006b28 <HAL_DMA_IRQHandler+0x1d8>)
 80069e2:	4293      	cmp	r3, r2
 80069e4:	d01d      	beq.n	8006a22 <HAL_DMA_IRQHandler+0xd2>
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	4a50      	ldr	r2, [pc, #320]	@ (8006b2c <HAL_DMA_IRQHandler+0x1dc>)
 80069ec:	4293      	cmp	r3, r2
 80069ee:	d018      	beq.n	8006a22 <HAL_DMA_IRQHandler+0xd2>
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	4a4e      	ldr	r2, [pc, #312]	@ (8006b30 <HAL_DMA_IRQHandler+0x1e0>)
 80069f6:	4293      	cmp	r3, r2
 80069f8:	d013      	beq.n	8006a22 <HAL_DMA_IRQHandler+0xd2>
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	4a4d      	ldr	r2, [pc, #308]	@ (8006b34 <HAL_DMA_IRQHandler+0x1e4>)
 8006a00:	4293      	cmp	r3, r2
 8006a02:	d00e      	beq.n	8006a22 <HAL_DMA_IRQHandler+0xd2>
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	4a4b      	ldr	r2, [pc, #300]	@ (8006b38 <HAL_DMA_IRQHandler+0x1e8>)
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d009      	beq.n	8006a22 <HAL_DMA_IRQHandler+0xd2>
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	4a4a      	ldr	r2, [pc, #296]	@ (8006b3c <HAL_DMA_IRQHandler+0x1ec>)
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d004      	beq.n	8006a22 <HAL_DMA_IRQHandler+0xd2>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4a48      	ldr	r2, [pc, #288]	@ (8006b40 <HAL_DMA_IRQHandler+0x1f0>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d101      	bne.n	8006a26 <HAL_DMA_IRQHandler+0xd6>
 8006a22:	2301      	movs	r3, #1
 8006a24:	e000      	b.n	8006a28 <HAL_DMA_IRQHandler+0xd8>
 8006a26:	2300      	movs	r3, #0
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	f000 842b 	beq.w	8007284 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a32:	f003 031f 	and.w	r3, r3, #31
 8006a36:	2208      	movs	r2, #8
 8006a38:	409a      	lsls	r2, r3
 8006a3a:	69bb      	ldr	r3, [r7, #24]
 8006a3c:	4013      	ands	r3, r2
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	f000 80a2 	beq.w	8006b88 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	4a2e      	ldr	r2, [pc, #184]	@ (8006b04 <HAL_DMA_IRQHandler+0x1b4>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d04a      	beq.n	8006ae4 <HAL_DMA_IRQHandler+0x194>
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	4a2d      	ldr	r2, [pc, #180]	@ (8006b08 <HAL_DMA_IRQHandler+0x1b8>)
 8006a54:	4293      	cmp	r3, r2
 8006a56:	d045      	beq.n	8006ae4 <HAL_DMA_IRQHandler+0x194>
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	4a2b      	ldr	r2, [pc, #172]	@ (8006b0c <HAL_DMA_IRQHandler+0x1bc>)
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d040      	beq.n	8006ae4 <HAL_DMA_IRQHandler+0x194>
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	4a2a      	ldr	r2, [pc, #168]	@ (8006b10 <HAL_DMA_IRQHandler+0x1c0>)
 8006a68:	4293      	cmp	r3, r2
 8006a6a:	d03b      	beq.n	8006ae4 <HAL_DMA_IRQHandler+0x194>
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	4a28      	ldr	r2, [pc, #160]	@ (8006b14 <HAL_DMA_IRQHandler+0x1c4>)
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d036      	beq.n	8006ae4 <HAL_DMA_IRQHandler+0x194>
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	4a27      	ldr	r2, [pc, #156]	@ (8006b18 <HAL_DMA_IRQHandler+0x1c8>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d031      	beq.n	8006ae4 <HAL_DMA_IRQHandler+0x194>
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	4a25      	ldr	r2, [pc, #148]	@ (8006b1c <HAL_DMA_IRQHandler+0x1cc>)
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d02c      	beq.n	8006ae4 <HAL_DMA_IRQHandler+0x194>
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	4a24      	ldr	r2, [pc, #144]	@ (8006b20 <HAL_DMA_IRQHandler+0x1d0>)
 8006a90:	4293      	cmp	r3, r2
 8006a92:	d027      	beq.n	8006ae4 <HAL_DMA_IRQHandler+0x194>
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	4a22      	ldr	r2, [pc, #136]	@ (8006b24 <HAL_DMA_IRQHandler+0x1d4>)
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d022      	beq.n	8006ae4 <HAL_DMA_IRQHandler+0x194>
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	4a21      	ldr	r2, [pc, #132]	@ (8006b28 <HAL_DMA_IRQHandler+0x1d8>)
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d01d      	beq.n	8006ae4 <HAL_DMA_IRQHandler+0x194>
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	4a1f      	ldr	r2, [pc, #124]	@ (8006b2c <HAL_DMA_IRQHandler+0x1dc>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d018      	beq.n	8006ae4 <HAL_DMA_IRQHandler+0x194>
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	4a1e      	ldr	r2, [pc, #120]	@ (8006b30 <HAL_DMA_IRQHandler+0x1e0>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d013      	beq.n	8006ae4 <HAL_DMA_IRQHandler+0x194>
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	4a1c      	ldr	r2, [pc, #112]	@ (8006b34 <HAL_DMA_IRQHandler+0x1e4>)
 8006ac2:	4293      	cmp	r3, r2
 8006ac4:	d00e      	beq.n	8006ae4 <HAL_DMA_IRQHandler+0x194>
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	4a1b      	ldr	r2, [pc, #108]	@ (8006b38 <HAL_DMA_IRQHandler+0x1e8>)
 8006acc:	4293      	cmp	r3, r2
 8006ace:	d009      	beq.n	8006ae4 <HAL_DMA_IRQHandler+0x194>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	4a19      	ldr	r2, [pc, #100]	@ (8006b3c <HAL_DMA_IRQHandler+0x1ec>)
 8006ad6:	4293      	cmp	r3, r2
 8006ad8:	d004      	beq.n	8006ae4 <HAL_DMA_IRQHandler+0x194>
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	4a18      	ldr	r2, [pc, #96]	@ (8006b40 <HAL_DMA_IRQHandler+0x1f0>)
 8006ae0:	4293      	cmp	r3, r2
 8006ae2:	d12f      	bne.n	8006b44 <HAL_DMA_IRQHandler+0x1f4>
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f003 0304 	and.w	r3, r3, #4
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	bf14      	ite	ne
 8006af2:	2301      	movne	r3, #1
 8006af4:	2300      	moveq	r3, #0
 8006af6:	b2db      	uxtb	r3, r3
 8006af8:	e02e      	b.n	8006b58 <HAL_DMA_IRQHandler+0x208>
 8006afa:	bf00      	nop
 8006afc:	24000038 	.word	0x24000038
 8006b00:	1b4e81b5 	.word	0x1b4e81b5
 8006b04:	40020010 	.word	0x40020010
 8006b08:	40020028 	.word	0x40020028
 8006b0c:	40020040 	.word	0x40020040
 8006b10:	40020058 	.word	0x40020058
 8006b14:	40020070 	.word	0x40020070
 8006b18:	40020088 	.word	0x40020088
 8006b1c:	400200a0 	.word	0x400200a0
 8006b20:	400200b8 	.word	0x400200b8
 8006b24:	40020410 	.word	0x40020410
 8006b28:	40020428 	.word	0x40020428
 8006b2c:	40020440 	.word	0x40020440
 8006b30:	40020458 	.word	0x40020458
 8006b34:	40020470 	.word	0x40020470
 8006b38:	40020488 	.word	0x40020488
 8006b3c:	400204a0 	.word	0x400204a0
 8006b40:	400204b8 	.word	0x400204b8
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f003 0308 	and.w	r3, r3, #8
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	bf14      	ite	ne
 8006b52:	2301      	movne	r3, #1
 8006b54:	2300      	moveq	r3, #0
 8006b56:	b2db      	uxtb	r3, r3
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d015      	beq.n	8006b88 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	681a      	ldr	r2, [r3, #0]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f022 0204 	bic.w	r2, r2, #4
 8006b6a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b70:	f003 031f 	and.w	r3, r3, #31
 8006b74:	2208      	movs	r2, #8
 8006b76:	409a      	lsls	r2, r3
 8006b78:	6a3b      	ldr	r3, [r7, #32]
 8006b7a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b80:	f043 0201 	orr.w	r2, r3, #1
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b8c:	f003 031f 	and.w	r3, r3, #31
 8006b90:	69ba      	ldr	r2, [r7, #24]
 8006b92:	fa22 f303 	lsr.w	r3, r2, r3
 8006b96:	f003 0301 	and.w	r3, r3, #1
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d06e      	beq.n	8006c7c <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	4a69      	ldr	r2, [pc, #420]	@ (8006d48 <HAL_DMA_IRQHandler+0x3f8>)
 8006ba4:	4293      	cmp	r3, r2
 8006ba6:	d04a      	beq.n	8006c3e <HAL_DMA_IRQHandler+0x2ee>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	4a67      	ldr	r2, [pc, #412]	@ (8006d4c <HAL_DMA_IRQHandler+0x3fc>)
 8006bae:	4293      	cmp	r3, r2
 8006bb0:	d045      	beq.n	8006c3e <HAL_DMA_IRQHandler+0x2ee>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	4a66      	ldr	r2, [pc, #408]	@ (8006d50 <HAL_DMA_IRQHandler+0x400>)
 8006bb8:	4293      	cmp	r3, r2
 8006bba:	d040      	beq.n	8006c3e <HAL_DMA_IRQHandler+0x2ee>
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	4a64      	ldr	r2, [pc, #400]	@ (8006d54 <HAL_DMA_IRQHandler+0x404>)
 8006bc2:	4293      	cmp	r3, r2
 8006bc4:	d03b      	beq.n	8006c3e <HAL_DMA_IRQHandler+0x2ee>
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	4a63      	ldr	r2, [pc, #396]	@ (8006d58 <HAL_DMA_IRQHandler+0x408>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d036      	beq.n	8006c3e <HAL_DMA_IRQHandler+0x2ee>
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	4a61      	ldr	r2, [pc, #388]	@ (8006d5c <HAL_DMA_IRQHandler+0x40c>)
 8006bd6:	4293      	cmp	r3, r2
 8006bd8:	d031      	beq.n	8006c3e <HAL_DMA_IRQHandler+0x2ee>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	4a60      	ldr	r2, [pc, #384]	@ (8006d60 <HAL_DMA_IRQHandler+0x410>)
 8006be0:	4293      	cmp	r3, r2
 8006be2:	d02c      	beq.n	8006c3e <HAL_DMA_IRQHandler+0x2ee>
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	4a5e      	ldr	r2, [pc, #376]	@ (8006d64 <HAL_DMA_IRQHandler+0x414>)
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d027      	beq.n	8006c3e <HAL_DMA_IRQHandler+0x2ee>
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	4a5d      	ldr	r2, [pc, #372]	@ (8006d68 <HAL_DMA_IRQHandler+0x418>)
 8006bf4:	4293      	cmp	r3, r2
 8006bf6:	d022      	beq.n	8006c3e <HAL_DMA_IRQHandler+0x2ee>
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	4a5b      	ldr	r2, [pc, #364]	@ (8006d6c <HAL_DMA_IRQHandler+0x41c>)
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	d01d      	beq.n	8006c3e <HAL_DMA_IRQHandler+0x2ee>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	4a5a      	ldr	r2, [pc, #360]	@ (8006d70 <HAL_DMA_IRQHandler+0x420>)
 8006c08:	4293      	cmp	r3, r2
 8006c0a:	d018      	beq.n	8006c3e <HAL_DMA_IRQHandler+0x2ee>
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	4a58      	ldr	r2, [pc, #352]	@ (8006d74 <HAL_DMA_IRQHandler+0x424>)
 8006c12:	4293      	cmp	r3, r2
 8006c14:	d013      	beq.n	8006c3e <HAL_DMA_IRQHandler+0x2ee>
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	4a57      	ldr	r2, [pc, #348]	@ (8006d78 <HAL_DMA_IRQHandler+0x428>)
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	d00e      	beq.n	8006c3e <HAL_DMA_IRQHandler+0x2ee>
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	4a55      	ldr	r2, [pc, #340]	@ (8006d7c <HAL_DMA_IRQHandler+0x42c>)
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d009      	beq.n	8006c3e <HAL_DMA_IRQHandler+0x2ee>
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	4a54      	ldr	r2, [pc, #336]	@ (8006d80 <HAL_DMA_IRQHandler+0x430>)
 8006c30:	4293      	cmp	r3, r2
 8006c32:	d004      	beq.n	8006c3e <HAL_DMA_IRQHandler+0x2ee>
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	4a52      	ldr	r2, [pc, #328]	@ (8006d84 <HAL_DMA_IRQHandler+0x434>)
 8006c3a:	4293      	cmp	r3, r2
 8006c3c:	d10a      	bne.n	8006c54 <HAL_DMA_IRQHandler+0x304>
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	695b      	ldr	r3, [r3, #20]
 8006c44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	bf14      	ite	ne
 8006c4c:	2301      	movne	r3, #1
 8006c4e:	2300      	moveq	r3, #0
 8006c50:	b2db      	uxtb	r3, r3
 8006c52:	e003      	b.n	8006c5c <HAL_DMA_IRQHandler+0x30c>
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d00d      	beq.n	8006c7c <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c64:	f003 031f 	and.w	r3, r3, #31
 8006c68:	2201      	movs	r2, #1
 8006c6a:	409a      	lsls	r2, r3
 8006c6c:	6a3b      	ldr	r3, [r7, #32]
 8006c6e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c74:	f043 0202 	orr.w	r2, r3, #2
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c80:	f003 031f 	and.w	r3, r3, #31
 8006c84:	2204      	movs	r2, #4
 8006c86:	409a      	lsls	r2, r3
 8006c88:	69bb      	ldr	r3, [r7, #24]
 8006c8a:	4013      	ands	r3, r2
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	f000 808f 	beq.w	8006db0 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	4a2c      	ldr	r2, [pc, #176]	@ (8006d48 <HAL_DMA_IRQHandler+0x3f8>)
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d04a      	beq.n	8006d32 <HAL_DMA_IRQHandler+0x3e2>
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	4a2a      	ldr	r2, [pc, #168]	@ (8006d4c <HAL_DMA_IRQHandler+0x3fc>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d045      	beq.n	8006d32 <HAL_DMA_IRQHandler+0x3e2>
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	4a29      	ldr	r2, [pc, #164]	@ (8006d50 <HAL_DMA_IRQHandler+0x400>)
 8006cac:	4293      	cmp	r3, r2
 8006cae:	d040      	beq.n	8006d32 <HAL_DMA_IRQHandler+0x3e2>
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	4a27      	ldr	r2, [pc, #156]	@ (8006d54 <HAL_DMA_IRQHandler+0x404>)
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d03b      	beq.n	8006d32 <HAL_DMA_IRQHandler+0x3e2>
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	4a26      	ldr	r2, [pc, #152]	@ (8006d58 <HAL_DMA_IRQHandler+0x408>)
 8006cc0:	4293      	cmp	r3, r2
 8006cc2:	d036      	beq.n	8006d32 <HAL_DMA_IRQHandler+0x3e2>
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	4a24      	ldr	r2, [pc, #144]	@ (8006d5c <HAL_DMA_IRQHandler+0x40c>)
 8006cca:	4293      	cmp	r3, r2
 8006ccc:	d031      	beq.n	8006d32 <HAL_DMA_IRQHandler+0x3e2>
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	4a23      	ldr	r2, [pc, #140]	@ (8006d60 <HAL_DMA_IRQHandler+0x410>)
 8006cd4:	4293      	cmp	r3, r2
 8006cd6:	d02c      	beq.n	8006d32 <HAL_DMA_IRQHandler+0x3e2>
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	4a21      	ldr	r2, [pc, #132]	@ (8006d64 <HAL_DMA_IRQHandler+0x414>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d027      	beq.n	8006d32 <HAL_DMA_IRQHandler+0x3e2>
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	4a20      	ldr	r2, [pc, #128]	@ (8006d68 <HAL_DMA_IRQHandler+0x418>)
 8006ce8:	4293      	cmp	r3, r2
 8006cea:	d022      	beq.n	8006d32 <HAL_DMA_IRQHandler+0x3e2>
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	4a1e      	ldr	r2, [pc, #120]	@ (8006d6c <HAL_DMA_IRQHandler+0x41c>)
 8006cf2:	4293      	cmp	r3, r2
 8006cf4:	d01d      	beq.n	8006d32 <HAL_DMA_IRQHandler+0x3e2>
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	4a1d      	ldr	r2, [pc, #116]	@ (8006d70 <HAL_DMA_IRQHandler+0x420>)
 8006cfc:	4293      	cmp	r3, r2
 8006cfe:	d018      	beq.n	8006d32 <HAL_DMA_IRQHandler+0x3e2>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	4a1b      	ldr	r2, [pc, #108]	@ (8006d74 <HAL_DMA_IRQHandler+0x424>)
 8006d06:	4293      	cmp	r3, r2
 8006d08:	d013      	beq.n	8006d32 <HAL_DMA_IRQHandler+0x3e2>
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	4a1a      	ldr	r2, [pc, #104]	@ (8006d78 <HAL_DMA_IRQHandler+0x428>)
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d00e      	beq.n	8006d32 <HAL_DMA_IRQHandler+0x3e2>
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	4a18      	ldr	r2, [pc, #96]	@ (8006d7c <HAL_DMA_IRQHandler+0x42c>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d009      	beq.n	8006d32 <HAL_DMA_IRQHandler+0x3e2>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	4a17      	ldr	r2, [pc, #92]	@ (8006d80 <HAL_DMA_IRQHandler+0x430>)
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d004      	beq.n	8006d32 <HAL_DMA_IRQHandler+0x3e2>
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	4a15      	ldr	r2, [pc, #84]	@ (8006d84 <HAL_DMA_IRQHandler+0x434>)
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	d12a      	bne.n	8006d88 <HAL_DMA_IRQHandler+0x438>
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f003 0302 	and.w	r3, r3, #2
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	bf14      	ite	ne
 8006d40:	2301      	movne	r3, #1
 8006d42:	2300      	moveq	r3, #0
 8006d44:	b2db      	uxtb	r3, r3
 8006d46:	e023      	b.n	8006d90 <HAL_DMA_IRQHandler+0x440>
 8006d48:	40020010 	.word	0x40020010
 8006d4c:	40020028 	.word	0x40020028
 8006d50:	40020040 	.word	0x40020040
 8006d54:	40020058 	.word	0x40020058
 8006d58:	40020070 	.word	0x40020070
 8006d5c:	40020088 	.word	0x40020088
 8006d60:	400200a0 	.word	0x400200a0
 8006d64:	400200b8 	.word	0x400200b8
 8006d68:	40020410 	.word	0x40020410
 8006d6c:	40020428 	.word	0x40020428
 8006d70:	40020440 	.word	0x40020440
 8006d74:	40020458 	.word	0x40020458
 8006d78:	40020470 	.word	0x40020470
 8006d7c:	40020488 	.word	0x40020488
 8006d80:	400204a0 	.word	0x400204a0
 8006d84:	400204b8 	.word	0x400204b8
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	2300      	movs	r3, #0
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d00d      	beq.n	8006db0 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d98:	f003 031f 	and.w	r3, r3, #31
 8006d9c:	2204      	movs	r2, #4
 8006d9e:	409a      	lsls	r2, r3
 8006da0:	6a3b      	ldr	r3, [r7, #32]
 8006da2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006da8:	f043 0204 	orr.w	r2, r3, #4
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006db4:	f003 031f 	and.w	r3, r3, #31
 8006db8:	2210      	movs	r2, #16
 8006dba:	409a      	lsls	r2, r3
 8006dbc:	69bb      	ldr	r3, [r7, #24]
 8006dbe:	4013      	ands	r3, r2
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	f000 80a6 	beq.w	8006f12 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	4a85      	ldr	r2, [pc, #532]	@ (8006fe0 <HAL_DMA_IRQHandler+0x690>)
 8006dcc:	4293      	cmp	r3, r2
 8006dce:	d04a      	beq.n	8006e66 <HAL_DMA_IRQHandler+0x516>
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	4a83      	ldr	r2, [pc, #524]	@ (8006fe4 <HAL_DMA_IRQHandler+0x694>)
 8006dd6:	4293      	cmp	r3, r2
 8006dd8:	d045      	beq.n	8006e66 <HAL_DMA_IRQHandler+0x516>
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	4a82      	ldr	r2, [pc, #520]	@ (8006fe8 <HAL_DMA_IRQHandler+0x698>)
 8006de0:	4293      	cmp	r3, r2
 8006de2:	d040      	beq.n	8006e66 <HAL_DMA_IRQHandler+0x516>
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	4a80      	ldr	r2, [pc, #512]	@ (8006fec <HAL_DMA_IRQHandler+0x69c>)
 8006dea:	4293      	cmp	r3, r2
 8006dec:	d03b      	beq.n	8006e66 <HAL_DMA_IRQHandler+0x516>
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	4a7f      	ldr	r2, [pc, #508]	@ (8006ff0 <HAL_DMA_IRQHandler+0x6a0>)
 8006df4:	4293      	cmp	r3, r2
 8006df6:	d036      	beq.n	8006e66 <HAL_DMA_IRQHandler+0x516>
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	4a7d      	ldr	r2, [pc, #500]	@ (8006ff4 <HAL_DMA_IRQHandler+0x6a4>)
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d031      	beq.n	8006e66 <HAL_DMA_IRQHandler+0x516>
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	4a7c      	ldr	r2, [pc, #496]	@ (8006ff8 <HAL_DMA_IRQHandler+0x6a8>)
 8006e08:	4293      	cmp	r3, r2
 8006e0a:	d02c      	beq.n	8006e66 <HAL_DMA_IRQHandler+0x516>
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	4a7a      	ldr	r2, [pc, #488]	@ (8006ffc <HAL_DMA_IRQHandler+0x6ac>)
 8006e12:	4293      	cmp	r3, r2
 8006e14:	d027      	beq.n	8006e66 <HAL_DMA_IRQHandler+0x516>
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	4a79      	ldr	r2, [pc, #484]	@ (8007000 <HAL_DMA_IRQHandler+0x6b0>)
 8006e1c:	4293      	cmp	r3, r2
 8006e1e:	d022      	beq.n	8006e66 <HAL_DMA_IRQHandler+0x516>
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	4a77      	ldr	r2, [pc, #476]	@ (8007004 <HAL_DMA_IRQHandler+0x6b4>)
 8006e26:	4293      	cmp	r3, r2
 8006e28:	d01d      	beq.n	8006e66 <HAL_DMA_IRQHandler+0x516>
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	4a76      	ldr	r2, [pc, #472]	@ (8007008 <HAL_DMA_IRQHandler+0x6b8>)
 8006e30:	4293      	cmp	r3, r2
 8006e32:	d018      	beq.n	8006e66 <HAL_DMA_IRQHandler+0x516>
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	4a74      	ldr	r2, [pc, #464]	@ (800700c <HAL_DMA_IRQHandler+0x6bc>)
 8006e3a:	4293      	cmp	r3, r2
 8006e3c:	d013      	beq.n	8006e66 <HAL_DMA_IRQHandler+0x516>
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	4a73      	ldr	r2, [pc, #460]	@ (8007010 <HAL_DMA_IRQHandler+0x6c0>)
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d00e      	beq.n	8006e66 <HAL_DMA_IRQHandler+0x516>
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	4a71      	ldr	r2, [pc, #452]	@ (8007014 <HAL_DMA_IRQHandler+0x6c4>)
 8006e4e:	4293      	cmp	r3, r2
 8006e50:	d009      	beq.n	8006e66 <HAL_DMA_IRQHandler+0x516>
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	4a70      	ldr	r2, [pc, #448]	@ (8007018 <HAL_DMA_IRQHandler+0x6c8>)
 8006e58:	4293      	cmp	r3, r2
 8006e5a:	d004      	beq.n	8006e66 <HAL_DMA_IRQHandler+0x516>
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	4a6e      	ldr	r2, [pc, #440]	@ (800701c <HAL_DMA_IRQHandler+0x6cc>)
 8006e62:	4293      	cmp	r3, r2
 8006e64:	d10a      	bne.n	8006e7c <HAL_DMA_IRQHandler+0x52c>
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	f003 0308 	and.w	r3, r3, #8
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	bf14      	ite	ne
 8006e74:	2301      	movne	r3, #1
 8006e76:	2300      	moveq	r3, #0
 8006e78:	b2db      	uxtb	r3, r3
 8006e7a:	e009      	b.n	8006e90 <HAL_DMA_IRQHandler+0x540>
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	f003 0304 	and.w	r3, r3, #4
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	bf14      	ite	ne
 8006e8a:	2301      	movne	r3, #1
 8006e8c:	2300      	moveq	r3, #0
 8006e8e:	b2db      	uxtb	r3, r3
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d03e      	beq.n	8006f12 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e98:	f003 031f 	and.w	r3, r3, #31
 8006e9c:	2210      	movs	r2, #16
 8006e9e:	409a      	lsls	r2, r3
 8006ea0:	6a3b      	ldr	r3, [r7, #32]
 8006ea2:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d018      	beq.n	8006ee4 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d108      	bne.n	8006ed2 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d024      	beq.n	8006f12 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ecc:	6878      	ldr	r0, [r7, #4]
 8006ece:	4798      	blx	r3
 8006ed0:	e01f      	b.n	8006f12 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d01b      	beq.n	8006f12 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ede:	6878      	ldr	r0, [r7, #4]
 8006ee0:	4798      	blx	r3
 8006ee2:	e016      	b.n	8006f12 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d107      	bne.n	8006f02 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	681a      	ldr	r2, [r3, #0]
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f022 0208 	bic.w	r2, r2, #8
 8006f00:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d003      	beq.n	8006f12 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f0e:	6878      	ldr	r0, [r7, #4]
 8006f10:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f16:	f003 031f 	and.w	r3, r3, #31
 8006f1a:	2220      	movs	r2, #32
 8006f1c:	409a      	lsls	r2, r3
 8006f1e:	69bb      	ldr	r3, [r7, #24]
 8006f20:	4013      	ands	r3, r2
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	f000 8110 	beq.w	8007148 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	4a2c      	ldr	r2, [pc, #176]	@ (8006fe0 <HAL_DMA_IRQHandler+0x690>)
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	d04a      	beq.n	8006fc8 <HAL_DMA_IRQHandler+0x678>
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	4a2b      	ldr	r2, [pc, #172]	@ (8006fe4 <HAL_DMA_IRQHandler+0x694>)
 8006f38:	4293      	cmp	r3, r2
 8006f3a:	d045      	beq.n	8006fc8 <HAL_DMA_IRQHandler+0x678>
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	4a29      	ldr	r2, [pc, #164]	@ (8006fe8 <HAL_DMA_IRQHandler+0x698>)
 8006f42:	4293      	cmp	r3, r2
 8006f44:	d040      	beq.n	8006fc8 <HAL_DMA_IRQHandler+0x678>
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	4a28      	ldr	r2, [pc, #160]	@ (8006fec <HAL_DMA_IRQHandler+0x69c>)
 8006f4c:	4293      	cmp	r3, r2
 8006f4e:	d03b      	beq.n	8006fc8 <HAL_DMA_IRQHandler+0x678>
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	4a26      	ldr	r2, [pc, #152]	@ (8006ff0 <HAL_DMA_IRQHandler+0x6a0>)
 8006f56:	4293      	cmp	r3, r2
 8006f58:	d036      	beq.n	8006fc8 <HAL_DMA_IRQHandler+0x678>
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	4a25      	ldr	r2, [pc, #148]	@ (8006ff4 <HAL_DMA_IRQHandler+0x6a4>)
 8006f60:	4293      	cmp	r3, r2
 8006f62:	d031      	beq.n	8006fc8 <HAL_DMA_IRQHandler+0x678>
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	4a23      	ldr	r2, [pc, #140]	@ (8006ff8 <HAL_DMA_IRQHandler+0x6a8>)
 8006f6a:	4293      	cmp	r3, r2
 8006f6c:	d02c      	beq.n	8006fc8 <HAL_DMA_IRQHandler+0x678>
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	4a22      	ldr	r2, [pc, #136]	@ (8006ffc <HAL_DMA_IRQHandler+0x6ac>)
 8006f74:	4293      	cmp	r3, r2
 8006f76:	d027      	beq.n	8006fc8 <HAL_DMA_IRQHandler+0x678>
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	4a20      	ldr	r2, [pc, #128]	@ (8007000 <HAL_DMA_IRQHandler+0x6b0>)
 8006f7e:	4293      	cmp	r3, r2
 8006f80:	d022      	beq.n	8006fc8 <HAL_DMA_IRQHandler+0x678>
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	4a1f      	ldr	r2, [pc, #124]	@ (8007004 <HAL_DMA_IRQHandler+0x6b4>)
 8006f88:	4293      	cmp	r3, r2
 8006f8a:	d01d      	beq.n	8006fc8 <HAL_DMA_IRQHandler+0x678>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	4a1d      	ldr	r2, [pc, #116]	@ (8007008 <HAL_DMA_IRQHandler+0x6b8>)
 8006f92:	4293      	cmp	r3, r2
 8006f94:	d018      	beq.n	8006fc8 <HAL_DMA_IRQHandler+0x678>
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	4a1c      	ldr	r2, [pc, #112]	@ (800700c <HAL_DMA_IRQHandler+0x6bc>)
 8006f9c:	4293      	cmp	r3, r2
 8006f9e:	d013      	beq.n	8006fc8 <HAL_DMA_IRQHandler+0x678>
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	4a1a      	ldr	r2, [pc, #104]	@ (8007010 <HAL_DMA_IRQHandler+0x6c0>)
 8006fa6:	4293      	cmp	r3, r2
 8006fa8:	d00e      	beq.n	8006fc8 <HAL_DMA_IRQHandler+0x678>
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	4a19      	ldr	r2, [pc, #100]	@ (8007014 <HAL_DMA_IRQHandler+0x6c4>)
 8006fb0:	4293      	cmp	r3, r2
 8006fb2:	d009      	beq.n	8006fc8 <HAL_DMA_IRQHandler+0x678>
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	4a17      	ldr	r2, [pc, #92]	@ (8007018 <HAL_DMA_IRQHandler+0x6c8>)
 8006fba:	4293      	cmp	r3, r2
 8006fbc:	d004      	beq.n	8006fc8 <HAL_DMA_IRQHandler+0x678>
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	4a16      	ldr	r2, [pc, #88]	@ (800701c <HAL_DMA_IRQHandler+0x6cc>)
 8006fc4:	4293      	cmp	r3, r2
 8006fc6:	d12b      	bne.n	8007020 <HAL_DMA_IRQHandler+0x6d0>
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	f003 0310 	and.w	r3, r3, #16
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	bf14      	ite	ne
 8006fd6:	2301      	movne	r3, #1
 8006fd8:	2300      	moveq	r3, #0
 8006fda:	b2db      	uxtb	r3, r3
 8006fdc:	e02a      	b.n	8007034 <HAL_DMA_IRQHandler+0x6e4>
 8006fde:	bf00      	nop
 8006fe0:	40020010 	.word	0x40020010
 8006fe4:	40020028 	.word	0x40020028
 8006fe8:	40020040 	.word	0x40020040
 8006fec:	40020058 	.word	0x40020058
 8006ff0:	40020070 	.word	0x40020070
 8006ff4:	40020088 	.word	0x40020088
 8006ff8:	400200a0 	.word	0x400200a0
 8006ffc:	400200b8 	.word	0x400200b8
 8007000:	40020410 	.word	0x40020410
 8007004:	40020428 	.word	0x40020428
 8007008:	40020440 	.word	0x40020440
 800700c:	40020458 	.word	0x40020458
 8007010:	40020470 	.word	0x40020470
 8007014:	40020488 	.word	0x40020488
 8007018:	400204a0 	.word	0x400204a0
 800701c:	400204b8 	.word	0x400204b8
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f003 0302 	and.w	r3, r3, #2
 800702a:	2b00      	cmp	r3, #0
 800702c:	bf14      	ite	ne
 800702e:	2301      	movne	r3, #1
 8007030:	2300      	moveq	r3, #0
 8007032:	b2db      	uxtb	r3, r3
 8007034:	2b00      	cmp	r3, #0
 8007036:	f000 8087 	beq.w	8007148 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800703e:	f003 031f 	and.w	r3, r3, #31
 8007042:	2220      	movs	r2, #32
 8007044:	409a      	lsls	r2, r3
 8007046:	6a3b      	ldr	r3, [r7, #32]
 8007048:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007050:	b2db      	uxtb	r3, r3
 8007052:	2b04      	cmp	r3, #4
 8007054:	d139      	bne.n	80070ca <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	681a      	ldr	r2, [r3, #0]
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f022 0216 	bic.w	r2, r2, #22
 8007064:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	695a      	ldr	r2, [r3, #20]
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007074:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800707a:	2b00      	cmp	r3, #0
 800707c:	d103      	bne.n	8007086 <HAL_DMA_IRQHandler+0x736>
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007082:	2b00      	cmp	r3, #0
 8007084:	d007      	beq.n	8007096 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	681a      	ldr	r2, [r3, #0]
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f022 0208 	bic.w	r2, r2, #8
 8007094:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800709a:	f003 031f 	and.w	r3, r3, #31
 800709e:	223f      	movs	r2, #63	@ 0x3f
 80070a0:	409a      	lsls	r2, r3
 80070a2:	6a3b      	ldr	r3, [r7, #32]
 80070a4:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	2201      	movs	r2, #1
 80070aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2200      	movs	r2, #0
 80070b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	f000 834a 	beq.w	8007754 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80070c4:	6878      	ldr	r0, [r7, #4]
 80070c6:	4798      	blx	r3
          }
          return;
 80070c8:	e344      	b.n	8007754 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d018      	beq.n	800710a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d108      	bne.n	80070f8 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d02c      	beq.n	8007148 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070f2:	6878      	ldr	r0, [r7, #4]
 80070f4:	4798      	blx	r3
 80070f6:	e027      	b.n	8007148 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d023      	beq.n	8007148 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007104:	6878      	ldr	r0, [r7, #4]
 8007106:	4798      	blx	r3
 8007108:	e01e      	b.n	8007148 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007114:	2b00      	cmp	r3, #0
 8007116:	d10f      	bne.n	8007138 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	681a      	ldr	r2, [r3, #0]
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f022 0210 	bic.w	r2, r2, #16
 8007126:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2201      	movs	r2, #1
 800712c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2200      	movs	r2, #0
 8007134:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800713c:	2b00      	cmp	r3, #0
 800713e:	d003      	beq.n	8007148 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007144:	6878      	ldr	r0, [r7, #4]
 8007146:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800714c:	2b00      	cmp	r3, #0
 800714e:	f000 8306 	beq.w	800775e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007156:	f003 0301 	and.w	r3, r3, #1
 800715a:	2b00      	cmp	r3, #0
 800715c:	f000 8088 	beq.w	8007270 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2204      	movs	r2, #4
 8007164:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	4a7a      	ldr	r2, [pc, #488]	@ (8007358 <HAL_DMA_IRQHandler+0xa08>)
 800716e:	4293      	cmp	r3, r2
 8007170:	d04a      	beq.n	8007208 <HAL_DMA_IRQHandler+0x8b8>
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	4a79      	ldr	r2, [pc, #484]	@ (800735c <HAL_DMA_IRQHandler+0xa0c>)
 8007178:	4293      	cmp	r3, r2
 800717a:	d045      	beq.n	8007208 <HAL_DMA_IRQHandler+0x8b8>
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	4a77      	ldr	r2, [pc, #476]	@ (8007360 <HAL_DMA_IRQHandler+0xa10>)
 8007182:	4293      	cmp	r3, r2
 8007184:	d040      	beq.n	8007208 <HAL_DMA_IRQHandler+0x8b8>
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	4a76      	ldr	r2, [pc, #472]	@ (8007364 <HAL_DMA_IRQHandler+0xa14>)
 800718c:	4293      	cmp	r3, r2
 800718e:	d03b      	beq.n	8007208 <HAL_DMA_IRQHandler+0x8b8>
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	4a74      	ldr	r2, [pc, #464]	@ (8007368 <HAL_DMA_IRQHandler+0xa18>)
 8007196:	4293      	cmp	r3, r2
 8007198:	d036      	beq.n	8007208 <HAL_DMA_IRQHandler+0x8b8>
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	4a73      	ldr	r2, [pc, #460]	@ (800736c <HAL_DMA_IRQHandler+0xa1c>)
 80071a0:	4293      	cmp	r3, r2
 80071a2:	d031      	beq.n	8007208 <HAL_DMA_IRQHandler+0x8b8>
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	4a71      	ldr	r2, [pc, #452]	@ (8007370 <HAL_DMA_IRQHandler+0xa20>)
 80071aa:	4293      	cmp	r3, r2
 80071ac:	d02c      	beq.n	8007208 <HAL_DMA_IRQHandler+0x8b8>
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	4a70      	ldr	r2, [pc, #448]	@ (8007374 <HAL_DMA_IRQHandler+0xa24>)
 80071b4:	4293      	cmp	r3, r2
 80071b6:	d027      	beq.n	8007208 <HAL_DMA_IRQHandler+0x8b8>
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	4a6e      	ldr	r2, [pc, #440]	@ (8007378 <HAL_DMA_IRQHandler+0xa28>)
 80071be:	4293      	cmp	r3, r2
 80071c0:	d022      	beq.n	8007208 <HAL_DMA_IRQHandler+0x8b8>
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	4a6d      	ldr	r2, [pc, #436]	@ (800737c <HAL_DMA_IRQHandler+0xa2c>)
 80071c8:	4293      	cmp	r3, r2
 80071ca:	d01d      	beq.n	8007208 <HAL_DMA_IRQHandler+0x8b8>
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	4a6b      	ldr	r2, [pc, #428]	@ (8007380 <HAL_DMA_IRQHandler+0xa30>)
 80071d2:	4293      	cmp	r3, r2
 80071d4:	d018      	beq.n	8007208 <HAL_DMA_IRQHandler+0x8b8>
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	4a6a      	ldr	r2, [pc, #424]	@ (8007384 <HAL_DMA_IRQHandler+0xa34>)
 80071dc:	4293      	cmp	r3, r2
 80071de:	d013      	beq.n	8007208 <HAL_DMA_IRQHandler+0x8b8>
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	4a68      	ldr	r2, [pc, #416]	@ (8007388 <HAL_DMA_IRQHandler+0xa38>)
 80071e6:	4293      	cmp	r3, r2
 80071e8:	d00e      	beq.n	8007208 <HAL_DMA_IRQHandler+0x8b8>
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	4a67      	ldr	r2, [pc, #412]	@ (800738c <HAL_DMA_IRQHandler+0xa3c>)
 80071f0:	4293      	cmp	r3, r2
 80071f2:	d009      	beq.n	8007208 <HAL_DMA_IRQHandler+0x8b8>
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	4a65      	ldr	r2, [pc, #404]	@ (8007390 <HAL_DMA_IRQHandler+0xa40>)
 80071fa:	4293      	cmp	r3, r2
 80071fc:	d004      	beq.n	8007208 <HAL_DMA_IRQHandler+0x8b8>
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	4a64      	ldr	r2, [pc, #400]	@ (8007394 <HAL_DMA_IRQHandler+0xa44>)
 8007204:	4293      	cmp	r3, r2
 8007206:	d108      	bne.n	800721a <HAL_DMA_IRQHandler+0x8ca>
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	681a      	ldr	r2, [r3, #0]
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f022 0201 	bic.w	r2, r2, #1
 8007216:	601a      	str	r2, [r3, #0]
 8007218:	e007      	b.n	800722a <HAL_DMA_IRQHandler+0x8da>
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	681a      	ldr	r2, [r3, #0]
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f022 0201 	bic.w	r2, r2, #1
 8007228:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	3301      	adds	r3, #1
 800722e:	60fb      	str	r3, [r7, #12]
 8007230:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007232:	429a      	cmp	r2, r3
 8007234:	d307      	bcc.n	8007246 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f003 0301 	and.w	r3, r3, #1
 8007240:	2b00      	cmp	r3, #0
 8007242:	d1f2      	bne.n	800722a <HAL_DMA_IRQHandler+0x8da>
 8007244:	e000      	b.n	8007248 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8007246:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f003 0301 	and.w	r3, r3, #1
 8007252:	2b00      	cmp	r3, #0
 8007254:	d004      	beq.n	8007260 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	2203      	movs	r2, #3
 800725a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 800725e:	e003      	b.n	8007268 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	2201      	movs	r2, #1
 8007264:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2200      	movs	r2, #0
 800726c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007274:	2b00      	cmp	r3, #0
 8007276:	f000 8272 	beq.w	800775e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800727e:	6878      	ldr	r0, [r7, #4]
 8007280:	4798      	blx	r3
 8007282:	e26c      	b.n	800775e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	4a43      	ldr	r2, [pc, #268]	@ (8007398 <HAL_DMA_IRQHandler+0xa48>)
 800728a:	4293      	cmp	r3, r2
 800728c:	d022      	beq.n	80072d4 <HAL_DMA_IRQHandler+0x984>
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	4a42      	ldr	r2, [pc, #264]	@ (800739c <HAL_DMA_IRQHandler+0xa4c>)
 8007294:	4293      	cmp	r3, r2
 8007296:	d01d      	beq.n	80072d4 <HAL_DMA_IRQHandler+0x984>
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	4a40      	ldr	r2, [pc, #256]	@ (80073a0 <HAL_DMA_IRQHandler+0xa50>)
 800729e:	4293      	cmp	r3, r2
 80072a0:	d018      	beq.n	80072d4 <HAL_DMA_IRQHandler+0x984>
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	4a3f      	ldr	r2, [pc, #252]	@ (80073a4 <HAL_DMA_IRQHandler+0xa54>)
 80072a8:	4293      	cmp	r3, r2
 80072aa:	d013      	beq.n	80072d4 <HAL_DMA_IRQHandler+0x984>
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	4a3d      	ldr	r2, [pc, #244]	@ (80073a8 <HAL_DMA_IRQHandler+0xa58>)
 80072b2:	4293      	cmp	r3, r2
 80072b4:	d00e      	beq.n	80072d4 <HAL_DMA_IRQHandler+0x984>
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	4a3c      	ldr	r2, [pc, #240]	@ (80073ac <HAL_DMA_IRQHandler+0xa5c>)
 80072bc:	4293      	cmp	r3, r2
 80072be:	d009      	beq.n	80072d4 <HAL_DMA_IRQHandler+0x984>
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	4a3a      	ldr	r2, [pc, #232]	@ (80073b0 <HAL_DMA_IRQHandler+0xa60>)
 80072c6:	4293      	cmp	r3, r2
 80072c8:	d004      	beq.n	80072d4 <HAL_DMA_IRQHandler+0x984>
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	4a39      	ldr	r2, [pc, #228]	@ (80073b4 <HAL_DMA_IRQHandler+0xa64>)
 80072d0:	4293      	cmp	r3, r2
 80072d2:	d101      	bne.n	80072d8 <HAL_DMA_IRQHandler+0x988>
 80072d4:	2301      	movs	r3, #1
 80072d6:	e000      	b.n	80072da <HAL_DMA_IRQHandler+0x98a>
 80072d8:	2300      	movs	r3, #0
 80072da:	2b00      	cmp	r3, #0
 80072dc:	f000 823f 	beq.w	800775e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072ec:	f003 031f 	and.w	r3, r3, #31
 80072f0:	2204      	movs	r2, #4
 80072f2:	409a      	lsls	r2, r3
 80072f4:	697b      	ldr	r3, [r7, #20]
 80072f6:	4013      	ands	r3, r2
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	f000 80cd 	beq.w	8007498 <HAL_DMA_IRQHandler+0xb48>
 80072fe:	693b      	ldr	r3, [r7, #16]
 8007300:	f003 0304 	and.w	r3, r3, #4
 8007304:	2b00      	cmp	r3, #0
 8007306:	f000 80c7 	beq.w	8007498 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800730e:	f003 031f 	and.w	r3, r3, #31
 8007312:	2204      	movs	r2, #4
 8007314:	409a      	lsls	r2, r3
 8007316:	69fb      	ldr	r3, [r7, #28]
 8007318:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800731a:	693b      	ldr	r3, [r7, #16]
 800731c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007320:	2b00      	cmp	r3, #0
 8007322:	d049      	beq.n	80073b8 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8007324:	693b      	ldr	r3, [r7, #16]
 8007326:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800732a:	2b00      	cmp	r3, #0
 800732c:	d109      	bne.n	8007342 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007332:	2b00      	cmp	r3, #0
 8007334:	f000 8210 	beq.w	8007758 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800733c:	6878      	ldr	r0, [r7, #4]
 800733e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007340:	e20a      	b.n	8007758 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007346:	2b00      	cmp	r3, #0
 8007348:	f000 8206 	beq.w	8007758 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007350:	6878      	ldr	r0, [r7, #4]
 8007352:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007354:	e200      	b.n	8007758 <HAL_DMA_IRQHandler+0xe08>
 8007356:	bf00      	nop
 8007358:	40020010 	.word	0x40020010
 800735c:	40020028 	.word	0x40020028
 8007360:	40020040 	.word	0x40020040
 8007364:	40020058 	.word	0x40020058
 8007368:	40020070 	.word	0x40020070
 800736c:	40020088 	.word	0x40020088
 8007370:	400200a0 	.word	0x400200a0
 8007374:	400200b8 	.word	0x400200b8
 8007378:	40020410 	.word	0x40020410
 800737c:	40020428 	.word	0x40020428
 8007380:	40020440 	.word	0x40020440
 8007384:	40020458 	.word	0x40020458
 8007388:	40020470 	.word	0x40020470
 800738c:	40020488 	.word	0x40020488
 8007390:	400204a0 	.word	0x400204a0
 8007394:	400204b8 	.word	0x400204b8
 8007398:	58025408 	.word	0x58025408
 800739c:	5802541c 	.word	0x5802541c
 80073a0:	58025430 	.word	0x58025430
 80073a4:	58025444 	.word	0x58025444
 80073a8:	58025458 	.word	0x58025458
 80073ac:	5802546c 	.word	0x5802546c
 80073b0:	58025480 	.word	0x58025480
 80073b4:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80073b8:	693b      	ldr	r3, [r7, #16]
 80073ba:	f003 0320 	and.w	r3, r3, #32
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d160      	bne.n	8007484 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	4a7f      	ldr	r2, [pc, #508]	@ (80075c4 <HAL_DMA_IRQHandler+0xc74>)
 80073c8:	4293      	cmp	r3, r2
 80073ca:	d04a      	beq.n	8007462 <HAL_DMA_IRQHandler+0xb12>
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	4a7d      	ldr	r2, [pc, #500]	@ (80075c8 <HAL_DMA_IRQHandler+0xc78>)
 80073d2:	4293      	cmp	r3, r2
 80073d4:	d045      	beq.n	8007462 <HAL_DMA_IRQHandler+0xb12>
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	4a7c      	ldr	r2, [pc, #496]	@ (80075cc <HAL_DMA_IRQHandler+0xc7c>)
 80073dc:	4293      	cmp	r3, r2
 80073de:	d040      	beq.n	8007462 <HAL_DMA_IRQHandler+0xb12>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	4a7a      	ldr	r2, [pc, #488]	@ (80075d0 <HAL_DMA_IRQHandler+0xc80>)
 80073e6:	4293      	cmp	r3, r2
 80073e8:	d03b      	beq.n	8007462 <HAL_DMA_IRQHandler+0xb12>
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	4a79      	ldr	r2, [pc, #484]	@ (80075d4 <HAL_DMA_IRQHandler+0xc84>)
 80073f0:	4293      	cmp	r3, r2
 80073f2:	d036      	beq.n	8007462 <HAL_DMA_IRQHandler+0xb12>
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	4a77      	ldr	r2, [pc, #476]	@ (80075d8 <HAL_DMA_IRQHandler+0xc88>)
 80073fa:	4293      	cmp	r3, r2
 80073fc:	d031      	beq.n	8007462 <HAL_DMA_IRQHandler+0xb12>
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	4a76      	ldr	r2, [pc, #472]	@ (80075dc <HAL_DMA_IRQHandler+0xc8c>)
 8007404:	4293      	cmp	r3, r2
 8007406:	d02c      	beq.n	8007462 <HAL_DMA_IRQHandler+0xb12>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	4a74      	ldr	r2, [pc, #464]	@ (80075e0 <HAL_DMA_IRQHandler+0xc90>)
 800740e:	4293      	cmp	r3, r2
 8007410:	d027      	beq.n	8007462 <HAL_DMA_IRQHandler+0xb12>
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	4a73      	ldr	r2, [pc, #460]	@ (80075e4 <HAL_DMA_IRQHandler+0xc94>)
 8007418:	4293      	cmp	r3, r2
 800741a:	d022      	beq.n	8007462 <HAL_DMA_IRQHandler+0xb12>
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	4a71      	ldr	r2, [pc, #452]	@ (80075e8 <HAL_DMA_IRQHandler+0xc98>)
 8007422:	4293      	cmp	r3, r2
 8007424:	d01d      	beq.n	8007462 <HAL_DMA_IRQHandler+0xb12>
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	4a70      	ldr	r2, [pc, #448]	@ (80075ec <HAL_DMA_IRQHandler+0xc9c>)
 800742c:	4293      	cmp	r3, r2
 800742e:	d018      	beq.n	8007462 <HAL_DMA_IRQHandler+0xb12>
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	4a6e      	ldr	r2, [pc, #440]	@ (80075f0 <HAL_DMA_IRQHandler+0xca0>)
 8007436:	4293      	cmp	r3, r2
 8007438:	d013      	beq.n	8007462 <HAL_DMA_IRQHandler+0xb12>
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	4a6d      	ldr	r2, [pc, #436]	@ (80075f4 <HAL_DMA_IRQHandler+0xca4>)
 8007440:	4293      	cmp	r3, r2
 8007442:	d00e      	beq.n	8007462 <HAL_DMA_IRQHandler+0xb12>
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	4a6b      	ldr	r2, [pc, #428]	@ (80075f8 <HAL_DMA_IRQHandler+0xca8>)
 800744a:	4293      	cmp	r3, r2
 800744c:	d009      	beq.n	8007462 <HAL_DMA_IRQHandler+0xb12>
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	4a6a      	ldr	r2, [pc, #424]	@ (80075fc <HAL_DMA_IRQHandler+0xcac>)
 8007454:	4293      	cmp	r3, r2
 8007456:	d004      	beq.n	8007462 <HAL_DMA_IRQHandler+0xb12>
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	4a68      	ldr	r2, [pc, #416]	@ (8007600 <HAL_DMA_IRQHandler+0xcb0>)
 800745e:	4293      	cmp	r3, r2
 8007460:	d108      	bne.n	8007474 <HAL_DMA_IRQHandler+0xb24>
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	681a      	ldr	r2, [r3, #0]
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f022 0208 	bic.w	r2, r2, #8
 8007470:	601a      	str	r2, [r3, #0]
 8007472:	e007      	b.n	8007484 <HAL_DMA_IRQHandler+0xb34>
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	681a      	ldr	r2, [r3, #0]
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f022 0204 	bic.w	r2, r2, #4
 8007482:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007488:	2b00      	cmp	r3, #0
 800748a:	f000 8165 	beq.w	8007758 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007492:	6878      	ldr	r0, [r7, #4]
 8007494:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007496:	e15f      	b.n	8007758 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800749c:	f003 031f 	and.w	r3, r3, #31
 80074a0:	2202      	movs	r2, #2
 80074a2:	409a      	lsls	r2, r3
 80074a4:	697b      	ldr	r3, [r7, #20]
 80074a6:	4013      	ands	r3, r2
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	f000 80c5 	beq.w	8007638 <HAL_DMA_IRQHandler+0xce8>
 80074ae:	693b      	ldr	r3, [r7, #16]
 80074b0:	f003 0302 	and.w	r3, r3, #2
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	f000 80bf 	beq.w	8007638 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80074be:	f003 031f 	and.w	r3, r3, #31
 80074c2:	2202      	movs	r2, #2
 80074c4:	409a      	lsls	r2, r3
 80074c6:	69fb      	ldr	r3, [r7, #28]
 80074c8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80074ca:	693b      	ldr	r3, [r7, #16]
 80074cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d018      	beq.n	8007506 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80074d4:	693b      	ldr	r3, [r7, #16]
 80074d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d109      	bne.n	80074f2 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	f000 813a 	beq.w	800775c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074ec:	6878      	ldr	r0, [r7, #4]
 80074ee:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80074f0:	e134      	b.n	800775c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	f000 8130 	beq.w	800775c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007500:	6878      	ldr	r0, [r7, #4]
 8007502:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007504:	e12a      	b.n	800775c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8007506:	693b      	ldr	r3, [r7, #16]
 8007508:	f003 0320 	and.w	r3, r3, #32
 800750c:	2b00      	cmp	r3, #0
 800750e:	f040 8089 	bne.w	8007624 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	4a2b      	ldr	r2, [pc, #172]	@ (80075c4 <HAL_DMA_IRQHandler+0xc74>)
 8007518:	4293      	cmp	r3, r2
 800751a:	d04a      	beq.n	80075b2 <HAL_DMA_IRQHandler+0xc62>
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	4a29      	ldr	r2, [pc, #164]	@ (80075c8 <HAL_DMA_IRQHandler+0xc78>)
 8007522:	4293      	cmp	r3, r2
 8007524:	d045      	beq.n	80075b2 <HAL_DMA_IRQHandler+0xc62>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	4a28      	ldr	r2, [pc, #160]	@ (80075cc <HAL_DMA_IRQHandler+0xc7c>)
 800752c:	4293      	cmp	r3, r2
 800752e:	d040      	beq.n	80075b2 <HAL_DMA_IRQHandler+0xc62>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	4a26      	ldr	r2, [pc, #152]	@ (80075d0 <HAL_DMA_IRQHandler+0xc80>)
 8007536:	4293      	cmp	r3, r2
 8007538:	d03b      	beq.n	80075b2 <HAL_DMA_IRQHandler+0xc62>
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	4a25      	ldr	r2, [pc, #148]	@ (80075d4 <HAL_DMA_IRQHandler+0xc84>)
 8007540:	4293      	cmp	r3, r2
 8007542:	d036      	beq.n	80075b2 <HAL_DMA_IRQHandler+0xc62>
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	4a23      	ldr	r2, [pc, #140]	@ (80075d8 <HAL_DMA_IRQHandler+0xc88>)
 800754a:	4293      	cmp	r3, r2
 800754c:	d031      	beq.n	80075b2 <HAL_DMA_IRQHandler+0xc62>
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	4a22      	ldr	r2, [pc, #136]	@ (80075dc <HAL_DMA_IRQHandler+0xc8c>)
 8007554:	4293      	cmp	r3, r2
 8007556:	d02c      	beq.n	80075b2 <HAL_DMA_IRQHandler+0xc62>
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	4a20      	ldr	r2, [pc, #128]	@ (80075e0 <HAL_DMA_IRQHandler+0xc90>)
 800755e:	4293      	cmp	r3, r2
 8007560:	d027      	beq.n	80075b2 <HAL_DMA_IRQHandler+0xc62>
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	4a1f      	ldr	r2, [pc, #124]	@ (80075e4 <HAL_DMA_IRQHandler+0xc94>)
 8007568:	4293      	cmp	r3, r2
 800756a:	d022      	beq.n	80075b2 <HAL_DMA_IRQHandler+0xc62>
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	4a1d      	ldr	r2, [pc, #116]	@ (80075e8 <HAL_DMA_IRQHandler+0xc98>)
 8007572:	4293      	cmp	r3, r2
 8007574:	d01d      	beq.n	80075b2 <HAL_DMA_IRQHandler+0xc62>
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	4a1c      	ldr	r2, [pc, #112]	@ (80075ec <HAL_DMA_IRQHandler+0xc9c>)
 800757c:	4293      	cmp	r3, r2
 800757e:	d018      	beq.n	80075b2 <HAL_DMA_IRQHandler+0xc62>
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	4a1a      	ldr	r2, [pc, #104]	@ (80075f0 <HAL_DMA_IRQHandler+0xca0>)
 8007586:	4293      	cmp	r3, r2
 8007588:	d013      	beq.n	80075b2 <HAL_DMA_IRQHandler+0xc62>
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	4a19      	ldr	r2, [pc, #100]	@ (80075f4 <HAL_DMA_IRQHandler+0xca4>)
 8007590:	4293      	cmp	r3, r2
 8007592:	d00e      	beq.n	80075b2 <HAL_DMA_IRQHandler+0xc62>
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	4a17      	ldr	r2, [pc, #92]	@ (80075f8 <HAL_DMA_IRQHandler+0xca8>)
 800759a:	4293      	cmp	r3, r2
 800759c:	d009      	beq.n	80075b2 <HAL_DMA_IRQHandler+0xc62>
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	4a16      	ldr	r2, [pc, #88]	@ (80075fc <HAL_DMA_IRQHandler+0xcac>)
 80075a4:	4293      	cmp	r3, r2
 80075a6:	d004      	beq.n	80075b2 <HAL_DMA_IRQHandler+0xc62>
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	4a14      	ldr	r2, [pc, #80]	@ (8007600 <HAL_DMA_IRQHandler+0xcb0>)
 80075ae:	4293      	cmp	r3, r2
 80075b0:	d128      	bne.n	8007604 <HAL_DMA_IRQHandler+0xcb4>
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	681a      	ldr	r2, [r3, #0]
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f022 0214 	bic.w	r2, r2, #20
 80075c0:	601a      	str	r2, [r3, #0]
 80075c2:	e027      	b.n	8007614 <HAL_DMA_IRQHandler+0xcc4>
 80075c4:	40020010 	.word	0x40020010
 80075c8:	40020028 	.word	0x40020028
 80075cc:	40020040 	.word	0x40020040
 80075d0:	40020058 	.word	0x40020058
 80075d4:	40020070 	.word	0x40020070
 80075d8:	40020088 	.word	0x40020088
 80075dc:	400200a0 	.word	0x400200a0
 80075e0:	400200b8 	.word	0x400200b8
 80075e4:	40020410 	.word	0x40020410
 80075e8:	40020428 	.word	0x40020428
 80075ec:	40020440 	.word	0x40020440
 80075f0:	40020458 	.word	0x40020458
 80075f4:	40020470 	.word	0x40020470
 80075f8:	40020488 	.word	0x40020488
 80075fc:	400204a0 	.word	0x400204a0
 8007600:	400204b8 	.word	0x400204b8
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	681a      	ldr	r2, [r3, #0]
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	f022 020a 	bic.w	r2, r2, #10
 8007612:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2201      	movs	r2, #1
 8007618:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2200      	movs	r2, #0
 8007620:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007628:	2b00      	cmp	r3, #0
 800762a:	f000 8097 	beq.w	800775c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007632:	6878      	ldr	r0, [r7, #4]
 8007634:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007636:	e091      	b.n	800775c <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800763c:	f003 031f 	and.w	r3, r3, #31
 8007640:	2208      	movs	r2, #8
 8007642:	409a      	lsls	r2, r3
 8007644:	697b      	ldr	r3, [r7, #20]
 8007646:	4013      	ands	r3, r2
 8007648:	2b00      	cmp	r3, #0
 800764a:	f000 8088 	beq.w	800775e <HAL_DMA_IRQHandler+0xe0e>
 800764e:	693b      	ldr	r3, [r7, #16]
 8007650:	f003 0308 	and.w	r3, r3, #8
 8007654:	2b00      	cmp	r3, #0
 8007656:	f000 8082 	beq.w	800775e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	4a41      	ldr	r2, [pc, #260]	@ (8007764 <HAL_DMA_IRQHandler+0xe14>)
 8007660:	4293      	cmp	r3, r2
 8007662:	d04a      	beq.n	80076fa <HAL_DMA_IRQHandler+0xdaa>
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	4a3f      	ldr	r2, [pc, #252]	@ (8007768 <HAL_DMA_IRQHandler+0xe18>)
 800766a:	4293      	cmp	r3, r2
 800766c:	d045      	beq.n	80076fa <HAL_DMA_IRQHandler+0xdaa>
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	4a3e      	ldr	r2, [pc, #248]	@ (800776c <HAL_DMA_IRQHandler+0xe1c>)
 8007674:	4293      	cmp	r3, r2
 8007676:	d040      	beq.n	80076fa <HAL_DMA_IRQHandler+0xdaa>
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	4a3c      	ldr	r2, [pc, #240]	@ (8007770 <HAL_DMA_IRQHandler+0xe20>)
 800767e:	4293      	cmp	r3, r2
 8007680:	d03b      	beq.n	80076fa <HAL_DMA_IRQHandler+0xdaa>
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	4a3b      	ldr	r2, [pc, #236]	@ (8007774 <HAL_DMA_IRQHandler+0xe24>)
 8007688:	4293      	cmp	r3, r2
 800768a:	d036      	beq.n	80076fa <HAL_DMA_IRQHandler+0xdaa>
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	4a39      	ldr	r2, [pc, #228]	@ (8007778 <HAL_DMA_IRQHandler+0xe28>)
 8007692:	4293      	cmp	r3, r2
 8007694:	d031      	beq.n	80076fa <HAL_DMA_IRQHandler+0xdaa>
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	4a38      	ldr	r2, [pc, #224]	@ (800777c <HAL_DMA_IRQHandler+0xe2c>)
 800769c:	4293      	cmp	r3, r2
 800769e:	d02c      	beq.n	80076fa <HAL_DMA_IRQHandler+0xdaa>
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	4a36      	ldr	r2, [pc, #216]	@ (8007780 <HAL_DMA_IRQHandler+0xe30>)
 80076a6:	4293      	cmp	r3, r2
 80076a8:	d027      	beq.n	80076fa <HAL_DMA_IRQHandler+0xdaa>
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	4a35      	ldr	r2, [pc, #212]	@ (8007784 <HAL_DMA_IRQHandler+0xe34>)
 80076b0:	4293      	cmp	r3, r2
 80076b2:	d022      	beq.n	80076fa <HAL_DMA_IRQHandler+0xdaa>
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	4a33      	ldr	r2, [pc, #204]	@ (8007788 <HAL_DMA_IRQHandler+0xe38>)
 80076ba:	4293      	cmp	r3, r2
 80076bc:	d01d      	beq.n	80076fa <HAL_DMA_IRQHandler+0xdaa>
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	4a32      	ldr	r2, [pc, #200]	@ (800778c <HAL_DMA_IRQHandler+0xe3c>)
 80076c4:	4293      	cmp	r3, r2
 80076c6:	d018      	beq.n	80076fa <HAL_DMA_IRQHandler+0xdaa>
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	4a30      	ldr	r2, [pc, #192]	@ (8007790 <HAL_DMA_IRQHandler+0xe40>)
 80076ce:	4293      	cmp	r3, r2
 80076d0:	d013      	beq.n	80076fa <HAL_DMA_IRQHandler+0xdaa>
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	4a2f      	ldr	r2, [pc, #188]	@ (8007794 <HAL_DMA_IRQHandler+0xe44>)
 80076d8:	4293      	cmp	r3, r2
 80076da:	d00e      	beq.n	80076fa <HAL_DMA_IRQHandler+0xdaa>
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	4a2d      	ldr	r2, [pc, #180]	@ (8007798 <HAL_DMA_IRQHandler+0xe48>)
 80076e2:	4293      	cmp	r3, r2
 80076e4:	d009      	beq.n	80076fa <HAL_DMA_IRQHandler+0xdaa>
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	4a2c      	ldr	r2, [pc, #176]	@ (800779c <HAL_DMA_IRQHandler+0xe4c>)
 80076ec:	4293      	cmp	r3, r2
 80076ee:	d004      	beq.n	80076fa <HAL_DMA_IRQHandler+0xdaa>
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	4a2a      	ldr	r2, [pc, #168]	@ (80077a0 <HAL_DMA_IRQHandler+0xe50>)
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d108      	bne.n	800770c <HAL_DMA_IRQHandler+0xdbc>
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	681a      	ldr	r2, [r3, #0]
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	f022 021c 	bic.w	r2, r2, #28
 8007708:	601a      	str	r2, [r3, #0]
 800770a:	e007      	b.n	800771c <HAL_DMA_IRQHandler+0xdcc>
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	681a      	ldr	r2, [r3, #0]
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	f022 020e 	bic.w	r2, r2, #14
 800771a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007720:	f003 031f 	and.w	r3, r3, #31
 8007724:	2201      	movs	r2, #1
 8007726:	409a      	lsls	r2, r3
 8007728:	69fb      	ldr	r3, [r7, #28]
 800772a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2201      	movs	r2, #1
 8007730:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	2201      	movs	r2, #1
 8007736:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2200      	movs	r2, #0
 800773e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007746:	2b00      	cmp	r3, #0
 8007748:	d009      	beq.n	800775e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800774e:	6878      	ldr	r0, [r7, #4]
 8007750:	4798      	blx	r3
 8007752:	e004      	b.n	800775e <HAL_DMA_IRQHandler+0xe0e>
          return;
 8007754:	bf00      	nop
 8007756:	e002      	b.n	800775e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007758:	bf00      	nop
 800775a:	e000      	b.n	800775e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800775c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800775e:	3728      	adds	r7, #40	@ 0x28
 8007760:	46bd      	mov	sp, r7
 8007762:	bd80      	pop	{r7, pc}
 8007764:	40020010 	.word	0x40020010
 8007768:	40020028 	.word	0x40020028
 800776c:	40020040 	.word	0x40020040
 8007770:	40020058 	.word	0x40020058
 8007774:	40020070 	.word	0x40020070
 8007778:	40020088 	.word	0x40020088
 800777c:	400200a0 	.word	0x400200a0
 8007780:	400200b8 	.word	0x400200b8
 8007784:	40020410 	.word	0x40020410
 8007788:	40020428 	.word	0x40020428
 800778c:	40020440 	.word	0x40020440
 8007790:	40020458 	.word	0x40020458
 8007794:	40020470 	.word	0x40020470
 8007798:	40020488 	.word	0x40020488
 800779c:	400204a0 	.word	0x400204a0
 80077a0:	400204b8 	.word	0x400204b8

080077a4 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(const DMA_HandleTypeDef *hdma)
{
 80077a4:	b480      	push	{r7}
 80077a6:	b083      	sub	sp, #12
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80077b2:	b2db      	uxtb	r3, r3
}
 80077b4:	4618      	mov	r0, r3
 80077b6:	370c      	adds	r7, #12
 80077b8:	46bd      	mov	sp, r7
 80077ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077be:	4770      	bx	lr

080077c0 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 80077c0:	b480      	push	{r7}
 80077c2:	b083      	sub	sp, #12
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80077cc:	4618      	mov	r0, r3
 80077ce:	370c      	adds	r7, #12
 80077d0:	46bd      	mov	sp, r7
 80077d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d6:	4770      	bx	lr

080077d8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80077d8:	b480      	push	{r7}
 80077da:	b087      	sub	sp, #28
 80077dc:	af00      	add	r7, sp, #0
 80077de:	60f8      	str	r0, [r7, #12]
 80077e0:	60b9      	str	r1, [r7, #8]
 80077e2:	607a      	str	r2, [r7, #4]
 80077e4:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077ea:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077f0:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	4a7f      	ldr	r2, [pc, #508]	@ (80079f4 <DMA_SetConfig+0x21c>)
 80077f8:	4293      	cmp	r3, r2
 80077fa:	d072      	beq.n	80078e2 <DMA_SetConfig+0x10a>
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	4a7d      	ldr	r2, [pc, #500]	@ (80079f8 <DMA_SetConfig+0x220>)
 8007802:	4293      	cmp	r3, r2
 8007804:	d06d      	beq.n	80078e2 <DMA_SetConfig+0x10a>
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	4a7c      	ldr	r2, [pc, #496]	@ (80079fc <DMA_SetConfig+0x224>)
 800780c:	4293      	cmp	r3, r2
 800780e:	d068      	beq.n	80078e2 <DMA_SetConfig+0x10a>
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	4a7a      	ldr	r2, [pc, #488]	@ (8007a00 <DMA_SetConfig+0x228>)
 8007816:	4293      	cmp	r3, r2
 8007818:	d063      	beq.n	80078e2 <DMA_SetConfig+0x10a>
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	4a79      	ldr	r2, [pc, #484]	@ (8007a04 <DMA_SetConfig+0x22c>)
 8007820:	4293      	cmp	r3, r2
 8007822:	d05e      	beq.n	80078e2 <DMA_SetConfig+0x10a>
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	4a77      	ldr	r2, [pc, #476]	@ (8007a08 <DMA_SetConfig+0x230>)
 800782a:	4293      	cmp	r3, r2
 800782c:	d059      	beq.n	80078e2 <DMA_SetConfig+0x10a>
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	4a76      	ldr	r2, [pc, #472]	@ (8007a0c <DMA_SetConfig+0x234>)
 8007834:	4293      	cmp	r3, r2
 8007836:	d054      	beq.n	80078e2 <DMA_SetConfig+0x10a>
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	4a74      	ldr	r2, [pc, #464]	@ (8007a10 <DMA_SetConfig+0x238>)
 800783e:	4293      	cmp	r3, r2
 8007840:	d04f      	beq.n	80078e2 <DMA_SetConfig+0x10a>
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	4a73      	ldr	r2, [pc, #460]	@ (8007a14 <DMA_SetConfig+0x23c>)
 8007848:	4293      	cmp	r3, r2
 800784a:	d04a      	beq.n	80078e2 <DMA_SetConfig+0x10a>
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	4a71      	ldr	r2, [pc, #452]	@ (8007a18 <DMA_SetConfig+0x240>)
 8007852:	4293      	cmp	r3, r2
 8007854:	d045      	beq.n	80078e2 <DMA_SetConfig+0x10a>
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	4a70      	ldr	r2, [pc, #448]	@ (8007a1c <DMA_SetConfig+0x244>)
 800785c:	4293      	cmp	r3, r2
 800785e:	d040      	beq.n	80078e2 <DMA_SetConfig+0x10a>
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	4a6e      	ldr	r2, [pc, #440]	@ (8007a20 <DMA_SetConfig+0x248>)
 8007866:	4293      	cmp	r3, r2
 8007868:	d03b      	beq.n	80078e2 <DMA_SetConfig+0x10a>
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	4a6d      	ldr	r2, [pc, #436]	@ (8007a24 <DMA_SetConfig+0x24c>)
 8007870:	4293      	cmp	r3, r2
 8007872:	d036      	beq.n	80078e2 <DMA_SetConfig+0x10a>
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	4a6b      	ldr	r2, [pc, #428]	@ (8007a28 <DMA_SetConfig+0x250>)
 800787a:	4293      	cmp	r3, r2
 800787c:	d031      	beq.n	80078e2 <DMA_SetConfig+0x10a>
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	4a6a      	ldr	r2, [pc, #424]	@ (8007a2c <DMA_SetConfig+0x254>)
 8007884:	4293      	cmp	r3, r2
 8007886:	d02c      	beq.n	80078e2 <DMA_SetConfig+0x10a>
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	4a68      	ldr	r2, [pc, #416]	@ (8007a30 <DMA_SetConfig+0x258>)
 800788e:	4293      	cmp	r3, r2
 8007890:	d027      	beq.n	80078e2 <DMA_SetConfig+0x10a>
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	4a67      	ldr	r2, [pc, #412]	@ (8007a34 <DMA_SetConfig+0x25c>)
 8007898:	4293      	cmp	r3, r2
 800789a:	d022      	beq.n	80078e2 <DMA_SetConfig+0x10a>
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	4a65      	ldr	r2, [pc, #404]	@ (8007a38 <DMA_SetConfig+0x260>)
 80078a2:	4293      	cmp	r3, r2
 80078a4:	d01d      	beq.n	80078e2 <DMA_SetConfig+0x10a>
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	4a64      	ldr	r2, [pc, #400]	@ (8007a3c <DMA_SetConfig+0x264>)
 80078ac:	4293      	cmp	r3, r2
 80078ae:	d018      	beq.n	80078e2 <DMA_SetConfig+0x10a>
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	4a62      	ldr	r2, [pc, #392]	@ (8007a40 <DMA_SetConfig+0x268>)
 80078b6:	4293      	cmp	r3, r2
 80078b8:	d013      	beq.n	80078e2 <DMA_SetConfig+0x10a>
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	4a61      	ldr	r2, [pc, #388]	@ (8007a44 <DMA_SetConfig+0x26c>)
 80078c0:	4293      	cmp	r3, r2
 80078c2:	d00e      	beq.n	80078e2 <DMA_SetConfig+0x10a>
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	4a5f      	ldr	r2, [pc, #380]	@ (8007a48 <DMA_SetConfig+0x270>)
 80078ca:	4293      	cmp	r3, r2
 80078cc:	d009      	beq.n	80078e2 <DMA_SetConfig+0x10a>
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	4a5e      	ldr	r2, [pc, #376]	@ (8007a4c <DMA_SetConfig+0x274>)
 80078d4:	4293      	cmp	r3, r2
 80078d6:	d004      	beq.n	80078e2 <DMA_SetConfig+0x10a>
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	4a5c      	ldr	r2, [pc, #368]	@ (8007a50 <DMA_SetConfig+0x278>)
 80078de:	4293      	cmp	r3, r2
 80078e0:	d101      	bne.n	80078e6 <DMA_SetConfig+0x10e>
 80078e2:	2301      	movs	r3, #1
 80078e4:	e000      	b.n	80078e8 <DMA_SetConfig+0x110>
 80078e6:	2300      	movs	r3, #0
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d00d      	beq.n	8007908 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80078f0:	68fa      	ldr	r2, [r7, #12]
 80078f2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80078f4:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d004      	beq.n	8007908 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007902:	68fa      	ldr	r2, [r7, #12]
 8007904:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007906:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	4a39      	ldr	r2, [pc, #228]	@ (80079f4 <DMA_SetConfig+0x21c>)
 800790e:	4293      	cmp	r3, r2
 8007910:	d04a      	beq.n	80079a8 <DMA_SetConfig+0x1d0>
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	4a38      	ldr	r2, [pc, #224]	@ (80079f8 <DMA_SetConfig+0x220>)
 8007918:	4293      	cmp	r3, r2
 800791a:	d045      	beq.n	80079a8 <DMA_SetConfig+0x1d0>
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	4a36      	ldr	r2, [pc, #216]	@ (80079fc <DMA_SetConfig+0x224>)
 8007922:	4293      	cmp	r3, r2
 8007924:	d040      	beq.n	80079a8 <DMA_SetConfig+0x1d0>
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	4a35      	ldr	r2, [pc, #212]	@ (8007a00 <DMA_SetConfig+0x228>)
 800792c:	4293      	cmp	r3, r2
 800792e:	d03b      	beq.n	80079a8 <DMA_SetConfig+0x1d0>
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	4a33      	ldr	r2, [pc, #204]	@ (8007a04 <DMA_SetConfig+0x22c>)
 8007936:	4293      	cmp	r3, r2
 8007938:	d036      	beq.n	80079a8 <DMA_SetConfig+0x1d0>
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	4a32      	ldr	r2, [pc, #200]	@ (8007a08 <DMA_SetConfig+0x230>)
 8007940:	4293      	cmp	r3, r2
 8007942:	d031      	beq.n	80079a8 <DMA_SetConfig+0x1d0>
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	4a30      	ldr	r2, [pc, #192]	@ (8007a0c <DMA_SetConfig+0x234>)
 800794a:	4293      	cmp	r3, r2
 800794c:	d02c      	beq.n	80079a8 <DMA_SetConfig+0x1d0>
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	4a2f      	ldr	r2, [pc, #188]	@ (8007a10 <DMA_SetConfig+0x238>)
 8007954:	4293      	cmp	r3, r2
 8007956:	d027      	beq.n	80079a8 <DMA_SetConfig+0x1d0>
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	4a2d      	ldr	r2, [pc, #180]	@ (8007a14 <DMA_SetConfig+0x23c>)
 800795e:	4293      	cmp	r3, r2
 8007960:	d022      	beq.n	80079a8 <DMA_SetConfig+0x1d0>
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	4a2c      	ldr	r2, [pc, #176]	@ (8007a18 <DMA_SetConfig+0x240>)
 8007968:	4293      	cmp	r3, r2
 800796a:	d01d      	beq.n	80079a8 <DMA_SetConfig+0x1d0>
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	4a2a      	ldr	r2, [pc, #168]	@ (8007a1c <DMA_SetConfig+0x244>)
 8007972:	4293      	cmp	r3, r2
 8007974:	d018      	beq.n	80079a8 <DMA_SetConfig+0x1d0>
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	4a29      	ldr	r2, [pc, #164]	@ (8007a20 <DMA_SetConfig+0x248>)
 800797c:	4293      	cmp	r3, r2
 800797e:	d013      	beq.n	80079a8 <DMA_SetConfig+0x1d0>
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	4a27      	ldr	r2, [pc, #156]	@ (8007a24 <DMA_SetConfig+0x24c>)
 8007986:	4293      	cmp	r3, r2
 8007988:	d00e      	beq.n	80079a8 <DMA_SetConfig+0x1d0>
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	4a26      	ldr	r2, [pc, #152]	@ (8007a28 <DMA_SetConfig+0x250>)
 8007990:	4293      	cmp	r3, r2
 8007992:	d009      	beq.n	80079a8 <DMA_SetConfig+0x1d0>
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	4a24      	ldr	r2, [pc, #144]	@ (8007a2c <DMA_SetConfig+0x254>)
 800799a:	4293      	cmp	r3, r2
 800799c:	d004      	beq.n	80079a8 <DMA_SetConfig+0x1d0>
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	4a23      	ldr	r2, [pc, #140]	@ (8007a30 <DMA_SetConfig+0x258>)
 80079a4:	4293      	cmp	r3, r2
 80079a6:	d101      	bne.n	80079ac <DMA_SetConfig+0x1d4>
 80079a8:	2301      	movs	r3, #1
 80079aa:	e000      	b.n	80079ae <DMA_SetConfig+0x1d6>
 80079ac:	2300      	movs	r3, #0
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d059      	beq.n	8007a66 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80079b6:	f003 031f 	and.w	r3, r3, #31
 80079ba:	223f      	movs	r2, #63	@ 0x3f
 80079bc:	409a      	lsls	r2, r3
 80079be:	697b      	ldr	r3, [r7, #20]
 80079c0:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	681a      	ldr	r2, [r3, #0]
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80079d0:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	683a      	ldr	r2, [r7, #0]
 80079d8:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	689b      	ldr	r3, [r3, #8]
 80079de:	2b40      	cmp	r3, #64	@ 0x40
 80079e0:	d138      	bne.n	8007a54 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	687a      	ldr	r2, [r7, #4]
 80079e8:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	68ba      	ldr	r2, [r7, #8]
 80079f0:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 80079f2:	e086      	b.n	8007b02 <DMA_SetConfig+0x32a>
 80079f4:	40020010 	.word	0x40020010
 80079f8:	40020028 	.word	0x40020028
 80079fc:	40020040 	.word	0x40020040
 8007a00:	40020058 	.word	0x40020058
 8007a04:	40020070 	.word	0x40020070
 8007a08:	40020088 	.word	0x40020088
 8007a0c:	400200a0 	.word	0x400200a0
 8007a10:	400200b8 	.word	0x400200b8
 8007a14:	40020410 	.word	0x40020410
 8007a18:	40020428 	.word	0x40020428
 8007a1c:	40020440 	.word	0x40020440
 8007a20:	40020458 	.word	0x40020458
 8007a24:	40020470 	.word	0x40020470
 8007a28:	40020488 	.word	0x40020488
 8007a2c:	400204a0 	.word	0x400204a0
 8007a30:	400204b8 	.word	0x400204b8
 8007a34:	58025408 	.word	0x58025408
 8007a38:	5802541c 	.word	0x5802541c
 8007a3c:	58025430 	.word	0x58025430
 8007a40:	58025444 	.word	0x58025444
 8007a44:	58025458 	.word	0x58025458
 8007a48:	5802546c 	.word	0x5802546c
 8007a4c:	58025480 	.word	0x58025480
 8007a50:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	68ba      	ldr	r2, [r7, #8]
 8007a5a:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	687a      	ldr	r2, [r7, #4]
 8007a62:	60da      	str	r2, [r3, #12]
}
 8007a64:	e04d      	b.n	8007b02 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	4a29      	ldr	r2, [pc, #164]	@ (8007b10 <DMA_SetConfig+0x338>)
 8007a6c:	4293      	cmp	r3, r2
 8007a6e:	d022      	beq.n	8007ab6 <DMA_SetConfig+0x2de>
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	4a27      	ldr	r2, [pc, #156]	@ (8007b14 <DMA_SetConfig+0x33c>)
 8007a76:	4293      	cmp	r3, r2
 8007a78:	d01d      	beq.n	8007ab6 <DMA_SetConfig+0x2de>
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	4a26      	ldr	r2, [pc, #152]	@ (8007b18 <DMA_SetConfig+0x340>)
 8007a80:	4293      	cmp	r3, r2
 8007a82:	d018      	beq.n	8007ab6 <DMA_SetConfig+0x2de>
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	4a24      	ldr	r2, [pc, #144]	@ (8007b1c <DMA_SetConfig+0x344>)
 8007a8a:	4293      	cmp	r3, r2
 8007a8c:	d013      	beq.n	8007ab6 <DMA_SetConfig+0x2de>
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	4a23      	ldr	r2, [pc, #140]	@ (8007b20 <DMA_SetConfig+0x348>)
 8007a94:	4293      	cmp	r3, r2
 8007a96:	d00e      	beq.n	8007ab6 <DMA_SetConfig+0x2de>
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	4a21      	ldr	r2, [pc, #132]	@ (8007b24 <DMA_SetConfig+0x34c>)
 8007a9e:	4293      	cmp	r3, r2
 8007aa0:	d009      	beq.n	8007ab6 <DMA_SetConfig+0x2de>
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	4a20      	ldr	r2, [pc, #128]	@ (8007b28 <DMA_SetConfig+0x350>)
 8007aa8:	4293      	cmp	r3, r2
 8007aaa:	d004      	beq.n	8007ab6 <DMA_SetConfig+0x2de>
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	4a1e      	ldr	r2, [pc, #120]	@ (8007b2c <DMA_SetConfig+0x354>)
 8007ab2:	4293      	cmp	r3, r2
 8007ab4:	d101      	bne.n	8007aba <DMA_SetConfig+0x2e2>
 8007ab6:	2301      	movs	r3, #1
 8007ab8:	e000      	b.n	8007abc <DMA_SetConfig+0x2e4>
 8007aba:	2300      	movs	r3, #0
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d020      	beq.n	8007b02 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007ac4:	f003 031f 	and.w	r3, r3, #31
 8007ac8:	2201      	movs	r2, #1
 8007aca:	409a      	lsls	r2, r3
 8007acc:	693b      	ldr	r3, [r7, #16]
 8007ace:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	683a      	ldr	r2, [r7, #0]
 8007ad6:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	689b      	ldr	r3, [r3, #8]
 8007adc:	2b40      	cmp	r3, #64	@ 0x40
 8007ade:	d108      	bne.n	8007af2 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	687a      	ldr	r2, [r7, #4]
 8007ae6:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	68ba      	ldr	r2, [r7, #8]
 8007aee:	60da      	str	r2, [r3, #12]
}
 8007af0:	e007      	b.n	8007b02 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	68ba      	ldr	r2, [r7, #8]
 8007af8:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	687a      	ldr	r2, [r7, #4]
 8007b00:	60da      	str	r2, [r3, #12]
}
 8007b02:	bf00      	nop
 8007b04:	371c      	adds	r7, #28
 8007b06:	46bd      	mov	sp, r7
 8007b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b0c:	4770      	bx	lr
 8007b0e:	bf00      	nop
 8007b10:	58025408 	.word	0x58025408
 8007b14:	5802541c 	.word	0x5802541c
 8007b18:	58025430 	.word	0x58025430
 8007b1c:	58025444 	.word	0x58025444
 8007b20:	58025458 	.word	0x58025458
 8007b24:	5802546c 	.word	0x5802546c
 8007b28:	58025480 	.word	0x58025480
 8007b2c:	58025494 	.word	0x58025494

08007b30 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007b30:	b480      	push	{r7}
 8007b32:	b085      	sub	sp, #20
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	4a42      	ldr	r2, [pc, #264]	@ (8007c48 <DMA_CalcBaseAndBitshift+0x118>)
 8007b3e:	4293      	cmp	r3, r2
 8007b40:	d04a      	beq.n	8007bd8 <DMA_CalcBaseAndBitshift+0xa8>
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	4a41      	ldr	r2, [pc, #260]	@ (8007c4c <DMA_CalcBaseAndBitshift+0x11c>)
 8007b48:	4293      	cmp	r3, r2
 8007b4a:	d045      	beq.n	8007bd8 <DMA_CalcBaseAndBitshift+0xa8>
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	4a3f      	ldr	r2, [pc, #252]	@ (8007c50 <DMA_CalcBaseAndBitshift+0x120>)
 8007b52:	4293      	cmp	r3, r2
 8007b54:	d040      	beq.n	8007bd8 <DMA_CalcBaseAndBitshift+0xa8>
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	4a3e      	ldr	r2, [pc, #248]	@ (8007c54 <DMA_CalcBaseAndBitshift+0x124>)
 8007b5c:	4293      	cmp	r3, r2
 8007b5e:	d03b      	beq.n	8007bd8 <DMA_CalcBaseAndBitshift+0xa8>
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	4a3c      	ldr	r2, [pc, #240]	@ (8007c58 <DMA_CalcBaseAndBitshift+0x128>)
 8007b66:	4293      	cmp	r3, r2
 8007b68:	d036      	beq.n	8007bd8 <DMA_CalcBaseAndBitshift+0xa8>
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	4a3b      	ldr	r2, [pc, #236]	@ (8007c5c <DMA_CalcBaseAndBitshift+0x12c>)
 8007b70:	4293      	cmp	r3, r2
 8007b72:	d031      	beq.n	8007bd8 <DMA_CalcBaseAndBitshift+0xa8>
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	4a39      	ldr	r2, [pc, #228]	@ (8007c60 <DMA_CalcBaseAndBitshift+0x130>)
 8007b7a:	4293      	cmp	r3, r2
 8007b7c:	d02c      	beq.n	8007bd8 <DMA_CalcBaseAndBitshift+0xa8>
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	4a38      	ldr	r2, [pc, #224]	@ (8007c64 <DMA_CalcBaseAndBitshift+0x134>)
 8007b84:	4293      	cmp	r3, r2
 8007b86:	d027      	beq.n	8007bd8 <DMA_CalcBaseAndBitshift+0xa8>
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	4a36      	ldr	r2, [pc, #216]	@ (8007c68 <DMA_CalcBaseAndBitshift+0x138>)
 8007b8e:	4293      	cmp	r3, r2
 8007b90:	d022      	beq.n	8007bd8 <DMA_CalcBaseAndBitshift+0xa8>
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	4a35      	ldr	r2, [pc, #212]	@ (8007c6c <DMA_CalcBaseAndBitshift+0x13c>)
 8007b98:	4293      	cmp	r3, r2
 8007b9a:	d01d      	beq.n	8007bd8 <DMA_CalcBaseAndBitshift+0xa8>
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	4a33      	ldr	r2, [pc, #204]	@ (8007c70 <DMA_CalcBaseAndBitshift+0x140>)
 8007ba2:	4293      	cmp	r3, r2
 8007ba4:	d018      	beq.n	8007bd8 <DMA_CalcBaseAndBitshift+0xa8>
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	4a32      	ldr	r2, [pc, #200]	@ (8007c74 <DMA_CalcBaseAndBitshift+0x144>)
 8007bac:	4293      	cmp	r3, r2
 8007bae:	d013      	beq.n	8007bd8 <DMA_CalcBaseAndBitshift+0xa8>
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	4a30      	ldr	r2, [pc, #192]	@ (8007c78 <DMA_CalcBaseAndBitshift+0x148>)
 8007bb6:	4293      	cmp	r3, r2
 8007bb8:	d00e      	beq.n	8007bd8 <DMA_CalcBaseAndBitshift+0xa8>
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	4a2f      	ldr	r2, [pc, #188]	@ (8007c7c <DMA_CalcBaseAndBitshift+0x14c>)
 8007bc0:	4293      	cmp	r3, r2
 8007bc2:	d009      	beq.n	8007bd8 <DMA_CalcBaseAndBitshift+0xa8>
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	4a2d      	ldr	r2, [pc, #180]	@ (8007c80 <DMA_CalcBaseAndBitshift+0x150>)
 8007bca:	4293      	cmp	r3, r2
 8007bcc:	d004      	beq.n	8007bd8 <DMA_CalcBaseAndBitshift+0xa8>
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	4a2c      	ldr	r2, [pc, #176]	@ (8007c84 <DMA_CalcBaseAndBitshift+0x154>)
 8007bd4:	4293      	cmp	r3, r2
 8007bd6:	d101      	bne.n	8007bdc <DMA_CalcBaseAndBitshift+0xac>
 8007bd8:	2301      	movs	r3, #1
 8007bda:	e000      	b.n	8007bde <DMA_CalcBaseAndBitshift+0xae>
 8007bdc:	2300      	movs	r3, #0
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d024      	beq.n	8007c2c <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	b2db      	uxtb	r3, r3
 8007be8:	3b10      	subs	r3, #16
 8007bea:	4a27      	ldr	r2, [pc, #156]	@ (8007c88 <DMA_CalcBaseAndBitshift+0x158>)
 8007bec:	fba2 2303 	umull	r2, r3, r2, r3
 8007bf0:	091b      	lsrs	r3, r3, #4
 8007bf2:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	f003 0307 	and.w	r3, r3, #7
 8007bfa:	4a24      	ldr	r2, [pc, #144]	@ (8007c8c <DMA_CalcBaseAndBitshift+0x15c>)
 8007bfc:	5cd3      	ldrb	r3, [r2, r3]
 8007bfe:	461a      	mov	r2, r3
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	2b03      	cmp	r3, #3
 8007c08:	d908      	bls.n	8007c1c <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	461a      	mov	r2, r3
 8007c10:	4b1f      	ldr	r3, [pc, #124]	@ (8007c90 <DMA_CalcBaseAndBitshift+0x160>)
 8007c12:	4013      	ands	r3, r2
 8007c14:	1d1a      	adds	r2, r3, #4
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	659a      	str	r2, [r3, #88]	@ 0x58
 8007c1a:	e00d      	b.n	8007c38 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	461a      	mov	r2, r3
 8007c22:	4b1b      	ldr	r3, [pc, #108]	@ (8007c90 <DMA_CalcBaseAndBitshift+0x160>)
 8007c24:	4013      	ands	r3, r2
 8007c26:	687a      	ldr	r2, [r7, #4]
 8007c28:	6593      	str	r3, [r2, #88]	@ 0x58
 8007c2a:	e005      	b.n	8007c38 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	3714      	adds	r7, #20
 8007c40:	46bd      	mov	sp, r7
 8007c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c46:	4770      	bx	lr
 8007c48:	40020010 	.word	0x40020010
 8007c4c:	40020028 	.word	0x40020028
 8007c50:	40020040 	.word	0x40020040
 8007c54:	40020058 	.word	0x40020058
 8007c58:	40020070 	.word	0x40020070
 8007c5c:	40020088 	.word	0x40020088
 8007c60:	400200a0 	.word	0x400200a0
 8007c64:	400200b8 	.word	0x400200b8
 8007c68:	40020410 	.word	0x40020410
 8007c6c:	40020428 	.word	0x40020428
 8007c70:	40020440 	.word	0x40020440
 8007c74:	40020458 	.word	0x40020458
 8007c78:	40020470 	.word	0x40020470
 8007c7c:	40020488 	.word	0x40020488
 8007c80:	400204a0 	.word	0x400204a0
 8007c84:	400204b8 	.word	0x400204b8
 8007c88:	aaaaaaab 	.word	0xaaaaaaab
 8007c8c:	08016e68 	.word	0x08016e68
 8007c90:	fffffc00 	.word	0xfffffc00

08007c94 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8007c94:	b480      	push	{r7}
 8007c96:	b085      	sub	sp, #20
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	699b      	ldr	r3, [r3, #24]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d120      	bne.n	8007cea <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cac:	2b03      	cmp	r3, #3
 8007cae:	d858      	bhi.n	8007d62 <DMA_CheckFifoParam+0xce>
 8007cb0:	a201      	add	r2, pc, #4	@ (adr r2, 8007cb8 <DMA_CheckFifoParam+0x24>)
 8007cb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cb6:	bf00      	nop
 8007cb8:	08007cc9 	.word	0x08007cc9
 8007cbc:	08007cdb 	.word	0x08007cdb
 8007cc0:	08007cc9 	.word	0x08007cc9
 8007cc4:	08007d63 	.word	0x08007d63
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ccc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d048      	beq.n	8007d66 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8007cd4:	2301      	movs	r3, #1
 8007cd6:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007cd8:	e045      	b.n	8007d66 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cde:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8007ce2:	d142      	bne.n	8007d6a <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8007ce4:	2301      	movs	r3, #1
 8007ce6:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007ce8:	e03f      	b.n	8007d6a <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	699b      	ldr	r3, [r3, #24]
 8007cee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007cf2:	d123      	bne.n	8007d3c <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cf8:	2b03      	cmp	r3, #3
 8007cfa:	d838      	bhi.n	8007d6e <DMA_CheckFifoParam+0xda>
 8007cfc:	a201      	add	r2, pc, #4	@ (adr r2, 8007d04 <DMA_CheckFifoParam+0x70>)
 8007cfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d02:	bf00      	nop
 8007d04:	08007d15 	.word	0x08007d15
 8007d08:	08007d1b 	.word	0x08007d1b
 8007d0c:	08007d15 	.word	0x08007d15
 8007d10:	08007d2d 	.word	0x08007d2d
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8007d14:	2301      	movs	r3, #1
 8007d16:	73fb      	strb	r3, [r7, #15]
        break;
 8007d18:	e030      	b.n	8007d7c <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d1e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d025      	beq.n	8007d72 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8007d26:	2301      	movs	r3, #1
 8007d28:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007d2a:	e022      	b.n	8007d72 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d30:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8007d34:	d11f      	bne.n	8007d76 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8007d36:	2301      	movs	r3, #1
 8007d38:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007d3a:	e01c      	b.n	8007d76 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d40:	2b02      	cmp	r3, #2
 8007d42:	d902      	bls.n	8007d4a <DMA_CheckFifoParam+0xb6>
 8007d44:	2b03      	cmp	r3, #3
 8007d46:	d003      	beq.n	8007d50 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8007d48:	e018      	b.n	8007d7c <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8007d4a:	2301      	movs	r3, #1
 8007d4c:	73fb      	strb	r3, [r7, #15]
        break;
 8007d4e:	e015      	b.n	8007d7c <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d54:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d00e      	beq.n	8007d7a <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8007d5c:	2301      	movs	r3, #1
 8007d5e:	73fb      	strb	r3, [r7, #15]
    break;
 8007d60:	e00b      	b.n	8007d7a <DMA_CheckFifoParam+0xe6>
        break;
 8007d62:	bf00      	nop
 8007d64:	e00a      	b.n	8007d7c <DMA_CheckFifoParam+0xe8>
        break;
 8007d66:	bf00      	nop
 8007d68:	e008      	b.n	8007d7c <DMA_CheckFifoParam+0xe8>
        break;
 8007d6a:	bf00      	nop
 8007d6c:	e006      	b.n	8007d7c <DMA_CheckFifoParam+0xe8>
        break;
 8007d6e:	bf00      	nop
 8007d70:	e004      	b.n	8007d7c <DMA_CheckFifoParam+0xe8>
        break;
 8007d72:	bf00      	nop
 8007d74:	e002      	b.n	8007d7c <DMA_CheckFifoParam+0xe8>
        break;
 8007d76:	bf00      	nop
 8007d78:	e000      	b.n	8007d7c <DMA_CheckFifoParam+0xe8>
    break;
 8007d7a:	bf00      	nop
    }
  }

  return status;
 8007d7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d7e:	4618      	mov	r0, r3
 8007d80:	3714      	adds	r7, #20
 8007d82:	46bd      	mov	sp, r7
 8007d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d88:	4770      	bx	lr
 8007d8a:	bf00      	nop

08007d8c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007d8c:	b480      	push	{r7}
 8007d8e:	b085      	sub	sp, #20
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	4a38      	ldr	r2, [pc, #224]	@ (8007e80 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8007da0:	4293      	cmp	r3, r2
 8007da2:	d022      	beq.n	8007dea <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	4a36      	ldr	r2, [pc, #216]	@ (8007e84 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8007daa:	4293      	cmp	r3, r2
 8007dac:	d01d      	beq.n	8007dea <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	4a35      	ldr	r2, [pc, #212]	@ (8007e88 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8007db4:	4293      	cmp	r3, r2
 8007db6:	d018      	beq.n	8007dea <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	4a33      	ldr	r2, [pc, #204]	@ (8007e8c <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8007dbe:	4293      	cmp	r3, r2
 8007dc0:	d013      	beq.n	8007dea <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	4a32      	ldr	r2, [pc, #200]	@ (8007e90 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8007dc8:	4293      	cmp	r3, r2
 8007dca:	d00e      	beq.n	8007dea <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	4a30      	ldr	r2, [pc, #192]	@ (8007e94 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8007dd2:	4293      	cmp	r3, r2
 8007dd4:	d009      	beq.n	8007dea <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	4a2f      	ldr	r2, [pc, #188]	@ (8007e98 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8007ddc:	4293      	cmp	r3, r2
 8007dde:	d004      	beq.n	8007dea <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	4a2d      	ldr	r2, [pc, #180]	@ (8007e9c <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8007de6:	4293      	cmp	r3, r2
 8007de8:	d101      	bne.n	8007dee <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8007dea:	2301      	movs	r3, #1
 8007dec:	e000      	b.n	8007df0 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8007dee:	2300      	movs	r3, #0
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d01a      	beq.n	8007e2a <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	b2db      	uxtb	r3, r3
 8007dfa:	3b08      	subs	r3, #8
 8007dfc:	4a28      	ldr	r2, [pc, #160]	@ (8007ea0 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8007dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8007e02:	091b      	lsrs	r3, r3, #4
 8007e04:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8007e06:	68fa      	ldr	r2, [r7, #12]
 8007e08:	4b26      	ldr	r3, [pc, #152]	@ (8007ea4 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8007e0a:	4413      	add	r3, r2
 8007e0c:	009b      	lsls	r3, r3, #2
 8007e0e:	461a      	mov	r2, r3
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	4a24      	ldr	r2, [pc, #144]	@ (8007ea8 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8007e18:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	f003 031f 	and.w	r3, r3, #31
 8007e20:	2201      	movs	r2, #1
 8007e22:	409a      	lsls	r2, r3
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8007e28:	e024      	b.n	8007e74 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	b2db      	uxtb	r3, r3
 8007e30:	3b10      	subs	r3, #16
 8007e32:	4a1e      	ldr	r2, [pc, #120]	@ (8007eac <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8007e34:	fba2 2303 	umull	r2, r3, r2, r3
 8007e38:	091b      	lsrs	r3, r3, #4
 8007e3a:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8007e3c:	68bb      	ldr	r3, [r7, #8]
 8007e3e:	4a1c      	ldr	r2, [pc, #112]	@ (8007eb0 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8007e40:	4293      	cmp	r3, r2
 8007e42:	d806      	bhi.n	8007e52 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8007e44:	68bb      	ldr	r3, [r7, #8]
 8007e46:	4a1b      	ldr	r2, [pc, #108]	@ (8007eb4 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8007e48:	4293      	cmp	r3, r2
 8007e4a:	d902      	bls.n	8007e52 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	3308      	adds	r3, #8
 8007e50:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8007e52:	68fa      	ldr	r2, [r7, #12]
 8007e54:	4b18      	ldr	r3, [pc, #96]	@ (8007eb8 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8007e56:	4413      	add	r3, r2
 8007e58:	009b      	lsls	r3, r3, #2
 8007e5a:	461a      	mov	r2, r3
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	4a16      	ldr	r2, [pc, #88]	@ (8007ebc <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8007e64:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	f003 031f 	and.w	r3, r3, #31
 8007e6c:	2201      	movs	r2, #1
 8007e6e:	409a      	lsls	r2, r3
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007e74:	bf00      	nop
 8007e76:	3714      	adds	r7, #20
 8007e78:	46bd      	mov	sp, r7
 8007e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7e:	4770      	bx	lr
 8007e80:	58025408 	.word	0x58025408
 8007e84:	5802541c 	.word	0x5802541c
 8007e88:	58025430 	.word	0x58025430
 8007e8c:	58025444 	.word	0x58025444
 8007e90:	58025458 	.word	0x58025458
 8007e94:	5802546c 	.word	0x5802546c
 8007e98:	58025480 	.word	0x58025480
 8007e9c:	58025494 	.word	0x58025494
 8007ea0:	cccccccd 	.word	0xcccccccd
 8007ea4:	16009600 	.word	0x16009600
 8007ea8:	58025880 	.word	0x58025880
 8007eac:	aaaaaaab 	.word	0xaaaaaaab
 8007eb0:	400204b8 	.word	0x400204b8
 8007eb4:	4002040f 	.word	0x4002040f
 8007eb8:	10008200 	.word	0x10008200
 8007ebc:	40020880 	.word	0x40020880

08007ec0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007ec0:	b480      	push	{r7}
 8007ec2:	b085      	sub	sp, #20
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	685b      	ldr	r3, [r3, #4]
 8007ecc:	b2db      	uxtb	r3, r3
 8007ece:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d04a      	beq.n	8007f6c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	2b08      	cmp	r3, #8
 8007eda:	d847      	bhi.n	8007f6c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	4a25      	ldr	r2, [pc, #148]	@ (8007f78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8007ee2:	4293      	cmp	r3, r2
 8007ee4:	d022      	beq.n	8007f2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	4a24      	ldr	r2, [pc, #144]	@ (8007f7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8007eec:	4293      	cmp	r3, r2
 8007eee:	d01d      	beq.n	8007f2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	4a22      	ldr	r2, [pc, #136]	@ (8007f80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8007ef6:	4293      	cmp	r3, r2
 8007ef8:	d018      	beq.n	8007f2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	4a21      	ldr	r2, [pc, #132]	@ (8007f84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8007f00:	4293      	cmp	r3, r2
 8007f02:	d013      	beq.n	8007f2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	4a1f      	ldr	r2, [pc, #124]	@ (8007f88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8007f0a:	4293      	cmp	r3, r2
 8007f0c:	d00e      	beq.n	8007f2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	4a1e      	ldr	r2, [pc, #120]	@ (8007f8c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8007f14:	4293      	cmp	r3, r2
 8007f16:	d009      	beq.n	8007f2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	4a1c      	ldr	r2, [pc, #112]	@ (8007f90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8007f1e:	4293      	cmp	r3, r2
 8007f20:	d004      	beq.n	8007f2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	4a1b      	ldr	r2, [pc, #108]	@ (8007f94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8007f28:	4293      	cmp	r3, r2
 8007f2a:	d101      	bne.n	8007f30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8007f2c:	2301      	movs	r3, #1
 8007f2e:	e000      	b.n	8007f32 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8007f30:	2300      	movs	r3, #0
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d00a      	beq.n	8007f4c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8007f36:	68fa      	ldr	r2, [r7, #12]
 8007f38:	4b17      	ldr	r3, [pc, #92]	@ (8007f98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8007f3a:	4413      	add	r3, r2
 8007f3c:	009b      	lsls	r3, r3, #2
 8007f3e:	461a      	mov	r2, r3
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	4a15      	ldr	r2, [pc, #84]	@ (8007f9c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8007f48:	671a      	str	r2, [r3, #112]	@ 0x70
 8007f4a:	e009      	b.n	8007f60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007f4c:	68fa      	ldr	r2, [r7, #12]
 8007f4e:	4b14      	ldr	r3, [pc, #80]	@ (8007fa0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8007f50:	4413      	add	r3, r2
 8007f52:	009b      	lsls	r3, r3, #2
 8007f54:	461a      	mov	r2, r3
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	4a11      	ldr	r2, [pc, #68]	@ (8007fa4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8007f5e:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	3b01      	subs	r3, #1
 8007f64:	2201      	movs	r2, #1
 8007f66:	409a      	lsls	r2, r3
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8007f6c:	bf00      	nop
 8007f6e:	3714      	adds	r7, #20
 8007f70:	46bd      	mov	sp, r7
 8007f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f76:	4770      	bx	lr
 8007f78:	58025408 	.word	0x58025408
 8007f7c:	5802541c 	.word	0x5802541c
 8007f80:	58025430 	.word	0x58025430
 8007f84:	58025444 	.word	0x58025444
 8007f88:	58025458 	.word	0x58025458
 8007f8c:	5802546c 	.word	0x5802546c
 8007f90:	58025480 	.word	0x58025480
 8007f94:	58025494 	.word	0x58025494
 8007f98:	1600963f 	.word	0x1600963f
 8007f9c:	58025940 	.word	0x58025940
 8007fa0:	1000823f 	.word	0x1000823f
 8007fa4:	40020940 	.word	0x40020940

08007fa8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8007fa8:	b480      	push	{r7}
 8007faa:	b089      	sub	sp, #36	@ 0x24
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	6078      	str	r0, [r7, #4]
 8007fb0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8007fb6:	4b89      	ldr	r3, [pc, #548]	@ (80081dc <HAL_GPIO_Init+0x234>)
 8007fb8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007fba:	e194      	b.n	80082e6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007fbc:	683b      	ldr	r3, [r7, #0]
 8007fbe:	681a      	ldr	r2, [r3, #0]
 8007fc0:	2101      	movs	r1, #1
 8007fc2:	69fb      	ldr	r3, [r7, #28]
 8007fc4:	fa01 f303 	lsl.w	r3, r1, r3
 8007fc8:	4013      	ands	r3, r2
 8007fca:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8007fcc:	693b      	ldr	r3, [r7, #16]
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	f000 8186 	beq.w	80082e0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007fd4:	683b      	ldr	r3, [r7, #0]
 8007fd6:	685b      	ldr	r3, [r3, #4]
 8007fd8:	f003 0303 	and.w	r3, r3, #3
 8007fdc:	2b01      	cmp	r3, #1
 8007fde:	d005      	beq.n	8007fec <HAL_GPIO_Init+0x44>
 8007fe0:	683b      	ldr	r3, [r7, #0]
 8007fe2:	685b      	ldr	r3, [r3, #4]
 8007fe4:	f003 0303 	and.w	r3, r3, #3
 8007fe8:	2b02      	cmp	r3, #2
 8007fea:	d130      	bne.n	800804e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	689b      	ldr	r3, [r3, #8]
 8007ff0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007ff2:	69fb      	ldr	r3, [r7, #28]
 8007ff4:	005b      	lsls	r3, r3, #1
 8007ff6:	2203      	movs	r2, #3
 8007ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8007ffc:	43db      	mvns	r3, r3
 8007ffe:	69ba      	ldr	r2, [r7, #24]
 8008000:	4013      	ands	r3, r2
 8008002:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008004:	683b      	ldr	r3, [r7, #0]
 8008006:	68da      	ldr	r2, [r3, #12]
 8008008:	69fb      	ldr	r3, [r7, #28]
 800800a:	005b      	lsls	r3, r3, #1
 800800c:	fa02 f303 	lsl.w	r3, r2, r3
 8008010:	69ba      	ldr	r2, [r7, #24]
 8008012:	4313      	orrs	r3, r2
 8008014:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	69ba      	ldr	r2, [r7, #24]
 800801a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	685b      	ldr	r3, [r3, #4]
 8008020:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008022:	2201      	movs	r2, #1
 8008024:	69fb      	ldr	r3, [r7, #28]
 8008026:	fa02 f303 	lsl.w	r3, r2, r3
 800802a:	43db      	mvns	r3, r3
 800802c:	69ba      	ldr	r2, [r7, #24]
 800802e:	4013      	ands	r3, r2
 8008030:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008032:	683b      	ldr	r3, [r7, #0]
 8008034:	685b      	ldr	r3, [r3, #4]
 8008036:	091b      	lsrs	r3, r3, #4
 8008038:	f003 0201 	and.w	r2, r3, #1
 800803c:	69fb      	ldr	r3, [r7, #28]
 800803e:	fa02 f303 	lsl.w	r3, r2, r3
 8008042:	69ba      	ldr	r2, [r7, #24]
 8008044:	4313      	orrs	r3, r2
 8008046:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	69ba      	ldr	r2, [r7, #24]
 800804c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800804e:	683b      	ldr	r3, [r7, #0]
 8008050:	685b      	ldr	r3, [r3, #4]
 8008052:	f003 0303 	and.w	r3, r3, #3
 8008056:	2b03      	cmp	r3, #3
 8008058:	d017      	beq.n	800808a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	68db      	ldr	r3, [r3, #12]
 800805e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008060:	69fb      	ldr	r3, [r7, #28]
 8008062:	005b      	lsls	r3, r3, #1
 8008064:	2203      	movs	r2, #3
 8008066:	fa02 f303 	lsl.w	r3, r2, r3
 800806a:	43db      	mvns	r3, r3
 800806c:	69ba      	ldr	r2, [r7, #24]
 800806e:	4013      	ands	r3, r2
 8008070:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008072:	683b      	ldr	r3, [r7, #0]
 8008074:	689a      	ldr	r2, [r3, #8]
 8008076:	69fb      	ldr	r3, [r7, #28]
 8008078:	005b      	lsls	r3, r3, #1
 800807a:	fa02 f303 	lsl.w	r3, r2, r3
 800807e:	69ba      	ldr	r2, [r7, #24]
 8008080:	4313      	orrs	r3, r2
 8008082:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	69ba      	ldr	r2, [r7, #24]
 8008088:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800808a:	683b      	ldr	r3, [r7, #0]
 800808c:	685b      	ldr	r3, [r3, #4]
 800808e:	f003 0303 	and.w	r3, r3, #3
 8008092:	2b02      	cmp	r3, #2
 8008094:	d123      	bne.n	80080de <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008096:	69fb      	ldr	r3, [r7, #28]
 8008098:	08da      	lsrs	r2, r3, #3
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	3208      	adds	r2, #8
 800809e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80080a4:	69fb      	ldr	r3, [r7, #28]
 80080a6:	f003 0307 	and.w	r3, r3, #7
 80080aa:	009b      	lsls	r3, r3, #2
 80080ac:	220f      	movs	r2, #15
 80080ae:	fa02 f303 	lsl.w	r3, r2, r3
 80080b2:	43db      	mvns	r3, r3
 80080b4:	69ba      	ldr	r2, [r7, #24]
 80080b6:	4013      	ands	r3, r2
 80080b8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80080ba:	683b      	ldr	r3, [r7, #0]
 80080bc:	691a      	ldr	r2, [r3, #16]
 80080be:	69fb      	ldr	r3, [r7, #28]
 80080c0:	f003 0307 	and.w	r3, r3, #7
 80080c4:	009b      	lsls	r3, r3, #2
 80080c6:	fa02 f303 	lsl.w	r3, r2, r3
 80080ca:	69ba      	ldr	r2, [r7, #24]
 80080cc:	4313      	orrs	r3, r2
 80080ce:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80080d0:	69fb      	ldr	r3, [r7, #28]
 80080d2:	08da      	lsrs	r2, r3, #3
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	3208      	adds	r2, #8
 80080d8:	69b9      	ldr	r1, [r7, #24]
 80080da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80080e4:	69fb      	ldr	r3, [r7, #28]
 80080e6:	005b      	lsls	r3, r3, #1
 80080e8:	2203      	movs	r2, #3
 80080ea:	fa02 f303 	lsl.w	r3, r2, r3
 80080ee:	43db      	mvns	r3, r3
 80080f0:	69ba      	ldr	r2, [r7, #24]
 80080f2:	4013      	ands	r3, r2
 80080f4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80080f6:	683b      	ldr	r3, [r7, #0]
 80080f8:	685b      	ldr	r3, [r3, #4]
 80080fa:	f003 0203 	and.w	r2, r3, #3
 80080fe:	69fb      	ldr	r3, [r7, #28]
 8008100:	005b      	lsls	r3, r3, #1
 8008102:	fa02 f303 	lsl.w	r3, r2, r3
 8008106:	69ba      	ldr	r2, [r7, #24]
 8008108:	4313      	orrs	r3, r2
 800810a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	69ba      	ldr	r2, [r7, #24]
 8008110:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008112:	683b      	ldr	r3, [r7, #0]
 8008114:	685b      	ldr	r3, [r3, #4]
 8008116:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800811a:	2b00      	cmp	r3, #0
 800811c:	f000 80e0 	beq.w	80082e0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008120:	4b2f      	ldr	r3, [pc, #188]	@ (80081e0 <HAL_GPIO_Init+0x238>)
 8008122:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008126:	4a2e      	ldr	r2, [pc, #184]	@ (80081e0 <HAL_GPIO_Init+0x238>)
 8008128:	f043 0302 	orr.w	r3, r3, #2
 800812c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8008130:	4b2b      	ldr	r3, [pc, #172]	@ (80081e0 <HAL_GPIO_Init+0x238>)
 8008132:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008136:	f003 0302 	and.w	r3, r3, #2
 800813a:	60fb      	str	r3, [r7, #12]
 800813c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800813e:	4a29      	ldr	r2, [pc, #164]	@ (80081e4 <HAL_GPIO_Init+0x23c>)
 8008140:	69fb      	ldr	r3, [r7, #28]
 8008142:	089b      	lsrs	r3, r3, #2
 8008144:	3302      	adds	r3, #2
 8008146:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800814a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800814c:	69fb      	ldr	r3, [r7, #28]
 800814e:	f003 0303 	and.w	r3, r3, #3
 8008152:	009b      	lsls	r3, r3, #2
 8008154:	220f      	movs	r2, #15
 8008156:	fa02 f303 	lsl.w	r3, r2, r3
 800815a:	43db      	mvns	r3, r3
 800815c:	69ba      	ldr	r2, [r7, #24]
 800815e:	4013      	ands	r3, r2
 8008160:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	4a20      	ldr	r2, [pc, #128]	@ (80081e8 <HAL_GPIO_Init+0x240>)
 8008166:	4293      	cmp	r3, r2
 8008168:	d052      	beq.n	8008210 <HAL_GPIO_Init+0x268>
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	4a1f      	ldr	r2, [pc, #124]	@ (80081ec <HAL_GPIO_Init+0x244>)
 800816e:	4293      	cmp	r3, r2
 8008170:	d031      	beq.n	80081d6 <HAL_GPIO_Init+0x22e>
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	4a1e      	ldr	r2, [pc, #120]	@ (80081f0 <HAL_GPIO_Init+0x248>)
 8008176:	4293      	cmp	r3, r2
 8008178:	d02b      	beq.n	80081d2 <HAL_GPIO_Init+0x22a>
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	4a1d      	ldr	r2, [pc, #116]	@ (80081f4 <HAL_GPIO_Init+0x24c>)
 800817e:	4293      	cmp	r3, r2
 8008180:	d025      	beq.n	80081ce <HAL_GPIO_Init+0x226>
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	4a1c      	ldr	r2, [pc, #112]	@ (80081f8 <HAL_GPIO_Init+0x250>)
 8008186:	4293      	cmp	r3, r2
 8008188:	d01f      	beq.n	80081ca <HAL_GPIO_Init+0x222>
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	4a1b      	ldr	r2, [pc, #108]	@ (80081fc <HAL_GPIO_Init+0x254>)
 800818e:	4293      	cmp	r3, r2
 8008190:	d019      	beq.n	80081c6 <HAL_GPIO_Init+0x21e>
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	4a1a      	ldr	r2, [pc, #104]	@ (8008200 <HAL_GPIO_Init+0x258>)
 8008196:	4293      	cmp	r3, r2
 8008198:	d013      	beq.n	80081c2 <HAL_GPIO_Init+0x21a>
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	4a19      	ldr	r2, [pc, #100]	@ (8008204 <HAL_GPIO_Init+0x25c>)
 800819e:	4293      	cmp	r3, r2
 80081a0:	d00d      	beq.n	80081be <HAL_GPIO_Init+0x216>
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	4a18      	ldr	r2, [pc, #96]	@ (8008208 <HAL_GPIO_Init+0x260>)
 80081a6:	4293      	cmp	r3, r2
 80081a8:	d007      	beq.n	80081ba <HAL_GPIO_Init+0x212>
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	4a17      	ldr	r2, [pc, #92]	@ (800820c <HAL_GPIO_Init+0x264>)
 80081ae:	4293      	cmp	r3, r2
 80081b0:	d101      	bne.n	80081b6 <HAL_GPIO_Init+0x20e>
 80081b2:	2309      	movs	r3, #9
 80081b4:	e02d      	b.n	8008212 <HAL_GPIO_Init+0x26a>
 80081b6:	230a      	movs	r3, #10
 80081b8:	e02b      	b.n	8008212 <HAL_GPIO_Init+0x26a>
 80081ba:	2308      	movs	r3, #8
 80081bc:	e029      	b.n	8008212 <HAL_GPIO_Init+0x26a>
 80081be:	2307      	movs	r3, #7
 80081c0:	e027      	b.n	8008212 <HAL_GPIO_Init+0x26a>
 80081c2:	2306      	movs	r3, #6
 80081c4:	e025      	b.n	8008212 <HAL_GPIO_Init+0x26a>
 80081c6:	2305      	movs	r3, #5
 80081c8:	e023      	b.n	8008212 <HAL_GPIO_Init+0x26a>
 80081ca:	2304      	movs	r3, #4
 80081cc:	e021      	b.n	8008212 <HAL_GPIO_Init+0x26a>
 80081ce:	2303      	movs	r3, #3
 80081d0:	e01f      	b.n	8008212 <HAL_GPIO_Init+0x26a>
 80081d2:	2302      	movs	r3, #2
 80081d4:	e01d      	b.n	8008212 <HAL_GPIO_Init+0x26a>
 80081d6:	2301      	movs	r3, #1
 80081d8:	e01b      	b.n	8008212 <HAL_GPIO_Init+0x26a>
 80081da:	bf00      	nop
 80081dc:	58000080 	.word	0x58000080
 80081e0:	58024400 	.word	0x58024400
 80081e4:	58000400 	.word	0x58000400
 80081e8:	58020000 	.word	0x58020000
 80081ec:	58020400 	.word	0x58020400
 80081f0:	58020800 	.word	0x58020800
 80081f4:	58020c00 	.word	0x58020c00
 80081f8:	58021000 	.word	0x58021000
 80081fc:	58021400 	.word	0x58021400
 8008200:	58021800 	.word	0x58021800
 8008204:	58021c00 	.word	0x58021c00
 8008208:	58022000 	.word	0x58022000
 800820c:	58022400 	.word	0x58022400
 8008210:	2300      	movs	r3, #0
 8008212:	69fa      	ldr	r2, [r7, #28]
 8008214:	f002 0203 	and.w	r2, r2, #3
 8008218:	0092      	lsls	r2, r2, #2
 800821a:	4093      	lsls	r3, r2
 800821c:	69ba      	ldr	r2, [r7, #24]
 800821e:	4313      	orrs	r3, r2
 8008220:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008222:	4938      	ldr	r1, [pc, #224]	@ (8008304 <HAL_GPIO_Init+0x35c>)
 8008224:	69fb      	ldr	r3, [r7, #28]
 8008226:	089b      	lsrs	r3, r3, #2
 8008228:	3302      	adds	r3, #2
 800822a:	69ba      	ldr	r2, [r7, #24]
 800822c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008230:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008238:	693b      	ldr	r3, [r7, #16]
 800823a:	43db      	mvns	r3, r3
 800823c:	69ba      	ldr	r2, [r7, #24]
 800823e:	4013      	ands	r3, r2
 8008240:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008242:	683b      	ldr	r3, [r7, #0]
 8008244:	685b      	ldr	r3, [r3, #4]
 8008246:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800824a:	2b00      	cmp	r3, #0
 800824c:	d003      	beq.n	8008256 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800824e:	69ba      	ldr	r2, [r7, #24]
 8008250:	693b      	ldr	r3, [r7, #16]
 8008252:	4313      	orrs	r3, r2
 8008254:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8008256:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800825a:	69bb      	ldr	r3, [r7, #24]
 800825c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800825e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008262:	685b      	ldr	r3, [r3, #4]
 8008264:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008266:	693b      	ldr	r3, [r7, #16]
 8008268:	43db      	mvns	r3, r3
 800826a:	69ba      	ldr	r2, [r7, #24]
 800826c:	4013      	ands	r3, r2
 800826e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008270:	683b      	ldr	r3, [r7, #0]
 8008272:	685b      	ldr	r3, [r3, #4]
 8008274:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008278:	2b00      	cmp	r3, #0
 800827a:	d003      	beq.n	8008284 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800827c:	69ba      	ldr	r2, [r7, #24]
 800827e:	693b      	ldr	r3, [r7, #16]
 8008280:	4313      	orrs	r3, r2
 8008282:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8008284:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008288:	69bb      	ldr	r3, [r7, #24]
 800828a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800828c:	697b      	ldr	r3, [r7, #20]
 800828e:	685b      	ldr	r3, [r3, #4]
 8008290:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008292:	693b      	ldr	r3, [r7, #16]
 8008294:	43db      	mvns	r3, r3
 8008296:	69ba      	ldr	r2, [r7, #24]
 8008298:	4013      	ands	r3, r2
 800829a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800829c:	683b      	ldr	r3, [r7, #0]
 800829e:	685b      	ldr	r3, [r3, #4]
 80082a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d003      	beq.n	80082b0 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80082a8:	69ba      	ldr	r2, [r7, #24]
 80082aa:	693b      	ldr	r3, [r7, #16]
 80082ac:	4313      	orrs	r3, r2
 80082ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80082b0:	697b      	ldr	r3, [r7, #20]
 80082b2:	69ba      	ldr	r2, [r7, #24]
 80082b4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80082b6:	697b      	ldr	r3, [r7, #20]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80082bc:	693b      	ldr	r3, [r7, #16]
 80082be:	43db      	mvns	r3, r3
 80082c0:	69ba      	ldr	r2, [r7, #24]
 80082c2:	4013      	ands	r3, r2
 80082c4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	685b      	ldr	r3, [r3, #4]
 80082ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d003      	beq.n	80082da <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80082d2:	69ba      	ldr	r2, [r7, #24]
 80082d4:	693b      	ldr	r3, [r7, #16]
 80082d6:	4313      	orrs	r3, r2
 80082d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80082da:	697b      	ldr	r3, [r7, #20]
 80082dc:	69ba      	ldr	r2, [r7, #24]
 80082de:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80082e0:	69fb      	ldr	r3, [r7, #28]
 80082e2:	3301      	adds	r3, #1
 80082e4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	681a      	ldr	r2, [r3, #0]
 80082ea:	69fb      	ldr	r3, [r7, #28]
 80082ec:	fa22 f303 	lsr.w	r3, r2, r3
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	f47f ae63 	bne.w	8007fbc <HAL_GPIO_Init+0x14>
  }
}
 80082f6:	bf00      	nop
 80082f8:	bf00      	nop
 80082fa:	3724      	adds	r7, #36	@ 0x24
 80082fc:	46bd      	mov	sp, r7
 80082fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008302:	4770      	bx	lr
 8008304:	58000400 	.word	0x58000400

08008308 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008308:	b480      	push	{r7}
 800830a:	b085      	sub	sp, #20
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
 8008310:	460b      	mov	r3, r1
 8008312:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	691a      	ldr	r2, [r3, #16]
 8008318:	887b      	ldrh	r3, [r7, #2]
 800831a:	4013      	ands	r3, r2
 800831c:	2b00      	cmp	r3, #0
 800831e:	d002      	beq.n	8008326 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008320:	2301      	movs	r3, #1
 8008322:	73fb      	strb	r3, [r7, #15]
 8008324:	e001      	b.n	800832a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008326:	2300      	movs	r3, #0
 8008328:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800832a:	7bfb      	ldrb	r3, [r7, #15]
}
 800832c:	4618      	mov	r0, r3
 800832e:	3714      	adds	r7, #20
 8008330:	46bd      	mov	sp, r7
 8008332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008336:	4770      	bx	lr

08008338 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008338:	b480      	push	{r7}
 800833a:	b083      	sub	sp, #12
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
 8008340:	460b      	mov	r3, r1
 8008342:	807b      	strh	r3, [r7, #2]
 8008344:	4613      	mov	r3, r2
 8008346:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008348:	787b      	ldrb	r3, [r7, #1]
 800834a:	2b00      	cmp	r3, #0
 800834c:	d003      	beq.n	8008356 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800834e:	887a      	ldrh	r2, [r7, #2]
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8008354:	e003      	b.n	800835e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8008356:	887b      	ldrh	r3, [r7, #2]
 8008358:	041a      	lsls	r2, r3, #16
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	619a      	str	r2, [r3, #24]
}
 800835e:	bf00      	nop
 8008360:	370c      	adds	r7, #12
 8008362:	46bd      	mov	sp, r7
 8008364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008368:	4770      	bx	lr
	...

0800836c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800836c:	b580      	push	{r7, lr}
 800836e:	b082      	sub	sp, #8
 8008370:	af00      	add	r7, sp, #0
 8008372:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2b00      	cmp	r3, #0
 8008378:	d101      	bne.n	800837e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800837a:	2301      	movs	r3, #1
 800837c:	e08b      	b.n	8008496 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008384:	b2db      	uxtb	r3, r3
 8008386:	2b00      	cmp	r3, #0
 8008388:	d106      	bne.n	8008398 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	2200      	movs	r2, #0
 800838e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008392:	6878      	ldr	r0, [r7, #4]
 8008394:	f7f9 fdba 	bl	8001f0c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	2224      	movs	r2, #36	@ 0x24
 800839c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	681a      	ldr	r2, [r3, #0]
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	f022 0201 	bic.w	r2, r2, #1
 80083ae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	685a      	ldr	r2, [r3, #4]
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80083bc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	689a      	ldr	r2, [r3, #8]
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80083cc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	68db      	ldr	r3, [r3, #12]
 80083d2:	2b01      	cmp	r3, #1
 80083d4:	d107      	bne.n	80083e6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	689a      	ldr	r2, [r3, #8]
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80083e2:	609a      	str	r2, [r3, #8]
 80083e4:	e006      	b.n	80083f4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	689a      	ldr	r2, [r3, #8]
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80083f2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	68db      	ldr	r3, [r3, #12]
 80083f8:	2b02      	cmp	r3, #2
 80083fa:	d108      	bne.n	800840e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	685a      	ldr	r2, [r3, #4]
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800840a:	605a      	str	r2, [r3, #4]
 800840c:	e007      	b.n	800841e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	685a      	ldr	r2, [r3, #4]
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800841c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	6859      	ldr	r1, [r3, #4]
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681a      	ldr	r2, [r3, #0]
 8008428:	4b1d      	ldr	r3, [pc, #116]	@ (80084a0 <HAL_I2C_Init+0x134>)
 800842a:	430b      	orrs	r3, r1
 800842c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	68da      	ldr	r2, [r3, #12]
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800843c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	691a      	ldr	r2, [r3, #16]
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	695b      	ldr	r3, [r3, #20]
 8008446:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	699b      	ldr	r3, [r3, #24]
 800844e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	430a      	orrs	r2, r1
 8008456:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	69d9      	ldr	r1, [r3, #28]
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	6a1a      	ldr	r2, [r3, #32]
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	430a      	orrs	r2, r1
 8008466:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	681a      	ldr	r2, [r3, #0]
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	f042 0201 	orr.w	r2, r2, #1
 8008476:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2200      	movs	r2, #0
 800847c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	2220      	movs	r2, #32
 8008482:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	2200      	movs	r2, #0
 800848a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	2200      	movs	r2, #0
 8008490:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8008494:	2300      	movs	r3, #0
}
 8008496:	4618      	mov	r0, r3
 8008498:	3708      	adds	r7, #8
 800849a:	46bd      	mov	sp, r7
 800849c:	bd80      	pop	{r7, pc}
 800849e:	bf00      	nop
 80084a0:	02008000 	.word	0x02008000

080084a4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80084a4:	b580      	push	{r7, lr}
 80084a6:	b088      	sub	sp, #32
 80084a8:	af02      	add	r7, sp, #8
 80084aa:	60f8      	str	r0, [r7, #12]
 80084ac:	4608      	mov	r0, r1
 80084ae:	4611      	mov	r1, r2
 80084b0:	461a      	mov	r2, r3
 80084b2:	4603      	mov	r3, r0
 80084b4:	817b      	strh	r3, [r7, #10]
 80084b6:	460b      	mov	r3, r1
 80084b8:	813b      	strh	r3, [r7, #8]
 80084ba:	4613      	mov	r3, r2
 80084bc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80084c4:	b2db      	uxtb	r3, r3
 80084c6:	2b20      	cmp	r3, #32
 80084c8:	f040 80f9 	bne.w	80086be <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80084cc:	6a3b      	ldr	r3, [r7, #32]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d002      	beq.n	80084d8 <HAL_I2C_Mem_Write+0x34>
 80084d2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d105      	bne.n	80084e4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80084de:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80084e0:	2301      	movs	r3, #1
 80084e2:	e0ed      	b.n	80086c0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80084ea:	2b01      	cmp	r3, #1
 80084ec:	d101      	bne.n	80084f2 <HAL_I2C_Mem_Write+0x4e>
 80084ee:	2302      	movs	r3, #2
 80084f0:	e0e6      	b.n	80086c0 <HAL_I2C_Mem_Write+0x21c>
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	2201      	movs	r2, #1
 80084f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80084fa:	f7fc fd3b 	bl	8004f74 <HAL_GetTick>
 80084fe:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008500:	697b      	ldr	r3, [r7, #20]
 8008502:	9300      	str	r3, [sp, #0]
 8008504:	2319      	movs	r3, #25
 8008506:	2201      	movs	r2, #1
 8008508:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800850c:	68f8      	ldr	r0, [r7, #12]
 800850e:	f001 f94a 	bl	80097a6 <I2C_WaitOnFlagUntilTimeout>
 8008512:	4603      	mov	r3, r0
 8008514:	2b00      	cmp	r3, #0
 8008516:	d001      	beq.n	800851c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8008518:	2301      	movs	r3, #1
 800851a:	e0d1      	b.n	80086c0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	2221      	movs	r2, #33	@ 0x21
 8008520:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	2240      	movs	r2, #64	@ 0x40
 8008528:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	2200      	movs	r2, #0
 8008530:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	6a3a      	ldr	r2, [r7, #32]
 8008536:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800853c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	2200      	movs	r2, #0
 8008542:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008544:	88f8      	ldrh	r0, [r7, #6]
 8008546:	893a      	ldrh	r2, [r7, #8]
 8008548:	8979      	ldrh	r1, [r7, #10]
 800854a:	697b      	ldr	r3, [r7, #20]
 800854c:	9301      	str	r3, [sp, #4]
 800854e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008550:	9300      	str	r3, [sp, #0]
 8008552:	4603      	mov	r3, r0
 8008554:	68f8      	ldr	r0, [r7, #12]
 8008556:	f000 fb93 	bl	8008c80 <I2C_RequestMemoryWrite>
 800855a:	4603      	mov	r3, r0
 800855c:	2b00      	cmp	r3, #0
 800855e:	d005      	beq.n	800856c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	2200      	movs	r2, #0
 8008564:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8008568:	2301      	movs	r3, #1
 800856a:	e0a9      	b.n	80086c0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008570:	b29b      	uxth	r3, r3
 8008572:	2bff      	cmp	r3, #255	@ 0xff
 8008574:	d90e      	bls.n	8008594 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	22ff      	movs	r2, #255	@ 0xff
 800857a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008580:	b2da      	uxtb	r2, r3
 8008582:	8979      	ldrh	r1, [r7, #10]
 8008584:	2300      	movs	r3, #0
 8008586:	9300      	str	r3, [sp, #0]
 8008588:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800858c:	68f8      	ldr	r0, [r7, #12]
 800858e:	f001 facd 	bl	8009b2c <I2C_TransferConfig>
 8008592:	e00f      	b.n	80085b4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008598:	b29a      	uxth	r2, r3
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80085a2:	b2da      	uxtb	r2, r3
 80085a4:	8979      	ldrh	r1, [r7, #10]
 80085a6:	2300      	movs	r3, #0
 80085a8:	9300      	str	r3, [sp, #0]
 80085aa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80085ae:	68f8      	ldr	r0, [r7, #12]
 80085b0:	f001 fabc 	bl	8009b2c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80085b4:	697a      	ldr	r2, [r7, #20]
 80085b6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80085b8:	68f8      	ldr	r0, [r7, #12]
 80085ba:	f001 f94d 	bl	8009858 <I2C_WaitOnTXISFlagUntilTimeout>
 80085be:	4603      	mov	r3, r0
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d001      	beq.n	80085c8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80085c4:	2301      	movs	r3, #1
 80085c6:	e07b      	b.n	80086c0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085cc:	781a      	ldrb	r2, [r3, #0]
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085d8:	1c5a      	adds	r2, r3, #1
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80085e2:	b29b      	uxth	r3, r3
 80085e4:	3b01      	subs	r3, #1
 80085e6:	b29a      	uxth	r2, r3
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80085f0:	3b01      	subs	r3, #1
 80085f2:	b29a      	uxth	r2, r3
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80085fc:	b29b      	uxth	r3, r3
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d034      	beq.n	800866c <HAL_I2C_Mem_Write+0x1c8>
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008606:	2b00      	cmp	r3, #0
 8008608:	d130      	bne.n	800866c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800860a:	697b      	ldr	r3, [r7, #20]
 800860c:	9300      	str	r3, [sp, #0]
 800860e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008610:	2200      	movs	r2, #0
 8008612:	2180      	movs	r1, #128	@ 0x80
 8008614:	68f8      	ldr	r0, [r7, #12]
 8008616:	f001 f8c6 	bl	80097a6 <I2C_WaitOnFlagUntilTimeout>
 800861a:	4603      	mov	r3, r0
 800861c:	2b00      	cmp	r3, #0
 800861e:	d001      	beq.n	8008624 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8008620:	2301      	movs	r3, #1
 8008622:	e04d      	b.n	80086c0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008628:	b29b      	uxth	r3, r3
 800862a:	2bff      	cmp	r3, #255	@ 0xff
 800862c:	d90e      	bls.n	800864c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	22ff      	movs	r2, #255	@ 0xff
 8008632:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008638:	b2da      	uxtb	r2, r3
 800863a:	8979      	ldrh	r1, [r7, #10]
 800863c:	2300      	movs	r3, #0
 800863e:	9300      	str	r3, [sp, #0]
 8008640:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008644:	68f8      	ldr	r0, [r7, #12]
 8008646:	f001 fa71 	bl	8009b2c <I2C_TransferConfig>
 800864a:	e00f      	b.n	800866c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008650:	b29a      	uxth	r2, r3
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800865a:	b2da      	uxtb	r2, r3
 800865c:	8979      	ldrh	r1, [r7, #10]
 800865e:	2300      	movs	r3, #0
 8008660:	9300      	str	r3, [sp, #0]
 8008662:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008666:	68f8      	ldr	r0, [r7, #12]
 8008668:	f001 fa60 	bl	8009b2c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008670:	b29b      	uxth	r3, r3
 8008672:	2b00      	cmp	r3, #0
 8008674:	d19e      	bne.n	80085b4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008676:	697a      	ldr	r2, [r7, #20]
 8008678:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800867a:	68f8      	ldr	r0, [r7, #12]
 800867c:	f001 f933 	bl	80098e6 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008680:	4603      	mov	r3, r0
 8008682:	2b00      	cmp	r3, #0
 8008684:	d001      	beq.n	800868a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8008686:	2301      	movs	r3, #1
 8008688:	e01a      	b.n	80086c0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	2220      	movs	r2, #32
 8008690:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	6859      	ldr	r1, [r3, #4]
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	681a      	ldr	r2, [r3, #0]
 800869c:	4b0a      	ldr	r3, [pc, #40]	@ (80086c8 <HAL_I2C_Mem_Write+0x224>)
 800869e:	400b      	ands	r3, r1
 80086a0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	2220      	movs	r2, #32
 80086a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	2200      	movs	r2, #0
 80086ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	2200      	movs	r2, #0
 80086b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80086ba:	2300      	movs	r3, #0
 80086bc:	e000      	b.n	80086c0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80086be:	2302      	movs	r3, #2
  }
}
 80086c0:	4618      	mov	r0, r3
 80086c2:	3718      	adds	r7, #24
 80086c4:	46bd      	mov	sp, r7
 80086c6:	bd80      	pop	{r7, pc}
 80086c8:	fe00e800 	.word	0xfe00e800

080086cc <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80086cc:	b580      	push	{r7, lr}
 80086ce:	b088      	sub	sp, #32
 80086d0:	af02      	add	r7, sp, #8
 80086d2:	60f8      	str	r0, [r7, #12]
 80086d4:	4608      	mov	r0, r1
 80086d6:	4611      	mov	r1, r2
 80086d8:	461a      	mov	r2, r3
 80086da:	4603      	mov	r3, r0
 80086dc:	817b      	strh	r3, [r7, #10]
 80086de:	460b      	mov	r3, r1
 80086e0:	813b      	strh	r3, [r7, #8]
 80086e2:	4613      	mov	r3, r2
 80086e4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80086ec:	b2db      	uxtb	r3, r3
 80086ee:	2b20      	cmp	r3, #32
 80086f0:	f040 80fd 	bne.w	80088ee <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80086f4:	6a3b      	ldr	r3, [r7, #32]
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d002      	beq.n	8008700 <HAL_I2C_Mem_Read+0x34>
 80086fa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d105      	bne.n	800870c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008706:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8008708:	2301      	movs	r3, #1
 800870a:	e0f1      	b.n	80088f0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008712:	2b01      	cmp	r3, #1
 8008714:	d101      	bne.n	800871a <HAL_I2C_Mem_Read+0x4e>
 8008716:	2302      	movs	r3, #2
 8008718:	e0ea      	b.n	80088f0 <HAL_I2C_Mem_Read+0x224>
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	2201      	movs	r2, #1
 800871e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008722:	f7fc fc27 	bl	8004f74 <HAL_GetTick>
 8008726:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008728:	697b      	ldr	r3, [r7, #20]
 800872a:	9300      	str	r3, [sp, #0]
 800872c:	2319      	movs	r3, #25
 800872e:	2201      	movs	r2, #1
 8008730:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008734:	68f8      	ldr	r0, [r7, #12]
 8008736:	f001 f836 	bl	80097a6 <I2C_WaitOnFlagUntilTimeout>
 800873a:	4603      	mov	r3, r0
 800873c:	2b00      	cmp	r3, #0
 800873e:	d001      	beq.n	8008744 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8008740:	2301      	movs	r3, #1
 8008742:	e0d5      	b.n	80088f0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	2222      	movs	r2, #34	@ 0x22
 8008748:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	2240      	movs	r2, #64	@ 0x40
 8008750:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	2200      	movs	r2, #0
 8008758:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	6a3a      	ldr	r2, [r7, #32]
 800875e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008764:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	2200      	movs	r2, #0
 800876a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800876c:	88f8      	ldrh	r0, [r7, #6]
 800876e:	893a      	ldrh	r2, [r7, #8]
 8008770:	8979      	ldrh	r1, [r7, #10]
 8008772:	697b      	ldr	r3, [r7, #20]
 8008774:	9301      	str	r3, [sp, #4]
 8008776:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008778:	9300      	str	r3, [sp, #0]
 800877a:	4603      	mov	r3, r0
 800877c:	68f8      	ldr	r0, [r7, #12]
 800877e:	f000 fad3 	bl	8008d28 <I2C_RequestMemoryRead>
 8008782:	4603      	mov	r3, r0
 8008784:	2b00      	cmp	r3, #0
 8008786:	d005      	beq.n	8008794 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	2200      	movs	r2, #0
 800878c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8008790:	2301      	movs	r3, #1
 8008792:	e0ad      	b.n	80088f0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008798:	b29b      	uxth	r3, r3
 800879a:	2bff      	cmp	r3, #255	@ 0xff
 800879c:	d90e      	bls.n	80087bc <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	22ff      	movs	r2, #255	@ 0xff
 80087a2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80087a8:	b2da      	uxtb	r2, r3
 80087aa:	8979      	ldrh	r1, [r7, #10]
 80087ac:	4b52      	ldr	r3, [pc, #328]	@ (80088f8 <HAL_I2C_Mem_Read+0x22c>)
 80087ae:	9300      	str	r3, [sp, #0]
 80087b0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80087b4:	68f8      	ldr	r0, [r7, #12]
 80087b6:	f001 f9b9 	bl	8009b2c <I2C_TransferConfig>
 80087ba:	e00f      	b.n	80087dc <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80087c0:	b29a      	uxth	r2, r3
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80087ca:	b2da      	uxtb	r2, r3
 80087cc:	8979      	ldrh	r1, [r7, #10]
 80087ce:	4b4a      	ldr	r3, [pc, #296]	@ (80088f8 <HAL_I2C_Mem_Read+0x22c>)
 80087d0:	9300      	str	r3, [sp, #0]
 80087d2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80087d6:	68f8      	ldr	r0, [r7, #12]
 80087d8:	f001 f9a8 	bl	8009b2c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80087dc:	697b      	ldr	r3, [r7, #20]
 80087de:	9300      	str	r3, [sp, #0]
 80087e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087e2:	2200      	movs	r2, #0
 80087e4:	2104      	movs	r1, #4
 80087e6:	68f8      	ldr	r0, [r7, #12]
 80087e8:	f000 ffdd 	bl	80097a6 <I2C_WaitOnFlagUntilTimeout>
 80087ec:	4603      	mov	r3, r0
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d001      	beq.n	80087f6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80087f2:	2301      	movs	r3, #1
 80087f4:	e07c      	b.n	80088f0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008800:	b2d2      	uxtb	r2, r2
 8008802:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008808:	1c5a      	adds	r2, r3, #1
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008812:	3b01      	subs	r3, #1
 8008814:	b29a      	uxth	r2, r3
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800881e:	b29b      	uxth	r3, r3
 8008820:	3b01      	subs	r3, #1
 8008822:	b29a      	uxth	r2, r3
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800882c:	b29b      	uxth	r3, r3
 800882e:	2b00      	cmp	r3, #0
 8008830:	d034      	beq.n	800889c <HAL_I2C_Mem_Read+0x1d0>
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008836:	2b00      	cmp	r3, #0
 8008838:	d130      	bne.n	800889c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800883a:	697b      	ldr	r3, [r7, #20]
 800883c:	9300      	str	r3, [sp, #0]
 800883e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008840:	2200      	movs	r2, #0
 8008842:	2180      	movs	r1, #128	@ 0x80
 8008844:	68f8      	ldr	r0, [r7, #12]
 8008846:	f000 ffae 	bl	80097a6 <I2C_WaitOnFlagUntilTimeout>
 800884a:	4603      	mov	r3, r0
 800884c:	2b00      	cmp	r3, #0
 800884e:	d001      	beq.n	8008854 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8008850:	2301      	movs	r3, #1
 8008852:	e04d      	b.n	80088f0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008858:	b29b      	uxth	r3, r3
 800885a:	2bff      	cmp	r3, #255	@ 0xff
 800885c:	d90e      	bls.n	800887c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	22ff      	movs	r2, #255	@ 0xff
 8008862:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008868:	b2da      	uxtb	r2, r3
 800886a:	8979      	ldrh	r1, [r7, #10]
 800886c:	2300      	movs	r3, #0
 800886e:	9300      	str	r3, [sp, #0]
 8008870:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008874:	68f8      	ldr	r0, [r7, #12]
 8008876:	f001 f959 	bl	8009b2c <I2C_TransferConfig>
 800887a:	e00f      	b.n	800889c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008880:	b29a      	uxth	r2, r3
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800888a:	b2da      	uxtb	r2, r3
 800888c:	8979      	ldrh	r1, [r7, #10]
 800888e:	2300      	movs	r3, #0
 8008890:	9300      	str	r3, [sp, #0]
 8008892:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008896:	68f8      	ldr	r0, [r7, #12]
 8008898:	f001 f948 	bl	8009b2c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80088a0:	b29b      	uxth	r3, r3
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d19a      	bne.n	80087dc <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80088a6:	697a      	ldr	r2, [r7, #20]
 80088a8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80088aa:	68f8      	ldr	r0, [r7, #12]
 80088ac:	f001 f81b 	bl	80098e6 <I2C_WaitOnSTOPFlagUntilTimeout>
 80088b0:	4603      	mov	r3, r0
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d001      	beq.n	80088ba <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80088b6:	2301      	movs	r3, #1
 80088b8:	e01a      	b.n	80088f0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	2220      	movs	r2, #32
 80088c0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	6859      	ldr	r1, [r3, #4]
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	681a      	ldr	r2, [r3, #0]
 80088cc:	4b0b      	ldr	r3, [pc, #44]	@ (80088fc <HAL_I2C_Mem_Read+0x230>)
 80088ce:	400b      	ands	r3, r1
 80088d0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	2220      	movs	r2, #32
 80088d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	2200      	movs	r2, #0
 80088de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	2200      	movs	r2, #0
 80088e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80088ea:	2300      	movs	r3, #0
 80088ec:	e000      	b.n	80088f0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80088ee:	2302      	movs	r3, #2
  }
}
 80088f0:	4618      	mov	r0, r3
 80088f2:	3718      	adds	r7, #24
 80088f4:	46bd      	mov	sp, r7
 80088f6:	bd80      	pop	{r7, pc}
 80088f8:	80002400 	.word	0x80002400
 80088fc:	fe00e800 	.word	0xfe00e800

08008900 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008900:	b580      	push	{r7, lr}
 8008902:	b084      	sub	sp, #16
 8008904:	af00      	add	r7, sp, #0
 8008906:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	699b      	ldr	r3, [r3, #24]
 800890e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800891c:	2b00      	cmp	r3, #0
 800891e:	d005      	beq.n	800892c <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008924:	68ba      	ldr	r2, [r7, #8]
 8008926:	68f9      	ldr	r1, [r7, #12]
 8008928:	6878      	ldr	r0, [r7, #4]
 800892a:	4798      	blx	r3
  }
}
 800892c:	bf00      	nop
 800892e:	3710      	adds	r7, #16
 8008930:	46bd      	mov	sp, r7
 8008932:	bd80      	pop	{r7, pc}

08008934 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8008934:	b580      	push	{r7, lr}
 8008936:	b086      	sub	sp, #24
 8008938:	af00      	add	r7, sp, #0
 800893a:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	699b      	ldr	r3, [r3, #24]
 8008942:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800894c:	697b      	ldr	r3, [r7, #20]
 800894e:	0a1b      	lsrs	r3, r3, #8
 8008950:	f003 0301 	and.w	r3, r3, #1
 8008954:	2b00      	cmp	r3, #0
 8008956:	d010      	beq.n	800897a <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8008958:	693b      	ldr	r3, [r7, #16]
 800895a:	09db      	lsrs	r3, r3, #7
 800895c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8008960:	2b00      	cmp	r3, #0
 8008962:	d00a      	beq.n	800897a <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008968:	f043 0201 	orr.w	r2, r3, #1
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008978:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800897a:	697b      	ldr	r3, [r7, #20]
 800897c:	0a9b      	lsrs	r3, r3, #10
 800897e:	f003 0301 	and.w	r3, r3, #1
 8008982:	2b00      	cmp	r3, #0
 8008984:	d010      	beq.n	80089a8 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8008986:	693b      	ldr	r3, [r7, #16]
 8008988:	09db      	lsrs	r3, r3, #7
 800898a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800898e:	2b00      	cmp	r3, #0
 8008990:	d00a      	beq.n	80089a8 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008996:	f043 0208 	orr.w	r2, r3, #8
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80089a6:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80089a8:	697b      	ldr	r3, [r7, #20]
 80089aa:	0a5b      	lsrs	r3, r3, #9
 80089ac:	f003 0301 	and.w	r3, r3, #1
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d010      	beq.n	80089d6 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80089b4:	693b      	ldr	r3, [r7, #16]
 80089b6:	09db      	lsrs	r3, r3, #7
 80089b8:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d00a      	beq.n	80089d6 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80089c4:	f043 0202 	orr.w	r2, r3, #2
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80089d4:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80089da:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	f003 030b 	and.w	r3, r3, #11
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d003      	beq.n	80089ee <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 80089e6:	68f9      	ldr	r1, [r7, #12]
 80089e8:	6878      	ldr	r0, [r7, #4]
 80089ea:	f000 fd83 	bl	80094f4 <I2C_ITError>
  }
}
 80089ee:	bf00      	nop
 80089f0:	3718      	adds	r7, #24
 80089f2:	46bd      	mov	sp, r7
 80089f4:	bd80      	pop	{r7, pc}

080089f6 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80089f6:	b480      	push	{r7}
 80089f8:	b083      	sub	sp, #12
 80089fa:	af00      	add	r7, sp, #0
 80089fc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80089fe:	bf00      	nop
 8008a00:	370c      	adds	r7, #12
 8008a02:	46bd      	mov	sp, r7
 8008a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a08:	4770      	bx	lr

08008a0a <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008a0a:	b480      	push	{r7}
 8008a0c:	b083      	sub	sp, #12
 8008a0e:	af00      	add	r7, sp, #0
 8008a10:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8008a12:	bf00      	nop
 8008a14:	370c      	adds	r7, #12
 8008a16:	46bd      	mov	sp, r7
 8008a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a1c:	4770      	bx	lr

08008a1e <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8008a1e:	b480      	push	{r7}
 8008a20:	b083      	sub	sp, #12
 8008a22:	af00      	add	r7, sp, #0
 8008a24:	6078      	str	r0, [r7, #4]
 8008a26:	460b      	mov	r3, r1
 8008a28:	70fb      	strb	r3, [r7, #3]
 8008a2a:	4613      	mov	r3, r2
 8008a2c:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8008a2e:	bf00      	nop
 8008a30:	370c      	adds	r7, #12
 8008a32:	46bd      	mov	sp, r7
 8008a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a38:	4770      	bx	lr

08008a3a <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008a3a:	b480      	push	{r7}
 8008a3c:	b083      	sub	sp, #12
 8008a3e:	af00      	add	r7, sp, #0
 8008a40:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8008a42:	bf00      	nop
 8008a44:	370c      	adds	r7, #12
 8008a46:	46bd      	mov	sp, r7
 8008a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a4c:	4770      	bx	lr

08008a4e <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8008a4e:	b480      	push	{r7}
 8008a50:	b083      	sub	sp, #12
 8008a52:	af00      	add	r7, sp, #0
 8008a54:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8008a56:	bf00      	nop
 8008a58:	370c      	adds	r7, #12
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a60:	4770      	bx	lr

08008a62 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008a62:	b480      	push	{r7}
 8008a64:	b083      	sub	sp, #12
 8008a66:	af00      	add	r7, sp, #0
 8008a68:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8008a6a:	bf00      	nop
 8008a6c:	370c      	adds	r7, #12
 8008a6e:	46bd      	mov	sp, r7
 8008a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a74:	4770      	bx	lr

08008a76 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8008a76:	b580      	push	{r7, lr}
 8008a78:	b086      	sub	sp, #24
 8008a7a:	af00      	add	r7, sp, #0
 8008a7c:	60f8      	str	r0, [r7, #12]
 8008a7e:	60b9      	str	r1, [r7, #8]
 8008a80:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a86:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8008a88:	68bb      	ldr	r3, [r7, #8]
 8008a8a:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008a92:	2b01      	cmp	r3, #1
 8008a94:	d101      	bne.n	8008a9a <I2C_Slave_ISR_IT+0x24>
 8008a96:	2302      	movs	r3, #2
 8008a98:	e0ed      	b.n	8008c76 <I2C_Slave_ISR_IT+0x200>
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	2201      	movs	r2, #1
 8008a9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008aa2:	693b      	ldr	r3, [r7, #16]
 8008aa4:	095b      	lsrs	r3, r3, #5
 8008aa6:	f003 0301 	and.w	r3, r3, #1
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d00a      	beq.n	8008ac4 <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	095b      	lsrs	r3, r3, #5
 8008ab2:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d004      	beq.n	8008ac4 <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8008aba:	6939      	ldr	r1, [r7, #16]
 8008abc:	68f8      	ldr	r0, [r7, #12]
 8008abe:	f000 fa69 	bl	8008f94 <I2C_ITSlaveCplt>
 8008ac2:	e0d3      	b.n	8008c6c <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8008ac4:	693b      	ldr	r3, [r7, #16]
 8008ac6:	091b      	lsrs	r3, r3, #4
 8008ac8:	f003 0301 	and.w	r3, r3, #1
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d04d      	beq.n	8008b6c <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	091b      	lsrs	r3, r3, #4
 8008ad4:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d047      	beq.n	8008b6c <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ae0:	b29b      	uxth	r3, r3
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d128      	bne.n	8008b38 <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008aec:	b2db      	uxtb	r3, r3
 8008aee:	2b28      	cmp	r3, #40	@ 0x28
 8008af0:	d108      	bne.n	8008b04 <I2C_Slave_ISR_IT+0x8e>
 8008af2:	697b      	ldr	r3, [r7, #20]
 8008af4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008af8:	d104      	bne.n	8008b04 <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8008afa:	6939      	ldr	r1, [r7, #16]
 8008afc:	68f8      	ldr	r0, [r7, #12]
 8008afe:	f000 fca3 	bl	8009448 <I2C_ITListenCplt>
 8008b02:	e032      	b.n	8008b6a <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008b0a:	b2db      	uxtb	r3, r3
 8008b0c:	2b29      	cmp	r3, #41	@ 0x29
 8008b0e:	d10e      	bne.n	8008b2e <I2C_Slave_ISR_IT+0xb8>
 8008b10:	697b      	ldr	r3, [r7, #20]
 8008b12:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008b16:	d00a      	beq.n	8008b2e <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	2210      	movs	r2, #16
 8008b1e:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8008b20:	68f8      	ldr	r0, [r7, #12]
 8008b22:	f000 fdfe 	bl	8009722 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8008b26:	68f8      	ldr	r0, [r7, #12]
 8008b28:	f000 f9d6 	bl	8008ed8 <I2C_ITSlaveSeqCplt>
 8008b2c:	e01d      	b.n	8008b6a <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	2210      	movs	r2, #16
 8008b34:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8008b36:	e096      	b.n	8008c66 <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	2210      	movs	r2, #16
 8008b3e:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b44:	f043 0204 	orr.w	r2, r3, #4
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8008b4c:	697b      	ldr	r3, [r7, #20]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d004      	beq.n	8008b5c <I2C_Slave_ISR_IT+0xe6>
 8008b52:	697b      	ldr	r3, [r7, #20]
 8008b54:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008b58:	f040 8085 	bne.w	8008c66 <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b60:	4619      	mov	r1, r3
 8008b62:	68f8      	ldr	r0, [r7, #12]
 8008b64:	f000 fcc6 	bl	80094f4 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8008b68:	e07d      	b.n	8008c66 <I2C_Slave_ISR_IT+0x1f0>
 8008b6a:	e07c      	b.n	8008c66 <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8008b6c:	693b      	ldr	r3, [r7, #16]
 8008b6e:	089b      	lsrs	r3, r3, #2
 8008b70:	f003 0301 	and.w	r3, r3, #1
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d030      	beq.n	8008bda <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	089b      	lsrs	r3, r3, #2
 8008b7c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d02a      	beq.n	8008bda <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008b88:	b29b      	uxth	r3, r3
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d018      	beq.n	8008bc0 <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b98:	b2d2      	uxtb	r2, r2
 8008b9a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ba0:	1c5a      	adds	r2, r3, #1
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008baa:	3b01      	subs	r3, #1
 8008bac:	b29a      	uxth	r2, r3
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008bb6:	b29b      	uxth	r3, r3
 8008bb8:	3b01      	subs	r3, #1
 8008bba:	b29a      	uxth	r2, r3
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008bc4:	b29b      	uxth	r3, r3
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d14f      	bne.n	8008c6a <I2C_Slave_ISR_IT+0x1f4>
 8008bca:	697b      	ldr	r3, [r7, #20]
 8008bcc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008bd0:	d04b      	beq.n	8008c6a <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8008bd2:	68f8      	ldr	r0, [r7, #12]
 8008bd4:	f000 f980 	bl	8008ed8 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8008bd8:	e047      	b.n	8008c6a <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008bda:	693b      	ldr	r3, [r7, #16]
 8008bdc:	08db      	lsrs	r3, r3, #3
 8008bde:	f003 0301 	and.w	r3, r3, #1
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d00a      	beq.n	8008bfc <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	08db      	lsrs	r3, r3, #3
 8008bea:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d004      	beq.n	8008bfc <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8008bf2:	6939      	ldr	r1, [r7, #16]
 8008bf4:	68f8      	ldr	r0, [r7, #12]
 8008bf6:	f000 f8eb 	bl	8008dd0 <I2C_ITAddrCplt>
 8008bfa:	e037      	b.n	8008c6c <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8008bfc:	693b      	ldr	r3, [r7, #16]
 8008bfe:	085b      	lsrs	r3, r3, #1
 8008c00:	f003 0301 	and.w	r3, r3, #1
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d031      	beq.n	8008c6c <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	085b      	lsrs	r3, r3, #1
 8008c0c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d02b      	beq.n	8008c6c <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c18:	b29b      	uxth	r3, r3
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d018      	beq.n	8008c50 <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c22:	781a      	ldrb	r2, [r3, #0]
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c2e:	1c5a      	adds	r2, r3, #1
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c38:	b29b      	uxth	r3, r3
 8008c3a:	3b01      	subs	r3, #1
 8008c3c:	b29a      	uxth	r2, r3
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008c46:	3b01      	subs	r3, #1
 8008c48:	b29a      	uxth	r2, r3
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	851a      	strh	r2, [r3, #40]	@ 0x28
 8008c4e:	e00d      	b.n	8008c6c <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8008c50:	697b      	ldr	r3, [r7, #20]
 8008c52:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008c56:	d002      	beq.n	8008c5e <I2C_Slave_ISR_IT+0x1e8>
 8008c58:	697b      	ldr	r3, [r7, #20]
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d106      	bne.n	8008c6c <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8008c5e:	68f8      	ldr	r0, [r7, #12]
 8008c60:	f000 f93a 	bl	8008ed8 <I2C_ITSlaveSeqCplt>
 8008c64:	e002      	b.n	8008c6c <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 8008c66:	bf00      	nop
 8008c68:	e000      	b.n	8008c6c <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 8008c6a:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	2200      	movs	r2, #0
 8008c70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8008c74:	2300      	movs	r3, #0
}
 8008c76:	4618      	mov	r0, r3
 8008c78:	3718      	adds	r7, #24
 8008c7a:	46bd      	mov	sp, r7
 8008c7c:	bd80      	pop	{r7, pc}
	...

08008c80 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8008c80:	b580      	push	{r7, lr}
 8008c82:	b086      	sub	sp, #24
 8008c84:	af02      	add	r7, sp, #8
 8008c86:	60f8      	str	r0, [r7, #12]
 8008c88:	4608      	mov	r0, r1
 8008c8a:	4611      	mov	r1, r2
 8008c8c:	461a      	mov	r2, r3
 8008c8e:	4603      	mov	r3, r0
 8008c90:	817b      	strh	r3, [r7, #10]
 8008c92:	460b      	mov	r3, r1
 8008c94:	813b      	strh	r3, [r7, #8]
 8008c96:	4613      	mov	r3, r2
 8008c98:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8008c9a:	88fb      	ldrh	r3, [r7, #6]
 8008c9c:	b2da      	uxtb	r2, r3
 8008c9e:	8979      	ldrh	r1, [r7, #10]
 8008ca0:	4b20      	ldr	r3, [pc, #128]	@ (8008d24 <I2C_RequestMemoryWrite+0xa4>)
 8008ca2:	9300      	str	r3, [sp, #0]
 8008ca4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008ca8:	68f8      	ldr	r0, [r7, #12]
 8008caa:	f000 ff3f 	bl	8009b2c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008cae:	69fa      	ldr	r2, [r7, #28]
 8008cb0:	69b9      	ldr	r1, [r7, #24]
 8008cb2:	68f8      	ldr	r0, [r7, #12]
 8008cb4:	f000 fdd0 	bl	8009858 <I2C_WaitOnTXISFlagUntilTimeout>
 8008cb8:	4603      	mov	r3, r0
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d001      	beq.n	8008cc2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8008cbe:	2301      	movs	r3, #1
 8008cc0:	e02c      	b.n	8008d1c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008cc2:	88fb      	ldrh	r3, [r7, #6]
 8008cc4:	2b01      	cmp	r3, #1
 8008cc6:	d105      	bne.n	8008cd4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008cc8:	893b      	ldrh	r3, [r7, #8]
 8008cca:	b2da      	uxtb	r2, r3
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	629a      	str	r2, [r3, #40]	@ 0x28
 8008cd2:	e015      	b.n	8008d00 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008cd4:	893b      	ldrh	r3, [r7, #8]
 8008cd6:	0a1b      	lsrs	r3, r3, #8
 8008cd8:	b29b      	uxth	r3, r3
 8008cda:	b2da      	uxtb	r2, r3
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008ce2:	69fa      	ldr	r2, [r7, #28]
 8008ce4:	69b9      	ldr	r1, [r7, #24]
 8008ce6:	68f8      	ldr	r0, [r7, #12]
 8008ce8:	f000 fdb6 	bl	8009858 <I2C_WaitOnTXISFlagUntilTimeout>
 8008cec:	4603      	mov	r3, r0
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d001      	beq.n	8008cf6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8008cf2:	2301      	movs	r3, #1
 8008cf4:	e012      	b.n	8008d1c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008cf6:	893b      	ldrh	r3, [r7, #8]
 8008cf8:	b2da      	uxtb	r2, r3
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8008d00:	69fb      	ldr	r3, [r7, #28]
 8008d02:	9300      	str	r3, [sp, #0]
 8008d04:	69bb      	ldr	r3, [r7, #24]
 8008d06:	2200      	movs	r2, #0
 8008d08:	2180      	movs	r1, #128	@ 0x80
 8008d0a:	68f8      	ldr	r0, [r7, #12]
 8008d0c:	f000 fd4b 	bl	80097a6 <I2C_WaitOnFlagUntilTimeout>
 8008d10:	4603      	mov	r3, r0
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d001      	beq.n	8008d1a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8008d16:	2301      	movs	r3, #1
 8008d18:	e000      	b.n	8008d1c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8008d1a:	2300      	movs	r3, #0
}
 8008d1c:	4618      	mov	r0, r3
 8008d1e:	3710      	adds	r7, #16
 8008d20:	46bd      	mov	sp, r7
 8008d22:	bd80      	pop	{r7, pc}
 8008d24:	80002000 	.word	0x80002000

08008d28 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8008d28:	b580      	push	{r7, lr}
 8008d2a:	b086      	sub	sp, #24
 8008d2c:	af02      	add	r7, sp, #8
 8008d2e:	60f8      	str	r0, [r7, #12]
 8008d30:	4608      	mov	r0, r1
 8008d32:	4611      	mov	r1, r2
 8008d34:	461a      	mov	r2, r3
 8008d36:	4603      	mov	r3, r0
 8008d38:	817b      	strh	r3, [r7, #10]
 8008d3a:	460b      	mov	r3, r1
 8008d3c:	813b      	strh	r3, [r7, #8]
 8008d3e:	4613      	mov	r3, r2
 8008d40:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8008d42:	88fb      	ldrh	r3, [r7, #6]
 8008d44:	b2da      	uxtb	r2, r3
 8008d46:	8979      	ldrh	r1, [r7, #10]
 8008d48:	4b20      	ldr	r3, [pc, #128]	@ (8008dcc <I2C_RequestMemoryRead+0xa4>)
 8008d4a:	9300      	str	r3, [sp, #0]
 8008d4c:	2300      	movs	r3, #0
 8008d4e:	68f8      	ldr	r0, [r7, #12]
 8008d50:	f000 feec 	bl	8009b2c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008d54:	69fa      	ldr	r2, [r7, #28]
 8008d56:	69b9      	ldr	r1, [r7, #24]
 8008d58:	68f8      	ldr	r0, [r7, #12]
 8008d5a:	f000 fd7d 	bl	8009858 <I2C_WaitOnTXISFlagUntilTimeout>
 8008d5e:	4603      	mov	r3, r0
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d001      	beq.n	8008d68 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8008d64:	2301      	movs	r3, #1
 8008d66:	e02c      	b.n	8008dc2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008d68:	88fb      	ldrh	r3, [r7, #6]
 8008d6a:	2b01      	cmp	r3, #1
 8008d6c:	d105      	bne.n	8008d7a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008d6e:	893b      	ldrh	r3, [r7, #8]
 8008d70:	b2da      	uxtb	r2, r3
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	629a      	str	r2, [r3, #40]	@ 0x28
 8008d78:	e015      	b.n	8008da6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008d7a:	893b      	ldrh	r3, [r7, #8]
 8008d7c:	0a1b      	lsrs	r3, r3, #8
 8008d7e:	b29b      	uxth	r3, r3
 8008d80:	b2da      	uxtb	r2, r3
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008d88:	69fa      	ldr	r2, [r7, #28]
 8008d8a:	69b9      	ldr	r1, [r7, #24]
 8008d8c:	68f8      	ldr	r0, [r7, #12]
 8008d8e:	f000 fd63 	bl	8009858 <I2C_WaitOnTXISFlagUntilTimeout>
 8008d92:	4603      	mov	r3, r0
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d001      	beq.n	8008d9c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8008d98:	2301      	movs	r3, #1
 8008d9a:	e012      	b.n	8008dc2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008d9c:	893b      	ldrh	r3, [r7, #8]
 8008d9e:	b2da      	uxtb	r2, r3
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8008da6:	69fb      	ldr	r3, [r7, #28]
 8008da8:	9300      	str	r3, [sp, #0]
 8008daa:	69bb      	ldr	r3, [r7, #24]
 8008dac:	2200      	movs	r2, #0
 8008dae:	2140      	movs	r1, #64	@ 0x40
 8008db0:	68f8      	ldr	r0, [r7, #12]
 8008db2:	f000 fcf8 	bl	80097a6 <I2C_WaitOnFlagUntilTimeout>
 8008db6:	4603      	mov	r3, r0
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d001      	beq.n	8008dc0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8008dbc:	2301      	movs	r3, #1
 8008dbe:	e000      	b.n	8008dc2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8008dc0:	2300      	movs	r3, #0
}
 8008dc2:	4618      	mov	r0, r3
 8008dc4:	3710      	adds	r7, #16
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	bd80      	pop	{r7, pc}
 8008dca:	bf00      	nop
 8008dcc:	80002000 	.word	0x80002000

08008dd0 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8008dd0:	b580      	push	{r7, lr}
 8008dd2:	b084      	sub	sp, #16
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	6078      	str	r0, [r7, #4]
 8008dd8:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008de0:	b2db      	uxtb	r3, r3
 8008de2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008de6:	2b28      	cmp	r3, #40	@ 0x28
 8008de8:	d16a      	bne.n	8008ec0 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	699b      	ldr	r3, [r3, #24]
 8008df0:	0c1b      	lsrs	r3, r3, #16
 8008df2:	b2db      	uxtb	r3, r3
 8008df4:	f003 0301 	and.w	r3, r3, #1
 8008df8:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	699b      	ldr	r3, [r3, #24]
 8008e00:	0c1b      	lsrs	r3, r3, #16
 8008e02:	b29b      	uxth	r3, r3
 8008e04:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8008e08:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	689b      	ldr	r3, [r3, #8]
 8008e10:	b29b      	uxth	r3, r3
 8008e12:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008e16:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	68db      	ldr	r3, [r3, #12]
 8008e1e:	b29b      	uxth	r3, r3
 8008e20:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8008e24:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	68db      	ldr	r3, [r3, #12]
 8008e2a:	2b02      	cmp	r3, #2
 8008e2c:	d138      	bne.n	8008ea0 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8008e2e:	897b      	ldrh	r3, [r7, #10]
 8008e30:	09db      	lsrs	r3, r3, #7
 8008e32:	b29a      	uxth	r2, r3
 8008e34:	89bb      	ldrh	r3, [r7, #12]
 8008e36:	4053      	eors	r3, r2
 8008e38:	b29b      	uxth	r3, r3
 8008e3a:	f003 0306 	and.w	r3, r3, #6
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d11c      	bne.n	8008e7c <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8008e42:	897b      	ldrh	r3, [r7, #10]
 8008e44:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008e4a:	1c5a      	adds	r2, r3, #1
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008e54:	2b02      	cmp	r3, #2
 8008e56:	d13b      	bne.n	8008ed0 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	2200      	movs	r2, #0
 8008e5c:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	2208      	movs	r2, #8
 8008e64:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	2200      	movs	r2, #0
 8008e6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8008e6e:	89ba      	ldrh	r2, [r7, #12]
 8008e70:	7bfb      	ldrb	r3, [r7, #15]
 8008e72:	4619      	mov	r1, r3
 8008e74:	6878      	ldr	r0, [r7, #4]
 8008e76:	f7ff fdd2 	bl	8008a1e <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8008e7a:	e029      	b.n	8008ed0 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8008e7c:	893b      	ldrh	r3, [r7, #8]
 8008e7e:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8008e80:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008e84:	6878      	ldr	r0, [r7, #4]
 8008e86:	f000 fe83 	bl	8009b90 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	2200      	movs	r2, #0
 8008e8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8008e92:	89ba      	ldrh	r2, [r7, #12]
 8008e94:	7bfb      	ldrb	r3, [r7, #15]
 8008e96:	4619      	mov	r1, r3
 8008e98:	6878      	ldr	r0, [r7, #4]
 8008e9a:	f7ff fdc0 	bl	8008a1e <HAL_I2C_AddrCallback>
}
 8008e9e:	e017      	b.n	8008ed0 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8008ea0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008ea4:	6878      	ldr	r0, [r7, #4]
 8008ea6:	f000 fe73 	bl	8009b90 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	2200      	movs	r2, #0
 8008eae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8008eb2:	89ba      	ldrh	r2, [r7, #12]
 8008eb4:	7bfb      	ldrb	r3, [r7, #15]
 8008eb6:	4619      	mov	r1, r3
 8008eb8:	6878      	ldr	r0, [r7, #4]
 8008eba:	f7ff fdb0 	bl	8008a1e <HAL_I2C_AddrCallback>
}
 8008ebe:	e007      	b.n	8008ed0 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	2208      	movs	r2, #8
 8008ec6:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	2200      	movs	r2, #0
 8008ecc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8008ed0:	bf00      	nop
 8008ed2:	3710      	adds	r7, #16
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	bd80      	pop	{r7, pc}

08008ed8 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8008ed8:	b580      	push	{r7, lr}
 8008eda:	b084      	sub	sp, #16
 8008edc:	af00      	add	r7, sp, #0
 8008ede:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	2200      	movs	r2, #0
 8008eec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	0b9b      	lsrs	r3, r3, #14
 8008ef4:	f003 0301 	and.w	r3, r3, #1
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d008      	beq.n	8008f0e <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	681a      	ldr	r2, [r3, #0]
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008f0a:	601a      	str	r2, [r3, #0]
 8008f0c:	e00d      	b.n	8008f2a <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	0bdb      	lsrs	r3, r3, #15
 8008f12:	f003 0301 	and.w	r3, r3, #1
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d007      	beq.n	8008f2a <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	681a      	ldr	r2, [r3, #0]
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008f28:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008f30:	b2db      	uxtb	r3, r3
 8008f32:	2b29      	cmp	r3, #41	@ 0x29
 8008f34:	d112      	bne.n	8008f5c <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	2228      	movs	r2, #40	@ 0x28
 8008f3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	2221      	movs	r2, #33	@ 0x21
 8008f42:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008f44:	2101      	movs	r1, #1
 8008f46:	6878      	ldr	r0, [r7, #4]
 8008f48:	f000 fe22 	bl	8009b90 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	2200      	movs	r2, #0
 8008f50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008f54:	6878      	ldr	r0, [r7, #4]
 8008f56:	f7ff fd4e 	bl	80089f6 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8008f5a:	e017      	b.n	8008f8c <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008f62:	b2db      	uxtb	r3, r3
 8008f64:	2b2a      	cmp	r3, #42	@ 0x2a
 8008f66:	d111      	bne.n	8008f8c <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	2228      	movs	r2, #40	@ 0x28
 8008f6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	2222      	movs	r2, #34	@ 0x22
 8008f74:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8008f76:	2102      	movs	r1, #2
 8008f78:	6878      	ldr	r0, [r7, #4]
 8008f7a:	f000 fe09 	bl	8009b90 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	2200      	movs	r2, #0
 8008f82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008f86:	6878      	ldr	r0, [r7, #4]
 8008f88:	f7ff fd3f 	bl	8008a0a <HAL_I2C_SlaveRxCpltCallback>
}
 8008f8c:	bf00      	nop
 8008f8e:	3710      	adds	r7, #16
 8008f90:	46bd      	mov	sp, r7
 8008f92:	bd80      	pop	{r7, pc}

08008f94 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8008f94:	b580      	push	{r7, lr}
 8008f96:	b086      	sub	sp, #24
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
 8008f9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8008fa6:	683b      	ldr	r3, [r7, #0]
 8008fa8:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fae:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008fb6:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	2220      	movs	r2, #32
 8008fbe:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8008fc0:	7afb      	ldrb	r3, [r7, #11]
 8008fc2:	2b21      	cmp	r3, #33	@ 0x21
 8008fc4:	d002      	beq.n	8008fcc <I2C_ITSlaveCplt+0x38>
 8008fc6:	7afb      	ldrb	r3, [r7, #11]
 8008fc8:	2b29      	cmp	r3, #41	@ 0x29
 8008fca:	d108      	bne.n	8008fde <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8008fcc:	f248 0101 	movw	r1, #32769	@ 0x8001
 8008fd0:	6878      	ldr	r0, [r7, #4]
 8008fd2:	f000 fddd 	bl	8009b90 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	2221      	movs	r2, #33	@ 0x21
 8008fda:	631a      	str	r2, [r3, #48]	@ 0x30
 8008fdc:	e019      	b.n	8009012 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8008fde:	7afb      	ldrb	r3, [r7, #11]
 8008fe0:	2b22      	cmp	r3, #34	@ 0x22
 8008fe2:	d002      	beq.n	8008fea <I2C_ITSlaveCplt+0x56>
 8008fe4:	7afb      	ldrb	r3, [r7, #11]
 8008fe6:	2b2a      	cmp	r3, #42	@ 0x2a
 8008fe8:	d108      	bne.n	8008ffc <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8008fea:	f248 0102 	movw	r1, #32770	@ 0x8002
 8008fee:	6878      	ldr	r0, [r7, #4]
 8008ff0:	f000 fdce 	bl	8009b90 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	2222      	movs	r2, #34	@ 0x22
 8008ff8:	631a      	str	r2, [r3, #48]	@ 0x30
 8008ffa:	e00a      	b.n	8009012 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8008ffc:	7afb      	ldrb	r3, [r7, #11]
 8008ffe:	2b28      	cmp	r3, #40	@ 0x28
 8009000:	d107      	bne.n	8009012 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8009002:	f248 0103 	movw	r1, #32771	@ 0x8003
 8009006:	6878      	ldr	r0, [r7, #4]
 8009008:	f000 fdc2 	bl	8009b90 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	2200      	movs	r2, #0
 8009010:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	685a      	ldr	r2, [r3, #4]
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009020:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	6859      	ldr	r1, [r3, #4]
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681a      	ldr	r2, [r3, #0]
 800902c:	4b80      	ldr	r3, [pc, #512]	@ (8009230 <I2C_ITSlaveCplt+0x29c>)
 800902e:	400b      	ands	r3, r1
 8009030:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8009032:	6878      	ldr	r0, [r7, #4]
 8009034:	f000 fb75 	bl	8009722 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8009038:	693b      	ldr	r3, [r7, #16]
 800903a:	0b9b      	lsrs	r3, r3, #14
 800903c:	f003 0301 	and.w	r3, r3, #1
 8009040:	2b00      	cmp	r3, #0
 8009042:	d07a      	beq.n	800913a <I2C_ITSlaveCplt+0x1a6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	681a      	ldr	r2, [r3, #0]
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009052:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009058:	2b00      	cmp	r3, #0
 800905a:	f000 8112 	beq.w	8009282 <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	4a73      	ldr	r2, [pc, #460]	@ (8009234 <I2C_ITSlaveCplt+0x2a0>)
 8009066:	4293      	cmp	r3, r2
 8009068:	d059      	beq.n	800911e <I2C_ITSlaveCplt+0x18a>
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	4a71      	ldr	r2, [pc, #452]	@ (8009238 <I2C_ITSlaveCplt+0x2a4>)
 8009072:	4293      	cmp	r3, r2
 8009074:	d053      	beq.n	800911e <I2C_ITSlaveCplt+0x18a>
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	4a6f      	ldr	r2, [pc, #444]	@ (800923c <I2C_ITSlaveCplt+0x2a8>)
 800907e:	4293      	cmp	r3, r2
 8009080:	d04d      	beq.n	800911e <I2C_ITSlaveCplt+0x18a>
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	4a6d      	ldr	r2, [pc, #436]	@ (8009240 <I2C_ITSlaveCplt+0x2ac>)
 800908a:	4293      	cmp	r3, r2
 800908c:	d047      	beq.n	800911e <I2C_ITSlaveCplt+0x18a>
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	4a6b      	ldr	r2, [pc, #428]	@ (8009244 <I2C_ITSlaveCplt+0x2b0>)
 8009096:	4293      	cmp	r3, r2
 8009098:	d041      	beq.n	800911e <I2C_ITSlaveCplt+0x18a>
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	4a69      	ldr	r2, [pc, #420]	@ (8009248 <I2C_ITSlaveCplt+0x2b4>)
 80090a2:	4293      	cmp	r3, r2
 80090a4:	d03b      	beq.n	800911e <I2C_ITSlaveCplt+0x18a>
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	4a67      	ldr	r2, [pc, #412]	@ (800924c <I2C_ITSlaveCplt+0x2b8>)
 80090ae:	4293      	cmp	r3, r2
 80090b0:	d035      	beq.n	800911e <I2C_ITSlaveCplt+0x18a>
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	4a65      	ldr	r2, [pc, #404]	@ (8009250 <I2C_ITSlaveCplt+0x2bc>)
 80090ba:	4293      	cmp	r3, r2
 80090bc:	d02f      	beq.n	800911e <I2C_ITSlaveCplt+0x18a>
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	4a63      	ldr	r2, [pc, #396]	@ (8009254 <I2C_ITSlaveCplt+0x2c0>)
 80090c6:	4293      	cmp	r3, r2
 80090c8:	d029      	beq.n	800911e <I2C_ITSlaveCplt+0x18a>
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	4a61      	ldr	r2, [pc, #388]	@ (8009258 <I2C_ITSlaveCplt+0x2c4>)
 80090d2:	4293      	cmp	r3, r2
 80090d4:	d023      	beq.n	800911e <I2C_ITSlaveCplt+0x18a>
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	4a5f      	ldr	r2, [pc, #380]	@ (800925c <I2C_ITSlaveCplt+0x2c8>)
 80090de:	4293      	cmp	r3, r2
 80090e0:	d01d      	beq.n	800911e <I2C_ITSlaveCplt+0x18a>
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	4a5d      	ldr	r2, [pc, #372]	@ (8009260 <I2C_ITSlaveCplt+0x2cc>)
 80090ea:	4293      	cmp	r3, r2
 80090ec:	d017      	beq.n	800911e <I2C_ITSlaveCplt+0x18a>
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	4a5b      	ldr	r2, [pc, #364]	@ (8009264 <I2C_ITSlaveCplt+0x2d0>)
 80090f6:	4293      	cmp	r3, r2
 80090f8:	d011      	beq.n	800911e <I2C_ITSlaveCplt+0x18a>
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	4a59      	ldr	r2, [pc, #356]	@ (8009268 <I2C_ITSlaveCplt+0x2d4>)
 8009102:	4293      	cmp	r3, r2
 8009104:	d00b      	beq.n	800911e <I2C_ITSlaveCplt+0x18a>
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	4a57      	ldr	r2, [pc, #348]	@ (800926c <I2C_ITSlaveCplt+0x2d8>)
 800910e:	4293      	cmp	r3, r2
 8009110:	d005      	beq.n	800911e <I2C_ITSlaveCplt+0x18a>
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	4a55      	ldr	r2, [pc, #340]	@ (8009270 <I2C_ITSlaveCplt+0x2dc>)
 800911a:	4293      	cmp	r3, r2
 800911c:	d105      	bne.n	800912a <I2C_ITSlaveCplt+0x196>
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	685b      	ldr	r3, [r3, #4]
 8009126:	b29b      	uxth	r3, r3
 8009128:	e004      	b.n	8009134 <I2C_ITSlaveCplt+0x1a0>
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	685b      	ldr	r3, [r3, #4]
 8009132:	b29b      	uxth	r3, r3
 8009134:	687a      	ldr	r2, [r7, #4]
 8009136:	8553      	strh	r3, [r2, #42]	@ 0x2a
 8009138:	e0a3      	b.n	8009282 <I2C_ITSlaveCplt+0x2ee>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800913a:	693b      	ldr	r3, [r7, #16]
 800913c:	0bdb      	lsrs	r3, r3, #15
 800913e:	f003 0301 	and.w	r3, r3, #1
 8009142:	2b00      	cmp	r3, #0
 8009144:	f000 809d 	beq.w	8009282 <I2C_ITSlaveCplt+0x2ee>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	681a      	ldr	r2, [r3, #0]
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009156:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800915c:	2b00      	cmp	r3, #0
 800915e:	f000 8090 	beq.w	8009282 <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	4a32      	ldr	r2, [pc, #200]	@ (8009234 <I2C_ITSlaveCplt+0x2a0>)
 800916a:	4293      	cmp	r3, r2
 800916c:	d059      	beq.n	8009222 <I2C_ITSlaveCplt+0x28e>
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	4a30      	ldr	r2, [pc, #192]	@ (8009238 <I2C_ITSlaveCplt+0x2a4>)
 8009176:	4293      	cmp	r3, r2
 8009178:	d053      	beq.n	8009222 <I2C_ITSlaveCplt+0x28e>
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	4a2e      	ldr	r2, [pc, #184]	@ (800923c <I2C_ITSlaveCplt+0x2a8>)
 8009182:	4293      	cmp	r3, r2
 8009184:	d04d      	beq.n	8009222 <I2C_ITSlaveCplt+0x28e>
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	4a2c      	ldr	r2, [pc, #176]	@ (8009240 <I2C_ITSlaveCplt+0x2ac>)
 800918e:	4293      	cmp	r3, r2
 8009190:	d047      	beq.n	8009222 <I2C_ITSlaveCplt+0x28e>
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	4a2a      	ldr	r2, [pc, #168]	@ (8009244 <I2C_ITSlaveCplt+0x2b0>)
 800919a:	4293      	cmp	r3, r2
 800919c:	d041      	beq.n	8009222 <I2C_ITSlaveCplt+0x28e>
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	4a28      	ldr	r2, [pc, #160]	@ (8009248 <I2C_ITSlaveCplt+0x2b4>)
 80091a6:	4293      	cmp	r3, r2
 80091a8:	d03b      	beq.n	8009222 <I2C_ITSlaveCplt+0x28e>
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	4a26      	ldr	r2, [pc, #152]	@ (800924c <I2C_ITSlaveCplt+0x2b8>)
 80091b2:	4293      	cmp	r3, r2
 80091b4:	d035      	beq.n	8009222 <I2C_ITSlaveCplt+0x28e>
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	4a24      	ldr	r2, [pc, #144]	@ (8009250 <I2C_ITSlaveCplt+0x2bc>)
 80091be:	4293      	cmp	r3, r2
 80091c0:	d02f      	beq.n	8009222 <I2C_ITSlaveCplt+0x28e>
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	4a22      	ldr	r2, [pc, #136]	@ (8009254 <I2C_ITSlaveCplt+0x2c0>)
 80091ca:	4293      	cmp	r3, r2
 80091cc:	d029      	beq.n	8009222 <I2C_ITSlaveCplt+0x28e>
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	4a20      	ldr	r2, [pc, #128]	@ (8009258 <I2C_ITSlaveCplt+0x2c4>)
 80091d6:	4293      	cmp	r3, r2
 80091d8:	d023      	beq.n	8009222 <I2C_ITSlaveCplt+0x28e>
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	4a1e      	ldr	r2, [pc, #120]	@ (800925c <I2C_ITSlaveCplt+0x2c8>)
 80091e2:	4293      	cmp	r3, r2
 80091e4:	d01d      	beq.n	8009222 <I2C_ITSlaveCplt+0x28e>
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	4a1c      	ldr	r2, [pc, #112]	@ (8009260 <I2C_ITSlaveCplt+0x2cc>)
 80091ee:	4293      	cmp	r3, r2
 80091f0:	d017      	beq.n	8009222 <I2C_ITSlaveCplt+0x28e>
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	4a1a      	ldr	r2, [pc, #104]	@ (8009264 <I2C_ITSlaveCplt+0x2d0>)
 80091fa:	4293      	cmp	r3, r2
 80091fc:	d011      	beq.n	8009222 <I2C_ITSlaveCplt+0x28e>
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	4a18      	ldr	r2, [pc, #96]	@ (8009268 <I2C_ITSlaveCplt+0x2d4>)
 8009206:	4293      	cmp	r3, r2
 8009208:	d00b      	beq.n	8009222 <I2C_ITSlaveCplt+0x28e>
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	4a16      	ldr	r2, [pc, #88]	@ (800926c <I2C_ITSlaveCplt+0x2d8>)
 8009212:	4293      	cmp	r3, r2
 8009214:	d005      	beq.n	8009222 <I2C_ITSlaveCplt+0x28e>
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	4a14      	ldr	r2, [pc, #80]	@ (8009270 <I2C_ITSlaveCplt+0x2dc>)
 800921e:	4293      	cmp	r3, r2
 8009220:	d128      	bne.n	8009274 <I2C_ITSlaveCplt+0x2e0>
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	685b      	ldr	r3, [r3, #4]
 800922a:	b29b      	uxth	r3, r3
 800922c:	e027      	b.n	800927e <I2C_ITSlaveCplt+0x2ea>
 800922e:	bf00      	nop
 8009230:	fe00e800 	.word	0xfe00e800
 8009234:	40020010 	.word	0x40020010
 8009238:	40020028 	.word	0x40020028
 800923c:	40020040 	.word	0x40020040
 8009240:	40020058 	.word	0x40020058
 8009244:	40020070 	.word	0x40020070
 8009248:	40020088 	.word	0x40020088
 800924c:	400200a0 	.word	0x400200a0
 8009250:	400200b8 	.word	0x400200b8
 8009254:	40020410 	.word	0x40020410
 8009258:	40020428 	.word	0x40020428
 800925c:	40020440 	.word	0x40020440
 8009260:	40020458 	.word	0x40020458
 8009264:	40020470 	.word	0x40020470
 8009268:	40020488 	.word	0x40020488
 800926c:	400204a0 	.word	0x400204a0
 8009270:	400204b8 	.word	0x400204b8
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	685b      	ldr	r3, [r3, #4]
 800927c:	b29b      	uxth	r3, r3
 800927e:	687a      	ldr	r2, [r7, #4]
 8009280:	8553      	strh	r3, [r2, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8009282:	697b      	ldr	r3, [r7, #20]
 8009284:	089b      	lsrs	r3, r3, #2
 8009286:	f003 0301 	and.w	r3, r3, #1
 800928a:	2b00      	cmp	r3, #0
 800928c:	d020      	beq.n	80092d0 <I2C_ITSlaveCplt+0x33c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800928e:	697b      	ldr	r3, [r7, #20]
 8009290:	f023 0304 	bic.w	r3, r3, #4
 8009294:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092a0:	b2d2      	uxtb	r2, r2
 80092a2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092a8:	1c5a      	adds	r2, r3, #1
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d00c      	beq.n	80092d0 <I2C_ITSlaveCplt+0x33c>
    {
      hi2c->XferSize--;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80092ba:	3b01      	subs	r3, #1
 80092bc:	b29a      	uxth	r2, r3
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80092c6:	b29b      	uxth	r3, r3
 80092c8:	3b01      	subs	r3, #1
 80092ca:	b29a      	uxth	r2, r3
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80092d4:	b29b      	uxth	r3, r3
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d005      	beq.n	80092e6 <I2C_ITSlaveCplt+0x352>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092de:	f043 0204 	orr.w	r2, r3, #4
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80092e6:	697b      	ldr	r3, [r7, #20]
 80092e8:	091b      	lsrs	r3, r3, #4
 80092ea:	f003 0301 	and.w	r3, r3, #1
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d04a      	beq.n	8009388 <I2C_ITSlaveCplt+0x3f4>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 80092f2:	693b      	ldr	r3, [r7, #16]
 80092f4:	091b      	lsrs	r3, r3, #4
 80092f6:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d044      	beq.n	8009388 <I2C_ITSlaveCplt+0x3f4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009302:	b29b      	uxth	r3, r3
 8009304:	2b00      	cmp	r3, #0
 8009306:	d128      	bne.n	800935a <I2C_ITSlaveCplt+0x3c6>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800930e:	b2db      	uxtb	r3, r3
 8009310:	2b28      	cmp	r3, #40	@ 0x28
 8009312:	d108      	bne.n	8009326 <I2C_ITSlaveCplt+0x392>
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800931a:	d104      	bne.n	8009326 <I2C_ITSlaveCplt+0x392>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800931c:	6979      	ldr	r1, [r7, #20]
 800931e:	6878      	ldr	r0, [r7, #4]
 8009320:	f000 f892 	bl	8009448 <I2C_ITListenCplt>
 8009324:	e030      	b.n	8009388 <I2C_ITSlaveCplt+0x3f4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800932c:	b2db      	uxtb	r3, r3
 800932e:	2b29      	cmp	r3, #41	@ 0x29
 8009330:	d10e      	bne.n	8009350 <I2C_ITSlaveCplt+0x3bc>
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009338:	d00a      	beq.n	8009350 <I2C_ITSlaveCplt+0x3bc>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	2210      	movs	r2, #16
 8009340:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8009342:	6878      	ldr	r0, [r7, #4]
 8009344:	f000 f9ed 	bl	8009722 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8009348:	6878      	ldr	r0, [r7, #4]
 800934a:	f7ff fdc5 	bl	8008ed8 <I2C_ITSlaveSeqCplt>
 800934e:	e01b      	b.n	8009388 <I2C_ITSlaveCplt+0x3f4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	2210      	movs	r2, #16
 8009356:	61da      	str	r2, [r3, #28]
 8009358:	e016      	b.n	8009388 <I2C_ITSlaveCplt+0x3f4>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	2210      	movs	r2, #16
 8009360:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009366:	f043 0204 	orr.w	r2, r3, #4
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	2b00      	cmp	r3, #0
 8009372:	d003      	beq.n	800937c <I2C_ITSlaveCplt+0x3e8>
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800937a:	d105      	bne.n	8009388 <I2C_ITSlaveCplt+0x3f4>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009380:	4619      	mov	r1, r3
 8009382:	6878      	ldr	r0, [r7, #4]
 8009384:	f000 f8b6 	bl	80094f4 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	2200      	movs	r2, #0
 800938c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	2200      	movs	r2, #0
 8009394:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800939a:	2b00      	cmp	r3, #0
 800939c:	d010      	beq.n	80093c0 <I2C_ITSlaveCplt+0x42c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093a2:	4619      	mov	r1, r3
 80093a4:	6878      	ldr	r0, [r7, #4]
 80093a6:	f000 f8a5 	bl	80094f4 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80093b0:	b2db      	uxtb	r3, r3
 80093b2:	2b28      	cmp	r3, #40	@ 0x28
 80093b4:	d141      	bne.n	800943a <I2C_ITSlaveCplt+0x4a6>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80093b6:	6979      	ldr	r1, [r7, #20]
 80093b8:	6878      	ldr	r0, [r7, #4]
 80093ba:	f000 f845 	bl	8009448 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80093be:	e03c      	b.n	800943a <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093c4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80093c8:	d014      	beq.n	80093f4 <I2C_ITSlaveCplt+0x460>
    I2C_ITSlaveSeqCplt(hi2c);
 80093ca:	6878      	ldr	r0, [r7, #4]
 80093cc:	f7ff fd84 	bl	8008ed8 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	4a1c      	ldr	r2, [pc, #112]	@ (8009444 <I2C_ITSlaveCplt+0x4b0>)
 80093d4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	2220      	movs	r2, #32
 80093da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	2200      	movs	r2, #0
 80093e2:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	2200      	movs	r2, #0
 80093e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80093ec:	6878      	ldr	r0, [r7, #4]
 80093ee:	f7ff fb24 	bl	8008a3a <HAL_I2C_ListenCpltCallback>
}
 80093f2:	e022      	b.n	800943a <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80093fa:	b2db      	uxtb	r3, r3
 80093fc:	2b22      	cmp	r3, #34	@ 0x22
 80093fe:	d10e      	bne.n	800941e <I2C_ITSlaveCplt+0x48a>
    hi2c->State = HAL_I2C_STATE_READY;
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	2220      	movs	r2, #32
 8009404:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	2200      	movs	r2, #0
 800940c:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	2200      	movs	r2, #0
 8009412:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009416:	6878      	ldr	r0, [r7, #4]
 8009418:	f7ff faf7 	bl	8008a0a <HAL_I2C_SlaveRxCpltCallback>
}
 800941c:	e00d      	b.n	800943a <I2C_ITSlaveCplt+0x4a6>
    hi2c->State = HAL_I2C_STATE_READY;
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	2220      	movs	r2, #32
 8009422:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	2200      	movs	r2, #0
 800942a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	2200      	movs	r2, #0
 8009430:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8009434:	6878      	ldr	r0, [r7, #4]
 8009436:	f7ff fade 	bl	80089f6 <HAL_I2C_SlaveTxCpltCallback>
}
 800943a:	bf00      	nop
 800943c:	3718      	adds	r7, #24
 800943e:	46bd      	mov	sp, r7
 8009440:	bd80      	pop	{r7, pc}
 8009442:	bf00      	nop
 8009444:	ffff0000 	.word	0xffff0000

08009448 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009448:	b580      	push	{r7, lr}
 800944a:	b082      	sub	sp, #8
 800944c:	af00      	add	r7, sp, #0
 800944e:	6078      	str	r0, [r7, #4]
 8009450:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	4a26      	ldr	r2, [pc, #152]	@ (80094f0 <I2C_ITListenCplt+0xa8>)
 8009456:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	2200      	movs	r2, #0
 800945c:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	2220      	movs	r2, #32
 8009462:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	2200      	movs	r2, #0
 800946a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	2200      	movs	r2, #0
 8009472:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8009474:	683b      	ldr	r3, [r7, #0]
 8009476:	089b      	lsrs	r3, r3, #2
 8009478:	f003 0301 	and.w	r3, r3, #1
 800947c:	2b00      	cmp	r3, #0
 800947e:	d022      	beq.n	80094c6 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800948a:	b2d2      	uxtb	r2, r2
 800948c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009492:	1c5a      	adds	r2, r3, #1
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800949c:	2b00      	cmp	r3, #0
 800949e:	d012      	beq.n	80094c6 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80094a4:	3b01      	subs	r3, #1
 80094a6:	b29a      	uxth	r2, r3
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80094b0:	b29b      	uxth	r3, r3
 80094b2:	3b01      	subs	r3, #1
 80094b4:	b29a      	uxth	r2, r3
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80094be:	f043 0204 	orr.w	r2, r3, #4
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80094c6:	f248 0103 	movw	r1, #32771	@ 0x8003
 80094ca:	6878      	ldr	r0, [r7, #4]
 80094cc:	f000 fb60 	bl	8009b90 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	2210      	movs	r2, #16
 80094d6:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	2200      	movs	r2, #0
 80094dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80094e0:	6878      	ldr	r0, [r7, #4]
 80094e2:	f7ff faaa 	bl	8008a3a <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80094e6:	bf00      	nop
 80094e8:	3708      	adds	r7, #8
 80094ea:	46bd      	mov	sp, r7
 80094ec:	bd80      	pop	{r7, pc}
 80094ee:	bf00      	nop
 80094f0:	ffff0000 	.word	0xffff0000

080094f4 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80094f4:	b580      	push	{r7, lr}
 80094f6:	b084      	sub	sp, #16
 80094f8:	af00      	add	r7, sp, #0
 80094fa:	6078      	str	r0, [r7, #4]
 80094fc:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009504:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	2200      	movs	r2, #0
 800950a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	4a6d      	ldr	r2, [pc, #436]	@ (80096c8 <I2C_ITError+0x1d4>)
 8009512:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	2200      	movs	r2, #0
 8009518:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800951e:	683b      	ldr	r3, [r7, #0]
 8009520:	431a      	orrs	r2, r3
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8009526:	7bfb      	ldrb	r3, [r7, #15]
 8009528:	2b28      	cmp	r3, #40	@ 0x28
 800952a:	d005      	beq.n	8009538 <I2C_ITError+0x44>
 800952c:	7bfb      	ldrb	r3, [r7, #15]
 800952e:	2b29      	cmp	r3, #41	@ 0x29
 8009530:	d002      	beq.n	8009538 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8009532:	7bfb      	ldrb	r3, [r7, #15]
 8009534:	2b2a      	cmp	r3, #42	@ 0x2a
 8009536:	d10b      	bne.n	8009550 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8009538:	2103      	movs	r1, #3
 800953a:	6878      	ldr	r0, [r7, #4]
 800953c:	f000 fb28 	bl	8009b90 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	2228      	movs	r2, #40	@ 0x28
 8009544:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	4a60      	ldr	r2, [pc, #384]	@ (80096cc <I2C_ITError+0x1d8>)
 800954c:	635a      	str	r2, [r3, #52]	@ 0x34
 800954e:	e030      	b.n	80095b2 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8009550:	f248 0103 	movw	r1, #32771	@ 0x8003
 8009554:	6878      	ldr	r0, [r7, #4]
 8009556:	f000 fb1b 	bl	8009b90 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800955a:	6878      	ldr	r0, [r7, #4]
 800955c:	f000 f8e1 	bl	8009722 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009566:	b2db      	uxtb	r3, r3
 8009568:	2b60      	cmp	r3, #96	@ 0x60
 800956a:	d01f      	beq.n	80095ac <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	2220      	movs	r2, #32
 8009570:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	699b      	ldr	r3, [r3, #24]
 800957a:	f003 0320 	and.w	r3, r3, #32
 800957e:	2b20      	cmp	r3, #32
 8009580:	d114      	bne.n	80095ac <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	699b      	ldr	r3, [r3, #24]
 8009588:	f003 0310 	and.w	r3, r3, #16
 800958c:	2b10      	cmp	r3, #16
 800958e:	d109      	bne.n	80095a4 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	2210      	movs	r2, #16
 8009596:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800959c:	f043 0204 	orr.w	r2, r3, #4
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	2220      	movs	r2, #32
 80095aa:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	2200      	movs	r2, #0
 80095b0:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095b6:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d039      	beq.n	8009634 <I2C_ITError+0x140>
 80095c0:	68bb      	ldr	r3, [r7, #8]
 80095c2:	2b11      	cmp	r3, #17
 80095c4:	d002      	beq.n	80095cc <I2C_ITError+0xd8>
 80095c6:	68bb      	ldr	r3, [r7, #8]
 80095c8:	2b21      	cmp	r3, #33	@ 0x21
 80095ca:	d133      	bne.n	8009634 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80095d6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80095da:	d107      	bne.n	80095ec <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	681a      	ldr	r2, [r3, #0]
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80095ea:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095f0:	4618      	mov	r0, r3
 80095f2:	f7fe f8d7 	bl	80077a4 <HAL_DMA_GetState>
 80095f6:	4603      	mov	r3, r0
 80095f8:	2b01      	cmp	r3, #1
 80095fa:	d017      	beq.n	800962c <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009600:	4a33      	ldr	r2, [pc, #204]	@ (80096d0 <I2C_ITError+0x1dc>)
 8009602:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	2200      	movs	r2, #0
 8009608:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009610:	4618      	mov	r0, r3
 8009612:	f7fc ff57 	bl	80064c4 <HAL_DMA_Abort_IT>
 8009616:	4603      	mov	r3, r0
 8009618:	2b00      	cmp	r3, #0
 800961a:	d04d      	beq.n	80096b8 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009620:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009622:	687a      	ldr	r2, [r7, #4]
 8009624:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8009626:	4610      	mov	r0, r2
 8009628:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800962a:	e045      	b.n	80096b8 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800962c:	6878      	ldr	r0, [r7, #4]
 800962e:	f000 f851 	bl	80096d4 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009632:	e041      	b.n	80096b8 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009638:	2b00      	cmp	r3, #0
 800963a:	d039      	beq.n	80096b0 <I2C_ITError+0x1bc>
 800963c:	68bb      	ldr	r3, [r7, #8]
 800963e:	2b12      	cmp	r3, #18
 8009640:	d002      	beq.n	8009648 <I2C_ITError+0x154>
 8009642:	68bb      	ldr	r3, [r7, #8]
 8009644:	2b22      	cmp	r3, #34	@ 0x22
 8009646:	d133      	bne.n	80096b0 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009652:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009656:	d107      	bne.n	8009668 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	681a      	ldr	r2, [r3, #0]
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009666:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800966c:	4618      	mov	r0, r3
 800966e:	f7fe f899 	bl	80077a4 <HAL_DMA_GetState>
 8009672:	4603      	mov	r3, r0
 8009674:	2b01      	cmp	r3, #1
 8009676:	d017      	beq.n	80096a8 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800967c:	4a14      	ldr	r2, [pc, #80]	@ (80096d0 <I2C_ITError+0x1dc>)
 800967e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	2200      	movs	r2, #0
 8009684:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800968c:	4618      	mov	r0, r3
 800968e:	f7fc ff19 	bl	80064c4 <HAL_DMA_Abort_IT>
 8009692:	4603      	mov	r3, r0
 8009694:	2b00      	cmp	r3, #0
 8009696:	d011      	beq.n	80096bc <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800969c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800969e:	687a      	ldr	r2, [r7, #4]
 80096a0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80096a2:	4610      	mov	r0, r2
 80096a4:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80096a6:	e009      	b.n	80096bc <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80096a8:	6878      	ldr	r0, [r7, #4]
 80096aa:	f000 f813 	bl	80096d4 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80096ae:	e005      	b.n	80096bc <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80096b0:	6878      	ldr	r0, [r7, #4]
 80096b2:	f000 f80f 	bl	80096d4 <I2C_TreatErrorCallback>
  }
}
 80096b6:	e002      	b.n	80096be <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80096b8:	bf00      	nop
 80096ba:	e000      	b.n	80096be <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80096bc:	bf00      	nop
}
 80096be:	bf00      	nop
 80096c0:	3710      	adds	r7, #16
 80096c2:	46bd      	mov	sp, r7
 80096c4:	bd80      	pop	{r7, pc}
 80096c6:	bf00      	nop
 80096c8:	ffff0000 	.word	0xffff0000
 80096cc:	08008a77 	.word	0x08008a77
 80096d0:	0800976b 	.word	0x0800976b

080096d4 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80096d4:	b580      	push	{r7, lr}
 80096d6:	b082      	sub	sp, #8
 80096d8:	af00      	add	r7, sp, #0
 80096da:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80096e2:	b2db      	uxtb	r3, r3
 80096e4:	2b60      	cmp	r3, #96	@ 0x60
 80096e6:	d10e      	bne.n	8009706 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	2220      	movs	r2, #32
 80096ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	2200      	movs	r2, #0
 80096f4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	2200      	movs	r2, #0
 80096fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80096fe:	6878      	ldr	r0, [r7, #4]
 8009700:	f7ff f9af 	bl	8008a62 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009704:	e009      	b.n	800971a <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	2200      	movs	r2, #0
 800970a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	2200      	movs	r2, #0
 8009710:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8009714:	6878      	ldr	r0, [r7, #4]
 8009716:	f7ff f99a 	bl	8008a4e <HAL_I2C_ErrorCallback>
}
 800971a:	bf00      	nop
 800971c:	3708      	adds	r7, #8
 800971e:	46bd      	mov	sp, r7
 8009720:	bd80      	pop	{r7, pc}

08009722 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8009722:	b480      	push	{r7}
 8009724:	b083      	sub	sp, #12
 8009726:	af00      	add	r7, sp, #0
 8009728:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	699b      	ldr	r3, [r3, #24]
 8009730:	f003 0302 	and.w	r3, r3, #2
 8009734:	2b02      	cmp	r3, #2
 8009736:	d103      	bne.n	8009740 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	2200      	movs	r2, #0
 800973e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	699b      	ldr	r3, [r3, #24]
 8009746:	f003 0301 	and.w	r3, r3, #1
 800974a:	2b01      	cmp	r3, #1
 800974c:	d007      	beq.n	800975e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	699a      	ldr	r2, [r3, #24]
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	f042 0201 	orr.w	r2, r2, #1
 800975c:	619a      	str	r2, [r3, #24]
  }
}
 800975e:	bf00      	nop
 8009760:	370c      	adds	r7, #12
 8009762:	46bd      	mov	sp, r7
 8009764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009768:	4770      	bx	lr

0800976a <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800976a:	b580      	push	{r7, lr}
 800976c:	b084      	sub	sp, #16
 800976e:	af00      	add	r7, sp, #0
 8009770:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009776:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800977c:	2b00      	cmp	r3, #0
 800977e:	d003      	beq.n	8009788 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009784:	2200      	movs	r2, #0
 8009786:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800978c:	2b00      	cmp	r3, #0
 800978e:	d003      	beq.n	8009798 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009794:	2200      	movs	r2, #0
 8009796:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 8009798:	68f8      	ldr	r0, [r7, #12]
 800979a:	f7ff ff9b 	bl	80096d4 <I2C_TreatErrorCallback>
}
 800979e:	bf00      	nop
 80097a0:	3710      	adds	r7, #16
 80097a2:	46bd      	mov	sp, r7
 80097a4:	bd80      	pop	{r7, pc}

080097a6 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80097a6:	b580      	push	{r7, lr}
 80097a8:	b084      	sub	sp, #16
 80097aa:	af00      	add	r7, sp, #0
 80097ac:	60f8      	str	r0, [r7, #12]
 80097ae:	60b9      	str	r1, [r7, #8]
 80097b0:	603b      	str	r3, [r7, #0]
 80097b2:	4613      	mov	r3, r2
 80097b4:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80097b6:	e03b      	b.n	8009830 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80097b8:	69ba      	ldr	r2, [r7, #24]
 80097ba:	6839      	ldr	r1, [r7, #0]
 80097bc:	68f8      	ldr	r0, [r7, #12]
 80097be:	f000 f8d5 	bl	800996c <I2C_IsErrorOccurred>
 80097c2:	4603      	mov	r3, r0
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d001      	beq.n	80097cc <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80097c8:	2301      	movs	r3, #1
 80097ca:	e041      	b.n	8009850 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80097cc:	683b      	ldr	r3, [r7, #0]
 80097ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097d2:	d02d      	beq.n	8009830 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80097d4:	f7fb fbce 	bl	8004f74 <HAL_GetTick>
 80097d8:	4602      	mov	r2, r0
 80097da:	69bb      	ldr	r3, [r7, #24]
 80097dc:	1ad3      	subs	r3, r2, r3
 80097de:	683a      	ldr	r2, [r7, #0]
 80097e0:	429a      	cmp	r2, r3
 80097e2:	d302      	bcc.n	80097ea <I2C_WaitOnFlagUntilTimeout+0x44>
 80097e4:	683b      	ldr	r3, [r7, #0]
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d122      	bne.n	8009830 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	699a      	ldr	r2, [r3, #24]
 80097f0:	68bb      	ldr	r3, [r7, #8]
 80097f2:	4013      	ands	r3, r2
 80097f4:	68ba      	ldr	r2, [r7, #8]
 80097f6:	429a      	cmp	r2, r3
 80097f8:	bf0c      	ite	eq
 80097fa:	2301      	moveq	r3, #1
 80097fc:	2300      	movne	r3, #0
 80097fe:	b2db      	uxtb	r3, r3
 8009800:	461a      	mov	r2, r3
 8009802:	79fb      	ldrb	r3, [r7, #7]
 8009804:	429a      	cmp	r2, r3
 8009806:	d113      	bne.n	8009830 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800980c:	f043 0220 	orr.w	r2, r3, #32
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	2220      	movs	r2, #32
 8009818:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	2200      	movs	r2, #0
 8009820:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	2200      	movs	r2, #0
 8009828:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800982c:	2301      	movs	r3, #1
 800982e:	e00f      	b.n	8009850 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	699a      	ldr	r2, [r3, #24]
 8009836:	68bb      	ldr	r3, [r7, #8]
 8009838:	4013      	ands	r3, r2
 800983a:	68ba      	ldr	r2, [r7, #8]
 800983c:	429a      	cmp	r2, r3
 800983e:	bf0c      	ite	eq
 8009840:	2301      	moveq	r3, #1
 8009842:	2300      	movne	r3, #0
 8009844:	b2db      	uxtb	r3, r3
 8009846:	461a      	mov	r2, r3
 8009848:	79fb      	ldrb	r3, [r7, #7]
 800984a:	429a      	cmp	r2, r3
 800984c:	d0b4      	beq.n	80097b8 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800984e:	2300      	movs	r3, #0
}
 8009850:	4618      	mov	r0, r3
 8009852:	3710      	adds	r7, #16
 8009854:	46bd      	mov	sp, r7
 8009856:	bd80      	pop	{r7, pc}

08009858 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009858:	b580      	push	{r7, lr}
 800985a:	b084      	sub	sp, #16
 800985c:	af00      	add	r7, sp, #0
 800985e:	60f8      	str	r0, [r7, #12]
 8009860:	60b9      	str	r1, [r7, #8]
 8009862:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009864:	e033      	b.n	80098ce <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009866:	687a      	ldr	r2, [r7, #4]
 8009868:	68b9      	ldr	r1, [r7, #8]
 800986a:	68f8      	ldr	r0, [r7, #12]
 800986c:	f000 f87e 	bl	800996c <I2C_IsErrorOccurred>
 8009870:	4603      	mov	r3, r0
 8009872:	2b00      	cmp	r3, #0
 8009874:	d001      	beq.n	800987a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009876:	2301      	movs	r3, #1
 8009878:	e031      	b.n	80098de <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800987a:	68bb      	ldr	r3, [r7, #8]
 800987c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009880:	d025      	beq.n	80098ce <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009882:	f7fb fb77 	bl	8004f74 <HAL_GetTick>
 8009886:	4602      	mov	r2, r0
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	1ad3      	subs	r3, r2, r3
 800988c:	68ba      	ldr	r2, [r7, #8]
 800988e:	429a      	cmp	r2, r3
 8009890:	d302      	bcc.n	8009898 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8009892:	68bb      	ldr	r3, [r7, #8]
 8009894:	2b00      	cmp	r3, #0
 8009896:	d11a      	bne.n	80098ce <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	699b      	ldr	r3, [r3, #24]
 800989e:	f003 0302 	and.w	r3, r3, #2
 80098a2:	2b02      	cmp	r3, #2
 80098a4:	d013      	beq.n	80098ce <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80098aa:	f043 0220 	orr.w	r2, r3, #32
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	2220      	movs	r2, #32
 80098b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	2200      	movs	r2, #0
 80098be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	2200      	movs	r2, #0
 80098c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80098ca:	2301      	movs	r3, #1
 80098cc:	e007      	b.n	80098de <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	699b      	ldr	r3, [r3, #24]
 80098d4:	f003 0302 	and.w	r3, r3, #2
 80098d8:	2b02      	cmp	r3, #2
 80098da:	d1c4      	bne.n	8009866 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80098dc:	2300      	movs	r3, #0
}
 80098de:	4618      	mov	r0, r3
 80098e0:	3710      	adds	r7, #16
 80098e2:	46bd      	mov	sp, r7
 80098e4:	bd80      	pop	{r7, pc}

080098e6 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80098e6:	b580      	push	{r7, lr}
 80098e8:	b084      	sub	sp, #16
 80098ea:	af00      	add	r7, sp, #0
 80098ec:	60f8      	str	r0, [r7, #12]
 80098ee:	60b9      	str	r1, [r7, #8]
 80098f0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80098f2:	e02f      	b.n	8009954 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80098f4:	687a      	ldr	r2, [r7, #4]
 80098f6:	68b9      	ldr	r1, [r7, #8]
 80098f8:	68f8      	ldr	r0, [r7, #12]
 80098fa:	f000 f837 	bl	800996c <I2C_IsErrorOccurred>
 80098fe:	4603      	mov	r3, r0
 8009900:	2b00      	cmp	r3, #0
 8009902:	d001      	beq.n	8009908 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009904:	2301      	movs	r3, #1
 8009906:	e02d      	b.n	8009964 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009908:	f7fb fb34 	bl	8004f74 <HAL_GetTick>
 800990c:	4602      	mov	r2, r0
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	1ad3      	subs	r3, r2, r3
 8009912:	68ba      	ldr	r2, [r7, #8]
 8009914:	429a      	cmp	r2, r3
 8009916:	d302      	bcc.n	800991e <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8009918:	68bb      	ldr	r3, [r7, #8]
 800991a:	2b00      	cmp	r3, #0
 800991c:	d11a      	bne.n	8009954 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	699b      	ldr	r3, [r3, #24]
 8009924:	f003 0320 	and.w	r3, r3, #32
 8009928:	2b20      	cmp	r3, #32
 800992a:	d013      	beq.n	8009954 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009930:	f043 0220 	orr.w	r2, r3, #32
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	2220      	movs	r2, #32
 800993c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	2200      	movs	r2, #0
 8009944:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	2200      	movs	r2, #0
 800994c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8009950:	2301      	movs	r3, #1
 8009952:	e007      	b.n	8009964 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	699b      	ldr	r3, [r3, #24]
 800995a:	f003 0320 	and.w	r3, r3, #32
 800995e:	2b20      	cmp	r3, #32
 8009960:	d1c8      	bne.n	80098f4 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009962:	2300      	movs	r3, #0
}
 8009964:	4618      	mov	r0, r3
 8009966:	3710      	adds	r7, #16
 8009968:	46bd      	mov	sp, r7
 800996a:	bd80      	pop	{r7, pc}

0800996c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800996c:	b580      	push	{r7, lr}
 800996e:	b08a      	sub	sp, #40	@ 0x28
 8009970:	af00      	add	r7, sp, #0
 8009972:	60f8      	str	r0, [r7, #12]
 8009974:	60b9      	str	r1, [r7, #8]
 8009976:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009978:	2300      	movs	r3, #0
 800997a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	699b      	ldr	r3, [r3, #24]
 8009984:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8009986:	2300      	movs	r3, #0
 8009988:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800998e:	69bb      	ldr	r3, [r7, #24]
 8009990:	f003 0310 	and.w	r3, r3, #16
 8009994:	2b00      	cmp	r3, #0
 8009996:	d068      	beq.n	8009a6a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	2210      	movs	r2, #16
 800999e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80099a0:	e049      	b.n	8009a36 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80099a2:	68bb      	ldr	r3, [r7, #8]
 80099a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099a8:	d045      	beq.n	8009a36 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80099aa:	f7fb fae3 	bl	8004f74 <HAL_GetTick>
 80099ae:	4602      	mov	r2, r0
 80099b0:	69fb      	ldr	r3, [r7, #28]
 80099b2:	1ad3      	subs	r3, r2, r3
 80099b4:	68ba      	ldr	r2, [r7, #8]
 80099b6:	429a      	cmp	r2, r3
 80099b8:	d302      	bcc.n	80099c0 <I2C_IsErrorOccurred+0x54>
 80099ba:	68bb      	ldr	r3, [r7, #8]
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d13a      	bne.n	8009a36 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	685b      	ldr	r3, [r3, #4]
 80099c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80099ca:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80099d2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	699b      	ldr	r3, [r3, #24]
 80099da:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80099de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80099e2:	d121      	bne.n	8009a28 <I2C_IsErrorOccurred+0xbc>
 80099e4:	697b      	ldr	r3, [r7, #20]
 80099e6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80099ea:	d01d      	beq.n	8009a28 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80099ec:	7cfb      	ldrb	r3, [r7, #19]
 80099ee:	2b20      	cmp	r3, #32
 80099f0:	d01a      	beq.n	8009a28 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	685a      	ldr	r2, [r3, #4]
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009a00:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8009a02:	f7fb fab7 	bl	8004f74 <HAL_GetTick>
 8009a06:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009a08:	e00e      	b.n	8009a28 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8009a0a:	f7fb fab3 	bl	8004f74 <HAL_GetTick>
 8009a0e:	4602      	mov	r2, r0
 8009a10:	69fb      	ldr	r3, [r7, #28]
 8009a12:	1ad3      	subs	r3, r2, r3
 8009a14:	2b19      	cmp	r3, #25
 8009a16:	d907      	bls.n	8009a28 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8009a18:	6a3b      	ldr	r3, [r7, #32]
 8009a1a:	f043 0320 	orr.w	r3, r3, #32
 8009a1e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8009a20:	2301      	movs	r3, #1
 8009a22:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8009a26:	e006      	b.n	8009a36 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	699b      	ldr	r3, [r3, #24]
 8009a2e:	f003 0320 	and.w	r3, r3, #32
 8009a32:	2b20      	cmp	r3, #32
 8009a34:	d1e9      	bne.n	8009a0a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	699b      	ldr	r3, [r3, #24]
 8009a3c:	f003 0320 	and.w	r3, r3, #32
 8009a40:	2b20      	cmp	r3, #32
 8009a42:	d003      	beq.n	8009a4c <I2C_IsErrorOccurred+0xe0>
 8009a44:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d0aa      	beq.n	80099a2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8009a4c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d103      	bne.n	8009a5c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	2220      	movs	r2, #32
 8009a5a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8009a5c:	6a3b      	ldr	r3, [r7, #32]
 8009a5e:	f043 0304 	orr.w	r3, r3, #4
 8009a62:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8009a64:	2301      	movs	r3, #1
 8009a66:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	699b      	ldr	r3, [r3, #24]
 8009a70:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8009a72:	69bb      	ldr	r3, [r7, #24]
 8009a74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d00b      	beq.n	8009a94 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8009a7c:	6a3b      	ldr	r3, [r7, #32]
 8009a7e:	f043 0301 	orr.w	r3, r3, #1
 8009a82:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009a8c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009a8e:	2301      	movs	r3, #1
 8009a90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8009a94:	69bb      	ldr	r3, [r7, #24]
 8009a96:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d00b      	beq.n	8009ab6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8009a9e:	6a3b      	ldr	r3, [r7, #32]
 8009aa0:	f043 0308 	orr.w	r3, r3, #8
 8009aa4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009aae:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009ab0:	2301      	movs	r3, #1
 8009ab2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8009ab6:	69bb      	ldr	r3, [r7, #24]
 8009ab8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d00b      	beq.n	8009ad8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8009ac0:	6a3b      	ldr	r3, [r7, #32]
 8009ac2:	f043 0302 	orr.w	r3, r3, #2
 8009ac6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009ad0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009ad2:	2301      	movs	r3, #1
 8009ad4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8009ad8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d01c      	beq.n	8009b1a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009ae0:	68f8      	ldr	r0, [r7, #12]
 8009ae2:	f7ff fe1e 	bl	8009722 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	6859      	ldr	r1, [r3, #4]
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	681a      	ldr	r2, [r3, #0]
 8009af0:	4b0d      	ldr	r3, [pc, #52]	@ (8009b28 <I2C_IsErrorOccurred+0x1bc>)
 8009af2:	400b      	ands	r3, r1
 8009af4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009afa:	6a3b      	ldr	r3, [r7, #32]
 8009afc:	431a      	orrs	r2, r3
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	2220      	movs	r2, #32
 8009b06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	2200      	movs	r2, #0
 8009b0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	2200      	movs	r2, #0
 8009b16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8009b1a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8009b1e:	4618      	mov	r0, r3
 8009b20:	3728      	adds	r7, #40	@ 0x28
 8009b22:	46bd      	mov	sp, r7
 8009b24:	bd80      	pop	{r7, pc}
 8009b26:	bf00      	nop
 8009b28:	fe00e800 	.word	0xfe00e800

08009b2c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8009b2c:	b480      	push	{r7}
 8009b2e:	b087      	sub	sp, #28
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	60f8      	str	r0, [r7, #12]
 8009b34:	607b      	str	r3, [r7, #4]
 8009b36:	460b      	mov	r3, r1
 8009b38:	817b      	strh	r3, [r7, #10]
 8009b3a:	4613      	mov	r3, r2
 8009b3c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009b3e:	897b      	ldrh	r3, [r7, #10]
 8009b40:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009b44:	7a7b      	ldrb	r3, [r7, #9]
 8009b46:	041b      	lsls	r3, r3, #16
 8009b48:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009b4c:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009b52:	6a3b      	ldr	r3, [r7, #32]
 8009b54:	4313      	orrs	r3, r2
 8009b56:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009b5a:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	685a      	ldr	r2, [r3, #4]
 8009b62:	6a3b      	ldr	r3, [r7, #32]
 8009b64:	0d5b      	lsrs	r3, r3, #21
 8009b66:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8009b6a:	4b08      	ldr	r3, [pc, #32]	@ (8009b8c <I2C_TransferConfig+0x60>)
 8009b6c:	430b      	orrs	r3, r1
 8009b6e:	43db      	mvns	r3, r3
 8009b70:	ea02 0103 	and.w	r1, r2, r3
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	697a      	ldr	r2, [r7, #20]
 8009b7a:	430a      	orrs	r2, r1
 8009b7c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8009b7e:	bf00      	nop
 8009b80:	371c      	adds	r7, #28
 8009b82:	46bd      	mov	sp, r7
 8009b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b88:	4770      	bx	lr
 8009b8a:	bf00      	nop
 8009b8c:	03ff63ff 	.word	0x03ff63ff

08009b90 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8009b90:	b480      	push	{r7}
 8009b92:	b085      	sub	sp, #20
 8009b94:	af00      	add	r7, sp, #0
 8009b96:	6078      	str	r0, [r7, #4]
 8009b98:	460b      	mov	r3, r1
 8009b9a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8009b9c:	2300      	movs	r3, #0
 8009b9e:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8009ba0:	887b      	ldrh	r3, [r7, #2]
 8009ba2:	f003 0301 	and.w	r3, r3, #1
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d00f      	beq.n	8009bca <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8009bb0:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009bb8:	b2db      	uxtb	r3, r3
 8009bba:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8009bbe:	2b28      	cmp	r3, #40	@ 0x28
 8009bc0:	d003      	beq.n	8009bca <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8009bc8:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8009bca:	887b      	ldrh	r3, [r7, #2]
 8009bcc:	f003 0302 	and.w	r3, r3, #2
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d00f      	beq.n	8009bf4 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8009bda:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009be2:	b2db      	uxtb	r3, r3
 8009be4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8009be8:	2b28      	cmp	r3, #40	@ 0x28
 8009bea:	d003      	beq.n	8009bf4 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8009bf2:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8009bf4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	da03      	bge.n	8009c04 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8009c02:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8009c04:	887b      	ldrh	r3, [r7, #2]
 8009c06:	2b10      	cmp	r3, #16
 8009c08:	d103      	bne.n	8009c12 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8009c10:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8009c12:	887b      	ldrh	r3, [r7, #2]
 8009c14:	2b20      	cmp	r3, #32
 8009c16:	d103      	bne.n	8009c20 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	f043 0320 	orr.w	r3, r3, #32
 8009c1e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8009c20:	887b      	ldrh	r3, [r7, #2]
 8009c22:	2b40      	cmp	r3, #64	@ 0x40
 8009c24:	d103      	bne.n	8009c2e <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c2c:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	6819      	ldr	r1, [r3, #0]
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	43da      	mvns	r2, r3
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	400a      	ands	r2, r1
 8009c3e:	601a      	str	r2, [r3, #0]
}
 8009c40:	bf00      	nop
 8009c42:	3714      	adds	r7, #20
 8009c44:	46bd      	mov	sp, r7
 8009c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c4a:	4770      	bx	lr

08009c4c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009c4c:	b480      	push	{r7}
 8009c4e:	b083      	sub	sp, #12
 8009c50:	af00      	add	r7, sp, #0
 8009c52:	6078      	str	r0, [r7, #4]
 8009c54:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009c5c:	b2db      	uxtb	r3, r3
 8009c5e:	2b20      	cmp	r3, #32
 8009c60:	d138      	bne.n	8009cd4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009c68:	2b01      	cmp	r3, #1
 8009c6a:	d101      	bne.n	8009c70 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8009c6c:	2302      	movs	r3, #2
 8009c6e:	e032      	b.n	8009cd6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	2201      	movs	r2, #1
 8009c74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	2224      	movs	r2, #36	@ 0x24
 8009c7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	681a      	ldr	r2, [r3, #0]
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	f022 0201 	bic.w	r2, r2, #1
 8009c8e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	681a      	ldr	r2, [r3, #0]
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009c9e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	6819      	ldr	r1, [r3, #0]
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	683a      	ldr	r2, [r7, #0]
 8009cac:	430a      	orrs	r2, r1
 8009cae:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	681a      	ldr	r2, [r3, #0]
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	f042 0201 	orr.w	r2, r2, #1
 8009cbe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	2220      	movs	r2, #32
 8009cc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	2200      	movs	r2, #0
 8009ccc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009cd0:	2300      	movs	r3, #0
 8009cd2:	e000      	b.n	8009cd6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009cd4:	2302      	movs	r3, #2
  }
}
 8009cd6:	4618      	mov	r0, r3
 8009cd8:	370c      	adds	r7, #12
 8009cda:	46bd      	mov	sp, r7
 8009cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce0:	4770      	bx	lr

08009ce2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009ce2:	b480      	push	{r7}
 8009ce4:	b085      	sub	sp, #20
 8009ce6:	af00      	add	r7, sp, #0
 8009ce8:	6078      	str	r0, [r7, #4]
 8009cea:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009cf2:	b2db      	uxtb	r3, r3
 8009cf4:	2b20      	cmp	r3, #32
 8009cf6:	d139      	bne.n	8009d6c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009cfe:	2b01      	cmp	r3, #1
 8009d00:	d101      	bne.n	8009d06 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8009d02:	2302      	movs	r3, #2
 8009d04:	e033      	b.n	8009d6e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	2201      	movs	r2, #1
 8009d0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	2224      	movs	r2, #36	@ 0x24
 8009d12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	681a      	ldr	r2, [r3, #0]
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	f022 0201 	bic.w	r2, r2, #1
 8009d24:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009d34:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009d36:	683b      	ldr	r3, [r7, #0]
 8009d38:	021b      	lsls	r3, r3, #8
 8009d3a:	68fa      	ldr	r2, [r7, #12]
 8009d3c:	4313      	orrs	r3, r2
 8009d3e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	68fa      	ldr	r2, [r7, #12]
 8009d46:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	681a      	ldr	r2, [r3, #0]
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	f042 0201 	orr.w	r2, r2, #1
 8009d56:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	2220      	movs	r2, #32
 8009d5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	2200      	movs	r2, #0
 8009d64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009d68:	2300      	movs	r3, #0
 8009d6a:	e000      	b.n	8009d6e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009d6c:	2302      	movs	r3, #2
  }
}
 8009d6e:	4618      	mov	r0, r3
 8009d70:	3714      	adds	r7, #20
 8009d72:	46bd      	mov	sp, r7
 8009d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d78:	4770      	bx	lr

08009d7a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8009d7a:	b580      	push	{r7, lr}
 8009d7c:	b086      	sub	sp, #24
 8009d7e:	af02      	add	r7, sp, #8
 8009d80:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d101      	bne.n	8009d8c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8009d88:	2301      	movs	r3, #1
 8009d8a:	e0fe      	b.n	8009f8a <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8009d92:	b2db      	uxtb	r3, r3
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d106      	bne.n	8009da6 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	2200      	movs	r2, #0
 8009d9c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8009da0:	6878      	ldr	r0, [r7, #4]
 8009da2:	f00b f82d 	bl	8014e00 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	2203      	movs	r2, #3
 8009daa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	4618      	mov	r0, r3
 8009db4:	f007 fbed 	bl	8011592 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	6818      	ldr	r0, [r3, #0]
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	7c1a      	ldrb	r2, [r3, #16]
 8009dc0:	f88d 2000 	strb.w	r2, [sp]
 8009dc4:	3304      	adds	r3, #4
 8009dc6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009dc8:	f007 fabe 	bl	8011348 <USB_CoreInit>
 8009dcc:	4603      	mov	r3, r0
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d005      	beq.n	8009dde <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	2202      	movs	r2, #2
 8009dd6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8009dda:	2301      	movs	r3, #1
 8009ddc:	e0d5      	b.n	8009f8a <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	2100      	movs	r1, #0
 8009de4:	4618      	mov	r0, r3
 8009de6:	f007 fbe5 	bl	80115b4 <USB_SetCurrentMode>
 8009dea:	4603      	mov	r3, r0
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d005      	beq.n	8009dfc <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	2202      	movs	r2, #2
 8009df4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8009df8:	2301      	movs	r3, #1
 8009dfa:	e0c6      	b.n	8009f8a <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009dfc:	2300      	movs	r3, #0
 8009dfe:	73fb      	strb	r3, [r7, #15]
 8009e00:	e04a      	b.n	8009e98 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8009e02:	7bfa      	ldrb	r2, [r7, #15]
 8009e04:	6879      	ldr	r1, [r7, #4]
 8009e06:	4613      	mov	r3, r2
 8009e08:	00db      	lsls	r3, r3, #3
 8009e0a:	4413      	add	r3, r2
 8009e0c:	009b      	lsls	r3, r3, #2
 8009e0e:	440b      	add	r3, r1
 8009e10:	3315      	adds	r3, #21
 8009e12:	2201      	movs	r2, #1
 8009e14:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8009e16:	7bfa      	ldrb	r2, [r7, #15]
 8009e18:	6879      	ldr	r1, [r7, #4]
 8009e1a:	4613      	mov	r3, r2
 8009e1c:	00db      	lsls	r3, r3, #3
 8009e1e:	4413      	add	r3, r2
 8009e20:	009b      	lsls	r3, r3, #2
 8009e22:	440b      	add	r3, r1
 8009e24:	3314      	adds	r3, #20
 8009e26:	7bfa      	ldrb	r2, [r7, #15]
 8009e28:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8009e2a:	7bfa      	ldrb	r2, [r7, #15]
 8009e2c:	7bfb      	ldrb	r3, [r7, #15]
 8009e2e:	b298      	uxth	r0, r3
 8009e30:	6879      	ldr	r1, [r7, #4]
 8009e32:	4613      	mov	r3, r2
 8009e34:	00db      	lsls	r3, r3, #3
 8009e36:	4413      	add	r3, r2
 8009e38:	009b      	lsls	r3, r3, #2
 8009e3a:	440b      	add	r3, r1
 8009e3c:	332e      	adds	r3, #46	@ 0x2e
 8009e3e:	4602      	mov	r2, r0
 8009e40:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8009e42:	7bfa      	ldrb	r2, [r7, #15]
 8009e44:	6879      	ldr	r1, [r7, #4]
 8009e46:	4613      	mov	r3, r2
 8009e48:	00db      	lsls	r3, r3, #3
 8009e4a:	4413      	add	r3, r2
 8009e4c:	009b      	lsls	r3, r3, #2
 8009e4e:	440b      	add	r3, r1
 8009e50:	3318      	adds	r3, #24
 8009e52:	2200      	movs	r2, #0
 8009e54:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8009e56:	7bfa      	ldrb	r2, [r7, #15]
 8009e58:	6879      	ldr	r1, [r7, #4]
 8009e5a:	4613      	mov	r3, r2
 8009e5c:	00db      	lsls	r3, r3, #3
 8009e5e:	4413      	add	r3, r2
 8009e60:	009b      	lsls	r3, r3, #2
 8009e62:	440b      	add	r3, r1
 8009e64:	331c      	adds	r3, #28
 8009e66:	2200      	movs	r2, #0
 8009e68:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8009e6a:	7bfa      	ldrb	r2, [r7, #15]
 8009e6c:	6879      	ldr	r1, [r7, #4]
 8009e6e:	4613      	mov	r3, r2
 8009e70:	00db      	lsls	r3, r3, #3
 8009e72:	4413      	add	r3, r2
 8009e74:	009b      	lsls	r3, r3, #2
 8009e76:	440b      	add	r3, r1
 8009e78:	3320      	adds	r3, #32
 8009e7a:	2200      	movs	r2, #0
 8009e7c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8009e7e:	7bfa      	ldrb	r2, [r7, #15]
 8009e80:	6879      	ldr	r1, [r7, #4]
 8009e82:	4613      	mov	r3, r2
 8009e84:	00db      	lsls	r3, r3, #3
 8009e86:	4413      	add	r3, r2
 8009e88:	009b      	lsls	r3, r3, #2
 8009e8a:	440b      	add	r3, r1
 8009e8c:	3324      	adds	r3, #36	@ 0x24
 8009e8e:	2200      	movs	r2, #0
 8009e90:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009e92:	7bfb      	ldrb	r3, [r7, #15]
 8009e94:	3301      	adds	r3, #1
 8009e96:	73fb      	strb	r3, [r7, #15]
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	791b      	ldrb	r3, [r3, #4]
 8009e9c:	7bfa      	ldrb	r2, [r7, #15]
 8009e9e:	429a      	cmp	r2, r3
 8009ea0:	d3af      	bcc.n	8009e02 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009ea2:	2300      	movs	r3, #0
 8009ea4:	73fb      	strb	r3, [r7, #15]
 8009ea6:	e044      	b.n	8009f32 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8009ea8:	7bfa      	ldrb	r2, [r7, #15]
 8009eaa:	6879      	ldr	r1, [r7, #4]
 8009eac:	4613      	mov	r3, r2
 8009eae:	00db      	lsls	r3, r3, #3
 8009eb0:	4413      	add	r3, r2
 8009eb2:	009b      	lsls	r3, r3, #2
 8009eb4:	440b      	add	r3, r1
 8009eb6:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8009eba:	2200      	movs	r2, #0
 8009ebc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8009ebe:	7bfa      	ldrb	r2, [r7, #15]
 8009ec0:	6879      	ldr	r1, [r7, #4]
 8009ec2:	4613      	mov	r3, r2
 8009ec4:	00db      	lsls	r3, r3, #3
 8009ec6:	4413      	add	r3, r2
 8009ec8:	009b      	lsls	r3, r3, #2
 8009eca:	440b      	add	r3, r1
 8009ecc:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8009ed0:	7bfa      	ldrb	r2, [r7, #15]
 8009ed2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8009ed4:	7bfa      	ldrb	r2, [r7, #15]
 8009ed6:	6879      	ldr	r1, [r7, #4]
 8009ed8:	4613      	mov	r3, r2
 8009eda:	00db      	lsls	r3, r3, #3
 8009edc:	4413      	add	r3, r2
 8009ede:	009b      	lsls	r3, r3, #2
 8009ee0:	440b      	add	r3, r1
 8009ee2:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8009ee6:	2200      	movs	r2, #0
 8009ee8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8009eea:	7bfa      	ldrb	r2, [r7, #15]
 8009eec:	6879      	ldr	r1, [r7, #4]
 8009eee:	4613      	mov	r3, r2
 8009ef0:	00db      	lsls	r3, r3, #3
 8009ef2:	4413      	add	r3, r2
 8009ef4:	009b      	lsls	r3, r3, #2
 8009ef6:	440b      	add	r3, r1
 8009ef8:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8009efc:	2200      	movs	r2, #0
 8009efe:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8009f00:	7bfa      	ldrb	r2, [r7, #15]
 8009f02:	6879      	ldr	r1, [r7, #4]
 8009f04:	4613      	mov	r3, r2
 8009f06:	00db      	lsls	r3, r3, #3
 8009f08:	4413      	add	r3, r2
 8009f0a:	009b      	lsls	r3, r3, #2
 8009f0c:	440b      	add	r3, r1
 8009f0e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8009f12:	2200      	movs	r2, #0
 8009f14:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8009f16:	7bfa      	ldrb	r2, [r7, #15]
 8009f18:	6879      	ldr	r1, [r7, #4]
 8009f1a:	4613      	mov	r3, r2
 8009f1c:	00db      	lsls	r3, r3, #3
 8009f1e:	4413      	add	r3, r2
 8009f20:	009b      	lsls	r3, r3, #2
 8009f22:	440b      	add	r3, r1
 8009f24:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8009f28:	2200      	movs	r2, #0
 8009f2a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009f2c:	7bfb      	ldrb	r3, [r7, #15]
 8009f2e:	3301      	adds	r3, #1
 8009f30:	73fb      	strb	r3, [r7, #15]
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	791b      	ldrb	r3, [r3, #4]
 8009f36:	7bfa      	ldrb	r2, [r7, #15]
 8009f38:	429a      	cmp	r2, r3
 8009f3a:	d3b5      	bcc.n	8009ea8 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	6818      	ldr	r0, [r3, #0]
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	7c1a      	ldrb	r2, [r3, #16]
 8009f44:	f88d 2000 	strb.w	r2, [sp]
 8009f48:	3304      	adds	r3, #4
 8009f4a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009f4c:	f007 fb7e 	bl	801164c <USB_DevInit>
 8009f50:	4603      	mov	r3, r0
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d005      	beq.n	8009f62 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	2202      	movs	r2, #2
 8009f5a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8009f5e:	2301      	movs	r3, #1
 8009f60:	e013      	b.n	8009f8a <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	2200      	movs	r2, #0
 8009f66:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	2201      	movs	r2, #1
 8009f6c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	7b1b      	ldrb	r3, [r3, #12]
 8009f74:	2b01      	cmp	r3, #1
 8009f76:	d102      	bne.n	8009f7e <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8009f78:	6878      	ldr	r0, [r7, #4]
 8009f7a:	f001 f96f 	bl	800b25c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	4618      	mov	r0, r3
 8009f84:	f008 fbc1 	bl	801270a <USB_DevDisconnect>

  return HAL_OK;
 8009f88:	2300      	movs	r3, #0
}
 8009f8a:	4618      	mov	r0, r3
 8009f8c:	3710      	adds	r7, #16
 8009f8e:	46bd      	mov	sp, r7
 8009f90:	bd80      	pop	{r7, pc}

08009f92 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8009f92:	b580      	push	{r7, lr}
 8009f94:	b084      	sub	sp, #16
 8009f96:	af00      	add	r7, sp, #0
 8009f98:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8009fa6:	2b01      	cmp	r3, #1
 8009fa8:	d101      	bne.n	8009fae <HAL_PCD_Start+0x1c>
 8009faa:	2302      	movs	r3, #2
 8009fac:	e022      	b.n	8009ff4 <HAL_PCD_Start+0x62>
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	2201      	movs	r2, #1
 8009fb2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	68db      	ldr	r3, [r3, #12]
 8009fba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d009      	beq.n	8009fd6 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8009fc6:	2b01      	cmp	r3, #1
 8009fc8:	d105      	bne.n	8009fd6 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fce:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	4618      	mov	r0, r3
 8009fdc:	f007 fac8 	bl	8011570 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	4618      	mov	r0, r3
 8009fe6:	f008 fb6f 	bl	80126c8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	2200      	movs	r2, #0
 8009fee:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8009ff2:	2300      	movs	r3, #0
}
 8009ff4:	4618      	mov	r0, r3
 8009ff6:	3710      	adds	r7, #16
 8009ff8:	46bd      	mov	sp, r7
 8009ffa:	bd80      	pop	{r7, pc}

08009ffc <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8009ffc:	b590      	push	{r4, r7, lr}
 8009ffe:	b08d      	sub	sp, #52	@ 0x34
 800a000:	af00      	add	r7, sp, #0
 800a002:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a00a:	6a3b      	ldr	r3, [r7, #32]
 800a00c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	4618      	mov	r0, r3
 800a014:	f008 fc2d 	bl	8012872 <USB_GetMode>
 800a018:	4603      	mov	r3, r0
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	f040 84b9 	bne.w	800a992 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	4618      	mov	r0, r3
 800a026:	f008 fb91 	bl	801274c <USB_ReadInterrupts>
 800a02a:	4603      	mov	r3, r0
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	f000 84af 	beq.w	800a990 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800a032:	69fb      	ldr	r3, [r7, #28]
 800a034:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a038:	689b      	ldr	r3, [r3, #8]
 800a03a:	0a1b      	lsrs	r3, r3, #8
 800a03c:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	4618      	mov	r0, r3
 800a04c:	f008 fb7e 	bl	801274c <USB_ReadInterrupts>
 800a050:	4603      	mov	r3, r0
 800a052:	f003 0302 	and.w	r3, r3, #2
 800a056:	2b02      	cmp	r3, #2
 800a058:	d107      	bne.n	800a06a <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	695a      	ldr	r2, [r3, #20]
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	f002 0202 	and.w	r2, r2, #2
 800a068:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	4618      	mov	r0, r3
 800a070:	f008 fb6c 	bl	801274c <USB_ReadInterrupts>
 800a074:	4603      	mov	r3, r0
 800a076:	f003 0310 	and.w	r3, r3, #16
 800a07a:	2b10      	cmp	r3, #16
 800a07c:	d161      	bne.n	800a142 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	699a      	ldr	r2, [r3, #24]
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	f022 0210 	bic.w	r2, r2, #16
 800a08c:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800a08e:	6a3b      	ldr	r3, [r7, #32]
 800a090:	6a1b      	ldr	r3, [r3, #32]
 800a092:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800a094:	69bb      	ldr	r3, [r7, #24]
 800a096:	f003 020f 	and.w	r2, r3, #15
 800a09a:	4613      	mov	r3, r2
 800a09c:	00db      	lsls	r3, r3, #3
 800a09e:	4413      	add	r3, r2
 800a0a0:	009b      	lsls	r3, r3, #2
 800a0a2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800a0a6:	687a      	ldr	r2, [r7, #4]
 800a0a8:	4413      	add	r3, r2
 800a0aa:	3304      	adds	r3, #4
 800a0ac:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800a0ae:	69bb      	ldr	r3, [r7, #24]
 800a0b0:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800a0b4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a0b8:	d124      	bne.n	800a104 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800a0ba:	69ba      	ldr	r2, [r7, #24]
 800a0bc:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800a0c0:	4013      	ands	r3, r2
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d035      	beq.n	800a132 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800a0c6:	697b      	ldr	r3, [r7, #20]
 800a0c8:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800a0ca:	69bb      	ldr	r3, [r7, #24]
 800a0cc:	091b      	lsrs	r3, r3, #4
 800a0ce:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800a0d0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a0d4:	b29b      	uxth	r3, r3
 800a0d6:	461a      	mov	r2, r3
 800a0d8:	6a38      	ldr	r0, [r7, #32]
 800a0da:	f008 f9a3 	bl	8012424 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800a0de:	697b      	ldr	r3, [r7, #20]
 800a0e0:	68da      	ldr	r2, [r3, #12]
 800a0e2:	69bb      	ldr	r3, [r7, #24]
 800a0e4:	091b      	lsrs	r3, r3, #4
 800a0e6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a0ea:	441a      	add	r2, r3
 800a0ec:	697b      	ldr	r3, [r7, #20]
 800a0ee:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800a0f0:	697b      	ldr	r3, [r7, #20]
 800a0f2:	695a      	ldr	r2, [r3, #20]
 800a0f4:	69bb      	ldr	r3, [r7, #24]
 800a0f6:	091b      	lsrs	r3, r3, #4
 800a0f8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a0fc:	441a      	add	r2, r3
 800a0fe:	697b      	ldr	r3, [r7, #20]
 800a100:	615a      	str	r2, [r3, #20]
 800a102:	e016      	b.n	800a132 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800a104:	69bb      	ldr	r3, [r7, #24]
 800a106:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800a10a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800a10e:	d110      	bne.n	800a132 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a116:	2208      	movs	r2, #8
 800a118:	4619      	mov	r1, r3
 800a11a:	6a38      	ldr	r0, [r7, #32]
 800a11c:	f008 f982 	bl	8012424 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800a120:	697b      	ldr	r3, [r7, #20]
 800a122:	695a      	ldr	r2, [r3, #20]
 800a124:	69bb      	ldr	r3, [r7, #24]
 800a126:	091b      	lsrs	r3, r3, #4
 800a128:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a12c:	441a      	add	r2, r3
 800a12e:	697b      	ldr	r3, [r7, #20]
 800a130:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	699a      	ldr	r2, [r3, #24]
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	f042 0210 	orr.w	r2, r2, #16
 800a140:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	4618      	mov	r0, r3
 800a148:	f008 fb00 	bl	801274c <USB_ReadInterrupts>
 800a14c:	4603      	mov	r3, r0
 800a14e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a152:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800a156:	f040 80a7 	bne.w	800a2a8 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800a15a:	2300      	movs	r3, #0
 800a15c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	4618      	mov	r0, r3
 800a164:	f008 fb05 	bl	8012772 <USB_ReadDevAllOutEpInterrupt>
 800a168:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800a16a:	e099      	b.n	800a2a0 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800a16c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a16e:	f003 0301 	and.w	r3, r3, #1
 800a172:	2b00      	cmp	r3, #0
 800a174:	f000 808e 	beq.w	800a294 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a17e:	b2d2      	uxtb	r2, r2
 800a180:	4611      	mov	r1, r2
 800a182:	4618      	mov	r0, r3
 800a184:	f008 fb29 	bl	80127da <USB_ReadDevOutEPInterrupt>
 800a188:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800a18a:	693b      	ldr	r3, [r7, #16]
 800a18c:	f003 0301 	and.w	r3, r3, #1
 800a190:	2b00      	cmp	r3, #0
 800a192:	d00c      	beq.n	800a1ae <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800a194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a196:	015a      	lsls	r2, r3, #5
 800a198:	69fb      	ldr	r3, [r7, #28]
 800a19a:	4413      	add	r3, r2
 800a19c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1a0:	461a      	mov	r2, r3
 800a1a2:	2301      	movs	r3, #1
 800a1a4:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800a1a6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a1a8:	6878      	ldr	r0, [r7, #4]
 800a1aa:	f000 fed1 	bl	800af50 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800a1ae:	693b      	ldr	r3, [r7, #16]
 800a1b0:	f003 0308 	and.w	r3, r3, #8
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d00c      	beq.n	800a1d2 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800a1b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1ba:	015a      	lsls	r2, r3, #5
 800a1bc:	69fb      	ldr	r3, [r7, #28]
 800a1be:	4413      	add	r3, r2
 800a1c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1c4:	461a      	mov	r2, r3
 800a1c6:	2308      	movs	r3, #8
 800a1c8:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800a1ca:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a1cc:	6878      	ldr	r0, [r7, #4]
 800a1ce:	f000 ffa7 	bl	800b120 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800a1d2:	693b      	ldr	r3, [r7, #16]
 800a1d4:	f003 0310 	and.w	r3, r3, #16
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d008      	beq.n	800a1ee <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800a1dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1de:	015a      	lsls	r2, r3, #5
 800a1e0:	69fb      	ldr	r3, [r7, #28]
 800a1e2:	4413      	add	r3, r2
 800a1e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1e8:	461a      	mov	r2, r3
 800a1ea:	2310      	movs	r3, #16
 800a1ec:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800a1ee:	693b      	ldr	r3, [r7, #16]
 800a1f0:	f003 0302 	and.w	r3, r3, #2
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	d030      	beq.n	800a25a <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800a1f8:	6a3b      	ldr	r3, [r7, #32]
 800a1fa:	695b      	ldr	r3, [r3, #20]
 800a1fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a200:	2b80      	cmp	r3, #128	@ 0x80
 800a202:	d109      	bne.n	800a218 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800a204:	69fb      	ldr	r3, [r7, #28]
 800a206:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a20a:	685b      	ldr	r3, [r3, #4]
 800a20c:	69fa      	ldr	r2, [r7, #28]
 800a20e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a212:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a216:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800a218:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a21a:	4613      	mov	r3, r2
 800a21c:	00db      	lsls	r3, r3, #3
 800a21e:	4413      	add	r3, r2
 800a220:	009b      	lsls	r3, r3, #2
 800a222:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800a226:	687a      	ldr	r2, [r7, #4]
 800a228:	4413      	add	r3, r2
 800a22a:	3304      	adds	r3, #4
 800a22c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800a22e:	697b      	ldr	r3, [r7, #20]
 800a230:	78db      	ldrb	r3, [r3, #3]
 800a232:	2b01      	cmp	r3, #1
 800a234:	d108      	bne.n	800a248 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800a236:	697b      	ldr	r3, [r7, #20]
 800a238:	2200      	movs	r2, #0
 800a23a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800a23c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a23e:	b2db      	uxtb	r3, r3
 800a240:	4619      	mov	r1, r3
 800a242:	6878      	ldr	r0, [r7, #4]
 800a244:	f00a ff12 	bl	801506c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800a248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a24a:	015a      	lsls	r2, r3, #5
 800a24c:	69fb      	ldr	r3, [r7, #28]
 800a24e:	4413      	add	r3, r2
 800a250:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a254:	461a      	mov	r2, r3
 800a256:	2302      	movs	r3, #2
 800a258:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800a25a:	693b      	ldr	r3, [r7, #16]
 800a25c:	f003 0320 	and.w	r3, r3, #32
 800a260:	2b00      	cmp	r3, #0
 800a262:	d008      	beq.n	800a276 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800a264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a266:	015a      	lsls	r2, r3, #5
 800a268:	69fb      	ldr	r3, [r7, #28]
 800a26a:	4413      	add	r3, r2
 800a26c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a270:	461a      	mov	r2, r3
 800a272:	2320      	movs	r3, #32
 800a274:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800a276:	693b      	ldr	r3, [r7, #16]
 800a278:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d009      	beq.n	800a294 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800a280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a282:	015a      	lsls	r2, r3, #5
 800a284:	69fb      	ldr	r3, [r7, #28]
 800a286:	4413      	add	r3, r2
 800a288:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a28c:	461a      	mov	r2, r3
 800a28e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a292:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800a294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a296:	3301      	adds	r3, #1
 800a298:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800a29a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a29c:	085b      	lsrs	r3, r3, #1
 800a29e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800a2a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	f47f af62 	bne.w	800a16c <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	4618      	mov	r0, r3
 800a2ae:	f008 fa4d 	bl	801274c <USB_ReadInterrupts>
 800a2b2:	4603      	mov	r3, r0
 800a2b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a2b8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a2bc:	f040 80db 	bne.w	800a476 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	4618      	mov	r0, r3
 800a2c6:	f008 fa6e 	bl	80127a6 <USB_ReadDevAllInEpInterrupt>
 800a2ca:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800a2cc:	2300      	movs	r3, #0
 800a2ce:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800a2d0:	e0cd      	b.n	800a46e <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800a2d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2d4:	f003 0301 	and.w	r3, r3, #1
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	f000 80c2 	beq.w	800a462 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a2e4:	b2d2      	uxtb	r2, r2
 800a2e6:	4611      	mov	r1, r2
 800a2e8:	4618      	mov	r0, r3
 800a2ea:	f008 fa94 	bl	8012816 <USB_ReadDevInEPInterrupt>
 800a2ee:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800a2f0:	693b      	ldr	r3, [r7, #16]
 800a2f2:	f003 0301 	and.w	r3, r3, #1
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d057      	beq.n	800a3aa <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800a2fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2fc:	f003 030f 	and.w	r3, r3, #15
 800a300:	2201      	movs	r2, #1
 800a302:	fa02 f303 	lsl.w	r3, r2, r3
 800a306:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800a308:	69fb      	ldr	r3, [r7, #28]
 800a30a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a30e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	43db      	mvns	r3, r3
 800a314:	69f9      	ldr	r1, [r7, #28]
 800a316:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a31a:	4013      	ands	r3, r2
 800a31c:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800a31e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a320:	015a      	lsls	r2, r3, #5
 800a322:	69fb      	ldr	r3, [r7, #28]
 800a324:	4413      	add	r3, r2
 800a326:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a32a:	461a      	mov	r2, r3
 800a32c:	2301      	movs	r3, #1
 800a32e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	799b      	ldrb	r3, [r3, #6]
 800a334:	2b01      	cmp	r3, #1
 800a336:	d132      	bne.n	800a39e <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800a338:	6879      	ldr	r1, [r7, #4]
 800a33a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a33c:	4613      	mov	r3, r2
 800a33e:	00db      	lsls	r3, r3, #3
 800a340:	4413      	add	r3, r2
 800a342:	009b      	lsls	r3, r3, #2
 800a344:	440b      	add	r3, r1
 800a346:	3320      	adds	r3, #32
 800a348:	6819      	ldr	r1, [r3, #0]
 800a34a:	6878      	ldr	r0, [r7, #4]
 800a34c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a34e:	4613      	mov	r3, r2
 800a350:	00db      	lsls	r3, r3, #3
 800a352:	4413      	add	r3, r2
 800a354:	009b      	lsls	r3, r3, #2
 800a356:	4403      	add	r3, r0
 800a358:	331c      	adds	r3, #28
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	4419      	add	r1, r3
 800a35e:	6878      	ldr	r0, [r7, #4]
 800a360:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a362:	4613      	mov	r3, r2
 800a364:	00db      	lsls	r3, r3, #3
 800a366:	4413      	add	r3, r2
 800a368:	009b      	lsls	r3, r3, #2
 800a36a:	4403      	add	r3, r0
 800a36c:	3320      	adds	r3, #32
 800a36e:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800a370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a372:	2b00      	cmp	r3, #0
 800a374:	d113      	bne.n	800a39e <HAL_PCD_IRQHandler+0x3a2>
 800a376:	6879      	ldr	r1, [r7, #4]
 800a378:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a37a:	4613      	mov	r3, r2
 800a37c:	00db      	lsls	r3, r3, #3
 800a37e:	4413      	add	r3, r2
 800a380:	009b      	lsls	r3, r3, #2
 800a382:	440b      	add	r3, r1
 800a384:	3324      	adds	r3, #36	@ 0x24
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d108      	bne.n	800a39e <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	6818      	ldr	r0, [r3, #0]
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a396:	461a      	mov	r2, r3
 800a398:	2101      	movs	r1, #1
 800a39a:	f008 fa9d 	bl	80128d8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800a39e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3a0:	b2db      	uxtb	r3, r3
 800a3a2:	4619      	mov	r1, r3
 800a3a4:	6878      	ldr	r0, [r7, #4]
 800a3a6:	f00a fddc 	bl	8014f62 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800a3aa:	693b      	ldr	r3, [r7, #16]
 800a3ac:	f003 0308 	and.w	r3, r3, #8
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d008      	beq.n	800a3c6 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800a3b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3b6:	015a      	lsls	r2, r3, #5
 800a3b8:	69fb      	ldr	r3, [r7, #28]
 800a3ba:	4413      	add	r3, r2
 800a3bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3c0:	461a      	mov	r2, r3
 800a3c2:	2308      	movs	r3, #8
 800a3c4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800a3c6:	693b      	ldr	r3, [r7, #16]
 800a3c8:	f003 0310 	and.w	r3, r3, #16
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d008      	beq.n	800a3e2 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800a3d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3d2:	015a      	lsls	r2, r3, #5
 800a3d4:	69fb      	ldr	r3, [r7, #28]
 800a3d6:	4413      	add	r3, r2
 800a3d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3dc:	461a      	mov	r2, r3
 800a3de:	2310      	movs	r3, #16
 800a3e0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800a3e2:	693b      	ldr	r3, [r7, #16]
 800a3e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d008      	beq.n	800a3fe <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800a3ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3ee:	015a      	lsls	r2, r3, #5
 800a3f0:	69fb      	ldr	r3, [r7, #28]
 800a3f2:	4413      	add	r3, r2
 800a3f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3f8:	461a      	mov	r2, r3
 800a3fa:	2340      	movs	r3, #64	@ 0x40
 800a3fc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800a3fe:	693b      	ldr	r3, [r7, #16]
 800a400:	f003 0302 	and.w	r3, r3, #2
 800a404:	2b00      	cmp	r3, #0
 800a406:	d023      	beq.n	800a450 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800a408:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a40a:	6a38      	ldr	r0, [r7, #32]
 800a40c:	f007 fa7c 	bl	8011908 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800a410:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a412:	4613      	mov	r3, r2
 800a414:	00db      	lsls	r3, r3, #3
 800a416:	4413      	add	r3, r2
 800a418:	009b      	lsls	r3, r3, #2
 800a41a:	3310      	adds	r3, #16
 800a41c:	687a      	ldr	r2, [r7, #4]
 800a41e:	4413      	add	r3, r2
 800a420:	3304      	adds	r3, #4
 800a422:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800a424:	697b      	ldr	r3, [r7, #20]
 800a426:	78db      	ldrb	r3, [r3, #3]
 800a428:	2b01      	cmp	r3, #1
 800a42a:	d108      	bne.n	800a43e <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800a42c:	697b      	ldr	r3, [r7, #20]
 800a42e:	2200      	movs	r2, #0
 800a430:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800a432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a434:	b2db      	uxtb	r3, r3
 800a436:	4619      	mov	r1, r3
 800a438:	6878      	ldr	r0, [r7, #4]
 800a43a:	f00a fe29 	bl	8015090 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800a43e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a440:	015a      	lsls	r2, r3, #5
 800a442:	69fb      	ldr	r3, [r7, #28]
 800a444:	4413      	add	r3, r2
 800a446:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a44a:	461a      	mov	r2, r3
 800a44c:	2302      	movs	r3, #2
 800a44e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800a450:	693b      	ldr	r3, [r7, #16]
 800a452:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a456:	2b00      	cmp	r3, #0
 800a458:	d003      	beq.n	800a462 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800a45a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a45c:	6878      	ldr	r0, [r7, #4]
 800a45e:	f000 fcea 	bl	800ae36 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800a462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a464:	3301      	adds	r3, #1
 800a466:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800a468:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a46a:	085b      	lsrs	r3, r3, #1
 800a46c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800a46e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a470:	2b00      	cmp	r3, #0
 800a472:	f47f af2e 	bne.w	800a2d2 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	4618      	mov	r0, r3
 800a47c:	f008 f966 	bl	801274c <USB_ReadInterrupts>
 800a480:	4603      	mov	r3, r0
 800a482:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a486:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a48a:	d122      	bne.n	800a4d2 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800a48c:	69fb      	ldr	r3, [r7, #28]
 800a48e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a492:	685b      	ldr	r3, [r3, #4]
 800a494:	69fa      	ldr	r2, [r7, #28]
 800a496:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a49a:	f023 0301 	bic.w	r3, r3, #1
 800a49e:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800a4a6:	2b01      	cmp	r3, #1
 800a4a8:	d108      	bne.n	800a4bc <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	2200      	movs	r2, #0
 800a4ae:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800a4b2:	2100      	movs	r1, #0
 800a4b4:	6878      	ldr	r0, [r7, #4]
 800a4b6:	f000 fef5 	bl	800b2a4 <HAL_PCDEx_LPM_Callback>
 800a4ba:	e002      	b.n	800a4c2 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800a4bc:	6878      	ldr	r0, [r7, #4]
 800a4be:	f00a fdc7 	bl	8015050 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	695a      	ldr	r2, [r3, #20]
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800a4d0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	4618      	mov	r0, r3
 800a4d8:	f008 f938 	bl	801274c <USB_ReadInterrupts>
 800a4dc:	4603      	mov	r3, r0
 800a4de:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a4e2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a4e6:	d112      	bne.n	800a50e <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800a4e8:	69fb      	ldr	r3, [r7, #28]
 800a4ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a4ee:	689b      	ldr	r3, [r3, #8]
 800a4f0:	f003 0301 	and.w	r3, r3, #1
 800a4f4:	2b01      	cmp	r3, #1
 800a4f6:	d102      	bne.n	800a4fe <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800a4f8:	6878      	ldr	r0, [r7, #4]
 800a4fa:	f00a fd83 	bl	8015004 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	695a      	ldr	r2, [r3, #20]
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800a50c:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	4618      	mov	r0, r3
 800a514:	f008 f91a 	bl	801274c <USB_ReadInterrupts>
 800a518:	4603      	mov	r3, r0
 800a51a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a51e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a522:	d121      	bne.n	800a568 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	695a      	ldr	r2, [r3, #20]
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 800a532:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d111      	bne.n	800a562 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	2201      	movs	r2, #1
 800a542:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a54c:	089b      	lsrs	r3, r3, #2
 800a54e:	f003 020f 	and.w	r2, r3, #15
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800a558:	2101      	movs	r1, #1
 800a55a:	6878      	ldr	r0, [r7, #4]
 800a55c:	f000 fea2 	bl	800b2a4 <HAL_PCDEx_LPM_Callback>
 800a560:	e002      	b.n	800a568 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800a562:	6878      	ldr	r0, [r7, #4]
 800a564:	f00a fd4e 	bl	8015004 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	4618      	mov	r0, r3
 800a56e:	f008 f8ed 	bl	801274c <USB_ReadInterrupts>
 800a572:	4603      	mov	r3, r0
 800a574:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a578:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a57c:	f040 80b7 	bne.w	800a6ee <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800a580:	69fb      	ldr	r3, [r7, #28]
 800a582:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a586:	685b      	ldr	r3, [r3, #4]
 800a588:	69fa      	ldr	r2, [r7, #28]
 800a58a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a58e:	f023 0301 	bic.w	r3, r3, #1
 800a592:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	2110      	movs	r1, #16
 800a59a:	4618      	mov	r0, r3
 800a59c:	f007 f9b4 	bl	8011908 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a5a0:	2300      	movs	r3, #0
 800a5a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a5a4:	e046      	b.n	800a634 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800a5a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5a8:	015a      	lsls	r2, r3, #5
 800a5aa:	69fb      	ldr	r3, [r7, #28]
 800a5ac:	4413      	add	r3, r2
 800a5ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a5b2:	461a      	mov	r2, r3
 800a5b4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a5b8:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800a5ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5bc:	015a      	lsls	r2, r3, #5
 800a5be:	69fb      	ldr	r3, [r7, #28]
 800a5c0:	4413      	add	r3, r2
 800a5c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a5ca:	0151      	lsls	r1, r2, #5
 800a5cc:	69fa      	ldr	r2, [r7, #28]
 800a5ce:	440a      	add	r2, r1
 800a5d0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a5d4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a5d8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800a5da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5dc:	015a      	lsls	r2, r3, #5
 800a5de:	69fb      	ldr	r3, [r7, #28]
 800a5e0:	4413      	add	r3, r2
 800a5e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5e6:	461a      	mov	r2, r3
 800a5e8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a5ec:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800a5ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5f0:	015a      	lsls	r2, r3, #5
 800a5f2:	69fb      	ldr	r3, [r7, #28]
 800a5f4:	4413      	add	r3, r2
 800a5f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a5fe:	0151      	lsls	r1, r2, #5
 800a600:	69fa      	ldr	r2, [r7, #28]
 800a602:	440a      	add	r2, r1
 800a604:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a608:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a60c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800a60e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a610:	015a      	lsls	r2, r3, #5
 800a612:	69fb      	ldr	r3, [r7, #28]
 800a614:	4413      	add	r3, r2
 800a616:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a61e:	0151      	lsls	r1, r2, #5
 800a620:	69fa      	ldr	r2, [r7, #28]
 800a622:	440a      	add	r2, r1
 800a624:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a628:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a62c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a62e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a630:	3301      	adds	r3, #1
 800a632:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	791b      	ldrb	r3, [r3, #4]
 800a638:	461a      	mov	r2, r3
 800a63a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a63c:	4293      	cmp	r3, r2
 800a63e:	d3b2      	bcc.n	800a5a6 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800a640:	69fb      	ldr	r3, [r7, #28]
 800a642:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a646:	69db      	ldr	r3, [r3, #28]
 800a648:	69fa      	ldr	r2, [r7, #28]
 800a64a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a64e:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800a652:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	7bdb      	ldrb	r3, [r3, #15]
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d016      	beq.n	800a68a <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800a65c:	69fb      	ldr	r3, [r7, #28]
 800a65e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a662:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a666:	69fa      	ldr	r2, [r7, #28]
 800a668:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a66c:	f043 030b 	orr.w	r3, r3, #11
 800a670:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800a674:	69fb      	ldr	r3, [r7, #28]
 800a676:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a67a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a67c:	69fa      	ldr	r2, [r7, #28]
 800a67e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a682:	f043 030b 	orr.w	r3, r3, #11
 800a686:	6453      	str	r3, [r2, #68]	@ 0x44
 800a688:	e015      	b.n	800a6b6 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800a68a:	69fb      	ldr	r3, [r7, #28]
 800a68c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a690:	695a      	ldr	r2, [r3, #20]
 800a692:	69fb      	ldr	r3, [r7, #28]
 800a694:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a698:	4619      	mov	r1, r3
 800a69a:	f242 032b 	movw	r3, #8235	@ 0x202b
 800a69e:	4313      	orrs	r3, r2
 800a6a0:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800a6a2:	69fb      	ldr	r3, [r7, #28]
 800a6a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a6a8:	691b      	ldr	r3, [r3, #16]
 800a6aa:	69fa      	ldr	r2, [r7, #28]
 800a6ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a6b0:	f043 030b 	orr.w	r3, r3, #11
 800a6b4:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800a6b6:	69fb      	ldr	r3, [r7, #28]
 800a6b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	69fa      	ldr	r2, [r7, #28]
 800a6c0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a6c4:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800a6c8:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	6818      	ldr	r0, [r3, #0]
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800a6d8:	461a      	mov	r2, r3
 800a6da:	f008 f8fd 	bl	80128d8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	695a      	ldr	r2, [r3, #20]
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800a6ec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	4618      	mov	r0, r3
 800a6f4:	f008 f82a 	bl	801274c <USB_ReadInterrupts>
 800a6f8:	4603      	mov	r3, r0
 800a6fa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a6fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a702:	d123      	bne.n	800a74c <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	4618      	mov	r0, r3
 800a70a:	f008 f8c1 	bl	8012890 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	4618      	mov	r0, r3
 800a714:	f007 f971 	bl	80119fa <USB_GetDevSpeed>
 800a718:	4603      	mov	r3, r0
 800a71a:	461a      	mov	r2, r3
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681c      	ldr	r4, [r3, #0]
 800a724:	f001 fd9e 	bl	800c264 <HAL_RCC_GetHCLKFreq>
 800a728:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800a72e:	461a      	mov	r2, r3
 800a730:	4620      	mov	r0, r4
 800a732:	f006 fe7b 	bl	801142c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800a736:	6878      	ldr	r0, [r7, #4]
 800a738:	f00a fc3b 	bl	8014fb2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	695a      	ldr	r2, [r3, #20]
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800a74a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	4618      	mov	r0, r3
 800a752:	f007 fffb 	bl	801274c <USB_ReadInterrupts>
 800a756:	4603      	mov	r3, r0
 800a758:	f003 0308 	and.w	r3, r3, #8
 800a75c:	2b08      	cmp	r3, #8
 800a75e:	d10a      	bne.n	800a776 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800a760:	6878      	ldr	r0, [r7, #4]
 800a762:	f00a fc18 	bl	8014f96 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	695a      	ldr	r2, [r3, #20]
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	f002 0208 	and.w	r2, r2, #8
 800a774:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	4618      	mov	r0, r3
 800a77c:	f007 ffe6 	bl	801274c <USB_ReadInterrupts>
 800a780:	4603      	mov	r3, r0
 800a782:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a786:	2b80      	cmp	r3, #128	@ 0x80
 800a788:	d123      	bne.n	800a7d2 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800a78a:	6a3b      	ldr	r3, [r7, #32]
 800a78c:	699b      	ldr	r3, [r3, #24]
 800a78e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a792:	6a3b      	ldr	r3, [r7, #32]
 800a794:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a796:	2301      	movs	r3, #1
 800a798:	627b      	str	r3, [r7, #36]	@ 0x24
 800a79a:	e014      	b.n	800a7c6 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800a79c:	6879      	ldr	r1, [r7, #4]
 800a79e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a7a0:	4613      	mov	r3, r2
 800a7a2:	00db      	lsls	r3, r3, #3
 800a7a4:	4413      	add	r3, r2
 800a7a6:	009b      	lsls	r3, r3, #2
 800a7a8:	440b      	add	r3, r1
 800a7aa:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800a7ae:	781b      	ldrb	r3, [r3, #0]
 800a7b0:	2b01      	cmp	r3, #1
 800a7b2:	d105      	bne.n	800a7c0 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800a7b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7b6:	b2db      	uxtb	r3, r3
 800a7b8:	4619      	mov	r1, r3
 800a7ba:	6878      	ldr	r0, [r7, #4]
 800a7bc:	f000 fb0a 	bl	800add4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a7c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7c2:	3301      	adds	r3, #1
 800a7c4:	627b      	str	r3, [r7, #36]	@ 0x24
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	791b      	ldrb	r3, [r3, #4]
 800a7ca:	461a      	mov	r2, r3
 800a7cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7ce:	4293      	cmp	r3, r2
 800a7d0:	d3e4      	bcc.n	800a79c <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	4618      	mov	r0, r3
 800a7d8:	f007 ffb8 	bl	801274c <USB_ReadInterrupts>
 800a7dc:	4603      	mov	r3, r0
 800a7de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a7e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a7e6:	d13c      	bne.n	800a862 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a7e8:	2301      	movs	r3, #1
 800a7ea:	627b      	str	r3, [r7, #36]	@ 0x24
 800a7ec:	e02b      	b.n	800a846 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800a7ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7f0:	015a      	lsls	r2, r3, #5
 800a7f2:	69fb      	ldr	r3, [r7, #28]
 800a7f4:	4413      	add	r3, r2
 800a7f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a7fe:	6879      	ldr	r1, [r7, #4]
 800a800:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a802:	4613      	mov	r3, r2
 800a804:	00db      	lsls	r3, r3, #3
 800a806:	4413      	add	r3, r2
 800a808:	009b      	lsls	r3, r3, #2
 800a80a:	440b      	add	r3, r1
 800a80c:	3318      	adds	r3, #24
 800a80e:	781b      	ldrb	r3, [r3, #0]
 800a810:	2b01      	cmp	r3, #1
 800a812:	d115      	bne.n	800a840 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800a814:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a816:	2b00      	cmp	r3, #0
 800a818:	da12      	bge.n	800a840 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800a81a:	6879      	ldr	r1, [r7, #4]
 800a81c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a81e:	4613      	mov	r3, r2
 800a820:	00db      	lsls	r3, r3, #3
 800a822:	4413      	add	r3, r2
 800a824:	009b      	lsls	r3, r3, #2
 800a826:	440b      	add	r3, r1
 800a828:	3317      	adds	r3, #23
 800a82a:	2201      	movs	r2, #1
 800a82c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800a82e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a830:	b2db      	uxtb	r3, r3
 800a832:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a836:	b2db      	uxtb	r3, r3
 800a838:	4619      	mov	r1, r3
 800a83a:	6878      	ldr	r0, [r7, #4]
 800a83c:	f000 faca 	bl	800add4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a842:	3301      	adds	r3, #1
 800a844:	627b      	str	r3, [r7, #36]	@ 0x24
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	791b      	ldrb	r3, [r3, #4]
 800a84a:	461a      	mov	r2, r3
 800a84c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a84e:	4293      	cmp	r3, r2
 800a850:	d3cd      	bcc.n	800a7ee <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	695a      	ldr	r2, [r3, #20]
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800a860:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	4618      	mov	r0, r3
 800a868:	f007 ff70 	bl	801274c <USB_ReadInterrupts>
 800a86c:	4603      	mov	r3, r0
 800a86e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a872:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a876:	d156      	bne.n	800a926 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a878:	2301      	movs	r3, #1
 800a87a:	627b      	str	r3, [r7, #36]	@ 0x24
 800a87c:	e045      	b.n	800a90a <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800a87e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a880:	015a      	lsls	r2, r3, #5
 800a882:	69fb      	ldr	r3, [r7, #28]
 800a884:	4413      	add	r3, r2
 800a886:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800a88e:	6879      	ldr	r1, [r7, #4]
 800a890:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a892:	4613      	mov	r3, r2
 800a894:	00db      	lsls	r3, r3, #3
 800a896:	4413      	add	r3, r2
 800a898:	009b      	lsls	r3, r3, #2
 800a89a:	440b      	add	r3, r1
 800a89c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800a8a0:	781b      	ldrb	r3, [r3, #0]
 800a8a2:	2b01      	cmp	r3, #1
 800a8a4:	d12e      	bne.n	800a904 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800a8a6:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	da2b      	bge.n	800a904 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800a8ac:	69bb      	ldr	r3, [r7, #24]
 800a8ae:	0c1a      	lsrs	r2, r3, #16
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800a8b6:	4053      	eors	r3, r2
 800a8b8:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d121      	bne.n	800a904 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800a8c0:	6879      	ldr	r1, [r7, #4]
 800a8c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a8c4:	4613      	mov	r3, r2
 800a8c6:	00db      	lsls	r3, r3, #3
 800a8c8:	4413      	add	r3, r2
 800a8ca:	009b      	lsls	r3, r3, #2
 800a8cc:	440b      	add	r3, r1
 800a8ce:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800a8d2:	2201      	movs	r2, #1
 800a8d4:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800a8d6:	6a3b      	ldr	r3, [r7, #32]
 800a8d8:	699b      	ldr	r3, [r3, #24]
 800a8da:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a8de:	6a3b      	ldr	r3, [r7, #32]
 800a8e0:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800a8e2:	6a3b      	ldr	r3, [r7, #32]
 800a8e4:	695b      	ldr	r3, [r3, #20]
 800a8e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d10a      	bne.n	800a904 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800a8ee:	69fb      	ldr	r3, [r7, #28]
 800a8f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a8f4:	685b      	ldr	r3, [r3, #4]
 800a8f6:	69fa      	ldr	r2, [r7, #28]
 800a8f8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a8fc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a900:	6053      	str	r3, [r2, #4]
            break;
 800a902:	e008      	b.n	800a916 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a906:	3301      	adds	r3, #1
 800a908:	627b      	str	r3, [r7, #36]	@ 0x24
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	791b      	ldrb	r3, [r3, #4]
 800a90e:	461a      	mov	r2, r3
 800a910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a912:	4293      	cmp	r3, r2
 800a914:	d3b3      	bcc.n	800a87e <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	695a      	ldr	r2, [r3, #20]
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800a924:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	4618      	mov	r0, r3
 800a92c:	f007 ff0e 	bl	801274c <USB_ReadInterrupts>
 800a930:	4603      	mov	r3, r0
 800a932:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a936:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a93a:	d10a      	bne.n	800a952 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800a93c:	6878      	ldr	r0, [r7, #4]
 800a93e:	f00a fbb9 	bl	80150b4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	695a      	ldr	r2, [r3, #20]
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800a950:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	4618      	mov	r0, r3
 800a958:	f007 fef8 	bl	801274c <USB_ReadInterrupts>
 800a95c:	4603      	mov	r3, r0
 800a95e:	f003 0304 	and.w	r3, r3, #4
 800a962:	2b04      	cmp	r3, #4
 800a964:	d115      	bne.n	800a992 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	685b      	ldr	r3, [r3, #4]
 800a96c:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800a96e:	69bb      	ldr	r3, [r7, #24]
 800a970:	f003 0304 	and.w	r3, r3, #4
 800a974:	2b00      	cmp	r3, #0
 800a976:	d002      	beq.n	800a97e <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800a978:	6878      	ldr	r0, [r7, #4]
 800a97a:	f00a fba9 	bl	80150d0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	6859      	ldr	r1, [r3, #4]
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	69ba      	ldr	r2, [r7, #24]
 800a98a:	430a      	orrs	r2, r1
 800a98c:	605a      	str	r2, [r3, #4]
 800a98e:	e000      	b.n	800a992 <HAL_PCD_IRQHandler+0x996>
      return;
 800a990:	bf00      	nop
    }
  }
}
 800a992:	3734      	adds	r7, #52	@ 0x34
 800a994:	46bd      	mov	sp, r7
 800a996:	bd90      	pop	{r4, r7, pc}

0800a998 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800a998:	b580      	push	{r7, lr}
 800a99a:	b082      	sub	sp, #8
 800a99c:	af00      	add	r7, sp, #0
 800a99e:	6078      	str	r0, [r7, #4]
 800a9a0:	460b      	mov	r3, r1
 800a9a2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800a9aa:	2b01      	cmp	r3, #1
 800a9ac:	d101      	bne.n	800a9b2 <HAL_PCD_SetAddress+0x1a>
 800a9ae:	2302      	movs	r3, #2
 800a9b0:	e012      	b.n	800a9d8 <HAL_PCD_SetAddress+0x40>
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	2201      	movs	r2, #1
 800a9b6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	78fa      	ldrb	r2, [r7, #3]
 800a9be:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	78fa      	ldrb	r2, [r7, #3]
 800a9c6:	4611      	mov	r1, r2
 800a9c8:	4618      	mov	r0, r3
 800a9ca:	f007 fe57 	bl	801267c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	2200      	movs	r2, #0
 800a9d2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800a9d6:	2300      	movs	r3, #0
}
 800a9d8:	4618      	mov	r0, r3
 800a9da:	3708      	adds	r7, #8
 800a9dc:	46bd      	mov	sp, r7
 800a9de:	bd80      	pop	{r7, pc}

0800a9e0 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800a9e0:	b580      	push	{r7, lr}
 800a9e2:	b084      	sub	sp, #16
 800a9e4:	af00      	add	r7, sp, #0
 800a9e6:	6078      	str	r0, [r7, #4]
 800a9e8:	4608      	mov	r0, r1
 800a9ea:	4611      	mov	r1, r2
 800a9ec:	461a      	mov	r2, r3
 800a9ee:	4603      	mov	r3, r0
 800a9f0:	70fb      	strb	r3, [r7, #3]
 800a9f2:	460b      	mov	r3, r1
 800a9f4:	803b      	strh	r3, [r7, #0]
 800a9f6:	4613      	mov	r3, r2
 800a9f8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800a9fa:	2300      	movs	r3, #0
 800a9fc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800a9fe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	da0f      	bge.n	800aa26 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800aa06:	78fb      	ldrb	r3, [r7, #3]
 800aa08:	f003 020f 	and.w	r2, r3, #15
 800aa0c:	4613      	mov	r3, r2
 800aa0e:	00db      	lsls	r3, r3, #3
 800aa10:	4413      	add	r3, r2
 800aa12:	009b      	lsls	r3, r3, #2
 800aa14:	3310      	adds	r3, #16
 800aa16:	687a      	ldr	r2, [r7, #4]
 800aa18:	4413      	add	r3, r2
 800aa1a:	3304      	adds	r3, #4
 800aa1c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	2201      	movs	r2, #1
 800aa22:	705a      	strb	r2, [r3, #1]
 800aa24:	e00f      	b.n	800aa46 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800aa26:	78fb      	ldrb	r3, [r7, #3]
 800aa28:	f003 020f 	and.w	r2, r3, #15
 800aa2c:	4613      	mov	r3, r2
 800aa2e:	00db      	lsls	r3, r3, #3
 800aa30:	4413      	add	r3, r2
 800aa32:	009b      	lsls	r3, r3, #2
 800aa34:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800aa38:	687a      	ldr	r2, [r7, #4]
 800aa3a:	4413      	add	r3, r2
 800aa3c:	3304      	adds	r3, #4
 800aa3e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	2200      	movs	r2, #0
 800aa44:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800aa46:	78fb      	ldrb	r3, [r7, #3]
 800aa48:	f003 030f 	and.w	r3, r3, #15
 800aa4c:	b2da      	uxtb	r2, r3
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800aa52:	883b      	ldrh	r3, [r7, #0]
 800aa54:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	78ba      	ldrb	r2, [r7, #2]
 800aa60:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	785b      	ldrb	r3, [r3, #1]
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d004      	beq.n	800aa74 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	781b      	ldrb	r3, [r3, #0]
 800aa6e:	461a      	mov	r2, r3
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800aa74:	78bb      	ldrb	r3, [r7, #2]
 800aa76:	2b02      	cmp	r3, #2
 800aa78:	d102      	bne.n	800aa80 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	2200      	movs	r2, #0
 800aa7e:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800aa86:	2b01      	cmp	r3, #1
 800aa88:	d101      	bne.n	800aa8e <HAL_PCD_EP_Open+0xae>
 800aa8a:	2302      	movs	r3, #2
 800aa8c:	e00e      	b.n	800aaac <HAL_PCD_EP_Open+0xcc>
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	2201      	movs	r2, #1
 800aa92:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	68f9      	ldr	r1, [r7, #12]
 800aa9c:	4618      	mov	r0, r3
 800aa9e:	f006 ffd1 	bl	8011a44 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	2200      	movs	r2, #0
 800aaa6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800aaaa:	7afb      	ldrb	r3, [r7, #11]
}
 800aaac:	4618      	mov	r0, r3
 800aaae:	3710      	adds	r7, #16
 800aab0:	46bd      	mov	sp, r7
 800aab2:	bd80      	pop	{r7, pc}

0800aab4 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800aab4:	b580      	push	{r7, lr}
 800aab6:	b084      	sub	sp, #16
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	6078      	str	r0, [r7, #4]
 800aabc:	460b      	mov	r3, r1
 800aabe:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800aac0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	da0f      	bge.n	800aae8 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800aac8:	78fb      	ldrb	r3, [r7, #3]
 800aaca:	f003 020f 	and.w	r2, r3, #15
 800aace:	4613      	mov	r3, r2
 800aad0:	00db      	lsls	r3, r3, #3
 800aad2:	4413      	add	r3, r2
 800aad4:	009b      	lsls	r3, r3, #2
 800aad6:	3310      	adds	r3, #16
 800aad8:	687a      	ldr	r2, [r7, #4]
 800aada:	4413      	add	r3, r2
 800aadc:	3304      	adds	r3, #4
 800aade:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	2201      	movs	r2, #1
 800aae4:	705a      	strb	r2, [r3, #1]
 800aae6:	e00f      	b.n	800ab08 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800aae8:	78fb      	ldrb	r3, [r7, #3]
 800aaea:	f003 020f 	and.w	r2, r3, #15
 800aaee:	4613      	mov	r3, r2
 800aaf0:	00db      	lsls	r3, r3, #3
 800aaf2:	4413      	add	r3, r2
 800aaf4:	009b      	lsls	r3, r3, #2
 800aaf6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800aafa:	687a      	ldr	r2, [r7, #4]
 800aafc:	4413      	add	r3, r2
 800aafe:	3304      	adds	r3, #4
 800ab00:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	2200      	movs	r2, #0
 800ab06:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800ab08:	78fb      	ldrb	r3, [r7, #3]
 800ab0a:	f003 030f 	and.w	r3, r3, #15
 800ab0e:	b2da      	uxtb	r2, r3
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800ab1a:	2b01      	cmp	r3, #1
 800ab1c:	d101      	bne.n	800ab22 <HAL_PCD_EP_Close+0x6e>
 800ab1e:	2302      	movs	r3, #2
 800ab20:	e00e      	b.n	800ab40 <HAL_PCD_EP_Close+0x8c>
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	2201      	movs	r2, #1
 800ab26:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	68f9      	ldr	r1, [r7, #12]
 800ab30:	4618      	mov	r0, r3
 800ab32:	f007 f80f 	bl	8011b54 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	2200      	movs	r2, #0
 800ab3a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800ab3e:	2300      	movs	r3, #0
}
 800ab40:	4618      	mov	r0, r3
 800ab42:	3710      	adds	r7, #16
 800ab44:	46bd      	mov	sp, r7
 800ab46:	bd80      	pop	{r7, pc}

0800ab48 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800ab48:	b580      	push	{r7, lr}
 800ab4a:	b086      	sub	sp, #24
 800ab4c:	af00      	add	r7, sp, #0
 800ab4e:	60f8      	str	r0, [r7, #12]
 800ab50:	607a      	str	r2, [r7, #4]
 800ab52:	603b      	str	r3, [r7, #0]
 800ab54:	460b      	mov	r3, r1
 800ab56:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800ab58:	7afb      	ldrb	r3, [r7, #11]
 800ab5a:	f003 020f 	and.w	r2, r3, #15
 800ab5e:	4613      	mov	r3, r2
 800ab60:	00db      	lsls	r3, r3, #3
 800ab62:	4413      	add	r3, r2
 800ab64:	009b      	lsls	r3, r3, #2
 800ab66:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800ab6a:	68fa      	ldr	r2, [r7, #12]
 800ab6c:	4413      	add	r3, r2
 800ab6e:	3304      	adds	r3, #4
 800ab70:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800ab72:	697b      	ldr	r3, [r7, #20]
 800ab74:	687a      	ldr	r2, [r7, #4]
 800ab76:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800ab78:	697b      	ldr	r3, [r7, #20]
 800ab7a:	683a      	ldr	r2, [r7, #0]
 800ab7c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800ab7e:	697b      	ldr	r3, [r7, #20]
 800ab80:	2200      	movs	r2, #0
 800ab82:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800ab84:	697b      	ldr	r3, [r7, #20]
 800ab86:	2200      	movs	r2, #0
 800ab88:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800ab8a:	7afb      	ldrb	r3, [r7, #11]
 800ab8c:	f003 030f 	and.w	r3, r3, #15
 800ab90:	b2da      	uxtb	r2, r3
 800ab92:	697b      	ldr	r3, [r7, #20]
 800ab94:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	799b      	ldrb	r3, [r3, #6]
 800ab9a:	2b01      	cmp	r3, #1
 800ab9c:	d102      	bne.n	800aba4 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800ab9e:	687a      	ldr	r2, [r7, #4]
 800aba0:	697b      	ldr	r3, [r7, #20]
 800aba2:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	6818      	ldr	r0, [r3, #0]
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	799b      	ldrb	r3, [r3, #6]
 800abac:	461a      	mov	r2, r3
 800abae:	6979      	ldr	r1, [r7, #20]
 800abb0:	f007 f8ac 	bl	8011d0c <USB_EPStartXfer>

  return HAL_OK;
 800abb4:	2300      	movs	r3, #0
}
 800abb6:	4618      	mov	r0, r3
 800abb8:	3718      	adds	r7, #24
 800abba:	46bd      	mov	sp, r7
 800abbc:	bd80      	pop	{r7, pc}

0800abbe <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800abbe:	b480      	push	{r7}
 800abc0:	b083      	sub	sp, #12
 800abc2:	af00      	add	r7, sp, #0
 800abc4:	6078      	str	r0, [r7, #4]
 800abc6:	460b      	mov	r3, r1
 800abc8:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800abca:	78fb      	ldrb	r3, [r7, #3]
 800abcc:	f003 020f 	and.w	r2, r3, #15
 800abd0:	6879      	ldr	r1, [r7, #4]
 800abd2:	4613      	mov	r3, r2
 800abd4:	00db      	lsls	r3, r3, #3
 800abd6:	4413      	add	r3, r2
 800abd8:	009b      	lsls	r3, r3, #2
 800abda:	440b      	add	r3, r1
 800abdc:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800abe0:	681b      	ldr	r3, [r3, #0]
}
 800abe2:	4618      	mov	r0, r3
 800abe4:	370c      	adds	r7, #12
 800abe6:	46bd      	mov	sp, r7
 800abe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abec:	4770      	bx	lr

0800abee <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800abee:	b580      	push	{r7, lr}
 800abf0:	b086      	sub	sp, #24
 800abf2:	af00      	add	r7, sp, #0
 800abf4:	60f8      	str	r0, [r7, #12]
 800abf6:	607a      	str	r2, [r7, #4]
 800abf8:	603b      	str	r3, [r7, #0]
 800abfa:	460b      	mov	r3, r1
 800abfc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800abfe:	7afb      	ldrb	r3, [r7, #11]
 800ac00:	f003 020f 	and.w	r2, r3, #15
 800ac04:	4613      	mov	r3, r2
 800ac06:	00db      	lsls	r3, r3, #3
 800ac08:	4413      	add	r3, r2
 800ac0a:	009b      	lsls	r3, r3, #2
 800ac0c:	3310      	adds	r3, #16
 800ac0e:	68fa      	ldr	r2, [r7, #12]
 800ac10:	4413      	add	r3, r2
 800ac12:	3304      	adds	r3, #4
 800ac14:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800ac16:	697b      	ldr	r3, [r7, #20]
 800ac18:	687a      	ldr	r2, [r7, #4]
 800ac1a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800ac1c:	697b      	ldr	r3, [r7, #20]
 800ac1e:	683a      	ldr	r2, [r7, #0]
 800ac20:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800ac22:	697b      	ldr	r3, [r7, #20]
 800ac24:	2200      	movs	r2, #0
 800ac26:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800ac28:	697b      	ldr	r3, [r7, #20]
 800ac2a:	2201      	movs	r2, #1
 800ac2c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800ac2e:	7afb      	ldrb	r3, [r7, #11]
 800ac30:	f003 030f 	and.w	r3, r3, #15
 800ac34:	b2da      	uxtb	r2, r3
 800ac36:	697b      	ldr	r3, [r7, #20]
 800ac38:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	799b      	ldrb	r3, [r3, #6]
 800ac3e:	2b01      	cmp	r3, #1
 800ac40:	d102      	bne.n	800ac48 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800ac42:	687a      	ldr	r2, [r7, #4]
 800ac44:	697b      	ldr	r3, [r7, #20]
 800ac46:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	6818      	ldr	r0, [r3, #0]
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	799b      	ldrb	r3, [r3, #6]
 800ac50:	461a      	mov	r2, r3
 800ac52:	6979      	ldr	r1, [r7, #20]
 800ac54:	f007 f85a 	bl	8011d0c <USB_EPStartXfer>

  return HAL_OK;
 800ac58:	2300      	movs	r3, #0
}
 800ac5a:	4618      	mov	r0, r3
 800ac5c:	3718      	adds	r7, #24
 800ac5e:	46bd      	mov	sp, r7
 800ac60:	bd80      	pop	{r7, pc}

0800ac62 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800ac62:	b580      	push	{r7, lr}
 800ac64:	b084      	sub	sp, #16
 800ac66:	af00      	add	r7, sp, #0
 800ac68:	6078      	str	r0, [r7, #4]
 800ac6a:	460b      	mov	r3, r1
 800ac6c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800ac6e:	78fb      	ldrb	r3, [r7, #3]
 800ac70:	f003 030f 	and.w	r3, r3, #15
 800ac74:	687a      	ldr	r2, [r7, #4]
 800ac76:	7912      	ldrb	r2, [r2, #4]
 800ac78:	4293      	cmp	r3, r2
 800ac7a:	d901      	bls.n	800ac80 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800ac7c:	2301      	movs	r3, #1
 800ac7e:	e04f      	b.n	800ad20 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800ac80:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	da0f      	bge.n	800aca8 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ac88:	78fb      	ldrb	r3, [r7, #3]
 800ac8a:	f003 020f 	and.w	r2, r3, #15
 800ac8e:	4613      	mov	r3, r2
 800ac90:	00db      	lsls	r3, r3, #3
 800ac92:	4413      	add	r3, r2
 800ac94:	009b      	lsls	r3, r3, #2
 800ac96:	3310      	adds	r3, #16
 800ac98:	687a      	ldr	r2, [r7, #4]
 800ac9a:	4413      	add	r3, r2
 800ac9c:	3304      	adds	r3, #4
 800ac9e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	2201      	movs	r2, #1
 800aca4:	705a      	strb	r2, [r3, #1]
 800aca6:	e00d      	b.n	800acc4 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800aca8:	78fa      	ldrb	r2, [r7, #3]
 800acaa:	4613      	mov	r3, r2
 800acac:	00db      	lsls	r3, r3, #3
 800acae:	4413      	add	r3, r2
 800acb0:	009b      	lsls	r3, r3, #2
 800acb2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800acb6:	687a      	ldr	r2, [r7, #4]
 800acb8:	4413      	add	r3, r2
 800acba:	3304      	adds	r3, #4
 800acbc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	2200      	movs	r2, #0
 800acc2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	2201      	movs	r2, #1
 800acc8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800acca:	78fb      	ldrb	r3, [r7, #3]
 800accc:	f003 030f 	and.w	r3, r3, #15
 800acd0:	b2da      	uxtb	r2, r3
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800acdc:	2b01      	cmp	r3, #1
 800acde:	d101      	bne.n	800ace4 <HAL_PCD_EP_SetStall+0x82>
 800ace0:	2302      	movs	r3, #2
 800ace2:	e01d      	b.n	800ad20 <HAL_PCD_EP_SetStall+0xbe>
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	2201      	movs	r2, #1
 800ace8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	68f9      	ldr	r1, [r7, #12]
 800acf2:	4618      	mov	r0, r3
 800acf4:	f007 fbee 	bl	80124d4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800acf8:	78fb      	ldrb	r3, [r7, #3]
 800acfa:	f003 030f 	and.w	r3, r3, #15
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d109      	bne.n	800ad16 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	6818      	ldr	r0, [r3, #0]
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	7999      	ldrb	r1, [r3, #6]
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800ad10:	461a      	mov	r2, r3
 800ad12:	f007 fde1 	bl	80128d8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	2200      	movs	r2, #0
 800ad1a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800ad1e:	2300      	movs	r3, #0
}
 800ad20:	4618      	mov	r0, r3
 800ad22:	3710      	adds	r7, #16
 800ad24:	46bd      	mov	sp, r7
 800ad26:	bd80      	pop	{r7, pc}

0800ad28 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800ad28:	b580      	push	{r7, lr}
 800ad2a:	b084      	sub	sp, #16
 800ad2c:	af00      	add	r7, sp, #0
 800ad2e:	6078      	str	r0, [r7, #4]
 800ad30:	460b      	mov	r3, r1
 800ad32:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800ad34:	78fb      	ldrb	r3, [r7, #3]
 800ad36:	f003 030f 	and.w	r3, r3, #15
 800ad3a:	687a      	ldr	r2, [r7, #4]
 800ad3c:	7912      	ldrb	r2, [r2, #4]
 800ad3e:	4293      	cmp	r3, r2
 800ad40:	d901      	bls.n	800ad46 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800ad42:	2301      	movs	r3, #1
 800ad44:	e042      	b.n	800adcc <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800ad46:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	da0f      	bge.n	800ad6e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ad4e:	78fb      	ldrb	r3, [r7, #3]
 800ad50:	f003 020f 	and.w	r2, r3, #15
 800ad54:	4613      	mov	r3, r2
 800ad56:	00db      	lsls	r3, r3, #3
 800ad58:	4413      	add	r3, r2
 800ad5a:	009b      	lsls	r3, r3, #2
 800ad5c:	3310      	adds	r3, #16
 800ad5e:	687a      	ldr	r2, [r7, #4]
 800ad60:	4413      	add	r3, r2
 800ad62:	3304      	adds	r3, #4
 800ad64:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	2201      	movs	r2, #1
 800ad6a:	705a      	strb	r2, [r3, #1]
 800ad6c:	e00f      	b.n	800ad8e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800ad6e:	78fb      	ldrb	r3, [r7, #3]
 800ad70:	f003 020f 	and.w	r2, r3, #15
 800ad74:	4613      	mov	r3, r2
 800ad76:	00db      	lsls	r3, r3, #3
 800ad78:	4413      	add	r3, r2
 800ad7a:	009b      	lsls	r3, r3, #2
 800ad7c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800ad80:	687a      	ldr	r2, [r7, #4]
 800ad82:	4413      	add	r3, r2
 800ad84:	3304      	adds	r3, #4
 800ad86:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	2200      	movs	r2, #0
 800ad8c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	2200      	movs	r2, #0
 800ad92:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800ad94:	78fb      	ldrb	r3, [r7, #3]
 800ad96:	f003 030f 	and.w	r3, r3, #15
 800ad9a:	b2da      	uxtb	r2, r3
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800ada6:	2b01      	cmp	r3, #1
 800ada8:	d101      	bne.n	800adae <HAL_PCD_EP_ClrStall+0x86>
 800adaa:	2302      	movs	r3, #2
 800adac:	e00e      	b.n	800adcc <HAL_PCD_EP_ClrStall+0xa4>
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	2201      	movs	r2, #1
 800adb2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	68f9      	ldr	r1, [r7, #12]
 800adbc:	4618      	mov	r0, r3
 800adbe:	f007 fbf7 	bl	80125b0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	2200      	movs	r2, #0
 800adc6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800adca:	2300      	movs	r3, #0
}
 800adcc:	4618      	mov	r0, r3
 800adce:	3710      	adds	r7, #16
 800add0:	46bd      	mov	sp, r7
 800add2:	bd80      	pop	{r7, pc}

0800add4 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800add4:	b580      	push	{r7, lr}
 800add6:	b084      	sub	sp, #16
 800add8:	af00      	add	r7, sp, #0
 800adda:	6078      	str	r0, [r7, #4]
 800addc:	460b      	mov	r3, r1
 800adde:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800ade0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	da0c      	bge.n	800ae02 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ade8:	78fb      	ldrb	r3, [r7, #3]
 800adea:	f003 020f 	and.w	r2, r3, #15
 800adee:	4613      	mov	r3, r2
 800adf0:	00db      	lsls	r3, r3, #3
 800adf2:	4413      	add	r3, r2
 800adf4:	009b      	lsls	r3, r3, #2
 800adf6:	3310      	adds	r3, #16
 800adf8:	687a      	ldr	r2, [r7, #4]
 800adfa:	4413      	add	r3, r2
 800adfc:	3304      	adds	r3, #4
 800adfe:	60fb      	str	r3, [r7, #12]
 800ae00:	e00c      	b.n	800ae1c <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800ae02:	78fb      	ldrb	r3, [r7, #3]
 800ae04:	f003 020f 	and.w	r2, r3, #15
 800ae08:	4613      	mov	r3, r2
 800ae0a:	00db      	lsls	r3, r3, #3
 800ae0c:	4413      	add	r3, r2
 800ae0e:	009b      	lsls	r3, r3, #2
 800ae10:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800ae14:	687a      	ldr	r2, [r7, #4]
 800ae16:	4413      	add	r3, r2
 800ae18:	3304      	adds	r3, #4
 800ae1a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	68f9      	ldr	r1, [r7, #12]
 800ae22:	4618      	mov	r0, r3
 800ae24:	f007 fa16 	bl	8012254 <USB_EPStopXfer>
 800ae28:	4603      	mov	r3, r0
 800ae2a:	72fb      	strb	r3, [r7, #11]

  return ret;
 800ae2c:	7afb      	ldrb	r3, [r7, #11]
}
 800ae2e:	4618      	mov	r0, r3
 800ae30:	3710      	adds	r7, #16
 800ae32:	46bd      	mov	sp, r7
 800ae34:	bd80      	pop	{r7, pc}

0800ae36 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800ae36:	b580      	push	{r7, lr}
 800ae38:	b08a      	sub	sp, #40	@ 0x28
 800ae3a:	af02      	add	r7, sp, #8
 800ae3c:	6078      	str	r0, [r7, #4]
 800ae3e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae46:	697b      	ldr	r3, [r7, #20]
 800ae48:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800ae4a:	683a      	ldr	r2, [r7, #0]
 800ae4c:	4613      	mov	r3, r2
 800ae4e:	00db      	lsls	r3, r3, #3
 800ae50:	4413      	add	r3, r2
 800ae52:	009b      	lsls	r3, r3, #2
 800ae54:	3310      	adds	r3, #16
 800ae56:	687a      	ldr	r2, [r7, #4]
 800ae58:	4413      	add	r3, r2
 800ae5a:	3304      	adds	r3, #4
 800ae5c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	695a      	ldr	r2, [r3, #20]
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	691b      	ldr	r3, [r3, #16]
 800ae66:	429a      	cmp	r2, r3
 800ae68:	d901      	bls.n	800ae6e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800ae6a:	2301      	movs	r3, #1
 800ae6c:	e06b      	b.n	800af46 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	691a      	ldr	r2, [r3, #16]
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	695b      	ldr	r3, [r3, #20]
 800ae76:	1ad3      	subs	r3, r2, r3
 800ae78:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	689b      	ldr	r3, [r3, #8]
 800ae7e:	69fa      	ldr	r2, [r7, #28]
 800ae80:	429a      	cmp	r2, r3
 800ae82:	d902      	bls.n	800ae8a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	689b      	ldr	r3, [r3, #8]
 800ae88:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800ae8a:	69fb      	ldr	r3, [r7, #28]
 800ae8c:	3303      	adds	r3, #3
 800ae8e:	089b      	lsrs	r3, r3, #2
 800ae90:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800ae92:	e02a      	b.n	800aeea <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	691a      	ldr	r2, [r3, #16]
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	695b      	ldr	r3, [r3, #20]
 800ae9c:	1ad3      	subs	r3, r2, r3
 800ae9e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	689b      	ldr	r3, [r3, #8]
 800aea4:	69fa      	ldr	r2, [r7, #28]
 800aea6:	429a      	cmp	r2, r3
 800aea8:	d902      	bls.n	800aeb0 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	689b      	ldr	r3, [r3, #8]
 800aeae:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800aeb0:	69fb      	ldr	r3, [r7, #28]
 800aeb2:	3303      	adds	r3, #3
 800aeb4:	089b      	lsrs	r3, r3, #2
 800aeb6:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	68d9      	ldr	r1, [r3, #12]
 800aebc:	683b      	ldr	r3, [r7, #0]
 800aebe:	b2da      	uxtb	r2, r3
 800aec0:	69fb      	ldr	r3, [r7, #28]
 800aec2:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800aec8:	9300      	str	r3, [sp, #0]
 800aeca:	4603      	mov	r3, r0
 800aecc:	6978      	ldr	r0, [r7, #20]
 800aece:	f007 fa6b 	bl	80123a8 <USB_WritePacket>

    ep->xfer_buff  += len;
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	68da      	ldr	r2, [r3, #12]
 800aed6:	69fb      	ldr	r3, [r7, #28]
 800aed8:	441a      	add	r2, r3
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	695a      	ldr	r2, [r3, #20]
 800aee2:	69fb      	ldr	r3, [r7, #28]
 800aee4:	441a      	add	r2, r3
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800aeea:	683b      	ldr	r3, [r7, #0]
 800aeec:	015a      	lsls	r2, r3, #5
 800aeee:	693b      	ldr	r3, [r7, #16]
 800aef0:	4413      	add	r3, r2
 800aef2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aef6:	699b      	ldr	r3, [r3, #24]
 800aef8:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800aefa:	69ba      	ldr	r2, [r7, #24]
 800aefc:	429a      	cmp	r2, r3
 800aefe:	d809      	bhi.n	800af14 <PCD_WriteEmptyTxFifo+0xde>
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	695a      	ldr	r2, [r3, #20]
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800af08:	429a      	cmp	r2, r3
 800af0a:	d203      	bcs.n	800af14 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	691b      	ldr	r3, [r3, #16]
 800af10:	2b00      	cmp	r3, #0
 800af12:	d1bf      	bne.n	800ae94 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	691a      	ldr	r2, [r3, #16]
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	695b      	ldr	r3, [r3, #20]
 800af1c:	429a      	cmp	r2, r3
 800af1e:	d811      	bhi.n	800af44 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800af20:	683b      	ldr	r3, [r7, #0]
 800af22:	f003 030f 	and.w	r3, r3, #15
 800af26:	2201      	movs	r2, #1
 800af28:	fa02 f303 	lsl.w	r3, r2, r3
 800af2c:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800af2e:	693b      	ldr	r3, [r7, #16]
 800af30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800af34:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800af36:	68bb      	ldr	r3, [r7, #8]
 800af38:	43db      	mvns	r3, r3
 800af3a:	6939      	ldr	r1, [r7, #16]
 800af3c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800af40:	4013      	ands	r3, r2
 800af42:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800af44:	2300      	movs	r3, #0
}
 800af46:	4618      	mov	r0, r3
 800af48:	3720      	adds	r7, #32
 800af4a:	46bd      	mov	sp, r7
 800af4c:	bd80      	pop	{r7, pc}
	...

0800af50 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800af50:	b580      	push	{r7, lr}
 800af52:	b088      	sub	sp, #32
 800af54:	af00      	add	r7, sp, #0
 800af56:	6078      	str	r0, [r7, #4]
 800af58:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800af60:	69fb      	ldr	r3, [r7, #28]
 800af62:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800af64:	69fb      	ldr	r3, [r7, #28]
 800af66:	333c      	adds	r3, #60	@ 0x3c
 800af68:	3304      	adds	r3, #4
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800af6e:	683b      	ldr	r3, [r7, #0]
 800af70:	015a      	lsls	r2, r3, #5
 800af72:	69bb      	ldr	r3, [r7, #24]
 800af74:	4413      	add	r3, r2
 800af76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af7a:	689b      	ldr	r3, [r3, #8]
 800af7c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	799b      	ldrb	r3, [r3, #6]
 800af82:	2b01      	cmp	r3, #1
 800af84:	d17b      	bne.n	800b07e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800af86:	693b      	ldr	r3, [r7, #16]
 800af88:	f003 0308 	and.w	r3, r3, #8
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d015      	beq.n	800afbc <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800af90:	697b      	ldr	r3, [r7, #20]
 800af92:	4a61      	ldr	r2, [pc, #388]	@ (800b118 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800af94:	4293      	cmp	r3, r2
 800af96:	f240 80b9 	bls.w	800b10c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800af9a:	693b      	ldr	r3, [r7, #16]
 800af9c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	f000 80b3 	beq.w	800b10c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800afa6:	683b      	ldr	r3, [r7, #0]
 800afa8:	015a      	lsls	r2, r3, #5
 800afaa:	69bb      	ldr	r3, [r7, #24]
 800afac:	4413      	add	r3, r2
 800afae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800afb2:	461a      	mov	r2, r3
 800afb4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800afb8:	6093      	str	r3, [r2, #8]
 800afba:	e0a7      	b.n	800b10c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800afbc:	693b      	ldr	r3, [r7, #16]
 800afbe:	f003 0320 	and.w	r3, r3, #32
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d009      	beq.n	800afda <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800afc6:	683b      	ldr	r3, [r7, #0]
 800afc8:	015a      	lsls	r2, r3, #5
 800afca:	69bb      	ldr	r3, [r7, #24]
 800afcc:	4413      	add	r3, r2
 800afce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800afd2:	461a      	mov	r2, r3
 800afd4:	2320      	movs	r3, #32
 800afd6:	6093      	str	r3, [r2, #8]
 800afd8:	e098      	b.n	800b10c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800afda:	693b      	ldr	r3, [r7, #16]
 800afdc:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	f040 8093 	bne.w	800b10c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800afe6:	697b      	ldr	r3, [r7, #20]
 800afe8:	4a4b      	ldr	r2, [pc, #300]	@ (800b118 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800afea:	4293      	cmp	r3, r2
 800afec:	d90f      	bls.n	800b00e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800afee:	693b      	ldr	r3, [r7, #16]
 800aff0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d00a      	beq.n	800b00e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800aff8:	683b      	ldr	r3, [r7, #0]
 800affa:	015a      	lsls	r2, r3, #5
 800affc:	69bb      	ldr	r3, [r7, #24]
 800affe:	4413      	add	r3, r2
 800b000:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b004:	461a      	mov	r2, r3
 800b006:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b00a:	6093      	str	r3, [r2, #8]
 800b00c:	e07e      	b.n	800b10c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800b00e:	683a      	ldr	r2, [r7, #0]
 800b010:	4613      	mov	r3, r2
 800b012:	00db      	lsls	r3, r3, #3
 800b014:	4413      	add	r3, r2
 800b016:	009b      	lsls	r3, r3, #2
 800b018:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800b01c:	687a      	ldr	r2, [r7, #4]
 800b01e:	4413      	add	r3, r2
 800b020:	3304      	adds	r3, #4
 800b022:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	6a1a      	ldr	r2, [r3, #32]
 800b028:	683b      	ldr	r3, [r7, #0]
 800b02a:	0159      	lsls	r1, r3, #5
 800b02c:	69bb      	ldr	r3, [r7, #24]
 800b02e:	440b      	add	r3, r1
 800b030:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b034:	691b      	ldr	r3, [r3, #16]
 800b036:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b03a:	1ad2      	subs	r2, r2, r3
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800b040:	683b      	ldr	r3, [r7, #0]
 800b042:	2b00      	cmp	r3, #0
 800b044:	d114      	bne.n	800b070 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	691b      	ldr	r3, [r3, #16]
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d109      	bne.n	800b062 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	6818      	ldr	r0, [r3, #0]
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b058:	461a      	mov	r2, r3
 800b05a:	2101      	movs	r1, #1
 800b05c:	f007 fc3c 	bl	80128d8 <USB_EP0_OutStart>
 800b060:	e006      	b.n	800b070 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	68da      	ldr	r2, [r3, #12]
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	695b      	ldr	r3, [r3, #20]
 800b06a:	441a      	add	r2, r3
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800b070:	683b      	ldr	r3, [r7, #0]
 800b072:	b2db      	uxtb	r3, r3
 800b074:	4619      	mov	r1, r3
 800b076:	6878      	ldr	r0, [r7, #4]
 800b078:	f009 ff58 	bl	8014f2c <HAL_PCD_DataOutStageCallback>
 800b07c:	e046      	b.n	800b10c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800b07e:	697b      	ldr	r3, [r7, #20]
 800b080:	4a26      	ldr	r2, [pc, #152]	@ (800b11c <PCD_EP_OutXfrComplete_int+0x1cc>)
 800b082:	4293      	cmp	r3, r2
 800b084:	d124      	bne.n	800b0d0 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800b086:	693b      	ldr	r3, [r7, #16]
 800b088:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d00a      	beq.n	800b0a6 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800b090:	683b      	ldr	r3, [r7, #0]
 800b092:	015a      	lsls	r2, r3, #5
 800b094:	69bb      	ldr	r3, [r7, #24]
 800b096:	4413      	add	r3, r2
 800b098:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b09c:	461a      	mov	r2, r3
 800b09e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b0a2:	6093      	str	r3, [r2, #8]
 800b0a4:	e032      	b.n	800b10c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800b0a6:	693b      	ldr	r3, [r7, #16]
 800b0a8:	f003 0320 	and.w	r3, r3, #32
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d008      	beq.n	800b0c2 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800b0b0:	683b      	ldr	r3, [r7, #0]
 800b0b2:	015a      	lsls	r2, r3, #5
 800b0b4:	69bb      	ldr	r3, [r7, #24]
 800b0b6:	4413      	add	r3, r2
 800b0b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b0bc:	461a      	mov	r2, r3
 800b0be:	2320      	movs	r3, #32
 800b0c0:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800b0c2:	683b      	ldr	r3, [r7, #0]
 800b0c4:	b2db      	uxtb	r3, r3
 800b0c6:	4619      	mov	r1, r3
 800b0c8:	6878      	ldr	r0, [r7, #4]
 800b0ca:	f009 ff2f 	bl	8014f2c <HAL_PCD_DataOutStageCallback>
 800b0ce:	e01d      	b.n	800b10c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800b0d0:	683b      	ldr	r3, [r7, #0]
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	d114      	bne.n	800b100 <PCD_EP_OutXfrComplete_int+0x1b0>
 800b0d6:	6879      	ldr	r1, [r7, #4]
 800b0d8:	683a      	ldr	r2, [r7, #0]
 800b0da:	4613      	mov	r3, r2
 800b0dc:	00db      	lsls	r3, r3, #3
 800b0de:	4413      	add	r3, r2
 800b0e0:	009b      	lsls	r3, r3, #2
 800b0e2:	440b      	add	r3, r1
 800b0e4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d108      	bne.n	800b100 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	6818      	ldr	r0, [r3, #0]
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b0f8:	461a      	mov	r2, r3
 800b0fa:	2100      	movs	r1, #0
 800b0fc:	f007 fbec 	bl	80128d8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800b100:	683b      	ldr	r3, [r7, #0]
 800b102:	b2db      	uxtb	r3, r3
 800b104:	4619      	mov	r1, r3
 800b106:	6878      	ldr	r0, [r7, #4]
 800b108:	f009 ff10 	bl	8014f2c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800b10c:	2300      	movs	r3, #0
}
 800b10e:	4618      	mov	r0, r3
 800b110:	3720      	adds	r7, #32
 800b112:	46bd      	mov	sp, r7
 800b114:	bd80      	pop	{r7, pc}
 800b116:	bf00      	nop
 800b118:	4f54300a 	.word	0x4f54300a
 800b11c:	4f54310a 	.word	0x4f54310a

0800b120 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800b120:	b580      	push	{r7, lr}
 800b122:	b086      	sub	sp, #24
 800b124:	af00      	add	r7, sp, #0
 800b126:	6078      	str	r0, [r7, #4]
 800b128:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b130:	697b      	ldr	r3, [r7, #20]
 800b132:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800b134:	697b      	ldr	r3, [r7, #20]
 800b136:	333c      	adds	r3, #60	@ 0x3c
 800b138:	3304      	adds	r3, #4
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800b13e:	683b      	ldr	r3, [r7, #0]
 800b140:	015a      	lsls	r2, r3, #5
 800b142:	693b      	ldr	r3, [r7, #16]
 800b144:	4413      	add	r3, r2
 800b146:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b14a:	689b      	ldr	r3, [r3, #8]
 800b14c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	4a15      	ldr	r2, [pc, #84]	@ (800b1a8 <PCD_EP_OutSetupPacket_int+0x88>)
 800b152:	4293      	cmp	r3, r2
 800b154:	d90e      	bls.n	800b174 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800b156:	68bb      	ldr	r3, [r7, #8]
 800b158:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d009      	beq.n	800b174 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800b160:	683b      	ldr	r3, [r7, #0]
 800b162:	015a      	lsls	r2, r3, #5
 800b164:	693b      	ldr	r3, [r7, #16]
 800b166:	4413      	add	r3, r2
 800b168:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b16c:	461a      	mov	r2, r3
 800b16e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b172:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800b174:	6878      	ldr	r0, [r7, #4]
 800b176:	f009 fec7 	bl	8014f08 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	4a0a      	ldr	r2, [pc, #40]	@ (800b1a8 <PCD_EP_OutSetupPacket_int+0x88>)
 800b17e:	4293      	cmp	r3, r2
 800b180:	d90c      	bls.n	800b19c <PCD_EP_OutSetupPacket_int+0x7c>
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	799b      	ldrb	r3, [r3, #6]
 800b186:	2b01      	cmp	r3, #1
 800b188:	d108      	bne.n	800b19c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	6818      	ldr	r0, [r3, #0]
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b194:	461a      	mov	r2, r3
 800b196:	2101      	movs	r1, #1
 800b198:	f007 fb9e 	bl	80128d8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800b19c:	2300      	movs	r3, #0
}
 800b19e:	4618      	mov	r0, r3
 800b1a0:	3718      	adds	r7, #24
 800b1a2:	46bd      	mov	sp, r7
 800b1a4:	bd80      	pop	{r7, pc}
 800b1a6:	bf00      	nop
 800b1a8:	4f54300a 	.word	0x4f54300a

0800b1ac <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800b1ac:	b480      	push	{r7}
 800b1ae:	b085      	sub	sp, #20
 800b1b0:	af00      	add	r7, sp, #0
 800b1b2:	6078      	str	r0, [r7, #4]
 800b1b4:	460b      	mov	r3, r1
 800b1b6:	70fb      	strb	r3, [r7, #3]
 800b1b8:	4613      	mov	r3, r2
 800b1ba:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1c2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800b1c4:	78fb      	ldrb	r3, [r7, #3]
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d107      	bne.n	800b1da <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800b1ca:	883b      	ldrh	r3, [r7, #0]
 800b1cc:	0419      	lsls	r1, r3, #16
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	68ba      	ldr	r2, [r7, #8]
 800b1d4:	430a      	orrs	r2, r1
 800b1d6:	629a      	str	r2, [r3, #40]	@ 0x28
 800b1d8:	e028      	b.n	800b22c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1e0:	0c1b      	lsrs	r3, r3, #16
 800b1e2:	68ba      	ldr	r2, [r7, #8]
 800b1e4:	4413      	add	r3, r2
 800b1e6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800b1e8:	2300      	movs	r3, #0
 800b1ea:	73fb      	strb	r3, [r7, #15]
 800b1ec:	e00d      	b.n	800b20a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	681a      	ldr	r2, [r3, #0]
 800b1f2:	7bfb      	ldrb	r3, [r7, #15]
 800b1f4:	3340      	adds	r3, #64	@ 0x40
 800b1f6:	009b      	lsls	r3, r3, #2
 800b1f8:	4413      	add	r3, r2
 800b1fa:	685b      	ldr	r3, [r3, #4]
 800b1fc:	0c1b      	lsrs	r3, r3, #16
 800b1fe:	68ba      	ldr	r2, [r7, #8]
 800b200:	4413      	add	r3, r2
 800b202:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800b204:	7bfb      	ldrb	r3, [r7, #15]
 800b206:	3301      	adds	r3, #1
 800b208:	73fb      	strb	r3, [r7, #15]
 800b20a:	7bfa      	ldrb	r2, [r7, #15]
 800b20c:	78fb      	ldrb	r3, [r7, #3]
 800b20e:	3b01      	subs	r3, #1
 800b210:	429a      	cmp	r2, r3
 800b212:	d3ec      	bcc.n	800b1ee <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800b214:	883b      	ldrh	r3, [r7, #0]
 800b216:	0418      	lsls	r0, r3, #16
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	6819      	ldr	r1, [r3, #0]
 800b21c:	78fb      	ldrb	r3, [r7, #3]
 800b21e:	3b01      	subs	r3, #1
 800b220:	68ba      	ldr	r2, [r7, #8]
 800b222:	4302      	orrs	r2, r0
 800b224:	3340      	adds	r3, #64	@ 0x40
 800b226:	009b      	lsls	r3, r3, #2
 800b228:	440b      	add	r3, r1
 800b22a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800b22c:	2300      	movs	r3, #0
}
 800b22e:	4618      	mov	r0, r3
 800b230:	3714      	adds	r7, #20
 800b232:	46bd      	mov	sp, r7
 800b234:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b238:	4770      	bx	lr

0800b23a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800b23a:	b480      	push	{r7}
 800b23c:	b083      	sub	sp, #12
 800b23e:	af00      	add	r7, sp, #0
 800b240:	6078      	str	r0, [r7, #4]
 800b242:	460b      	mov	r3, r1
 800b244:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	887a      	ldrh	r2, [r7, #2]
 800b24c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800b24e:	2300      	movs	r3, #0
}
 800b250:	4618      	mov	r0, r3
 800b252:	370c      	adds	r7, #12
 800b254:	46bd      	mov	sp, r7
 800b256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b25a:	4770      	bx	lr

0800b25c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800b25c:	b480      	push	{r7}
 800b25e:	b085      	sub	sp, #20
 800b260:	af00      	add	r7, sp, #0
 800b262:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	2201      	movs	r2, #1
 800b26e:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	2200      	movs	r2, #0
 800b276:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	699b      	ldr	r3, [r3, #24]
 800b27e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b28a:	4b05      	ldr	r3, [pc, #20]	@ (800b2a0 <HAL_PCDEx_ActivateLPM+0x44>)
 800b28c:	4313      	orrs	r3, r2
 800b28e:	68fa      	ldr	r2, [r7, #12]
 800b290:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800b292:	2300      	movs	r3, #0
}
 800b294:	4618      	mov	r0, r3
 800b296:	3714      	adds	r7, #20
 800b298:	46bd      	mov	sp, r7
 800b29a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b29e:	4770      	bx	lr
 800b2a0:	10000003 	.word	0x10000003

0800b2a4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800b2a4:	b480      	push	{r7}
 800b2a6:	b083      	sub	sp, #12
 800b2a8:	af00      	add	r7, sp, #0
 800b2aa:	6078      	str	r0, [r7, #4]
 800b2ac:	460b      	mov	r3, r1
 800b2ae:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800b2b0:	bf00      	nop
 800b2b2:	370c      	adds	r7, #12
 800b2b4:	46bd      	mov	sp, r7
 800b2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ba:	4770      	bx	lr

0800b2bc <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800b2bc:	b580      	push	{r7, lr}
 800b2be:	b084      	sub	sp, #16
 800b2c0:	af00      	add	r7, sp, #0
 800b2c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800b2c4:	4b19      	ldr	r3, [pc, #100]	@ (800b32c <HAL_PWREx_ConfigSupply+0x70>)
 800b2c6:	68db      	ldr	r3, [r3, #12]
 800b2c8:	f003 0304 	and.w	r3, r3, #4
 800b2cc:	2b04      	cmp	r3, #4
 800b2ce:	d00a      	beq.n	800b2e6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800b2d0:	4b16      	ldr	r3, [pc, #88]	@ (800b32c <HAL_PWREx_ConfigSupply+0x70>)
 800b2d2:	68db      	ldr	r3, [r3, #12]
 800b2d4:	f003 0307 	and.w	r3, r3, #7
 800b2d8:	687a      	ldr	r2, [r7, #4]
 800b2da:	429a      	cmp	r2, r3
 800b2dc:	d001      	beq.n	800b2e2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800b2de:	2301      	movs	r3, #1
 800b2e0:	e01f      	b.n	800b322 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800b2e2:	2300      	movs	r3, #0
 800b2e4:	e01d      	b.n	800b322 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800b2e6:	4b11      	ldr	r3, [pc, #68]	@ (800b32c <HAL_PWREx_ConfigSupply+0x70>)
 800b2e8:	68db      	ldr	r3, [r3, #12]
 800b2ea:	f023 0207 	bic.w	r2, r3, #7
 800b2ee:	490f      	ldr	r1, [pc, #60]	@ (800b32c <HAL_PWREx_ConfigSupply+0x70>)
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	4313      	orrs	r3, r2
 800b2f4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800b2f6:	f7f9 fe3d 	bl	8004f74 <HAL_GetTick>
 800b2fa:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800b2fc:	e009      	b.n	800b312 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800b2fe:	f7f9 fe39 	bl	8004f74 <HAL_GetTick>
 800b302:	4602      	mov	r2, r0
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	1ad3      	subs	r3, r2, r3
 800b308:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b30c:	d901      	bls.n	800b312 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800b30e:	2301      	movs	r3, #1
 800b310:	e007      	b.n	800b322 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800b312:	4b06      	ldr	r3, [pc, #24]	@ (800b32c <HAL_PWREx_ConfigSupply+0x70>)
 800b314:	685b      	ldr	r3, [r3, #4]
 800b316:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b31a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b31e:	d1ee      	bne.n	800b2fe <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800b320:	2300      	movs	r3, #0
}
 800b322:	4618      	mov	r0, r3
 800b324:	3710      	adds	r7, #16
 800b326:	46bd      	mov	sp, r7
 800b328:	bd80      	pop	{r7, pc}
 800b32a:	bf00      	nop
 800b32c:	58024800 	.word	0x58024800

0800b330 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 800b330:	b480      	push	{r7}
 800b332:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800b334:	4b05      	ldr	r3, [pc, #20]	@ (800b34c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800b336:	68db      	ldr	r3, [r3, #12]
 800b338:	4a04      	ldr	r2, [pc, #16]	@ (800b34c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800b33a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b33e:	60d3      	str	r3, [r2, #12]
}
 800b340:	bf00      	nop
 800b342:	46bd      	mov	sp, r7
 800b344:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b348:	4770      	bx	lr
 800b34a:	bf00      	nop
 800b34c:	58024800 	.word	0x58024800

0800b350 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b350:	b580      	push	{r7, lr}
 800b352:	b08c      	sub	sp, #48	@ 0x30
 800b354:	af00      	add	r7, sp, #0
 800b356:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	d102      	bne.n	800b364 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800b35e:	2301      	movs	r3, #1
 800b360:	f000 bc48 	b.w	800bbf4 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	f003 0301 	and.w	r3, r3, #1
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	f000 8088 	beq.w	800b482 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b372:	4b99      	ldr	r3, [pc, #612]	@ (800b5d8 <HAL_RCC_OscConfig+0x288>)
 800b374:	691b      	ldr	r3, [r3, #16]
 800b376:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b37a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b37c:	4b96      	ldr	r3, [pc, #600]	@ (800b5d8 <HAL_RCC_OscConfig+0x288>)
 800b37e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b380:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800b382:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b384:	2b10      	cmp	r3, #16
 800b386:	d007      	beq.n	800b398 <HAL_RCC_OscConfig+0x48>
 800b388:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b38a:	2b18      	cmp	r3, #24
 800b38c:	d111      	bne.n	800b3b2 <HAL_RCC_OscConfig+0x62>
 800b38e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b390:	f003 0303 	and.w	r3, r3, #3
 800b394:	2b02      	cmp	r3, #2
 800b396:	d10c      	bne.n	800b3b2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b398:	4b8f      	ldr	r3, [pc, #572]	@ (800b5d8 <HAL_RCC_OscConfig+0x288>)
 800b39a:	681b      	ldr	r3, [r3, #0]
 800b39c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d06d      	beq.n	800b480 <HAL_RCC_OscConfig+0x130>
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	685b      	ldr	r3, [r3, #4]
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d169      	bne.n	800b480 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800b3ac:	2301      	movs	r3, #1
 800b3ae:	f000 bc21 	b.w	800bbf4 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	685b      	ldr	r3, [r3, #4]
 800b3b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b3ba:	d106      	bne.n	800b3ca <HAL_RCC_OscConfig+0x7a>
 800b3bc:	4b86      	ldr	r3, [pc, #536]	@ (800b5d8 <HAL_RCC_OscConfig+0x288>)
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	4a85      	ldr	r2, [pc, #532]	@ (800b5d8 <HAL_RCC_OscConfig+0x288>)
 800b3c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b3c6:	6013      	str	r3, [r2, #0]
 800b3c8:	e02e      	b.n	800b428 <HAL_RCC_OscConfig+0xd8>
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	685b      	ldr	r3, [r3, #4]
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d10c      	bne.n	800b3ec <HAL_RCC_OscConfig+0x9c>
 800b3d2:	4b81      	ldr	r3, [pc, #516]	@ (800b5d8 <HAL_RCC_OscConfig+0x288>)
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	4a80      	ldr	r2, [pc, #512]	@ (800b5d8 <HAL_RCC_OscConfig+0x288>)
 800b3d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b3dc:	6013      	str	r3, [r2, #0]
 800b3de:	4b7e      	ldr	r3, [pc, #504]	@ (800b5d8 <HAL_RCC_OscConfig+0x288>)
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	4a7d      	ldr	r2, [pc, #500]	@ (800b5d8 <HAL_RCC_OscConfig+0x288>)
 800b3e4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b3e8:	6013      	str	r3, [r2, #0]
 800b3ea:	e01d      	b.n	800b428 <HAL_RCC_OscConfig+0xd8>
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	685b      	ldr	r3, [r3, #4]
 800b3f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b3f4:	d10c      	bne.n	800b410 <HAL_RCC_OscConfig+0xc0>
 800b3f6:	4b78      	ldr	r3, [pc, #480]	@ (800b5d8 <HAL_RCC_OscConfig+0x288>)
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	4a77      	ldr	r2, [pc, #476]	@ (800b5d8 <HAL_RCC_OscConfig+0x288>)
 800b3fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b400:	6013      	str	r3, [r2, #0]
 800b402:	4b75      	ldr	r3, [pc, #468]	@ (800b5d8 <HAL_RCC_OscConfig+0x288>)
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	4a74      	ldr	r2, [pc, #464]	@ (800b5d8 <HAL_RCC_OscConfig+0x288>)
 800b408:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b40c:	6013      	str	r3, [r2, #0]
 800b40e:	e00b      	b.n	800b428 <HAL_RCC_OscConfig+0xd8>
 800b410:	4b71      	ldr	r3, [pc, #452]	@ (800b5d8 <HAL_RCC_OscConfig+0x288>)
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	4a70      	ldr	r2, [pc, #448]	@ (800b5d8 <HAL_RCC_OscConfig+0x288>)
 800b416:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b41a:	6013      	str	r3, [r2, #0]
 800b41c:	4b6e      	ldr	r3, [pc, #440]	@ (800b5d8 <HAL_RCC_OscConfig+0x288>)
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	4a6d      	ldr	r2, [pc, #436]	@ (800b5d8 <HAL_RCC_OscConfig+0x288>)
 800b422:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b426:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	685b      	ldr	r3, [r3, #4]
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d013      	beq.n	800b458 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b430:	f7f9 fda0 	bl	8004f74 <HAL_GetTick>
 800b434:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b436:	e008      	b.n	800b44a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b438:	f7f9 fd9c 	bl	8004f74 <HAL_GetTick>
 800b43c:	4602      	mov	r2, r0
 800b43e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b440:	1ad3      	subs	r3, r2, r3
 800b442:	2b64      	cmp	r3, #100	@ 0x64
 800b444:	d901      	bls.n	800b44a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800b446:	2303      	movs	r3, #3
 800b448:	e3d4      	b.n	800bbf4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b44a:	4b63      	ldr	r3, [pc, #396]	@ (800b5d8 <HAL_RCC_OscConfig+0x288>)
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b452:	2b00      	cmp	r3, #0
 800b454:	d0f0      	beq.n	800b438 <HAL_RCC_OscConfig+0xe8>
 800b456:	e014      	b.n	800b482 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b458:	f7f9 fd8c 	bl	8004f74 <HAL_GetTick>
 800b45c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800b45e:	e008      	b.n	800b472 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b460:	f7f9 fd88 	bl	8004f74 <HAL_GetTick>
 800b464:	4602      	mov	r2, r0
 800b466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b468:	1ad3      	subs	r3, r2, r3
 800b46a:	2b64      	cmp	r3, #100	@ 0x64
 800b46c:	d901      	bls.n	800b472 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800b46e:	2303      	movs	r3, #3
 800b470:	e3c0      	b.n	800bbf4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800b472:	4b59      	ldr	r3, [pc, #356]	@ (800b5d8 <HAL_RCC_OscConfig+0x288>)
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d1f0      	bne.n	800b460 <HAL_RCC_OscConfig+0x110>
 800b47e:	e000      	b.n	800b482 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b480:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	f003 0302 	and.w	r3, r3, #2
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	f000 80ca 	beq.w	800b624 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b490:	4b51      	ldr	r3, [pc, #324]	@ (800b5d8 <HAL_RCC_OscConfig+0x288>)
 800b492:	691b      	ldr	r3, [r3, #16]
 800b494:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b498:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b49a:	4b4f      	ldr	r3, [pc, #316]	@ (800b5d8 <HAL_RCC_OscConfig+0x288>)
 800b49c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b49e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800b4a0:	6a3b      	ldr	r3, [r7, #32]
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d007      	beq.n	800b4b6 <HAL_RCC_OscConfig+0x166>
 800b4a6:	6a3b      	ldr	r3, [r7, #32]
 800b4a8:	2b18      	cmp	r3, #24
 800b4aa:	d156      	bne.n	800b55a <HAL_RCC_OscConfig+0x20a>
 800b4ac:	69fb      	ldr	r3, [r7, #28]
 800b4ae:	f003 0303 	and.w	r3, r3, #3
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d151      	bne.n	800b55a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b4b6:	4b48      	ldr	r3, [pc, #288]	@ (800b5d8 <HAL_RCC_OscConfig+0x288>)
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	f003 0304 	and.w	r3, r3, #4
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d005      	beq.n	800b4ce <HAL_RCC_OscConfig+0x17e>
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	68db      	ldr	r3, [r3, #12]
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d101      	bne.n	800b4ce <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800b4ca:	2301      	movs	r3, #1
 800b4cc:	e392      	b.n	800bbf4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800b4ce:	4b42      	ldr	r3, [pc, #264]	@ (800b5d8 <HAL_RCC_OscConfig+0x288>)
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	f023 0219 	bic.w	r2, r3, #25
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	68db      	ldr	r3, [r3, #12]
 800b4da:	493f      	ldr	r1, [pc, #252]	@ (800b5d8 <HAL_RCC_OscConfig+0x288>)
 800b4dc:	4313      	orrs	r3, r2
 800b4de:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b4e0:	f7f9 fd48 	bl	8004f74 <HAL_GetTick>
 800b4e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b4e6:	e008      	b.n	800b4fa <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b4e8:	f7f9 fd44 	bl	8004f74 <HAL_GetTick>
 800b4ec:	4602      	mov	r2, r0
 800b4ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4f0:	1ad3      	subs	r3, r2, r3
 800b4f2:	2b02      	cmp	r3, #2
 800b4f4:	d901      	bls.n	800b4fa <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800b4f6:	2303      	movs	r3, #3
 800b4f8:	e37c      	b.n	800bbf4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b4fa:	4b37      	ldr	r3, [pc, #220]	@ (800b5d8 <HAL_RCC_OscConfig+0x288>)
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	f003 0304 	and.w	r3, r3, #4
 800b502:	2b00      	cmp	r3, #0
 800b504:	d0f0      	beq.n	800b4e8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b506:	f7f9 fd65 	bl	8004fd4 <HAL_GetREVID>
 800b50a:	4603      	mov	r3, r0
 800b50c:	f241 0203 	movw	r2, #4099	@ 0x1003
 800b510:	4293      	cmp	r3, r2
 800b512:	d817      	bhi.n	800b544 <HAL_RCC_OscConfig+0x1f4>
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	691b      	ldr	r3, [r3, #16]
 800b518:	2b40      	cmp	r3, #64	@ 0x40
 800b51a:	d108      	bne.n	800b52e <HAL_RCC_OscConfig+0x1de>
 800b51c:	4b2e      	ldr	r3, [pc, #184]	@ (800b5d8 <HAL_RCC_OscConfig+0x288>)
 800b51e:	685b      	ldr	r3, [r3, #4]
 800b520:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800b524:	4a2c      	ldr	r2, [pc, #176]	@ (800b5d8 <HAL_RCC_OscConfig+0x288>)
 800b526:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b52a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b52c:	e07a      	b.n	800b624 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b52e:	4b2a      	ldr	r3, [pc, #168]	@ (800b5d8 <HAL_RCC_OscConfig+0x288>)
 800b530:	685b      	ldr	r3, [r3, #4]
 800b532:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	691b      	ldr	r3, [r3, #16]
 800b53a:	031b      	lsls	r3, r3, #12
 800b53c:	4926      	ldr	r1, [pc, #152]	@ (800b5d8 <HAL_RCC_OscConfig+0x288>)
 800b53e:	4313      	orrs	r3, r2
 800b540:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b542:	e06f      	b.n	800b624 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b544:	4b24      	ldr	r3, [pc, #144]	@ (800b5d8 <HAL_RCC_OscConfig+0x288>)
 800b546:	685b      	ldr	r3, [r3, #4]
 800b548:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	691b      	ldr	r3, [r3, #16]
 800b550:	061b      	lsls	r3, r3, #24
 800b552:	4921      	ldr	r1, [pc, #132]	@ (800b5d8 <HAL_RCC_OscConfig+0x288>)
 800b554:	4313      	orrs	r3, r2
 800b556:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b558:	e064      	b.n	800b624 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	68db      	ldr	r3, [r3, #12]
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d047      	beq.n	800b5f2 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800b562:	4b1d      	ldr	r3, [pc, #116]	@ (800b5d8 <HAL_RCC_OscConfig+0x288>)
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	f023 0219 	bic.w	r2, r3, #25
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	68db      	ldr	r3, [r3, #12]
 800b56e:	491a      	ldr	r1, [pc, #104]	@ (800b5d8 <HAL_RCC_OscConfig+0x288>)
 800b570:	4313      	orrs	r3, r2
 800b572:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b574:	f7f9 fcfe 	bl	8004f74 <HAL_GetTick>
 800b578:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b57a:	e008      	b.n	800b58e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b57c:	f7f9 fcfa 	bl	8004f74 <HAL_GetTick>
 800b580:	4602      	mov	r2, r0
 800b582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b584:	1ad3      	subs	r3, r2, r3
 800b586:	2b02      	cmp	r3, #2
 800b588:	d901      	bls.n	800b58e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800b58a:	2303      	movs	r3, #3
 800b58c:	e332      	b.n	800bbf4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b58e:	4b12      	ldr	r3, [pc, #72]	@ (800b5d8 <HAL_RCC_OscConfig+0x288>)
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	f003 0304 	and.w	r3, r3, #4
 800b596:	2b00      	cmp	r3, #0
 800b598:	d0f0      	beq.n	800b57c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b59a:	f7f9 fd1b 	bl	8004fd4 <HAL_GetREVID>
 800b59e:	4603      	mov	r3, r0
 800b5a0:	f241 0203 	movw	r2, #4099	@ 0x1003
 800b5a4:	4293      	cmp	r3, r2
 800b5a6:	d819      	bhi.n	800b5dc <HAL_RCC_OscConfig+0x28c>
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	691b      	ldr	r3, [r3, #16]
 800b5ac:	2b40      	cmp	r3, #64	@ 0x40
 800b5ae:	d108      	bne.n	800b5c2 <HAL_RCC_OscConfig+0x272>
 800b5b0:	4b09      	ldr	r3, [pc, #36]	@ (800b5d8 <HAL_RCC_OscConfig+0x288>)
 800b5b2:	685b      	ldr	r3, [r3, #4]
 800b5b4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800b5b8:	4a07      	ldr	r2, [pc, #28]	@ (800b5d8 <HAL_RCC_OscConfig+0x288>)
 800b5ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b5be:	6053      	str	r3, [r2, #4]
 800b5c0:	e030      	b.n	800b624 <HAL_RCC_OscConfig+0x2d4>
 800b5c2:	4b05      	ldr	r3, [pc, #20]	@ (800b5d8 <HAL_RCC_OscConfig+0x288>)
 800b5c4:	685b      	ldr	r3, [r3, #4]
 800b5c6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	691b      	ldr	r3, [r3, #16]
 800b5ce:	031b      	lsls	r3, r3, #12
 800b5d0:	4901      	ldr	r1, [pc, #4]	@ (800b5d8 <HAL_RCC_OscConfig+0x288>)
 800b5d2:	4313      	orrs	r3, r2
 800b5d4:	604b      	str	r3, [r1, #4]
 800b5d6:	e025      	b.n	800b624 <HAL_RCC_OscConfig+0x2d4>
 800b5d8:	58024400 	.word	0x58024400
 800b5dc:	4b9a      	ldr	r3, [pc, #616]	@ (800b848 <HAL_RCC_OscConfig+0x4f8>)
 800b5de:	685b      	ldr	r3, [r3, #4]
 800b5e0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	691b      	ldr	r3, [r3, #16]
 800b5e8:	061b      	lsls	r3, r3, #24
 800b5ea:	4997      	ldr	r1, [pc, #604]	@ (800b848 <HAL_RCC_OscConfig+0x4f8>)
 800b5ec:	4313      	orrs	r3, r2
 800b5ee:	604b      	str	r3, [r1, #4]
 800b5f0:	e018      	b.n	800b624 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b5f2:	4b95      	ldr	r3, [pc, #596]	@ (800b848 <HAL_RCC_OscConfig+0x4f8>)
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	4a94      	ldr	r2, [pc, #592]	@ (800b848 <HAL_RCC_OscConfig+0x4f8>)
 800b5f8:	f023 0301 	bic.w	r3, r3, #1
 800b5fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b5fe:	f7f9 fcb9 	bl	8004f74 <HAL_GetTick>
 800b602:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800b604:	e008      	b.n	800b618 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b606:	f7f9 fcb5 	bl	8004f74 <HAL_GetTick>
 800b60a:	4602      	mov	r2, r0
 800b60c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b60e:	1ad3      	subs	r3, r2, r3
 800b610:	2b02      	cmp	r3, #2
 800b612:	d901      	bls.n	800b618 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800b614:	2303      	movs	r3, #3
 800b616:	e2ed      	b.n	800bbf4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800b618:	4b8b      	ldr	r3, [pc, #556]	@ (800b848 <HAL_RCC_OscConfig+0x4f8>)
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	f003 0304 	and.w	r3, r3, #4
 800b620:	2b00      	cmp	r3, #0
 800b622:	d1f0      	bne.n	800b606 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	f003 0310 	and.w	r3, r3, #16
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	f000 80a9 	beq.w	800b784 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b632:	4b85      	ldr	r3, [pc, #532]	@ (800b848 <HAL_RCC_OscConfig+0x4f8>)
 800b634:	691b      	ldr	r3, [r3, #16]
 800b636:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b63a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b63c:	4b82      	ldr	r3, [pc, #520]	@ (800b848 <HAL_RCC_OscConfig+0x4f8>)
 800b63e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b640:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800b642:	69bb      	ldr	r3, [r7, #24]
 800b644:	2b08      	cmp	r3, #8
 800b646:	d007      	beq.n	800b658 <HAL_RCC_OscConfig+0x308>
 800b648:	69bb      	ldr	r3, [r7, #24]
 800b64a:	2b18      	cmp	r3, #24
 800b64c:	d13a      	bne.n	800b6c4 <HAL_RCC_OscConfig+0x374>
 800b64e:	697b      	ldr	r3, [r7, #20]
 800b650:	f003 0303 	and.w	r3, r3, #3
 800b654:	2b01      	cmp	r3, #1
 800b656:	d135      	bne.n	800b6c4 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800b658:	4b7b      	ldr	r3, [pc, #492]	@ (800b848 <HAL_RCC_OscConfig+0x4f8>)
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b660:	2b00      	cmp	r3, #0
 800b662:	d005      	beq.n	800b670 <HAL_RCC_OscConfig+0x320>
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	69db      	ldr	r3, [r3, #28]
 800b668:	2b80      	cmp	r3, #128	@ 0x80
 800b66a:	d001      	beq.n	800b670 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800b66c:	2301      	movs	r3, #1
 800b66e:	e2c1      	b.n	800bbf4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800b670:	f7f9 fcb0 	bl	8004fd4 <HAL_GetREVID>
 800b674:	4603      	mov	r3, r0
 800b676:	f241 0203 	movw	r2, #4099	@ 0x1003
 800b67a:	4293      	cmp	r3, r2
 800b67c:	d817      	bhi.n	800b6ae <HAL_RCC_OscConfig+0x35e>
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	6a1b      	ldr	r3, [r3, #32]
 800b682:	2b20      	cmp	r3, #32
 800b684:	d108      	bne.n	800b698 <HAL_RCC_OscConfig+0x348>
 800b686:	4b70      	ldr	r3, [pc, #448]	@ (800b848 <HAL_RCC_OscConfig+0x4f8>)
 800b688:	685b      	ldr	r3, [r3, #4]
 800b68a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800b68e:	4a6e      	ldr	r2, [pc, #440]	@ (800b848 <HAL_RCC_OscConfig+0x4f8>)
 800b690:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b694:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800b696:	e075      	b.n	800b784 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800b698:	4b6b      	ldr	r3, [pc, #428]	@ (800b848 <HAL_RCC_OscConfig+0x4f8>)
 800b69a:	685b      	ldr	r3, [r3, #4]
 800b69c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	6a1b      	ldr	r3, [r3, #32]
 800b6a4:	069b      	lsls	r3, r3, #26
 800b6a6:	4968      	ldr	r1, [pc, #416]	@ (800b848 <HAL_RCC_OscConfig+0x4f8>)
 800b6a8:	4313      	orrs	r3, r2
 800b6aa:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800b6ac:	e06a      	b.n	800b784 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800b6ae:	4b66      	ldr	r3, [pc, #408]	@ (800b848 <HAL_RCC_OscConfig+0x4f8>)
 800b6b0:	68db      	ldr	r3, [r3, #12]
 800b6b2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	6a1b      	ldr	r3, [r3, #32]
 800b6ba:	061b      	lsls	r3, r3, #24
 800b6bc:	4962      	ldr	r1, [pc, #392]	@ (800b848 <HAL_RCC_OscConfig+0x4f8>)
 800b6be:	4313      	orrs	r3, r2
 800b6c0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800b6c2:	e05f      	b.n	800b784 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	69db      	ldr	r3, [r3, #28]
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d042      	beq.n	800b752 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800b6cc:	4b5e      	ldr	r3, [pc, #376]	@ (800b848 <HAL_RCC_OscConfig+0x4f8>)
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	4a5d      	ldr	r2, [pc, #372]	@ (800b848 <HAL_RCC_OscConfig+0x4f8>)
 800b6d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b6d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b6d8:	f7f9 fc4c 	bl	8004f74 <HAL_GetTick>
 800b6dc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800b6de:	e008      	b.n	800b6f2 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800b6e0:	f7f9 fc48 	bl	8004f74 <HAL_GetTick>
 800b6e4:	4602      	mov	r2, r0
 800b6e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6e8:	1ad3      	subs	r3, r2, r3
 800b6ea:	2b02      	cmp	r3, #2
 800b6ec:	d901      	bls.n	800b6f2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800b6ee:	2303      	movs	r3, #3
 800b6f0:	e280      	b.n	800bbf4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800b6f2:	4b55      	ldr	r3, [pc, #340]	@ (800b848 <HAL_RCC_OscConfig+0x4f8>)
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d0f0      	beq.n	800b6e0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800b6fe:	f7f9 fc69 	bl	8004fd4 <HAL_GetREVID>
 800b702:	4603      	mov	r3, r0
 800b704:	f241 0203 	movw	r2, #4099	@ 0x1003
 800b708:	4293      	cmp	r3, r2
 800b70a:	d817      	bhi.n	800b73c <HAL_RCC_OscConfig+0x3ec>
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	6a1b      	ldr	r3, [r3, #32]
 800b710:	2b20      	cmp	r3, #32
 800b712:	d108      	bne.n	800b726 <HAL_RCC_OscConfig+0x3d6>
 800b714:	4b4c      	ldr	r3, [pc, #304]	@ (800b848 <HAL_RCC_OscConfig+0x4f8>)
 800b716:	685b      	ldr	r3, [r3, #4]
 800b718:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800b71c:	4a4a      	ldr	r2, [pc, #296]	@ (800b848 <HAL_RCC_OscConfig+0x4f8>)
 800b71e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b722:	6053      	str	r3, [r2, #4]
 800b724:	e02e      	b.n	800b784 <HAL_RCC_OscConfig+0x434>
 800b726:	4b48      	ldr	r3, [pc, #288]	@ (800b848 <HAL_RCC_OscConfig+0x4f8>)
 800b728:	685b      	ldr	r3, [r3, #4]
 800b72a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	6a1b      	ldr	r3, [r3, #32]
 800b732:	069b      	lsls	r3, r3, #26
 800b734:	4944      	ldr	r1, [pc, #272]	@ (800b848 <HAL_RCC_OscConfig+0x4f8>)
 800b736:	4313      	orrs	r3, r2
 800b738:	604b      	str	r3, [r1, #4]
 800b73a:	e023      	b.n	800b784 <HAL_RCC_OscConfig+0x434>
 800b73c:	4b42      	ldr	r3, [pc, #264]	@ (800b848 <HAL_RCC_OscConfig+0x4f8>)
 800b73e:	68db      	ldr	r3, [r3, #12]
 800b740:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	6a1b      	ldr	r3, [r3, #32]
 800b748:	061b      	lsls	r3, r3, #24
 800b74a:	493f      	ldr	r1, [pc, #252]	@ (800b848 <HAL_RCC_OscConfig+0x4f8>)
 800b74c:	4313      	orrs	r3, r2
 800b74e:	60cb      	str	r3, [r1, #12]
 800b750:	e018      	b.n	800b784 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800b752:	4b3d      	ldr	r3, [pc, #244]	@ (800b848 <HAL_RCC_OscConfig+0x4f8>)
 800b754:	681b      	ldr	r3, [r3, #0]
 800b756:	4a3c      	ldr	r2, [pc, #240]	@ (800b848 <HAL_RCC_OscConfig+0x4f8>)
 800b758:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b75c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b75e:	f7f9 fc09 	bl	8004f74 <HAL_GetTick>
 800b762:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800b764:	e008      	b.n	800b778 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800b766:	f7f9 fc05 	bl	8004f74 <HAL_GetTick>
 800b76a:	4602      	mov	r2, r0
 800b76c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b76e:	1ad3      	subs	r3, r2, r3
 800b770:	2b02      	cmp	r3, #2
 800b772:	d901      	bls.n	800b778 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800b774:	2303      	movs	r3, #3
 800b776:	e23d      	b.n	800bbf4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800b778:	4b33      	ldr	r3, [pc, #204]	@ (800b848 <HAL_RCC_OscConfig+0x4f8>)
 800b77a:	681b      	ldr	r3, [r3, #0]
 800b77c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b780:	2b00      	cmp	r3, #0
 800b782:	d1f0      	bne.n	800b766 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	f003 0308 	and.w	r3, r3, #8
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d036      	beq.n	800b7fe <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	695b      	ldr	r3, [r3, #20]
 800b794:	2b00      	cmp	r3, #0
 800b796:	d019      	beq.n	800b7cc <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b798:	4b2b      	ldr	r3, [pc, #172]	@ (800b848 <HAL_RCC_OscConfig+0x4f8>)
 800b79a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b79c:	4a2a      	ldr	r2, [pc, #168]	@ (800b848 <HAL_RCC_OscConfig+0x4f8>)
 800b79e:	f043 0301 	orr.w	r3, r3, #1
 800b7a2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b7a4:	f7f9 fbe6 	bl	8004f74 <HAL_GetTick>
 800b7a8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800b7aa:	e008      	b.n	800b7be <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b7ac:	f7f9 fbe2 	bl	8004f74 <HAL_GetTick>
 800b7b0:	4602      	mov	r2, r0
 800b7b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7b4:	1ad3      	subs	r3, r2, r3
 800b7b6:	2b02      	cmp	r3, #2
 800b7b8:	d901      	bls.n	800b7be <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800b7ba:	2303      	movs	r3, #3
 800b7bc:	e21a      	b.n	800bbf4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800b7be:	4b22      	ldr	r3, [pc, #136]	@ (800b848 <HAL_RCC_OscConfig+0x4f8>)
 800b7c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b7c2:	f003 0302 	and.w	r3, r3, #2
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d0f0      	beq.n	800b7ac <HAL_RCC_OscConfig+0x45c>
 800b7ca:	e018      	b.n	800b7fe <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b7cc:	4b1e      	ldr	r3, [pc, #120]	@ (800b848 <HAL_RCC_OscConfig+0x4f8>)
 800b7ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b7d0:	4a1d      	ldr	r2, [pc, #116]	@ (800b848 <HAL_RCC_OscConfig+0x4f8>)
 800b7d2:	f023 0301 	bic.w	r3, r3, #1
 800b7d6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b7d8:	f7f9 fbcc 	bl	8004f74 <HAL_GetTick>
 800b7dc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800b7de:	e008      	b.n	800b7f2 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b7e0:	f7f9 fbc8 	bl	8004f74 <HAL_GetTick>
 800b7e4:	4602      	mov	r2, r0
 800b7e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7e8:	1ad3      	subs	r3, r2, r3
 800b7ea:	2b02      	cmp	r3, #2
 800b7ec:	d901      	bls.n	800b7f2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800b7ee:	2303      	movs	r3, #3
 800b7f0:	e200      	b.n	800bbf4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800b7f2:	4b15      	ldr	r3, [pc, #84]	@ (800b848 <HAL_RCC_OscConfig+0x4f8>)
 800b7f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b7f6:	f003 0302 	and.w	r3, r3, #2
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d1f0      	bne.n	800b7e0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	f003 0320 	and.w	r3, r3, #32
 800b806:	2b00      	cmp	r3, #0
 800b808:	d039      	beq.n	800b87e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	699b      	ldr	r3, [r3, #24]
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d01c      	beq.n	800b84c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800b812:	4b0d      	ldr	r3, [pc, #52]	@ (800b848 <HAL_RCC_OscConfig+0x4f8>)
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	4a0c      	ldr	r2, [pc, #48]	@ (800b848 <HAL_RCC_OscConfig+0x4f8>)
 800b818:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800b81c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800b81e:	f7f9 fba9 	bl	8004f74 <HAL_GetTick>
 800b822:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800b824:	e008      	b.n	800b838 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b826:	f7f9 fba5 	bl	8004f74 <HAL_GetTick>
 800b82a:	4602      	mov	r2, r0
 800b82c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b82e:	1ad3      	subs	r3, r2, r3
 800b830:	2b02      	cmp	r3, #2
 800b832:	d901      	bls.n	800b838 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800b834:	2303      	movs	r3, #3
 800b836:	e1dd      	b.n	800bbf4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800b838:	4b03      	ldr	r3, [pc, #12]	@ (800b848 <HAL_RCC_OscConfig+0x4f8>)
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b840:	2b00      	cmp	r3, #0
 800b842:	d0f0      	beq.n	800b826 <HAL_RCC_OscConfig+0x4d6>
 800b844:	e01b      	b.n	800b87e <HAL_RCC_OscConfig+0x52e>
 800b846:	bf00      	nop
 800b848:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800b84c:	4b9b      	ldr	r3, [pc, #620]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	4a9a      	ldr	r2, [pc, #616]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800b852:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b856:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800b858:	f7f9 fb8c 	bl	8004f74 <HAL_GetTick>
 800b85c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800b85e:	e008      	b.n	800b872 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b860:	f7f9 fb88 	bl	8004f74 <HAL_GetTick>
 800b864:	4602      	mov	r2, r0
 800b866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b868:	1ad3      	subs	r3, r2, r3
 800b86a:	2b02      	cmp	r3, #2
 800b86c:	d901      	bls.n	800b872 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800b86e:	2303      	movs	r3, #3
 800b870:	e1c0      	b.n	800bbf4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800b872:	4b92      	ldr	r3, [pc, #584]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800b874:	681b      	ldr	r3, [r3, #0]
 800b876:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d1f0      	bne.n	800b860 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	f003 0304 	and.w	r3, r3, #4
 800b886:	2b00      	cmp	r3, #0
 800b888:	f000 8081 	beq.w	800b98e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800b88c:	4b8c      	ldr	r3, [pc, #560]	@ (800bac0 <HAL_RCC_OscConfig+0x770>)
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	4a8b      	ldr	r2, [pc, #556]	@ (800bac0 <HAL_RCC_OscConfig+0x770>)
 800b892:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b896:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b898:	f7f9 fb6c 	bl	8004f74 <HAL_GetTick>
 800b89c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b89e:	e008      	b.n	800b8b2 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b8a0:	f7f9 fb68 	bl	8004f74 <HAL_GetTick>
 800b8a4:	4602      	mov	r2, r0
 800b8a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8a8:	1ad3      	subs	r3, r2, r3
 800b8aa:	2b64      	cmp	r3, #100	@ 0x64
 800b8ac:	d901      	bls.n	800b8b2 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800b8ae:	2303      	movs	r3, #3
 800b8b0:	e1a0      	b.n	800bbf4 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b8b2:	4b83      	ldr	r3, [pc, #524]	@ (800bac0 <HAL_RCC_OscConfig+0x770>)
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d0f0      	beq.n	800b8a0 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	689b      	ldr	r3, [r3, #8]
 800b8c2:	2b01      	cmp	r3, #1
 800b8c4:	d106      	bne.n	800b8d4 <HAL_RCC_OscConfig+0x584>
 800b8c6:	4b7d      	ldr	r3, [pc, #500]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800b8c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b8ca:	4a7c      	ldr	r2, [pc, #496]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800b8cc:	f043 0301 	orr.w	r3, r3, #1
 800b8d0:	6713      	str	r3, [r2, #112]	@ 0x70
 800b8d2:	e02d      	b.n	800b930 <HAL_RCC_OscConfig+0x5e0>
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	689b      	ldr	r3, [r3, #8]
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	d10c      	bne.n	800b8f6 <HAL_RCC_OscConfig+0x5a6>
 800b8dc:	4b77      	ldr	r3, [pc, #476]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800b8de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b8e0:	4a76      	ldr	r2, [pc, #472]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800b8e2:	f023 0301 	bic.w	r3, r3, #1
 800b8e6:	6713      	str	r3, [r2, #112]	@ 0x70
 800b8e8:	4b74      	ldr	r3, [pc, #464]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800b8ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b8ec:	4a73      	ldr	r2, [pc, #460]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800b8ee:	f023 0304 	bic.w	r3, r3, #4
 800b8f2:	6713      	str	r3, [r2, #112]	@ 0x70
 800b8f4:	e01c      	b.n	800b930 <HAL_RCC_OscConfig+0x5e0>
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	689b      	ldr	r3, [r3, #8]
 800b8fa:	2b05      	cmp	r3, #5
 800b8fc:	d10c      	bne.n	800b918 <HAL_RCC_OscConfig+0x5c8>
 800b8fe:	4b6f      	ldr	r3, [pc, #444]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800b900:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b902:	4a6e      	ldr	r2, [pc, #440]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800b904:	f043 0304 	orr.w	r3, r3, #4
 800b908:	6713      	str	r3, [r2, #112]	@ 0x70
 800b90a:	4b6c      	ldr	r3, [pc, #432]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800b90c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b90e:	4a6b      	ldr	r2, [pc, #428]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800b910:	f043 0301 	orr.w	r3, r3, #1
 800b914:	6713      	str	r3, [r2, #112]	@ 0x70
 800b916:	e00b      	b.n	800b930 <HAL_RCC_OscConfig+0x5e0>
 800b918:	4b68      	ldr	r3, [pc, #416]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800b91a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b91c:	4a67      	ldr	r2, [pc, #412]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800b91e:	f023 0301 	bic.w	r3, r3, #1
 800b922:	6713      	str	r3, [r2, #112]	@ 0x70
 800b924:	4b65      	ldr	r3, [pc, #404]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800b926:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b928:	4a64      	ldr	r2, [pc, #400]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800b92a:	f023 0304 	bic.w	r3, r3, #4
 800b92e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	689b      	ldr	r3, [r3, #8]
 800b934:	2b00      	cmp	r3, #0
 800b936:	d015      	beq.n	800b964 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b938:	f7f9 fb1c 	bl	8004f74 <HAL_GetTick>
 800b93c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b93e:	e00a      	b.n	800b956 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b940:	f7f9 fb18 	bl	8004f74 <HAL_GetTick>
 800b944:	4602      	mov	r2, r0
 800b946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b948:	1ad3      	subs	r3, r2, r3
 800b94a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b94e:	4293      	cmp	r3, r2
 800b950:	d901      	bls.n	800b956 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800b952:	2303      	movs	r3, #3
 800b954:	e14e      	b.n	800bbf4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b956:	4b59      	ldr	r3, [pc, #356]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800b958:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b95a:	f003 0302 	and.w	r3, r3, #2
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d0ee      	beq.n	800b940 <HAL_RCC_OscConfig+0x5f0>
 800b962:	e014      	b.n	800b98e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b964:	f7f9 fb06 	bl	8004f74 <HAL_GetTick>
 800b968:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800b96a:	e00a      	b.n	800b982 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b96c:	f7f9 fb02 	bl	8004f74 <HAL_GetTick>
 800b970:	4602      	mov	r2, r0
 800b972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b974:	1ad3      	subs	r3, r2, r3
 800b976:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b97a:	4293      	cmp	r3, r2
 800b97c:	d901      	bls.n	800b982 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800b97e:	2303      	movs	r3, #3
 800b980:	e138      	b.n	800bbf4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800b982:	4b4e      	ldr	r3, [pc, #312]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800b984:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b986:	f003 0302 	and.w	r3, r3, #2
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	d1ee      	bne.n	800b96c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b992:	2b00      	cmp	r3, #0
 800b994:	f000 812d 	beq.w	800bbf2 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800b998:	4b48      	ldr	r3, [pc, #288]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800b99a:	691b      	ldr	r3, [r3, #16]
 800b99c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b9a0:	2b18      	cmp	r3, #24
 800b9a2:	f000 80bd 	beq.w	800bb20 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b9aa:	2b02      	cmp	r3, #2
 800b9ac:	f040 809e 	bne.w	800baec <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b9b0:	4b42      	ldr	r3, [pc, #264]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	4a41      	ldr	r2, [pc, #260]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800b9b6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b9ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b9bc:	f7f9 fada 	bl	8004f74 <HAL_GetTick>
 800b9c0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800b9c2:	e008      	b.n	800b9d6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b9c4:	f7f9 fad6 	bl	8004f74 <HAL_GetTick>
 800b9c8:	4602      	mov	r2, r0
 800b9ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9cc:	1ad3      	subs	r3, r2, r3
 800b9ce:	2b02      	cmp	r3, #2
 800b9d0:	d901      	bls.n	800b9d6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800b9d2:	2303      	movs	r3, #3
 800b9d4:	e10e      	b.n	800bbf4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800b9d6:	4b39      	ldr	r3, [pc, #228]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d1f0      	bne.n	800b9c4 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b9e2:	4b36      	ldr	r3, [pc, #216]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800b9e4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b9e6:	4b37      	ldr	r3, [pc, #220]	@ (800bac4 <HAL_RCC_OscConfig+0x774>)
 800b9e8:	4013      	ands	r3, r2
 800b9ea:	687a      	ldr	r2, [r7, #4]
 800b9ec:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800b9ee:	687a      	ldr	r2, [r7, #4]
 800b9f0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800b9f2:	0112      	lsls	r2, r2, #4
 800b9f4:	430a      	orrs	r2, r1
 800b9f6:	4931      	ldr	r1, [pc, #196]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800b9f8:	4313      	orrs	r3, r2
 800b9fa:	628b      	str	r3, [r1, #40]	@ 0x28
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ba00:	3b01      	subs	r3, #1
 800ba02:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ba0a:	3b01      	subs	r3, #1
 800ba0c:	025b      	lsls	r3, r3, #9
 800ba0e:	b29b      	uxth	r3, r3
 800ba10:	431a      	orrs	r2, r3
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba16:	3b01      	subs	r3, #1
 800ba18:	041b      	lsls	r3, r3, #16
 800ba1a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800ba1e:	431a      	orrs	r2, r3
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba24:	3b01      	subs	r3, #1
 800ba26:	061b      	lsls	r3, r3, #24
 800ba28:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800ba2c:	4923      	ldr	r1, [pc, #140]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800ba2e:	4313      	orrs	r3, r2
 800ba30:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800ba32:	4b22      	ldr	r3, [pc, #136]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800ba34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba36:	4a21      	ldr	r2, [pc, #132]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800ba38:	f023 0301 	bic.w	r3, r3, #1
 800ba3c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800ba3e:	4b1f      	ldr	r3, [pc, #124]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800ba40:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ba42:	4b21      	ldr	r3, [pc, #132]	@ (800bac8 <HAL_RCC_OscConfig+0x778>)
 800ba44:	4013      	ands	r3, r2
 800ba46:	687a      	ldr	r2, [r7, #4]
 800ba48:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800ba4a:	00d2      	lsls	r2, r2, #3
 800ba4c:	491b      	ldr	r1, [pc, #108]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800ba4e:	4313      	orrs	r3, r2
 800ba50:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800ba52:	4b1a      	ldr	r3, [pc, #104]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800ba54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba56:	f023 020c 	bic.w	r2, r3, #12
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba5e:	4917      	ldr	r1, [pc, #92]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800ba60:	4313      	orrs	r3, r2
 800ba62:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800ba64:	4b15      	ldr	r3, [pc, #84]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800ba66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba68:	f023 0202 	bic.w	r2, r3, #2
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ba70:	4912      	ldr	r1, [pc, #72]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800ba72:	4313      	orrs	r3, r2
 800ba74:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800ba76:	4b11      	ldr	r3, [pc, #68]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800ba78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba7a:	4a10      	ldr	r2, [pc, #64]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800ba7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ba80:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ba82:	4b0e      	ldr	r3, [pc, #56]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800ba84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba86:	4a0d      	ldr	r2, [pc, #52]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800ba88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ba8c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800ba8e:	4b0b      	ldr	r3, [pc, #44]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800ba90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba92:	4a0a      	ldr	r2, [pc, #40]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800ba94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800ba98:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800ba9a:	4b08      	ldr	r3, [pc, #32]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800ba9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba9e:	4a07      	ldr	r2, [pc, #28]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800baa0:	f043 0301 	orr.w	r3, r3, #1
 800baa4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800baa6:	4b05      	ldr	r3, [pc, #20]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	4a04      	ldr	r2, [pc, #16]	@ (800babc <HAL_RCC_OscConfig+0x76c>)
 800baac:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800bab0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bab2:	f7f9 fa5f 	bl	8004f74 <HAL_GetTick>
 800bab6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800bab8:	e011      	b.n	800bade <HAL_RCC_OscConfig+0x78e>
 800baba:	bf00      	nop
 800babc:	58024400 	.word	0x58024400
 800bac0:	58024800 	.word	0x58024800
 800bac4:	fffffc0c 	.word	0xfffffc0c
 800bac8:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bacc:	f7f9 fa52 	bl	8004f74 <HAL_GetTick>
 800bad0:	4602      	mov	r2, r0
 800bad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bad4:	1ad3      	subs	r3, r2, r3
 800bad6:	2b02      	cmp	r3, #2
 800bad8:	d901      	bls.n	800bade <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800bada:	2303      	movs	r3, #3
 800badc:	e08a      	b.n	800bbf4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800bade:	4b47      	ldr	r3, [pc, #284]	@ (800bbfc <HAL_RCC_OscConfig+0x8ac>)
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d0f0      	beq.n	800bacc <HAL_RCC_OscConfig+0x77c>
 800baea:	e082      	b.n	800bbf2 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800baec:	4b43      	ldr	r3, [pc, #268]	@ (800bbfc <HAL_RCC_OscConfig+0x8ac>)
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	4a42      	ldr	r2, [pc, #264]	@ (800bbfc <HAL_RCC_OscConfig+0x8ac>)
 800baf2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800baf6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800baf8:	f7f9 fa3c 	bl	8004f74 <HAL_GetTick>
 800bafc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800bafe:	e008      	b.n	800bb12 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bb00:	f7f9 fa38 	bl	8004f74 <HAL_GetTick>
 800bb04:	4602      	mov	r2, r0
 800bb06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb08:	1ad3      	subs	r3, r2, r3
 800bb0a:	2b02      	cmp	r3, #2
 800bb0c:	d901      	bls.n	800bb12 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800bb0e:	2303      	movs	r3, #3
 800bb10:	e070      	b.n	800bbf4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800bb12:	4b3a      	ldr	r3, [pc, #232]	@ (800bbfc <HAL_RCC_OscConfig+0x8ac>)
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d1f0      	bne.n	800bb00 <HAL_RCC_OscConfig+0x7b0>
 800bb1e:	e068      	b.n	800bbf2 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800bb20:	4b36      	ldr	r3, [pc, #216]	@ (800bbfc <HAL_RCC_OscConfig+0x8ac>)
 800bb22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb24:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800bb26:	4b35      	ldr	r3, [pc, #212]	@ (800bbfc <HAL_RCC_OscConfig+0x8ac>)
 800bb28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb2a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bb30:	2b01      	cmp	r3, #1
 800bb32:	d031      	beq.n	800bb98 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800bb34:	693b      	ldr	r3, [r7, #16]
 800bb36:	f003 0203 	and.w	r2, r3, #3
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800bb3e:	429a      	cmp	r2, r3
 800bb40:	d12a      	bne.n	800bb98 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800bb42:	693b      	ldr	r3, [r7, #16]
 800bb44:	091b      	lsrs	r3, r3, #4
 800bb46:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800bb4e:	429a      	cmp	r2, r3
 800bb50:	d122      	bne.n	800bb98 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb5c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800bb5e:	429a      	cmp	r2, r3
 800bb60:	d11a      	bne.n	800bb98 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800bb62:	68fb      	ldr	r3, [r7, #12]
 800bb64:	0a5b      	lsrs	r3, r3, #9
 800bb66:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bb6e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800bb70:	429a      	cmp	r2, r3
 800bb72:	d111      	bne.n	800bb98 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	0c1b      	lsrs	r3, r3, #16
 800bb78:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb80:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800bb82:	429a      	cmp	r2, r3
 800bb84:	d108      	bne.n	800bb98 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	0e1b      	lsrs	r3, r3, #24
 800bb8a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb92:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800bb94:	429a      	cmp	r2, r3
 800bb96:	d001      	beq.n	800bb9c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800bb98:	2301      	movs	r3, #1
 800bb9a:	e02b      	b.n	800bbf4 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800bb9c:	4b17      	ldr	r3, [pc, #92]	@ (800bbfc <HAL_RCC_OscConfig+0x8ac>)
 800bb9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bba0:	08db      	lsrs	r3, r3, #3
 800bba2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800bba6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bbac:	693a      	ldr	r2, [r7, #16]
 800bbae:	429a      	cmp	r2, r3
 800bbb0:	d01f      	beq.n	800bbf2 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800bbb2:	4b12      	ldr	r3, [pc, #72]	@ (800bbfc <HAL_RCC_OscConfig+0x8ac>)
 800bbb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bbb6:	4a11      	ldr	r2, [pc, #68]	@ (800bbfc <HAL_RCC_OscConfig+0x8ac>)
 800bbb8:	f023 0301 	bic.w	r3, r3, #1
 800bbbc:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800bbbe:	f7f9 f9d9 	bl	8004f74 <HAL_GetTick>
 800bbc2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800bbc4:	bf00      	nop
 800bbc6:	f7f9 f9d5 	bl	8004f74 <HAL_GetTick>
 800bbca:	4602      	mov	r2, r0
 800bbcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbce:	4293      	cmp	r3, r2
 800bbd0:	d0f9      	beq.n	800bbc6 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800bbd2:	4b0a      	ldr	r3, [pc, #40]	@ (800bbfc <HAL_RCC_OscConfig+0x8ac>)
 800bbd4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bbd6:	4b0a      	ldr	r3, [pc, #40]	@ (800bc00 <HAL_RCC_OscConfig+0x8b0>)
 800bbd8:	4013      	ands	r3, r2
 800bbda:	687a      	ldr	r2, [r7, #4]
 800bbdc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800bbde:	00d2      	lsls	r2, r2, #3
 800bbe0:	4906      	ldr	r1, [pc, #24]	@ (800bbfc <HAL_RCC_OscConfig+0x8ac>)
 800bbe2:	4313      	orrs	r3, r2
 800bbe4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800bbe6:	4b05      	ldr	r3, [pc, #20]	@ (800bbfc <HAL_RCC_OscConfig+0x8ac>)
 800bbe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bbea:	4a04      	ldr	r2, [pc, #16]	@ (800bbfc <HAL_RCC_OscConfig+0x8ac>)
 800bbec:	f043 0301 	orr.w	r3, r3, #1
 800bbf0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800bbf2:	2300      	movs	r3, #0
}
 800bbf4:	4618      	mov	r0, r3
 800bbf6:	3730      	adds	r7, #48	@ 0x30
 800bbf8:	46bd      	mov	sp, r7
 800bbfa:	bd80      	pop	{r7, pc}
 800bbfc:	58024400 	.word	0x58024400
 800bc00:	ffff0007 	.word	0xffff0007

0800bc04 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800bc04:	b580      	push	{r7, lr}
 800bc06:	b086      	sub	sp, #24
 800bc08:	af00      	add	r7, sp, #0
 800bc0a:	6078      	str	r0, [r7, #4]
 800bc0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d101      	bne.n	800bc18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800bc14:	2301      	movs	r3, #1
 800bc16:	e19c      	b.n	800bf52 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800bc18:	4b8a      	ldr	r3, [pc, #552]	@ (800be44 <HAL_RCC_ClockConfig+0x240>)
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	f003 030f 	and.w	r3, r3, #15
 800bc20:	683a      	ldr	r2, [r7, #0]
 800bc22:	429a      	cmp	r2, r3
 800bc24:	d910      	bls.n	800bc48 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bc26:	4b87      	ldr	r3, [pc, #540]	@ (800be44 <HAL_RCC_ClockConfig+0x240>)
 800bc28:	681b      	ldr	r3, [r3, #0]
 800bc2a:	f023 020f 	bic.w	r2, r3, #15
 800bc2e:	4985      	ldr	r1, [pc, #532]	@ (800be44 <HAL_RCC_ClockConfig+0x240>)
 800bc30:	683b      	ldr	r3, [r7, #0]
 800bc32:	4313      	orrs	r3, r2
 800bc34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bc36:	4b83      	ldr	r3, [pc, #524]	@ (800be44 <HAL_RCC_ClockConfig+0x240>)
 800bc38:	681b      	ldr	r3, [r3, #0]
 800bc3a:	f003 030f 	and.w	r3, r3, #15
 800bc3e:	683a      	ldr	r2, [r7, #0]
 800bc40:	429a      	cmp	r2, r3
 800bc42:	d001      	beq.n	800bc48 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800bc44:	2301      	movs	r3, #1
 800bc46:	e184      	b.n	800bf52 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	f003 0304 	and.w	r3, r3, #4
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d010      	beq.n	800bc76 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	691a      	ldr	r2, [r3, #16]
 800bc58:	4b7b      	ldr	r3, [pc, #492]	@ (800be48 <HAL_RCC_ClockConfig+0x244>)
 800bc5a:	699b      	ldr	r3, [r3, #24]
 800bc5c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800bc60:	429a      	cmp	r2, r3
 800bc62:	d908      	bls.n	800bc76 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800bc64:	4b78      	ldr	r3, [pc, #480]	@ (800be48 <HAL_RCC_ClockConfig+0x244>)
 800bc66:	699b      	ldr	r3, [r3, #24]
 800bc68:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	691b      	ldr	r3, [r3, #16]
 800bc70:	4975      	ldr	r1, [pc, #468]	@ (800be48 <HAL_RCC_ClockConfig+0x244>)
 800bc72:	4313      	orrs	r3, r2
 800bc74:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	f003 0308 	and.w	r3, r3, #8
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d010      	beq.n	800bca4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	695a      	ldr	r2, [r3, #20]
 800bc86:	4b70      	ldr	r3, [pc, #448]	@ (800be48 <HAL_RCC_ClockConfig+0x244>)
 800bc88:	69db      	ldr	r3, [r3, #28]
 800bc8a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800bc8e:	429a      	cmp	r2, r3
 800bc90:	d908      	bls.n	800bca4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800bc92:	4b6d      	ldr	r3, [pc, #436]	@ (800be48 <HAL_RCC_ClockConfig+0x244>)
 800bc94:	69db      	ldr	r3, [r3, #28]
 800bc96:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	695b      	ldr	r3, [r3, #20]
 800bc9e:	496a      	ldr	r1, [pc, #424]	@ (800be48 <HAL_RCC_ClockConfig+0x244>)
 800bca0:	4313      	orrs	r3, r2
 800bca2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	f003 0310 	and.w	r3, r3, #16
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d010      	beq.n	800bcd2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	699a      	ldr	r2, [r3, #24]
 800bcb4:	4b64      	ldr	r3, [pc, #400]	@ (800be48 <HAL_RCC_ClockConfig+0x244>)
 800bcb6:	69db      	ldr	r3, [r3, #28]
 800bcb8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800bcbc:	429a      	cmp	r2, r3
 800bcbe:	d908      	bls.n	800bcd2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800bcc0:	4b61      	ldr	r3, [pc, #388]	@ (800be48 <HAL_RCC_ClockConfig+0x244>)
 800bcc2:	69db      	ldr	r3, [r3, #28]
 800bcc4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	699b      	ldr	r3, [r3, #24]
 800bccc:	495e      	ldr	r1, [pc, #376]	@ (800be48 <HAL_RCC_ClockConfig+0x244>)
 800bcce:	4313      	orrs	r3, r2
 800bcd0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	f003 0320 	and.w	r3, r3, #32
 800bcda:	2b00      	cmp	r3, #0
 800bcdc:	d010      	beq.n	800bd00 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	69da      	ldr	r2, [r3, #28]
 800bce2:	4b59      	ldr	r3, [pc, #356]	@ (800be48 <HAL_RCC_ClockConfig+0x244>)
 800bce4:	6a1b      	ldr	r3, [r3, #32]
 800bce6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800bcea:	429a      	cmp	r2, r3
 800bcec:	d908      	bls.n	800bd00 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800bcee:	4b56      	ldr	r3, [pc, #344]	@ (800be48 <HAL_RCC_ClockConfig+0x244>)
 800bcf0:	6a1b      	ldr	r3, [r3, #32]
 800bcf2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	69db      	ldr	r3, [r3, #28]
 800bcfa:	4953      	ldr	r1, [pc, #332]	@ (800be48 <HAL_RCC_ClockConfig+0x244>)
 800bcfc:	4313      	orrs	r3, r2
 800bcfe:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	f003 0302 	and.w	r3, r3, #2
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d010      	beq.n	800bd2e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	68da      	ldr	r2, [r3, #12]
 800bd10:	4b4d      	ldr	r3, [pc, #308]	@ (800be48 <HAL_RCC_ClockConfig+0x244>)
 800bd12:	699b      	ldr	r3, [r3, #24]
 800bd14:	f003 030f 	and.w	r3, r3, #15
 800bd18:	429a      	cmp	r2, r3
 800bd1a:	d908      	bls.n	800bd2e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800bd1c:	4b4a      	ldr	r3, [pc, #296]	@ (800be48 <HAL_RCC_ClockConfig+0x244>)
 800bd1e:	699b      	ldr	r3, [r3, #24]
 800bd20:	f023 020f 	bic.w	r2, r3, #15
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	68db      	ldr	r3, [r3, #12]
 800bd28:	4947      	ldr	r1, [pc, #284]	@ (800be48 <HAL_RCC_ClockConfig+0x244>)
 800bd2a:	4313      	orrs	r3, r2
 800bd2c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	f003 0301 	and.w	r3, r3, #1
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d055      	beq.n	800bde6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800bd3a:	4b43      	ldr	r3, [pc, #268]	@ (800be48 <HAL_RCC_ClockConfig+0x244>)
 800bd3c:	699b      	ldr	r3, [r3, #24]
 800bd3e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	689b      	ldr	r3, [r3, #8]
 800bd46:	4940      	ldr	r1, [pc, #256]	@ (800be48 <HAL_RCC_ClockConfig+0x244>)
 800bd48:	4313      	orrs	r3, r2
 800bd4a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	685b      	ldr	r3, [r3, #4]
 800bd50:	2b02      	cmp	r3, #2
 800bd52:	d107      	bne.n	800bd64 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800bd54:	4b3c      	ldr	r3, [pc, #240]	@ (800be48 <HAL_RCC_ClockConfig+0x244>)
 800bd56:	681b      	ldr	r3, [r3, #0]
 800bd58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	d121      	bne.n	800bda4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800bd60:	2301      	movs	r3, #1
 800bd62:	e0f6      	b.n	800bf52 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	685b      	ldr	r3, [r3, #4]
 800bd68:	2b03      	cmp	r3, #3
 800bd6a:	d107      	bne.n	800bd7c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800bd6c:	4b36      	ldr	r3, [pc, #216]	@ (800be48 <HAL_RCC_ClockConfig+0x244>)
 800bd6e:	681b      	ldr	r3, [r3, #0]
 800bd70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d115      	bne.n	800bda4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800bd78:	2301      	movs	r3, #1
 800bd7a:	e0ea      	b.n	800bf52 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	685b      	ldr	r3, [r3, #4]
 800bd80:	2b01      	cmp	r3, #1
 800bd82:	d107      	bne.n	800bd94 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800bd84:	4b30      	ldr	r3, [pc, #192]	@ (800be48 <HAL_RCC_ClockConfig+0x244>)
 800bd86:	681b      	ldr	r3, [r3, #0]
 800bd88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d109      	bne.n	800bda4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800bd90:	2301      	movs	r3, #1
 800bd92:	e0de      	b.n	800bf52 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800bd94:	4b2c      	ldr	r3, [pc, #176]	@ (800be48 <HAL_RCC_ClockConfig+0x244>)
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	f003 0304 	and.w	r3, r3, #4
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d101      	bne.n	800bda4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800bda0:	2301      	movs	r3, #1
 800bda2:	e0d6      	b.n	800bf52 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800bda4:	4b28      	ldr	r3, [pc, #160]	@ (800be48 <HAL_RCC_ClockConfig+0x244>)
 800bda6:	691b      	ldr	r3, [r3, #16]
 800bda8:	f023 0207 	bic.w	r2, r3, #7
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	685b      	ldr	r3, [r3, #4]
 800bdb0:	4925      	ldr	r1, [pc, #148]	@ (800be48 <HAL_RCC_ClockConfig+0x244>)
 800bdb2:	4313      	orrs	r3, r2
 800bdb4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bdb6:	f7f9 f8dd 	bl	8004f74 <HAL_GetTick>
 800bdba:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bdbc:	e00a      	b.n	800bdd4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800bdbe:	f7f9 f8d9 	bl	8004f74 <HAL_GetTick>
 800bdc2:	4602      	mov	r2, r0
 800bdc4:	697b      	ldr	r3, [r7, #20]
 800bdc6:	1ad3      	subs	r3, r2, r3
 800bdc8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bdcc:	4293      	cmp	r3, r2
 800bdce:	d901      	bls.n	800bdd4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800bdd0:	2303      	movs	r3, #3
 800bdd2:	e0be      	b.n	800bf52 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bdd4:	4b1c      	ldr	r3, [pc, #112]	@ (800be48 <HAL_RCC_ClockConfig+0x244>)
 800bdd6:	691b      	ldr	r3, [r3, #16]
 800bdd8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	685b      	ldr	r3, [r3, #4]
 800bde0:	00db      	lsls	r3, r3, #3
 800bde2:	429a      	cmp	r2, r3
 800bde4:	d1eb      	bne.n	800bdbe <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	f003 0302 	and.w	r3, r3, #2
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	d010      	beq.n	800be14 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	68da      	ldr	r2, [r3, #12]
 800bdf6:	4b14      	ldr	r3, [pc, #80]	@ (800be48 <HAL_RCC_ClockConfig+0x244>)
 800bdf8:	699b      	ldr	r3, [r3, #24]
 800bdfa:	f003 030f 	and.w	r3, r3, #15
 800bdfe:	429a      	cmp	r2, r3
 800be00:	d208      	bcs.n	800be14 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800be02:	4b11      	ldr	r3, [pc, #68]	@ (800be48 <HAL_RCC_ClockConfig+0x244>)
 800be04:	699b      	ldr	r3, [r3, #24]
 800be06:	f023 020f 	bic.w	r2, r3, #15
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	68db      	ldr	r3, [r3, #12]
 800be0e:	490e      	ldr	r1, [pc, #56]	@ (800be48 <HAL_RCC_ClockConfig+0x244>)
 800be10:	4313      	orrs	r3, r2
 800be12:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800be14:	4b0b      	ldr	r3, [pc, #44]	@ (800be44 <HAL_RCC_ClockConfig+0x240>)
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	f003 030f 	and.w	r3, r3, #15
 800be1c:	683a      	ldr	r2, [r7, #0]
 800be1e:	429a      	cmp	r2, r3
 800be20:	d214      	bcs.n	800be4c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800be22:	4b08      	ldr	r3, [pc, #32]	@ (800be44 <HAL_RCC_ClockConfig+0x240>)
 800be24:	681b      	ldr	r3, [r3, #0]
 800be26:	f023 020f 	bic.w	r2, r3, #15
 800be2a:	4906      	ldr	r1, [pc, #24]	@ (800be44 <HAL_RCC_ClockConfig+0x240>)
 800be2c:	683b      	ldr	r3, [r7, #0]
 800be2e:	4313      	orrs	r3, r2
 800be30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800be32:	4b04      	ldr	r3, [pc, #16]	@ (800be44 <HAL_RCC_ClockConfig+0x240>)
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	f003 030f 	and.w	r3, r3, #15
 800be3a:	683a      	ldr	r2, [r7, #0]
 800be3c:	429a      	cmp	r2, r3
 800be3e:	d005      	beq.n	800be4c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800be40:	2301      	movs	r3, #1
 800be42:	e086      	b.n	800bf52 <HAL_RCC_ClockConfig+0x34e>
 800be44:	52002000 	.word	0x52002000
 800be48:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	f003 0304 	and.w	r3, r3, #4
 800be54:	2b00      	cmp	r3, #0
 800be56:	d010      	beq.n	800be7a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	691a      	ldr	r2, [r3, #16]
 800be5c:	4b3f      	ldr	r3, [pc, #252]	@ (800bf5c <HAL_RCC_ClockConfig+0x358>)
 800be5e:	699b      	ldr	r3, [r3, #24]
 800be60:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800be64:	429a      	cmp	r2, r3
 800be66:	d208      	bcs.n	800be7a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800be68:	4b3c      	ldr	r3, [pc, #240]	@ (800bf5c <HAL_RCC_ClockConfig+0x358>)
 800be6a:	699b      	ldr	r3, [r3, #24]
 800be6c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	691b      	ldr	r3, [r3, #16]
 800be74:	4939      	ldr	r1, [pc, #228]	@ (800bf5c <HAL_RCC_ClockConfig+0x358>)
 800be76:	4313      	orrs	r3, r2
 800be78:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	f003 0308 	and.w	r3, r3, #8
 800be82:	2b00      	cmp	r3, #0
 800be84:	d010      	beq.n	800bea8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	695a      	ldr	r2, [r3, #20]
 800be8a:	4b34      	ldr	r3, [pc, #208]	@ (800bf5c <HAL_RCC_ClockConfig+0x358>)
 800be8c:	69db      	ldr	r3, [r3, #28]
 800be8e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800be92:	429a      	cmp	r2, r3
 800be94:	d208      	bcs.n	800bea8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800be96:	4b31      	ldr	r3, [pc, #196]	@ (800bf5c <HAL_RCC_ClockConfig+0x358>)
 800be98:	69db      	ldr	r3, [r3, #28]
 800be9a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	695b      	ldr	r3, [r3, #20]
 800bea2:	492e      	ldr	r1, [pc, #184]	@ (800bf5c <HAL_RCC_ClockConfig+0x358>)
 800bea4:	4313      	orrs	r3, r2
 800bea6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	f003 0310 	and.w	r3, r3, #16
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	d010      	beq.n	800bed6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	699a      	ldr	r2, [r3, #24]
 800beb8:	4b28      	ldr	r3, [pc, #160]	@ (800bf5c <HAL_RCC_ClockConfig+0x358>)
 800beba:	69db      	ldr	r3, [r3, #28]
 800bebc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800bec0:	429a      	cmp	r2, r3
 800bec2:	d208      	bcs.n	800bed6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800bec4:	4b25      	ldr	r3, [pc, #148]	@ (800bf5c <HAL_RCC_ClockConfig+0x358>)
 800bec6:	69db      	ldr	r3, [r3, #28]
 800bec8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	699b      	ldr	r3, [r3, #24]
 800bed0:	4922      	ldr	r1, [pc, #136]	@ (800bf5c <HAL_RCC_ClockConfig+0x358>)
 800bed2:	4313      	orrs	r3, r2
 800bed4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	f003 0320 	and.w	r3, r3, #32
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d010      	beq.n	800bf04 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	69da      	ldr	r2, [r3, #28]
 800bee6:	4b1d      	ldr	r3, [pc, #116]	@ (800bf5c <HAL_RCC_ClockConfig+0x358>)
 800bee8:	6a1b      	ldr	r3, [r3, #32]
 800beea:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800beee:	429a      	cmp	r2, r3
 800bef0:	d208      	bcs.n	800bf04 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800bef2:	4b1a      	ldr	r3, [pc, #104]	@ (800bf5c <HAL_RCC_ClockConfig+0x358>)
 800bef4:	6a1b      	ldr	r3, [r3, #32]
 800bef6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	69db      	ldr	r3, [r3, #28]
 800befe:	4917      	ldr	r1, [pc, #92]	@ (800bf5c <HAL_RCC_ClockConfig+0x358>)
 800bf00:	4313      	orrs	r3, r2
 800bf02:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800bf04:	f000 f834 	bl	800bf70 <HAL_RCC_GetSysClockFreq>
 800bf08:	4602      	mov	r2, r0
 800bf0a:	4b14      	ldr	r3, [pc, #80]	@ (800bf5c <HAL_RCC_ClockConfig+0x358>)
 800bf0c:	699b      	ldr	r3, [r3, #24]
 800bf0e:	0a1b      	lsrs	r3, r3, #8
 800bf10:	f003 030f 	and.w	r3, r3, #15
 800bf14:	4912      	ldr	r1, [pc, #72]	@ (800bf60 <HAL_RCC_ClockConfig+0x35c>)
 800bf16:	5ccb      	ldrb	r3, [r1, r3]
 800bf18:	f003 031f 	and.w	r3, r3, #31
 800bf1c:	fa22 f303 	lsr.w	r3, r2, r3
 800bf20:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800bf22:	4b0e      	ldr	r3, [pc, #56]	@ (800bf5c <HAL_RCC_ClockConfig+0x358>)
 800bf24:	699b      	ldr	r3, [r3, #24]
 800bf26:	f003 030f 	and.w	r3, r3, #15
 800bf2a:	4a0d      	ldr	r2, [pc, #52]	@ (800bf60 <HAL_RCC_ClockConfig+0x35c>)
 800bf2c:	5cd3      	ldrb	r3, [r2, r3]
 800bf2e:	f003 031f 	and.w	r3, r3, #31
 800bf32:	693a      	ldr	r2, [r7, #16]
 800bf34:	fa22 f303 	lsr.w	r3, r2, r3
 800bf38:	4a0a      	ldr	r2, [pc, #40]	@ (800bf64 <HAL_RCC_ClockConfig+0x360>)
 800bf3a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800bf3c:	4a0a      	ldr	r2, [pc, #40]	@ (800bf68 <HAL_RCC_ClockConfig+0x364>)
 800bf3e:	693b      	ldr	r3, [r7, #16]
 800bf40:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800bf42:	4b0a      	ldr	r3, [pc, #40]	@ (800bf6c <HAL_RCC_ClockConfig+0x368>)
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	4618      	mov	r0, r3
 800bf48:	f7f8 ffca 	bl	8004ee0 <HAL_InitTick>
 800bf4c:	4603      	mov	r3, r0
 800bf4e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800bf50:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf52:	4618      	mov	r0, r3
 800bf54:	3718      	adds	r7, #24
 800bf56:	46bd      	mov	sp, r7
 800bf58:	bd80      	pop	{r7, pc}
 800bf5a:	bf00      	nop
 800bf5c:	58024400 	.word	0x58024400
 800bf60:	08016e58 	.word	0x08016e58
 800bf64:	2400003c 	.word	0x2400003c
 800bf68:	24000038 	.word	0x24000038
 800bf6c:	24000048 	.word	0x24000048

0800bf70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800bf70:	b480      	push	{r7}
 800bf72:	b089      	sub	sp, #36	@ 0x24
 800bf74:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800bf76:	4bb3      	ldr	r3, [pc, #716]	@ (800c244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bf78:	691b      	ldr	r3, [r3, #16]
 800bf7a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800bf7e:	2b18      	cmp	r3, #24
 800bf80:	f200 8155 	bhi.w	800c22e <HAL_RCC_GetSysClockFreq+0x2be>
 800bf84:	a201      	add	r2, pc, #4	@ (adr r2, 800bf8c <HAL_RCC_GetSysClockFreq+0x1c>)
 800bf86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf8a:	bf00      	nop
 800bf8c:	0800bff1 	.word	0x0800bff1
 800bf90:	0800c22f 	.word	0x0800c22f
 800bf94:	0800c22f 	.word	0x0800c22f
 800bf98:	0800c22f 	.word	0x0800c22f
 800bf9c:	0800c22f 	.word	0x0800c22f
 800bfa0:	0800c22f 	.word	0x0800c22f
 800bfa4:	0800c22f 	.word	0x0800c22f
 800bfa8:	0800c22f 	.word	0x0800c22f
 800bfac:	0800c017 	.word	0x0800c017
 800bfb0:	0800c22f 	.word	0x0800c22f
 800bfb4:	0800c22f 	.word	0x0800c22f
 800bfb8:	0800c22f 	.word	0x0800c22f
 800bfbc:	0800c22f 	.word	0x0800c22f
 800bfc0:	0800c22f 	.word	0x0800c22f
 800bfc4:	0800c22f 	.word	0x0800c22f
 800bfc8:	0800c22f 	.word	0x0800c22f
 800bfcc:	0800c01d 	.word	0x0800c01d
 800bfd0:	0800c22f 	.word	0x0800c22f
 800bfd4:	0800c22f 	.word	0x0800c22f
 800bfd8:	0800c22f 	.word	0x0800c22f
 800bfdc:	0800c22f 	.word	0x0800c22f
 800bfe0:	0800c22f 	.word	0x0800c22f
 800bfe4:	0800c22f 	.word	0x0800c22f
 800bfe8:	0800c22f 	.word	0x0800c22f
 800bfec:	0800c023 	.word	0x0800c023
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bff0:	4b94      	ldr	r3, [pc, #592]	@ (800c244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bff2:	681b      	ldr	r3, [r3, #0]
 800bff4:	f003 0320 	and.w	r3, r3, #32
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	d009      	beq.n	800c010 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bffc:	4b91      	ldr	r3, [pc, #580]	@ (800c244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bffe:	681b      	ldr	r3, [r3, #0]
 800c000:	08db      	lsrs	r3, r3, #3
 800c002:	f003 0303 	and.w	r3, r3, #3
 800c006:	4a90      	ldr	r2, [pc, #576]	@ (800c248 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800c008:	fa22 f303 	lsr.w	r3, r2, r3
 800c00c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800c00e:	e111      	b.n	800c234 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800c010:	4b8d      	ldr	r3, [pc, #564]	@ (800c248 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800c012:	61bb      	str	r3, [r7, #24]
      break;
 800c014:	e10e      	b.n	800c234 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800c016:	4b8d      	ldr	r3, [pc, #564]	@ (800c24c <HAL_RCC_GetSysClockFreq+0x2dc>)
 800c018:	61bb      	str	r3, [r7, #24]
      break;
 800c01a:	e10b      	b.n	800c234 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800c01c:	4b8c      	ldr	r3, [pc, #560]	@ (800c250 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800c01e:	61bb      	str	r3, [r7, #24]
      break;
 800c020:	e108      	b.n	800c234 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c022:	4b88      	ldr	r3, [pc, #544]	@ (800c244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c024:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c026:	f003 0303 	and.w	r3, r3, #3
 800c02a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800c02c:	4b85      	ldr	r3, [pc, #532]	@ (800c244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c02e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c030:	091b      	lsrs	r3, r3, #4
 800c032:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c036:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800c038:	4b82      	ldr	r3, [pc, #520]	@ (800c244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c03a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c03c:	f003 0301 	and.w	r3, r3, #1
 800c040:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800c042:	4b80      	ldr	r3, [pc, #512]	@ (800c244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c044:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c046:	08db      	lsrs	r3, r3, #3
 800c048:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c04c:	68fa      	ldr	r2, [r7, #12]
 800c04e:	fb02 f303 	mul.w	r3, r2, r3
 800c052:	ee07 3a90 	vmov	s15, r3
 800c056:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c05a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800c05e:	693b      	ldr	r3, [r7, #16]
 800c060:	2b00      	cmp	r3, #0
 800c062:	f000 80e1 	beq.w	800c228 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800c066:	697b      	ldr	r3, [r7, #20]
 800c068:	2b02      	cmp	r3, #2
 800c06a:	f000 8083 	beq.w	800c174 <HAL_RCC_GetSysClockFreq+0x204>
 800c06e:	697b      	ldr	r3, [r7, #20]
 800c070:	2b02      	cmp	r3, #2
 800c072:	f200 80a1 	bhi.w	800c1b8 <HAL_RCC_GetSysClockFreq+0x248>
 800c076:	697b      	ldr	r3, [r7, #20]
 800c078:	2b00      	cmp	r3, #0
 800c07a:	d003      	beq.n	800c084 <HAL_RCC_GetSysClockFreq+0x114>
 800c07c:	697b      	ldr	r3, [r7, #20]
 800c07e:	2b01      	cmp	r3, #1
 800c080:	d056      	beq.n	800c130 <HAL_RCC_GetSysClockFreq+0x1c0>
 800c082:	e099      	b.n	800c1b8 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c084:	4b6f      	ldr	r3, [pc, #444]	@ (800c244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	f003 0320 	and.w	r3, r3, #32
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d02d      	beq.n	800c0ec <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c090:	4b6c      	ldr	r3, [pc, #432]	@ (800c244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	08db      	lsrs	r3, r3, #3
 800c096:	f003 0303 	and.w	r3, r3, #3
 800c09a:	4a6b      	ldr	r2, [pc, #428]	@ (800c248 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800c09c:	fa22 f303 	lsr.w	r3, r2, r3
 800c0a0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	ee07 3a90 	vmov	s15, r3
 800c0a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c0ac:	693b      	ldr	r3, [r7, #16]
 800c0ae:	ee07 3a90 	vmov	s15, r3
 800c0b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c0b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c0ba:	4b62      	ldr	r3, [pc, #392]	@ (800c244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c0bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c0be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c0c2:	ee07 3a90 	vmov	s15, r3
 800c0c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c0ca:	ed97 6a02 	vldr	s12, [r7, #8]
 800c0ce:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800c254 <HAL_RCC_GetSysClockFreq+0x2e4>
 800c0d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c0d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c0da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c0de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c0e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c0e6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800c0ea:	e087      	b.n	800c1fc <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c0ec:	693b      	ldr	r3, [r7, #16]
 800c0ee:	ee07 3a90 	vmov	s15, r3
 800c0f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c0f6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800c258 <HAL_RCC_GetSysClockFreq+0x2e8>
 800c0fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c0fe:	4b51      	ldr	r3, [pc, #324]	@ (800c244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c100:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c102:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c106:	ee07 3a90 	vmov	s15, r3
 800c10a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c10e:	ed97 6a02 	vldr	s12, [r7, #8]
 800c112:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800c254 <HAL_RCC_GetSysClockFreq+0x2e4>
 800c116:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c11a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c11e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c122:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c126:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c12a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800c12e:	e065      	b.n	800c1fc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c130:	693b      	ldr	r3, [r7, #16]
 800c132:	ee07 3a90 	vmov	s15, r3
 800c136:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c13a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800c25c <HAL_RCC_GetSysClockFreq+0x2ec>
 800c13e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c142:	4b40      	ldr	r3, [pc, #256]	@ (800c244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c144:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c146:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c14a:	ee07 3a90 	vmov	s15, r3
 800c14e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c152:	ed97 6a02 	vldr	s12, [r7, #8]
 800c156:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800c254 <HAL_RCC_GetSysClockFreq+0x2e4>
 800c15a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c15e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c162:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c166:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c16a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c16e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800c172:	e043      	b.n	800c1fc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c174:	693b      	ldr	r3, [r7, #16]
 800c176:	ee07 3a90 	vmov	s15, r3
 800c17a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c17e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800c260 <HAL_RCC_GetSysClockFreq+0x2f0>
 800c182:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c186:	4b2f      	ldr	r3, [pc, #188]	@ (800c244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c18a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c18e:	ee07 3a90 	vmov	s15, r3
 800c192:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c196:	ed97 6a02 	vldr	s12, [r7, #8]
 800c19a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800c254 <HAL_RCC_GetSysClockFreq+0x2e4>
 800c19e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c1a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c1a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c1aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c1ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c1b2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800c1b6:	e021      	b.n	800c1fc <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c1b8:	693b      	ldr	r3, [r7, #16]
 800c1ba:	ee07 3a90 	vmov	s15, r3
 800c1be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c1c2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800c25c <HAL_RCC_GetSysClockFreq+0x2ec>
 800c1c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c1ca:	4b1e      	ldr	r3, [pc, #120]	@ (800c244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c1cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c1ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c1d2:	ee07 3a90 	vmov	s15, r3
 800c1d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c1da:	ed97 6a02 	vldr	s12, [r7, #8]
 800c1de:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800c254 <HAL_RCC_GetSysClockFreq+0x2e4>
 800c1e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c1e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c1ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c1ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c1f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c1f6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800c1fa:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800c1fc:	4b11      	ldr	r3, [pc, #68]	@ (800c244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c1fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c200:	0a5b      	lsrs	r3, r3, #9
 800c202:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c206:	3301      	adds	r3, #1
 800c208:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800c20a:	683b      	ldr	r3, [r7, #0]
 800c20c:	ee07 3a90 	vmov	s15, r3
 800c210:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800c214:	edd7 6a07 	vldr	s13, [r7, #28]
 800c218:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c21c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c220:	ee17 3a90 	vmov	r3, s15
 800c224:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800c226:	e005      	b.n	800c234 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800c228:	2300      	movs	r3, #0
 800c22a:	61bb      	str	r3, [r7, #24]
      break;
 800c22c:	e002      	b.n	800c234 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800c22e:	4b07      	ldr	r3, [pc, #28]	@ (800c24c <HAL_RCC_GetSysClockFreq+0x2dc>)
 800c230:	61bb      	str	r3, [r7, #24]
      break;
 800c232:	bf00      	nop
  }

  return sysclockfreq;
 800c234:	69bb      	ldr	r3, [r7, #24]
}
 800c236:	4618      	mov	r0, r3
 800c238:	3724      	adds	r7, #36	@ 0x24
 800c23a:	46bd      	mov	sp, r7
 800c23c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c240:	4770      	bx	lr
 800c242:	bf00      	nop
 800c244:	58024400 	.word	0x58024400
 800c248:	03d09000 	.word	0x03d09000
 800c24c:	003d0900 	.word	0x003d0900
 800c250:	017d7840 	.word	0x017d7840
 800c254:	46000000 	.word	0x46000000
 800c258:	4c742400 	.word	0x4c742400
 800c25c:	4a742400 	.word	0x4a742400
 800c260:	4bbebc20 	.word	0x4bbebc20

0800c264 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c264:	b580      	push	{r7, lr}
 800c266:	b082      	sub	sp, #8
 800c268:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800c26a:	f7ff fe81 	bl	800bf70 <HAL_RCC_GetSysClockFreq>
 800c26e:	4602      	mov	r2, r0
 800c270:	4b10      	ldr	r3, [pc, #64]	@ (800c2b4 <HAL_RCC_GetHCLKFreq+0x50>)
 800c272:	699b      	ldr	r3, [r3, #24]
 800c274:	0a1b      	lsrs	r3, r3, #8
 800c276:	f003 030f 	and.w	r3, r3, #15
 800c27a:	490f      	ldr	r1, [pc, #60]	@ (800c2b8 <HAL_RCC_GetHCLKFreq+0x54>)
 800c27c:	5ccb      	ldrb	r3, [r1, r3]
 800c27e:	f003 031f 	and.w	r3, r3, #31
 800c282:	fa22 f303 	lsr.w	r3, r2, r3
 800c286:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800c288:	4b0a      	ldr	r3, [pc, #40]	@ (800c2b4 <HAL_RCC_GetHCLKFreq+0x50>)
 800c28a:	699b      	ldr	r3, [r3, #24]
 800c28c:	f003 030f 	and.w	r3, r3, #15
 800c290:	4a09      	ldr	r2, [pc, #36]	@ (800c2b8 <HAL_RCC_GetHCLKFreq+0x54>)
 800c292:	5cd3      	ldrb	r3, [r2, r3]
 800c294:	f003 031f 	and.w	r3, r3, #31
 800c298:	687a      	ldr	r2, [r7, #4]
 800c29a:	fa22 f303 	lsr.w	r3, r2, r3
 800c29e:	4a07      	ldr	r2, [pc, #28]	@ (800c2bc <HAL_RCC_GetHCLKFreq+0x58>)
 800c2a0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800c2a2:	4a07      	ldr	r2, [pc, #28]	@ (800c2c0 <HAL_RCC_GetHCLKFreq+0x5c>)
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800c2a8:	4b04      	ldr	r3, [pc, #16]	@ (800c2bc <HAL_RCC_GetHCLKFreq+0x58>)
 800c2aa:	681b      	ldr	r3, [r3, #0]
}
 800c2ac:	4618      	mov	r0, r3
 800c2ae:	3708      	adds	r7, #8
 800c2b0:	46bd      	mov	sp, r7
 800c2b2:	bd80      	pop	{r7, pc}
 800c2b4:	58024400 	.word	0x58024400
 800c2b8:	08016e58 	.word	0x08016e58
 800c2bc:	2400003c 	.word	0x2400003c
 800c2c0:	24000038 	.word	0x24000038

0800c2c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c2c4:	b580      	push	{r7, lr}
 800c2c6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800c2c8:	f7ff ffcc 	bl	800c264 <HAL_RCC_GetHCLKFreq>
 800c2cc:	4602      	mov	r2, r0
 800c2ce:	4b06      	ldr	r3, [pc, #24]	@ (800c2e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800c2d0:	69db      	ldr	r3, [r3, #28]
 800c2d2:	091b      	lsrs	r3, r3, #4
 800c2d4:	f003 0307 	and.w	r3, r3, #7
 800c2d8:	4904      	ldr	r1, [pc, #16]	@ (800c2ec <HAL_RCC_GetPCLK1Freq+0x28>)
 800c2da:	5ccb      	ldrb	r3, [r1, r3]
 800c2dc:	f003 031f 	and.w	r3, r3, #31
 800c2e0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800c2e4:	4618      	mov	r0, r3
 800c2e6:	bd80      	pop	{r7, pc}
 800c2e8:	58024400 	.word	0x58024400
 800c2ec:	08016e58 	.word	0x08016e58

0800c2f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c2f0:	b580      	push	{r7, lr}
 800c2f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800c2f4:	f7ff ffb6 	bl	800c264 <HAL_RCC_GetHCLKFreq>
 800c2f8:	4602      	mov	r2, r0
 800c2fa:	4b06      	ldr	r3, [pc, #24]	@ (800c314 <HAL_RCC_GetPCLK2Freq+0x24>)
 800c2fc:	69db      	ldr	r3, [r3, #28]
 800c2fe:	0a1b      	lsrs	r3, r3, #8
 800c300:	f003 0307 	and.w	r3, r3, #7
 800c304:	4904      	ldr	r1, [pc, #16]	@ (800c318 <HAL_RCC_GetPCLK2Freq+0x28>)
 800c306:	5ccb      	ldrb	r3, [r1, r3]
 800c308:	f003 031f 	and.w	r3, r3, #31
 800c30c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800c310:	4618      	mov	r0, r3
 800c312:	bd80      	pop	{r7, pc}
 800c314:	58024400 	.word	0x58024400
 800c318:	08016e58 	.word	0x08016e58

0800c31c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c31c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c320:	b0ca      	sub	sp, #296	@ 0x128
 800c322:	af00      	add	r7, sp, #0
 800c324:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800c328:	2300      	movs	r3, #0
 800c32a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800c32e:	2300      	movs	r3, #0
 800c330:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800c334:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c33c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800c340:	2500      	movs	r5, #0
 800c342:	ea54 0305 	orrs.w	r3, r4, r5
 800c346:	d049      	beq.n	800c3dc <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800c348:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c34c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c34e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c352:	d02f      	beq.n	800c3b4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800c354:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c358:	d828      	bhi.n	800c3ac <HAL_RCCEx_PeriphCLKConfig+0x90>
 800c35a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c35e:	d01a      	beq.n	800c396 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800c360:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c364:	d822      	bhi.n	800c3ac <HAL_RCCEx_PeriphCLKConfig+0x90>
 800c366:	2b00      	cmp	r3, #0
 800c368:	d003      	beq.n	800c372 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800c36a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c36e:	d007      	beq.n	800c380 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800c370:	e01c      	b.n	800c3ac <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c372:	4bb8      	ldr	r3, [pc, #736]	@ (800c654 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c374:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c376:	4ab7      	ldr	r2, [pc, #732]	@ (800c654 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c378:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c37c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800c37e:	e01a      	b.n	800c3b6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c380:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c384:	3308      	adds	r3, #8
 800c386:	2102      	movs	r1, #2
 800c388:	4618      	mov	r0, r3
 800c38a:	f001 fc8f 	bl	800dcac <RCCEx_PLL2_Config>
 800c38e:	4603      	mov	r3, r0
 800c390:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800c394:	e00f      	b.n	800c3b6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c396:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c39a:	3328      	adds	r3, #40	@ 0x28
 800c39c:	2102      	movs	r1, #2
 800c39e:	4618      	mov	r0, r3
 800c3a0:	f001 fd36 	bl	800de10 <RCCEx_PLL3_Config>
 800c3a4:	4603      	mov	r3, r0
 800c3a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800c3aa:	e004      	b.n	800c3b6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c3ac:	2301      	movs	r3, #1
 800c3ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c3b2:	e000      	b.n	800c3b6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800c3b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c3b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c3ba:	2b00      	cmp	r3, #0
 800c3bc:	d10a      	bne.n	800c3d4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800c3be:	4ba5      	ldr	r3, [pc, #660]	@ (800c654 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c3c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c3c2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800c3c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3ca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c3cc:	4aa1      	ldr	r2, [pc, #644]	@ (800c654 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c3ce:	430b      	orrs	r3, r1
 800c3d0:	6513      	str	r3, [r2, #80]	@ 0x50
 800c3d2:	e003      	b.n	800c3dc <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c3d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c3d8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800c3dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3e4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800c3e8:	f04f 0900 	mov.w	r9, #0
 800c3ec:	ea58 0309 	orrs.w	r3, r8, r9
 800c3f0:	d047      	beq.n	800c482 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800c3f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c3f8:	2b04      	cmp	r3, #4
 800c3fa:	d82a      	bhi.n	800c452 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800c3fc:	a201      	add	r2, pc, #4	@ (adr r2, 800c404 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800c3fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c402:	bf00      	nop
 800c404:	0800c419 	.word	0x0800c419
 800c408:	0800c427 	.word	0x0800c427
 800c40c:	0800c43d 	.word	0x0800c43d
 800c410:	0800c45b 	.word	0x0800c45b
 800c414:	0800c45b 	.word	0x0800c45b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c418:	4b8e      	ldr	r3, [pc, #568]	@ (800c654 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c41a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c41c:	4a8d      	ldr	r2, [pc, #564]	@ (800c654 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c41e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c422:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c424:	e01a      	b.n	800c45c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c426:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c42a:	3308      	adds	r3, #8
 800c42c:	2100      	movs	r1, #0
 800c42e:	4618      	mov	r0, r3
 800c430:	f001 fc3c 	bl	800dcac <RCCEx_PLL2_Config>
 800c434:	4603      	mov	r3, r0
 800c436:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c43a:	e00f      	b.n	800c45c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c43c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c440:	3328      	adds	r3, #40	@ 0x28
 800c442:	2100      	movs	r1, #0
 800c444:	4618      	mov	r0, r3
 800c446:	f001 fce3 	bl	800de10 <RCCEx_PLL3_Config>
 800c44a:	4603      	mov	r3, r0
 800c44c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c450:	e004      	b.n	800c45c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c452:	2301      	movs	r3, #1
 800c454:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c458:	e000      	b.n	800c45c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800c45a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c45c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c460:	2b00      	cmp	r3, #0
 800c462:	d10a      	bne.n	800c47a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800c464:	4b7b      	ldr	r3, [pc, #492]	@ (800c654 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c466:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c468:	f023 0107 	bic.w	r1, r3, #7
 800c46c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c470:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c472:	4a78      	ldr	r2, [pc, #480]	@ (800c654 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c474:	430b      	orrs	r3, r1
 800c476:	6513      	str	r3, [r2, #80]	@ 0x50
 800c478:	e003      	b.n	800c482 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c47a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c47e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800c482:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c48a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800c48e:	f04f 0b00 	mov.w	fp, #0
 800c492:	ea5a 030b 	orrs.w	r3, sl, fp
 800c496:	d04c      	beq.n	800c532 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800c498:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c49c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c49e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c4a2:	d030      	beq.n	800c506 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800c4a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c4a8:	d829      	bhi.n	800c4fe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800c4aa:	2bc0      	cmp	r3, #192	@ 0xc0
 800c4ac:	d02d      	beq.n	800c50a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800c4ae:	2bc0      	cmp	r3, #192	@ 0xc0
 800c4b0:	d825      	bhi.n	800c4fe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800c4b2:	2b80      	cmp	r3, #128	@ 0x80
 800c4b4:	d018      	beq.n	800c4e8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800c4b6:	2b80      	cmp	r3, #128	@ 0x80
 800c4b8:	d821      	bhi.n	800c4fe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d002      	beq.n	800c4c4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800c4be:	2b40      	cmp	r3, #64	@ 0x40
 800c4c0:	d007      	beq.n	800c4d2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800c4c2:	e01c      	b.n	800c4fe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c4c4:	4b63      	ldr	r3, [pc, #396]	@ (800c654 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c4c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c4c8:	4a62      	ldr	r2, [pc, #392]	@ (800c654 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c4ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c4ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800c4d0:	e01c      	b.n	800c50c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c4d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c4d6:	3308      	adds	r3, #8
 800c4d8:	2100      	movs	r1, #0
 800c4da:	4618      	mov	r0, r3
 800c4dc:	f001 fbe6 	bl	800dcac <RCCEx_PLL2_Config>
 800c4e0:	4603      	mov	r3, r0
 800c4e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800c4e6:	e011      	b.n	800c50c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c4e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c4ec:	3328      	adds	r3, #40	@ 0x28
 800c4ee:	2100      	movs	r1, #0
 800c4f0:	4618      	mov	r0, r3
 800c4f2:	f001 fc8d 	bl	800de10 <RCCEx_PLL3_Config>
 800c4f6:	4603      	mov	r3, r0
 800c4f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800c4fc:	e006      	b.n	800c50c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c4fe:	2301      	movs	r3, #1
 800c500:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c504:	e002      	b.n	800c50c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800c506:	bf00      	nop
 800c508:	e000      	b.n	800c50c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800c50a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c50c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c510:	2b00      	cmp	r3, #0
 800c512:	d10a      	bne.n	800c52a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800c514:	4b4f      	ldr	r3, [pc, #316]	@ (800c654 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c516:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c518:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800c51c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c520:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c522:	4a4c      	ldr	r2, [pc, #304]	@ (800c654 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c524:	430b      	orrs	r3, r1
 800c526:	6513      	str	r3, [r2, #80]	@ 0x50
 800c528:	e003      	b.n	800c532 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c52a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c52e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800c532:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c53a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800c53e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800c542:	2300      	movs	r3, #0
 800c544:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800c548:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800c54c:	460b      	mov	r3, r1
 800c54e:	4313      	orrs	r3, r2
 800c550:	d053      	beq.n	800c5fa <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800c552:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c556:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800c55a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c55e:	d035      	beq.n	800c5cc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800c560:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c564:	d82e      	bhi.n	800c5c4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800c566:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800c56a:	d031      	beq.n	800c5d0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800c56c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800c570:	d828      	bhi.n	800c5c4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800c572:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c576:	d01a      	beq.n	800c5ae <HAL_RCCEx_PeriphCLKConfig+0x292>
 800c578:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c57c:	d822      	bhi.n	800c5c4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d003      	beq.n	800c58a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800c582:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c586:	d007      	beq.n	800c598 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800c588:	e01c      	b.n	800c5c4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c58a:	4b32      	ldr	r3, [pc, #200]	@ (800c654 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c58c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c58e:	4a31      	ldr	r2, [pc, #196]	@ (800c654 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c590:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c594:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c596:	e01c      	b.n	800c5d2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c598:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c59c:	3308      	adds	r3, #8
 800c59e:	2100      	movs	r1, #0
 800c5a0:	4618      	mov	r0, r3
 800c5a2:	f001 fb83 	bl	800dcac <RCCEx_PLL2_Config>
 800c5a6:	4603      	mov	r3, r0
 800c5a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800c5ac:	e011      	b.n	800c5d2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c5ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c5b2:	3328      	adds	r3, #40	@ 0x28
 800c5b4:	2100      	movs	r1, #0
 800c5b6:	4618      	mov	r0, r3
 800c5b8:	f001 fc2a 	bl	800de10 <RCCEx_PLL3_Config>
 800c5bc:	4603      	mov	r3, r0
 800c5be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c5c2:	e006      	b.n	800c5d2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800c5c4:	2301      	movs	r3, #1
 800c5c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c5ca:	e002      	b.n	800c5d2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800c5cc:	bf00      	nop
 800c5ce:	e000      	b.n	800c5d2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800c5d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c5d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	d10b      	bne.n	800c5f2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800c5da:	4b1e      	ldr	r3, [pc, #120]	@ (800c654 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c5dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c5de:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800c5e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c5e6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800c5ea:	4a1a      	ldr	r2, [pc, #104]	@ (800c654 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c5ec:	430b      	orrs	r3, r1
 800c5ee:	6593      	str	r3, [r2, #88]	@ 0x58
 800c5f0:	e003      	b.n	800c5fa <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c5f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c5f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800c5fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c5fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c602:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800c606:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800c60a:	2300      	movs	r3, #0
 800c60c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800c610:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800c614:	460b      	mov	r3, r1
 800c616:	4313      	orrs	r3, r2
 800c618:	d056      	beq.n	800c6c8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800c61a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c61e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800c622:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800c626:	d038      	beq.n	800c69a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800c628:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800c62c:	d831      	bhi.n	800c692 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800c62e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800c632:	d034      	beq.n	800c69e <HAL_RCCEx_PeriphCLKConfig+0x382>
 800c634:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800c638:	d82b      	bhi.n	800c692 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800c63a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c63e:	d01d      	beq.n	800c67c <HAL_RCCEx_PeriphCLKConfig+0x360>
 800c640:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c644:	d825      	bhi.n	800c692 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800c646:	2b00      	cmp	r3, #0
 800c648:	d006      	beq.n	800c658 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800c64a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c64e:	d00a      	beq.n	800c666 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800c650:	e01f      	b.n	800c692 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800c652:	bf00      	nop
 800c654:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c658:	4ba2      	ldr	r3, [pc, #648]	@ (800c8e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c65a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c65c:	4aa1      	ldr	r2, [pc, #644]	@ (800c8e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c65e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c662:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c664:	e01c      	b.n	800c6a0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c666:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c66a:	3308      	adds	r3, #8
 800c66c:	2100      	movs	r1, #0
 800c66e:	4618      	mov	r0, r3
 800c670:	f001 fb1c 	bl	800dcac <RCCEx_PLL2_Config>
 800c674:	4603      	mov	r3, r0
 800c676:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800c67a:	e011      	b.n	800c6a0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c67c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c680:	3328      	adds	r3, #40	@ 0x28
 800c682:	2100      	movs	r1, #0
 800c684:	4618      	mov	r0, r3
 800c686:	f001 fbc3 	bl	800de10 <RCCEx_PLL3_Config>
 800c68a:	4603      	mov	r3, r0
 800c68c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c690:	e006      	b.n	800c6a0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800c692:	2301      	movs	r3, #1
 800c694:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c698:	e002      	b.n	800c6a0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800c69a:	bf00      	nop
 800c69c:	e000      	b.n	800c6a0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800c69e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c6a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d10b      	bne.n	800c6c0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800c6a8:	4b8e      	ldr	r3, [pc, #568]	@ (800c8e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c6aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c6ac:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800c6b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c6b4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800c6b8:	4a8a      	ldr	r2, [pc, #552]	@ (800c8e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c6ba:	430b      	orrs	r3, r1
 800c6bc:	6593      	str	r3, [r2, #88]	@ 0x58
 800c6be:	e003      	b.n	800c6c8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c6c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c6c4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800c6c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c6cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6d0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800c6d4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800c6d8:	2300      	movs	r3, #0
 800c6da:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800c6de:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800c6e2:	460b      	mov	r3, r1
 800c6e4:	4313      	orrs	r3, r2
 800c6e6:	d03a      	beq.n	800c75e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800c6e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c6ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c6ee:	2b30      	cmp	r3, #48	@ 0x30
 800c6f0:	d01f      	beq.n	800c732 <HAL_RCCEx_PeriphCLKConfig+0x416>
 800c6f2:	2b30      	cmp	r3, #48	@ 0x30
 800c6f4:	d819      	bhi.n	800c72a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800c6f6:	2b20      	cmp	r3, #32
 800c6f8:	d00c      	beq.n	800c714 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800c6fa:	2b20      	cmp	r3, #32
 800c6fc:	d815      	bhi.n	800c72a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d019      	beq.n	800c736 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800c702:	2b10      	cmp	r3, #16
 800c704:	d111      	bne.n	800c72a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c706:	4b77      	ldr	r3, [pc, #476]	@ (800c8e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c708:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c70a:	4a76      	ldr	r2, [pc, #472]	@ (800c8e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c70c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c710:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800c712:	e011      	b.n	800c738 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c714:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c718:	3308      	adds	r3, #8
 800c71a:	2102      	movs	r1, #2
 800c71c:	4618      	mov	r0, r3
 800c71e:	f001 fac5 	bl	800dcac <RCCEx_PLL2_Config>
 800c722:	4603      	mov	r3, r0
 800c724:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800c728:	e006      	b.n	800c738 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800c72a:	2301      	movs	r3, #1
 800c72c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c730:	e002      	b.n	800c738 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800c732:	bf00      	nop
 800c734:	e000      	b.n	800c738 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800c736:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c738:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d10a      	bne.n	800c756 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800c740:	4b68      	ldr	r3, [pc, #416]	@ (800c8e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c742:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c744:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800c748:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c74c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c74e:	4a65      	ldr	r2, [pc, #404]	@ (800c8e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c750:	430b      	orrs	r3, r1
 800c752:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800c754:	e003      	b.n	800c75e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c756:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c75a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800c75e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c762:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c766:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800c76a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800c76e:	2300      	movs	r3, #0
 800c770:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800c774:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800c778:	460b      	mov	r3, r1
 800c77a:	4313      	orrs	r3, r2
 800c77c:	d051      	beq.n	800c822 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800c77e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c782:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c784:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c788:	d035      	beq.n	800c7f6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800c78a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c78e:	d82e      	bhi.n	800c7ee <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800c790:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c794:	d031      	beq.n	800c7fa <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800c796:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c79a:	d828      	bhi.n	800c7ee <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800c79c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c7a0:	d01a      	beq.n	800c7d8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800c7a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c7a6:	d822      	bhi.n	800c7ee <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	d003      	beq.n	800c7b4 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800c7ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c7b0:	d007      	beq.n	800c7c2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800c7b2:	e01c      	b.n	800c7ee <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c7b4:	4b4b      	ldr	r3, [pc, #300]	@ (800c8e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c7b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c7b8:	4a4a      	ldr	r2, [pc, #296]	@ (800c8e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c7ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c7be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800c7c0:	e01c      	b.n	800c7fc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c7c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c7c6:	3308      	adds	r3, #8
 800c7c8:	2100      	movs	r1, #0
 800c7ca:	4618      	mov	r0, r3
 800c7cc:	f001 fa6e 	bl	800dcac <RCCEx_PLL2_Config>
 800c7d0:	4603      	mov	r3, r0
 800c7d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800c7d6:	e011      	b.n	800c7fc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c7d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c7dc:	3328      	adds	r3, #40	@ 0x28
 800c7de:	2100      	movs	r1, #0
 800c7e0:	4618      	mov	r0, r3
 800c7e2:	f001 fb15 	bl	800de10 <RCCEx_PLL3_Config>
 800c7e6:	4603      	mov	r3, r0
 800c7e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800c7ec:	e006      	b.n	800c7fc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c7ee:	2301      	movs	r3, #1
 800c7f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c7f4:	e002      	b.n	800c7fc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800c7f6:	bf00      	nop
 800c7f8:	e000      	b.n	800c7fc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800c7fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c7fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c800:	2b00      	cmp	r3, #0
 800c802:	d10a      	bne.n	800c81a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800c804:	4b37      	ldr	r3, [pc, #220]	@ (800c8e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c806:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c808:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800c80c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c810:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c812:	4a34      	ldr	r2, [pc, #208]	@ (800c8e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c814:	430b      	orrs	r3, r1
 800c816:	6513      	str	r3, [r2, #80]	@ 0x50
 800c818:	e003      	b.n	800c822 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c81a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c81e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800c822:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c826:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c82a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800c82e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800c832:	2300      	movs	r3, #0
 800c834:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800c838:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800c83c:	460b      	mov	r3, r1
 800c83e:	4313      	orrs	r3, r2
 800c840:	d056      	beq.n	800c8f0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800c842:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c846:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c848:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800c84c:	d033      	beq.n	800c8b6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800c84e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800c852:	d82c      	bhi.n	800c8ae <HAL_RCCEx_PeriphCLKConfig+0x592>
 800c854:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c858:	d02f      	beq.n	800c8ba <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800c85a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c85e:	d826      	bhi.n	800c8ae <HAL_RCCEx_PeriphCLKConfig+0x592>
 800c860:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800c864:	d02b      	beq.n	800c8be <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800c866:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800c86a:	d820      	bhi.n	800c8ae <HAL_RCCEx_PeriphCLKConfig+0x592>
 800c86c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c870:	d012      	beq.n	800c898 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800c872:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c876:	d81a      	bhi.n	800c8ae <HAL_RCCEx_PeriphCLKConfig+0x592>
 800c878:	2b00      	cmp	r3, #0
 800c87a:	d022      	beq.n	800c8c2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800c87c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c880:	d115      	bne.n	800c8ae <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c882:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c886:	3308      	adds	r3, #8
 800c888:	2101      	movs	r1, #1
 800c88a:	4618      	mov	r0, r3
 800c88c:	f001 fa0e 	bl	800dcac <RCCEx_PLL2_Config>
 800c890:	4603      	mov	r3, r0
 800c892:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800c896:	e015      	b.n	800c8c4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c898:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c89c:	3328      	adds	r3, #40	@ 0x28
 800c89e:	2101      	movs	r1, #1
 800c8a0:	4618      	mov	r0, r3
 800c8a2:	f001 fab5 	bl	800de10 <RCCEx_PLL3_Config>
 800c8a6:	4603      	mov	r3, r0
 800c8a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800c8ac:	e00a      	b.n	800c8c4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c8ae:	2301      	movs	r3, #1
 800c8b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c8b4:	e006      	b.n	800c8c4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800c8b6:	bf00      	nop
 800c8b8:	e004      	b.n	800c8c4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800c8ba:	bf00      	nop
 800c8bc:	e002      	b.n	800c8c4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800c8be:	bf00      	nop
 800c8c0:	e000      	b.n	800c8c4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800c8c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c8c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c8c8:	2b00      	cmp	r3, #0
 800c8ca:	d10d      	bne.n	800c8e8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800c8cc:	4b05      	ldr	r3, [pc, #20]	@ (800c8e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c8ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c8d0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800c8d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c8d8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c8da:	4a02      	ldr	r2, [pc, #8]	@ (800c8e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c8dc:	430b      	orrs	r3, r1
 800c8de:	6513      	str	r3, [r2, #80]	@ 0x50
 800c8e0:	e006      	b.n	800c8f0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800c8e2:	bf00      	nop
 800c8e4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c8e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c8ec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800c8f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c8f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8f8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800c8fc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800c900:	2300      	movs	r3, #0
 800c902:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800c906:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800c90a:	460b      	mov	r3, r1
 800c90c:	4313      	orrs	r3, r2
 800c90e:	d055      	beq.n	800c9bc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800c910:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c914:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800c918:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c91c:	d033      	beq.n	800c986 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800c91e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c922:	d82c      	bhi.n	800c97e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800c924:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c928:	d02f      	beq.n	800c98a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800c92a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c92e:	d826      	bhi.n	800c97e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800c930:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800c934:	d02b      	beq.n	800c98e <HAL_RCCEx_PeriphCLKConfig+0x672>
 800c936:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800c93a:	d820      	bhi.n	800c97e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800c93c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c940:	d012      	beq.n	800c968 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800c942:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c946:	d81a      	bhi.n	800c97e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800c948:	2b00      	cmp	r3, #0
 800c94a:	d022      	beq.n	800c992 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800c94c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c950:	d115      	bne.n	800c97e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c952:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c956:	3308      	adds	r3, #8
 800c958:	2101      	movs	r1, #1
 800c95a:	4618      	mov	r0, r3
 800c95c:	f001 f9a6 	bl	800dcac <RCCEx_PLL2_Config>
 800c960:	4603      	mov	r3, r0
 800c962:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800c966:	e015      	b.n	800c994 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c968:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c96c:	3328      	adds	r3, #40	@ 0x28
 800c96e:	2101      	movs	r1, #1
 800c970:	4618      	mov	r0, r3
 800c972:	f001 fa4d 	bl	800de10 <RCCEx_PLL3_Config>
 800c976:	4603      	mov	r3, r0
 800c978:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800c97c:	e00a      	b.n	800c994 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800c97e:	2301      	movs	r3, #1
 800c980:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c984:	e006      	b.n	800c994 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800c986:	bf00      	nop
 800c988:	e004      	b.n	800c994 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800c98a:	bf00      	nop
 800c98c:	e002      	b.n	800c994 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800c98e:	bf00      	nop
 800c990:	e000      	b.n	800c994 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800c992:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c994:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d10b      	bne.n	800c9b4 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800c99c:	4ba3      	ldr	r3, [pc, #652]	@ (800cc2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c99e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c9a0:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800c9a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c9a8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800c9ac:	4a9f      	ldr	r2, [pc, #636]	@ (800cc2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c9ae:	430b      	orrs	r3, r1
 800c9b0:	6593      	str	r3, [r2, #88]	@ 0x58
 800c9b2:	e003      	b.n	800c9bc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c9b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c9b8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800c9bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c9c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9c4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800c9c8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800c9cc:	2300      	movs	r3, #0
 800c9ce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800c9d2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800c9d6:	460b      	mov	r3, r1
 800c9d8:	4313      	orrs	r3, r2
 800c9da:	d037      	beq.n	800ca4c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800c9dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c9e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c9e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c9e6:	d00e      	beq.n	800ca06 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800c9e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c9ec:	d816      	bhi.n	800ca1c <HAL_RCCEx_PeriphCLKConfig+0x700>
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d018      	beq.n	800ca24 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800c9f2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c9f6:	d111      	bne.n	800ca1c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c9f8:	4b8c      	ldr	r3, [pc, #560]	@ (800cc2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c9fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c9fc:	4a8b      	ldr	r2, [pc, #556]	@ (800cc2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c9fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ca02:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800ca04:	e00f      	b.n	800ca26 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ca06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca0a:	3308      	adds	r3, #8
 800ca0c:	2101      	movs	r1, #1
 800ca0e:	4618      	mov	r0, r3
 800ca10:	f001 f94c 	bl	800dcac <RCCEx_PLL2_Config>
 800ca14:	4603      	mov	r3, r0
 800ca16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800ca1a:	e004      	b.n	800ca26 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ca1c:	2301      	movs	r3, #1
 800ca1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ca22:	e000      	b.n	800ca26 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800ca24:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ca26:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ca2a:	2b00      	cmp	r3, #0
 800ca2c:	d10a      	bne.n	800ca44 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800ca2e:	4b7f      	ldr	r3, [pc, #508]	@ (800cc2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ca30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ca32:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800ca36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ca3c:	4a7b      	ldr	r2, [pc, #492]	@ (800cc2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ca3e:	430b      	orrs	r3, r1
 800ca40:	6513      	str	r3, [r2, #80]	@ 0x50
 800ca42:	e003      	b.n	800ca4c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ca44:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ca48:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800ca4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca54:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800ca58:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800ca5c:	2300      	movs	r3, #0
 800ca5e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800ca62:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800ca66:	460b      	mov	r3, r1
 800ca68:	4313      	orrs	r3, r2
 800ca6a:	d039      	beq.n	800cae0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800ca6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ca72:	2b03      	cmp	r3, #3
 800ca74:	d81c      	bhi.n	800cab0 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800ca76:	a201      	add	r2, pc, #4	@ (adr r2, 800ca7c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800ca78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca7c:	0800cab9 	.word	0x0800cab9
 800ca80:	0800ca8d 	.word	0x0800ca8d
 800ca84:	0800ca9b 	.word	0x0800ca9b
 800ca88:	0800cab9 	.word	0x0800cab9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ca8c:	4b67      	ldr	r3, [pc, #412]	@ (800cc2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ca8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca90:	4a66      	ldr	r2, [pc, #408]	@ (800cc2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ca92:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ca96:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800ca98:	e00f      	b.n	800caba <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ca9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca9e:	3308      	adds	r3, #8
 800caa0:	2102      	movs	r1, #2
 800caa2:	4618      	mov	r0, r3
 800caa4:	f001 f902 	bl	800dcac <RCCEx_PLL2_Config>
 800caa8:	4603      	mov	r3, r0
 800caaa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800caae:	e004      	b.n	800caba <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800cab0:	2301      	movs	r3, #1
 800cab2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cab6:	e000      	b.n	800caba <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800cab8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800caba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	d10a      	bne.n	800cad8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800cac2:	4b5a      	ldr	r3, [pc, #360]	@ (800cc2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cac4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cac6:	f023 0103 	bic.w	r1, r3, #3
 800caca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cace:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cad0:	4a56      	ldr	r2, [pc, #344]	@ (800cc2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cad2:	430b      	orrs	r3, r1
 800cad4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800cad6:	e003      	b.n	800cae0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cad8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cadc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800cae0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cae8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800caec:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800caf0:	2300      	movs	r3, #0
 800caf2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800caf6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800cafa:	460b      	mov	r3, r1
 800cafc:	4313      	orrs	r3, r2
 800cafe:	f000 809f 	beq.w	800cc40 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800cb02:	4b4b      	ldr	r3, [pc, #300]	@ (800cc30 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800cb04:	681b      	ldr	r3, [r3, #0]
 800cb06:	4a4a      	ldr	r2, [pc, #296]	@ (800cc30 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800cb08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cb0c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800cb0e:	f7f8 fa31 	bl	8004f74 <HAL_GetTick>
 800cb12:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800cb16:	e00b      	b.n	800cb30 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800cb18:	f7f8 fa2c 	bl	8004f74 <HAL_GetTick>
 800cb1c:	4602      	mov	r2, r0
 800cb1e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800cb22:	1ad3      	subs	r3, r2, r3
 800cb24:	2b64      	cmp	r3, #100	@ 0x64
 800cb26:	d903      	bls.n	800cb30 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800cb28:	2303      	movs	r3, #3
 800cb2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cb2e:	e005      	b.n	800cb3c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800cb30:	4b3f      	ldr	r3, [pc, #252]	@ (800cc30 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800cb32:	681b      	ldr	r3, [r3, #0]
 800cb34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cb38:	2b00      	cmp	r3, #0
 800cb3a:	d0ed      	beq.n	800cb18 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800cb3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	d179      	bne.n	800cc38 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800cb44:	4b39      	ldr	r3, [pc, #228]	@ (800cc2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cb46:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800cb48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cb4c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800cb50:	4053      	eors	r3, r2
 800cb52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800cb56:	2b00      	cmp	r3, #0
 800cb58:	d015      	beq.n	800cb86 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800cb5a:	4b34      	ldr	r3, [pc, #208]	@ (800cc2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cb5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cb5e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cb62:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800cb66:	4b31      	ldr	r3, [pc, #196]	@ (800cc2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cb68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cb6a:	4a30      	ldr	r2, [pc, #192]	@ (800cc2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cb6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800cb70:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800cb72:	4b2e      	ldr	r3, [pc, #184]	@ (800cc2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cb74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cb76:	4a2d      	ldr	r2, [pc, #180]	@ (800cc2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cb78:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800cb7c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800cb7e:	4a2b      	ldr	r2, [pc, #172]	@ (800cc2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cb80:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800cb84:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800cb86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cb8a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800cb8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cb92:	d118      	bne.n	800cbc6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cb94:	f7f8 f9ee 	bl	8004f74 <HAL_GetTick>
 800cb98:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800cb9c:	e00d      	b.n	800cbba <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cb9e:	f7f8 f9e9 	bl	8004f74 <HAL_GetTick>
 800cba2:	4602      	mov	r2, r0
 800cba4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800cba8:	1ad2      	subs	r2, r2, r3
 800cbaa:	f241 3388 	movw	r3, #5000	@ 0x1388
 800cbae:	429a      	cmp	r2, r3
 800cbb0:	d903      	bls.n	800cbba <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800cbb2:	2303      	movs	r3, #3
 800cbb4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800cbb8:	e005      	b.n	800cbc6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800cbba:	4b1c      	ldr	r3, [pc, #112]	@ (800cc2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cbbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cbbe:	f003 0302 	and.w	r3, r3, #2
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	d0eb      	beq.n	800cb9e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800cbc6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d129      	bne.n	800cc22 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800cbce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cbd2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800cbd6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800cbda:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800cbde:	d10e      	bne.n	800cbfe <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800cbe0:	4b12      	ldr	r3, [pc, #72]	@ (800cc2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cbe2:	691b      	ldr	r3, [r3, #16]
 800cbe4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800cbe8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cbec:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800cbf0:	091a      	lsrs	r2, r3, #4
 800cbf2:	4b10      	ldr	r3, [pc, #64]	@ (800cc34 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800cbf4:	4013      	ands	r3, r2
 800cbf6:	4a0d      	ldr	r2, [pc, #52]	@ (800cc2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cbf8:	430b      	orrs	r3, r1
 800cbfa:	6113      	str	r3, [r2, #16]
 800cbfc:	e005      	b.n	800cc0a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800cbfe:	4b0b      	ldr	r3, [pc, #44]	@ (800cc2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cc00:	691b      	ldr	r3, [r3, #16]
 800cc02:	4a0a      	ldr	r2, [pc, #40]	@ (800cc2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cc04:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800cc08:	6113      	str	r3, [r2, #16]
 800cc0a:	4b08      	ldr	r3, [pc, #32]	@ (800cc2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cc0c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800cc0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc12:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800cc16:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800cc1a:	4a04      	ldr	r2, [pc, #16]	@ (800cc2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cc1c:	430b      	orrs	r3, r1
 800cc1e:	6713      	str	r3, [r2, #112]	@ 0x70
 800cc20:	e00e      	b.n	800cc40 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800cc22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cc26:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800cc2a:	e009      	b.n	800cc40 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800cc2c:	58024400 	.word	0x58024400
 800cc30:	58024800 	.word	0x58024800
 800cc34:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cc38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cc3c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800cc40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc48:	f002 0301 	and.w	r3, r2, #1
 800cc4c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800cc50:	2300      	movs	r3, #0
 800cc52:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800cc56:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800cc5a:	460b      	mov	r3, r1
 800cc5c:	4313      	orrs	r3, r2
 800cc5e:	f000 8089 	beq.w	800cd74 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800cc62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc66:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800cc68:	2b28      	cmp	r3, #40	@ 0x28
 800cc6a:	d86b      	bhi.n	800cd44 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800cc6c:	a201      	add	r2, pc, #4	@ (adr r2, 800cc74 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800cc6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc72:	bf00      	nop
 800cc74:	0800cd4d 	.word	0x0800cd4d
 800cc78:	0800cd45 	.word	0x0800cd45
 800cc7c:	0800cd45 	.word	0x0800cd45
 800cc80:	0800cd45 	.word	0x0800cd45
 800cc84:	0800cd45 	.word	0x0800cd45
 800cc88:	0800cd45 	.word	0x0800cd45
 800cc8c:	0800cd45 	.word	0x0800cd45
 800cc90:	0800cd45 	.word	0x0800cd45
 800cc94:	0800cd19 	.word	0x0800cd19
 800cc98:	0800cd45 	.word	0x0800cd45
 800cc9c:	0800cd45 	.word	0x0800cd45
 800cca0:	0800cd45 	.word	0x0800cd45
 800cca4:	0800cd45 	.word	0x0800cd45
 800cca8:	0800cd45 	.word	0x0800cd45
 800ccac:	0800cd45 	.word	0x0800cd45
 800ccb0:	0800cd45 	.word	0x0800cd45
 800ccb4:	0800cd2f 	.word	0x0800cd2f
 800ccb8:	0800cd45 	.word	0x0800cd45
 800ccbc:	0800cd45 	.word	0x0800cd45
 800ccc0:	0800cd45 	.word	0x0800cd45
 800ccc4:	0800cd45 	.word	0x0800cd45
 800ccc8:	0800cd45 	.word	0x0800cd45
 800cccc:	0800cd45 	.word	0x0800cd45
 800ccd0:	0800cd45 	.word	0x0800cd45
 800ccd4:	0800cd4d 	.word	0x0800cd4d
 800ccd8:	0800cd45 	.word	0x0800cd45
 800ccdc:	0800cd45 	.word	0x0800cd45
 800cce0:	0800cd45 	.word	0x0800cd45
 800cce4:	0800cd45 	.word	0x0800cd45
 800cce8:	0800cd45 	.word	0x0800cd45
 800ccec:	0800cd45 	.word	0x0800cd45
 800ccf0:	0800cd45 	.word	0x0800cd45
 800ccf4:	0800cd4d 	.word	0x0800cd4d
 800ccf8:	0800cd45 	.word	0x0800cd45
 800ccfc:	0800cd45 	.word	0x0800cd45
 800cd00:	0800cd45 	.word	0x0800cd45
 800cd04:	0800cd45 	.word	0x0800cd45
 800cd08:	0800cd45 	.word	0x0800cd45
 800cd0c:	0800cd45 	.word	0x0800cd45
 800cd10:	0800cd45 	.word	0x0800cd45
 800cd14:	0800cd4d 	.word	0x0800cd4d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800cd18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd1c:	3308      	adds	r3, #8
 800cd1e:	2101      	movs	r1, #1
 800cd20:	4618      	mov	r0, r3
 800cd22:	f000 ffc3 	bl	800dcac <RCCEx_PLL2_Config>
 800cd26:	4603      	mov	r3, r0
 800cd28:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800cd2c:	e00f      	b.n	800cd4e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800cd2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd32:	3328      	adds	r3, #40	@ 0x28
 800cd34:	2101      	movs	r1, #1
 800cd36:	4618      	mov	r0, r3
 800cd38:	f001 f86a 	bl	800de10 <RCCEx_PLL3_Config>
 800cd3c:	4603      	mov	r3, r0
 800cd3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800cd42:	e004      	b.n	800cd4e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cd44:	2301      	movs	r3, #1
 800cd46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cd4a:	e000      	b.n	800cd4e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800cd4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cd4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d10a      	bne.n	800cd6c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800cd56:	4bbf      	ldr	r3, [pc, #764]	@ (800d054 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800cd58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cd5a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800cd5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd62:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800cd64:	4abb      	ldr	r2, [pc, #748]	@ (800d054 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800cd66:	430b      	orrs	r3, r1
 800cd68:	6553      	str	r3, [r2, #84]	@ 0x54
 800cd6a:	e003      	b.n	800cd74 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cd6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cd70:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800cd74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd7c:	f002 0302 	and.w	r3, r2, #2
 800cd80:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800cd84:	2300      	movs	r3, #0
 800cd86:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800cd8a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800cd8e:	460b      	mov	r3, r1
 800cd90:	4313      	orrs	r3, r2
 800cd92:	d041      	beq.n	800ce18 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800cd94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd98:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800cd9a:	2b05      	cmp	r3, #5
 800cd9c:	d824      	bhi.n	800cde8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800cd9e:	a201      	add	r2, pc, #4	@ (adr r2, 800cda4 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800cda0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cda4:	0800cdf1 	.word	0x0800cdf1
 800cda8:	0800cdbd 	.word	0x0800cdbd
 800cdac:	0800cdd3 	.word	0x0800cdd3
 800cdb0:	0800cdf1 	.word	0x0800cdf1
 800cdb4:	0800cdf1 	.word	0x0800cdf1
 800cdb8:	0800cdf1 	.word	0x0800cdf1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800cdbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cdc0:	3308      	adds	r3, #8
 800cdc2:	2101      	movs	r1, #1
 800cdc4:	4618      	mov	r0, r3
 800cdc6:	f000 ff71 	bl	800dcac <RCCEx_PLL2_Config>
 800cdca:	4603      	mov	r3, r0
 800cdcc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800cdd0:	e00f      	b.n	800cdf2 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800cdd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cdd6:	3328      	adds	r3, #40	@ 0x28
 800cdd8:	2101      	movs	r1, #1
 800cdda:	4618      	mov	r0, r3
 800cddc:	f001 f818 	bl	800de10 <RCCEx_PLL3_Config>
 800cde0:	4603      	mov	r3, r0
 800cde2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800cde6:	e004      	b.n	800cdf2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cde8:	2301      	movs	r3, #1
 800cdea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cdee:	e000      	b.n	800cdf2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800cdf0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cdf2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cdf6:	2b00      	cmp	r3, #0
 800cdf8:	d10a      	bne.n	800ce10 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800cdfa:	4b96      	ldr	r3, [pc, #600]	@ (800d054 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800cdfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cdfe:	f023 0107 	bic.w	r1, r3, #7
 800ce02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce06:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ce08:	4a92      	ldr	r2, [pc, #584]	@ (800d054 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800ce0a:	430b      	orrs	r3, r1
 800ce0c:	6553      	str	r3, [r2, #84]	@ 0x54
 800ce0e:	e003      	b.n	800ce18 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ce10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ce14:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800ce18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce20:	f002 0304 	and.w	r3, r2, #4
 800ce24:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ce28:	2300      	movs	r3, #0
 800ce2a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ce2e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800ce32:	460b      	mov	r3, r1
 800ce34:	4313      	orrs	r3, r2
 800ce36:	d044      	beq.n	800cec2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800ce38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ce40:	2b05      	cmp	r3, #5
 800ce42:	d825      	bhi.n	800ce90 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800ce44:	a201      	add	r2, pc, #4	@ (adr r2, 800ce4c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800ce46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce4a:	bf00      	nop
 800ce4c:	0800ce99 	.word	0x0800ce99
 800ce50:	0800ce65 	.word	0x0800ce65
 800ce54:	0800ce7b 	.word	0x0800ce7b
 800ce58:	0800ce99 	.word	0x0800ce99
 800ce5c:	0800ce99 	.word	0x0800ce99
 800ce60:	0800ce99 	.word	0x0800ce99
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ce64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce68:	3308      	adds	r3, #8
 800ce6a:	2101      	movs	r1, #1
 800ce6c:	4618      	mov	r0, r3
 800ce6e:	f000 ff1d 	bl	800dcac <RCCEx_PLL2_Config>
 800ce72:	4603      	mov	r3, r0
 800ce74:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800ce78:	e00f      	b.n	800ce9a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ce7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce7e:	3328      	adds	r3, #40	@ 0x28
 800ce80:	2101      	movs	r1, #1
 800ce82:	4618      	mov	r0, r3
 800ce84:	f000 ffc4 	bl	800de10 <RCCEx_PLL3_Config>
 800ce88:	4603      	mov	r3, r0
 800ce8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800ce8e:	e004      	b.n	800ce9a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ce90:	2301      	movs	r3, #1
 800ce92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ce96:	e000      	b.n	800ce9a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800ce98:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ce9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	d10b      	bne.n	800ceba <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800cea2:	4b6c      	ldr	r3, [pc, #432]	@ (800d054 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800cea4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cea6:	f023 0107 	bic.w	r1, r3, #7
 800ceaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ceae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ceb2:	4a68      	ldr	r2, [pc, #416]	@ (800d054 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800ceb4:	430b      	orrs	r3, r1
 800ceb6:	6593      	str	r3, [r2, #88]	@ 0x58
 800ceb8:	e003      	b.n	800cec2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ceba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cebe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800cec2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ceca:	f002 0320 	and.w	r3, r2, #32
 800cece:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ced2:	2300      	movs	r3, #0
 800ced4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ced8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800cedc:	460b      	mov	r3, r1
 800cede:	4313      	orrs	r3, r2
 800cee0:	d055      	beq.n	800cf8e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800cee2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cee6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ceea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ceee:	d033      	beq.n	800cf58 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800cef0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800cef4:	d82c      	bhi.n	800cf50 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800cef6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cefa:	d02f      	beq.n	800cf5c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800cefc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cf00:	d826      	bhi.n	800cf50 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800cf02:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800cf06:	d02b      	beq.n	800cf60 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800cf08:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800cf0c:	d820      	bhi.n	800cf50 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800cf0e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cf12:	d012      	beq.n	800cf3a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800cf14:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cf18:	d81a      	bhi.n	800cf50 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800cf1a:	2b00      	cmp	r3, #0
 800cf1c:	d022      	beq.n	800cf64 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800cf1e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cf22:	d115      	bne.n	800cf50 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800cf24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf28:	3308      	adds	r3, #8
 800cf2a:	2100      	movs	r1, #0
 800cf2c:	4618      	mov	r0, r3
 800cf2e:	f000 febd 	bl	800dcac <RCCEx_PLL2_Config>
 800cf32:	4603      	mov	r3, r0
 800cf34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800cf38:	e015      	b.n	800cf66 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800cf3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf3e:	3328      	adds	r3, #40	@ 0x28
 800cf40:	2102      	movs	r1, #2
 800cf42:	4618      	mov	r0, r3
 800cf44:	f000 ff64 	bl	800de10 <RCCEx_PLL3_Config>
 800cf48:	4603      	mov	r3, r0
 800cf4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800cf4e:	e00a      	b.n	800cf66 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cf50:	2301      	movs	r3, #1
 800cf52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cf56:	e006      	b.n	800cf66 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800cf58:	bf00      	nop
 800cf5a:	e004      	b.n	800cf66 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800cf5c:	bf00      	nop
 800cf5e:	e002      	b.n	800cf66 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800cf60:	bf00      	nop
 800cf62:	e000      	b.n	800cf66 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800cf64:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cf66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cf6a:	2b00      	cmp	r3, #0
 800cf6c:	d10b      	bne.n	800cf86 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800cf6e:	4b39      	ldr	r3, [pc, #228]	@ (800d054 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800cf70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cf72:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800cf76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cf7e:	4a35      	ldr	r2, [pc, #212]	@ (800d054 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800cf80:	430b      	orrs	r3, r1
 800cf82:	6553      	str	r3, [r2, #84]	@ 0x54
 800cf84:	e003      	b.n	800cf8e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cf86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cf8a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800cf8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf96:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800cf9a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800cf9e:	2300      	movs	r3, #0
 800cfa0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800cfa4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800cfa8:	460b      	mov	r3, r1
 800cfaa:	4313      	orrs	r3, r2
 800cfac:	d058      	beq.n	800d060 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800cfae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cfb2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800cfb6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800cfba:	d033      	beq.n	800d024 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800cfbc:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800cfc0:	d82c      	bhi.n	800d01c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800cfc2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cfc6:	d02f      	beq.n	800d028 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800cfc8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cfcc:	d826      	bhi.n	800d01c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800cfce:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800cfd2:	d02b      	beq.n	800d02c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800cfd4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800cfd8:	d820      	bhi.n	800d01c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800cfda:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cfde:	d012      	beq.n	800d006 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800cfe0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cfe4:	d81a      	bhi.n	800d01c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d022      	beq.n	800d030 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800cfea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cfee:	d115      	bne.n	800d01c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800cff0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cff4:	3308      	adds	r3, #8
 800cff6:	2100      	movs	r1, #0
 800cff8:	4618      	mov	r0, r3
 800cffa:	f000 fe57 	bl	800dcac <RCCEx_PLL2_Config>
 800cffe:	4603      	mov	r3, r0
 800d000:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800d004:	e015      	b.n	800d032 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d006:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d00a:	3328      	adds	r3, #40	@ 0x28
 800d00c:	2102      	movs	r1, #2
 800d00e:	4618      	mov	r0, r3
 800d010:	f000 fefe 	bl	800de10 <RCCEx_PLL3_Config>
 800d014:	4603      	mov	r3, r0
 800d016:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800d01a:	e00a      	b.n	800d032 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d01c:	2301      	movs	r3, #1
 800d01e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d022:	e006      	b.n	800d032 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800d024:	bf00      	nop
 800d026:	e004      	b.n	800d032 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800d028:	bf00      	nop
 800d02a:	e002      	b.n	800d032 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800d02c:	bf00      	nop
 800d02e:	e000      	b.n	800d032 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800d030:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d032:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d036:	2b00      	cmp	r3, #0
 800d038:	d10e      	bne.n	800d058 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800d03a:	4b06      	ldr	r3, [pc, #24]	@ (800d054 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d03c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d03e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800d042:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d046:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800d04a:	4a02      	ldr	r2, [pc, #8]	@ (800d054 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d04c:	430b      	orrs	r3, r1
 800d04e:	6593      	str	r3, [r2, #88]	@ 0x58
 800d050:	e006      	b.n	800d060 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800d052:	bf00      	nop
 800d054:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d058:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d05c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800d060:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d064:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d068:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800d06c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d070:	2300      	movs	r3, #0
 800d072:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d076:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800d07a:	460b      	mov	r3, r1
 800d07c:	4313      	orrs	r3, r2
 800d07e:	d055      	beq.n	800d12c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800d080:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d084:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800d088:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800d08c:	d033      	beq.n	800d0f6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800d08e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800d092:	d82c      	bhi.n	800d0ee <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800d094:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d098:	d02f      	beq.n	800d0fa <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800d09a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d09e:	d826      	bhi.n	800d0ee <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800d0a0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800d0a4:	d02b      	beq.n	800d0fe <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800d0a6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800d0aa:	d820      	bhi.n	800d0ee <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800d0ac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d0b0:	d012      	beq.n	800d0d8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800d0b2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d0b6:	d81a      	bhi.n	800d0ee <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800d0b8:	2b00      	cmp	r3, #0
 800d0ba:	d022      	beq.n	800d102 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800d0bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d0c0:	d115      	bne.n	800d0ee <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d0c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d0c6:	3308      	adds	r3, #8
 800d0c8:	2100      	movs	r1, #0
 800d0ca:	4618      	mov	r0, r3
 800d0cc:	f000 fdee 	bl	800dcac <RCCEx_PLL2_Config>
 800d0d0:	4603      	mov	r3, r0
 800d0d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800d0d6:	e015      	b.n	800d104 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d0d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d0dc:	3328      	adds	r3, #40	@ 0x28
 800d0de:	2102      	movs	r1, #2
 800d0e0:	4618      	mov	r0, r3
 800d0e2:	f000 fe95 	bl	800de10 <RCCEx_PLL3_Config>
 800d0e6:	4603      	mov	r3, r0
 800d0e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800d0ec:	e00a      	b.n	800d104 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d0ee:	2301      	movs	r3, #1
 800d0f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d0f4:	e006      	b.n	800d104 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800d0f6:	bf00      	nop
 800d0f8:	e004      	b.n	800d104 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800d0fa:	bf00      	nop
 800d0fc:	e002      	b.n	800d104 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800d0fe:	bf00      	nop
 800d100:	e000      	b.n	800d104 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800d102:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d104:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d10b      	bne.n	800d124 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800d10c:	4ba1      	ldr	r3, [pc, #644]	@ (800d394 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d10e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d110:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800d114:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d118:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800d11c:	4a9d      	ldr	r2, [pc, #628]	@ (800d394 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d11e:	430b      	orrs	r3, r1
 800d120:	6593      	str	r3, [r2, #88]	@ 0x58
 800d122:	e003      	b.n	800d12c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d124:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d128:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800d12c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d130:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d134:	f002 0308 	and.w	r3, r2, #8
 800d138:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d13c:	2300      	movs	r3, #0
 800d13e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d142:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800d146:	460b      	mov	r3, r1
 800d148:	4313      	orrs	r3, r2
 800d14a:	d01e      	beq.n	800d18a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800d14c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d150:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d154:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d158:	d10c      	bne.n	800d174 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800d15a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d15e:	3328      	adds	r3, #40	@ 0x28
 800d160:	2102      	movs	r1, #2
 800d162:	4618      	mov	r0, r3
 800d164:	f000 fe54 	bl	800de10 <RCCEx_PLL3_Config>
 800d168:	4603      	mov	r3, r0
 800d16a:	2b00      	cmp	r3, #0
 800d16c:	d002      	beq.n	800d174 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800d16e:	2301      	movs	r3, #1
 800d170:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800d174:	4b87      	ldr	r3, [pc, #540]	@ (800d394 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d176:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d178:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800d17c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d180:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d184:	4a83      	ldr	r2, [pc, #524]	@ (800d394 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d186:	430b      	orrs	r3, r1
 800d188:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800d18a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d18e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d192:	f002 0310 	and.w	r3, r2, #16
 800d196:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d19a:	2300      	movs	r3, #0
 800d19c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800d1a0:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800d1a4:	460b      	mov	r3, r1
 800d1a6:	4313      	orrs	r3, r2
 800d1a8:	d01e      	beq.n	800d1e8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800d1aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d1ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d1b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d1b6:	d10c      	bne.n	800d1d2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800d1b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d1bc:	3328      	adds	r3, #40	@ 0x28
 800d1be:	2102      	movs	r1, #2
 800d1c0:	4618      	mov	r0, r3
 800d1c2:	f000 fe25 	bl	800de10 <RCCEx_PLL3_Config>
 800d1c6:	4603      	mov	r3, r0
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	d002      	beq.n	800d1d2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800d1cc:	2301      	movs	r3, #1
 800d1ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800d1d2:	4b70      	ldr	r3, [pc, #448]	@ (800d394 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d1d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d1d6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800d1da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d1de:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d1e2:	4a6c      	ldr	r2, [pc, #432]	@ (800d394 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d1e4:	430b      	orrs	r3, r1
 800d1e6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800d1e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d1ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1f0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800d1f4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d1f8:	2300      	movs	r3, #0
 800d1fa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d1fe:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800d202:	460b      	mov	r3, r1
 800d204:	4313      	orrs	r3, r2
 800d206:	d03e      	beq.n	800d286 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800d208:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d20c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800d210:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d214:	d022      	beq.n	800d25c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800d216:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d21a:	d81b      	bhi.n	800d254 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	d003      	beq.n	800d228 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800d220:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d224:	d00b      	beq.n	800d23e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800d226:	e015      	b.n	800d254 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d228:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d22c:	3308      	adds	r3, #8
 800d22e:	2100      	movs	r1, #0
 800d230:	4618      	mov	r0, r3
 800d232:	f000 fd3b 	bl	800dcac <RCCEx_PLL2_Config>
 800d236:	4603      	mov	r3, r0
 800d238:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800d23c:	e00f      	b.n	800d25e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d23e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d242:	3328      	adds	r3, #40	@ 0x28
 800d244:	2102      	movs	r1, #2
 800d246:	4618      	mov	r0, r3
 800d248:	f000 fde2 	bl	800de10 <RCCEx_PLL3_Config>
 800d24c:	4603      	mov	r3, r0
 800d24e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800d252:	e004      	b.n	800d25e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d254:	2301      	movs	r3, #1
 800d256:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d25a:	e000      	b.n	800d25e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800d25c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d25e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d262:	2b00      	cmp	r3, #0
 800d264:	d10b      	bne.n	800d27e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800d266:	4b4b      	ldr	r3, [pc, #300]	@ (800d394 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d268:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d26a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800d26e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d272:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800d276:	4a47      	ldr	r2, [pc, #284]	@ (800d394 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d278:	430b      	orrs	r3, r1
 800d27a:	6593      	str	r3, [r2, #88]	@ 0x58
 800d27c:	e003      	b.n	800d286 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d27e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d282:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800d286:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d28a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d28e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800d292:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d294:	2300      	movs	r3, #0
 800d296:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d298:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800d29c:	460b      	mov	r3, r1
 800d29e:	4313      	orrs	r3, r2
 800d2a0:	d03b      	beq.n	800d31a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800d2a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d2a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d2aa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800d2ae:	d01f      	beq.n	800d2f0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800d2b0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800d2b4:	d818      	bhi.n	800d2e8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800d2b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d2ba:	d003      	beq.n	800d2c4 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800d2bc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d2c0:	d007      	beq.n	800d2d2 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800d2c2:	e011      	b.n	800d2e8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d2c4:	4b33      	ldr	r3, [pc, #204]	@ (800d394 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d2c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d2c8:	4a32      	ldr	r2, [pc, #200]	@ (800d394 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d2ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d2ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800d2d0:	e00f      	b.n	800d2f2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d2d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d2d6:	3328      	adds	r3, #40	@ 0x28
 800d2d8:	2101      	movs	r1, #1
 800d2da:	4618      	mov	r0, r3
 800d2dc:	f000 fd98 	bl	800de10 <RCCEx_PLL3_Config>
 800d2e0:	4603      	mov	r3, r0
 800d2e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800d2e6:	e004      	b.n	800d2f2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d2e8:	2301      	movs	r3, #1
 800d2ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d2ee:	e000      	b.n	800d2f2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800d2f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d2f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d2f6:	2b00      	cmp	r3, #0
 800d2f8:	d10b      	bne.n	800d312 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800d2fa:	4b26      	ldr	r3, [pc, #152]	@ (800d394 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d2fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d2fe:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800d302:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d306:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d30a:	4a22      	ldr	r2, [pc, #136]	@ (800d394 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d30c:	430b      	orrs	r3, r1
 800d30e:	6553      	str	r3, [r2, #84]	@ 0x54
 800d310:	e003      	b.n	800d31a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d312:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d316:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800d31a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d31e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d322:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800d326:	673b      	str	r3, [r7, #112]	@ 0x70
 800d328:	2300      	movs	r3, #0
 800d32a:	677b      	str	r3, [r7, #116]	@ 0x74
 800d32c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800d330:	460b      	mov	r3, r1
 800d332:	4313      	orrs	r3, r2
 800d334:	d034      	beq.n	800d3a0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800d336:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d33a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	d003      	beq.n	800d348 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800d340:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d344:	d007      	beq.n	800d356 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800d346:	e011      	b.n	800d36c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d348:	4b12      	ldr	r3, [pc, #72]	@ (800d394 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d34a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d34c:	4a11      	ldr	r2, [pc, #68]	@ (800d394 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d34e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d352:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800d354:	e00e      	b.n	800d374 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800d356:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d35a:	3308      	adds	r3, #8
 800d35c:	2102      	movs	r1, #2
 800d35e:	4618      	mov	r0, r3
 800d360:	f000 fca4 	bl	800dcac <RCCEx_PLL2_Config>
 800d364:	4603      	mov	r3, r0
 800d366:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800d36a:	e003      	b.n	800d374 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800d36c:	2301      	movs	r3, #1
 800d36e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d372:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d374:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d378:	2b00      	cmp	r3, #0
 800d37a:	d10d      	bne.n	800d398 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800d37c:	4b05      	ldr	r3, [pc, #20]	@ (800d394 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d37e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d380:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d384:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d388:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d38a:	4a02      	ldr	r2, [pc, #8]	@ (800d394 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d38c:	430b      	orrs	r3, r1
 800d38e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800d390:	e006      	b.n	800d3a0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800d392:	bf00      	nop
 800d394:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d398:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d39c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800d3a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d3a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3a8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800d3ac:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d3ae:	2300      	movs	r3, #0
 800d3b0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d3b2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800d3b6:	460b      	mov	r3, r1
 800d3b8:	4313      	orrs	r3, r2
 800d3ba:	d00c      	beq.n	800d3d6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800d3bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d3c0:	3328      	adds	r3, #40	@ 0x28
 800d3c2:	2102      	movs	r1, #2
 800d3c4:	4618      	mov	r0, r3
 800d3c6:	f000 fd23 	bl	800de10 <RCCEx_PLL3_Config>
 800d3ca:	4603      	mov	r3, r0
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	d002      	beq.n	800d3d6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800d3d0:	2301      	movs	r3, #1
 800d3d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800d3d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d3da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3de:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800d3e2:	663b      	str	r3, [r7, #96]	@ 0x60
 800d3e4:	2300      	movs	r3, #0
 800d3e6:	667b      	str	r3, [r7, #100]	@ 0x64
 800d3e8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800d3ec:	460b      	mov	r3, r1
 800d3ee:	4313      	orrs	r3, r2
 800d3f0:	d038      	beq.n	800d464 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800d3f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d3f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d3fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d3fe:	d018      	beq.n	800d432 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800d400:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d404:	d811      	bhi.n	800d42a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800d406:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d40a:	d014      	beq.n	800d436 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800d40c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d410:	d80b      	bhi.n	800d42a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800d412:	2b00      	cmp	r3, #0
 800d414:	d011      	beq.n	800d43a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800d416:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d41a:	d106      	bne.n	800d42a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d41c:	4bc3      	ldr	r3, [pc, #780]	@ (800d72c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d41e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d420:	4ac2      	ldr	r2, [pc, #776]	@ (800d72c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d422:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d426:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800d428:	e008      	b.n	800d43c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d42a:	2301      	movs	r3, #1
 800d42c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d430:	e004      	b.n	800d43c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800d432:	bf00      	nop
 800d434:	e002      	b.n	800d43c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800d436:	bf00      	nop
 800d438:	e000      	b.n	800d43c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800d43a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d43c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d440:	2b00      	cmp	r3, #0
 800d442:	d10b      	bne.n	800d45c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800d444:	4bb9      	ldr	r3, [pc, #740]	@ (800d72c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d446:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d448:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800d44c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d450:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d454:	4ab5      	ldr	r2, [pc, #724]	@ (800d72c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d456:	430b      	orrs	r3, r1
 800d458:	6553      	str	r3, [r2, #84]	@ 0x54
 800d45a:	e003      	b.n	800d464 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d45c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d460:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800d464:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d46c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800d470:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d472:	2300      	movs	r3, #0
 800d474:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d476:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800d47a:	460b      	mov	r3, r1
 800d47c:	4313      	orrs	r3, r2
 800d47e:	d009      	beq.n	800d494 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800d480:	4baa      	ldr	r3, [pc, #680]	@ (800d72c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d482:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d484:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800d488:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d48c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d48e:	4aa7      	ldr	r2, [pc, #668]	@ (800d72c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d490:	430b      	orrs	r3, r1
 800d492:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800d494:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d49c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800d4a0:	653b      	str	r3, [r7, #80]	@ 0x50
 800d4a2:	2300      	movs	r3, #0
 800d4a4:	657b      	str	r3, [r7, #84]	@ 0x54
 800d4a6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800d4aa:	460b      	mov	r3, r1
 800d4ac:	4313      	orrs	r3, r2
 800d4ae:	d00a      	beq.n	800d4c6 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800d4b0:	4b9e      	ldr	r3, [pc, #632]	@ (800d72c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d4b2:	691b      	ldr	r3, [r3, #16]
 800d4b4:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800d4b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d4bc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800d4c0:	4a9a      	ldr	r2, [pc, #616]	@ (800d72c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d4c2:	430b      	orrs	r3, r1
 800d4c4:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800d4c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d4ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4ce:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800d4d2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d4d4:	2300      	movs	r3, #0
 800d4d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d4d8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800d4dc:	460b      	mov	r3, r1
 800d4de:	4313      	orrs	r3, r2
 800d4e0:	d009      	beq.n	800d4f6 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800d4e2:	4b92      	ldr	r3, [pc, #584]	@ (800d72c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d4e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d4e6:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800d4ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d4ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d4f0:	4a8e      	ldr	r2, [pc, #568]	@ (800d72c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d4f2:	430b      	orrs	r3, r1
 800d4f4:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800d4f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d4fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4fe:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800d502:	643b      	str	r3, [r7, #64]	@ 0x40
 800d504:	2300      	movs	r3, #0
 800d506:	647b      	str	r3, [r7, #68]	@ 0x44
 800d508:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800d50c:	460b      	mov	r3, r1
 800d50e:	4313      	orrs	r3, r2
 800d510:	d00e      	beq.n	800d530 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800d512:	4b86      	ldr	r3, [pc, #536]	@ (800d72c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d514:	691b      	ldr	r3, [r3, #16]
 800d516:	4a85      	ldr	r2, [pc, #532]	@ (800d72c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d518:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800d51c:	6113      	str	r3, [r2, #16]
 800d51e:	4b83      	ldr	r3, [pc, #524]	@ (800d72c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d520:	6919      	ldr	r1, [r3, #16]
 800d522:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d526:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800d52a:	4a80      	ldr	r2, [pc, #512]	@ (800d72c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d52c:	430b      	orrs	r3, r1
 800d52e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800d530:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d534:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d538:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800d53c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d53e:	2300      	movs	r3, #0
 800d540:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d542:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800d546:	460b      	mov	r3, r1
 800d548:	4313      	orrs	r3, r2
 800d54a:	d009      	beq.n	800d560 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800d54c:	4b77      	ldr	r3, [pc, #476]	@ (800d72c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d54e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d550:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800d554:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d558:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d55a:	4a74      	ldr	r2, [pc, #464]	@ (800d72c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d55c:	430b      	orrs	r3, r1
 800d55e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800d560:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d564:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d568:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800d56c:	633b      	str	r3, [r7, #48]	@ 0x30
 800d56e:	2300      	movs	r3, #0
 800d570:	637b      	str	r3, [r7, #52]	@ 0x34
 800d572:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800d576:	460b      	mov	r3, r1
 800d578:	4313      	orrs	r3, r2
 800d57a:	d00a      	beq.n	800d592 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800d57c:	4b6b      	ldr	r3, [pc, #428]	@ (800d72c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d57e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d580:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800d584:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d588:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d58c:	4a67      	ldr	r2, [pc, #412]	@ (800d72c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d58e:	430b      	orrs	r3, r1
 800d590:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800d592:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d59a:	2100      	movs	r1, #0
 800d59c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800d59e:	f003 0301 	and.w	r3, r3, #1
 800d5a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d5a4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800d5a8:	460b      	mov	r3, r1
 800d5aa:	4313      	orrs	r3, r2
 800d5ac:	d011      	beq.n	800d5d2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d5ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d5b2:	3308      	adds	r3, #8
 800d5b4:	2100      	movs	r1, #0
 800d5b6:	4618      	mov	r0, r3
 800d5b8:	f000 fb78 	bl	800dcac <RCCEx_PLL2_Config>
 800d5bc:	4603      	mov	r3, r0
 800d5be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800d5c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d5c6:	2b00      	cmp	r3, #0
 800d5c8:	d003      	beq.n	800d5d2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d5ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d5ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800d5d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d5d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5da:	2100      	movs	r1, #0
 800d5dc:	6239      	str	r1, [r7, #32]
 800d5de:	f003 0302 	and.w	r3, r3, #2
 800d5e2:	627b      	str	r3, [r7, #36]	@ 0x24
 800d5e4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800d5e8:	460b      	mov	r3, r1
 800d5ea:	4313      	orrs	r3, r2
 800d5ec:	d011      	beq.n	800d612 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d5ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d5f2:	3308      	adds	r3, #8
 800d5f4:	2101      	movs	r1, #1
 800d5f6:	4618      	mov	r0, r3
 800d5f8:	f000 fb58 	bl	800dcac <RCCEx_PLL2_Config>
 800d5fc:	4603      	mov	r3, r0
 800d5fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800d602:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d606:	2b00      	cmp	r3, #0
 800d608:	d003      	beq.n	800d612 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d60a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d60e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800d612:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d616:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d61a:	2100      	movs	r1, #0
 800d61c:	61b9      	str	r1, [r7, #24]
 800d61e:	f003 0304 	and.w	r3, r3, #4
 800d622:	61fb      	str	r3, [r7, #28]
 800d624:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800d628:	460b      	mov	r3, r1
 800d62a:	4313      	orrs	r3, r2
 800d62c:	d011      	beq.n	800d652 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800d62e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d632:	3308      	adds	r3, #8
 800d634:	2102      	movs	r1, #2
 800d636:	4618      	mov	r0, r3
 800d638:	f000 fb38 	bl	800dcac <RCCEx_PLL2_Config>
 800d63c:	4603      	mov	r3, r0
 800d63e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800d642:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d646:	2b00      	cmp	r3, #0
 800d648:	d003      	beq.n	800d652 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d64a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d64e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800d652:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d65a:	2100      	movs	r1, #0
 800d65c:	6139      	str	r1, [r7, #16]
 800d65e:	f003 0308 	and.w	r3, r3, #8
 800d662:	617b      	str	r3, [r7, #20]
 800d664:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800d668:	460b      	mov	r3, r1
 800d66a:	4313      	orrs	r3, r2
 800d66c:	d011      	beq.n	800d692 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800d66e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d672:	3328      	adds	r3, #40	@ 0x28
 800d674:	2100      	movs	r1, #0
 800d676:	4618      	mov	r0, r3
 800d678:	f000 fbca 	bl	800de10 <RCCEx_PLL3_Config>
 800d67c:	4603      	mov	r3, r0
 800d67e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800d682:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d686:	2b00      	cmp	r3, #0
 800d688:	d003      	beq.n	800d692 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d68a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d68e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800d692:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d69a:	2100      	movs	r1, #0
 800d69c:	60b9      	str	r1, [r7, #8]
 800d69e:	f003 0310 	and.w	r3, r3, #16
 800d6a2:	60fb      	str	r3, [r7, #12]
 800d6a4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800d6a8:	460b      	mov	r3, r1
 800d6aa:	4313      	orrs	r3, r2
 800d6ac:	d011      	beq.n	800d6d2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d6ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d6b2:	3328      	adds	r3, #40	@ 0x28
 800d6b4:	2101      	movs	r1, #1
 800d6b6:	4618      	mov	r0, r3
 800d6b8:	f000 fbaa 	bl	800de10 <RCCEx_PLL3_Config>
 800d6bc:	4603      	mov	r3, r0
 800d6be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800d6c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d6c6:	2b00      	cmp	r3, #0
 800d6c8:	d003      	beq.n	800d6d2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d6ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d6ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800d6d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d6d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6da:	2100      	movs	r1, #0
 800d6dc:	6039      	str	r1, [r7, #0]
 800d6de:	f003 0320 	and.w	r3, r3, #32
 800d6e2:	607b      	str	r3, [r7, #4]
 800d6e4:	e9d7 1200 	ldrd	r1, r2, [r7]
 800d6e8:	460b      	mov	r3, r1
 800d6ea:	4313      	orrs	r3, r2
 800d6ec:	d011      	beq.n	800d712 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d6ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d6f2:	3328      	adds	r3, #40	@ 0x28
 800d6f4:	2102      	movs	r1, #2
 800d6f6:	4618      	mov	r0, r3
 800d6f8:	f000 fb8a 	bl	800de10 <RCCEx_PLL3_Config>
 800d6fc:	4603      	mov	r3, r0
 800d6fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800d702:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d706:	2b00      	cmp	r3, #0
 800d708:	d003      	beq.n	800d712 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d70a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d70e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800d712:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800d716:	2b00      	cmp	r3, #0
 800d718:	d101      	bne.n	800d71e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800d71a:	2300      	movs	r3, #0
 800d71c:	e000      	b.n	800d720 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800d71e:	2301      	movs	r3, #1
}
 800d720:	4618      	mov	r0, r3
 800d722:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800d726:	46bd      	mov	sp, r7
 800d728:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d72c:	58024400 	.word	0x58024400

0800d730 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800d730:	b580      	push	{r7, lr}
 800d732:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800d734:	f7fe fd96 	bl	800c264 <HAL_RCC_GetHCLKFreq>
 800d738:	4602      	mov	r2, r0
 800d73a:	4b06      	ldr	r3, [pc, #24]	@ (800d754 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800d73c:	6a1b      	ldr	r3, [r3, #32]
 800d73e:	091b      	lsrs	r3, r3, #4
 800d740:	f003 0307 	and.w	r3, r3, #7
 800d744:	4904      	ldr	r1, [pc, #16]	@ (800d758 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800d746:	5ccb      	ldrb	r3, [r1, r3]
 800d748:	f003 031f 	and.w	r3, r3, #31
 800d74c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800d750:	4618      	mov	r0, r3
 800d752:	bd80      	pop	{r7, pc}
 800d754:	58024400 	.word	0x58024400
 800d758:	08016e58 	.word	0x08016e58

0800d75c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800d75c:	b480      	push	{r7}
 800d75e:	b089      	sub	sp, #36	@ 0x24
 800d760:	af00      	add	r7, sp, #0
 800d762:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d764:	4ba1      	ldr	r3, [pc, #644]	@ (800d9ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d766:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d768:	f003 0303 	and.w	r3, r3, #3
 800d76c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800d76e:	4b9f      	ldr	r3, [pc, #636]	@ (800d9ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d770:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d772:	0b1b      	lsrs	r3, r3, #12
 800d774:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d778:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800d77a:	4b9c      	ldr	r3, [pc, #624]	@ (800d9ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d77c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d77e:	091b      	lsrs	r3, r3, #4
 800d780:	f003 0301 	and.w	r3, r3, #1
 800d784:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800d786:	4b99      	ldr	r3, [pc, #612]	@ (800d9ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d788:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d78a:	08db      	lsrs	r3, r3, #3
 800d78c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d790:	693a      	ldr	r2, [r7, #16]
 800d792:	fb02 f303 	mul.w	r3, r2, r3
 800d796:	ee07 3a90 	vmov	s15, r3
 800d79a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d79e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800d7a2:	697b      	ldr	r3, [r7, #20]
 800d7a4:	2b00      	cmp	r3, #0
 800d7a6:	f000 8111 	beq.w	800d9cc <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800d7aa:	69bb      	ldr	r3, [r7, #24]
 800d7ac:	2b02      	cmp	r3, #2
 800d7ae:	f000 8083 	beq.w	800d8b8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800d7b2:	69bb      	ldr	r3, [r7, #24]
 800d7b4:	2b02      	cmp	r3, #2
 800d7b6:	f200 80a1 	bhi.w	800d8fc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800d7ba:	69bb      	ldr	r3, [r7, #24]
 800d7bc:	2b00      	cmp	r3, #0
 800d7be:	d003      	beq.n	800d7c8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800d7c0:	69bb      	ldr	r3, [r7, #24]
 800d7c2:	2b01      	cmp	r3, #1
 800d7c4:	d056      	beq.n	800d874 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800d7c6:	e099      	b.n	800d8fc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d7c8:	4b88      	ldr	r3, [pc, #544]	@ (800d9ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d7ca:	681b      	ldr	r3, [r3, #0]
 800d7cc:	f003 0320 	and.w	r3, r3, #32
 800d7d0:	2b00      	cmp	r3, #0
 800d7d2:	d02d      	beq.n	800d830 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d7d4:	4b85      	ldr	r3, [pc, #532]	@ (800d9ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d7d6:	681b      	ldr	r3, [r3, #0]
 800d7d8:	08db      	lsrs	r3, r3, #3
 800d7da:	f003 0303 	and.w	r3, r3, #3
 800d7de:	4a84      	ldr	r2, [pc, #528]	@ (800d9f0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800d7e0:	fa22 f303 	lsr.w	r3, r2, r3
 800d7e4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d7e6:	68bb      	ldr	r3, [r7, #8]
 800d7e8:	ee07 3a90 	vmov	s15, r3
 800d7ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d7f0:	697b      	ldr	r3, [r7, #20]
 800d7f2:	ee07 3a90 	vmov	s15, r3
 800d7f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d7fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d7fe:	4b7b      	ldr	r3, [pc, #492]	@ (800d9ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d800:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d802:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d806:	ee07 3a90 	vmov	s15, r3
 800d80a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d80e:	ed97 6a03 	vldr	s12, [r7, #12]
 800d812:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800d9f4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d816:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d81a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d81e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d822:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d826:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d82a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800d82e:	e087      	b.n	800d940 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d830:	697b      	ldr	r3, [r7, #20]
 800d832:	ee07 3a90 	vmov	s15, r3
 800d836:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d83a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800d9f8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800d83e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d842:	4b6a      	ldr	r3, [pc, #424]	@ (800d9ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d844:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d846:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d84a:	ee07 3a90 	vmov	s15, r3
 800d84e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d852:	ed97 6a03 	vldr	s12, [r7, #12]
 800d856:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800d9f4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d85a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d85e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d862:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d866:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d86a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d86e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d872:	e065      	b.n	800d940 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d874:	697b      	ldr	r3, [r7, #20]
 800d876:	ee07 3a90 	vmov	s15, r3
 800d87a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d87e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800d9fc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800d882:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d886:	4b59      	ldr	r3, [pc, #356]	@ (800d9ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d888:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d88a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d88e:	ee07 3a90 	vmov	s15, r3
 800d892:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d896:	ed97 6a03 	vldr	s12, [r7, #12]
 800d89a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800d9f4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d89e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d8a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d8a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d8aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d8ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d8b2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d8b6:	e043      	b.n	800d940 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d8b8:	697b      	ldr	r3, [r7, #20]
 800d8ba:	ee07 3a90 	vmov	s15, r3
 800d8be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d8c2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800da00 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800d8c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d8ca:	4b48      	ldr	r3, [pc, #288]	@ (800d9ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d8cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d8ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d8d2:	ee07 3a90 	vmov	s15, r3
 800d8d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d8da:	ed97 6a03 	vldr	s12, [r7, #12]
 800d8de:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800d9f4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d8e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d8e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d8ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d8ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d8f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d8f6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d8fa:	e021      	b.n	800d940 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d8fc:	697b      	ldr	r3, [r7, #20]
 800d8fe:	ee07 3a90 	vmov	s15, r3
 800d902:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d906:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800d9fc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800d90a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d90e:	4b37      	ldr	r3, [pc, #220]	@ (800d9ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d910:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d912:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d916:	ee07 3a90 	vmov	s15, r3
 800d91a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d91e:	ed97 6a03 	vldr	s12, [r7, #12]
 800d922:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800d9f4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d926:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d92a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d92e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d932:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d936:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d93a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d93e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800d940:	4b2a      	ldr	r3, [pc, #168]	@ (800d9ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d942:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d944:	0a5b      	lsrs	r3, r3, #9
 800d946:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d94a:	ee07 3a90 	vmov	s15, r3
 800d94e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d952:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d956:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d95a:	edd7 6a07 	vldr	s13, [r7, #28]
 800d95e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d962:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d966:	ee17 2a90 	vmov	r2, s15
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800d96e:	4b1f      	ldr	r3, [pc, #124]	@ (800d9ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d970:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d972:	0c1b      	lsrs	r3, r3, #16
 800d974:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d978:	ee07 3a90 	vmov	s15, r3
 800d97c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d980:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d984:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d988:	edd7 6a07 	vldr	s13, [r7, #28]
 800d98c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d990:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d994:	ee17 2a90 	vmov	r2, s15
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800d99c:	4b13      	ldr	r3, [pc, #76]	@ (800d9ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d99e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d9a0:	0e1b      	lsrs	r3, r3, #24
 800d9a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d9a6:	ee07 3a90 	vmov	s15, r3
 800d9aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d9ae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d9b2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d9b6:	edd7 6a07 	vldr	s13, [r7, #28]
 800d9ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d9be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d9c2:	ee17 2a90 	vmov	r2, s15
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800d9ca:	e008      	b.n	800d9de <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	2200      	movs	r2, #0
 800d9d0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	2200      	movs	r2, #0
 800d9d6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	2200      	movs	r2, #0
 800d9dc:	609a      	str	r2, [r3, #8]
}
 800d9de:	bf00      	nop
 800d9e0:	3724      	adds	r7, #36	@ 0x24
 800d9e2:	46bd      	mov	sp, r7
 800d9e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9e8:	4770      	bx	lr
 800d9ea:	bf00      	nop
 800d9ec:	58024400 	.word	0x58024400
 800d9f0:	03d09000 	.word	0x03d09000
 800d9f4:	46000000 	.word	0x46000000
 800d9f8:	4c742400 	.word	0x4c742400
 800d9fc:	4a742400 	.word	0x4a742400
 800da00:	4bbebc20 	.word	0x4bbebc20

0800da04 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800da04:	b480      	push	{r7}
 800da06:	b089      	sub	sp, #36	@ 0x24
 800da08:	af00      	add	r7, sp, #0
 800da0a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800da0c:	4ba1      	ldr	r3, [pc, #644]	@ (800dc94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800da0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800da10:	f003 0303 	and.w	r3, r3, #3
 800da14:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800da16:	4b9f      	ldr	r3, [pc, #636]	@ (800dc94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800da18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800da1a:	0d1b      	lsrs	r3, r3, #20
 800da1c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800da20:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800da22:	4b9c      	ldr	r3, [pc, #624]	@ (800dc94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800da24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800da26:	0a1b      	lsrs	r3, r3, #8
 800da28:	f003 0301 	and.w	r3, r3, #1
 800da2c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800da2e:	4b99      	ldr	r3, [pc, #612]	@ (800dc94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800da30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800da32:	08db      	lsrs	r3, r3, #3
 800da34:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800da38:	693a      	ldr	r2, [r7, #16]
 800da3a:	fb02 f303 	mul.w	r3, r2, r3
 800da3e:	ee07 3a90 	vmov	s15, r3
 800da42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800da46:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800da4a:	697b      	ldr	r3, [r7, #20]
 800da4c:	2b00      	cmp	r3, #0
 800da4e:	f000 8111 	beq.w	800dc74 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800da52:	69bb      	ldr	r3, [r7, #24]
 800da54:	2b02      	cmp	r3, #2
 800da56:	f000 8083 	beq.w	800db60 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800da5a:	69bb      	ldr	r3, [r7, #24]
 800da5c:	2b02      	cmp	r3, #2
 800da5e:	f200 80a1 	bhi.w	800dba4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800da62:	69bb      	ldr	r3, [r7, #24]
 800da64:	2b00      	cmp	r3, #0
 800da66:	d003      	beq.n	800da70 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800da68:	69bb      	ldr	r3, [r7, #24]
 800da6a:	2b01      	cmp	r3, #1
 800da6c:	d056      	beq.n	800db1c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800da6e:	e099      	b.n	800dba4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800da70:	4b88      	ldr	r3, [pc, #544]	@ (800dc94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800da72:	681b      	ldr	r3, [r3, #0]
 800da74:	f003 0320 	and.w	r3, r3, #32
 800da78:	2b00      	cmp	r3, #0
 800da7a:	d02d      	beq.n	800dad8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800da7c:	4b85      	ldr	r3, [pc, #532]	@ (800dc94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800da7e:	681b      	ldr	r3, [r3, #0]
 800da80:	08db      	lsrs	r3, r3, #3
 800da82:	f003 0303 	and.w	r3, r3, #3
 800da86:	4a84      	ldr	r2, [pc, #528]	@ (800dc98 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800da88:	fa22 f303 	lsr.w	r3, r2, r3
 800da8c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800da8e:	68bb      	ldr	r3, [r7, #8]
 800da90:	ee07 3a90 	vmov	s15, r3
 800da94:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800da98:	697b      	ldr	r3, [r7, #20]
 800da9a:	ee07 3a90 	vmov	s15, r3
 800da9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800daa2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800daa6:	4b7b      	ldr	r3, [pc, #492]	@ (800dc94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800daa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800daaa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800daae:	ee07 3a90 	vmov	s15, r3
 800dab2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dab6:	ed97 6a03 	vldr	s12, [r7, #12]
 800daba:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800dc9c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800dabe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dac2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dac6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800daca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dace:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dad2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800dad6:	e087      	b.n	800dbe8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800dad8:	697b      	ldr	r3, [r7, #20]
 800dada:	ee07 3a90 	vmov	s15, r3
 800dade:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dae2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800dca0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800dae6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800daea:	4b6a      	ldr	r3, [pc, #424]	@ (800dc94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800daec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800daee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800daf2:	ee07 3a90 	vmov	s15, r3
 800daf6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dafa:	ed97 6a03 	vldr	s12, [r7, #12]
 800dafe:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800dc9c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800db02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800db06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800db0a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800db0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800db12:	ee67 7a27 	vmul.f32	s15, s14, s15
 800db16:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800db1a:	e065      	b.n	800dbe8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800db1c:	697b      	ldr	r3, [r7, #20]
 800db1e:	ee07 3a90 	vmov	s15, r3
 800db22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800db26:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800dca4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800db2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800db2e:	4b59      	ldr	r3, [pc, #356]	@ (800dc94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800db30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800db32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800db36:	ee07 3a90 	vmov	s15, r3
 800db3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800db3e:	ed97 6a03 	vldr	s12, [r7, #12]
 800db42:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800dc9c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800db46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800db4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800db4e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800db52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800db56:	ee67 7a27 	vmul.f32	s15, s14, s15
 800db5a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800db5e:	e043      	b.n	800dbe8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800db60:	697b      	ldr	r3, [r7, #20]
 800db62:	ee07 3a90 	vmov	s15, r3
 800db66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800db6a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800dca8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800db6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800db72:	4b48      	ldr	r3, [pc, #288]	@ (800dc94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800db74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800db76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800db7a:	ee07 3a90 	vmov	s15, r3
 800db7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800db82:	ed97 6a03 	vldr	s12, [r7, #12]
 800db86:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800dc9c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800db8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800db8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800db92:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800db96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800db9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800db9e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800dba2:	e021      	b.n	800dbe8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800dba4:	697b      	ldr	r3, [r7, #20]
 800dba6:	ee07 3a90 	vmov	s15, r3
 800dbaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dbae:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800dca4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800dbb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dbb6:	4b37      	ldr	r3, [pc, #220]	@ (800dc94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800dbb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dbba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dbbe:	ee07 3a90 	vmov	s15, r3
 800dbc2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dbc6:	ed97 6a03 	vldr	s12, [r7, #12]
 800dbca:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800dc9c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800dbce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dbd2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dbd6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800dbda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dbde:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dbe2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800dbe6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800dbe8:	4b2a      	ldr	r3, [pc, #168]	@ (800dc94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800dbea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dbec:	0a5b      	lsrs	r3, r3, #9
 800dbee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dbf2:	ee07 3a90 	vmov	s15, r3
 800dbf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dbfa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800dbfe:	ee37 7a87 	vadd.f32	s14, s15, s14
 800dc02:	edd7 6a07 	vldr	s13, [r7, #28]
 800dc06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dc0a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dc0e:	ee17 2a90 	vmov	r2, s15
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800dc16:	4b1f      	ldr	r3, [pc, #124]	@ (800dc94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800dc18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dc1a:	0c1b      	lsrs	r3, r3, #16
 800dc1c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dc20:	ee07 3a90 	vmov	s15, r3
 800dc24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dc28:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800dc2c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800dc30:	edd7 6a07 	vldr	s13, [r7, #28]
 800dc34:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dc38:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dc3c:	ee17 2a90 	vmov	r2, s15
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800dc44:	4b13      	ldr	r3, [pc, #76]	@ (800dc94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800dc46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dc48:	0e1b      	lsrs	r3, r3, #24
 800dc4a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dc4e:	ee07 3a90 	vmov	s15, r3
 800dc52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dc56:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800dc5a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800dc5e:	edd7 6a07 	vldr	s13, [r7, #28]
 800dc62:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dc66:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dc6a:	ee17 2a90 	vmov	r2, s15
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800dc72:	e008      	b.n	800dc86 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	2200      	movs	r2, #0
 800dc78:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800dc7a:	687b      	ldr	r3, [r7, #4]
 800dc7c:	2200      	movs	r2, #0
 800dc7e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	2200      	movs	r2, #0
 800dc84:	609a      	str	r2, [r3, #8]
}
 800dc86:	bf00      	nop
 800dc88:	3724      	adds	r7, #36	@ 0x24
 800dc8a:	46bd      	mov	sp, r7
 800dc8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc90:	4770      	bx	lr
 800dc92:	bf00      	nop
 800dc94:	58024400 	.word	0x58024400
 800dc98:	03d09000 	.word	0x03d09000
 800dc9c:	46000000 	.word	0x46000000
 800dca0:	4c742400 	.word	0x4c742400
 800dca4:	4a742400 	.word	0x4a742400
 800dca8:	4bbebc20 	.word	0x4bbebc20

0800dcac <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800dcac:	b580      	push	{r7, lr}
 800dcae:	b084      	sub	sp, #16
 800dcb0:	af00      	add	r7, sp, #0
 800dcb2:	6078      	str	r0, [r7, #4]
 800dcb4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800dcb6:	2300      	movs	r3, #0
 800dcb8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800dcba:	4b53      	ldr	r3, [pc, #332]	@ (800de08 <RCCEx_PLL2_Config+0x15c>)
 800dcbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dcbe:	f003 0303 	and.w	r3, r3, #3
 800dcc2:	2b03      	cmp	r3, #3
 800dcc4:	d101      	bne.n	800dcca <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800dcc6:	2301      	movs	r3, #1
 800dcc8:	e099      	b.n	800ddfe <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800dcca:	4b4f      	ldr	r3, [pc, #316]	@ (800de08 <RCCEx_PLL2_Config+0x15c>)
 800dccc:	681b      	ldr	r3, [r3, #0]
 800dcce:	4a4e      	ldr	r2, [pc, #312]	@ (800de08 <RCCEx_PLL2_Config+0x15c>)
 800dcd0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800dcd4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800dcd6:	f7f7 f94d 	bl	8004f74 <HAL_GetTick>
 800dcda:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800dcdc:	e008      	b.n	800dcf0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800dcde:	f7f7 f949 	bl	8004f74 <HAL_GetTick>
 800dce2:	4602      	mov	r2, r0
 800dce4:	68bb      	ldr	r3, [r7, #8]
 800dce6:	1ad3      	subs	r3, r2, r3
 800dce8:	2b02      	cmp	r3, #2
 800dcea:	d901      	bls.n	800dcf0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800dcec:	2303      	movs	r3, #3
 800dcee:	e086      	b.n	800ddfe <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800dcf0:	4b45      	ldr	r3, [pc, #276]	@ (800de08 <RCCEx_PLL2_Config+0x15c>)
 800dcf2:	681b      	ldr	r3, [r3, #0]
 800dcf4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800dcf8:	2b00      	cmp	r3, #0
 800dcfa:	d1f0      	bne.n	800dcde <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800dcfc:	4b42      	ldr	r3, [pc, #264]	@ (800de08 <RCCEx_PLL2_Config+0x15c>)
 800dcfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd00:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	681b      	ldr	r3, [r3, #0]
 800dd08:	031b      	lsls	r3, r3, #12
 800dd0a:	493f      	ldr	r1, [pc, #252]	@ (800de08 <RCCEx_PLL2_Config+0x15c>)
 800dd0c:	4313      	orrs	r3, r2
 800dd0e:	628b      	str	r3, [r1, #40]	@ 0x28
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	685b      	ldr	r3, [r3, #4]
 800dd14:	3b01      	subs	r3, #1
 800dd16:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	689b      	ldr	r3, [r3, #8]
 800dd1e:	3b01      	subs	r3, #1
 800dd20:	025b      	lsls	r3, r3, #9
 800dd22:	b29b      	uxth	r3, r3
 800dd24:	431a      	orrs	r2, r3
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	68db      	ldr	r3, [r3, #12]
 800dd2a:	3b01      	subs	r3, #1
 800dd2c:	041b      	lsls	r3, r3, #16
 800dd2e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800dd32:	431a      	orrs	r2, r3
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	691b      	ldr	r3, [r3, #16]
 800dd38:	3b01      	subs	r3, #1
 800dd3a:	061b      	lsls	r3, r3, #24
 800dd3c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800dd40:	4931      	ldr	r1, [pc, #196]	@ (800de08 <RCCEx_PLL2_Config+0x15c>)
 800dd42:	4313      	orrs	r3, r2
 800dd44:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800dd46:	4b30      	ldr	r3, [pc, #192]	@ (800de08 <RCCEx_PLL2_Config+0x15c>)
 800dd48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd4a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	695b      	ldr	r3, [r3, #20]
 800dd52:	492d      	ldr	r1, [pc, #180]	@ (800de08 <RCCEx_PLL2_Config+0x15c>)
 800dd54:	4313      	orrs	r3, r2
 800dd56:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800dd58:	4b2b      	ldr	r3, [pc, #172]	@ (800de08 <RCCEx_PLL2_Config+0x15c>)
 800dd5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd5c:	f023 0220 	bic.w	r2, r3, #32
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	699b      	ldr	r3, [r3, #24]
 800dd64:	4928      	ldr	r1, [pc, #160]	@ (800de08 <RCCEx_PLL2_Config+0x15c>)
 800dd66:	4313      	orrs	r3, r2
 800dd68:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800dd6a:	4b27      	ldr	r3, [pc, #156]	@ (800de08 <RCCEx_PLL2_Config+0x15c>)
 800dd6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd6e:	4a26      	ldr	r2, [pc, #152]	@ (800de08 <RCCEx_PLL2_Config+0x15c>)
 800dd70:	f023 0310 	bic.w	r3, r3, #16
 800dd74:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800dd76:	4b24      	ldr	r3, [pc, #144]	@ (800de08 <RCCEx_PLL2_Config+0x15c>)
 800dd78:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800dd7a:	4b24      	ldr	r3, [pc, #144]	@ (800de0c <RCCEx_PLL2_Config+0x160>)
 800dd7c:	4013      	ands	r3, r2
 800dd7e:	687a      	ldr	r2, [r7, #4]
 800dd80:	69d2      	ldr	r2, [r2, #28]
 800dd82:	00d2      	lsls	r2, r2, #3
 800dd84:	4920      	ldr	r1, [pc, #128]	@ (800de08 <RCCEx_PLL2_Config+0x15c>)
 800dd86:	4313      	orrs	r3, r2
 800dd88:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800dd8a:	4b1f      	ldr	r3, [pc, #124]	@ (800de08 <RCCEx_PLL2_Config+0x15c>)
 800dd8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd8e:	4a1e      	ldr	r2, [pc, #120]	@ (800de08 <RCCEx_PLL2_Config+0x15c>)
 800dd90:	f043 0310 	orr.w	r3, r3, #16
 800dd94:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800dd96:	683b      	ldr	r3, [r7, #0]
 800dd98:	2b00      	cmp	r3, #0
 800dd9a:	d106      	bne.n	800ddaa <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800dd9c:	4b1a      	ldr	r3, [pc, #104]	@ (800de08 <RCCEx_PLL2_Config+0x15c>)
 800dd9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dda0:	4a19      	ldr	r2, [pc, #100]	@ (800de08 <RCCEx_PLL2_Config+0x15c>)
 800dda2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800dda6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800dda8:	e00f      	b.n	800ddca <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800ddaa:	683b      	ldr	r3, [r7, #0]
 800ddac:	2b01      	cmp	r3, #1
 800ddae:	d106      	bne.n	800ddbe <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800ddb0:	4b15      	ldr	r3, [pc, #84]	@ (800de08 <RCCEx_PLL2_Config+0x15c>)
 800ddb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ddb4:	4a14      	ldr	r2, [pc, #80]	@ (800de08 <RCCEx_PLL2_Config+0x15c>)
 800ddb6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ddba:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800ddbc:	e005      	b.n	800ddca <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800ddbe:	4b12      	ldr	r3, [pc, #72]	@ (800de08 <RCCEx_PLL2_Config+0x15c>)
 800ddc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ddc2:	4a11      	ldr	r2, [pc, #68]	@ (800de08 <RCCEx_PLL2_Config+0x15c>)
 800ddc4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800ddc8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800ddca:	4b0f      	ldr	r3, [pc, #60]	@ (800de08 <RCCEx_PLL2_Config+0x15c>)
 800ddcc:	681b      	ldr	r3, [r3, #0]
 800ddce:	4a0e      	ldr	r2, [pc, #56]	@ (800de08 <RCCEx_PLL2_Config+0x15c>)
 800ddd0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800ddd4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ddd6:	f7f7 f8cd 	bl	8004f74 <HAL_GetTick>
 800ddda:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800dddc:	e008      	b.n	800ddf0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800ddde:	f7f7 f8c9 	bl	8004f74 <HAL_GetTick>
 800dde2:	4602      	mov	r2, r0
 800dde4:	68bb      	ldr	r3, [r7, #8]
 800dde6:	1ad3      	subs	r3, r2, r3
 800dde8:	2b02      	cmp	r3, #2
 800ddea:	d901      	bls.n	800ddf0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800ddec:	2303      	movs	r3, #3
 800ddee:	e006      	b.n	800ddfe <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800ddf0:	4b05      	ldr	r3, [pc, #20]	@ (800de08 <RCCEx_PLL2_Config+0x15c>)
 800ddf2:	681b      	ldr	r3, [r3, #0]
 800ddf4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ddf8:	2b00      	cmp	r3, #0
 800ddfa:	d0f0      	beq.n	800ddde <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800ddfc:	7bfb      	ldrb	r3, [r7, #15]
}
 800ddfe:	4618      	mov	r0, r3
 800de00:	3710      	adds	r7, #16
 800de02:	46bd      	mov	sp, r7
 800de04:	bd80      	pop	{r7, pc}
 800de06:	bf00      	nop
 800de08:	58024400 	.word	0x58024400
 800de0c:	ffff0007 	.word	0xffff0007

0800de10 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800de10:	b580      	push	{r7, lr}
 800de12:	b084      	sub	sp, #16
 800de14:	af00      	add	r7, sp, #0
 800de16:	6078      	str	r0, [r7, #4]
 800de18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800de1a:	2300      	movs	r3, #0
 800de1c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800de1e:	4b53      	ldr	r3, [pc, #332]	@ (800df6c <RCCEx_PLL3_Config+0x15c>)
 800de20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800de22:	f003 0303 	and.w	r3, r3, #3
 800de26:	2b03      	cmp	r3, #3
 800de28:	d101      	bne.n	800de2e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800de2a:	2301      	movs	r3, #1
 800de2c:	e099      	b.n	800df62 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800de2e:	4b4f      	ldr	r3, [pc, #316]	@ (800df6c <RCCEx_PLL3_Config+0x15c>)
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	4a4e      	ldr	r2, [pc, #312]	@ (800df6c <RCCEx_PLL3_Config+0x15c>)
 800de34:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800de38:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800de3a:	f7f7 f89b 	bl	8004f74 <HAL_GetTick>
 800de3e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800de40:	e008      	b.n	800de54 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800de42:	f7f7 f897 	bl	8004f74 <HAL_GetTick>
 800de46:	4602      	mov	r2, r0
 800de48:	68bb      	ldr	r3, [r7, #8]
 800de4a:	1ad3      	subs	r3, r2, r3
 800de4c:	2b02      	cmp	r3, #2
 800de4e:	d901      	bls.n	800de54 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800de50:	2303      	movs	r3, #3
 800de52:	e086      	b.n	800df62 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800de54:	4b45      	ldr	r3, [pc, #276]	@ (800df6c <RCCEx_PLL3_Config+0x15c>)
 800de56:	681b      	ldr	r3, [r3, #0]
 800de58:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800de5c:	2b00      	cmp	r3, #0
 800de5e:	d1f0      	bne.n	800de42 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800de60:	4b42      	ldr	r3, [pc, #264]	@ (800df6c <RCCEx_PLL3_Config+0x15c>)
 800de62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800de64:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800de68:	687b      	ldr	r3, [r7, #4]
 800de6a:	681b      	ldr	r3, [r3, #0]
 800de6c:	051b      	lsls	r3, r3, #20
 800de6e:	493f      	ldr	r1, [pc, #252]	@ (800df6c <RCCEx_PLL3_Config+0x15c>)
 800de70:	4313      	orrs	r3, r2
 800de72:	628b      	str	r3, [r1, #40]	@ 0x28
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	685b      	ldr	r3, [r3, #4]
 800de78:	3b01      	subs	r3, #1
 800de7a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800de7e:	687b      	ldr	r3, [r7, #4]
 800de80:	689b      	ldr	r3, [r3, #8]
 800de82:	3b01      	subs	r3, #1
 800de84:	025b      	lsls	r3, r3, #9
 800de86:	b29b      	uxth	r3, r3
 800de88:	431a      	orrs	r2, r3
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	68db      	ldr	r3, [r3, #12]
 800de8e:	3b01      	subs	r3, #1
 800de90:	041b      	lsls	r3, r3, #16
 800de92:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800de96:	431a      	orrs	r2, r3
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	691b      	ldr	r3, [r3, #16]
 800de9c:	3b01      	subs	r3, #1
 800de9e:	061b      	lsls	r3, r3, #24
 800dea0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800dea4:	4931      	ldr	r1, [pc, #196]	@ (800df6c <RCCEx_PLL3_Config+0x15c>)
 800dea6:	4313      	orrs	r3, r2
 800dea8:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800deaa:	4b30      	ldr	r3, [pc, #192]	@ (800df6c <RCCEx_PLL3_Config+0x15c>)
 800deac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800deae:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800deb2:	687b      	ldr	r3, [r7, #4]
 800deb4:	695b      	ldr	r3, [r3, #20]
 800deb6:	492d      	ldr	r1, [pc, #180]	@ (800df6c <RCCEx_PLL3_Config+0x15c>)
 800deb8:	4313      	orrs	r3, r2
 800deba:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800debc:	4b2b      	ldr	r3, [pc, #172]	@ (800df6c <RCCEx_PLL3_Config+0x15c>)
 800debe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dec0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	699b      	ldr	r3, [r3, #24]
 800dec8:	4928      	ldr	r1, [pc, #160]	@ (800df6c <RCCEx_PLL3_Config+0x15c>)
 800deca:	4313      	orrs	r3, r2
 800decc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800dece:	4b27      	ldr	r3, [pc, #156]	@ (800df6c <RCCEx_PLL3_Config+0x15c>)
 800ded0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ded2:	4a26      	ldr	r2, [pc, #152]	@ (800df6c <RCCEx_PLL3_Config+0x15c>)
 800ded4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ded8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800deda:	4b24      	ldr	r3, [pc, #144]	@ (800df6c <RCCEx_PLL3_Config+0x15c>)
 800dedc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800dede:	4b24      	ldr	r3, [pc, #144]	@ (800df70 <RCCEx_PLL3_Config+0x160>)
 800dee0:	4013      	ands	r3, r2
 800dee2:	687a      	ldr	r2, [r7, #4]
 800dee4:	69d2      	ldr	r2, [r2, #28]
 800dee6:	00d2      	lsls	r2, r2, #3
 800dee8:	4920      	ldr	r1, [pc, #128]	@ (800df6c <RCCEx_PLL3_Config+0x15c>)
 800deea:	4313      	orrs	r3, r2
 800deec:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800deee:	4b1f      	ldr	r3, [pc, #124]	@ (800df6c <RCCEx_PLL3_Config+0x15c>)
 800def0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800def2:	4a1e      	ldr	r2, [pc, #120]	@ (800df6c <RCCEx_PLL3_Config+0x15c>)
 800def4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800def8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800defa:	683b      	ldr	r3, [r7, #0]
 800defc:	2b00      	cmp	r3, #0
 800defe:	d106      	bne.n	800df0e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800df00:	4b1a      	ldr	r3, [pc, #104]	@ (800df6c <RCCEx_PLL3_Config+0x15c>)
 800df02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df04:	4a19      	ldr	r2, [pc, #100]	@ (800df6c <RCCEx_PLL3_Config+0x15c>)
 800df06:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800df0a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800df0c:	e00f      	b.n	800df2e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800df0e:	683b      	ldr	r3, [r7, #0]
 800df10:	2b01      	cmp	r3, #1
 800df12:	d106      	bne.n	800df22 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800df14:	4b15      	ldr	r3, [pc, #84]	@ (800df6c <RCCEx_PLL3_Config+0x15c>)
 800df16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df18:	4a14      	ldr	r2, [pc, #80]	@ (800df6c <RCCEx_PLL3_Config+0x15c>)
 800df1a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800df1e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800df20:	e005      	b.n	800df2e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800df22:	4b12      	ldr	r3, [pc, #72]	@ (800df6c <RCCEx_PLL3_Config+0x15c>)
 800df24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df26:	4a11      	ldr	r2, [pc, #68]	@ (800df6c <RCCEx_PLL3_Config+0x15c>)
 800df28:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800df2c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800df2e:	4b0f      	ldr	r3, [pc, #60]	@ (800df6c <RCCEx_PLL3_Config+0x15c>)
 800df30:	681b      	ldr	r3, [r3, #0]
 800df32:	4a0e      	ldr	r2, [pc, #56]	@ (800df6c <RCCEx_PLL3_Config+0x15c>)
 800df34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800df38:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800df3a:	f7f7 f81b 	bl	8004f74 <HAL_GetTick>
 800df3e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800df40:	e008      	b.n	800df54 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800df42:	f7f7 f817 	bl	8004f74 <HAL_GetTick>
 800df46:	4602      	mov	r2, r0
 800df48:	68bb      	ldr	r3, [r7, #8]
 800df4a:	1ad3      	subs	r3, r2, r3
 800df4c:	2b02      	cmp	r3, #2
 800df4e:	d901      	bls.n	800df54 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800df50:	2303      	movs	r3, #3
 800df52:	e006      	b.n	800df62 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800df54:	4b05      	ldr	r3, [pc, #20]	@ (800df6c <RCCEx_PLL3_Config+0x15c>)
 800df56:	681b      	ldr	r3, [r3, #0]
 800df58:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	d0f0      	beq.n	800df42 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800df60:	7bfb      	ldrb	r3, [r7, #15]
}
 800df62:	4618      	mov	r0, r3
 800df64:	3710      	adds	r7, #16
 800df66:	46bd      	mov	sp, r7
 800df68:	bd80      	pop	{r7, pc}
 800df6a:	bf00      	nop
 800df6c:	58024400 	.word	0x58024400
 800df70:	ffff0007 	.word	0xffff0007

0800df74 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800df74:	b580      	push	{r7, lr}
 800df76:	b084      	sub	sp, #16
 800df78:	af00      	add	r7, sp, #0
 800df7a:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	2b00      	cmp	r3, #0
 800df80:	d101      	bne.n	800df86 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800df82:	2301      	movs	r3, #1
 800df84:	e10f      	b.n	800e1a6 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	2200      	movs	r2, #0
 800df8a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800df8c:	687b      	ldr	r3, [r7, #4]
 800df8e:	681b      	ldr	r3, [r3, #0]
 800df90:	4a87      	ldr	r2, [pc, #540]	@ (800e1b0 <HAL_SPI_Init+0x23c>)
 800df92:	4293      	cmp	r3, r2
 800df94:	d00f      	beq.n	800dfb6 <HAL_SPI_Init+0x42>
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	681b      	ldr	r3, [r3, #0]
 800df9a:	4a86      	ldr	r2, [pc, #536]	@ (800e1b4 <HAL_SPI_Init+0x240>)
 800df9c:	4293      	cmp	r3, r2
 800df9e:	d00a      	beq.n	800dfb6 <HAL_SPI_Init+0x42>
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	681b      	ldr	r3, [r3, #0]
 800dfa4:	4a84      	ldr	r2, [pc, #528]	@ (800e1b8 <HAL_SPI_Init+0x244>)
 800dfa6:	4293      	cmp	r3, r2
 800dfa8:	d005      	beq.n	800dfb6 <HAL_SPI_Init+0x42>
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	68db      	ldr	r3, [r3, #12]
 800dfae:	2b0f      	cmp	r3, #15
 800dfb0:	d901      	bls.n	800dfb6 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800dfb2:	2301      	movs	r3, #1
 800dfb4:	e0f7      	b.n	800e1a6 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800dfb6:	6878      	ldr	r0, [r7, #4]
 800dfb8:	f000 fd46 	bl	800ea48 <SPI_GetPacketSize>
 800dfbc:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	681b      	ldr	r3, [r3, #0]
 800dfc2:	4a7b      	ldr	r2, [pc, #492]	@ (800e1b0 <HAL_SPI_Init+0x23c>)
 800dfc4:	4293      	cmp	r3, r2
 800dfc6:	d00c      	beq.n	800dfe2 <HAL_SPI_Init+0x6e>
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	681b      	ldr	r3, [r3, #0]
 800dfcc:	4a79      	ldr	r2, [pc, #484]	@ (800e1b4 <HAL_SPI_Init+0x240>)
 800dfce:	4293      	cmp	r3, r2
 800dfd0:	d007      	beq.n	800dfe2 <HAL_SPI_Init+0x6e>
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	681b      	ldr	r3, [r3, #0]
 800dfd6:	4a78      	ldr	r2, [pc, #480]	@ (800e1b8 <HAL_SPI_Init+0x244>)
 800dfd8:	4293      	cmp	r3, r2
 800dfda:	d002      	beq.n	800dfe2 <HAL_SPI_Init+0x6e>
 800dfdc:	68fb      	ldr	r3, [r7, #12]
 800dfde:	2b08      	cmp	r3, #8
 800dfe0:	d811      	bhi.n	800e006 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800dfe6:	4a72      	ldr	r2, [pc, #456]	@ (800e1b0 <HAL_SPI_Init+0x23c>)
 800dfe8:	4293      	cmp	r3, r2
 800dfea:	d009      	beq.n	800e000 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	681b      	ldr	r3, [r3, #0]
 800dff0:	4a70      	ldr	r2, [pc, #448]	@ (800e1b4 <HAL_SPI_Init+0x240>)
 800dff2:	4293      	cmp	r3, r2
 800dff4:	d004      	beq.n	800e000 <HAL_SPI_Init+0x8c>
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	681b      	ldr	r3, [r3, #0]
 800dffa:	4a6f      	ldr	r2, [pc, #444]	@ (800e1b8 <HAL_SPI_Init+0x244>)
 800dffc:	4293      	cmp	r3, r2
 800dffe:	d104      	bne.n	800e00a <HAL_SPI_Init+0x96>
 800e000:	68fb      	ldr	r3, [r7, #12]
 800e002:	2b10      	cmp	r3, #16
 800e004:	d901      	bls.n	800e00a <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800e006:	2301      	movs	r3, #1
 800e008:	e0cd      	b.n	800e1a6 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800e010:	b2db      	uxtb	r3, r3
 800e012:	2b00      	cmp	r3, #0
 800e014:	d106      	bne.n	800e024 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	2200      	movs	r2, #0
 800e01a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800e01e:	6878      	ldr	r0, [r7, #4]
 800e020:	f7f4 fb02 	bl	8002628 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	2202      	movs	r2, #2
 800e028:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	681b      	ldr	r3, [r3, #0]
 800e030:	681a      	ldr	r2, [r3, #0]
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	681b      	ldr	r3, [r3, #0]
 800e036:	f022 0201 	bic.w	r2, r2, #1
 800e03a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	681b      	ldr	r3, [r3, #0]
 800e040:	689b      	ldr	r3, [r3, #8]
 800e042:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800e046:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	699b      	ldr	r3, [r3, #24]
 800e04c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800e050:	d119      	bne.n	800e086 <HAL_SPI_Init+0x112>
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	685b      	ldr	r3, [r3, #4]
 800e056:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e05a:	d103      	bne.n	800e064 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800e060:	2b00      	cmp	r3, #0
 800e062:	d008      	beq.n	800e076 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800e068:	2b00      	cmp	r3, #0
 800e06a:	d10c      	bne.n	800e086 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800e070:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e074:	d107      	bne.n	800e086 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	681b      	ldr	r3, [r3, #0]
 800e07a:	681a      	ldr	r2, [r3, #0]
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	681b      	ldr	r3, [r3, #0]
 800e080:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800e084:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	685b      	ldr	r3, [r3, #4]
 800e08a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e08e:	2b00      	cmp	r3, #0
 800e090:	d00f      	beq.n	800e0b2 <HAL_SPI_Init+0x13e>
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	68db      	ldr	r3, [r3, #12]
 800e096:	2b06      	cmp	r3, #6
 800e098:	d90b      	bls.n	800e0b2 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	681b      	ldr	r3, [r3, #0]
 800e09e:	681b      	ldr	r3, [r3, #0]
 800e0a0:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	681b      	ldr	r3, [r3, #0]
 800e0ac:	430a      	orrs	r2, r1
 800e0ae:	601a      	str	r2, [r3, #0]
 800e0b0:	e007      	b.n	800e0c2 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800e0b2:	687b      	ldr	r3, [r7, #4]
 800e0b4:	681b      	ldr	r3, [r3, #0]
 800e0b6:	681a      	ldr	r2, [r3, #0]
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	681b      	ldr	r3, [r3, #0]
 800e0bc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800e0c0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	69da      	ldr	r2, [r3, #28]
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e0ca:	431a      	orrs	r2, r3
 800e0cc:	68bb      	ldr	r3, [r7, #8]
 800e0ce:	431a      	orrs	r2, r3
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e0d4:	ea42 0103 	orr.w	r1, r2, r3
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	68da      	ldr	r2, [r3, #12]
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	681b      	ldr	r3, [r3, #0]
 800e0e0:	430a      	orrs	r2, r1
 800e0e2:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e0ec:	431a      	orrs	r2, r3
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e0f2:	431a      	orrs	r2, r3
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	699b      	ldr	r3, [r3, #24]
 800e0f8:	431a      	orrs	r2, r3
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	691b      	ldr	r3, [r3, #16]
 800e0fe:	431a      	orrs	r2, r3
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	695b      	ldr	r3, [r3, #20]
 800e104:	431a      	orrs	r2, r3
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	6a1b      	ldr	r3, [r3, #32]
 800e10a:	431a      	orrs	r2, r3
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	685b      	ldr	r3, [r3, #4]
 800e110:	431a      	orrs	r2, r3
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e116:	431a      	orrs	r2, r3
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	689b      	ldr	r3, [r3, #8]
 800e11c:	431a      	orrs	r2, r3
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e122:	ea42 0103 	orr.w	r1, r2, r3
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	681b      	ldr	r3, [r3, #0]
 800e12e:	430a      	orrs	r2, r1
 800e130:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	685b      	ldr	r3, [r3, #4]
 800e136:	2b00      	cmp	r3, #0
 800e138:	d113      	bne.n	800e162 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	681b      	ldr	r3, [r3, #0]
 800e13e:	689b      	ldr	r3, [r3, #8]
 800e140:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	681b      	ldr	r3, [r3, #0]
 800e148:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e14c:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	681b      	ldr	r3, [r3, #0]
 800e152:	689b      	ldr	r3, [r3, #8]
 800e154:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	681b      	ldr	r3, [r3, #0]
 800e15c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800e160:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	681b      	ldr	r3, [r3, #0]
 800e166:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	681b      	ldr	r3, [r3, #0]
 800e16c:	f022 0201 	bic.w	r2, r2, #1
 800e170:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	685b      	ldr	r3, [r3, #4]
 800e176:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e17a:	2b00      	cmp	r3, #0
 800e17c:	d00a      	beq.n	800e194 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	681b      	ldr	r3, [r3, #0]
 800e182:	68db      	ldr	r3, [r3, #12]
 800e184:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	681b      	ldr	r3, [r3, #0]
 800e190:	430a      	orrs	r2, r1
 800e192:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800e194:	687b      	ldr	r3, [r7, #4]
 800e196:	2200      	movs	r2, #0
 800e198:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	2201      	movs	r2, #1
 800e1a0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800e1a4:	2300      	movs	r3, #0
}
 800e1a6:	4618      	mov	r0, r3
 800e1a8:	3710      	adds	r7, #16
 800e1aa:	46bd      	mov	sp, r7
 800e1ac:	bd80      	pop	{r7, pc}
 800e1ae:	bf00      	nop
 800e1b0:	40013000 	.word	0x40013000
 800e1b4:	40003800 	.word	0x40003800
 800e1b8:	40003c00 	.word	0x40003c00

0800e1bc <HAL_SPI_Transmit_DMA>:
  * @param  pData: pointer to data buffer
  * @param  Size : amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 800e1bc:	b580      	push	{r7, lr}
 800e1be:	b084      	sub	sp, #16
 800e1c0:	af00      	add	r7, sp, #0
 800e1c2:	60f8      	str	r0, [r7, #12]
 800e1c4:	60b9      	str	r1, [r7, #8]
 800e1c6:	4613      	mov	r3, r2
 800e1c8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 800e1ca:	68fb      	ldr	r3, [r7, #12]
 800e1cc:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800e1d0:	b2db      	uxtb	r3, r3
 800e1d2:	2b01      	cmp	r3, #1
 800e1d4:	d001      	beq.n	800e1da <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 800e1d6:	2302      	movs	r3, #2
 800e1d8:	e126      	b.n	800e428 <HAL_SPI_Transmit_DMA+0x26c>
  }

  if ((pData == NULL) || (Size == 0UL))
 800e1da:	68bb      	ldr	r3, [r7, #8]
 800e1dc:	2b00      	cmp	r3, #0
 800e1de:	d002      	beq.n	800e1e6 <HAL_SPI_Transmit_DMA+0x2a>
 800e1e0:	88fb      	ldrh	r3, [r7, #6]
 800e1e2:	2b00      	cmp	r3, #0
 800e1e4:	d101      	bne.n	800e1ea <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 800e1e6:	2301      	movs	r3, #1
 800e1e8:	e11e      	b.n	800e428 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800e1ea:	68fb      	ldr	r3, [r7, #12]
 800e1ec:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800e1f0:	2b01      	cmp	r3, #1
 800e1f2:	d101      	bne.n	800e1f8 <HAL_SPI_Transmit_DMA+0x3c>
 800e1f4:	2302      	movs	r3, #2
 800e1f6:	e117      	b.n	800e428 <HAL_SPI_Transmit_DMA+0x26c>
 800e1f8:	68fb      	ldr	r3, [r7, #12]
 800e1fa:	2201      	movs	r2, #1
 800e1fc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800e200:	68fb      	ldr	r3, [r7, #12]
 800e202:	2203      	movs	r2, #3
 800e204:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e208:	68fb      	ldr	r3, [r7, #12]
 800e20a:	2200      	movs	r2, #0
 800e20c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800e210:	68fb      	ldr	r3, [r7, #12]
 800e212:	68ba      	ldr	r2, [r7, #8]
 800e214:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800e216:	68fb      	ldr	r3, [r7, #12]
 800e218:	88fa      	ldrh	r2, [r7, #6]
 800e21a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800e21e:	68fb      	ldr	r3, [r7, #12]
 800e220:	88fa      	ldrh	r2, [r7, #6]
 800e222:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800e226:	68fb      	ldr	r3, [r7, #12]
 800e228:	2200      	movs	r2, #0
 800e22a:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxISR       = NULL;
 800e22c:	68fb      	ldr	r3, [r7, #12]
 800e22e:	2200      	movs	r2, #0
 800e230:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800e232:	68fb      	ldr	r3, [r7, #12]
 800e234:	2200      	movs	r2, #0
 800e236:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->RxXferSize  = (uint16_t)0UL;
 800e238:	68fb      	ldr	r3, [r7, #12]
 800e23a:	2200      	movs	r2, #0
 800e23c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t)0UL;
 800e240:	68fb      	ldr	r3, [r7, #12]
 800e242:	2200      	movs	r2, #0
 800e244:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e248:	68fb      	ldr	r3, [r7, #12]
 800e24a:	689b      	ldr	r3, [r3, #8]
 800e24c:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800e250:	d108      	bne.n	800e264 <HAL_SPI_Transmit_DMA+0xa8>
  {
    SPI_1LINE_TX(hspi);
 800e252:	68fb      	ldr	r3, [r7, #12]
 800e254:	681b      	ldr	r3, [r3, #0]
 800e256:	681a      	ldr	r2, [r3, #0]
 800e258:	68fb      	ldr	r3, [r7, #12]
 800e25a:	681b      	ldr	r3, [r3, #0]
 800e25c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e260:	601a      	str	r2, [r3, #0]
 800e262:	e009      	b.n	800e278 <HAL_SPI_Transmit_DMA+0xbc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800e264:	68fb      	ldr	r3, [r7, #12]
 800e266:	681b      	ldr	r3, [r3, #0]
 800e268:	68db      	ldr	r3, [r3, #12]
 800e26a:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800e26e:	68fb      	ldr	r3, [r7, #12]
 800e270:	681b      	ldr	r3, [r3, #0]
 800e272:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800e276:	60da      	str	r2, [r3, #12]
  }

  /* Packing mode management is enabled by the DMA settings */
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800e278:	68fb      	ldr	r3, [r7, #12]
 800e27a:	68db      	ldr	r3, [r3, #12]
 800e27c:	2b0f      	cmp	r3, #15
 800e27e:	d905      	bls.n	800e28c <HAL_SPI_Transmit_DMA+0xd0>
 800e280:	68fb      	ldr	r3, [r7, #12]
 800e282:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e284:	699b      	ldr	r3, [r3, #24]
 800e286:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e28a:	d10f      	bne.n	800e2ac <HAL_SPI_Transmit_DMA+0xf0>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800e28c:	68fb      	ldr	r3, [r7, #12]
 800e28e:	68db      	ldr	r3, [r3, #12]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800e290:	2b07      	cmp	r3, #7
 800e292:	d911      	bls.n	800e2b8 <HAL_SPI_Transmit_DMA+0xfc>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800e294:	68fb      	ldr	r3, [r7, #12]
 800e296:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e298:	699b      	ldr	r3, [r3, #24]
 800e29a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e29e:	d00b      	beq.n	800e2b8 <HAL_SPI_Transmit_DMA+0xfc>
                                                     (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))))
 800e2a0:	68fb      	ldr	r3, [r7, #12]
 800e2a2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e2a4:	699b      	ldr	r3, [r3, #24]
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800e2a6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e2aa:	d005      	beq.n	800e2b8 <HAL_SPI_Transmit_DMA+0xfc>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    __HAL_UNLOCK(hspi);
 800e2ac:	68fb      	ldr	r3, [r7, #12]
 800e2ae:	2200      	movs	r2, #0
 800e2b0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return HAL_ERROR;
 800e2b4:	2301      	movs	r3, #1
 800e2b6:	e0b7      	b.n	800e428 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Adjust XferCount according to DMA alignment / Data size */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800e2b8:	68fb      	ldr	r3, [r7, #12]
 800e2ba:	68db      	ldr	r3, [r3, #12]
 800e2bc:	2b07      	cmp	r3, #7
 800e2be:	d820      	bhi.n	800e302 <HAL_SPI_Transmit_DMA+0x146>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800e2c0:	68fb      	ldr	r3, [r7, #12]
 800e2c2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e2c4:	699b      	ldr	r3, [r3, #24]
 800e2c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e2ca:	d109      	bne.n	800e2e0 <HAL_SPI_Transmit_DMA+0x124>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 800e2cc:	68fb      	ldr	r3, [r7, #12]
 800e2ce:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e2d2:	b29b      	uxth	r3, r3
 800e2d4:	3301      	adds	r3, #1
 800e2d6:	105b      	asrs	r3, r3, #1
 800e2d8:	b29a      	uxth	r2, r3
 800e2da:	68fb      	ldr	r3, [r7, #12]
 800e2dc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    }
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800e2e0:	68fb      	ldr	r3, [r7, #12]
 800e2e2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e2e4:	699b      	ldr	r3, [r3, #24]
 800e2e6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e2ea:	d11e      	bne.n	800e32a <HAL_SPI_Transmit_DMA+0x16e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
 800e2ec:	68fb      	ldr	r3, [r7, #12]
 800e2ee:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e2f2:	b29b      	uxth	r3, r3
 800e2f4:	3303      	adds	r3, #3
 800e2f6:	109b      	asrs	r3, r3, #2
 800e2f8:	b29a      	uxth	r2, r3
 800e2fa:	68fb      	ldr	r3, [r7, #12]
 800e2fc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800e300:	e013      	b.n	800e32a <HAL_SPI_Transmit_DMA+0x16e>
    }
  }
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 800e302:	68fb      	ldr	r3, [r7, #12]
 800e304:	68db      	ldr	r3, [r3, #12]
 800e306:	2b0f      	cmp	r3, #15
 800e308:	d80f      	bhi.n	800e32a <HAL_SPI_Transmit_DMA+0x16e>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800e30a:	68fb      	ldr	r3, [r7, #12]
 800e30c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e30e:	699b      	ldr	r3, [r3, #24]
 800e310:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e314:	d109      	bne.n	800e32a <HAL_SPI_Transmit_DMA+0x16e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 800e316:	68fb      	ldr	r3, [r7, #12]
 800e318:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e31c:	b29b      	uxth	r3, r3
 800e31e:	3301      	adds	r3, #1
 800e320:	105b      	asrs	r3, r3, #1
 800e322:	b29a      	uxth	r2, r3
 800e324:	68fb      	ldr	r3, [r7, #12]
 800e326:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  {
    /* Adjustment done */
  }

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800e32a:	68fb      	ldr	r3, [r7, #12]
 800e32c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e32e:	4a40      	ldr	r2, [pc, #256]	@ (800e430 <HAL_SPI_Transmit_DMA+0x274>)
 800e330:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800e332:	68fb      	ldr	r3, [r7, #12]
 800e334:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e336:	4a3f      	ldr	r2, [pc, #252]	@ (800e434 <HAL_SPI_Transmit_DMA+0x278>)
 800e338:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800e33a:	68fb      	ldr	r3, [r7, #12]
 800e33c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e33e:	4a3e      	ldr	r2, [pc, #248]	@ (800e438 <HAL_SPI_Transmit_DMA+0x27c>)
 800e340:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800e342:	68fb      	ldr	r3, [r7, #12]
 800e344:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e346:	2200      	movs	r2, #0
 800e348:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear TXDMAEN bit*/
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800e34a:	68fb      	ldr	r3, [r7, #12]
 800e34c:	681b      	ldr	r3, [r3, #0]
 800e34e:	689a      	ldr	r2, [r3, #8]
 800e350:	68fb      	ldr	r3, [r7, #12]
 800e352:	681b      	ldr	r3, [r3, #0]
 800e354:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800e358:	609a      	str	r2, [r3, #8]

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 800e35a:	68fb      	ldr	r3, [r7, #12]
 800e35c:	6f98      	ldr	r0, [r3, #120]	@ 0x78
 800e35e:	68fb      	ldr	r3, [r7, #12]
 800e360:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e362:	4619      	mov	r1, r3
 800e364:	68fb      	ldr	r3, [r7, #12]
 800e366:	681b      	ldr	r3, [r3, #0]
 800e368:	3320      	adds	r3, #32
 800e36a:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800e36c:	68fb      	ldr	r3, [r7, #12]
 800e36e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e372:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 800e374:	f7f7 fb1e 	bl	80059b4 <HAL_DMA_Start_IT>
 800e378:	4603      	mov	r3, r0
 800e37a:	2b00      	cmp	r3, #0
 800e37c:	d011      	beq.n	800e3a2 <HAL_SPI_Transmit_DMA+0x1e6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800e37e:	68fb      	ldr	r3, [r7, #12]
 800e380:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e384:	f043 0210 	orr.w	r2, r3, #16
 800e388:	68fb      	ldr	r3, [r7, #12]
 800e38a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800e38e:	68fb      	ldr	r3, [r7, #12]
 800e390:	2201      	movs	r2, #1
 800e392:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 800e396:	68fb      	ldr	r3, [r7, #12]
 800e398:	2200      	movs	r2, #0
 800e39a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    return HAL_ERROR;
 800e39e:	2301      	movs	r3, #1
 800e3a0:	e042      	b.n	800e428 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Set the number of data at current transfer */
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800e3a2:	68fb      	ldr	r3, [r7, #12]
 800e3a4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e3a6:	69db      	ldr	r3, [r3, #28]
 800e3a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e3ac:	d108      	bne.n	800e3c0 <HAL_SPI_Transmit_DMA+0x204>
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 800e3ae:	68fb      	ldr	r3, [r7, #12]
 800e3b0:	681b      	ldr	r3, [r3, #0]
 800e3b2:	6859      	ldr	r1, [r3, #4]
 800e3b4:	68fb      	ldr	r3, [r7, #12]
 800e3b6:	681a      	ldr	r2, [r3, #0]
 800e3b8:	4b20      	ldr	r3, [pc, #128]	@ (800e43c <HAL_SPI_Transmit_DMA+0x280>)
 800e3ba:	400b      	ands	r3, r1
 800e3bc:	6053      	str	r3, [r2, #4]
 800e3be:	e009      	b.n	800e3d4 <HAL_SPI_Transmit_DMA+0x218>
  }
  else
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800e3c0:	68fb      	ldr	r3, [r7, #12]
 800e3c2:	681b      	ldr	r3, [r3, #0]
 800e3c4:	685a      	ldr	r2, [r3, #4]
 800e3c6:	4b1d      	ldr	r3, [pc, #116]	@ (800e43c <HAL_SPI_Transmit_DMA+0x280>)
 800e3c8:	4013      	ands	r3, r2
 800e3ca:	88f9      	ldrh	r1, [r7, #6]
 800e3cc:	68fa      	ldr	r2, [r7, #12]
 800e3ce:	6812      	ldr	r2, [r2, #0]
 800e3d0:	430b      	orrs	r3, r1
 800e3d2:	6053      	str	r3, [r2, #4]
  }

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800e3d4:	68fb      	ldr	r3, [r7, #12]
 800e3d6:	681b      	ldr	r3, [r3, #0]
 800e3d8:	689a      	ldr	r2, [r3, #8]
 800e3da:	68fb      	ldr	r3, [r7, #12]
 800e3dc:	681b      	ldr	r3, [r3, #0]
 800e3de:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800e3e2:	609a      	str	r2, [r3, #8]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 800e3e4:	68fb      	ldr	r3, [r7, #12]
 800e3e6:	681b      	ldr	r3, [r3, #0]
 800e3e8:	691a      	ldr	r2, [r3, #16]
 800e3ea:	68fb      	ldr	r3, [r7, #12]
 800e3ec:	681b      	ldr	r3, [r3, #0]
 800e3ee:	f442 7248 	orr.w	r2, r2, #800	@ 0x320
 800e3f2:	611a      	str	r2, [r3, #16]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800e3f4:	68fb      	ldr	r3, [r7, #12]
 800e3f6:	681b      	ldr	r3, [r3, #0]
 800e3f8:	681a      	ldr	r2, [r3, #0]
 800e3fa:	68fb      	ldr	r3, [r7, #12]
 800e3fc:	681b      	ldr	r3, [r3, #0]
 800e3fe:	f042 0201 	orr.w	r2, r2, #1
 800e402:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e404:	68fb      	ldr	r3, [r7, #12]
 800e406:	685b      	ldr	r3, [r3, #4]
 800e408:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e40c:	d107      	bne.n	800e41e <HAL_SPI_Transmit_DMA+0x262>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800e40e:	68fb      	ldr	r3, [r7, #12]
 800e410:	681b      	ldr	r3, [r3, #0]
 800e412:	681a      	ldr	r2, [r3, #0]
 800e414:	68fb      	ldr	r3, [r7, #12]
 800e416:	681b      	ldr	r3, [r3, #0]
 800e418:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e41c:	601a      	str	r2, [r3, #0]
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800e41e:	68fb      	ldr	r3, [r7, #12]
 800e420:	2200      	movs	r2, #0
 800e422:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800e426:	2300      	movs	r3, #0
}
 800e428:	4618      	mov	r0, r3
 800e42a:	3710      	adds	r7, #16
 800e42c:	46bd      	mov	sp, r7
 800e42e:	bd80      	pop	{r7, pc}
 800e430:	0800e873 	.word	0x0800e873
 800e434:	0800e82d 	.word	0x0800e82d
 800e438:	0800e88f 	.word	0x0800e88f
 800e43c:	ffff0000 	.word	0xffff0000

0800e440 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800e440:	b580      	push	{r7, lr}
 800e442:	b08a      	sub	sp, #40	@ 0x28
 800e444:	af00      	add	r7, sp, #0
 800e446:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	681b      	ldr	r3, [r3, #0]
 800e44c:	691b      	ldr	r3, [r3, #16]
 800e44e:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 800e450:	687b      	ldr	r3, [r7, #4]
 800e452:	681b      	ldr	r3, [r3, #0]
 800e454:	695b      	ldr	r3, [r3, #20]
 800e456:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 800e458:	6a3a      	ldr	r2, [r7, #32]
 800e45a:	69fb      	ldr	r3, [r7, #28]
 800e45c:	4013      	ands	r3, r2
 800e45e:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	681b      	ldr	r3, [r3, #0]
 800e464:	689b      	ldr	r3, [r3, #8]
 800e466:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 800e468:	2300      	movs	r3, #0
 800e46a:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 800e46c:	687b      	ldr	r3, [r7, #4]
 800e46e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800e472:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800e474:	687b      	ldr	r3, [r7, #4]
 800e476:	681b      	ldr	r3, [r3, #0]
 800e478:	3330      	adds	r3, #48	@ 0x30
 800e47a:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800e47c:	69fb      	ldr	r3, [r7, #28]
 800e47e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e482:	2b00      	cmp	r3, #0
 800e484:	d010      	beq.n	800e4a8 <HAL_SPI_IRQHandler+0x68>
 800e486:	6a3b      	ldr	r3, [r7, #32]
 800e488:	f003 0308 	and.w	r3, r3, #8
 800e48c:	2b00      	cmp	r3, #0
 800e48e:	d00b      	beq.n	800e4a8 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	681b      	ldr	r3, [r3, #0]
 800e494:	699a      	ldr	r2, [r3, #24]
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	681b      	ldr	r3, [r3, #0]
 800e49a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e49e:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 800e4a0:	6878      	ldr	r0, [r7, #4]
 800e4a2:	f000 f9b9 	bl	800e818 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 800e4a6:	e192      	b.n	800e7ce <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800e4a8:	69bb      	ldr	r3, [r7, #24]
 800e4aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e4ae:	2b00      	cmp	r3, #0
 800e4b0:	d113      	bne.n	800e4da <HAL_SPI_IRQHandler+0x9a>
 800e4b2:	69bb      	ldr	r3, [r7, #24]
 800e4b4:	f003 0320 	and.w	r3, r3, #32
 800e4b8:	2b00      	cmp	r3, #0
 800e4ba:	d10e      	bne.n	800e4da <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 800e4bc:	69bb      	ldr	r3, [r7, #24]
 800e4be:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800e4c2:	2b00      	cmp	r3, #0
 800e4c4:	d009      	beq.n	800e4da <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e4ca:	6878      	ldr	r0, [r7, #4]
 800e4cc:	4798      	blx	r3
    hspi->RxISR(hspi);
 800e4ce:	687b      	ldr	r3, [r7, #4]
 800e4d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e4d2:	6878      	ldr	r0, [r7, #4]
 800e4d4:	4798      	blx	r3
    handled = 1UL;
 800e4d6:	2301      	movs	r3, #1
 800e4d8:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800e4da:	69bb      	ldr	r3, [r7, #24]
 800e4dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e4e0:	2b00      	cmp	r3, #0
 800e4e2:	d10f      	bne.n	800e504 <HAL_SPI_IRQHandler+0xc4>
 800e4e4:	69bb      	ldr	r3, [r7, #24]
 800e4e6:	f003 0301 	and.w	r3, r3, #1
 800e4ea:	2b00      	cmp	r3, #0
 800e4ec:	d00a      	beq.n	800e504 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800e4ee:	69bb      	ldr	r3, [r7, #24]
 800e4f0:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800e4f4:	2b00      	cmp	r3, #0
 800e4f6:	d105      	bne.n	800e504 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e4fc:	6878      	ldr	r0, [r7, #4]
 800e4fe:	4798      	blx	r3
    handled = 1UL;
 800e500:	2301      	movs	r3, #1
 800e502:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800e504:	69bb      	ldr	r3, [r7, #24]
 800e506:	f003 0320 	and.w	r3, r3, #32
 800e50a:	2b00      	cmp	r3, #0
 800e50c:	d10f      	bne.n	800e52e <HAL_SPI_IRQHandler+0xee>
 800e50e:	69bb      	ldr	r3, [r7, #24]
 800e510:	f003 0302 	and.w	r3, r3, #2
 800e514:	2b00      	cmp	r3, #0
 800e516:	d00a      	beq.n	800e52e <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800e518:	69bb      	ldr	r3, [r7, #24]
 800e51a:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800e51e:	2b00      	cmp	r3, #0
 800e520:	d105      	bne.n	800e52e <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e526:	6878      	ldr	r0, [r7, #4]
 800e528:	4798      	blx	r3
    handled = 1UL;
 800e52a:	2301      	movs	r3, #1
 800e52c:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 800e52e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e530:	2b00      	cmp	r3, #0
 800e532:	f040 8147 	bne.w	800e7c4 <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 800e536:	69bb      	ldr	r3, [r7, #24]
 800e538:	f003 0308 	and.w	r3, r3, #8
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	f000 808b 	beq.w	800e658 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800e542:	687b      	ldr	r3, [r7, #4]
 800e544:	681b      	ldr	r3, [r3, #0]
 800e546:	699a      	ldr	r2, [r3, #24]
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	681b      	ldr	r3, [r3, #0]
 800e54c:	f042 0208 	orr.w	r2, r2, #8
 800e550:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800e552:	687b      	ldr	r3, [r7, #4]
 800e554:	681b      	ldr	r3, [r3, #0]
 800e556:	699a      	ldr	r2, [r3, #24]
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	681b      	ldr	r3, [r3, #0]
 800e55c:	f042 0210 	orr.w	r2, r2, #16
 800e560:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	681b      	ldr	r3, [r3, #0]
 800e566:	699a      	ldr	r2, [r3, #24]
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	681b      	ldr	r3, [r3, #0]
 800e56c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e570:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	681b      	ldr	r3, [r3, #0]
 800e576:	691a      	ldr	r2, [r3, #16]
 800e578:	687b      	ldr	r3, [r7, #4]
 800e57a:	681b      	ldr	r3, [r3, #0]
 800e57c:	f022 0208 	bic.w	r2, r2, #8
 800e580:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800e582:	687b      	ldr	r3, [r7, #4]
 800e584:	681b      	ldr	r3, [r3, #0]
 800e586:	689b      	ldr	r3, [r3, #8]
 800e588:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800e58c:	2b00      	cmp	r3, #0
 800e58e:	d13d      	bne.n	800e60c <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 800e590:	e036      	b.n	800e600 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	68db      	ldr	r3, [r3, #12]
 800e596:	2b0f      	cmp	r3, #15
 800e598:	d90b      	bls.n	800e5b2 <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800e59a:	687b      	ldr	r3, [r7, #4]
 800e59c:	681a      	ldr	r2, [r3, #0]
 800e59e:	687b      	ldr	r3, [r7, #4]
 800e5a0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e5a2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800e5a4:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800e5a6:	687b      	ldr	r3, [r7, #4]
 800e5a8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e5aa:	1d1a      	adds	r2, r3, #4
 800e5ac:	687b      	ldr	r3, [r7, #4]
 800e5ae:	665a      	str	r2, [r3, #100]	@ 0x64
 800e5b0:	e01d      	b.n	800e5ee <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e5b2:	687b      	ldr	r3, [r7, #4]
 800e5b4:	68db      	ldr	r3, [r3, #12]
 800e5b6:	2b07      	cmp	r3, #7
 800e5b8:	d90b      	bls.n	800e5d2 <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e5ba:	687b      	ldr	r3, [r7, #4]
 800e5bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e5be:	68fa      	ldr	r2, [r7, #12]
 800e5c0:	8812      	ldrh	r2, [r2, #0]
 800e5c2:	b292      	uxth	r2, r2
 800e5c4:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e5ca:	1c9a      	adds	r2, r3, #2
 800e5cc:	687b      	ldr	r3, [r7, #4]
 800e5ce:	665a      	str	r2, [r3, #100]	@ 0x64
 800e5d0:	e00d      	b.n	800e5ee <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e5d2:	687b      	ldr	r3, [r7, #4]
 800e5d4:	681b      	ldr	r3, [r3, #0]
 800e5d6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e5de:	7812      	ldrb	r2, [r2, #0]
 800e5e0:	b2d2      	uxtb	r2, r2
 800e5e2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e5e8:	1c5a      	adds	r2, r3, #1
 800e5ea:	687b      	ldr	r3, [r7, #4]
 800e5ec:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 800e5ee:	687b      	ldr	r3, [r7, #4]
 800e5f0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e5f4:	b29b      	uxth	r3, r3
 800e5f6:	3b01      	subs	r3, #1
 800e5f8:	b29a      	uxth	r2, r3
 800e5fa:	687b      	ldr	r3, [r7, #4]
 800e5fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e606:	b29b      	uxth	r3, r3
 800e608:	2b00      	cmp	r3, #0
 800e60a:	d1c2      	bne.n	800e592 <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 800e60c:	6878      	ldr	r0, [r7, #4]
 800e60e:	f000 f97b 	bl	800e908 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 800e612:	687b      	ldr	r3, [r7, #4]
 800e614:	2201      	movs	r2, #1
 800e616:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e620:	2b00      	cmp	r3, #0
 800e622:	d003      	beq.n	800e62c <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800e624:	6878      	ldr	r0, [r7, #4]
 800e626:	f7f3 ff61 	bl	80024ec <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800e62a:	e0d0      	b.n	800e7ce <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 800e62c:	7cfb      	ldrb	r3, [r7, #19]
 800e62e:	2b05      	cmp	r3, #5
 800e630:	d103      	bne.n	800e63a <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 800e632:	6878      	ldr	r0, [r7, #4]
 800e634:	f000 f8dc 	bl	800e7f0 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 800e638:	e0c6      	b.n	800e7c8 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 800e63a:	7cfb      	ldrb	r3, [r7, #19]
 800e63c:	2b04      	cmp	r3, #4
 800e63e:	d103      	bne.n	800e648 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 800e640:	6878      	ldr	r0, [r7, #4]
 800e642:	f000 f8cb 	bl	800e7dc <HAL_SPI_RxCpltCallback>
    return;
 800e646:	e0bf      	b.n	800e7c8 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 800e648:	7cfb      	ldrb	r3, [r7, #19]
 800e64a:	2b03      	cmp	r3, #3
 800e64c:	f040 80bc 	bne.w	800e7c8 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 800e650:	6878      	ldr	r0, [r7, #4]
 800e652:	f7f3 ff37 	bl	80024c4 <HAL_SPI_TxCpltCallback>
    return;
 800e656:	e0b7      	b.n	800e7c8 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 800e658:	69bb      	ldr	r3, [r7, #24]
 800e65a:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 800e65e:	2b00      	cmp	r3, #0
 800e660:	f000 80b5 	beq.w	800e7ce <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 800e664:	69bb      	ldr	r3, [r7, #24]
 800e666:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e66a:	2b00      	cmp	r3, #0
 800e66c:	d00f      	beq.n	800e68e <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e674:	f043 0204 	orr.w	r2, r3, #4
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	681b      	ldr	r3, [r3, #0]
 800e682:	699a      	ldr	r2, [r3, #24]
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	681b      	ldr	r3, [r3, #0]
 800e688:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e68c:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 800e68e:	69bb      	ldr	r3, [r7, #24]
 800e690:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e694:	2b00      	cmp	r3, #0
 800e696:	d00f      	beq.n	800e6b8 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e69e:	f043 0201 	orr.w	r2, r3, #1
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	681b      	ldr	r3, [r3, #0]
 800e6ac:	699a      	ldr	r2, [r3, #24]
 800e6ae:	687b      	ldr	r3, [r7, #4]
 800e6b0:	681b      	ldr	r3, [r3, #0]
 800e6b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e6b6:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 800e6b8:	69bb      	ldr	r3, [r7, #24]
 800e6ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e6be:	2b00      	cmp	r3, #0
 800e6c0:	d00f      	beq.n	800e6e2 <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e6c8:	f043 0208 	orr.w	r2, r3, #8
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800e6d2:	687b      	ldr	r3, [r7, #4]
 800e6d4:	681b      	ldr	r3, [r3, #0]
 800e6d6:	699a      	ldr	r2, [r3, #24]
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	681b      	ldr	r3, [r3, #0]
 800e6dc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800e6e0:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800e6e2:	69bb      	ldr	r3, [r7, #24]
 800e6e4:	f003 0320 	and.w	r3, r3, #32
 800e6e8:	2b00      	cmp	r3, #0
 800e6ea:	d00f      	beq.n	800e70c <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e6f2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	681b      	ldr	r3, [r3, #0]
 800e700:	699a      	ldr	r2, [r3, #24]
 800e702:	687b      	ldr	r3, [r7, #4]
 800e704:	681b      	ldr	r3, [r3, #0]
 800e706:	f042 0220 	orr.w	r2, r2, #32
 800e70a:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e712:	2b00      	cmp	r3, #0
 800e714:	d05a      	beq.n	800e7cc <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	681b      	ldr	r3, [r3, #0]
 800e71a:	681a      	ldr	r2, [r3, #0]
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	681b      	ldr	r3, [r3, #0]
 800e720:	f022 0201 	bic.w	r2, r2, #1
 800e724:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800e726:	687b      	ldr	r3, [r7, #4]
 800e728:	681b      	ldr	r3, [r3, #0]
 800e72a:	6919      	ldr	r1, [r3, #16]
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	681a      	ldr	r2, [r3, #0]
 800e730:	4b28      	ldr	r3, [pc, #160]	@ (800e7d4 <HAL_SPI_IRQHandler+0x394>)
 800e732:	400b      	ands	r3, r1
 800e734:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800e736:	697b      	ldr	r3, [r7, #20]
 800e738:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800e73c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800e740:	d138      	bne.n	800e7b4 <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	681b      	ldr	r3, [r3, #0]
 800e746:	689a      	ldr	r2, [r3, #8]
 800e748:	687b      	ldr	r3, [r7, #4]
 800e74a:	681b      	ldr	r3, [r3, #0]
 800e74c:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800e750:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e756:	2b00      	cmp	r3, #0
 800e758:	d013      	beq.n	800e782 <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e75e:	4a1e      	ldr	r2, [pc, #120]	@ (800e7d8 <HAL_SPI_IRQHandler+0x398>)
 800e760:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800e762:	687b      	ldr	r3, [r7, #4]
 800e764:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e766:	4618      	mov	r0, r3
 800e768:	f7f7 feac 	bl	80064c4 <HAL_DMA_Abort_IT>
 800e76c:	4603      	mov	r3, r0
 800e76e:	2b00      	cmp	r3, #0
 800e770:	d007      	beq.n	800e782 <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800e772:	687b      	ldr	r3, [r7, #4]
 800e774:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e778:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800e782:	687b      	ldr	r3, [r7, #4]
 800e784:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e786:	2b00      	cmp	r3, #0
 800e788:	d020      	beq.n	800e7cc <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800e78a:	687b      	ldr	r3, [r7, #4]
 800e78c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e78e:	4a12      	ldr	r2, [pc, #72]	@ (800e7d8 <HAL_SPI_IRQHandler+0x398>)
 800e790:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800e792:	687b      	ldr	r3, [r7, #4]
 800e794:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e796:	4618      	mov	r0, r3
 800e798:	f7f7 fe94 	bl	80064c4 <HAL_DMA_Abort_IT>
 800e79c:	4603      	mov	r3, r0
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d014      	beq.n	800e7cc <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e7a8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800e7b2:	e00b      	b.n	800e7cc <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 800e7b4:	687b      	ldr	r3, [r7, #4]
 800e7b6:	2201      	movs	r2, #1
 800e7b8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 800e7bc:	6878      	ldr	r0, [r7, #4]
 800e7be:	f7f3 fe95 	bl	80024ec <HAL_SPI_ErrorCallback>
    return;
 800e7c2:	e003      	b.n	800e7cc <HAL_SPI_IRQHandler+0x38c>
    return;
 800e7c4:	bf00      	nop
 800e7c6:	e002      	b.n	800e7ce <HAL_SPI_IRQHandler+0x38e>
    return;
 800e7c8:	bf00      	nop
 800e7ca:	e000      	b.n	800e7ce <HAL_SPI_IRQHandler+0x38e>
    return;
 800e7cc:	bf00      	nop
  }
}
 800e7ce:	3728      	adds	r7, #40	@ 0x28
 800e7d0:	46bd      	mov	sp, r7
 800e7d2:	bd80      	pop	{r7, pc}
 800e7d4:	fffffc94 	.word	0xfffffc94
 800e7d8:	0800e8d5 	.word	0x0800e8d5

0800e7dc <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800e7dc:	b480      	push	{r7}
 800e7de:	b083      	sub	sp, #12
 800e7e0:	af00      	add	r7, sp, #0
 800e7e2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800e7e4:	bf00      	nop
 800e7e6:	370c      	adds	r7, #12
 800e7e8:	46bd      	mov	sp, r7
 800e7ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7ee:	4770      	bx	lr

0800e7f0 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800e7f0:	b480      	push	{r7}
 800e7f2:	b083      	sub	sp, #12
 800e7f4:	af00      	add	r7, sp, #0
 800e7f6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800e7f8:	bf00      	nop
 800e7fa:	370c      	adds	r7, #12
 800e7fc:	46bd      	mov	sp, r7
 800e7fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e802:	4770      	bx	lr

0800e804 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800e804:	b480      	push	{r7}
 800e806:	b083      	sub	sp, #12
 800e808:	af00      	add	r7, sp, #0
 800e80a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800e80c:	bf00      	nop
 800e80e:	370c      	adds	r7, #12
 800e810:	46bd      	mov	sp, r7
 800e812:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e816:	4770      	bx	lr

0800e818 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800e818:	b480      	push	{r7}
 800e81a:	b083      	sub	sp, #12
 800e81c:	af00      	add	r7, sp, #0
 800e81e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 800e820:	bf00      	nop
 800e822:	370c      	adds	r7, #12
 800e824:	46bd      	mov	sp, r7
 800e826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e82a:	4770      	bx	lr

0800e82c <SPI_DMATransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800e82c:	b580      	push	{r7, lr}
 800e82e:	b084      	sub	sp, #16
 800e830:	af00      	add	r7, sp, #0
 800e832:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e838:	60fb      	str	r3, [r7, #12]

  if (hspi->State != HAL_SPI_STATE_ABORT)
 800e83a:	68fb      	ldr	r3, [r7, #12]
 800e83c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800e840:	b2db      	uxtb	r3, r3
 800e842:	2b07      	cmp	r3, #7
 800e844:	d011      	beq.n	800e86a <SPI_DMATransmitCplt+0x3e>
  {
    if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800e846:	68fb      	ldr	r3, [r7, #12]
 800e848:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e84a:	69db      	ldr	r3, [r3, #28]
 800e84c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e850:	d103      	bne.n	800e85a <SPI_DMATransmitCplt+0x2e>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->TxCpltCallback(hspi);
#else
      HAL_SPI_TxCpltCallback(hspi);
 800e852:	68f8      	ldr	r0, [r7, #12]
 800e854:	f7f3 fe36 	bl	80024c4 <HAL_SPI_TxCpltCallback>
    {
      /* Enable EOT interrupt */
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
    }
  }
}
 800e858:	e007      	b.n	800e86a <SPI_DMATransmitCplt+0x3e>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 800e85a:	68fb      	ldr	r3, [r7, #12]
 800e85c:	681b      	ldr	r3, [r3, #0]
 800e85e:	691a      	ldr	r2, [r3, #16]
 800e860:	68fb      	ldr	r3, [r7, #12]
 800e862:	681b      	ldr	r3, [r3, #0]
 800e864:	f042 0208 	orr.w	r2, r2, #8
 800e868:	611a      	str	r2, [r3, #16]
}
 800e86a:	bf00      	nop
 800e86c:	3710      	adds	r7, #16
 800e86e:	46bd      	mov	sp, r7
 800e870:	bd80      	pop	{r7, pc}

0800e872 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma) /* Derogation MISRAC2012-Rule-8.13 */
{
 800e872:	b580      	push	{r7, lr}
 800e874:	b084      	sub	sp, #16
 800e876:	af00      	add	r7, sp, #0
 800e878:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e87e:	60fb      	str	r3, [r7, #12]
                            ((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-8.13 */

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800e880:	68f8      	ldr	r0, [r7, #12]
 800e882:	f7ff ffbf 	bl	800e804 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800e886:	bf00      	nop
 800e888:	3710      	adds	r7, #16
 800e88a:	46bd      	mov	sp, r7
 800e88c:	bd80      	pop	{r7, pc}

0800e88e <SPI_DMAError>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800e88e:	b580      	push	{r7, lr}
 800e890:	b084      	sub	sp, #16
 800e892:	af00      	add	r7, sp, #0
 800e894:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e896:	687b      	ldr	r3, [r7, #4]
 800e898:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e89a:	60fb      	str	r3, [r7, #12]

  /* if DMA error is FIFO error ignore it */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800e89c:	6878      	ldr	r0, [r7, #4]
 800e89e:	f7f8 ff8f 	bl	80077c0 <HAL_DMA_GetError>
 800e8a2:	4603      	mov	r3, r0
 800e8a4:	2b02      	cmp	r3, #2
 800e8a6:	d011      	beq.n	800e8cc <SPI_DMAError+0x3e>
  {
    /* Call SPI standard close procedure */
    SPI_CloseTransfer(hspi);
 800e8a8:	68f8      	ldr	r0, [r7, #12]
 800e8aa:	f000 f82d 	bl	800e908 <SPI_CloseTransfer>

    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800e8ae:	68fb      	ldr	r3, [r7, #12]
 800e8b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e8b4:	f043 0210 	orr.w	r2, r3, #16
 800e8b8:	68fb      	ldr	r3, [r7, #12]
 800e8ba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800e8be:	68fb      	ldr	r3, [r7, #12]
 800e8c0:	2201      	movs	r2, #1
 800e8c2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800e8c6:	68f8      	ldr	r0, [r7, #12]
 800e8c8:	f7f3 fe10 	bl	80024ec <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800e8cc:	bf00      	nop
 800e8ce:	3710      	adds	r7, #16
 800e8d0:	46bd      	mov	sp, r7
 800e8d2:	bd80      	pop	{r7, pc}

0800e8d4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e8d4:	b580      	push	{r7, lr}
 800e8d6:	b084      	sub	sp, #16
 800e8d8:	af00      	add	r7, sp, #0
 800e8da:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e8dc:	687b      	ldr	r3, [r7, #4]
 800e8de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e8e0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 800e8e2:	68fb      	ldr	r3, [r7, #12]
 800e8e4:	2200      	movs	r2, #0
 800e8e6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 800e8ea:	68fb      	ldr	r3, [r7, #12]
 800e8ec:	2200      	movs	r2, #0
 800e8ee:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 800e8f2:	68fb      	ldr	r3, [r7, #12]
 800e8f4:	2201      	movs	r2, #1
 800e8f6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800e8fa:	68f8      	ldr	r0, [r7, #12]
 800e8fc:	f7f3 fdf6 	bl	80024ec <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800e900:	bf00      	nop
 800e902:	3710      	adds	r7, #16
 800e904:	46bd      	mov	sp, r7
 800e906:	bd80      	pop	{r7, pc}

0800e908 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800e908:	b480      	push	{r7}
 800e90a:	b085      	sub	sp, #20
 800e90c:	af00      	add	r7, sp, #0
 800e90e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800e910:	687b      	ldr	r3, [r7, #4]
 800e912:	681b      	ldr	r3, [r3, #0]
 800e914:	695b      	ldr	r3, [r3, #20]
 800e916:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	681b      	ldr	r3, [r3, #0]
 800e91c:	699a      	ldr	r2, [r3, #24]
 800e91e:	687b      	ldr	r3, [r7, #4]
 800e920:	681b      	ldr	r3, [r3, #0]
 800e922:	f042 0208 	orr.w	r2, r2, #8
 800e926:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800e928:	687b      	ldr	r3, [r7, #4]
 800e92a:	681b      	ldr	r3, [r3, #0]
 800e92c:	699a      	ldr	r2, [r3, #24]
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	681b      	ldr	r3, [r3, #0]
 800e932:	f042 0210 	orr.w	r2, r2, #16
 800e936:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e938:	687b      	ldr	r3, [r7, #4]
 800e93a:	681b      	ldr	r3, [r3, #0]
 800e93c:	681a      	ldr	r2, [r3, #0]
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	681b      	ldr	r3, [r3, #0]
 800e942:	f022 0201 	bic.w	r2, r2, #1
 800e946:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	681b      	ldr	r3, [r3, #0]
 800e94c:	6919      	ldr	r1, [r3, #16]
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	681a      	ldr	r2, [r3, #0]
 800e952:	4b3c      	ldr	r3, [pc, #240]	@ (800ea44 <SPI_CloseTransfer+0x13c>)
 800e954:	400b      	ands	r3, r1
 800e956:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	681b      	ldr	r3, [r3, #0]
 800e95c:	689a      	ldr	r2, [r3, #8]
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	681b      	ldr	r3, [r3, #0]
 800e962:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800e966:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800e96e:	b2db      	uxtb	r3, r3
 800e970:	2b04      	cmp	r3, #4
 800e972:	d014      	beq.n	800e99e <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800e974:	68fb      	ldr	r3, [r7, #12]
 800e976:	f003 0320 	and.w	r3, r3, #32
 800e97a:	2b00      	cmp	r3, #0
 800e97c:	d00f      	beq.n	800e99e <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800e97e:	687b      	ldr	r3, [r7, #4]
 800e980:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e984:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800e98e:	687b      	ldr	r3, [r7, #4]
 800e990:	681b      	ldr	r3, [r3, #0]
 800e992:	699a      	ldr	r2, [r3, #24]
 800e994:	687b      	ldr	r3, [r7, #4]
 800e996:	681b      	ldr	r3, [r3, #0]
 800e998:	f042 0220 	orr.w	r2, r2, #32
 800e99c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800e99e:	687b      	ldr	r3, [r7, #4]
 800e9a0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800e9a4:	b2db      	uxtb	r3, r3
 800e9a6:	2b03      	cmp	r3, #3
 800e9a8:	d014      	beq.n	800e9d4 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800e9aa:	68fb      	ldr	r3, [r7, #12]
 800e9ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e9b0:	2b00      	cmp	r3, #0
 800e9b2:	d00f      	beq.n	800e9d4 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e9ba:	f043 0204 	orr.w	r2, r3, #4
 800e9be:	687b      	ldr	r3, [r7, #4]
 800e9c0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	681b      	ldr	r3, [r3, #0]
 800e9c8:	699a      	ldr	r2, [r3, #24]
 800e9ca:	687b      	ldr	r3, [r7, #4]
 800e9cc:	681b      	ldr	r3, [r3, #0]
 800e9ce:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e9d2:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800e9d4:	68fb      	ldr	r3, [r7, #12]
 800e9d6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e9da:	2b00      	cmp	r3, #0
 800e9dc:	d00f      	beq.n	800e9fe <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e9e4:	f043 0201 	orr.w	r2, r3, #1
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	681b      	ldr	r3, [r3, #0]
 800e9f2:	699a      	ldr	r2, [r3, #24]
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	681b      	ldr	r3, [r3, #0]
 800e9f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e9fc:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800e9fe:	68fb      	ldr	r3, [r7, #12]
 800ea00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ea04:	2b00      	cmp	r3, #0
 800ea06:	d00f      	beq.n	800ea28 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ea0e:	f043 0208 	orr.w	r2, r3, #8
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	681b      	ldr	r3, [r3, #0]
 800ea1c:	699a      	ldr	r2, [r3, #24]
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	681b      	ldr	r3, [r3, #0]
 800ea22:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ea26:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	2200      	movs	r2, #0
 800ea2c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	2200      	movs	r2, #0
 800ea34:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800ea38:	bf00      	nop
 800ea3a:	3714      	adds	r7, #20
 800ea3c:	46bd      	mov	sp, r7
 800ea3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea42:	4770      	bx	lr
 800ea44:	fffffc90 	.word	0xfffffc90

0800ea48 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800ea48:	b480      	push	{r7}
 800ea4a:	b085      	sub	sp, #20
 800ea4c:	af00      	add	r7, sp, #0
 800ea4e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ea54:	095b      	lsrs	r3, r3, #5
 800ea56:	3301      	adds	r3, #1
 800ea58:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	68db      	ldr	r3, [r3, #12]
 800ea5e:	3301      	adds	r3, #1
 800ea60:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800ea62:	68bb      	ldr	r3, [r7, #8]
 800ea64:	3307      	adds	r3, #7
 800ea66:	08db      	lsrs	r3, r3, #3
 800ea68:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800ea6a:	68bb      	ldr	r3, [r7, #8]
 800ea6c:	68fa      	ldr	r2, [r7, #12]
 800ea6e:	fb02 f303 	mul.w	r3, r2, r3
}
 800ea72:	4618      	mov	r0, r3
 800ea74:	3714      	adds	r7, #20
 800ea76:	46bd      	mov	sp, r7
 800ea78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea7c:	4770      	bx	lr

0800ea7e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ea7e:	b580      	push	{r7, lr}
 800ea80:	b082      	sub	sp, #8
 800ea82:	af00      	add	r7, sp, #0
 800ea84:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	2b00      	cmp	r3, #0
 800ea8a:	d101      	bne.n	800ea90 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ea8c:	2301      	movs	r3, #1
 800ea8e:	e049      	b.n	800eb24 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ea90:	687b      	ldr	r3, [r7, #4]
 800ea92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ea96:	b2db      	uxtb	r3, r3
 800ea98:	2b00      	cmp	r3, #0
 800ea9a:	d106      	bne.n	800eaaa <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	2200      	movs	r2, #0
 800eaa0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800eaa4:	6878      	ldr	r0, [r7, #4]
 800eaa6:	f7f4 fdaf 	bl	8003608 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	2202      	movs	r2, #2
 800eaae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	681a      	ldr	r2, [r3, #0]
 800eab6:	687b      	ldr	r3, [r7, #4]
 800eab8:	3304      	adds	r3, #4
 800eaba:	4619      	mov	r1, r3
 800eabc:	4610      	mov	r0, r2
 800eabe:	f000 fa67 	bl	800ef90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800eac2:	687b      	ldr	r3, [r7, #4]
 800eac4:	2201      	movs	r2, #1
 800eac6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800eaca:	687b      	ldr	r3, [r7, #4]
 800eacc:	2201      	movs	r2, #1
 800eace:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	2201      	movs	r2, #1
 800ead6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800eada:	687b      	ldr	r3, [r7, #4]
 800eadc:	2201      	movs	r2, #1
 800eade:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800eae2:	687b      	ldr	r3, [r7, #4]
 800eae4:	2201      	movs	r2, #1
 800eae6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	2201      	movs	r2, #1
 800eaee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	2201      	movs	r2, #1
 800eaf6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	2201      	movs	r2, #1
 800eafe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800eb02:	687b      	ldr	r3, [r7, #4]
 800eb04:	2201      	movs	r2, #1
 800eb06:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	2201      	movs	r2, #1
 800eb0e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800eb12:	687b      	ldr	r3, [r7, #4]
 800eb14:	2201      	movs	r2, #1
 800eb16:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800eb1a:	687b      	ldr	r3, [r7, #4]
 800eb1c:	2201      	movs	r2, #1
 800eb1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800eb22:	2300      	movs	r3, #0
}
 800eb24:	4618      	mov	r0, r3
 800eb26:	3708      	adds	r7, #8
 800eb28:	46bd      	mov	sp, r7
 800eb2a:	bd80      	pop	{r7, pc}

0800eb2c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800eb2c:	b580      	push	{r7, lr}
 800eb2e:	b084      	sub	sp, #16
 800eb30:	af00      	add	r7, sp, #0
 800eb32:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	681b      	ldr	r3, [r3, #0]
 800eb38:	68db      	ldr	r3, [r3, #12]
 800eb3a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	681b      	ldr	r3, [r3, #0]
 800eb40:	691b      	ldr	r3, [r3, #16]
 800eb42:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800eb44:	68bb      	ldr	r3, [r7, #8]
 800eb46:	f003 0302 	and.w	r3, r3, #2
 800eb4a:	2b00      	cmp	r3, #0
 800eb4c:	d020      	beq.n	800eb90 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800eb4e:	68fb      	ldr	r3, [r7, #12]
 800eb50:	f003 0302 	and.w	r3, r3, #2
 800eb54:	2b00      	cmp	r3, #0
 800eb56:	d01b      	beq.n	800eb90 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800eb58:	687b      	ldr	r3, [r7, #4]
 800eb5a:	681b      	ldr	r3, [r3, #0]
 800eb5c:	f06f 0202 	mvn.w	r2, #2
 800eb60:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800eb62:	687b      	ldr	r3, [r7, #4]
 800eb64:	2201      	movs	r2, #1
 800eb66:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	681b      	ldr	r3, [r3, #0]
 800eb6c:	699b      	ldr	r3, [r3, #24]
 800eb6e:	f003 0303 	and.w	r3, r3, #3
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	d003      	beq.n	800eb7e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800eb76:	6878      	ldr	r0, [r7, #4]
 800eb78:	f000 f9ec 	bl	800ef54 <HAL_TIM_IC_CaptureCallback>
 800eb7c:	e005      	b.n	800eb8a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800eb7e:	6878      	ldr	r0, [r7, #4]
 800eb80:	f000 f9de 	bl	800ef40 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800eb84:	6878      	ldr	r0, [r7, #4]
 800eb86:	f000 f9ef 	bl	800ef68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800eb8a:	687b      	ldr	r3, [r7, #4]
 800eb8c:	2200      	movs	r2, #0
 800eb8e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800eb90:	68bb      	ldr	r3, [r7, #8]
 800eb92:	f003 0304 	and.w	r3, r3, #4
 800eb96:	2b00      	cmp	r3, #0
 800eb98:	d020      	beq.n	800ebdc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800eb9a:	68fb      	ldr	r3, [r7, #12]
 800eb9c:	f003 0304 	and.w	r3, r3, #4
 800eba0:	2b00      	cmp	r3, #0
 800eba2:	d01b      	beq.n	800ebdc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	681b      	ldr	r3, [r3, #0]
 800eba8:	f06f 0204 	mvn.w	r2, #4
 800ebac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ebae:	687b      	ldr	r3, [r7, #4]
 800ebb0:	2202      	movs	r2, #2
 800ebb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	681b      	ldr	r3, [r3, #0]
 800ebb8:	699b      	ldr	r3, [r3, #24]
 800ebba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ebbe:	2b00      	cmp	r3, #0
 800ebc0:	d003      	beq.n	800ebca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ebc2:	6878      	ldr	r0, [r7, #4]
 800ebc4:	f000 f9c6 	bl	800ef54 <HAL_TIM_IC_CaptureCallback>
 800ebc8:	e005      	b.n	800ebd6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ebca:	6878      	ldr	r0, [r7, #4]
 800ebcc:	f000 f9b8 	bl	800ef40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ebd0:	6878      	ldr	r0, [r7, #4]
 800ebd2:	f000 f9c9 	bl	800ef68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ebd6:	687b      	ldr	r3, [r7, #4]
 800ebd8:	2200      	movs	r2, #0
 800ebda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800ebdc:	68bb      	ldr	r3, [r7, #8]
 800ebde:	f003 0308 	and.w	r3, r3, #8
 800ebe2:	2b00      	cmp	r3, #0
 800ebe4:	d020      	beq.n	800ec28 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800ebe6:	68fb      	ldr	r3, [r7, #12]
 800ebe8:	f003 0308 	and.w	r3, r3, #8
 800ebec:	2b00      	cmp	r3, #0
 800ebee:	d01b      	beq.n	800ec28 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800ebf0:	687b      	ldr	r3, [r7, #4]
 800ebf2:	681b      	ldr	r3, [r3, #0]
 800ebf4:	f06f 0208 	mvn.w	r2, #8
 800ebf8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	2204      	movs	r2, #4
 800ebfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	681b      	ldr	r3, [r3, #0]
 800ec04:	69db      	ldr	r3, [r3, #28]
 800ec06:	f003 0303 	and.w	r3, r3, #3
 800ec0a:	2b00      	cmp	r3, #0
 800ec0c:	d003      	beq.n	800ec16 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ec0e:	6878      	ldr	r0, [r7, #4]
 800ec10:	f000 f9a0 	bl	800ef54 <HAL_TIM_IC_CaptureCallback>
 800ec14:	e005      	b.n	800ec22 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ec16:	6878      	ldr	r0, [r7, #4]
 800ec18:	f000 f992 	bl	800ef40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ec1c:	6878      	ldr	r0, [r7, #4]
 800ec1e:	f000 f9a3 	bl	800ef68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	2200      	movs	r2, #0
 800ec26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800ec28:	68bb      	ldr	r3, [r7, #8]
 800ec2a:	f003 0310 	and.w	r3, r3, #16
 800ec2e:	2b00      	cmp	r3, #0
 800ec30:	d020      	beq.n	800ec74 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800ec32:	68fb      	ldr	r3, [r7, #12]
 800ec34:	f003 0310 	and.w	r3, r3, #16
 800ec38:	2b00      	cmp	r3, #0
 800ec3a:	d01b      	beq.n	800ec74 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800ec3c:	687b      	ldr	r3, [r7, #4]
 800ec3e:	681b      	ldr	r3, [r3, #0]
 800ec40:	f06f 0210 	mvn.w	r2, #16
 800ec44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ec46:	687b      	ldr	r3, [r7, #4]
 800ec48:	2208      	movs	r2, #8
 800ec4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	681b      	ldr	r3, [r3, #0]
 800ec50:	69db      	ldr	r3, [r3, #28]
 800ec52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ec56:	2b00      	cmp	r3, #0
 800ec58:	d003      	beq.n	800ec62 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ec5a:	6878      	ldr	r0, [r7, #4]
 800ec5c:	f000 f97a 	bl	800ef54 <HAL_TIM_IC_CaptureCallback>
 800ec60:	e005      	b.n	800ec6e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ec62:	6878      	ldr	r0, [r7, #4]
 800ec64:	f000 f96c 	bl	800ef40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ec68:	6878      	ldr	r0, [r7, #4]
 800ec6a:	f000 f97d 	bl	800ef68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ec6e:	687b      	ldr	r3, [r7, #4]
 800ec70:	2200      	movs	r2, #0
 800ec72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800ec74:	68bb      	ldr	r3, [r7, #8]
 800ec76:	f003 0301 	and.w	r3, r3, #1
 800ec7a:	2b00      	cmp	r3, #0
 800ec7c:	d00c      	beq.n	800ec98 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800ec7e:	68fb      	ldr	r3, [r7, #12]
 800ec80:	f003 0301 	and.w	r3, r3, #1
 800ec84:	2b00      	cmp	r3, #0
 800ec86:	d007      	beq.n	800ec98 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800ec88:	687b      	ldr	r3, [r7, #4]
 800ec8a:	681b      	ldr	r3, [r3, #0]
 800ec8c:	f06f 0201 	mvn.w	r2, #1
 800ec90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ec92:	6878      	ldr	r0, [r7, #4]
 800ec94:	f000 f94a 	bl	800ef2c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ec98:	68bb      	ldr	r3, [r7, #8]
 800ec9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ec9e:	2b00      	cmp	r3, #0
 800eca0:	d104      	bne.n	800ecac <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800eca2:	68bb      	ldr	r3, [r7, #8]
 800eca4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800eca8:	2b00      	cmp	r3, #0
 800ecaa:	d00c      	beq.n	800ecc6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ecac:	68fb      	ldr	r3, [r7, #12]
 800ecae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ecb2:	2b00      	cmp	r3, #0
 800ecb4:	d007      	beq.n	800ecc6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800ecb6:	687b      	ldr	r3, [r7, #4]
 800ecb8:	681b      	ldr	r3, [r3, #0]
 800ecba:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800ecbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ecc0:	6878      	ldr	r0, [r7, #4]
 800ecc2:	f000 fb3b 	bl	800f33c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800ecc6:	68bb      	ldr	r3, [r7, #8]
 800ecc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	d00c      	beq.n	800ecea <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ecd0:	68fb      	ldr	r3, [r7, #12]
 800ecd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ecd6:	2b00      	cmp	r3, #0
 800ecd8:	d007      	beq.n	800ecea <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	681b      	ldr	r3, [r3, #0]
 800ecde:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800ece2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800ece4:	6878      	ldr	r0, [r7, #4]
 800ece6:	f000 fb33 	bl	800f350 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800ecea:	68bb      	ldr	r3, [r7, #8]
 800ecec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ecf0:	2b00      	cmp	r3, #0
 800ecf2:	d00c      	beq.n	800ed0e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800ecf4:	68fb      	ldr	r3, [r7, #12]
 800ecf6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ecfa:	2b00      	cmp	r3, #0
 800ecfc:	d007      	beq.n	800ed0e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800ecfe:	687b      	ldr	r3, [r7, #4]
 800ed00:	681b      	ldr	r3, [r3, #0]
 800ed02:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800ed06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ed08:	6878      	ldr	r0, [r7, #4]
 800ed0a:	f000 f937 	bl	800ef7c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800ed0e:	68bb      	ldr	r3, [r7, #8]
 800ed10:	f003 0320 	and.w	r3, r3, #32
 800ed14:	2b00      	cmp	r3, #0
 800ed16:	d00c      	beq.n	800ed32 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800ed18:	68fb      	ldr	r3, [r7, #12]
 800ed1a:	f003 0320 	and.w	r3, r3, #32
 800ed1e:	2b00      	cmp	r3, #0
 800ed20:	d007      	beq.n	800ed32 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800ed22:	687b      	ldr	r3, [r7, #4]
 800ed24:	681b      	ldr	r3, [r3, #0]
 800ed26:	f06f 0220 	mvn.w	r2, #32
 800ed2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ed2c:	6878      	ldr	r0, [r7, #4]
 800ed2e:	f000 fafb 	bl	800f328 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ed32:	bf00      	nop
 800ed34:	3710      	adds	r7, #16
 800ed36:	46bd      	mov	sp, r7
 800ed38:	bd80      	pop	{r7, pc}
	...

0800ed3c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ed3c:	b580      	push	{r7, lr}
 800ed3e:	b084      	sub	sp, #16
 800ed40:	af00      	add	r7, sp, #0
 800ed42:	6078      	str	r0, [r7, #4]
 800ed44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ed46:	2300      	movs	r3, #0
 800ed48:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ed4a:	687b      	ldr	r3, [r7, #4]
 800ed4c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ed50:	2b01      	cmp	r3, #1
 800ed52:	d101      	bne.n	800ed58 <HAL_TIM_ConfigClockSource+0x1c>
 800ed54:	2302      	movs	r3, #2
 800ed56:	e0dc      	b.n	800ef12 <HAL_TIM_ConfigClockSource+0x1d6>
 800ed58:	687b      	ldr	r3, [r7, #4]
 800ed5a:	2201      	movs	r2, #1
 800ed5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ed60:	687b      	ldr	r3, [r7, #4]
 800ed62:	2202      	movs	r2, #2
 800ed64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ed68:	687b      	ldr	r3, [r7, #4]
 800ed6a:	681b      	ldr	r3, [r3, #0]
 800ed6c:	689b      	ldr	r3, [r3, #8]
 800ed6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ed70:	68ba      	ldr	r2, [r7, #8]
 800ed72:	4b6a      	ldr	r3, [pc, #424]	@ (800ef1c <HAL_TIM_ConfigClockSource+0x1e0>)
 800ed74:	4013      	ands	r3, r2
 800ed76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ed78:	68bb      	ldr	r3, [r7, #8]
 800ed7a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ed7e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	681b      	ldr	r3, [r3, #0]
 800ed84:	68ba      	ldr	r2, [r7, #8]
 800ed86:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ed88:	683b      	ldr	r3, [r7, #0]
 800ed8a:	681b      	ldr	r3, [r3, #0]
 800ed8c:	4a64      	ldr	r2, [pc, #400]	@ (800ef20 <HAL_TIM_ConfigClockSource+0x1e4>)
 800ed8e:	4293      	cmp	r3, r2
 800ed90:	f000 80a9 	beq.w	800eee6 <HAL_TIM_ConfigClockSource+0x1aa>
 800ed94:	4a62      	ldr	r2, [pc, #392]	@ (800ef20 <HAL_TIM_ConfigClockSource+0x1e4>)
 800ed96:	4293      	cmp	r3, r2
 800ed98:	f200 80ae 	bhi.w	800eef8 <HAL_TIM_ConfigClockSource+0x1bc>
 800ed9c:	4a61      	ldr	r2, [pc, #388]	@ (800ef24 <HAL_TIM_ConfigClockSource+0x1e8>)
 800ed9e:	4293      	cmp	r3, r2
 800eda0:	f000 80a1 	beq.w	800eee6 <HAL_TIM_ConfigClockSource+0x1aa>
 800eda4:	4a5f      	ldr	r2, [pc, #380]	@ (800ef24 <HAL_TIM_ConfigClockSource+0x1e8>)
 800eda6:	4293      	cmp	r3, r2
 800eda8:	f200 80a6 	bhi.w	800eef8 <HAL_TIM_ConfigClockSource+0x1bc>
 800edac:	4a5e      	ldr	r2, [pc, #376]	@ (800ef28 <HAL_TIM_ConfigClockSource+0x1ec>)
 800edae:	4293      	cmp	r3, r2
 800edb0:	f000 8099 	beq.w	800eee6 <HAL_TIM_ConfigClockSource+0x1aa>
 800edb4:	4a5c      	ldr	r2, [pc, #368]	@ (800ef28 <HAL_TIM_ConfigClockSource+0x1ec>)
 800edb6:	4293      	cmp	r3, r2
 800edb8:	f200 809e 	bhi.w	800eef8 <HAL_TIM_ConfigClockSource+0x1bc>
 800edbc:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800edc0:	f000 8091 	beq.w	800eee6 <HAL_TIM_ConfigClockSource+0x1aa>
 800edc4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800edc8:	f200 8096 	bhi.w	800eef8 <HAL_TIM_ConfigClockSource+0x1bc>
 800edcc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800edd0:	f000 8089 	beq.w	800eee6 <HAL_TIM_ConfigClockSource+0x1aa>
 800edd4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800edd8:	f200 808e 	bhi.w	800eef8 <HAL_TIM_ConfigClockSource+0x1bc>
 800eddc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ede0:	d03e      	beq.n	800ee60 <HAL_TIM_ConfigClockSource+0x124>
 800ede2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ede6:	f200 8087 	bhi.w	800eef8 <HAL_TIM_ConfigClockSource+0x1bc>
 800edea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800edee:	f000 8086 	beq.w	800eefe <HAL_TIM_ConfigClockSource+0x1c2>
 800edf2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800edf6:	d87f      	bhi.n	800eef8 <HAL_TIM_ConfigClockSource+0x1bc>
 800edf8:	2b70      	cmp	r3, #112	@ 0x70
 800edfa:	d01a      	beq.n	800ee32 <HAL_TIM_ConfigClockSource+0xf6>
 800edfc:	2b70      	cmp	r3, #112	@ 0x70
 800edfe:	d87b      	bhi.n	800eef8 <HAL_TIM_ConfigClockSource+0x1bc>
 800ee00:	2b60      	cmp	r3, #96	@ 0x60
 800ee02:	d050      	beq.n	800eea6 <HAL_TIM_ConfigClockSource+0x16a>
 800ee04:	2b60      	cmp	r3, #96	@ 0x60
 800ee06:	d877      	bhi.n	800eef8 <HAL_TIM_ConfigClockSource+0x1bc>
 800ee08:	2b50      	cmp	r3, #80	@ 0x50
 800ee0a:	d03c      	beq.n	800ee86 <HAL_TIM_ConfigClockSource+0x14a>
 800ee0c:	2b50      	cmp	r3, #80	@ 0x50
 800ee0e:	d873      	bhi.n	800eef8 <HAL_TIM_ConfigClockSource+0x1bc>
 800ee10:	2b40      	cmp	r3, #64	@ 0x40
 800ee12:	d058      	beq.n	800eec6 <HAL_TIM_ConfigClockSource+0x18a>
 800ee14:	2b40      	cmp	r3, #64	@ 0x40
 800ee16:	d86f      	bhi.n	800eef8 <HAL_TIM_ConfigClockSource+0x1bc>
 800ee18:	2b30      	cmp	r3, #48	@ 0x30
 800ee1a:	d064      	beq.n	800eee6 <HAL_TIM_ConfigClockSource+0x1aa>
 800ee1c:	2b30      	cmp	r3, #48	@ 0x30
 800ee1e:	d86b      	bhi.n	800eef8 <HAL_TIM_ConfigClockSource+0x1bc>
 800ee20:	2b20      	cmp	r3, #32
 800ee22:	d060      	beq.n	800eee6 <HAL_TIM_ConfigClockSource+0x1aa>
 800ee24:	2b20      	cmp	r3, #32
 800ee26:	d867      	bhi.n	800eef8 <HAL_TIM_ConfigClockSource+0x1bc>
 800ee28:	2b00      	cmp	r3, #0
 800ee2a:	d05c      	beq.n	800eee6 <HAL_TIM_ConfigClockSource+0x1aa>
 800ee2c:	2b10      	cmp	r3, #16
 800ee2e:	d05a      	beq.n	800eee6 <HAL_TIM_ConfigClockSource+0x1aa>
 800ee30:	e062      	b.n	800eef8 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ee32:	687b      	ldr	r3, [r7, #4]
 800ee34:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ee36:	683b      	ldr	r3, [r7, #0]
 800ee38:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ee3a:	683b      	ldr	r3, [r7, #0]
 800ee3c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ee3e:	683b      	ldr	r3, [r7, #0]
 800ee40:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ee42:	f000 f9c3 	bl	800f1cc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800ee46:	687b      	ldr	r3, [r7, #4]
 800ee48:	681b      	ldr	r3, [r3, #0]
 800ee4a:	689b      	ldr	r3, [r3, #8]
 800ee4c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ee4e:	68bb      	ldr	r3, [r7, #8]
 800ee50:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800ee54:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	681b      	ldr	r3, [r3, #0]
 800ee5a:	68ba      	ldr	r2, [r7, #8]
 800ee5c:	609a      	str	r2, [r3, #8]
      break;
 800ee5e:	e04f      	b.n	800ef00 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ee64:	683b      	ldr	r3, [r7, #0]
 800ee66:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ee68:	683b      	ldr	r3, [r7, #0]
 800ee6a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ee6c:	683b      	ldr	r3, [r7, #0]
 800ee6e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ee70:	f000 f9ac 	bl	800f1cc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	681b      	ldr	r3, [r3, #0]
 800ee78:	689a      	ldr	r2, [r3, #8]
 800ee7a:	687b      	ldr	r3, [r7, #4]
 800ee7c:	681b      	ldr	r3, [r3, #0]
 800ee7e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ee82:	609a      	str	r2, [r3, #8]
      break;
 800ee84:	e03c      	b.n	800ef00 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ee86:	687b      	ldr	r3, [r7, #4]
 800ee88:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ee8a:	683b      	ldr	r3, [r7, #0]
 800ee8c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ee8e:	683b      	ldr	r3, [r7, #0]
 800ee90:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ee92:	461a      	mov	r2, r3
 800ee94:	f000 f91c 	bl	800f0d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ee98:	687b      	ldr	r3, [r7, #4]
 800ee9a:	681b      	ldr	r3, [r3, #0]
 800ee9c:	2150      	movs	r1, #80	@ 0x50
 800ee9e:	4618      	mov	r0, r3
 800eea0:	f000 f976 	bl	800f190 <TIM_ITRx_SetConfig>
      break;
 800eea4:	e02c      	b.n	800ef00 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800eea6:	687b      	ldr	r3, [r7, #4]
 800eea8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800eeaa:	683b      	ldr	r3, [r7, #0]
 800eeac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800eeae:	683b      	ldr	r3, [r7, #0]
 800eeb0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800eeb2:	461a      	mov	r2, r3
 800eeb4:	f000 f93b 	bl	800f12e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800eeb8:	687b      	ldr	r3, [r7, #4]
 800eeba:	681b      	ldr	r3, [r3, #0]
 800eebc:	2160      	movs	r1, #96	@ 0x60
 800eebe:	4618      	mov	r0, r3
 800eec0:	f000 f966 	bl	800f190 <TIM_ITRx_SetConfig>
      break;
 800eec4:	e01c      	b.n	800ef00 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800eec6:	687b      	ldr	r3, [r7, #4]
 800eec8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800eeca:	683b      	ldr	r3, [r7, #0]
 800eecc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800eece:	683b      	ldr	r3, [r7, #0]
 800eed0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800eed2:	461a      	mov	r2, r3
 800eed4:	f000 f8fc 	bl	800f0d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	681b      	ldr	r3, [r3, #0]
 800eedc:	2140      	movs	r1, #64	@ 0x40
 800eede:	4618      	mov	r0, r3
 800eee0:	f000 f956 	bl	800f190 <TIM_ITRx_SetConfig>
      break;
 800eee4:	e00c      	b.n	800ef00 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	681a      	ldr	r2, [r3, #0]
 800eeea:	683b      	ldr	r3, [r7, #0]
 800eeec:	681b      	ldr	r3, [r3, #0]
 800eeee:	4619      	mov	r1, r3
 800eef0:	4610      	mov	r0, r2
 800eef2:	f000 f94d 	bl	800f190 <TIM_ITRx_SetConfig>
      break;
 800eef6:	e003      	b.n	800ef00 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800eef8:	2301      	movs	r3, #1
 800eefa:	73fb      	strb	r3, [r7, #15]
      break;
 800eefc:	e000      	b.n	800ef00 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800eefe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	2201      	movs	r2, #1
 800ef04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ef08:	687b      	ldr	r3, [r7, #4]
 800ef0a:	2200      	movs	r2, #0
 800ef0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ef10:	7bfb      	ldrb	r3, [r7, #15]
}
 800ef12:	4618      	mov	r0, r3
 800ef14:	3710      	adds	r7, #16
 800ef16:	46bd      	mov	sp, r7
 800ef18:	bd80      	pop	{r7, pc}
 800ef1a:	bf00      	nop
 800ef1c:	ffceff88 	.word	0xffceff88
 800ef20:	00100040 	.word	0x00100040
 800ef24:	00100030 	.word	0x00100030
 800ef28:	00100020 	.word	0x00100020

0800ef2c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ef2c:	b480      	push	{r7}
 800ef2e:	b083      	sub	sp, #12
 800ef30:	af00      	add	r7, sp, #0
 800ef32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800ef34:	bf00      	nop
 800ef36:	370c      	adds	r7, #12
 800ef38:	46bd      	mov	sp, r7
 800ef3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef3e:	4770      	bx	lr

0800ef40 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ef40:	b480      	push	{r7}
 800ef42:	b083      	sub	sp, #12
 800ef44:	af00      	add	r7, sp, #0
 800ef46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ef48:	bf00      	nop
 800ef4a:	370c      	adds	r7, #12
 800ef4c:	46bd      	mov	sp, r7
 800ef4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef52:	4770      	bx	lr

0800ef54 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ef54:	b480      	push	{r7}
 800ef56:	b083      	sub	sp, #12
 800ef58:	af00      	add	r7, sp, #0
 800ef5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ef5c:	bf00      	nop
 800ef5e:	370c      	adds	r7, #12
 800ef60:	46bd      	mov	sp, r7
 800ef62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef66:	4770      	bx	lr

0800ef68 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ef68:	b480      	push	{r7}
 800ef6a:	b083      	sub	sp, #12
 800ef6c:	af00      	add	r7, sp, #0
 800ef6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ef70:	bf00      	nop
 800ef72:	370c      	adds	r7, #12
 800ef74:	46bd      	mov	sp, r7
 800ef76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef7a:	4770      	bx	lr

0800ef7c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ef7c:	b480      	push	{r7}
 800ef7e:	b083      	sub	sp, #12
 800ef80:	af00      	add	r7, sp, #0
 800ef82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ef84:	bf00      	nop
 800ef86:	370c      	adds	r7, #12
 800ef88:	46bd      	mov	sp, r7
 800ef8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef8e:	4770      	bx	lr

0800ef90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ef90:	b480      	push	{r7}
 800ef92:	b085      	sub	sp, #20
 800ef94:	af00      	add	r7, sp, #0
 800ef96:	6078      	str	r0, [r7, #4]
 800ef98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ef9a:	687b      	ldr	r3, [r7, #4]
 800ef9c:	681b      	ldr	r3, [r3, #0]
 800ef9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800efa0:	687b      	ldr	r3, [r7, #4]
 800efa2:	4a43      	ldr	r2, [pc, #268]	@ (800f0b0 <TIM_Base_SetConfig+0x120>)
 800efa4:	4293      	cmp	r3, r2
 800efa6:	d013      	beq.n	800efd0 <TIM_Base_SetConfig+0x40>
 800efa8:	687b      	ldr	r3, [r7, #4]
 800efaa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800efae:	d00f      	beq.n	800efd0 <TIM_Base_SetConfig+0x40>
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	4a40      	ldr	r2, [pc, #256]	@ (800f0b4 <TIM_Base_SetConfig+0x124>)
 800efb4:	4293      	cmp	r3, r2
 800efb6:	d00b      	beq.n	800efd0 <TIM_Base_SetConfig+0x40>
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	4a3f      	ldr	r2, [pc, #252]	@ (800f0b8 <TIM_Base_SetConfig+0x128>)
 800efbc:	4293      	cmp	r3, r2
 800efbe:	d007      	beq.n	800efd0 <TIM_Base_SetConfig+0x40>
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	4a3e      	ldr	r2, [pc, #248]	@ (800f0bc <TIM_Base_SetConfig+0x12c>)
 800efc4:	4293      	cmp	r3, r2
 800efc6:	d003      	beq.n	800efd0 <TIM_Base_SetConfig+0x40>
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	4a3d      	ldr	r2, [pc, #244]	@ (800f0c0 <TIM_Base_SetConfig+0x130>)
 800efcc:	4293      	cmp	r3, r2
 800efce:	d108      	bne.n	800efe2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800efd0:	68fb      	ldr	r3, [r7, #12]
 800efd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800efd6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800efd8:	683b      	ldr	r3, [r7, #0]
 800efda:	685b      	ldr	r3, [r3, #4]
 800efdc:	68fa      	ldr	r2, [r7, #12]
 800efde:	4313      	orrs	r3, r2
 800efe0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	4a32      	ldr	r2, [pc, #200]	@ (800f0b0 <TIM_Base_SetConfig+0x120>)
 800efe6:	4293      	cmp	r3, r2
 800efe8:	d01f      	beq.n	800f02a <TIM_Base_SetConfig+0x9a>
 800efea:	687b      	ldr	r3, [r7, #4]
 800efec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800eff0:	d01b      	beq.n	800f02a <TIM_Base_SetConfig+0x9a>
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	4a2f      	ldr	r2, [pc, #188]	@ (800f0b4 <TIM_Base_SetConfig+0x124>)
 800eff6:	4293      	cmp	r3, r2
 800eff8:	d017      	beq.n	800f02a <TIM_Base_SetConfig+0x9a>
 800effa:	687b      	ldr	r3, [r7, #4]
 800effc:	4a2e      	ldr	r2, [pc, #184]	@ (800f0b8 <TIM_Base_SetConfig+0x128>)
 800effe:	4293      	cmp	r3, r2
 800f000:	d013      	beq.n	800f02a <TIM_Base_SetConfig+0x9a>
 800f002:	687b      	ldr	r3, [r7, #4]
 800f004:	4a2d      	ldr	r2, [pc, #180]	@ (800f0bc <TIM_Base_SetConfig+0x12c>)
 800f006:	4293      	cmp	r3, r2
 800f008:	d00f      	beq.n	800f02a <TIM_Base_SetConfig+0x9a>
 800f00a:	687b      	ldr	r3, [r7, #4]
 800f00c:	4a2c      	ldr	r2, [pc, #176]	@ (800f0c0 <TIM_Base_SetConfig+0x130>)
 800f00e:	4293      	cmp	r3, r2
 800f010:	d00b      	beq.n	800f02a <TIM_Base_SetConfig+0x9a>
 800f012:	687b      	ldr	r3, [r7, #4]
 800f014:	4a2b      	ldr	r2, [pc, #172]	@ (800f0c4 <TIM_Base_SetConfig+0x134>)
 800f016:	4293      	cmp	r3, r2
 800f018:	d007      	beq.n	800f02a <TIM_Base_SetConfig+0x9a>
 800f01a:	687b      	ldr	r3, [r7, #4]
 800f01c:	4a2a      	ldr	r2, [pc, #168]	@ (800f0c8 <TIM_Base_SetConfig+0x138>)
 800f01e:	4293      	cmp	r3, r2
 800f020:	d003      	beq.n	800f02a <TIM_Base_SetConfig+0x9a>
 800f022:	687b      	ldr	r3, [r7, #4]
 800f024:	4a29      	ldr	r2, [pc, #164]	@ (800f0cc <TIM_Base_SetConfig+0x13c>)
 800f026:	4293      	cmp	r3, r2
 800f028:	d108      	bne.n	800f03c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f02a:	68fb      	ldr	r3, [r7, #12]
 800f02c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f030:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f032:	683b      	ldr	r3, [r7, #0]
 800f034:	68db      	ldr	r3, [r3, #12]
 800f036:	68fa      	ldr	r2, [r7, #12]
 800f038:	4313      	orrs	r3, r2
 800f03a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f03c:	68fb      	ldr	r3, [r7, #12]
 800f03e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800f042:	683b      	ldr	r3, [r7, #0]
 800f044:	695b      	ldr	r3, [r3, #20]
 800f046:	4313      	orrs	r3, r2
 800f048:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f04a:	683b      	ldr	r3, [r7, #0]
 800f04c:	689a      	ldr	r2, [r3, #8]
 800f04e:	687b      	ldr	r3, [r7, #4]
 800f050:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f052:	683b      	ldr	r3, [r7, #0]
 800f054:	681a      	ldr	r2, [r3, #0]
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	4a14      	ldr	r2, [pc, #80]	@ (800f0b0 <TIM_Base_SetConfig+0x120>)
 800f05e:	4293      	cmp	r3, r2
 800f060:	d00f      	beq.n	800f082 <TIM_Base_SetConfig+0xf2>
 800f062:	687b      	ldr	r3, [r7, #4]
 800f064:	4a16      	ldr	r2, [pc, #88]	@ (800f0c0 <TIM_Base_SetConfig+0x130>)
 800f066:	4293      	cmp	r3, r2
 800f068:	d00b      	beq.n	800f082 <TIM_Base_SetConfig+0xf2>
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	4a15      	ldr	r2, [pc, #84]	@ (800f0c4 <TIM_Base_SetConfig+0x134>)
 800f06e:	4293      	cmp	r3, r2
 800f070:	d007      	beq.n	800f082 <TIM_Base_SetConfig+0xf2>
 800f072:	687b      	ldr	r3, [r7, #4]
 800f074:	4a14      	ldr	r2, [pc, #80]	@ (800f0c8 <TIM_Base_SetConfig+0x138>)
 800f076:	4293      	cmp	r3, r2
 800f078:	d003      	beq.n	800f082 <TIM_Base_SetConfig+0xf2>
 800f07a:	687b      	ldr	r3, [r7, #4]
 800f07c:	4a13      	ldr	r2, [pc, #76]	@ (800f0cc <TIM_Base_SetConfig+0x13c>)
 800f07e:	4293      	cmp	r3, r2
 800f080:	d103      	bne.n	800f08a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f082:	683b      	ldr	r3, [r7, #0]
 800f084:	691a      	ldr	r2, [r3, #16]
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	681b      	ldr	r3, [r3, #0]
 800f08e:	f043 0204 	orr.w	r2, r3, #4
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f096:	687b      	ldr	r3, [r7, #4]
 800f098:	2201      	movs	r2, #1
 800f09a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800f09c:	687b      	ldr	r3, [r7, #4]
 800f09e:	68fa      	ldr	r2, [r7, #12]
 800f0a0:	601a      	str	r2, [r3, #0]
}
 800f0a2:	bf00      	nop
 800f0a4:	3714      	adds	r7, #20
 800f0a6:	46bd      	mov	sp, r7
 800f0a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0ac:	4770      	bx	lr
 800f0ae:	bf00      	nop
 800f0b0:	40010000 	.word	0x40010000
 800f0b4:	40000400 	.word	0x40000400
 800f0b8:	40000800 	.word	0x40000800
 800f0bc:	40000c00 	.word	0x40000c00
 800f0c0:	40010400 	.word	0x40010400
 800f0c4:	40014000 	.word	0x40014000
 800f0c8:	40014400 	.word	0x40014400
 800f0cc:	40014800 	.word	0x40014800

0800f0d0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f0d0:	b480      	push	{r7}
 800f0d2:	b087      	sub	sp, #28
 800f0d4:	af00      	add	r7, sp, #0
 800f0d6:	60f8      	str	r0, [r7, #12]
 800f0d8:	60b9      	str	r1, [r7, #8]
 800f0da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800f0dc:	68fb      	ldr	r3, [r7, #12]
 800f0de:	6a1b      	ldr	r3, [r3, #32]
 800f0e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f0e2:	68fb      	ldr	r3, [r7, #12]
 800f0e4:	6a1b      	ldr	r3, [r3, #32]
 800f0e6:	f023 0201 	bic.w	r2, r3, #1
 800f0ea:	68fb      	ldr	r3, [r7, #12]
 800f0ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f0ee:	68fb      	ldr	r3, [r7, #12]
 800f0f0:	699b      	ldr	r3, [r3, #24]
 800f0f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f0f4:	693b      	ldr	r3, [r7, #16]
 800f0f6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800f0fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800f0fc:	687b      	ldr	r3, [r7, #4]
 800f0fe:	011b      	lsls	r3, r3, #4
 800f100:	693a      	ldr	r2, [r7, #16]
 800f102:	4313      	orrs	r3, r2
 800f104:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f106:	697b      	ldr	r3, [r7, #20]
 800f108:	f023 030a 	bic.w	r3, r3, #10
 800f10c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800f10e:	697a      	ldr	r2, [r7, #20]
 800f110:	68bb      	ldr	r3, [r7, #8]
 800f112:	4313      	orrs	r3, r2
 800f114:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800f116:	68fb      	ldr	r3, [r7, #12]
 800f118:	693a      	ldr	r2, [r7, #16]
 800f11a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f11c:	68fb      	ldr	r3, [r7, #12]
 800f11e:	697a      	ldr	r2, [r7, #20]
 800f120:	621a      	str	r2, [r3, #32]
}
 800f122:	bf00      	nop
 800f124:	371c      	adds	r7, #28
 800f126:	46bd      	mov	sp, r7
 800f128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f12c:	4770      	bx	lr

0800f12e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f12e:	b480      	push	{r7}
 800f130:	b087      	sub	sp, #28
 800f132:	af00      	add	r7, sp, #0
 800f134:	60f8      	str	r0, [r7, #12]
 800f136:	60b9      	str	r1, [r7, #8]
 800f138:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800f13a:	68fb      	ldr	r3, [r7, #12]
 800f13c:	6a1b      	ldr	r3, [r3, #32]
 800f13e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f140:	68fb      	ldr	r3, [r7, #12]
 800f142:	6a1b      	ldr	r3, [r3, #32]
 800f144:	f023 0210 	bic.w	r2, r3, #16
 800f148:	68fb      	ldr	r3, [r7, #12]
 800f14a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f14c:	68fb      	ldr	r3, [r7, #12]
 800f14e:	699b      	ldr	r3, [r3, #24]
 800f150:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f152:	693b      	ldr	r3, [r7, #16]
 800f154:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800f158:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	031b      	lsls	r3, r3, #12
 800f15e:	693a      	ldr	r2, [r7, #16]
 800f160:	4313      	orrs	r3, r2
 800f162:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f164:	697b      	ldr	r3, [r7, #20]
 800f166:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800f16a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800f16c:	68bb      	ldr	r3, [r7, #8]
 800f16e:	011b      	lsls	r3, r3, #4
 800f170:	697a      	ldr	r2, [r7, #20]
 800f172:	4313      	orrs	r3, r2
 800f174:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800f176:	68fb      	ldr	r3, [r7, #12]
 800f178:	693a      	ldr	r2, [r7, #16]
 800f17a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f17c:	68fb      	ldr	r3, [r7, #12]
 800f17e:	697a      	ldr	r2, [r7, #20]
 800f180:	621a      	str	r2, [r3, #32]
}
 800f182:	bf00      	nop
 800f184:	371c      	adds	r7, #28
 800f186:	46bd      	mov	sp, r7
 800f188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f18c:	4770      	bx	lr
	...

0800f190 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800f190:	b480      	push	{r7}
 800f192:	b085      	sub	sp, #20
 800f194:	af00      	add	r7, sp, #0
 800f196:	6078      	str	r0, [r7, #4]
 800f198:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	689b      	ldr	r3, [r3, #8]
 800f19e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800f1a0:	68fa      	ldr	r2, [r7, #12]
 800f1a2:	4b09      	ldr	r3, [pc, #36]	@ (800f1c8 <TIM_ITRx_SetConfig+0x38>)
 800f1a4:	4013      	ands	r3, r2
 800f1a6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800f1a8:	683a      	ldr	r2, [r7, #0]
 800f1aa:	68fb      	ldr	r3, [r7, #12]
 800f1ac:	4313      	orrs	r3, r2
 800f1ae:	f043 0307 	orr.w	r3, r3, #7
 800f1b2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f1b4:	687b      	ldr	r3, [r7, #4]
 800f1b6:	68fa      	ldr	r2, [r7, #12]
 800f1b8:	609a      	str	r2, [r3, #8]
}
 800f1ba:	bf00      	nop
 800f1bc:	3714      	adds	r7, #20
 800f1be:	46bd      	mov	sp, r7
 800f1c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1c4:	4770      	bx	lr
 800f1c6:	bf00      	nop
 800f1c8:	ffcfff8f 	.word	0xffcfff8f

0800f1cc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800f1cc:	b480      	push	{r7}
 800f1ce:	b087      	sub	sp, #28
 800f1d0:	af00      	add	r7, sp, #0
 800f1d2:	60f8      	str	r0, [r7, #12]
 800f1d4:	60b9      	str	r1, [r7, #8]
 800f1d6:	607a      	str	r2, [r7, #4]
 800f1d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800f1da:	68fb      	ldr	r3, [r7, #12]
 800f1dc:	689b      	ldr	r3, [r3, #8]
 800f1de:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f1e0:	697b      	ldr	r3, [r7, #20]
 800f1e2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f1e6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800f1e8:	683b      	ldr	r3, [r7, #0]
 800f1ea:	021a      	lsls	r2, r3, #8
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	431a      	orrs	r2, r3
 800f1f0:	68bb      	ldr	r3, [r7, #8]
 800f1f2:	4313      	orrs	r3, r2
 800f1f4:	697a      	ldr	r2, [r7, #20]
 800f1f6:	4313      	orrs	r3, r2
 800f1f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f1fa:	68fb      	ldr	r3, [r7, #12]
 800f1fc:	697a      	ldr	r2, [r7, #20]
 800f1fe:	609a      	str	r2, [r3, #8]
}
 800f200:	bf00      	nop
 800f202:	371c      	adds	r7, #28
 800f204:	46bd      	mov	sp, r7
 800f206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f20a:	4770      	bx	lr

0800f20c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800f20c:	b480      	push	{r7}
 800f20e:	b085      	sub	sp, #20
 800f210:	af00      	add	r7, sp, #0
 800f212:	6078      	str	r0, [r7, #4]
 800f214:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800f216:	687b      	ldr	r3, [r7, #4]
 800f218:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f21c:	2b01      	cmp	r3, #1
 800f21e:	d101      	bne.n	800f224 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800f220:	2302      	movs	r3, #2
 800f222:	e06d      	b.n	800f300 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	2201      	movs	r2, #1
 800f228:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	2202      	movs	r2, #2
 800f230:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	681b      	ldr	r3, [r3, #0]
 800f238:	685b      	ldr	r3, [r3, #4]
 800f23a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f23c:	687b      	ldr	r3, [r7, #4]
 800f23e:	681b      	ldr	r3, [r3, #0]
 800f240:	689b      	ldr	r3, [r3, #8]
 800f242:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	681b      	ldr	r3, [r3, #0]
 800f248:	4a30      	ldr	r2, [pc, #192]	@ (800f30c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800f24a:	4293      	cmp	r3, r2
 800f24c:	d004      	beq.n	800f258 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	681b      	ldr	r3, [r3, #0]
 800f252:	4a2f      	ldr	r2, [pc, #188]	@ (800f310 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800f254:	4293      	cmp	r3, r2
 800f256:	d108      	bne.n	800f26a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800f258:	68fb      	ldr	r3, [r7, #12]
 800f25a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800f25e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800f260:	683b      	ldr	r3, [r7, #0]
 800f262:	685b      	ldr	r3, [r3, #4]
 800f264:	68fa      	ldr	r2, [r7, #12]
 800f266:	4313      	orrs	r3, r2
 800f268:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800f26a:	68fb      	ldr	r3, [r7, #12]
 800f26c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f270:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800f272:	683b      	ldr	r3, [r7, #0]
 800f274:	681b      	ldr	r3, [r3, #0]
 800f276:	68fa      	ldr	r2, [r7, #12]
 800f278:	4313      	orrs	r3, r2
 800f27a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800f27c:	687b      	ldr	r3, [r7, #4]
 800f27e:	681b      	ldr	r3, [r3, #0]
 800f280:	68fa      	ldr	r2, [r7, #12]
 800f282:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f284:	687b      	ldr	r3, [r7, #4]
 800f286:	681b      	ldr	r3, [r3, #0]
 800f288:	4a20      	ldr	r2, [pc, #128]	@ (800f30c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800f28a:	4293      	cmp	r3, r2
 800f28c:	d022      	beq.n	800f2d4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f28e:	687b      	ldr	r3, [r7, #4]
 800f290:	681b      	ldr	r3, [r3, #0]
 800f292:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f296:	d01d      	beq.n	800f2d4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	681b      	ldr	r3, [r3, #0]
 800f29c:	4a1d      	ldr	r2, [pc, #116]	@ (800f314 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800f29e:	4293      	cmp	r3, r2
 800f2a0:	d018      	beq.n	800f2d4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f2a2:	687b      	ldr	r3, [r7, #4]
 800f2a4:	681b      	ldr	r3, [r3, #0]
 800f2a6:	4a1c      	ldr	r2, [pc, #112]	@ (800f318 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800f2a8:	4293      	cmp	r3, r2
 800f2aa:	d013      	beq.n	800f2d4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f2ac:	687b      	ldr	r3, [r7, #4]
 800f2ae:	681b      	ldr	r3, [r3, #0]
 800f2b0:	4a1a      	ldr	r2, [pc, #104]	@ (800f31c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800f2b2:	4293      	cmp	r3, r2
 800f2b4:	d00e      	beq.n	800f2d4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	681b      	ldr	r3, [r3, #0]
 800f2ba:	4a15      	ldr	r2, [pc, #84]	@ (800f310 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800f2bc:	4293      	cmp	r3, r2
 800f2be:	d009      	beq.n	800f2d4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f2c0:	687b      	ldr	r3, [r7, #4]
 800f2c2:	681b      	ldr	r3, [r3, #0]
 800f2c4:	4a16      	ldr	r2, [pc, #88]	@ (800f320 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800f2c6:	4293      	cmp	r3, r2
 800f2c8:	d004      	beq.n	800f2d4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	681b      	ldr	r3, [r3, #0]
 800f2ce:	4a15      	ldr	r2, [pc, #84]	@ (800f324 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800f2d0:	4293      	cmp	r3, r2
 800f2d2:	d10c      	bne.n	800f2ee <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800f2d4:	68bb      	ldr	r3, [r7, #8]
 800f2d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f2da:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800f2dc:	683b      	ldr	r3, [r7, #0]
 800f2de:	689b      	ldr	r3, [r3, #8]
 800f2e0:	68ba      	ldr	r2, [r7, #8]
 800f2e2:	4313      	orrs	r3, r2
 800f2e4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	681b      	ldr	r3, [r3, #0]
 800f2ea:	68ba      	ldr	r2, [r7, #8]
 800f2ec:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	2201      	movs	r2, #1
 800f2f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	2200      	movs	r2, #0
 800f2fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f2fe:	2300      	movs	r3, #0
}
 800f300:	4618      	mov	r0, r3
 800f302:	3714      	adds	r7, #20
 800f304:	46bd      	mov	sp, r7
 800f306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f30a:	4770      	bx	lr
 800f30c:	40010000 	.word	0x40010000
 800f310:	40010400 	.word	0x40010400
 800f314:	40000400 	.word	0x40000400
 800f318:	40000800 	.word	0x40000800
 800f31c:	40000c00 	.word	0x40000c00
 800f320:	40001800 	.word	0x40001800
 800f324:	40014000 	.word	0x40014000

0800f328 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800f328:	b480      	push	{r7}
 800f32a:	b083      	sub	sp, #12
 800f32c:	af00      	add	r7, sp, #0
 800f32e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800f330:	bf00      	nop
 800f332:	370c      	adds	r7, #12
 800f334:	46bd      	mov	sp, r7
 800f336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f33a:	4770      	bx	lr

0800f33c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800f33c:	b480      	push	{r7}
 800f33e:	b083      	sub	sp, #12
 800f340:	af00      	add	r7, sp, #0
 800f342:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800f344:	bf00      	nop
 800f346:	370c      	adds	r7, #12
 800f348:	46bd      	mov	sp, r7
 800f34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f34e:	4770      	bx	lr

0800f350 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800f350:	b480      	push	{r7}
 800f352:	b083      	sub	sp, #12
 800f354:	af00      	add	r7, sp, #0
 800f356:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800f358:	bf00      	nop
 800f35a:	370c      	adds	r7, #12
 800f35c:	46bd      	mov	sp, r7
 800f35e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f362:	4770      	bx	lr

0800f364 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800f364:	b580      	push	{r7, lr}
 800f366:	b082      	sub	sp, #8
 800f368:	af00      	add	r7, sp, #0
 800f36a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f36c:	687b      	ldr	r3, [r7, #4]
 800f36e:	2b00      	cmp	r3, #0
 800f370:	d101      	bne.n	800f376 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800f372:	2301      	movs	r3, #1
 800f374:	e042      	b.n	800f3fc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f37c:	2b00      	cmp	r3, #0
 800f37e:	d106      	bne.n	800f38e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	2200      	movs	r2, #0
 800f384:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800f388:	6878      	ldr	r0, [r7, #4]
 800f38a:	f7f5 fba9 	bl	8004ae0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	2224      	movs	r2, #36	@ 0x24
 800f392:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800f396:	687b      	ldr	r3, [r7, #4]
 800f398:	681b      	ldr	r3, [r3, #0]
 800f39a:	681a      	ldr	r2, [r3, #0]
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	681b      	ldr	r3, [r3, #0]
 800f3a0:	f022 0201 	bic.w	r2, r2, #1
 800f3a4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f3aa:	2b00      	cmp	r3, #0
 800f3ac:	d002      	beq.n	800f3b4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800f3ae:	6878      	ldr	r0, [r7, #4]
 800f3b0:	f001 fa1c 	bl	80107ec <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800f3b4:	6878      	ldr	r0, [r7, #4]
 800f3b6:	f000 fcb1 	bl	800fd1c <UART_SetConfig>
 800f3ba:	4603      	mov	r3, r0
 800f3bc:	2b01      	cmp	r3, #1
 800f3be:	d101      	bne.n	800f3c4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800f3c0:	2301      	movs	r3, #1
 800f3c2:	e01b      	b.n	800f3fc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	681b      	ldr	r3, [r3, #0]
 800f3c8:	685a      	ldr	r2, [r3, #4]
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	681b      	ldr	r3, [r3, #0]
 800f3ce:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800f3d2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800f3d4:	687b      	ldr	r3, [r7, #4]
 800f3d6:	681b      	ldr	r3, [r3, #0]
 800f3d8:	689a      	ldr	r2, [r3, #8]
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	681b      	ldr	r3, [r3, #0]
 800f3de:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800f3e2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800f3e4:	687b      	ldr	r3, [r7, #4]
 800f3e6:	681b      	ldr	r3, [r3, #0]
 800f3e8:	681a      	ldr	r2, [r3, #0]
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	681b      	ldr	r3, [r3, #0]
 800f3ee:	f042 0201 	orr.w	r2, r2, #1
 800f3f2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800f3f4:	6878      	ldr	r0, [r7, #4]
 800f3f6:	f001 fa9b 	bl	8010930 <UART_CheckIdleState>
 800f3fa:	4603      	mov	r3, r0
}
 800f3fc:	4618      	mov	r0, r3
 800f3fe:	3708      	adds	r7, #8
 800f400:	46bd      	mov	sp, r7
 800f402:	bd80      	pop	{r7, pc}

0800f404 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f404:	b580      	push	{r7, lr}
 800f406:	b08a      	sub	sp, #40	@ 0x28
 800f408:	af02      	add	r7, sp, #8
 800f40a:	60f8      	str	r0, [r7, #12]
 800f40c:	60b9      	str	r1, [r7, #8]
 800f40e:	603b      	str	r3, [r7, #0]
 800f410:	4613      	mov	r3, r2
 800f412:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800f414:	68fb      	ldr	r3, [r7, #12]
 800f416:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f41a:	2b20      	cmp	r3, #32
 800f41c:	d17b      	bne.n	800f516 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800f41e:	68bb      	ldr	r3, [r7, #8]
 800f420:	2b00      	cmp	r3, #0
 800f422:	d002      	beq.n	800f42a <HAL_UART_Transmit+0x26>
 800f424:	88fb      	ldrh	r3, [r7, #6]
 800f426:	2b00      	cmp	r3, #0
 800f428:	d101      	bne.n	800f42e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800f42a:	2301      	movs	r3, #1
 800f42c:	e074      	b.n	800f518 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f42e:	68fb      	ldr	r3, [r7, #12]
 800f430:	2200      	movs	r2, #0
 800f432:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800f436:	68fb      	ldr	r3, [r7, #12]
 800f438:	2221      	movs	r2, #33	@ 0x21
 800f43a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800f43e:	f7f5 fd99 	bl	8004f74 <HAL_GetTick>
 800f442:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800f444:	68fb      	ldr	r3, [r7, #12]
 800f446:	88fa      	ldrh	r2, [r7, #6]
 800f448:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800f44c:	68fb      	ldr	r3, [r7, #12]
 800f44e:	88fa      	ldrh	r2, [r7, #6]
 800f450:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f454:	68fb      	ldr	r3, [r7, #12]
 800f456:	689b      	ldr	r3, [r3, #8]
 800f458:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f45c:	d108      	bne.n	800f470 <HAL_UART_Transmit+0x6c>
 800f45e:	68fb      	ldr	r3, [r7, #12]
 800f460:	691b      	ldr	r3, [r3, #16]
 800f462:	2b00      	cmp	r3, #0
 800f464:	d104      	bne.n	800f470 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800f466:	2300      	movs	r3, #0
 800f468:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800f46a:	68bb      	ldr	r3, [r7, #8]
 800f46c:	61bb      	str	r3, [r7, #24]
 800f46e:	e003      	b.n	800f478 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800f470:	68bb      	ldr	r3, [r7, #8]
 800f472:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800f474:	2300      	movs	r3, #0
 800f476:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800f478:	e030      	b.n	800f4dc <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800f47a:	683b      	ldr	r3, [r7, #0]
 800f47c:	9300      	str	r3, [sp, #0]
 800f47e:	697b      	ldr	r3, [r7, #20]
 800f480:	2200      	movs	r2, #0
 800f482:	2180      	movs	r1, #128	@ 0x80
 800f484:	68f8      	ldr	r0, [r7, #12]
 800f486:	f001 fafd 	bl	8010a84 <UART_WaitOnFlagUntilTimeout>
 800f48a:	4603      	mov	r3, r0
 800f48c:	2b00      	cmp	r3, #0
 800f48e:	d005      	beq.n	800f49c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800f490:	68fb      	ldr	r3, [r7, #12]
 800f492:	2220      	movs	r2, #32
 800f494:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800f498:	2303      	movs	r3, #3
 800f49a:	e03d      	b.n	800f518 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800f49c:	69fb      	ldr	r3, [r7, #28]
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	d10b      	bne.n	800f4ba <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800f4a2:	69bb      	ldr	r3, [r7, #24]
 800f4a4:	881b      	ldrh	r3, [r3, #0]
 800f4a6:	461a      	mov	r2, r3
 800f4a8:	68fb      	ldr	r3, [r7, #12]
 800f4aa:	681b      	ldr	r3, [r3, #0]
 800f4ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f4b0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800f4b2:	69bb      	ldr	r3, [r7, #24]
 800f4b4:	3302      	adds	r3, #2
 800f4b6:	61bb      	str	r3, [r7, #24]
 800f4b8:	e007      	b.n	800f4ca <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800f4ba:	69fb      	ldr	r3, [r7, #28]
 800f4bc:	781a      	ldrb	r2, [r3, #0]
 800f4be:	68fb      	ldr	r3, [r7, #12]
 800f4c0:	681b      	ldr	r3, [r3, #0]
 800f4c2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800f4c4:	69fb      	ldr	r3, [r7, #28]
 800f4c6:	3301      	adds	r3, #1
 800f4c8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800f4ca:	68fb      	ldr	r3, [r7, #12]
 800f4cc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f4d0:	b29b      	uxth	r3, r3
 800f4d2:	3b01      	subs	r3, #1
 800f4d4:	b29a      	uxth	r2, r3
 800f4d6:	68fb      	ldr	r3, [r7, #12]
 800f4d8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800f4dc:	68fb      	ldr	r3, [r7, #12]
 800f4de:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f4e2:	b29b      	uxth	r3, r3
 800f4e4:	2b00      	cmp	r3, #0
 800f4e6:	d1c8      	bne.n	800f47a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800f4e8:	683b      	ldr	r3, [r7, #0]
 800f4ea:	9300      	str	r3, [sp, #0]
 800f4ec:	697b      	ldr	r3, [r7, #20]
 800f4ee:	2200      	movs	r2, #0
 800f4f0:	2140      	movs	r1, #64	@ 0x40
 800f4f2:	68f8      	ldr	r0, [r7, #12]
 800f4f4:	f001 fac6 	bl	8010a84 <UART_WaitOnFlagUntilTimeout>
 800f4f8:	4603      	mov	r3, r0
 800f4fa:	2b00      	cmp	r3, #0
 800f4fc:	d005      	beq.n	800f50a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800f4fe:	68fb      	ldr	r3, [r7, #12]
 800f500:	2220      	movs	r2, #32
 800f502:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800f506:	2303      	movs	r3, #3
 800f508:	e006      	b.n	800f518 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800f50a:	68fb      	ldr	r3, [r7, #12]
 800f50c:	2220      	movs	r2, #32
 800f50e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800f512:	2300      	movs	r3, #0
 800f514:	e000      	b.n	800f518 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800f516:	2302      	movs	r3, #2
  }
}
 800f518:	4618      	mov	r0, r3
 800f51a:	3720      	adds	r7, #32
 800f51c:	46bd      	mov	sp, r7
 800f51e:	bd80      	pop	{r7, pc}

0800f520 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800f520:	b580      	push	{r7, lr}
 800f522:	b0ba      	sub	sp, #232	@ 0xe8
 800f524:	af00      	add	r7, sp, #0
 800f526:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800f528:	687b      	ldr	r3, [r7, #4]
 800f52a:	681b      	ldr	r3, [r3, #0]
 800f52c:	69db      	ldr	r3, [r3, #28]
 800f52e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	681b      	ldr	r3, [r3, #0]
 800f536:	681b      	ldr	r3, [r3, #0]
 800f538:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	681b      	ldr	r3, [r3, #0]
 800f540:	689b      	ldr	r3, [r3, #8]
 800f542:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800f546:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800f54a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800f54e:	4013      	ands	r3, r2
 800f550:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800f554:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f558:	2b00      	cmp	r3, #0
 800f55a:	d11b      	bne.n	800f594 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f55c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f560:	f003 0320 	and.w	r3, r3, #32
 800f564:	2b00      	cmp	r3, #0
 800f566:	d015      	beq.n	800f594 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f568:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f56c:	f003 0320 	and.w	r3, r3, #32
 800f570:	2b00      	cmp	r3, #0
 800f572:	d105      	bne.n	800f580 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f574:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f578:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f57c:	2b00      	cmp	r3, #0
 800f57e:	d009      	beq.n	800f594 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800f580:	687b      	ldr	r3, [r7, #4]
 800f582:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f584:	2b00      	cmp	r3, #0
 800f586:	f000 8393 	beq.w	800fcb0 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800f58a:	687b      	ldr	r3, [r7, #4]
 800f58c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f58e:	6878      	ldr	r0, [r7, #4]
 800f590:	4798      	blx	r3
      }
      return;
 800f592:	e38d      	b.n	800fcb0 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800f594:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f598:	2b00      	cmp	r3, #0
 800f59a:	f000 8123 	beq.w	800f7e4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800f59e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f5a2:	4b8d      	ldr	r3, [pc, #564]	@ (800f7d8 <HAL_UART_IRQHandler+0x2b8>)
 800f5a4:	4013      	ands	r3, r2
 800f5a6:	2b00      	cmp	r3, #0
 800f5a8:	d106      	bne.n	800f5b8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800f5aa:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800f5ae:	4b8b      	ldr	r3, [pc, #556]	@ (800f7dc <HAL_UART_IRQHandler+0x2bc>)
 800f5b0:	4013      	ands	r3, r2
 800f5b2:	2b00      	cmp	r3, #0
 800f5b4:	f000 8116 	beq.w	800f7e4 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f5b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f5bc:	f003 0301 	and.w	r3, r3, #1
 800f5c0:	2b00      	cmp	r3, #0
 800f5c2:	d011      	beq.n	800f5e8 <HAL_UART_IRQHandler+0xc8>
 800f5c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f5c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f5cc:	2b00      	cmp	r3, #0
 800f5ce:	d00b      	beq.n	800f5e8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	681b      	ldr	r3, [r3, #0]
 800f5d4:	2201      	movs	r2, #1
 800f5d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f5d8:	687b      	ldr	r3, [r7, #4]
 800f5da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f5de:	f043 0201 	orr.w	r2, r3, #1
 800f5e2:	687b      	ldr	r3, [r7, #4]
 800f5e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f5e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f5ec:	f003 0302 	and.w	r3, r3, #2
 800f5f0:	2b00      	cmp	r3, #0
 800f5f2:	d011      	beq.n	800f618 <HAL_UART_IRQHandler+0xf8>
 800f5f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f5f8:	f003 0301 	and.w	r3, r3, #1
 800f5fc:	2b00      	cmp	r3, #0
 800f5fe:	d00b      	beq.n	800f618 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f600:	687b      	ldr	r3, [r7, #4]
 800f602:	681b      	ldr	r3, [r3, #0]
 800f604:	2202      	movs	r2, #2
 800f606:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f608:	687b      	ldr	r3, [r7, #4]
 800f60a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f60e:	f043 0204 	orr.w	r2, r3, #4
 800f612:	687b      	ldr	r3, [r7, #4]
 800f614:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f618:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f61c:	f003 0304 	and.w	r3, r3, #4
 800f620:	2b00      	cmp	r3, #0
 800f622:	d011      	beq.n	800f648 <HAL_UART_IRQHandler+0x128>
 800f624:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f628:	f003 0301 	and.w	r3, r3, #1
 800f62c:	2b00      	cmp	r3, #0
 800f62e:	d00b      	beq.n	800f648 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	681b      	ldr	r3, [r3, #0]
 800f634:	2204      	movs	r2, #4
 800f636:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f63e:	f043 0202 	orr.w	r2, r3, #2
 800f642:	687b      	ldr	r3, [r7, #4]
 800f644:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800f648:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f64c:	f003 0308 	and.w	r3, r3, #8
 800f650:	2b00      	cmp	r3, #0
 800f652:	d017      	beq.n	800f684 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f654:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f658:	f003 0320 	and.w	r3, r3, #32
 800f65c:	2b00      	cmp	r3, #0
 800f65e:	d105      	bne.n	800f66c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800f660:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f664:	4b5c      	ldr	r3, [pc, #368]	@ (800f7d8 <HAL_UART_IRQHandler+0x2b8>)
 800f666:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f668:	2b00      	cmp	r3, #0
 800f66a:	d00b      	beq.n	800f684 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f66c:	687b      	ldr	r3, [r7, #4]
 800f66e:	681b      	ldr	r3, [r3, #0]
 800f670:	2208      	movs	r2, #8
 800f672:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800f674:	687b      	ldr	r3, [r7, #4]
 800f676:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f67a:	f043 0208 	orr.w	r2, r3, #8
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800f684:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f688:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f68c:	2b00      	cmp	r3, #0
 800f68e:	d012      	beq.n	800f6b6 <HAL_UART_IRQHandler+0x196>
 800f690:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f694:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800f698:	2b00      	cmp	r3, #0
 800f69a:	d00c      	beq.n	800f6b6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f69c:	687b      	ldr	r3, [r7, #4]
 800f69e:	681b      	ldr	r3, [r3, #0]
 800f6a0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f6a4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800f6a6:	687b      	ldr	r3, [r7, #4]
 800f6a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f6ac:	f043 0220 	orr.w	r2, r3, #32
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f6b6:	687b      	ldr	r3, [r7, #4]
 800f6b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f6bc:	2b00      	cmp	r3, #0
 800f6be:	f000 82f9 	beq.w	800fcb4 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f6c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f6c6:	f003 0320 	and.w	r3, r3, #32
 800f6ca:	2b00      	cmp	r3, #0
 800f6cc:	d013      	beq.n	800f6f6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f6ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f6d2:	f003 0320 	and.w	r3, r3, #32
 800f6d6:	2b00      	cmp	r3, #0
 800f6d8:	d105      	bne.n	800f6e6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f6da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f6de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f6e2:	2b00      	cmp	r3, #0
 800f6e4:	d007      	beq.n	800f6f6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800f6e6:	687b      	ldr	r3, [r7, #4]
 800f6e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f6ea:	2b00      	cmp	r3, #0
 800f6ec:	d003      	beq.n	800f6f6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f6f2:	6878      	ldr	r0, [r7, #4]
 800f6f4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f6fc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f700:	687b      	ldr	r3, [r7, #4]
 800f702:	681b      	ldr	r3, [r3, #0]
 800f704:	689b      	ldr	r3, [r3, #8]
 800f706:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f70a:	2b40      	cmp	r3, #64	@ 0x40
 800f70c:	d005      	beq.n	800f71a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800f70e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f712:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f716:	2b00      	cmp	r3, #0
 800f718:	d054      	beq.n	800f7c4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800f71a:	6878      	ldr	r0, [r7, #4]
 800f71c:	f001 fb08 	bl	8010d30 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f720:	687b      	ldr	r3, [r7, #4]
 800f722:	681b      	ldr	r3, [r3, #0]
 800f724:	689b      	ldr	r3, [r3, #8]
 800f726:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f72a:	2b40      	cmp	r3, #64	@ 0x40
 800f72c:	d146      	bne.n	800f7bc <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	681b      	ldr	r3, [r3, #0]
 800f732:	3308      	adds	r3, #8
 800f734:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f738:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f73c:	e853 3f00 	ldrex	r3, [r3]
 800f740:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800f744:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f748:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f74c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	681b      	ldr	r3, [r3, #0]
 800f754:	3308      	adds	r3, #8
 800f756:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800f75a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800f75e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f762:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800f766:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800f76a:	e841 2300 	strex	r3, r2, [r1]
 800f76e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800f772:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f776:	2b00      	cmp	r3, #0
 800f778:	d1d9      	bne.n	800f72e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800f77a:	687b      	ldr	r3, [r7, #4]
 800f77c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f780:	2b00      	cmp	r3, #0
 800f782:	d017      	beq.n	800f7b4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f78a:	4a15      	ldr	r2, [pc, #84]	@ (800f7e0 <HAL_UART_IRQHandler+0x2c0>)
 800f78c:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800f78e:	687b      	ldr	r3, [r7, #4]
 800f790:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f794:	4618      	mov	r0, r3
 800f796:	f7f6 fe95 	bl	80064c4 <HAL_DMA_Abort_IT>
 800f79a:	4603      	mov	r3, r0
 800f79c:	2b00      	cmp	r3, #0
 800f79e:	d019      	beq.n	800f7d4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f7a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f7a8:	687a      	ldr	r2, [r7, #4]
 800f7aa:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800f7ae:	4610      	mov	r0, r2
 800f7b0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f7b2:	e00f      	b.n	800f7d4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800f7b4:	6878      	ldr	r0, [r7, #4]
 800f7b6:	f000 faa7 	bl	800fd08 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f7ba:	e00b      	b.n	800f7d4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f7bc:	6878      	ldr	r0, [r7, #4]
 800f7be:	f000 faa3 	bl	800fd08 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f7c2:	e007      	b.n	800f7d4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800f7c4:	6878      	ldr	r0, [r7, #4]
 800f7c6:	f000 fa9f 	bl	800fd08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f7ca:	687b      	ldr	r3, [r7, #4]
 800f7cc:	2200      	movs	r2, #0
 800f7ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800f7d2:	e26f      	b.n	800fcb4 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f7d4:	bf00      	nop
    return;
 800f7d6:	e26d      	b.n	800fcb4 <HAL_UART_IRQHandler+0x794>
 800f7d8:	10000001 	.word	0x10000001
 800f7dc:	04000120 	.word	0x04000120
 800f7e0:	08010fe3 	.word	0x08010fe3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f7e8:	2b01      	cmp	r3, #1
 800f7ea:	f040 8203 	bne.w	800fbf4 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800f7ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f7f2:	f003 0310 	and.w	r3, r3, #16
 800f7f6:	2b00      	cmp	r3, #0
 800f7f8:	f000 81fc 	beq.w	800fbf4 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800f7fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f800:	f003 0310 	and.w	r3, r3, #16
 800f804:	2b00      	cmp	r3, #0
 800f806:	f000 81f5 	beq.w	800fbf4 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f80a:	687b      	ldr	r3, [r7, #4]
 800f80c:	681b      	ldr	r3, [r3, #0]
 800f80e:	2210      	movs	r2, #16
 800f810:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f812:	687b      	ldr	r3, [r7, #4]
 800f814:	681b      	ldr	r3, [r3, #0]
 800f816:	689b      	ldr	r3, [r3, #8]
 800f818:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f81c:	2b40      	cmp	r3, #64	@ 0x40
 800f81e:	f040 816d 	bne.w	800fafc <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800f822:	687b      	ldr	r3, [r7, #4]
 800f824:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f828:	681b      	ldr	r3, [r3, #0]
 800f82a:	4aa4      	ldr	r2, [pc, #656]	@ (800fabc <HAL_UART_IRQHandler+0x59c>)
 800f82c:	4293      	cmp	r3, r2
 800f82e:	d068      	beq.n	800f902 <HAL_UART_IRQHandler+0x3e2>
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f836:	681b      	ldr	r3, [r3, #0]
 800f838:	4aa1      	ldr	r2, [pc, #644]	@ (800fac0 <HAL_UART_IRQHandler+0x5a0>)
 800f83a:	4293      	cmp	r3, r2
 800f83c:	d061      	beq.n	800f902 <HAL_UART_IRQHandler+0x3e2>
 800f83e:	687b      	ldr	r3, [r7, #4]
 800f840:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f844:	681b      	ldr	r3, [r3, #0]
 800f846:	4a9f      	ldr	r2, [pc, #636]	@ (800fac4 <HAL_UART_IRQHandler+0x5a4>)
 800f848:	4293      	cmp	r3, r2
 800f84a:	d05a      	beq.n	800f902 <HAL_UART_IRQHandler+0x3e2>
 800f84c:	687b      	ldr	r3, [r7, #4]
 800f84e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f852:	681b      	ldr	r3, [r3, #0]
 800f854:	4a9c      	ldr	r2, [pc, #624]	@ (800fac8 <HAL_UART_IRQHandler+0x5a8>)
 800f856:	4293      	cmp	r3, r2
 800f858:	d053      	beq.n	800f902 <HAL_UART_IRQHandler+0x3e2>
 800f85a:	687b      	ldr	r3, [r7, #4]
 800f85c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f860:	681b      	ldr	r3, [r3, #0]
 800f862:	4a9a      	ldr	r2, [pc, #616]	@ (800facc <HAL_UART_IRQHandler+0x5ac>)
 800f864:	4293      	cmp	r3, r2
 800f866:	d04c      	beq.n	800f902 <HAL_UART_IRQHandler+0x3e2>
 800f868:	687b      	ldr	r3, [r7, #4]
 800f86a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f86e:	681b      	ldr	r3, [r3, #0]
 800f870:	4a97      	ldr	r2, [pc, #604]	@ (800fad0 <HAL_UART_IRQHandler+0x5b0>)
 800f872:	4293      	cmp	r3, r2
 800f874:	d045      	beq.n	800f902 <HAL_UART_IRQHandler+0x3e2>
 800f876:	687b      	ldr	r3, [r7, #4]
 800f878:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f87c:	681b      	ldr	r3, [r3, #0]
 800f87e:	4a95      	ldr	r2, [pc, #596]	@ (800fad4 <HAL_UART_IRQHandler+0x5b4>)
 800f880:	4293      	cmp	r3, r2
 800f882:	d03e      	beq.n	800f902 <HAL_UART_IRQHandler+0x3e2>
 800f884:	687b      	ldr	r3, [r7, #4]
 800f886:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f88a:	681b      	ldr	r3, [r3, #0]
 800f88c:	4a92      	ldr	r2, [pc, #584]	@ (800fad8 <HAL_UART_IRQHandler+0x5b8>)
 800f88e:	4293      	cmp	r3, r2
 800f890:	d037      	beq.n	800f902 <HAL_UART_IRQHandler+0x3e2>
 800f892:	687b      	ldr	r3, [r7, #4]
 800f894:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f898:	681b      	ldr	r3, [r3, #0]
 800f89a:	4a90      	ldr	r2, [pc, #576]	@ (800fadc <HAL_UART_IRQHandler+0x5bc>)
 800f89c:	4293      	cmp	r3, r2
 800f89e:	d030      	beq.n	800f902 <HAL_UART_IRQHandler+0x3e2>
 800f8a0:	687b      	ldr	r3, [r7, #4]
 800f8a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f8a6:	681b      	ldr	r3, [r3, #0]
 800f8a8:	4a8d      	ldr	r2, [pc, #564]	@ (800fae0 <HAL_UART_IRQHandler+0x5c0>)
 800f8aa:	4293      	cmp	r3, r2
 800f8ac:	d029      	beq.n	800f902 <HAL_UART_IRQHandler+0x3e2>
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f8b4:	681b      	ldr	r3, [r3, #0]
 800f8b6:	4a8b      	ldr	r2, [pc, #556]	@ (800fae4 <HAL_UART_IRQHandler+0x5c4>)
 800f8b8:	4293      	cmp	r3, r2
 800f8ba:	d022      	beq.n	800f902 <HAL_UART_IRQHandler+0x3e2>
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f8c2:	681b      	ldr	r3, [r3, #0]
 800f8c4:	4a88      	ldr	r2, [pc, #544]	@ (800fae8 <HAL_UART_IRQHandler+0x5c8>)
 800f8c6:	4293      	cmp	r3, r2
 800f8c8:	d01b      	beq.n	800f902 <HAL_UART_IRQHandler+0x3e2>
 800f8ca:	687b      	ldr	r3, [r7, #4]
 800f8cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f8d0:	681b      	ldr	r3, [r3, #0]
 800f8d2:	4a86      	ldr	r2, [pc, #536]	@ (800faec <HAL_UART_IRQHandler+0x5cc>)
 800f8d4:	4293      	cmp	r3, r2
 800f8d6:	d014      	beq.n	800f902 <HAL_UART_IRQHandler+0x3e2>
 800f8d8:	687b      	ldr	r3, [r7, #4]
 800f8da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f8de:	681b      	ldr	r3, [r3, #0]
 800f8e0:	4a83      	ldr	r2, [pc, #524]	@ (800faf0 <HAL_UART_IRQHandler+0x5d0>)
 800f8e2:	4293      	cmp	r3, r2
 800f8e4:	d00d      	beq.n	800f902 <HAL_UART_IRQHandler+0x3e2>
 800f8e6:	687b      	ldr	r3, [r7, #4]
 800f8e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f8ec:	681b      	ldr	r3, [r3, #0]
 800f8ee:	4a81      	ldr	r2, [pc, #516]	@ (800faf4 <HAL_UART_IRQHandler+0x5d4>)
 800f8f0:	4293      	cmp	r3, r2
 800f8f2:	d006      	beq.n	800f902 <HAL_UART_IRQHandler+0x3e2>
 800f8f4:	687b      	ldr	r3, [r7, #4]
 800f8f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f8fa:	681b      	ldr	r3, [r3, #0]
 800f8fc:	4a7e      	ldr	r2, [pc, #504]	@ (800faf8 <HAL_UART_IRQHandler+0x5d8>)
 800f8fe:	4293      	cmp	r3, r2
 800f900:	d106      	bne.n	800f910 <HAL_UART_IRQHandler+0x3f0>
 800f902:	687b      	ldr	r3, [r7, #4]
 800f904:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f908:	681b      	ldr	r3, [r3, #0]
 800f90a:	685b      	ldr	r3, [r3, #4]
 800f90c:	b29b      	uxth	r3, r3
 800f90e:	e005      	b.n	800f91c <HAL_UART_IRQHandler+0x3fc>
 800f910:	687b      	ldr	r3, [r7, #4]
 800f912:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f916:	681b      	ldr	r3, [r3, #0]
 800f918:	685b      	ldr	r3, [r3, #4]
 800f91a:	b29b      	uxth	r3, r3
 800f91c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800f920:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800f924:	2b00      	cmp	r3, #0
 800f926:	f000 80ad 	beq.w	800fa84 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f930:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f934:	429a      	cmp	r2, r3
 800f936:	f080 80a5 	bcs.w	800fa84 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f940:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f94a:	69db      	ldr	r3, [r3, #28]
 800f94c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f950:	f000 8087 	beq.w	800fa62 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f954:	687b      	ldr	r3, [r7, #4]
 800f956:	681b      	ldr	r3, [r3, #0]
 800f958:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f95c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f960:	e853 3f00 	ldrex	r3, [r3]
 800f964:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800f968:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f96c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f970:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	681b      	ldr	r3, [r3, #0]
 800f978:	461a      	mov	r2, r3
 800f97a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800f97e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f982:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f986:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800f98a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800f98e:	e841 2300 	strex	r3, r2, [r1]
 800f992:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800f996:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f99a:	2b00      	cmp	r3, #0
 800f99c:	d1da      	bne.n	800f954 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f99e:	687b      	ldr	r3, [r7, #4]
 800f9a0:	681b      	ldr	r3, [r3, #0]
 800f9a2:	3308      	adds	r3, #8
 800f9a4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f9a6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f9a8:	e853 3f00 	ldrex	r3, [r3]
 800f9ac:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800f9ae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f9b0:	f023 0301 	bic.w	r3, r3, #1
 800f9b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800f9b8:	687b      	ldr	r3, [r7, #4]
 800f9ba:	681b      	ldr	r3, [r3, #0]
 800f9bc:	3308      	adds	r3, #8
 800f9be:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800f9c2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800f9c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f9c8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800f9ca:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800f9ce:	e841 2300 	strex	r3, r2, [r1]
 800f9d2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800f9d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f9d6:	2b00      	cmp	r3, #0
 800f9d8:	d1e1      	bne.n	800f99e <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	681b      	ldr	r3, [r3, #0]
 800f9de:	3308      	adds	r3, #8
 800f9e0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f9e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f9e4:	e853 3f00 	ldrex	r3, [r3]
 800f9e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800f9ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f9ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f9f0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800f9f4:	687b      	ldr	r3, [r7, #4]
 800f9f6:	681b      	ldr	r3, [r3, #0]
 800f9f8:	3308      	adds	r3, #8
 800f9fa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800f9fe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800fa00:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa02:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800fa04:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800fa06:	e841 2300 	strex	r3, r2, [r1]
 800fa0a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800fa0c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fa0e:	2b00      	cmp	r3, #0
 800fa10:	d1e3      	bne.n	800f9da <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800fa12:	687b      	ldr	r3, [r7, #4]
 800fa14:	2220      	movs	r2, #32
 800fa16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	2200      	movs	r2, #0
 800fa1e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fa20:	687b      	ldr	r3, [r7, #4]
 800fa22:	681b      	ldr	r3, [r3, #0]
 800fa24:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fa28:	e853 3f00 	ldrex	r3, [r3]
 800fa2c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800fa2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fa30:	f023 0310 	bic.w	r3, r3, #16
 800fa34:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800fa38:	687b      	ldr	r3, [r7, #4]
 800fa3a:	681b      	ldr	r3, [r3, #0]
 800fa3c:	461a      	mov	r2, r3
 800fa3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fa42:	65bb      	str	r3, [r7, #88]	@ 0x58
 800fa44:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa46:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800fa48:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800fa4a:	e841 2300 	strex	r3, r2, [r1]
 800fa4e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800fa50:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fa52:	2b00      	cmp	r3, #0
 800fa54:	d1e4      	bne.n	800fa20 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fa5c:	4618      	mov	r0, r3
 800fa5e:	f7f6 fa13 	bl	8005e88 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	2202      	movs	r2, #2
 800fa66:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800fa68:	687b      	ldr	r3, [r7, #4]
 800fa6a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fa74:	b29b      	uxth	r3, r3
 800fa76:	1ad3      	subs	r3, r2, r3
 800fa78:	b29b      	uxth	r3, r3
 800fa7a:	4619      	mov	r1, r3
 800fa7c:	6878      	ldr	r0, [r7, #4]
 800fa7e:	f7f1 fec7 	bl	8001810 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800fa82:	e119      	b.n	800fcb8 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800fa84:	687b      	ldr	r3, [r7, #4]
 800fa86:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800fa8a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800fa8e:	429a      	cmp	r2, r3
 800fa90:	f040 8112 	bne.w	800fcb8 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fa9a:	69db      	ldr	r3, [r3, #28]
 800fa9c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800faa0:	f040 810a 	bne.w	800fcb8 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	2202      	movs	r2, #2
 800faa8:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800faaa:	687b      	ldr	r3, [r7, #4]
 800faac:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800fab0:	4619      	mov	r1, r3
 800fab2:	6878      	ldr	r0, [r7, #4]
 800fab4:	f7f1 feac 	bl	8001810 <HAL_UARTEx_RxEventCallback>
      return;
 800fab8:	e0fe      	b.n	800fcb8 <HAL_UART_IRQHandler+0x798>
 800faba:	bf00      	nop
 800fabc:	40020010 	.word	0x40020010
 800fac0:	40020028 	.word	0x40020028
 800fac4:	40020040 	.word	0x40020040
 800fac8:	40020058 	.word	0x40020058
 800facc:	40020070 	.word	0x40020070
 800fad0:	40020088 	.word	0x40020088
 800fad4:	400200a0 	.word	0x400200a0
 800fad8:	400200b8 	.word	0x400200b8
 800fadc:	40020410 	.word	0x40020410
 800fae0:	40020428 	.word	0x40020428
 800fae4:	40020440 	.word	0x40020440
 800fae8:	40020458 	.word	0x40020458
 800faec:	40020470 	.word	0x40020470
 800faf0:	40020488 	.word	0x40020488
 800faf4:	400204a0 	.word	0x400204a0
 800faf8:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800fafc:	687b      	ldr	r3, [r7, #4]
 800fafe:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fb08:	b29b      	uxth	r3, r3
 800fb0a:	1ad3      	subs	r3, r2, r3
 800fb0c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800fb10:	687b      	ldr	r3, [r7, #4]
 800fb12:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fb16:	b29b      	uxth	r3, r3
 800fb18:	2b00      	cmp	r3, #0
 800fb1a:	f000 80cf 	beq.w	800fcbc <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800fb1e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800fb22:	2b00      	cmp	r3, #0
 800fb24:	f000 80ca 	beq.w	800fcbc <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fb28:	687b      	ldr	r3, [r7, #4]
 800fb2a:	681b      	ldr	r3, [r3, #0]
 800fb2c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb30:	e853 3f00 	ldrex	r3, [r3]
 800fb34:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800fb36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fb38:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fb3c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800fb40:	687b      	ldr	r3, [r7, #4]
 800fb42:	681b      	ldr	r3, [r3, #0]
 800fb44:	461a      	mov	r2, r3
 800fb46:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800fb4a:	647b      	str	r3, [r7, #68]	@ 0x44
 800fb4c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb4e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800fb50:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fb52:	e841 2300 	strex	r3, r2, [r1]
 800fb56:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800fb58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fb5a:	2b00      	cmp	r3, #0
 800fb5c:	d1e4      	bne.n	800fb28 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800fb5e:	687b      	ldr	r3, [r7, #4]
 800fb60:	681b      	ldr	r3, [r3, #0]
 800fb62:	3308      	adds	r3, #8
 800fb64:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb68:	e853 3f00 	ldrex	r3, [r3]
 800fb6c:	623b      	str	r3, [r7, #32]
   return(result);
 800fb6e:	6a3a      	ldr	r2, [r7, #32]
 800fb70:	4b55      	ldr	r3, [pc, #340]	@ (800fcc8 <HAL_UART_IRQHandler+0x7a8>)
 800fb72:	4013      	ands	r3, r2
 800fb74:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800fb78:	687b      	ldr	r3, [r7, #4]
 800fb7a:	681b      	ldr	r3, [r3, #0]
 800fb7c:	3308      	adds	r3, #8
 800fb7e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800fb82:	633a      	str	r2, [r7, #48]	@ 0x30
 800fb84:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb86:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fb88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fb8a:	e841 2300 	strex	r3, r2, [r1]
 800fb8e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fb90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb92:	2b00      	cmp	r3, #0
 800fb94:	d1e3      	bne.n	800fb5e <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800fb96:	687b      	ldr	r3, [r7, #4]
 800fb98:	2220      	movs	r2, #32
 800fb9a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fb9e:	687b      	ldr	r3, [r7, #4]
 800fba0:	2200      	movs	r2, #0
 800fba2:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800fba4:	687b      	ldr	r3, [r7, #4]
 800fba6:	2200      	movs	r2, #0
 800fba8:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	681b      	ldr	r3, [r3, #0]
 800fbae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fbb0:	693b      	ldr	r3, [r7, #16]
 800fbb2:	e853 3f00 	ldrex	r3, [r3]
 800fbb6:	60fb      	str	r3, [r7, #12]
   return(result);
 800fbb8:	68fb      	ldr	r3, [r7, #12]
 800fbba:	f023 0310 	bic.w	r3, r3, #16
 800fbbe:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800fbc2:	687b      	ldr	r3, [r7, #4]
 800fbc4:	681b      	ldr	r3, [r3, #0]
 800fbc6:	461a      	mov	r2, r3
 800fbc8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800fbcc:	61fb      	str	r3, [r7, #28]
 800fbce:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fbd0:	69b9      	ldr	r1, [r7, #24]
 800fbd2:	69fa      	ldr	r2, [r7, #28]
 800fbd4:	e841 2300 	strex	r3, r2, [r1]
 800fbd8:	617b      	str	r3, [r7, #20]
   return(result);
 800fbda:	697b      	ldr	r3, [r7, #20]
 800fbdc:	2b00      	cmp	r3, #0
 800fbde:	d1e4      	bne.n	800fbaa <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800fbe0:	687b      	ldr	r3, [r7, #4]
 800fbe2:	2202      	movs	r2, #2
 800fbe4:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800fbe6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800fbea:	4619      	mov	r1, r3
 800fbec:	6878      	ldr	r0, [r7, #4]
 800fbee:	f7f1 fe0f 	bl	8001810 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800fbf2:	e063      	b.n	800fcbc <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800fbf4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fbf8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800fbfc:	2b00      	cmp	r3, #0
 800fbfe:	d00e      	beq.n	800fc1e <HAL_UART_IRQHandler+0x6fe>
 800fc00:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fc04:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800fc08:	2b00      	cmp	r3, #0
 800fc0a:	d008      	beq.n	800fc1e <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800fc0c:	687b      	ldr	r3, [r7, #4]
 800fc0e:	681b      	ldr	r3, [r3, #0]
 800fc10:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800fc14:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800fc16:	6878      	ldr	r0, [r7, #4]
 800fc18:	f001 fa20 	bl	801105c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800fc1c:	e051      	b.n	800fcc2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800fc1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fc22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fc26:	2b00      	cmp	r3, #0
 800fc28:	d014      	beq.n	800fc54 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800fc2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fc2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fc32:	2b00      	cmp	r3, #0
 800fc34:	d105      	bne.n	800fc42 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800fc36:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fc3a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fc3e:	2b00      	cmp	r3, #0
 800fc40:	d008      	beq.n	800fc54 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800fc42:	687b      	ldr	r3, [r7, #4]
 800fc44:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fc46:	2b00      	cmp	r3, #0
 800fc48:	d03a      	beq.n	800fcc0 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800fc4a:	687b      	ldr	r3, [r7, #4]
 800fc4c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fc4e:	6878      	ldr	r0, [r7, #4]
 800fc50:	4798      	blx	r3
    }
    return;
 800fc52:	e035      	b.n	800fcc0 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800fc54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fc58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fc5c:	2b00      	cmp	r3, #0
 800fc5e:	d009      	beq.n	800fc74 <HAL_UART_IRQHandler+0x754>
 800fc60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fc64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fc68:	2b00      	cmp	r3, #0
 800fc6a:	d003      	beq.n	800fc74 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800fc6c:	6878      	ldr	r0, [r7, #4]
 800fc6e:	f001 f9ca 	bl	8011006 <UART_EndTransmit_IT>
    return;
 800fc72:	e026      	b.n	800fcc2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800fc74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fc78:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fc7c:	2b00      	cmp	r3, #0
 800fc7e:	d009      	beq.n	800fc94 <HAL_UART_IRQHandler+0x774>
 800fc80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fc84:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800fc88:	2b00      	cmp	r3, #0
 800fc8a:	d003      	beq.n	800fc94 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800fc8c:	6878      	ldr	r0, [r7, #4]
 800fc8e:	f001 f9f9 	bl	8011084 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800fc92:	e016      	b.n	800fcc2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800fc94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fc98:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800fc9c:	2b00      	cmp	r3, #0
 800fc9e:	d010      	beq.n	800fcc2 <HAL_UART_IRQHandler+0x7a2>
 800fca0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fca4:	2b00      	cmp	r3, #0
 800fca6:	da0c      	bge.n	800fcc2 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800fca8:	6878      	ldr	r0, [r7, #4]
 800fcaa:	f001 f9e1 	bl	8011070 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800fcae:	e008      	b.n	800fcc2 <HAL_UART_IRQHandler+0x7a2>
      return;
 800fcb0:	bf00      	nop
 800fcb2:	e006      	b.n	800fcc2 <HAL_UART_IRQHandler+0x7a2>
    return;
 800fcb4:	bf00      	nop
 800fcb6:	e004      	b.n	800fcc2 <HAL_UART_IRQHandler+0x7a2>
      return;
 800fcb8:	bf00      	nop
 800fcba:	e002      	b.n	800fcc2 <HAL_UART_IRQHandler+0x7a2>
      return;
 800fcbc:	bf00      	nop
 800fcbe:	e000      	b.n	800fcc2 <HAL_UART_IRQHandler+0x7a2>
    return;
 800fcc0:	bf00      	nop
  }
}
 800fcc2:	37e8      	adds	r7, #232	@ 0xe8
 800fcc4:	46bd      	mov	sp, r7
 800fcc6:	bd80      	pop	{r7, pc}
 800fcc8:	effffffe 	.word	0xeffffffe

0800fccc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800fccc:	b480      	push	{r7}
 800fcce:	b083      	sub	sp, #12
 800fcd0:	af00      	add	r7, sp, #0
 800fcd2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800fcd4:	bf00      	nop
 800fcd6:	370c      	adds	r7, #12
 800fcd8:	46bd      	mov	sp, r7
 800fcda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcde:	4770      	bx	lr

0800fce0 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800fce0:	b480      	push	{r7}
 800fce2:	b083      	sub	sp, #12
 800fce4:	af00      	add	r7, sp, #0
 800fce6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800fce8:	bf00      	nop
 800fcea:	370c      	adds	r7, #12
 800fcec:	46bd      	mov	sp, r7
 800fcee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcf2:	4770      	bx	lr

0800fcf4 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800fcf4:	b480      	push	{r7}
 800fcf6:	b083      	sub	sp, #12
 800fcf8:	af00      	add	r7, sp, #0
 800fcfa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800fcfc:	bf00      	nop
 800fcfe:	370c      	adds	r7, #12
 800fd00:	46bd      	mov	sp, r7
 800fd02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd06:	4770      	bx	lr

0800fd08 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800fd08:	b480      	push	{r7}
 800fd0a:	b083      	sub	sp, #12
 800fd0c:	af00      	add	r7, sp, #0
 800fd0e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800fd10:	bf00      	nop
 800fd12:	370c      	adds	r7, #12
 800fd14:	46bd      	mov	sp, r7
 800fd16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd1a:	4770      	bx	lr

0800fd1c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800fd1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800fd20:	b092      	sub	sp, #72	@ 0x48
 800fd22:	af00      	add	r7, sp, #0
 800fd24:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800fd26:	2300      	movs	r3, #0
 800fd28:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800fd2c:	697b      	ldr	r3, [r7, #20]
 800fd2e:	689a      	ldr	r2, [r3, #8]
 800fd30:	697b      	ldr	r3, [r7, #20]
 800fd32:	691b      	ldr	r3, [r3, #16]
 800fd34:	431a      	orrs	r2, r3
 800fd36:	697b      	ldr	r3, [r7, #20]
 800fd38:	695b      	ldr	r3, [r3, #20]
 800fd3a:	431a      	orrs	r2, r3
 800fd3c:	697b      	ldr	r3, [r7, #20]
 800fd3e:	69db      	ldr	r3, [r3, #28]
 800fd40:	4313      	orrs	r3, r2
 800fd42:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800fd44:	697b      	ldr	r3, [r7, #20]
 800fd46:	681b      	ldr	r3, [r3, #0]
 800fd48:	681a      	ldr	r2, [r3, #0]
 800fd4a:	4bbe      	ldr	r3, [pc, #760]	@ (8010044 <UART_SetConfig+0x328>)
 800fd4c:	4013      	ands	r3, r2
 800fd4e:	697a      	ldr	r2, [r7, #20]
 800fd50:	6812      	ldr	r2, [r2, #0]
 800fd52:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800fd54:	430b      	orrs	r3, r1
 800fd56:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800fd58:	697b      	ldr	r3, [r7, #20]
 800fd5a:	681b      	ldr	r3, [r3, #0]
 800fd5c:	685b      	ldr	r3, [r3, #4]
 800fd5e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800fd62:	697b      	ldr	r3, [r7, #20]
 800fd64:	68da      	ldr	r2, [r3, #12]
 800fd66:	697b      	ldr	r3, [r7, #20]
 800fd68:	681b      	ldr	r3, [r3, #0]
 800fd6a:	430a      	orrs	r2, r1
 800fd6c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800fd6e:	697b      	ldr	r3, [r7, #20]
 800fd70:	699b      	ldr	r3, [r3, #24]
 800fd72:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800fd74:	697b      	ldr	r3, [r7, #20]
 800fd76:	681b      	ldr	r3, [r3, #0]
 800fd78:	4ab3      	ldr	r2, [pc, #716]	@ (8010048 <UART_SetConfig+0x32c>)
 800fd7a:	4293      	cmp	r3, r2
 800fd7c:	d004      	beq.n	800fd88 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800fd7e:	697b      	ldr	r3, [r7, #20]
 800fd80:	6a1b      	ldr	r3, [r3, #32]
 800fd82:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fd84:	4313      	orrs	r3, r2
 800fd86:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800fd88:	697b      	ldr	r3, [r7, #20]
 800fd8a:	681b      	ldr	r3, [r3, #0]
 800fd8c:	689a      	ldr	r2, [r3, #8]
 800fd8e:	4baf      	ldr	r3, [pc, #700]	@ (801004c <UART_SetConfig+0x330>)
 800fd90:	4013      	ands	r3, r2
 800fd92:	697a      	ldr	r2, [r7, #20]
 800fd94:	6812      	ldr	r2, [r2, #0]
 800fd96:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800fd98:	430b      	orrs	r3, r1
 800fd9a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800fd9c:	697b      	ldr	r3, [r7, #20]
 800fd9e:	681b      	ldr	r3, [r3, #0]
 800fda0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fda2:	f023 010f 	bic.w	r1, r3, #15
 800fda6:	697b      	ldr	r3, [r7, #20]
 800fda8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800fdaa:	697b      	ldr	r3, [r7, #20]
 800fdac:	681b      	ldr	r3, [r3, #0]
 800fdae:	430a      	orrs	r2, r1
 800fdb0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800fdb2:	697b      	ldr	r3, [r7, #20]
 800fdb4:	681b      	ldr	r3, [r3, #0]
 800fdb6:	4aa6      	ldr	r2, [pc, #664]	@ (8010050 <UART_SetConfig+0x334>)
 800fdb8:	4293      	cmp	r3, r2
 800fdba:	d177      	bne.n	800feac <UART_SetConfig+0x190>
 800fdbc:	4ba5      	ldr	r3, [pc, #660]	@ (8010054 <UART_SetConfig+0x338>)
 800fdbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fdc0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800fdc4:	2b28      	cmp	r3, #40	@ 0x28
 800fdc6:	d86d      	bhi.n	800fea4 <UART_SetConfig+0x188>
 800fdc8:	a201      	add	r2, pc, #4	@ (adr r2, 800fdd0 <UART_SetConfig+0xb4>)
 800fdca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fdce:	bf00      	nop
 800fdd0:	0800fe75 	.word	0x0800fe75
 800fdd4:	0800fea5 	.word	0x0800fea5
 800fdd8:	0800fea5 	.word	0x0800fea5
 800fddc:	0800fea5 	.word	0x0800fea5
 800fde0:	0800fea5 	.word	0x0800fea5
 800fde4:	0800fea5 	.word	0x0800fea5
 800fde8:	0800fea5 	.word	0x0800fea5
 800fdec:	0800fea5 	.word	0x0800fea5
 800fdf0:	0800fe7d 	.word	0x0800fe7d
 800fdf4:	0800fea5 	.word	0x0800fea5
 800fdf8:	0800fea5 	.word	0x0800fea5
 800fdfc:	0800fea5 	.word	0x0800fea5
 800fe00:	0800fea5 	.word	0x0800fea5
 800fe04:	0800fea5 	.word	0x0800fea5
 800fe08:	0800fea5 	.word	0x0800fea5
 800fe0c:	0800fea5 	.word	0x0800fea5
 800fe10:	0800fe85 	.word	0x0800fe85
 800fe14:	0800fea5 	.word	0x0800fea5
 800fe18:	0800fea5 	.word	0x0800fea5
 800fe1c:	0800fea5 	.word	0x0800fea5
 800fe20:	0800fea5 	.word	0x0800fea5
 800fe24:	0800fea5 	.word	0x0800fea5
 800fe28:	0800fea5 	.word	0x0800fea5
 800fe2c:	0800fea5 	.word	0x0800fea5
 800fe30:	0800fe8d 	.word	0x0800fe8d
 800fe34:	0800fea5 	.word	0x0800fea5
 800fe38:	0800fea5 	.word	0x0800fea5
 800fe3c:	0800fea5 	.word	0x0800fea5
 800fe40:	0800fea5 	.word	0x0800fea5
 800fe44:	0800fea5 	.word	0x0800fea5
 800fe48:	0800fea5 	.word	0x0800fea5
 800fe4c:	0800fea5 	.word	0x0800fea5
 800fe50:	0800fe95 	.word	0x0800fe95
 800fe54:	0800fea5 	.word	0x0800fea5
 800fe58:	0800fea5 	.word	0x0800fea5
 800fe5c:	0800fea5 	.word	0x0800fea5
 800fe60:	0800fea5 	.word	0x0800fea5
 800fe64:	0800fea5 	.word	0x0800fea5
 800fe68:	0800fea5 	.word	0x0800fea5
 800fe6c:	0800fea5 	.word	0x0800fea5
 800fe70:	0800fe9d 	.word	0x0800fe9d
 800fe74:	2301      	movs	r3, #1
 800fe76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fe7a:	e222      	b.n	80102c2 <UART_SetConfig+0x5a6>
 800fe7c:	2304      	movs	r3, #4
 800fe7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fe82:	e21e      	b.n	80102c2 <UART_SetConfig+0x5a6>
 800fe84:	2308      	movs	r3, #8
 800fe86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fe8a:	e21a      	b.n	80102c2 <UART_SetConfig+0x5a6>
 800fe8c:	2310      	movs	r3, #16
 800fe8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fe92:	e216      	b.n	80102c2 <UART_SetConfig+0x5a6>
 800fe94:	2320      	movs	r3, #32
 800fe96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fe9a:	e212      	b.n	80102c2 <UART_SetConfig+0x5a6>
 800fe9c:	2340      	movs	r3, #64	@ 0x40
 800fe9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fea2:	e20e      	b.n	80102c2 <UART_SetConfig+0x5a6>
 800fea4:	2380      	movs	r3, #128	@ 0x80
 800fea6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800feaa:	e20a      	b.n	80102c2 <UART_SetConfig+0x5a6>
 800feac:	697b      	ldr	r3, [r7, #20]
 800feae:	681b      	ldr	r3, [r3, #0]
 800feb0:	4a69      	ldr	r2, [pc, #420]	@ (8010058 <UART_SetConfig+0x33c>)
 800feb2:	4293      	cmp	r3, r2
 800feb4:	d130      	bne.n	800ff18 <UART_SetConfig+0x1fc>
 800feb6:	4b67      	ldr	r3, [pc, #412]	@ (8010054 <UART_SetConfig+0x338>)
 800feb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800feba:	f003 0307 	and.w	r3, r3, #7
 800febe:	2b05      	cmp	r3, #5
 800fec0:	d826      	bhi.n	800ff10 <UART_SetConfig+0x1f4>
 800fec2:	a201      	add	r2, pc, #4	@ (adr r2, 800fec8 <UART_SetConfig+0x1ac>)
 800fec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fec8:	0800fee1 	.word	0x0800fee1
 800fecc:	0800fee9 	.word	0x0800fee9
 800fed0:	0800fef1 	.word	0x0800fef1
 800fed4:	0800fef9 	.word	0x0800fef9
 800fed8:	0800ff01 	.word	0x0800ff01
 800fedc:	0800ff09 	.word	0x0800ff09
 800fee0:	2300      	movs	r3, #0
 800fee2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fee6:	e1ec      	b.n	80102c2 <UART_SetConfig+0x5a6>
 800fee8:	2304      	movs	r3, #4
 800feea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800feee:	e1e8      	b.n	80102c2 <UART_SetConfig+0x5a6>
 800fef0:	2308      	movs	r3, #8
 800fef2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fef6:	e1e4      	b.n	80102c2 <UART_SetConfig+0x5a6>
 800fef8:	2310      	movs	r3, #16
 800fefa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fefe:	e1e0      	b.n	80102c2 <UART_SetConfig+0x5a6>
 800ff00:	2320      	movs	r3, #32
 800ff02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff06:	e1dc      	b.n	80102c2 <UART_SetConfig+0x5a6>
 800ff08:	2340      	movs	r3, #64	@ 0x40
 800ff0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff0e:	e1d8      	b.n	80102c2 <UART_SetConfig+0x5a6>
 800ff10:	2380      	movs	r3, #128	@ 0x80
 800ff12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff16:	e1d4      	b.n	80102c2 <UART_SetConfig+0x5a6>
 800ff18:	697b      	ldr	r3, [r7, #20]
 800ff1a:	681b      	ldr	r3, [r3, #0]
 800ff1c:	4a4f      	ldr	r2, [pc, #316]	@ (801005c <UART_SetConfig+0x340>)
 800ff1e:	4293      	cmp	r3, r2
 800ff20:	d130      	bne.n	800ff84 <UART_SetConfig+0x268>
 800ff22:	4b4c      	ldr	r3, [pc, #304]	@ (8010054 <UART_SetConfig+0x338>)
 800ff24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ff26:	f003 0307 	and.w	r3, r3, #7
 800ff2a:	2b05      	cmp	r3, #5
 800ff2c:	d826      	bhi.n	800ff7c <UART_SetConfig+0x260>
 800ff2e:	a201      	add	r2, pc, #4	@ (adr r2, 800ff34 <UART_SetConfig+0x218>)
 800ff30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff34:	0800ff4d 	.word	0x0800ff4d
 800ff38:	0800ff55 	.word	0x0800ff55
 800ff3c:	0800ff5d 	.word	0x0800ff5d
 800ff40:	0800ff65 	.word	0x0800ff65
 800ff44:	0800ff6d 	.word	0x0800ff6d
 800ff48:	0800ff75 	.word	0x0800ff75
 800ff4c:	2300      	movs	r3, #0
 800ff4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff52:	e1b6      	b.n	80102c2 <UART_SetConfig+0x5a6>
 800ff54:	2304      	movs	r3, #4
 800ff56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff5a:	e1b2      	b.n	80102c2 <UART_SetConfig+0x5a6>
 800ff5c:	2308      	movs	r3, #8
 800ff5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff62:	e1ae      	b.n	80102c2 <UART_SetConfig+0x5a6>
 800ff64:	2310      	movs	r3, #16
 800ff66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff6a:	e1aa      	b.n	80102c2 <UART_SetConfig+0x5a6>
 800ff6c:	2320      	movs	r3, #32
 800ff6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff72:	e1a6      	b.n	80102c2 <UART_SetConfig+0x5a6>
 800ff74:	2340      	movs	r3, #64	@ 0x40
 800ff76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff7a:	e1a2      	b.n	80102c2 <UART_SetConfig+0x5a6>
 800ff7c:	2380      	movs	r3, #128	@ 0x80
 800ff7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff82:	e19e      	b.n	80102c2 <UART_SetConfig+0x5a6>
 800ff84:	697b      	ldr	r3, [r7, #20]
 800ff86:	681b      	ldr	r3, [r3, #0]
 800ff88:	4a35      	ldr	r2, [pc, #212]	@ (8010060 <UART_SetConfig+0x344>)
 800ff8a:	4293      	cmp	r3, r2
 800ff8c:	d130      	bne.n	800fff0 <UART_SetConfig+0x2d4>
 800ff8e:	4b31      	ldr	r3, [pc, #196]	@ (8010054 <UART_SetConfig+0x338>)
 800ff90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ff92:	f003 0307 	and.w	r3, r3, #7
 800ff96:	2b05      	cmp	r3, #5
 800ff98:	d826      	bhi.n	800ffe8 <UART_SetConfig+0x2cc>
 800ff9a:	a201      	add	r2, pc, #4	@ (adr r2, 800ffa0 <UART_SetConfig+0x284>)
 800ff9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ffa0:	0800ffb9 	.word	0x0800ffb9
 800ffa4:	0800ffc1 	.word	0x0800ffc1
 800ffa8:	0800ffc9 	.word	0x0800ffc9
 800ffac:	0800ffd1 	.word	0x0800ffd1
 800ffb0:	0800ffd9 	.word	0x0800ffd9
 800ffb4:	0800ffe1 	.word	0x0800ffe1
 800ffb8:	2300      	movs	r3, #0
 800ffba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ffbe:	e180      	b.n	80102c2 <UART_SetConfig+0x5a6>
 800ffc0:	2304      	movs	r3, #4
 800ffc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ffc6:	e17c      	b.n	80102c2 <UART_SetConfig+0x5a6>
 800ffc8:	2308      	movs	r3, #8
 800ffca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ffce:	e178      	b.n	80102c2 <UART_SetConfig+0x5a6>
 800ffd0:	2310      	movs	r3, #16
 800ffd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ffd6:	e174      	b.n	80102c2 <UART_SetConfig+0x5a6>
 800ffd8:	2320      	movs	r3, #32
 800ffda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ffde:	e170      	b.n	80102c2 <UART_SetConfig+0x5a6>
 800ffe0:	2340      	movs	r3, #64	@ 0x40
 800ffe2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ffe6:	e16c      	b.n	80102c2 <UART_SetConfig+0x5a6>
 800ffe8:	2380      	movs	r3, #128	@ 0x80
 800ffea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ffee:	e168      	b.n	80102c2 <UART_SetConfig+0x5a6>
 800fff0:	697b      	ldr	r3, [r7, #20]
 800fff2:	681b      	ldr	r3, [r3, #0]
 800fff4:	4a1b      	ldr	r2, [pc, #108]	@ (8010064 <UART_SetConfig+0x348>)
 800fff6:	4293      	cmp	r3, r2
 800fff8:	d142      	bne.n	8010080 <UART_SetConfig+0x364>
 800fffa:	4b16      	ldr	r3, [pc, #88]	@ (8010054 <UART_SetConfig+0x338>)
 800fffc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fffe:	f003 0307 	and.w	r3, r3, #7
 8010002:	2b05      	cmp	r3, #5
 8010004:	d838      	bhi.n	8010078 <UART_SetConfig+0x35c>
 8010006:	a201      	add	r2, pc, #4	@ (adr r2, 801000c <UART_SetConfig+0x2f0>)
 8010008:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801000c:	08010025 	.word	0x08010025
 8010010:	0801002d 	.word	0x0801002d
 8010014:	08010035 	.word	0x08010035
 8010018:	0801003d 	.word	0x0801003d
 801001c:	08010069 	.word	0x08010069
 8010020:	08010071 	.word	0x08010071
 8010024:	2300      	movs	r3, #0
 8010026:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801002a:	e14a      	b.n	80102c2 <UART_SetConfig+0x5a6>
 801002c:	2304      	movs	r3, #4
 801002e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010032:	e146      	b.n	80102c2 <UART_SetConfig+0x5a6>
 8010034:	2308      	movs	r3, #8
 8010036:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801003a:	e142      	b.n	80102c2 <UART_SetConfig+0x5a6>
 801003c:	2310      	movs	r3, #16
 801003e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010042:	e13e      	b.n	80102c2 <UART_SetConfig+0x5a6>
 8010044:	cfff69f3 	.word	0xcfff69f3
 8010048:	58000c00 	.word	0x58000c00
 801004c:	11fff4ff 	.word	0x11fff4ff
 8010050:	40011000 	.word	0x40011000
 8010054:	58024400 	.word	0x58024400
 8010058:	40004400 	.word	0x40004400
 801005c:	40004800 	.word	0x40004800
 8010060:	40004c00 	.word	0x40004c00
 8010064:	40005000 	.word	0x40005000
 8010068:	2320      	movs	r3, #32
 801006a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801006e:	e128      	b.n	80102c2 <UART_SetConfig+0x5a6>
 8010070:	2340      	movs	r3, #64	@ 0x40
 8010072:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010076:	e124      	b.n	80102c2 <UART_SetConfig+0x5a6>
 8010078:	2380      	movs	r3, #128	@ 0x80
 801007a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801007e:	e120      	b.n	80102c2 <UART_SetConfig+0x5a6>
 8010080:	697b      	ldr	r3, [r7, #20]
 8010082:	681b      	ldr	r3, [r3, #0]
 8010084:	4acb      	ldr	r2, [pc, #812]	@ (80103b4 <UART_SetConfig+0x698>)
 8010086:	4293      	cmp	r3, r2
 8010088:	d176      	bne.n	8010178 <UART_SetConfig+0x45c>
 801008a:	4bcb      	ldr	r3, [pc, #812]	@ (80103b8 <UART_SetConfig+0x69c>)
 801008c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801008e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8010092:	2b28      	cmp	r3, #40	@ 0x28
 8010094:	d86c      	bhi.n	8010170 <UART_SetConfig+0x454>
 8010096:	a201      	add	r2, pc, #4	@ (adr r2, 801009c <UART_SetConfig+0x380>)
 8010098:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801009c:	08010141 	.word	0x08010141
 80100a0:	08010171 	.word	0x08010171
 80100a4:	08010171 	.word	0x08010171
 80100a8:	08010171 	.word	0x08010171
 80100ac:	08010171 	.word	0x08010171
 80100b0:	08010171 	.word	0x08010171
 80100b4:	08010171 	.word	0x08010171
 80100b8:	08010171 	.word	0x08010171
 80100bc:	08010149 	.word	0x08010149
 80100c0:	08010171 	.word	0x08010171
 80100c4:	08010171 	.word	0x08010171
 80100c8:	08010171 	.word	0x08010171
 80100cc:	08010171 	.word	0x08010171
 80100d0:	08010171 	.word	0x08010171
 80100d4:	08010171 	.word	0x08010171
 80100d8:	08010171 	.word	0x08010171
 80100dc:	08010151 	.word	0x08010151
 80100e0:	08010171 	.word	0x08010171
 80100e4:	08010171 	.word	0x08010171
 80100e8:	08010171 	.word	0x08010171
 80100ec:	08010171 	.word	0x08010171
 80100f0:	08010171 	.word	0x08010171
 80100f4:	08010171 	.word	0x08010171
 80100f8:	08010171 	.word	0x08010171
 80100fc:	08010159 	.word	0x08010159
 8010100:	08010171 	.word	0x08010171
 8010104:	08010171 	.word	0x08010171
 8010108:	08010171 	.word	0x08010171
 801010c:	08010171 	.word	0x08010171
 8010110:	08010171 	.word	0x08010171
 8010114:	08010171 	.word	0x08010171
 8010118:	08010171 	.word	0x08010171
 801011c:	08010161 	.word	0x08010161
 8010120:	08010171 	.word	0x08010171
 8010124:	08010171 	.word	0x08010171
 8010128:	08010171 	.word	0x08010171
 801012c:	08010171 	.word	0x08010171
 8010130:	08010171 	.word	0x08010171
 8010134:	08010171 	.word	0x08010171
 8010138:	08010171 	.word	0x08010171
 801013c:	08010169 	.word	0x08010169
 8010140:	2301      	movs	r3, #1
 8010142:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010146:	e0bc      	b.n	80102c2 <UART_SetConfig+0x5a6>
 8010148:	2304      	movs	r3, #4
 801014a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801014e:	e0b8      	b.n	80102c2 <UART_SetConfig+0x5a6>
 8010150:	2308      	movs	r3, #8
 8010152:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010156:	e0b4      	b.n	80102c2 <UART_SetConfig+0x5a6>
 8010158:	2310      	movs	r3, #16
 801015a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801015e:	e0b0      	b.n	80102c2 <UART_SetConfig+0x5a6>
 8010160:	2320      	movs	r3, #32
 8010162:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010166:	e0ac      	b.n	80102c2 <UART_SetConfig+0x5a6>
 8010168:	2340      	movs	r3, #64	@ 0x40
 801016a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801016e:	e0a8      	b.n	80102c2 <UART_SetConfig+0x5a6>
 8010170:	2380      	movs	r3, #128	@ 0x80
 8010172:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010176:	e0a4      	b.n	80102c2 <UART_SetConfig+0x5a6>
 8010178:	697b      	ldr	r3, [r7, #20]
 801017a:	681b      	ldr	r3, [r3, #0]
 801017c:	4a8f      	ldr	r2, [pc, #572]	@ (80103bc <UART_SetConfig+0x6a0>)
 801017e:	4293      	cmp	r3, r2
 8010180:	d130      	bne.n	80101e4 <UART_SetConfig+0x4c8>
 8010182:	4b8d      	ldr	r3, [pc, #564]	@ (80103b8 <UART_SetConfig+0x69c>)
 8010184:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010186:	f003 0307 	and.w	r3, r3, #7
 801018a:	2b05      	cmp	r3, #5
 801018c:	d826      	bhi.n	80101dc <UART_SetConfig+0x4c0>
 801018e:	a201      	add	r2, pc, #4	@ (adr r2, 8010194 <UART_SetConfig+0x478>)
 8010190:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010194:	080101ad 	.word	0x080101ad
 8010198:	080101b5 	.word	0x080101b5
 801019c:	080101bd 	.word	0x080101bd
 80101a0:	080101c5 	.word	0x080101c5
 80101a4:	080101cd 	.word	0x080101cd
 80101a8:	080101d5 	.word	0x080101d5
 80101ac:	2300      	movs	r3, #0
 80101ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80101b2:	e086      	b.n	80102c2 <UART_SetConfig+0x5a6>
 80101b4:	2304      	movs	r3, #4
 80101b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80101ba:	e082      	b.n	80102c2 <UART_SetConfig+0x5a6>
 80101bc:	2308      	movs	r3, #8
 80101be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80101c2:	e07e      	b.n	80102c2 <UART_SetConfig+0x5a6>
 80101c4:	2310      	movs	r3, #16
 80101c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80101ca:	e07a      	b.n	80102c2 <UART_SetConfig+0x5a6>
 80101cc:	2320      	movs	r3, #32
 80101ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80101d2:	e076      	b.n	80102c2 <UART_SetConfig+0x5a6>
 80101d4:	2340      	movs	r3, #64	@ 0x40
 80101d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80101da:	e072      	b.n	80102c2 <UART_SetConfig+0x5a6>
 80101dc:	2380      	movs	r3, #128	@ 0x80
 80101de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80101e2:	e06e      	b.n	80102c2 <UART_SetConfig+0x5a6>
 80101e4:	697b      	ldr	r3, [r7, #20]
 80101e6:	681b      	ldr	r3, [r3, #0]
 80101e8:	4a75      	ldr	r2, [pc, #468]	@ (80103c0 <UART_SetConfig+0x6a4>)
 80101ea:	4293      	cmp	r3, r2
 80101ec:	d130      	bne.n	8010250 <UART_SetConfig+0x534>
 80101ee:	4b72      	ldr	r3, [pc, #456]	@ (80103b8 <UART_SetConfig+0x69c>)
 80101f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80101f2:	f003 0307 	and.w	r3, r3, #7
 80101f6:	2b05      	cmp	r3, #5
 80101f8:	d826      	bhi.n	8010248 <UART_SetConfig+0x52c>
 80101fa:	a201      	add	r2, pc, #4	@ (adr r2, 8010200 <UART_SetConfig+0x4e4>)
 80101fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010200:	08010219 	.word	0x08010219
 8010204:	08010221 	.word	0x08010221
 8010208:	08010229 	.word	0x08010229
 801020c:	08010231 	.word	0x08010231
 8010210:	08010239 	.word	0x08010239
 8010214:	08010241 	.word	0x08010241
 8010218:	2300      	movs	r3, #0
 801021a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801021e:	e050      	b.n	80102c2 <UART_SetConfig+0x5a6>
 8010220:	2304      	movs	r3, #4
 8010222:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010226:	e04c      	b.n	80102c2 <UART_SetConfig+0x5a6>
 8010228:	2308      	movs	r3, #8
 801022a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801022e:	e048      	b.n	80102c2 <UART_SetConfig+0x5a6>
 8010230:	2310      	movs	r3, #16
 8010232:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010236:	e044      	b.n	80102c2 <UART_SetConfig+0x5a6>
 8010238:	2320      	movs	r3, #32
 801023a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801023e:	e040      	b.n	80102c2 <UART_SetConfig+0x5a6>
 8010240:	2340      	movs	r3, #64	@ 0x40
 8010242:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010246:	e03c      	b.n	80102c2 <UART_SetConfig+0x5a6>
 8010248:	2380      	movs	r3, #128	@ 0x80
 801024a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801024e:	e038      	b.n	80102c2 <UART_SetConfig+0x5a6>
 8010250:	697b      	ldr	r3, [r7, #20]
 8010252:	681b      	ldr	r3, [r3, #0]
 8010254:	4a5b      	ldr	r2, [pc, #364]	@ (80103c4 <UART_SetConfig+0x6a8>)
 8010256:	4293      	cmp	r3, r2
 8010258:	d130      	bne.n	80102bc <UART_SetConfig+0x5a0>
 801025a:	4b57      	ldr	r3, [pc, #348]	@ (80103b8 <UART_SetConfig+0x69c>)
 801025c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801025e:	f003 0307 	and.w	r3, r3, #7
 8010262:	2b05      	cmp	r3, #5
 8010264:	d826      	bhi.n	80102b4 <UART_SetConfig+0x598>
 8010266:	a201      	add	r2, pc, #4	@ (adr r2, 801026c <UART_SetConfig+0x550>)
 8010268:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801026c:	08010285 	.word	0x08010285
 8010270:	0801028d 	.word	0x0801028d
 8010274:	08010295 	.word	0x08010295
 8010278:	0801029d 	.word	0x0801029d
 801027c:	080102a5 	.word	0x080102a5
 8010280:	080102ad 	.word	0x080102ad
 8010284:	2302      	movs	r3, #2
 8010286:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801028a:	e01a      	b.n	80102c2 <UART_SetConfig+0x5a6>
 801028c:	2304      	movs	r3, #4
 801028e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010292:	e016      	b.n	80102c2 <UART_SetConfig+0x5a6>
 8010294:	2308      	movs	r3, #8
 8010296:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801029a:	e012      	b.n	80102c2 <UART_SetConfig+0x5a6>
 801029c:	2310      	movs	r3, #16
 801029e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80102a2:	e00e      	b.n	80102c2 <UART_SetConfig+0x5a6>
 80102a4:	2320      	movs	r3, #32
 80102a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80102aa:	e00a      	b.n	80102c2 <UART_SetConfig+0x5a6>
 80102ac:	2340      	movs	r3, #64	@ 0x40
 80102ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80102b2:	e006      	b.n	80102c2 <UART_SetConfig+0x5a6>
 80102b4:	2380      	movs	r3, #128	@ 0x80
 80102b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80102ba:	e002      	b.n	80102c2 <UART_SetConfig+0x5a6>
 80102bc:	2380      	movs	r3, #128	@ 0x80
 80102be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80102c2:	697b      	ldr	r3, [r7, #20]
 80102c4:	681b      	ldr	r3, [r3, #0]
 80102c6:	4a3f      	ldr	r2, [pc, #252]	@ (80103c4 <UART_SetConfig+0x6a8>)
 80102c8:	4293      	cmp	r3, r2
 80102ca:	f040 80f8 	bne.w	80104be <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80102ce:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80102d2:	2b20      	cmp	r3, #32
 80102d4:	dc46      	bgt.n	8010364 <UART_SetConfig+0x648>
 80102d6:	2b02      	cmp	r3, #2
 80102d8:	f2c0 8082 	blt.w	80103e0 <UART_SetConfig+0x6c4>
 80102dc:	3b02      	subs	r3, #2
 80102de:	2b1e      	cmp	r3, #30
 80102e0:	d87e      	bhi.n	80103e0 <UART_SetConfig+0x6c4>
 80102e2:	a201      	add	r2, pc, #4	@ (adr r2, 80102e8 <UART_SetConfig+0x5cc>)
 80102e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80102e8:	0801036b 	.word	0x0801036b
 80102ec:	080103e1 	.word	0x080103e1
 80102f0:	08010373 	.word	0x08010373
 80102f4:	080103e1 	.word	0x080103e1
 80102f8:	080103e1 	.word	0x080103e1
 80102fc:	080103e1 	.word	0x080103e1
 8010300:	08010383 	.word	0x08010383
 8010304:	080103e1 	.word	0x080103e1
 8010308:	080103e1 	.word	0x080103e1
 801030c:	080103e1 	.word	0x080103e1
 8010310:	080103e1 	.word	0x080103e1
 8010314:	080103e1 	.word	0x080103e1
 8010318:	080103e1 	.word	0x080103e1
 801031c:	080103e1 	.word	0x080103e1
 8010320:	08010393 	.word	0x08010393
 8010324:	080103e1 	.word	0x080103e1
 8010328:	080103e1 	.word	0x080103e1
 801032c:	080103e1 	.word	0x080103e1
 8010330:	080103e1 	.word	0x080103e1
 8010334:	080103e1 	.word	0x080103e1
 8010338:	080103e1 	.word	0x080103e1
 801033c:	080103e1 	.word	0x080103e1
 8010340:	080103e1 	.word	0x080103e1
 8010344:	080103e1 	.word	0x080103e1
 8010348:	080103e1 	.word	0x080103e1
 801034c:	080103e1 	.word	0x080103e1
 8010350:	080103e1 	.word	0x080103e1
 8010354:	080103e1 	.word	0x080103e1
 8010358:	080103e1 	.word	0x080103e1
 801035c:	080103e1 	.word	0x080103e1
 8010360:	080103d3 	.word	0x080103d3
 8010364:	2b40      	cmp	r3, #64	@ 0x40
 8010366:	d037      	beq.n	80103d8 <UART_SetConfig+0x6bc>
 8010368:	e03a      	b.n	80103e0 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 801036a:	f7fd f9e1 	bl	800d730 <HAL_RCCEx_GetD3PCLK1Freq>
 801036e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010370:	e03c      	b.n	80103ec <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010372:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010376:	4618      	mov	r0, r3
 8010378:	f7fd f9f0 	bl	800d75c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 801037c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801037e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010380:	e034      	b.n	80103ec <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010382:	f107 0318 	add.w	r3, r7, #24
 8010386:	4618      	mov	r0, r3
 8010388:	f7fd fb3c 	bl	800da04 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 801038c:	69fb      	ldr	r3, [r7, #28]
 801038e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010390:	e02c      	b.n	80103ec <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010392:	4b09      	ldr	r3, [pc, #36]	@ (80103b8 <UART_SetConfig+0x69c>)
 8010394:	681b      	ldr	r3, [r3, #0]
 8010396:	f003 0320 	and.w	r3, r3, #32
 801039a:	2b00      	cmp	r3, #0
 801039c:	d016      	beq.n	80103cc <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801039e:	4b06      	ldr	r3, [pc, #24]	@ (80103b8 <UART_SetConfig+0x69c>)
 80103a0:	681b      	ldr	r3, [r3, #0]
 80103a2:	08db      	lsrs	r3, r3, #3
 80103a4:	f003 0303 	and.w	r3, r3, #3
 80103a8:	4a07      	ldr	r2, [pc, #28]	@ (80103c8 <UART_SetConfig+0x6ac>)
 80103aa:	fa22 f303 	lsr.w	r3, r2, r3
 80103ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80103b0:	e01c      	b.n	80103ec <UART_SetConfig+0x6d0>
 80103b2:	bf00      	nop
 80103b4:	40011400 	.word	0x40011400
 80103b8:	58024400 	.word	0x58024400
 80103bc:	40007800 	.word	0x40007800
 80103c0:	40007c00 	.word	0x40007c00
 80103c4:	58000c00 	.word	0x58000c00
 80103c8:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80103cc:	4b9d      	ldr	r3, [pc, #628]	@ (8010644 <UART_SetConfig+0x928>)
 80103ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80103d0:	e00c      	b.n	80103ec <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80103d2:	4b9d      	ldr	r3, [pc, #628]	@ (8010648 <UART_SetConfig+0x92c>)
 80103d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80103d6:	e009      	b.n	80103ec <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80103d8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80103dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80103de:	e005      	b.n	80103ec <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80103e0:	2300      	movs	r3, #0
 80103e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80103e4:	2301      	movs	r3, #1
 80103e6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80103ea:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80103ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80103ee:	2b00      	cmp	r3, #0
 80103f0:	f000 81de 	beq.w	80107b0 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80103f4:	697b      	ldr	r3, [r7, #20]
 80103f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80103f8:	4a94      	ldr	r2, [pc, #592]	@ (801064c <UART_SetConfig+0x930>)
 80103fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80103fe:	461a      	mov	r2, r3
 8010400:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010402:	fbb3 f3f2 	udiv	r3, r3, r2
 8010406:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010408:	697b      	ldr	r3, [r7, #20]
 801040a:	685a      	ldr	r2, [r3, #4]
 801040c:	4613      	mov	r3, r2
 801040e:	005b      	lsls	r3, r3, #1
 8010410:	4413      	add	r3, r2
 8010412:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010414:	429a      	cmp	r2, r3
 8010416:	d305      	bcc.n	8010424 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8010418:	697b      	ldr	r3, [r7, #20]
 801041a:	685b      	ldr	r3, [r3, #4]
 801041c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801041e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010420:	429a      	cmp	r2, r3
 8010422:	d903      	bls.n	801042c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8010424:	2301      	movs	r3, #1
 8010426:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 801042a:	e1c1      	b.n	80107b0 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801042c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801042e:	2200      	movs	r2, #0
 8010430:	60bb      	str	r3, [r7, #8]
 8010432:	60fa      	str	r2, [r7, #12]
 8010434:	697b      	ldr	r3, [r7, #20]
 8010436:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010438:	4a84      	ldr	r2, [pc, #528]	@ (801064c <UART_SetConfig+0x930>)
 801043a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801043e:	b29b      	uxth	r3, r3
 8010440:	2200      	movs	r2, #0
 8010442:	603b      	str	r3, [r7, #0]
 8010444:	607a      	str	r2, [r7, #4]
 8010446:	e9d7 2300 	ldrd	r2, r3, [r7]
 801044a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 801044e:	f7ef ff9f 	bl	8000390 <__aeabi_uldivmod>
 8010452:	4602      	mov	r2, r0
 8010454:	460b      	mov	r3, r1
 8010456:	4610      	mov	r0, r2
 8010458:	4619      	mov	r1, r3
 801045a:	f04f 0200 	mov.w	r2, #0
 801045e:	f04f 0300 	mov.w	r3, #0
 8010462:	020b      	lsls	r3, r1, #8
 8010464:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8010468:	0202      	lsls	r2, r0, #8
 801046a:	6979      	ldr	r1, [r7, #20]
 801046c:	6849      	ldr	r1, [r1, #4]
 801046e:	0849      	lsrs	r1, r1, #1
 8010470:	2000      	movs	r0, #0
 8010472:	460c      	mov	r4, r1
 8010474:	4605      	mov	r5, r0
 8010476:	eb12 0804 	adds.w	r8, r2, r4
 801047a:	eb43 0905 	adc.w	r9, r3, r5
 801047e:	697b      	ldr	r3, [r7, #20]
 8010480:	685b      	ldr	r3, [r3, #4]
 8010482:	2200      	movs	r2, #0
 8010484:	469a      	mov	sl, r3
 8010486:	4693      	mov	fp, r2
 8010488:	4652      	mov	r2, sl
 801048a:	465b      	mov	r3, fp
 801048c:	4640      	mov	r0, r8
 801048e:	4649      	mov	r1, r9
 8010490:	f7ef ff7e 	bl	8000390 <__aeabi_uldivmod>
 8010494:	4602      	mov	r2, r0
 8010496:	460b      	mov	r3, r1
 8010498:	4613      	mov	r3, r2
 801049a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 801049c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801049e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80104a2:	d308      	bcc.n	80104b6 <UART_SetConfig+0x79a>
 80104a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80104a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80104aa:	d204      	bcs.n	80104b6 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80104ac:	697b      	ldr	r3, [r7, #20]
 80104ae:	681b      	ldr	r3, [r3, #0]
 80104b0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80104b2:	60da      	str	r2, [r3, #12]
 80104b4:	e17c      	b.n	80107b0 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80104b6:	2301      	movs	r3, #1
 80104b8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80104bc:	e178      	b.n	80107b0 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80104be:	697b      	ldr	r3, [r7, #20]
 80104c0:	69db      	ldr	r3, [r3, #28]
 80104c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80104c6:	f040 80c5 	bne.w	8010654 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80104ca:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80104ce:	2b20      	cmp	r3, #32
 80104d0:	dc48      	bgt.n	8010564 <UART_SetConfig+0x848>
 80104d2:	2b00      	cmp	r3, #0
 80104d4:	db7b      	blt.n	80105ce <UART_SetConfig+0x8b2>
 80104d6:	2b20      	cmp	r3, #32
 80104d8:	d879      	bhi.n	80105ce <UART_SetConfig+0x8b2>
 80104da:	a201      	add	r2, pc, #4	@ (adr r2, 80104e0 <UART_SetConfig+0x7c4>)
 80104dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80104e0:	0801056b 	.word	0x0801056b
 80104e4:	08010573 	.word	0x08010573
 80104e8:	080105cf 	.word	0x080105cf
 80104ec:	080105cf 	.word	0x080105cf
 80104f0:	0801057b 	.word	0x0801057b
 80104f4:	080105cf 	.word	0x080105cf
 80104f8:	080105cf 	.word	0x080105cf
 80104fc:	080105cf 	.word	0x080105cf
 8010500:	0801058b 	.word	0x0801058b
 8010504:	080105cf 	.word	0x080105cf
 8010508:	080105cf 	.word	0x080105cf
 801050c:	080105cf 	.word	0x080105cf
 8010510:	080105cf 	.word	0x080105cf
 8010514:	080105cf 	.word	0x080105cf
 8010518:	080105cf 	.word	0x080105cf
 801051c:	080105cf 	.word	0x080105cf
 8010520:	0801059b 	.word	0x0801059b
 8010524:	080105cf 	.word	0x080105cf
 8010528:	080105cf 	.word	0x080105cf
 801052c:	080105cf 	.word	0x080105cf
 8010530:	080105cf 	.word	0x080105cf
 8010534:	080105cf 	.word	0x080105cf
 8010538:	080105cf 	.word	0x080105cf
 801053c:	080105cf 	.word	0x080105cf
 8010540:	080105cf 	.word	0x080105cf
 8010544:	080105cf 	.word	0x080105cf
 8010548:	080105cf 	.word	0x080105cf
 801054c:	080105cf 	.word	0x080105cf
 8010550:	080105cf 	.word	0x080105cf
 8010554:	080105cf 	.word	0x080105cf
 8010558:	080105cf 	.word	0x080105cf
 801055c:	080105cf 	.word	0x080105cf
 8010560:	080105c1 	.word	0x080105c1
 8010564:	2b40      	cmp	r3, #64	@ 0x40
 8010566:	d02e      	beq.n	80105c6 <UART_SetConfig+0x8aa>
 8010568:	e031      	b.n	80105ce <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801056a:	f7fb feab 	bl	800c2c4 <HAL_RCC_GetPCLK1Freq>
 801056e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010570:	e033      	b.n	80105da <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010572:	f7fb febd 	bl	800c2f0 <HAL_RCC_GetPCLK2Freq>
 8010576:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010578:	e02f      	b.n	80105da <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801057a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801057e:	4618      	mov	r0, r3
 8010580:	f7fd f8ec 	bl	800d75c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010586:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010588:	e027      	b.n	80105da <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801058a:	f107 0318 	add.w	r3, r7, #24
 801058e:	4618      	mov	r0, r3
 8010590:	f7fd fa38 	bl	800da04 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010594:	69fb      	ldr	r3, [r7, #28]
 8010596:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010598:	e01f      	b.n	80105da <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801059a:	4b2d      	ldr	r3, [pc, #180]	@ (8010650 <UART_SetConfig+0x934>)
 801059c:	681b      	ldr	r3, [r3, #0]
 801059e:	f003 0320 	and.w	r3, r3, #32
 80105a2:	2b00      	cmp	r3, #0
 80105a4:	d009      	beq.n	80105ba <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80105a6:	4b2a      	ldr	r3, [pc, #168]	@ (8010650 <UART_SetConfig+0x934>)
 80105a8:	681b      	ldr	r3, [r3, #0]
 80105aa:	08db      	lsrs	r3, r3, #3
 80105ac:	f003 0303 	and.w	r3, r3, #3
 80105b0:	4a24      	ldr	r2, [pc, #144]	@ (8010644 <UART_SetConfig+0x928>)
 80105b2:	fa22 f303 	lsr.w	r3, r2, r3
 80105b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80105b8:	e00f      	b.n	80105da <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80105ba:	4b22      	ldr	r3, [pc, #136]	@ (8010644 <UART_SetConfig+0x928>)
 80105bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80105be:	e00c      	b.n	80105da <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80105c0:	4b21      	ldr	r3, [pc, #132]	@ (8010648 <UART_SetConfig+0x92c>)
 80105c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80105c4:	e009      	b.n	80105da <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80105c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80105ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80105cc:	e005      	b.n	80105da <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80105ce:	2300      	movs	r3, #0
 80105d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80105d2:	2301      	movs	r3, #1
 80105d4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80105d8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80105da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80105dc:	2b00      	cmp	r3, #0
 80105de:	f000 80e7 	beq.w	80107b0 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80105e2:	697b      	ldr	r3, [r7, #20]
 80105e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80105e6:	4a19      	ldr	r2, [pc, #100]	@ (801064c <UART_SetConfig+0x930>)
 80105e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80105ec:	461a      	mov	r2, r3
 80105ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80105f0:	fbb3 f3f2 	udiv	r3, r3, r2
 80105f4:	005a      	lsls	r2, r3, #1
 80105f6:	697b      	ldr	r3, [r7, #20]
 80105f8:	685b      	ldr	r3, [r3, #4]
 80105fa:	085b      	lsrs	r3, r3, #1
 80105fc:	441a      	add	r2, r3
 80105fe:	697b      	ldr	r3, [r7, #20]
 8010600:	685b      	ldr	r3, [r3, #4]
 8010602:	fbb2 f3f3 	udiv	r3, r2, r3
 8010606:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010608:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801060a:	2b0f      	cmp	r3, #15
 801060c:	d916      	bls.n	801063c <UART_SetConfig+0x920>
 801060e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010610:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010614:	d212      	bcs.n	801063c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8010616:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010618:	b29b      	uxth	r3, r3
 801061a:	f023 030f 	bic.w	r3, r3, #15
 801061e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8010620:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010622:	085b      	lsrs	r3, r3, #1
 8010624:	b29b      	uxth	r3, r3
 8010626:	f003 0307 	and.w	r3, r3, #7
 801062a:	b29a      	uxth	r2, r3
 801062c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801062e:	4313      	orrs	r3, r2
 8010630:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8010632:	697b      	ldr	r3, [r7, #20]
 8010634:	681b      	ldr	r3, [r3, #0]
 8010636:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8010638:	60da      	str	r2, [r3, #12]
 801063a:	e0b9      	b.n	80107b0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 801063c:	2301      	movs	r3, #1
 801063e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8010642:	e0b5      	b.n	80107b0 <UART_SetConfig+0xa94>
 8010644:	03d09000 	.word	0x03d09000
 8010648:	003d0900 	.word	0x003d0900
 801064c:	08016e70 	.word	0x08016e70
 8010650:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8010654:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8010658:	2b20      	cmp	r3, #32
 801065a:	dc49      	bgt.n	80106f0 <UART_SetConfig+0x9d4>
 801065c:	2b00      	cmp	r3, #0
 801065e:	db7c      	blt.n	801075a <UART_SetConfig+0xa3e>
 8010660:	2b20      	cmp	r3, #32
 8010662:	d87a      	bhi.n	801075a <UART_SetConfig+0xa3e>
 8010664:	a201      	add	r2, pc, #4	@ (adr r2, 801066c <UART_SetConfig+0x950>)
 8010666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801066a:	bf00      	nop
 801066c:	080106f7 	.word	0x080106f7
 8010670:	080106ff 	.word	0x080106ff
 8010674:	0801075b 	.word	0x0801075b
 8010678:	0801075b 	.word	0x0801075b
 801067c:	08010707 	.word	0x08010707
 8010680:	0801075b 	.word	0x0801075b
 8010684:	0801075b 	.word	0x0801075b
 8010688:	0801075b 	.word	0x0801075b
 801068c:	08010717 	.word	0x08010717
 8010690:	0801075b 	.word	0x0801075b
 8010694:	0801075b 	.word	0x0801075b
 8010698:	0801075b 	.word	0x0801075b
 801069c:	0801075b 	.word	0x0801075b
 80106a0:	0801075b 	.word	0x0801075b
 80106a4:	0801075b 	.word	0x0801075b
 80106a8:	0801075b 	.word	0x0801075b
 80106ac:	08010727 	.word	0x08010727
 80106b0:	0801075b 	.word	0x0801075b
 80106b4:	0801075b 	.word	0x0801075b
 80106b8:	0801075b 	.word	0x0801075b
 80106bc:	0801075b 	.word	0x0801075b
 80106c0:	0801075b 	.word	0x0801075b
 80106c4:	0801075b 	.word	0x0801075b
 80106c8:	0801075b 	.word	0x0801075b
 80106cc:	0801075b 	.word	0x0801075b
 80106d0:	0801075b 	.word	0x0801075b
 80106d4:	0801075b 	.word	0x0801075b
 80106d8:	0801075b 	.word	0x0801075b
 80106dc:	0801075b 	.word	0x0801075b
 80106e0:	0801075b 	.word	0x0801075b
 80106e4:	0801075b 	.word	0x0801075b
 80106e8:	0801075b 	.word	0x0801075b
 80106ec:	0801074d 	.word	0x0801074d
 80106f0:	2b40      	cmp	r3, #64	@ 0x40
 80106f2:	d02e      	beq.n	8010752 <UART_SetConfig+0xa36>
 80106f4:	e031      	b.n	801075a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80106f6:	f7fb fde5 	bl	800c2c4 <HAL_RCC_GetPCLK1Freq>
 80106fa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80106fc:	e033      	b.n	8010766 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80106fe:	f7fb fdf7 	bl	800c2f0 <HAL_RCC_GetPCLK2Freq>
 8010702:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010704:	e02f      	b.n	8010766 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010706:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801070a:	4618      	mov	r0, r3
 801070c:	f7fd f826 	bl	800d75c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010710:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010712:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010714:	e027      	b.n	8010766 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010716:	f107 0318 	add.w	r3, r7, #24
 801071a:	4618      	mov	r0, r3
 801071c:	f7fd f972 	bl	800da04 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010720:	69fb      	ldr	r3, [r7, #28]
 8010722:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010724:	e01f      	b.n	8010766 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010726:	4b2d      	ldr	r3, [pc, #180]	@ (80107dc <UART_SetConfig+0xac0>)
 8010728:	681b      	ldr	r3, [r3, #0]
 801072a:	f003 0320 	and.w	r3, r3, #32
 801072e:	2b00      	cmp	r3, #0
 8010730:	d009      	beq.n	8010746 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010732:	4b2a      	ldr	r3, [pc, #168]	@ (80107dc <UART_SetConfig+0xac0>)
 8010734:	681b      	ldr	r3, [r3, #0]
 8010736:	08db      	lsrs	r3, r3, #3
 8010738:	f003 0303 	and.w	r3, r3, #3
 801073c:	4a28      	ldr	r2, [pc, #160]	@ (80107e0 <UART_SetConfig+0xac4>)
 801073e:	fa22 f303 	lsr.w	r3, r2, r3
 8010742:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010744:	e00f      	b.n	8010766 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8010746:	4b26      	ldr	r3, [pc, #152]	@ (80107e0 <UART_SetConfig+0xac4>)
 8010748:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801074a:	e00c      	b.n	8010766 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801074c:	4b25      	ldr	r3, [pc, #148]	@ (80107e4 <UART_SetConfig+0xac8>)
 801074e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010750:	e009      	b.n	8010766 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010752:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010756:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010758:	e005      	b.n	8010766 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 801075a:	2300      	movs	r3, #0
 801075c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 801075e:	2301      	movs	r3, #1
 8010760:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8010764:	bf00      	nop
    }

    if (pclk != 0U)
 8010766:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010768:	2b00      	cmp	r3, #0
 801076a:	d021      	beq.n	80107b0 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801076c:	697b      	ldr	r3, [r7, #20]
 801076e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010770:	4a1d      	ldr	r2, [pc, #116]	@ (80107e8 <UART_SetConfig+0xacc>)
 8010772:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010776:	461a      	mov	r2, r3
 8010778:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801077a:	fbb3 f2f2 	udiv	r2, r3, r2
 801077e:	697b      	ldr	r3, [r7, #20]
 8010780:	685b      	ldr	r3, [r3, #4]
 8010782:	085b      	lsrs	r3, r3, #1
 8010784:	441a      	add	r2, r3
 8010786:	697b      	ldr	r3, [r7, #20]
 8010788:	685b      	ldr	r3, [r3, #4]
 801078a:	fbb2 f3f3 	udiv	r3, r2, r3
 801078e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010790:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010792:	2b0f      	cmp	r3, #15
 8010794:	d909      	bls.n	80107aa <UART_SetConfig+0xa8e>
 8010796:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010798:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801079c:	d205      	bcs.n	80107aa <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 801079e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107a0:	b29a      	uxth	r2, r3
 80107a2:	697b      	ldr	r3, [r7, #20]
 80107a4:	681b      	ldr	r3, [r3, #0]
 80107a6:	60da      	str	r2, [r3, #12]
 80107a8:	e002      	b.n	80107b0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80107aa:	2301      	movs	r3, #1
 80107ac:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80107b0:	697b      	ldr	r3, [r7, #20]
 80107b2:	2201      	movs	r2, #1
 80107b4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80107b8:	697b      	ldr	r3, [r7, #20]
 80107ba:	2201      	movs	r2, #1
 80107bc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80107c0:	697b      	ldr	r3, [r7, #20]
 80107c2:	2200      	movs	r2, #0
 80107c4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80107c6:	697b      	ldr	r3, [r7, #20]
 80107c8:	2200      	movs	r2, #0
 80107ca:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80107cc:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 80107d0:	4618      	mov	r0, r3
 80107d2:	3748      	adds	r7, #72	@ 0x48
 80107d4:	46bd      	mov	sp, r7
 80107d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80107da:	bf00      	nop
 80107dc:	58024400 	.word	0x58024400
 80107e0:	03d09000 	.word	0x03d09000
 80107e4:	003d0900 	.word	0x003d0900
 80107e8:	08016e70 	.word	0x08016e70

080107ec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80107ec:	b480      	push	{r7}
 80107ee:	b083      	sub	sp, #12
 80107f0:	af00      	add	r7, sp, #0
 80107f2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80107f4:	687b      	ldr	r3, [r7, #4]
 80107f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80107f8:	f003 0308 	and.w	r3, r3, #8
 80107fc:	2b00      	cmp	r3, #0
 80107fe:	d00a      	beq.n	8010816 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8010800:	687b      	ldr	r3, [r7, #4]
 8010802:	681b      	ldr	r3, [r3, #0]
 8010804:	685b      	ldr	r3, [r3, #4]
 8010806:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 801080a:	687b      	ldr	r3, [r7, #4]
 801080c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801080e:	687b      	ldr	r3, [r7, #4]
 8010810:	681b      	ldr	r3, [r3, #0]
 8010812:	430a      	orrs	r2, r1
 8010814:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8010816:	687b      	ldr	r3, [r7, #4]
 8010818:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801081a:	f003 0301 	and.w	r3, r3, #1
 801081e:	2b00      	cmp	r3, #0
 8010820:	d00a      	beq.n	8010838 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8010822:	687b      	ldr	r3, [r7, #4]
 8010824:	681b      	ldr	r3, [r3, #0]
 8010826:	685b      	ldr	r3, [r3, #4]
 8010828:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 801082c:	687b      	ldr	r3, [r7, #4]
 801082e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	681b      	ldr	r3, [r3, #0]
 8010834:	430a      	orrs	r2, r1
 8010836:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8010838:	687b      	ldr	r3, [r7, #4]
 801083a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801083c:	f003 0302 	and.w	r3, r3, #2
 8010840:	2b00      	cmp	r3, #0
 8010842:	d00a      	beq.n	801085a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8010844:	687b      	ldr	r3, [r7, #4]
 8010846:	681b      	ldr	r3, [r3, #0]
 8010848:	685b      	ldr	r3, [r3, #4]
 801084a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 801084e:	687b      	ldr	r3, [r7, #4]
 8010850:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8010852:	687b      	ldr	r3, [r7, #4]
 8010854:	681b      	ldr	r3, [r3, #0]
 8010856:	430a      	orrs	r2, r1
 8010858:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801085e:	f003 0304 	and.w	r3, r3, #4
 8010862:	2b00      	cmp	r3, #0
 8010864:	d00a      	beq.n	801087c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8010866:	687b      	ldr	r3, [r7, #4]
 8010868:	681b      	ldr	r3, [r3, #0]
 801086a:	685b      	ldr	r3, [r3, #4]
 801086c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8010870:	687b      	ldr	r3, [r7, #4]
 8010872:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010874:	687b      	ldr	r3, [r7, #4]
 8010876:	681b      	ldr	r3, [r3, #0]
 8010878:	430a      	orrs	r2, r1
 801087a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 801087c:	687b      	ldr	r3, [r7, #4]
 801087e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010880:	f003 0310 	and.w	r3, r3, #16
 8010884:	2b00      	cmp	r3, #0
 8010886:	d00a      	beq.n	801089e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8010888:	687b      	ldr	r3, [r7, #4]
 801088a:	681b      	ldr	r3, [r3, #0]
 801088c:	689b      	ldr	r3, [r3, #8]
 801088e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8010892:	687b      	ldr	r3, [r7, #4]
 8010894:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010896:	687b      	ldr	r3, [r7, #4]
 8010898:	681b      	ldr	r3, [r3, #0]
 801089a:	430a      	orrs	r2, r1
 801089c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801089e:	687b      	ldr	r3, [r7, #4]
 80108a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80108a2:	f003 0320 	and.w	r3, r3, #32
 80108a6:	2b00      	cmp	r3, #0
 80108a8:	d00a      	beq.n	80108c0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80108aa:	687b      	ldr	r3, [r7, #4]
 80108ac:	681b      	ldr	r3, [r3, #0]
 80108ae:	689b      	ldr	r3, [r3, #8]
 80108b0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80108b4:	687b      	ldr	r3, [r7, #4]
 80108b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80108b8:	687b      	ldr	r3, [r7, #4]
 80108ba:	681b      	ldr	r3, [r3, #0]
 80108bc:	430a      	orrs	r2, r1
 80108be:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80108c0:	687b      	ldr	r3, [r7, #4]
 80108c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80108c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80108c8:	2b00      	cmp	r3, #0
 80108ca:	d01a      	beq.n	8010902 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80108cc:	687b      	ldr	r3, [r7, #4]
 80108ce:	681b      	ldr	r3, [r3, #0]
 80108d0:	685b      	ldr	r3, [r3, #4]
 80108d2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80108d6:	687b      	ldr	r3, [r7, #4]
 80108d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80108da:	687b      	ldr	r3, [r7, #4]
 80108dc:	681b      	ldr	r3, [r3, #0]
 80108de:	430a      	orrs	r2, r1
 80108e0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80108e2:	687b      	ldr	r3, [r7, #4]
 80108e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80108e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80108ea:	d10a      	bne.n	8010902 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80108ec:	687b      	ldr	r3, [r7, #4]
 80108ee:	681b      	ldr	r3, [r3, #0]
 80108f0:	685b      	ldr	r3, [r3, #4]
 80108f2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80108f6:	687b      	ldr	r3, [r7, #4]
 80108f8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80108fa:	687b      	ldr	r3, [r7, #4]
 80108fc:	681b      	ldr	r3, [r3, #0]
 80108fe:	430a      	orrs	r2, r1
 8010900:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8010902:	687b      	ldr	r3, [r7, #4]
 8010904:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010906:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801090a:	2b00      	cmp	r3, #0
 801090c:	d00a      	beq.n	8010924 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801090e:	687b      	ldr	r3, [r7, #4]
 8010910:	681b      	ldr	r3, [r3, #0]
 8010912:	685b      	ldr	r3, [r3, #4]
 8010914:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8010918:	687b      	ldr	r3, [r7, #4]
 801091a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801091c:	687b      	ldr	r3, [r7, #4]
 801091e:	681b      	ldr	r3, [r3, #0]
 8010920:	430a      	orrs	r2, r1
 8010922:	605a      	str	r2, [r3, #4]
  }
}
 8010924:	bf00      	nop
 8010926:	370c      	adds	r7, #12
 8010928:	46bd      	mov	sp, r7
 801092a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801092e:	4770      	bx	lr

08010930 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8010930:	b580      	push	{r7, lr}
 8010932:	b098      	sub	sp, #96	@ 0x60
 8010934:	af02      	add	r7, sp, #8
 8010936:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	2200      	movs	r2, #0
 801093c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8010940:	f7f4 fb18 	bl	8004f74 <HAL_GetTick>
 8010944:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8010946:	687b      	ldr	r3, [r7, #4]
 8010948:	681b      	ldr	r3, [r3, #0]
 801094a:	681b      	ldr	r3, [r3, #0]
 801094c:	f003 0308 	and.w	r3, r3, #8
 8010950:	2b08      	cmp	r3, #8
 8010952:	d12f      	bne.n	80109b4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010954:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010958:	9300      	str	r3, [sp, #0]
 801095a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801095c:	2200      	movs	r2, #0
 801095e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8010962:	6878      	ldr	r0, [r7, #4]
 8010964:	f000 f88e 	bl	8010a84 <UART_WaitOnFlagUntilTimeout>
 8010968:	4603      	mov	r3, r0
 801096a:	2b00      	cmp	r3, #0
 801096c:	d022      	beq.n	80109b4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 801096e:	687b      	ldr	r3, [r7, #4]
 8010970:	681b      	ldr	r3, [r3, #0]
 8010972:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010974:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010976:	e853 3f00 	ldrex	r3, [r3]
 801097a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801097c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801097e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010982:	653b      	str	r3, [r7, #80]	@ 0x50
 8010984:	687b      	ldr	r3, [r7, #4]
 8010986:	681b      	ldr	r3, [r3, #0]
 8010988:	461a      	mov	r2, r3
 801098a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801098c:	647b      	str	r3, [r7, #68]	@ 0x44
 801098e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010990:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010992:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010994:	e841 2300 	strex	r3, r2, [r1]
 8010998:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801099a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801099c:	2b00      	cmp	r3, #0
 801099e:	d1e6      	bne.n	801096e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80109a0:	687b      	ldr	r3, [r7, #4]
 80109a2:	2220      	movs	r2, #32
 80109a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80109a8:	687b      	ldr	r3, [r7, #4]
 80109aa:	2200      	movs	r2, #0
 80109ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80109b0:	2303      	movs	r3, #3
 80109b2:	e063      	b.n	8010a7c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80109b4:	687b      	ldr	r3, [r7, #4]
 80109b6:	681b      	ldr	r3, [r3, #0]
 80109b8:	681b      	ldr	r3, [r3, #0]
 80109ba:	f003 0304 	and.w	r3, r3, #4
 80109be:	2b04      	cmp	r3, #4
 80109c0:	d149      	bne.n	8010a56 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80109c2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80109c6:	9300      	str	r3, [sp, #0]
 80109c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80109ca:	2200      	movs	r2, #0
 80109cc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80109d0:	6878      	ldr	r0, [r7, #4]
 80109d2:	f000 f857 	bl	8010a84 <UART_WaitOnFlagUntilTimeout>
 80109d6:	4603      	mov	r3, r0
 80109d8:	2b00      	cmp	r3, #0
 80109da:	d03c      	beq.n	8010a56 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80109dc:	687b      	ldr	r3, [r7, #4]
 80109de:	681b      	ldr	r3, [r3, #0]
 80109e0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80109e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80109e4:	e853 3f00 	ldrex	r3, [r3]
 80109e8:	623b      	str	r3, [r7, #32]
   return(result);
 80109ea:	6a3b      	ldr	r3, [r7, #32]
 80109ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80109f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80109f2:	687b      	ldr	r3, [r7, #4]
 80109f4:	681b      	ldr	r3, [r3, #0]
 80109f6:	461a      	mov	r2, r3
 80109f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80109fa:	633b      	str	r3, [r7, #48]	@ 0x30
 80109fc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80109fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010a00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010a02:	e841 2300 	strex	r3, r2, [r1]
 8010a06:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010a08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a0a:	2b00      	cmp	r3, #0
 8010a0c:	d1e6      	bne.n	80109dc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010a0e:	687b      	ldr	r3, [r7, #4]
 8010a10:	681b      	ldr	r3, [r3, #0]
 8010a12:	3308      	adds	r3, #8
 8010a14:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010a16:	693b      	ldr	r3, [r7, #16]
 8010a18:	e853 3f00 	ldrex	r3, [r3]
 8010a1c:	60fb      	str	r3, [r7, #12]
   return(result);
 8010a1e:	68fb      	ldr	r3, [r7, #12]
 8010a20:	f023 0301 	bic.w	r3, r3, #1
 8010a24:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010a26:	687b      	ldr	r3, [r7, #4]
 8010a28:	681b      	ldr	r3, [r3, #0]
 8010a2a:	3308      	adds	r3, #8
 8010a2c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010a2e:	61fa      	str	r2, [r7, #28]
 8010a30:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010a32:	69b9      	ldr	r1, [r7, #24]
 8010a34:	69fa      	ldr	r2, [r7, #28]
 8010a36:	e841 2300 	strex	r3, r2, [r1]
 8010a3a:	617b      	str	r3, [r7, #20]
   return(result);
 8010a3c:	697b      	ldr	r3, [r7, #20]
 8010a3e:	2b00      	cmp	r3, #0
 8010a40:	d1e5      	bne.n	8010a0e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8010a42:	687b      	ldr	r3, [r7, #4]
 8010a44:	2220      	movs	r2, #32
 8010a46:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8010a4a:	687b      	ldr	r3, [r7, #4]
 8010a4c:	2200      	movs	r2, #0
 8010a4e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010a52:	2303      	movs	r3, #3
 8010a54:	e012      	b.n	8010a7c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8010a56:	687b      	ldr	r3, [r7, #4]
 8010a58:	2220      	movs	r2, #32
 8010a5a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8010a5e:	687b      	ldr	r3, [r7, #4]
 8010a60:	2220      	movs	r2, #32
 8010a62:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010a66:	687b      	ldr	r3, [r7, #4]
 8010a68:	2200      	movs	r2, #0
 8010a6a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010a6c:	687b      	ldr	r3, [r7, #4]
 8010a6e:	2200      	movs	r2, #0
 8010a70:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8010a72:	687b      	ldr	r3, [r7, #4]
 8010a74:	2200      	movs	r2, #0
 8010a76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010a7a:	2300      	movs	r3, #0
}
 8010a7c:	4618      	mov	r0, r3
 8010a7e:	3758      	adds	r7, #88	@ 0x58
 8010a80:	46bd      	mov	sp, r7
 8010a82:	bd80      	pop	{r7, pc}

08010a84 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8010a84:	b580      	push	{r7, lr}
 8010a86:	b084      	sub	sp, #16
 8010a88:	af00      	add	r7, sp, #0
 8010a8a:	60f8      	str	r0, [r7, #12]
 8010a8c:	60b9      	str	r1, [r7, #8]
 8010a8e:	603b      	str	r3, [r7, #0]
 8010a90:	4613      	mov	r3, r2
 8010a92:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010a94:	e04f      	b.n	8010b36 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010a96:	69bb      	ldr	r3, [r7, #24]
 8010a98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010a9c:	d04b      	beq.n	8010b36 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010a9e:	f7f4 fa69 	bl	8004f74 <HAL_GetTick>
 8010aa2:	4602      	mov	r2, r0
 8010aa4:	683b      	ldr	r3, [r7, #0]
 8010aa6:	1ad3      	subs	r3, r2, r3
 8010aa8:	69ba      	ldr	r2, [r7, #24]
 8010aaa:	429a      	cmp	r2, r3
 8010aac:	d302      	bcc.n	8010ab4 <UART_WaitOnFlagUntilTimeout+0x30>
 8010aae:	69bb      	ldr	r3, [r7, #24]
 8010ab0:	2b00      	cmp	r3, #0
 8010ab2:	d101      	bne.n	8010ab8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8010ab4:	2303      	movs	r3, #3
 8010ab6:	e04e      	b.n	8010b56 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8010ab8:	68fb      	ldr	r3, [r7, #12]
 8010aba:	681b      	ldr	r3, [r3, #0]
 8010abc:	681b      	ldr	r3, [r3, #0]
 8010abe:	f003 0304 	and.w	r3, r3, #4
 8010ac2:	2b00      	cmp	r3, #0
 8010ac4:	d037      	beq.n	8010b36 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010ac6:	68bb      	ldr	r3, [r7, #8]
 8010ac8:	2b80      	cmp	r3, #128	@ 0x80
 8010aca:	d034      	beq.n	8010b36 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010acc:	68bb      	ldr	r3, [r7, #8]
 8010ace:	2b40      	cmp	r3, #64	@ 0x40
 8010ad0:	d031      	beq.n	8010b36 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8010ad2:	68fb      	ldr	r3, [r7, #12]
 8010ad4:	681b      	ldr	r3, [r3, #0]
 8010ad6:	69db      	ldr	r3, [r3, #28]
 8010ad8:	f003 0308 	and.w	r3, r3, #8
 8010adc:	2b08      	cmp	r3, #8
 8010ade:	d110      	bne.n	8010b02 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010ae0:	68fb      	ldr	r3, [r7, #12]
 8010ae2:	681b      	ldr	r3, [r3, #0]
 8010ae4:	2208      	movs	r2, #8
 8010ae6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010ae8:	68f8      	ldr	r0, [r7, #12]
 8010aea:	f000 f921 	bl	8010d30 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8010aee:	68fb      	ldr	r3, [r7, #12]
 8010af0:	2208      	movs	r2, #8
 8010af2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010af6:	68fb      	ldr	r3, [r7, #12]
 8010af8:	2200      	movs	r2, #0
 8010afa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8010afe:	2301      	movs	r3, #1
 8010b00:	e029      	b.n	8010b56 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8010b02:	68fb      	ldr	r3, [r7, #12]
 8010b04:	681b      	ldr	r3, [r3, #0]
 8010b06:	69db      	ldr	r3, [r3, #28]
 8010b08:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010b0c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010b10:	d111      	bne.n	8010b36 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010b12:	68fb      	ldr	r3, [r7, #12]
 8010b14:	681b      	ldr	r3, [r3, #0]
 8010b16:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010b1a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010b1c:	68f8      	ldr	r0, [r7, #12]
 8010b1e:	f000 f907 	bl	8010d30 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010b22:	68fb      	ldr	r3, [r7, #12]
 8010b24:	2220      	movs	r2, #32
 8010b26:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010b2a:	68fb      	ldr	r3, [r7, #12]
 8010b2c:	2200      	movs	r2, #0
 8010b2e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8010b32:	2303      	movs	r3, #3
 8010b34:	e00f      	b.n	8010b56 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010b36:	68fb      	ldr	r3, [r7, #12]
 8010b38:	681b      	ldr	r3, [r3, #0]
 8010b3a:	69da      	ldr	r2, [r3, #28]
 8010b3c:	68bb      	ldr	r3, [r7, #8]
 8010b3e:	4013      	ands	r3, r2
 8010b40:	68ba      	ldr	r2, [r7, #8]
 8010b42:	429a      	cmp	r2, r3
 8010b44:	bf0c      	ite	eq
 8010b46:	2301      	moveq	r3, #1
 8010b48:	2300      	movne	r3, #0
 8010b4a:	b2db      	uxtb	r3, r3
 8010b4c:	461a      	mov	r2, r3
 8010b4e:	79fb      	ldrb	r3, [r7, #7]
 8010b50:	429a      	cmp	r2, r3
 8010b52:	d0a0      	beq.n	8010a96 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010b54:	2300      	movs	r3, #0
}
 8010b56:	4618      	mov	r0, r3
 8010b58:	3710      	adds	r7, #16
 8010b5a:	46bd      	mov	sp, r7
 8010b5c:	bd80      	pop	{r7, pc}
	...

08010b60 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010b60:	b580      	push	{r7, lr}
 8010b62:	b096      	sub	sp, #88	@ 0x58
 8010b64:	af00      	add	r7, sp, #0
 8010b66:	60f8      	str	r0, [r7, #12]
 8010b68:	60b9      	str	r1, [r7, #8]
 8010b6a:	4613      	mov	r3, r2
 8010b6c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8010b6e:	68fb      	ldr	r3, [r7, #12]
 8010b70:	68ba      	ldr	r2, [r7, #8]
 8010b72:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8010b74:	68fb      	ldr	r3, [r7, #12]
 8010b76:	88fa      	ldrh	r2, [r7, #6]
 8010b78:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010b7c:	68fb      	ldr	r3, [r7, #12]
 8010b7e:	2200      	movs	r2, #0
 8010b80:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010b84:	68fb      	ldr	r3, [r7, #12]
 8010b86:	2222      	movs	r2, #34	@ 0x22
 8010b88:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8010b8c:	68fb      	ldr	r3, [r7, #12]
 8010b8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010b92:	2b00      	cmp	r3, #0
 8010b94:	d02d      	beq.n	8010bf2 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8010b96:	68fb      	ldr	r3, [r7, #12]
 8010b98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010b9c:	4a40      	ldr	r2, [pc, #256]	@ (8010ca0 <UART_Start_Receive_DMA+0x140>)
 8010b9e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8010ba0:	68fb      	ldr	r3, [r7, #12]
 8010ba2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010ba6:	4a3f      	ldr	r2, [pc, #252]	@ (8010ca4 <UART_Start_Receive_DMA+0x144>)
 8010ba8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8010baa:	68fb      	ldr	r3, [r7, #12]
 8010bac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010bb0:	4a3d      	ldr	r2, [pc, #244]	@ (8010ca8 <UART_Start_Receive_DMA+0x148>)
 8010bb2:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8010bb4:	68fb      	ldr	r3, [r7, #12]
 8010bb6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010bba:	2200      	movs	r2, #0
 8010bbc:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8010bbe:	68fb      	ldr	r3, [r7, #12]
 8010bc0:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8010bc4:	68fb      	ldr	r3, [r7, #12]
 8010bc6:	681b      	ldr	r3, [r3, #0]
 8010bc8:	3324      	adds	r3, #36	@ 0x24
 8010bca:	4619      	mov	r1, r3
 8010bcc:	68fb      	ldr	r3, [r7, #12]
 8010bce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010bd0:	461a      	mov	r2, r3
 8010bd2:	88fb      	ldrh	r3, [r7, #6]
 8010bd4:	f7f4 feee 	bl	80059b4 <HAL_DMA_Start_IT>
 8010bd8:	4603      	mov	r3, r0
 8010bda:	2b00      	cmp	r3, #0
 8010bdc:	d009      	beq.n	8010bf2 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8010bde:	68fb      	ldr	r3, [r7, #12]
 8010be0:	2210      	movs	r2, #16
 8010be2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8010be6:	68fb      	ldr	r3, [r7, #12]
 8010be8:	2220      	movs	r2, #32
 8010bea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8010bee:	2301      	movs	r3, #1
 8010bf0:	e051      	b.n	8010c96 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8010bf2:	68fb      	ldr	r3, [r7, #12]
 8010bf4:	691b      	ldr	r3, [r3, #16]
 8010bf6:	2b00      	cmp	r3, #0
 8010bf8:	d018      	beq.n	8010c2c <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010bfa:	68fb      	ldr	r3, [r7, #12]
 8010bfc:	681b      	ldr	r3, [r3, #0]
 8010bfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010c02:	e853 3f00 	ldrex	r3, [r3]
 8010c06:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010c08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8010c0e:	657b      	str	r3, [r7, #84]	@ 0x54
 8010c10:	68fb      	ldr	r3, [r7, #12]
 8010c12:	681b      	ldr	r3, [r3, #0]
 8010c14:	461a      	mov	r2, r3
 8010c16:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010c18:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010c1a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010c1c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010c1e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010c20:	e841 2300 	strex	r3, r2, [r1]
 8010c24:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8010c26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010c28:	2b00      	cmp	r3, #0
 8010c2a:	d1e6      	bne.n	8010bfa <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010c2c:	68fb      	ldr	r3, [r7, #12]
 8010c2e:	681b      	ldr	r3, [r3, #0]
 8010c30:	3308      	adds	r3, #8
 8010c32:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c36:	e853 3f00 	ldrex	r3, [r3]
 8010c3a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c3e:	f043 0301 	orr.w	r3, r3, #1
 8010c42:	653b      	str	r3, [r7, #80]	@ 0x50
 8010c44:	68fb      	ldr	r3, [r7, #12]
 8010c46:	681b      	ldr	r3, [r3, #0]
 8010c48:	3308      	adds	r3, #8
 8010c4a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010c4c:	637a      	str	r2, [r7, #52]	@ 0x34
 8010c4e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010c50:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8010c52:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010c54:	e841 2300 	strex	r3, r2, [r1]
 8010c58:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8010c5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010c5c:	2b00      	cmp	r3, #0
 8010c5e:	d1e5      	bne.n	8010c2c <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010c60:	68fb      	ldr	r3, [r7, #12]
 8010c62:	681b      	ldr	r3, [r3, #0]
 8010c64:	3308      	adds	r3, #8
 8010c66:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c68:	697b      	ldr	r3, [r7, #20]
 8010c6a:	e853 3f00 	ldrex	r3, [r3]
 8010c6e:	613b      	str	r3, [r7, #16]
   return(result);
 8010c70:	693b      	ldr	r3, [r7, #16]
 8010c72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010c76:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010c78:	68fb      	ldr	r3, [r7, #12]
 8010c7a:	681b      	ldr	r3, [r3, #0]
 8010c7c:	3308      	adds	r3, #8
 8010c7e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010c80:	623a      	str	r2, [r7, #32]
 8010c82:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010c84:	69f9      	ldr	r1, [r7, #28]
 8010c86:	6a3a      	ldr	r2, [r7, #32]
 8010c88:	e841 2300 	strex	r3, r2, [r1]
 8010c8c:	61bb      	str	r3, [r7, #24]
   return(result);
 8010c8e:	69bb      	ldr	r3, [r7, #24]
 8010c90:	2b00      	cmp	r3, #0
 8010c92:	d1e5      	bne.n	8010c60 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8010c94:	2300      	movs	r3, #0
}
 8010c96:	4618      	mov	r0, r3
 8010c98:	3758      	adds	r7, #88	@ 0x58
 8010c9a:	46bd      	mov	sp, r7
 8010c9c:	bd80      	pop	{r7, pc}
 8010c9e:	bf00      	nop
 8010ca0:	08010dfd 	.word	0x08010dfd
 8010ca4:	08010f25 	.word	0x08010f25
 8010ca8:	08010f63 	.word	0x08010f63

08010cac <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8010cac:	b480      	push	{r7}
 8010cae:	b08f      	sub	sp, #60	@ 0x3c
 8010cb0:	af00      	add	r7, sp, #0
 8010cb2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8010cb4:	687b      	ldr	r3, [r7, #4]
 8010cb6:	681b      	ldr	r3, [r3, #0]
 8010cb8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010cba:	6a3b      	ldr	r3, [r7, #32]
 8010cbc:	e853 3f00 	ldrex	r3, [r3]
 8010cc0:	61fb      	str	r3, [r7, #28]
   return(result);
 8010cc2:	69fb      	ldr	r3, [r7, #28]
 8010cc4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8010cc8:	637b      	str	r3, [r7, #52]	@ 0x34
 8010cca:	687b      	ldr	r3, [r7, #4]
 8010ccc:	681b      	ldr	r3, [r3, #0]
 8010cce:	461a      	mov	r2, r3
 8010cd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010cd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010cd4:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010cd6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010cd8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010cda:	e841 2300 	strex	r3, r2, [r1]
 8010cde:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010ce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ce2:	2b00      	cmp	r3, #0
 8010ce4:	d1e6      	bne.n	8010cb4 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8010ce6:	687b      	ldr	r3, [r7, #4]
 8010ce8:	681b      	ldr	r3, [r3, #0]
 8010cea:	3308      	adds	r3, #8
 8010cec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010cee:	68fb      	ldr	r3, [r7, #12]
 8010cf0:	e853 3f00 	ldrex	r3, [r3]
 8010cf4:	60bb      	str	r3, [r7, #8]
   return(result);
 8010cf6:	68bb      	ldr	r3, [r7, #8]
 8010cf8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8010cfc:	633b      	str	r3, [r7, #48]	@ 0x30
 8010cfe:	687b      	ldr	r3, [r7, #4]
 8010d00:	681b      	ldr	r3, [r3, #0]
 8010d02:	3308      	adds	r3, #8
 8010d04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010d06:	61ba      	str	r2, [r7, #24]
 8010d08:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010d0a:	6979      	ldr	r1, [r7, #20]
 8010d0c:	69ba      	ldr	r2, [r7, #24]
 8010d0e:	e841 2300 	strex	r3, r2, [r1]
 8010d12:	613b      	str	r3, [r7, #16]
   return(result);
 8010d14:	693b      	ldr	r3, [r7, #16]
 8010d16:	2b00      	cmp	r3, #0
 8010d18:	d1e5      	bne.n	8010ce6 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010d1a:	687b      	ldr	r3, [r7, #4]
 8010d1c:	2220      	movs	r2, #32
 8010d1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8010d22:	bf00      	nop
 8010d24:	373c      	adds	r7, #60	@ 0x3c
 8010d26:	46bd      	mov	sp, r7
 8010d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d2c:	4770      	bx	lr
	...

08010d30 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8010d30:	b480      	push	{r7}
 8010d32:	b095      	sub	sp, #84	@ 0x54
 8010d34:	af00      	add	r7, sp, #0
 8010d36:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010d38:	687b      	ldr	r3, [r7, #4]
 8010d3a:	681b      	ldr	r3, [r3, #0]
 8010d3c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010d3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010d40:	e853 3f00 	ldrex	r3, [r3]
 8010d44:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8010d46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d48:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010d4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010d4e:	687b      	ldr	r3, [r7, #4]
 8010d50:	681b      	ldr	r3, [r3, #0]
 8010d52:	461a      	mov	r2, r3
 8010d54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010d56:	643b      	str	r3, [r7, #64]	@ 0x40
 8010d58:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010d5a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8010d5c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010d5e:	e841 2300 	strex	r3, r2, [r1]
 8010d62:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010d64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d66:	2b00      	cmp	r3, #0
 8010d68:	d1e6      	bne.n	8010d38 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8010d6a:	687b      	ldr	r3, [r7, #4]
 8010d6c:	681b      	ldr	r3, [r3, #0]
 8010d6e:	3308      	adds	r3, #8
 8010d70:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010d72:	6a3b      	ldr	r3, [r7, #32]
 8010d74:	e853 3f00 	ldrex	r3, [r3]
 8010d78:	61fb      	str	r3, [r7, #28]
   return(result);
 8010d7a:	69fa      	ldr	r2, [r7, #28]
 8010d7c:	4b1e      	ldr	r3, [pc, #120]	@ (8010df8 <UART_EndRxTransfer+0xc8>)
 8010d7e:	4013      	ands	r3, r2
 8010d80:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010d82:	687b      	ldr	r3, [r7, #4]
 8010d84:	681b      	ldr	r3, [r3, #0]
 8010d86:	3308      	adds	r3, #8
 8010d88:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010d8a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010d8c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010d8e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010d90:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010d92:	e841 2300 	strex	r3, r2, [r1]
 8010d96:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010d98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d9a:	2b00      	cmp	r3, #0
 8010d9c:	d1e5      	bne.n	8010d6a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010d9e:	687b      	ldr	r3, [r7, #4]
 8010da0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010da2:	2b01      	cmp	r3, #1
 8010da4:	d118      	bne.n	8010dd8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010da6:	687b      	ldr	r3, [r7, #4]
 8010da8:	681b      	ldr	r3, [r3, #0]
 8010daa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010dac:	68fb      	ldr	r3, [r7, #12]
 8010dae:	e853 3f00 	ldrex	r3, [r3]
 8010db2:	60bb      	str	r3, [r7, #8]
   return(result);
 8010db4:	68bb      	ldr	r3, [r7, #8]
 8010db6:	f023 0310 	bic.w	r3, r3, #16
 8010dba:	647b      	str	r3, [r7, #68]	@ 0x44
 8010dbc:	687b      	ldr	r3, [r7, #4]
 8010dbe:	681b      	ldr	r3, [r3, #0]
 8010dc0:	461a      	mov	r2, r3
 8010dc2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010dc4:	61bb      	str	r3, [r7, #24]
 8010dc6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010dc8:	6979      	ldr	r1, [r7, #20]
 8010dca:	69ba      	ldr	r2, [r7, #24]
 8010dcc:	e841 2300 	strex	r3, r2, [r1]
 8010dd0:	613b      	str	r3, [r7, #16]
   return(result);
 8010dd2:	693b      	ldr	r3, [r7, #16]
 8010dd4:	2b00      	cmp	r3, #0
 8010dd6:	d1e6      	bne.n	8010da6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010dd8:	687b      	ldr	r3, [r7, #4]
 8010dda:	2220      	movs	r2, #32
 8010ddc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010de0:	687b      	ldr	r3, [r7, #4]
 8010de2:	2200      	movs	r2, #0
 8010de4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8010de6:	687b      	ldr	r3, [r7, #4]
 8010de8:	2200      	movs	r2, #0
 8010dea:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8010dec:	bf00      	nop
 8010dee:	3754      	adds	r7, #84	@ 0x54
 8010df0:	46bd      	mov	sp, r7
 8010df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010df6:	4770      	bx	lr
 8010df8:	effffffe 	.word	0xeffffffe

08010dfc <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8010dfc:	b580      	push	{r7, lr}
 8010dfe:	b09c      	sub	sp, #112	@ 0x70
 8010e00:	af00      	add	r7, sp, #0
 8010e02:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010e04:	687b      	ldr	r3, [r7, #4]
 8010e06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010e08:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8010e0a:	687b      	ldr	r3, [r7, #4]
 8010e0c:	69db      	ldr	r3, [r3, #28]
 8010e0e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010e12:	d071      	beq.n	8010ef8 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 8010e14:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010e16:	2200      	movs	r2, #0
 8010e18:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010e1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010e1e:	681b      	ldr	r3, [r3, #0]
 8010e20:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010e24:	e853 3f00 	ldrex	r3, [r3]
 8010e28:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8010e2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010e2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010e30:	66bb      	str	r3, [r7, #104]	@ 0x68
 8010e32:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010e34:	681b      	ldr	r3, [r3, #0]
 8010e36:	461a      	mov	r2, r3
 8010e38:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010e3a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010e3c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e3e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010e40:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010e42:	e841 2300 	strex	r3, r2, [r1]
 8010e46:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8010e48:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010e4a:	2b00      	cmp	r3, #0
 8010e4c:	d1e6      	bne.n	8010e1c <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010e4e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010e50:	681b      	ldr	r3, [r3, #0]
 8010e52:	3308      	adds	r3, #8
 8010e54:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e58:	e853 3f00 	ldrex	r3, [r3]
 8010e5c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010e5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010e60:	f023 0301 	bic.w	r3, r3, #1
 8010e64:	667b      	str	r3, [r7, #100]	@ 0x64
 8010e66:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010e68:	681b      	ldr	r3, [r3, #0]
 8010e6a:	3308      	adds	r3, #8
 8010e6c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8010e6e:	647a      	str	r2, [r7, #68]	@ 0x44
 8010e70:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e72:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010e74:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010e76:	e841 2300 	strex	r3, r2, [r1]
 8010e7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010e7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010e7e:	2b00      	cmp	r3, #0
 8010e80:	d1e5      	bne.n	8010e4e <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010e82:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010e84:	681b      	ldr	r3, [r3, #0]
 8010e86:	3308      	adds	r3, #8
 8010e88:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e8c:	e853 3f00 	ldrex	r3, [r3]
 8010e90:	623b      	str	r3, [r7, #32]
   return(result);
 8010e92:	6a3b      	ldr	r3, [r7, #32]
 8010e94:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010e98:	663b      	str	r3, [r7, #96]	@ 0x60
 8010e9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010e9c:	681b      	ldr	r3, [r3, #0]
 8010e9e:	3308      	adds	r3, #8
 8010ea0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8010ea2:	633a      	str	r2, [r7, #48]	@ 0x30
 8010ea4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ea6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010ea8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010eaa:	e841 2300 	strex	r3, r2, [r1]
 8010eae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010eb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010eb2:	2b00      	cmp	r3, #0
 8010eb4:	d1e5      	bne.n	8010e82 <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8010eb6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010eb8:	2220      	movs	r2, #32
 8010eba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010ebe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010ec0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010ec2:	2b01      	cmp	r3, #1
 8010ec4:	d118      	bne.n	8010ef8 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010ec6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010ec8:	681b      	ldr	r3, [r3, #0]
 8010eca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010ecc:	693b      	ldr	r3, [r7, #16]
 8010ece:	e853 3f00 	ldrex	r3, [r3]
 8010ed2:	60fb      	str	r3, [r7, #12]
   return(result);
 8010ed4:	68fb      	ldr	r3, [r7, #12]
 8010ed6:	f023 0310 	bic.w	r3, r3, #16
 8010eda:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010edc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010ede:	681b      	ldr	r3, [r3, #0]
 8010ee0:	461a      	mov	r2, r3
 8010ee2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010ee4:	61fb      	str	r3, [r7, #28]
 8010ee6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ee8:	69b9      	ldr	r1, [r7, #24]
 8010eea:	69fa      	ldr	r2, [r7, #28]
 8010eec:	e841 2300 	strex	r3, r2, [r1]
 8010ef0:	617b      	str	r3, [r7, #20]
   return(result);
 8010ef2:	697b      	ldr	r3, [r7, #20]
 8010ef4:	2b00      	cmp	r3, #0
 8010ef6:	d1e6      	bne.n	8010ec6 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010ef8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010efa:	2200      	movs	r2, #0
 8010efc:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010efe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010f00:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010f02:	2b01      	cmp	r3, #1
 8010f04:	d107      	bne.n	8010f16 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010f06:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010f08:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010f0c:	4619      	mov	r1, r3
 8010f0e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8010f10:	f7f0 fc7e 	bl	8001810 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010f14:	e002      	b.n	8010f1c <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 8010f16:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8010f18:	f7fe fee2 	bl	800fce0 <HAL_UART_RxCpltCallback>
}
 8010f1c:	bf00      	nop
 8010f1e:	3770      	adds	r7, #112	@ 0x70
 8010f20:	46bd      	mov	sp, r7
 8010f22:	bd80      	pop	{r7, pc}

08010f24 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8010f24:	b580      	push	{r7, lr}
 8010f26:	b084      	sub	sp, #16
 8010f28:	af00      	add	r7, sp, #0
 8010f2a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010f2c:	687b      	ldr	r3, [r7, #4]
 8010f2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010f30:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8010f32:	68fb      	ldr	r3, [r7, #12]
 8010f34:	2201      	movs	r2, #1
 8010f36:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010f38:	68fb      	ldr	r3, [r7, #12]
 8010f3a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010f3c:	2b01      	cmp	r3, #1
 8010f3e:	d109      	bne.n	8010f54 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8010f40:	68fb      	ldr	r3, [r7, #12]
 8010f42:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010f46:	085b      	lsrs	r3, r3, #1
 8010f48:	b29b      	uxth	r3, r3
 8010f4a:	4619      	mov	r1, r3
 8010f4c:	68f8      	ldr	r0, [r7, #12]
 8010f4e:	f7f0 fc5f 	bl	8001810 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010f52:	e002      	b.n	8010f5a <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8010f54:	68f8      	ldr	r0, [r7, #12]
 8010f56:	f7fe fecd 	bl	800fcf4 <HAL_UART_RxHalfCpltCallback>
}
 8010f5a:	bf00      	nop
 8010f5c:	3710      	adds	r7, #16
 8010f5e:	46bd      	mov	sp, r7
 8010f60:	bd80      	pop	{r7, pc}

08010f62 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8010f62:	b580      	push	{r7, lr}
 8010f64:	b086      	sub	sp, #24
 8010f66:	af00      	add	r7, sp, #0
 8010f68:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010f6a:	687b      	ldr	r3, [r7, #4]
 8010f6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010f6e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8010f70:	697b      	ldr	r3, [r7, #20]
 8010f72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010f76:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8010f78:	697b      	ldr	r3, [r7, #20]
 8010f7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010f7e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8010f80:	697b      	ldr	r3, [r7, #20]
 8010f82:	681b      	ldr	r3, [r3, #0]
 8010f84:	689b      	ldr	r3, [r3, #8]
 8010f86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010f8a:	2b80      	cmp	r3, #128	@ 0x80
 8010f8c:	d109      	bne.n	8010fa2 <UART_DMAError+0x40>
 8010f8e:	693b      	ldr	r3, [r7, #16]
 8010f90:	2b21      	cmp	r3, #33	@ 0x21
 8010f92:	d106      	bne.n	8010fa2 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8010f94:	697b      	ldr	r3, [r7, #20]
 8010f96:	2200      	movs	r2, #0
 8010f98:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8010f9c:	6978      	ldr	r0, [r7, #20]
 8010f9e:	f7ff fe85 	bl	8010cac <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8010fa2:	697b      	ldr	r3, [r7, #20]
 8010fa4:	681b      	ldr	r3, [r3, #0]
 8010fa6:	689b      	ldr	r3, [r3, #8]
 8010fa8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010fac:	2b40      	cmp	r3, #64	@ 0x40
 8010fae:	d109      	bne.n	8010fc4 <UART_DMAError+0x62>
 8010fb0:	68fb      	ldr	r3, [r7, #12]
 8010fb2:	2b22      	cmp	r3, #34	@ 0x22
 8010fb4:	d106      	bne.n	8010fc4 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8010fb6:	697b      	ldr	r3, [r7, #20]
 8010fb8:	2200      	movs	r2, #0
 8010fba:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8010fbe:	6978      	ldr	r0, [r7, #20]
 8010fc0:	f7ff feb6 	bl	8010d30 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8010fc4:	697b      	ldr	r3, [r7, #20]
 8010fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010fca:	f043 0210 	orr.w	r2, r3, #16
 8010fce:	697b      	ldr	r3, [r7, #20]
 8010fd0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8010fd4:	6978      	ldr	r0, [r7, #20]
 8010fd6:	f7fe fe97 	bl	800fd08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010fda:	bf00      	nop
 8010fdc:	3718      	adds	r7, #24
 8010fde:	46bd      	mov	sp, r7
 8010fe0:	bd80      	pop	{r7, pc}

08010fe2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8010fe2:	b580      	push	{r7, lr}
 8010fe4:	b084      	sub	sp, #16
 8010fe6:	af00      	add	r7, sp, #0
 8010fe8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010fea:	687b      	ldr	r3, [r7, #4]
 8010fec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010fee:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8010ff0:	68fb      	ldr	r3, [r7, #12]
 8010ff2:	2200      	movs	r2, #0
 8010ff4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8010ff8:	68f8      	ldr	r0, [r7, #12]
 8010ffa:	f7fe fe85 	bl	800fd08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010ffe:	bf00      	nop
 8011000:	3710      	adds	r7, #16
 8011002:	46bd      	mov	sp, r7
 8011004:	bd80      	pop	{r7, pc}

08011006 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8011006:	b580      	push	{r7, lr}
 8011008:	b088      	sub	sp, #32
 801100a:	af00      	add	r7, sp, #0
 801100c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801100e:	687b      	ldr	r3, [r7, #4]
 8011010:	681b      	ldr	r3, [r3, #0]
 8011012:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011014:	68fb      	ldr	r3, [r7, #12]
 8011016:	e853 3f00 	ldrex	r3, [r3]
 801101a:	60bb      	str	r3, [r7, #8]
   return(result);
 801101c:	68bb      	ldr	r3, [r7, #8]
 801101e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011022:	61fb      	str	r3, [r7, #28]
 8011024:	687b      	ldr	r3, [r7, #4]
 8011026:	681b      	ldr	r3, [r3, #0]
 8011028:	461a      	mov	r2, r3
 801102a:	69fb      	ldr	r3, [r7, #28]
 801102c:	61bb      	str	r3, [r7, #24]
 801102e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011030:	6979      	ldr	r1, [r7, #20]
 8011032:	69ba      	ldr	r2, [r7, #24]
 8011034:	e841 2300 	strex	r3, r2, [r1]
 8011038:	613b      	str	r3, [r7, #16]
   return(result);
 801103a:	693b      	ldr	r3, [r7, #16]
 801103c:	2b00      	cmp	r3, #0
 801103e:	d1e6      	bne.n	801100e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8011040:	687b      	ldr	r3, [r7, #4]
 8011042:	2220      	movs	r2, #32
 8011044:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8011048:	687b      	ldr	r3, [r7, #4]
 801104a:	2200      	movs	r2, #0
 801104c:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 801104e:	6878      	ldr	r0, [r7, #4]
 8011050:	f7fe fe3c 	bl	800fccc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011054:	bf00      	nop
 8011056:	3720      	adds	r7, #32
 8011058:	46bd      	mov	sp, r7
 801105a:	bd80      	pop	{r7, pc}

0801105c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 801105c:	b480      	push	{r7}
 801105e:	b083      	sub	sp, #12
 8011060:	af00      	add	r7, sp, #0
 8011062:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8011064:	bf00      	nop
 8011066:	370c      	adds	r7, #12
 8011068:	46bd      	mov	sp, r7
 801106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801106e:	4770      	bx	lr

08011070 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8011070:	b480      	push	{r7}
 8011072:	b083      	sub	sp, #12
 8011074:	af00      	add	r7, sp, #0
 8011076:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8011078:	bf00      	nop
 801107a:	370c      	adds	r7, #12
 801107c:	46bd      	mov	sp, r7
 801107e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011082:	4770      	bx	lr

08011084 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8011084:	b480      	push	{r7}
 8011086:	b083      	sub	sp, #12
 8011088:	af00      	add	r7, sp, #0
 801108a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 801108c:	bf00      	nop
 801108e:	370c      	adds	r7, #12
 8011090:	46bd      	mov	sp, r7
 8011092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011096:	4770      	bx	lr

08011098 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8011098:	b480      	push	{r7}
 801109a:	b085      	sub	sp, #20
 801109c:	af00      	add	r7, sp, #0
 801109e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80110a0:	687b      	ldr	r3, [r7, #4]
 80110a2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80110a6:	2b01      	cmp	r3, #1
 80110a8:	d101      	bne.n	80110ae <HAL_UARTEx_DisableFifoMode+0x16>
 80110aa:	2302      	movs	r3, #2
 80110ac:	e027      	b.n	80110fe <HAL_UARTEx_DisableFifoMode+0x66>
 80110ae:	687b      	ldr	r3, [r7, #4]
 80110b0:	2201      	movs	r2, #1
 80110b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80110b6:	687b      	ldr	r3, [r7, #4]
 80110b8:	2224      	movs	r2, #36	@ 0x24
 80110ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80110be:	687b      	ldr	r3, [r7, #4]
 80110c0:	681b      	ldr	r3, [r3, #0]
 80110c2:	681b      	ldr	r3, [r3, #0]
 80110c4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80110c6:	687b      	ldr	r3, [r7, #4]
 80110c8:	681b      	ldr	r3, [r3, #0]
 80110ca:	681a      	ldr	r2, [r3, #0]
 80110cc:	687b      	ldr	r3, [r7, #4]
 80110ce:	681b      	ldr	r3, [r3, #0]
 80110d0:	f022 0201 	bic.w	r2, r2, #1
 80110d4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80110d6:	68fb      	ldr	r3, [r7, #12]
 80110d8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80110dc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80110de:	687b      	ldr	r3, [r7, #4]
 80110e0:	2200      	movs	r2, #0
 80110e2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80110e4:	687b      	ldr	r3, [r7, #4]
 80110e6:	681b      	ldr	r3, [r3, #0]
 80110e8:	68fa      	ldr	r2, [r7, #12]
 80110ea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80110ec:	687b      	ldr	r3, [r7, #4]
 80110ee:	2220      	movs	r2, #32
 80110f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80110f4:	687b      	ldr	r3, [r7, #4]
 80110f6:	2200      	movs	r2, #0
 80110f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80110fc:	2300      	movs	r3, #0
}
 80110fe:	4618      	mov	r0, r3
 8011100:	3714      	adds	r7, #20
 8011102:	46bd      	mov	sp, r7
 8011104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011108:	4770      	bx	lr

0801110a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801110a:	b580      	push	{r7, lr}
 801110c:	b084      	sub	sp, #16
 801110e:	af00      	add	r7, sp, #0
 8011110:	6078      	str	r0, [r7, #4]
 8011112:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011114:	687b      	ldr	r3, [r7, #4]
 8011116:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801111a:	2b01      	cmp	r3, #1
 801111c:	d101      	bne.n	8011122 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 801111e:	2302      	movs	r3, #2
 8011120:	e02d      	b.n	801117e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8011122:	687b      	ldr	r3, [r7, #4]
 8011124:	2201      	movs	r2, #1
 8011126:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801112a:	687b      	ldr	r3, [r7, #4]
 801112c:	2224      	movs	r2, #36	@ 0x24
 801112e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011132:	687b      	ldr	r3, [r7, #4]
 8011134:	681b      	ldr	r3, [r3, #0]
 8011136:	681b      	ldr	r3, [r3, #0]
 8011138:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801113a:	687b      	ldr	r3, [r7, #4]
 801113c:	681b      	ldr	r3, [r3, #0]
 801113e:	681a      	ldr	r2, [r3, #0]
 8011140:	687b      	ldr	r3, [r7, #4]
 8011142:	681b      	ldr	r3, [r3, #0]
 8011144:	f022 0201 	bic.w	r2, r2, #1
 8011148:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 801114a:	687b      	ldr	r3, [r7, #4]
 801114c:	681b      	ldr	r3, [r3, #0]
 801114e:	689b      	ldr	r3, [r3, #8]
 8011150:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8011154:	687b      	ldr	r3, [r7, #4]
 8011156:	681b      	ldr	r3, [r3, #0]
 8011158:	683a      	ldr	r2, [r7, #0]
 801115a:	430a      	orrs	r2, r1
 801115c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801115e:	6878      	ldr	r0, [r7, #4]
 8011160:	f000 f8a4 	bl	80112ac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011164:	687b      	ldr	r3, [r7, #4]
 8011166:	681b      	ldr	r3, [r3, #0]
 8011168:	68fa      	ldr	r2, [r7, #12]
 801116a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801116c:	687b      	ldr	r3, [r7, #4]
 801116e:	2220      	movs	r2, #32
 8011170:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011174:	687b      	ldr	r3, [r7, #4]
 8011176:	2200      	movs	r2, #0
 8011178:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801117c:	2300      	movs	r3, #0
}
 801117e:	4618      	mov	r0, r3
 8011180:	3710      	adds	r7, #16
 8011182:	46bd      	mov	sp, r7
 8011184:	bd80      	pop	{r7, pc}

08011186 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011186:	b580      	push	{r7, lr}
 8011188:	b084      	sub	sp, #16
 801118a:	af00      	add	r7, sp, #0
 801118c:	6078      	str	r0, [r7, #4]
 801118e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011190:	687b      	ldr	r3, [r7, #4]
 8011192:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011196:	2b01      	cmp	r3, #1
 8011198:	d101      	bne.n	801119e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 801119a:	2302      	movs	r3, #2
 801119c:	e02d      	b.n	80111fa <HAL_UARTEx_SetRxFifoThreshold+0x74>
 801119e:	687b      	ldr	r3, [r7, #4]
 80111a0:	2201      	movs	r2, #1
 80111a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80111a6:	687b      	ldr	r3, [r7, #4]
 80111a8:	2224      	movs	r2, #36	@ 0x24
 80111aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80111ae:	687b      	ldr	r3, [r7, #4]
 80111b0:	681b      	ldr	r3, [r3, #0]
 80111b2:	681b      	ldr	r3, [r3, #0]
 80111b4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80111b6:	687b      	ldr	r3, [r7, #4]
 80111b8:	681b      	ldr	r3, [r3, #0]
 80111ba:	681a      	ldr	r2, [r3, #0]
 80111bc:	687b      	ldr	r3, [r7, #4]
 80111be:	681b      	ldr	r3, [r3, #0]
 80111c0:	f022 0201 	bic.w	r2, r2, #1
 80111c4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80111c6:	687b      	ldr	r3, [r7, #4]
 80111c8:	681b      	ldr	r3, [r3, #0]
 80111ca:	689b      	ldr	r3, [r3, #8]
 80111cc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80111d0:	687b      	ldr	r3, [r7, #4]
 80111d2:	681b      	ldr	r3, [r3, #0]
 80111d4:	683a      	ldr	r2, [r7, #0]
 80111d6:	430a      	orrs	r2, r1
 80111d8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80111da:	6878      	ldr	r0, [r7, #4]
 80111dc:	f000 f866 	bl	80112ac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80111e0:	687b      	ldr	r3, [r7, #4]
 80111e2:	681b      	ldr	r3, [r3, #0]
 80111e4:	68fa      	ldr	r2, [r7, #12]
 80111e6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80111e8:	687b      	ldr	r3, [r7, #4]
 80111ea:	2220      	movs	r2, #32
 80111ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80111f0:	687b      	ldr	r3, [r7, #4]
 80111f2:	2200      	movs	r2, #0
 80111f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80111f8:	2300      	movs	r3, #0
}
 80111fa:	4618      	mov	r0, r3
 80111fc:	3710      	adds	r7, #16
 80111fe:	46bd      	mov	sp, r7
 8011200:	bd80      	pop	{r7, pc}

08011202 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8011202:	b580      	push	{r7, lr}
 8011204:	b08c      	sub	sp, #48	@ 0x30
 8011206:	af00      	add	r7, sp, #0
 8011208:	60f8      	str	r0, [r7, #12]
 801120a:	60b9      	str	r1, [r7, #8]
 801120c:	4613      	mov	r3, r2
 801120e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8011210:	68fb      	ldr	r3, [r7, #12]
 8011212:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011216:	2b20      	cmp	r3, #32
 8011218:	d142      	bne.n	80112a0 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 801121a:	68bb      	ldr	r3, [r7, #8]
 801121c:	2b00      	cmp	r3, #0
 801121e:	d002      	beq.n	8011226 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8011220:	88fb      	ldrh	r3, [r7, #6]
 8011222:	2b00      	cmp	r3, #0
 8011224:	d101      	bne.n	801122a <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8011226:	2301      	movs	r3, #1
 8011228:	e03b      	b.n	80112a2 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 801122a:	68fb      	ldr	r3, [r7, #12]
 801122c:	2201      	movs	r2, #1
 801122e:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011230:	68fb      	ldr	r3, [r7, #12]
 8011232:	2200      	movs	r2, #0
 8011234:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8011236:	88fb      	ldrh	r3, [r7, #6]
 8011238:	461a      	mov	r2, r3
 801123a:	68b9      	ldr	r1, [r7, #8]
 801123c:	68f8      	ldr	r0, [r7, #12]
 801123e:	f7ff fc8f 	bl	8010b60 <UART_Start_Receive_DMA>
 8011242:	4603      	mov	r3, r0
 8011244:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8011248:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801124c:	2b00      	cmp	r3, #0
 801124e:	d124      	bne.n	801129a <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011250:	68fb      	ldr	r3, [r7, #12]
 8011252:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011254:	2b01      	cmp	r3, #1
 8011256:	d11d      	bne.n	8011294 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011258:	68fb      	ldr	r3, [r7, #12]
 801125a:	681b      	ldr	r3, [r3, #0]
 801125c:	2210      	movs	r2, #16
 801125e:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011260:	68fb      	ldr	r3, [r7, #12]
 8011262:	681b      	ldr	r3, [r3, #0]
 8011264:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011266:	69bb      	ldr	r3, [r7, #24]
 8011268:	e853 3f00 	ldrex	r3, [r3]
 801126c:	617b      	str	r3, [r7, #20]
   return(result);
 801126e:	697b      	ldr	r3, [r7, #20]
 8011270:	f043 0310 	orr.w	r3, r3, #16
 8011274:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011276:	68fb      	ldr	r3, [r7, #12]
 8011278:	681b      	ldr	r3, [r3, #0]
 801127a:	461a      	mov	r2, r3
 801127c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801127e:	627b      	str	r3, [r7, #36]	@ 0x24
 8011280:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011282:	6a39      	ldr	r1, [r7, #32]
 8011284:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011286:	e841 2300 	strex	r3, r2, [r1]
 801128a:	61fb      	str	r3, [r7, #28]
   return(result);
 801128c:	69fb      	ldr	r3, [r7, #28]
 801128e:	2b00      	cmp	r3, #0
 8011290:	d1e6      	bne.n	8011260 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 8011292:	e002      	b.n	801129a <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8011294:	2301      	movs	r3, #1
 8011296:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 801129a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801129e:	e000      	b.n	80112a2 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80112a0:	2302      	movs	r3, #2
  }
}
 80112a2:	4618      	mov	r0, r3
 80112a4:	3730      	adds	r7, #48	@ 0x30
 80112a6:	46bd      	mov	sp, r7
 80112a8:	bd80      	pop	{r7, pc}
	...

080112ac <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80112ac:	b480      	push	{r7}
 80112ae:	b085      	sub	sp, #20
 80112b0:	af00      	add	r7, sp, #0
 80112b2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80112b4:	687b      	ldr	r3, [r7, #4]
 80112b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80112b8:	2b00      	cmp	r3, #0
 80112ba:	d108      	bne.n	80112ce <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80112bc:	687b      	ldr	r3, [r7, #4]
 80112be:	2201      	movs	r2, #1
 80112c0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80112c4:	687b      	ldr	r3, [r7, #4]
 80112c6:	2201      	movs	r2, #1
 80112c8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80112cc:	e031      	b.n	8011332 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80112ce:	2310      	movs	r3, #16
 80112d0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80112d2:	2310      	movs	r3, #16
 80112d4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80112d6:	687b      	ldr	r3, [r7, #4]
 80112d8:	681b      	ldr	r3, [r3, #0]
 80112da:	689b      	ldr	r3, [r3, #8]
 80112dc:	0e5b      	lsrs	r3, r3, #25
 80112de:	b2db      	uxtb	r3, r3
 80112e0:	f003 0307 	and.w	r3, r3, #7
 80112e4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80112e6:	687b      	ldr	r3, [r7, #4]
 80112e8:	681b      	ldr	r3, [r3, #0]
 80112ea:	689b      	ldr	r3, [r3, #8]
 80112ec:	0f5b      	lsrs	r3, r3, #29
 80112ee:	b2db      	uxtb	r3, r3
 80112f0:	f003 0307 	and.w	r3, r3, #7
 80112f4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80112f6:	7bbb      	ldrb	r3, [r7, #14]
 80112f8:	7b3a      	ldrb	r2, [r7, #12]
 80112fa:	4911      	ldr	r1, [pc, #68]	@ (8011340 <UARTEx_SetNbDataToProcess+0x94>)
 80112fc:	5c8a      	ldrb	r2, [r1, r2]
 80112fe:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8011302:	7b3a      	ldrb	r2, [r7, #12]
 8011304:	490f      	ldr	r1, [pc, #60]	@ (8011344 <UARTEx_SetNbDataToProcess+0x98>)
 8011306:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011308:	fb93 f3f2 	sdiv	r3, r3, r2
 801130c:	b29a      	uxth	r2, r3
 801130e:	687b      	ldr	r3, [r7, #4]
 8011310:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011314:	7bfb      	ldrb	r3, [r7, #15]
 8011316:	7b7a      	ldrb	r2, [r7, #13]
 8011318:	4909      	ldr	r1, [pc, #36]	@ (8011340 <UARTEx_SetNbDataToProcess+0x94>)
 801131a:	5c8a      	ldrb	r2, [r1, r2]
 801131c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8011320:	7b7a      	ldrb	r2, [r7, #13]
 8011322:	4908      	ldr	r1, [pc, #32]	@ (8011344 <UARTEx_SetNbDataToProcess+0x98>)
 8011324:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011326:	fb93 f3f2 	sdiv	r3, r3, r2
 801132a:	b29a      	uxth	r2, r3
 801132c:	687b      	ldr	r3, [r7, #4]
 801132e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8011332:	bf00      	nop
 8011334:	3714      	adds	r7, #20
 8011336:	46bd      	mov	sp, r7
 8011338:	f85d 7b04 	ldr.w	r7, [sp], #4
 801133c:	4770      	bx	lr
 801133e:	bf00      	nop
 8011340:	08016e88 	.word	0x08016e88
 8011344:	08016e90 	.word	0x08016e90

08011348 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8011348:	b084      	sub	sp, #16
 801134a:	b580      	push	{r7, lr}
 801134c:	b084      	sub	sp, #16
 801134e:	af00      	add	r7, sp, #0
 8011350:	6078      	str	r0, [r7, #4]
 8011352:	f107 001c 	add.w	r0, r7, #28
 8011356:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 801135a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 801135e:	2b01      	cmp	r3, #1
 8011360:	d121      	bne.n	80113a6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8011362:	687b      	ldr	r3, [r7, #4]
 8011364:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011366:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 801136a:	687b      	ldr	r3, [r7, #4]
 801136c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 801136e:	687b      	ldr	r3, [r7, #4]
 8011370:	68da      	ldr	r2, [r3, #12]
 8011372:	4b2c      	ldr	r3, [pc, #176]	@ (8011424 <USB_CoreInit+0xdc>)
 8011374:	4013      	ands	r3, r2
 8011376:	687a      	ldr	r2, [r7, #4]
 8011378:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 801137a:	687b      	ldr	r3, [r7, #4]
 801137c:	68db      	ldr	r3, [r3, #12]
 801137e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8011382:	687b      	ldr	r3, [r7, #4]
 8011384:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8011386:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801138a:	2b01      	cmp	r3, #1
 801138c:	d105      	bne.n	801139a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 801138e:	687b      	ldr	r3, [r7, #4]
 8011390:	68db      	ldr	r3, [r3, #12]
 8011392:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8011396:	687b      	ldr	r3, [r7, #4]
 8011398:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 801139a:	6878      	ldr	r0, [r7, #4]
 801139c:	f001 fafa 	bl	8012994 <USB_CoreReset>
 80113a0:	4603      	mov	r3, r0
 80113a2:	73fb      	strb	r3, [r7, #15]
 80113a4:	e01b      	b.n	80113de <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80113a6:	687b      	ldr	r3, [r7, #4]
 80113a8:	68db      	ldr	r3, [r3, #12]
 80113aa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80113ae:	687b      	ldr	r3, [r7, #4]
 80113b0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80113b2:	6878      	ldr	r0, [r7, #4]
 80113b4:	f001 faee 	bl	8012994 <USB_CoreReset>
 80113b8:	4603      	mov	r3, r0
 80113ba:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80113bc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80113c0:	2b00      	cmp	r3, #0
 80113c2:	d106      	bne.n	80113d2 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80113c4:	687b      	ldr	r3, [r7, #4]
 80113c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80113c8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80113cc:	687b      	ldr	r3, [r7, #4]
 80113ce:	639a      	str	r2, [r3, #56]	@ 0x38
 80113d0:	e005      	b.n	80113de <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80113d2:	687b      	ldr	r3, [r7, #4]
 80113d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80113d6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80113da:	687b      	ldr	r3, [r7, #4]
 80113dc:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80113de:	7fbb      	ldrb	r3, [r7, #30]
 80113e0:	2b01      	cmp	r3, #1
 80113e2:	d116      	bne.n	8011412 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 80113e4:	687b      	ldr	r3, [r7, #4]
 80113e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80113e8:	b29a      	uxth	r2, r3
 80113ea:	687b      	ldr	r3, [r7, #4]
 80113ec:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 80113ee:	687b      	ldr	r3, [r7, #4]
 80113f0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80113f2:	4b0d      	ldr	r3, [pc, #52]	@ (8011428 <USB_CoreInit+0xe0>)
 80113f4:	4313      	orrs	r3, r2
 80113f6:	687a      	ldr	r2, [r7, #4]
 80113f8:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80113fa:	687b      	ldr	r3, [r7, #4]
 80113fc:	689b      	ldr	r3, [r3, #8]
 80113fe:	f043 0206 	orr.w	r2, r3, #6
 8011402:	687b      	ldr	r3, [r7, #4]
 8011404:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8011406:	687b      	ldr	r3, [r7, #4]
 8011408:	689b      	ldr	r3, [r3, #8]
 801140a:	f043 0220 	orr.w	r2, r3, #32
 801140e:	687b      	ldr	r3, [r7, #4]
 8011410:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8011412:	7bfb      	ldrb	r3, [r7, #15]
}
 8011414:	4618      	mov	r0, r3
 8011416:	3710      	adds	r7, #16
 8011418:	46bd      	mov	sp, r7
 801141a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801141e:	b004      	add	sp, #16
 8011420:	4770      	bx	lr
 8011422:	bf00      	nop
 8011424:	ffbdffbf 	.word	0xffbdffbf
 8011428:	03ee0000 	.word	0x03ee0000

0801142c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 801142c:	b480      	push	{r7}
 801142e:	b087      	sub	sp, #28
 8011430:	af00      	add	r7, sp, #0
 8011432:	60f8      	str	r0, [r7, #12]
 8011434:	60b9      	str	r1, [r7, #8]
 8011436:	4613      	mov	r3, r2
 8011438:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 801143a:	79fb      	ldrb	r3, [r7, #7]
 801143c:	2b02      	cmp	r3, #2
 801143e:	d165      	bne.n	801150c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8011440:	68bb      	ldr	r3, [r7, #8]
 8011442:	4a41      	ldr	r2, [pc, #260]	@ (8011548 <USB_SetTurnaroundTime+0x11c>)
 8011444:	4293      	cmp	r3, r2
 8011446:	d906      	bls.n	8011456 <USB_SetTurnaroundTime+0x2a>
 8011448:	68bb      	ldr	r3, [r7, #8]
 801144a:	4a40      	ldr	r2, [pc, #256]	@ (801154c <USB_SetTurnaroundTime+0x120>)
 801144c:	4293      	cmp	r3, r2
 801144e:	d202      	bcs.n	8011456 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8011450:	230f      	movs	r3, #15
 8011452:	617b      	str	r3, [r7, #20]
 8011454:	e062      	b.n	801151c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8011456:	68bb      	ldr	r3, [r7, #8]
 8011458:	4a3c      	ldr	r2, [pc, #240]	@ (801154c <USB_SetTurnaroundTime+0x120>)
 801145a:	4293      	cmp	r3, r2
 801145c:	d306      	bcc.n	801146c <USB_SetTurnaroundTime+0x40>
 801145e:	68bb      	ldr	r3, [r7, #8]
 8011460:	4a3b      	ldr	r2, [pc, #236]	@ (8011550 <USB_SetTurnaroundTime+0x124>)
 8011462:	4293      	cmp	r3, r2
 8011464:	d202      	bcs.n	801146c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8011466:	230e      	movs	r3, #14
 8011468:	617b      	str	r3, [r7, #20]
 801146a:	e057      	b.n	801151c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 801146c:	68bb      	ldr	r3, [r7, #8]
 801146e:	4a38      	ldr	r2, [pc, #224]	@ (8011550 <USB_SetTurnaroundTime+0x124>)
 8011470:	4293      	cmp	r3, r2
 8011472:	d306      	bcc.n	8011482 <USB_SetTurnaroundTime+0x56>
 8011474:	68bb      	ldr	r3, [r7, #8]
 8011476:	4a37      	ldr	r2, [pc, #220]	@ (8011554 <USB_SetTurnaroundTime+0x128>)
 8011478:	4293      	cmp	r3, r2
 801147a:	d202      	bcs.n	8011482 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 801147c:	230d      	movs	r3, #13
 801147e:	617b      	str	r3, [r7, #20]
 8011480:	e04c      	b.n	801151c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8011482:	68bb      	ldr	r3, [r7, #8]
 8011484:	4a33      	ldr	r2, [pc, #204]	@ (8011554 <USB_SetTurnaroundTime+0x128>)
 8011486:	4293      	cmp	r3, r2
 8011488:	d306      	bcc.n	8011498 <USB_SetTurnaroundTime+0x6c>
 801148a:	68bb      	ldr	r3, [r7, #8]
 801148c:	4a32      	ldr	r2, [pc, #200]	@ (8011558 <USB_SetTurnaroundTime+0x12c>)
 801148e:	4293      	cmp	r3, r2
 8011490:	d802      	bhi.n	8011498 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8011492:	230c      	movs	r3, #12
 8011494:	617b      	str	r3, [r7, #20]
 8011496:	e041      	b.n	801151c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8011498:	68bb      	ldr	r3, [r7, #8]
 801149a:	4a2f      	ldr	r2, [pc, #188]	@ (8011558 <USB_SetTurnaroundTime+0x12c>)
 801149c:	4293      	cmp	r3, r2
 801149e:	d906      	bls.n	80114ae <USB_SetTurnaroundTime+0x82>
 80114a0:	68bb      	ldr	r3, [r7, #8]
 80114a2:	4a2e      	ldr	r2, [pc, #184]	@ (801155c <USB_SetTurnaroundTime+0x130>)
 80114a4:	4293      	cmp	r3, r2
 80114a6:	d802      	bhi.n	80114ae <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80114a8:	230b      	movs	r3, #11
 80114aa:	617b      	str	r3, [r7, #20]
 80114ac:	e036      	b.n	801151c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80114ae:	68bb      	ldr	r3, [r7, #8]
 80114b0:	4a2a      	ldr	r2, [pc, #168]	@ (801155c <USB_SetTurnaroundTime+0x130>)
 80114b2:	4293      	cmp	r3, r2
 80114b4:	d906      	bls.n	80114c4 <USB_SetTurnaroundTime+0x98>
 80114b6:	68bb      	ldr	r3, [r7, #8]
 80114b8:	4a29      	ldr	r2, [pc, #164]	@ (8011560 <USB_SetTurnaroundTime+0x134>)
 80114ba:	4293      	cmp	r3, r2
 80114bc:	d802      	bhi.n	80114c4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80114be:	230a      	movs	r3, #10
 80114c0:	617b      	str	r3, [r7, #20]
 80114c2:	e02b      	b.n	801151c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80114c4:	68bb      	ldr	r3, [r7, #8]
 80114c6:	4a26      	ldr	r2, [pc, #152]	@ (8011560 <USB_SetTurnaroundTime+0x134>)
 80114c8:	4293      	cmp	r3, r2
 80114ca:	d906      	bls.n	80114da <USB_SetTurnaroundTime+0xae>
 80114cc:	68bb      	ldr	r3, [r7, #8]
 80114ce:	4a25      	ldr	r2, [pc, #148]	@ (8011564 <USB_SetTurnaroundTime+0x138>)
 80114d0:	4293      	cmp	r3, r2
 80114d2:	d202      	bcs.n	80114da <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80114d4:	2309      	movs	r3, #9
 80114d6:	617b      	str	r3, [r7, #20]
 80114d8:	e020      	b.n	801151c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80114da:	68bb      	ldr	r3, [r7, #8]
 80114dc:	4a21      	ldr	r2, [pc, #132]	@ (8011564 <USB_SetTurnaroundTime+0x138>)
 80114de:	4293      	cmp	r3, r2
 80114e0:	d306      	bcc.n	80114f0 <USB_SetTurnaroundTime+0xc4>
 80114e2:	68bb      	ldr	r3, [r7, #8]
 80114e4:	4a20      	ldr	r2, [pc, #128]	@ (8011568 <USB_SetTurnaroundTime+0x13c>)
 80114e6:	4293      	cmp	r3, r2
 80114e8:	d802      	bhi.n	80114f0 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80114ea:	2308      	movs	r3, #8
 80114ec:	617b      	str	r3, [r7, #20]
 80114ee:	e015      	b.n	801151c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80114f0:	68bb      	ldr	r3, [r7, #8]
 80114f2:	4a1d      	ldr	r2, [pc, #116]	@ (8011568 <USB_SetTurnaroundTime+0x13c>)
 80114f4:	4293      	cmp	r3, r2
 80114f6:	d906      	bls.n	8011506 <USB_SetTurnaroundTime+0xda>
 80114f8:	68bb      	ldr	r3, [r7, #8]
 80114fa:	4a1c      	ldr	r2, [pc, #112]	@ (801156c <USB_SetTurnaroundTime+0x140>)
 80114fc:	4293      	cmp	r3, r2
 80114fe:	d202      	bcs.n	8011506 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8011500:	2307      	movs	r3, #7
 8011502:	617b      	str	r3, [r7, #20]
 8011504:	e00a      	b.n	801151c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8011506:	2306      	movs	r3, #6
 8011508:	617b      	str	r3, [r7, #20]
 801150a:	e007      	b.n	801151c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 801150c:	79fb      	ldrb	r3, [r7, #7]
 801150e:	2b00      	cmp	r3, #0
 8011510:	d102      	bne.n	8011518 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8011512:	2309      	movs	r3, #9
 8011514:	617b      	str	r3, [r7, #20]
 8011516:	e001      	b.n	801151c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8011518:	2309      	movs	r3, #9
 801151a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 801151c:	68fb      	ldr	r3, [r7, #12]
 801151e:	68db      	ldr	r3, [r3, #12]
 8011520:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8011524:	68fb      	ldr	r3, [r7, #12]
 8011526:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8011528:	68fb      	ldr	r3, [r7, #12]
 801152a:	68da      	ldr	r2, [r3, #12]
 801152c:	697b      	ldr	r3, [r7, #20]
 801152e:	029b      	lsls	r3, r3, #10
 8011530:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8011534:	431a      	orrs	r2, r3
 8011536:	68fb      	ldr	r3, [r7, #12]
 8011538:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 801153a:	2300      	movs	r3, #0
}
 801153c:	4618      	mov	r0, r3
 801153e:	371c      	adds	r7, #28
 8011540:	46bd      	mov	sp, r7
 8011542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011546:	4770      	bx	lr
 8011548:	00d8acbf 	.word	0x00d8acbf
 801154c:	00e4e1c0 	.word	0x00e4e1c0
 8011550:	00f42400 	.word	0x00f42400
 8011554:	01067380 	.word	0x01067380
 8011558:	011a499f 	.word	0x011a499f
 801155c:	01312cff 	.word	0x01312cff
 8011560:	014ca43f 	.word	0x014ca43f
 8011564:	016e3600 	.word	0x016e3600
 8011568:	01a6ab1f 	.word	0x01a6ab1f
 801156c:	01e84800 	.word	0x01e84800

08011570 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8011570:	b480      	push	{r7}
 8011572:	b083      	sub	sp, #12
 8011574:	af00      	add	r7, sp, #0
 8011576:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8011578:	687b      	ldr	r3, [r7, #4]
 801157a:	689b      	ldr	r3, [r3, #8]
 801157c:	f043 0201 	orr.w	r2, r3, #1
 8011580:	687b      	ldr	r3, [r7, #4]
 8011582:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8011584:	2300      	movs	r3, #0
}
 8011586:	4618      	mov	r0, r3
 8011588:	370c      	adds	r7, #12
 801158a:	46bd      	mov	sp, r7
 801158c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011590:	4770      	bx	lr

08011592 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8011592:	b480      	push	{r7}
 8011594:	b083      	sub	sp, #12
 8011596:	af00      	add	r7, sp, #0
 8011598:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 801159a:	687b      	ldr	r3, [r7, #4]
 801159c:	689b      	ldr	r3, [r3, #8]
 801159e:	f023 0201 	bic.w	r2, r3, #1
 80115a2:	687b      	ldr	r3, [r7, #4]
 80115a4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80115a6:	2300      	movs	r3, #0
}
 80115a8:	4618      	mov	r0, r3
 80115aa:	370c      	adds	r7, #12
 80115ac:	46bd      	mov	sp, r7
 80115ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115b2:	4770      	bx	lr

080115b4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80115b4:	b580      	push	{r7, lr}
 80115b6:	b084      	sub	sp, #16
 80115b8:	af00      	add	r7, sp, #0
 80115ba:	6078      	str	r0, [r7, #4]
 80115bc:	460b      	mov	r3, r1
 80115be:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80115c0:	2300      	movs	r3, #0
 80115c2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80115c4:	687b      	ldr	r3, [r7, #4]
 80115c6:	68db      	ldr	r3, [r3, #12]
 80115c8:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80115cc:	687b      	ldr	r3, [r7, #4]
 80115ce:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80115d0:	78fb      	ldrb	r3, [r7, #3]
 80115d2:	2b01      	cmp	r3, #1
 80115d4:	d115      	bne.n	8011602 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80115d6:	687b      	ldr	r3, [r7, #4]
 80115d8:	68db      	ldr	r3, [r3, #12]
 80115da:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80115de:	687b      	ldr	r3, [r7, #4]
 80115e0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80115e2:	200a      	movs	r0, #10
 80115e4:	f7f3 fcd2 	bl	8004f8c <HAL_Delay>
      ms += 10U;
 80115e8:	68fb      	ldr	r3, [r7, #12]
 80115ea:	330a      	adds	r3, #10
 80115ec:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80115ee:	6878      	ldr	r0, [r7, #4]
 80115f0:	f001 f93f 	bl	8012872 <USB_GetMode>
 80115f4:	4603      	mov	r3, r0
 80115f6:	2b01      	cmp	r3, #1
 80115f8:	d01e      	beq.n	8011638 <USB_SetCurrentMode+0x84>
 80115fa:	68fb      	ldr	r3, [r7, #12]
 80115fc:	2bc7      	cmp	r3, #199	@ 0xc7
 80115fe:	d9f0      	bls.n	80115e2 <USB_SetCurrentMode+0x2e>
 8011600:	e01a      	b.n	8011638 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8011602:	78fb      	ldrb	r3, [r7, #3]
 8011604:	2b00      	cmp	r3, #0
 8011606:	d115      	bne.n	8011634 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8011608:	687b      	ldr	r3, [r7, #4]
 801160a:	68db      	ldr	r3, [r3, #12]
 801160c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8011610:	687b      	ldr	r3, [r7, #4]
 8011612:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8011614:	200a      	movs	r0, #10
 8011616:	f7f3 fcb9 	bl	8004f8c <HAL_Delay>
      ms += 10U;
 801161a:	68fb      	ldr	r3, [r7, #12]
 801161c:	330a      	adds	r3, #10
 801161e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8011620:	6878      	ldr	r0, [r7, #4]
 8011622:	f001 f926 	bl	8012872 <USB_GetMode>
 8011626:	4603      	mov	r3, r0
 8011628:	2b00      	cmp	r3, #0
 801162a:	d005      	beq.n	8011638 <USB_SetCurrentMode+0x84>
 801162c:	68fb      	ldr	r3, [r7, #12]
 801162e:	2bc7      	cmp	r3, #199	@ 0xc7
 8011630:	d9f0      	bls.n	8011614 <USB_SetCurrentMode+0x60>
 8011632:	e001      	b.n	8011638 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8011634:	2301      	movs	r3, #1
 8011636:	e005      	b.n	8011644 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8011638:	68fb      	ldr	r3, [r7, #12]
 801163a:	2bc8      	cmp	r3, #200	@ 0xc8
 801163c:	d101      	bne.n	8011642 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 801163e:	2301      	movs	r3, #1
 8011640:	e000      	b.n	8011644 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8011642:	2300      	movs	r3, #0
}
 8011644:	4618      	mov	r0, r3
 8011646:	3710      	adds	r7, #16
 8011648:	46bd      	mov	sp, r7
 801164a:	bd80      	pop	{r7, pc}

0801164c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 801164c:	b084      	sub	sp, #16
 801164e:	b580      	push	{r7, lr}
 8011650:	b086      	sub	sp, #24
 8011652:	af00      	add	r7, sp, #0
 8011654:	6078      	str	r0, [r7, #4]
 8011656:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 801165a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 801165e:	2300      	movs	r3, #0
 8011660:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011662:	687b      	ldr	r3, [r7, #4]
 8011664:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8011666:	2300      	movs	r3, #0
 8011668:	613b      	str	r3, [r7, #16]
 801166a:	e009      	b.n	8011680 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 801166c:	687a      	ldr	r2, [r7, #4]
 801166e:	693b      	ldr	r3, [r7, #16]
 8011670:	3340      	adds	r3, #64	@ 0x40
 8011672:	009b      	lsls	r3, r3, #2
 8011674:	4413      	add	r3, r2
 8011676:	2200      	movs	r2, #0
 8011678:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 801167a:	693b      	ldr	r3, [r7, #16]
 801167c:	3301      	adds	r3, #1
 801167e:	613b      	str	r3, [r7, #16]
 8011680:	693b      	ldr	r3, [r7, #16]
 8011682:	2b0e      	cmp	r3, #14
 8011684:	d9f2      	bls.n	801166c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8011686:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 801168a:	2b00      	cmp	r3, #0
 801168c:	d11c      	bne.n	80116c8 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 801168e:	68fb      	ldr	r3, [r7, #12]
 8011690:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011694:	685b      	ldr	r3, [r3, #4]
 8011696:	68fa      	ldr	r2, [r7, #12]
 8011698:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801169c:	f043 0302 	orr.w	r3, r3, #2
 80116a0:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80116a2:	687b      	ldr	r3, [r7, #4]
 80116a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80116a6:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80116aa:	687b      	ldr	r3, [r7, #4]
 80116ac:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80116ae:	687b      	ldr	r3, [r7, #4]
 80116b0:	681b      	ldr	r3, [r3, #0]
 80116b2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80116b6:	687b      	ldr	r3, [r7, #4]
 80116b8:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80116ba:	687b      	ldr	r3, [r7, #4]
 80116bc:	681b      	ldr	r3, [r3, #0]
 80116be:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80116c2:	687b      	ldr	r3, [r7, #4]
 80116c4:	601a      	str	r2, [r3, #0]
 80116c6:	e005      	b.n	80116d4 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80116c8:	687b      	ldr	r3, [r7, #4]
 80116ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80116cc:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80116d0:	687b      	ldr	r3, [r7, #4]
 80116d2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80116d4:	68fb      	ldr	r3, [r7, #12]
 80116d6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80116da:	461a      	mov	r2, r3
 80116dc:	2300      	movs	r3, #0
 80116de:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80116e0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80116e4:	2b01      	cmp	r3, #1
 80116e6:	d10d      	bne.n	8011704 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80116e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80116ec:	2b00      	cmp	r3, #0
 80116ee:	d104      	bne.n	80116fa <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80116f0:	2100      	movs	r1, #0
 80116f2:	6878      	ldr	r0, [r7, #4]
 80116f4:	f000 f968 	bl	80119c8 <USB_SetDevSpeed>
 80116f8:	e008      	b.n	801170c <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80116fa:	2101      	movs	r1, #1
 80116fc:	6878      	ldr	r0, [r7, #4]
 80116fe:	f000 f963 	bl	80119c8 <USB_SetDevSpeed>
 8011702:	e003      	b.n	801170c <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8011704:	2103      	movs	r1, #3
 8011706:	6878      	ldr	r0, [r7, #4]
 8011708:	f000 f95e 	bl	80119c8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 801170c:	2110      	movs	r1, #16
 801170e:	6878      	ldr	r0, [r7, #4]
 8011710:	f000 f8fa 	bl	8011908 <USB_FlushTxFifo>
 8011714:	4603      	mov	r3, r0
 8011716:	2b00      	cmp	r3, #0
 8011718:	d001      	beq.n	801171e <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 801171a:	2301      	movs	r3, #1
 801171c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 801171e:	6878      	ldr	r0, [r7, #4]
 8011720:	f000 f924 	bl	801196c <USB_FlushRxFifo>
 8011724:	4603      	mov	r3, r0
 8011726:	2b00      	cmp	r3, #0
 8011728:	d001      	beq.n	801172e <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 801172a:	2301      	movs	r3, #1
 801172c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 801172e:	68fb      	ldr	r3, [r7, #12]
 8011730:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011734:	461a      	mov	r2, r3
 8011736:	2300      	movs	r3, #0
 8011738:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 801173a:	68fb      	ldr	r3, [r7, #12]
 801173c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011740:	461a      	mov	r2, r3
 8011742:	2300      	movs	r3, #0
 8011744:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8011746:	68fb      	ldr	r3, [r7, #12]
 8011748:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801174c:	461a      	mov	r2, r3
 801174e:	2300      	movs	r3, #0
 8011750:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8011752:	2300      	movs	r3, #0
 8011754:	613b      	str	r3, [r7, #16]
 8011756:	e043      	b.n	80117e0 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8011758:	693b      	ldr	r3, [r7, #16]
 801175a:	015a      	lsls	r2, r3, #5
 801175c:	68fb      	ldr	r3, [r7, #12]
 801175e:	4413      	add	r3, r2
 8011760:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011764:	681b      	ldr	r3, [r3, #0]
 8011766:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801176a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801176e:	d118      	bne.n	80117a2 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8011770:	693b      	ldr	r3, [r7, #16]
 8011772:	2b00      	cmp	r3, #0
 8011774:	d10a      	bne.n	801178c <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8011776:	693b      	ldr	r3, [r7, #16]
 8011778:	015a      	lsls	r2, r3, #5
 801177a:	68fb      	ldr	r3, [r7, #12]
 801177c:	4413      	add	r3, r2
 801177e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011782:	461a      	mov	r2, r3
 8011784:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8011788:	6013      	str	r3, [r2, #0]
 801178a:	e013      	b.n	80117b4 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 801178c:	693b      	ldr	r3, [r7, #16]
 801178e:	015a      	lsls	r2, r3, #5
 8011790:	68fb      	ldr	r3, [r7, #12]
 8011792:	4413      	add	r3, r2
 8011794:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011798:	461a      	mov	r2, r3
 801179a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 801179e:	6013      	str	r3, [r2, #0]
 80117a0:	e008      	b.n	80117b4 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80117a2:	693b      	ldr	r3, [r7, #16]
 80117a4:	015a      	lsls	r2, r3, #5
 80117a6:	68fb      	ldr	r3, [r7, #12]
 80117a8:	4413      	add	r3, r2
 80117aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80117ae:	461a      	mov	r2, r3
 80117b0:	2300      	movs	r3, #0
 80117b2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80117b4:	693b      	ldr	r3, [r7, #16]
 80117b6:	015a      	lsls	r2, r3, #5
 80117b8:	68fb      	ldr	r3, [r7, #12]
 80117ba:	4413      	add	r3, r2
 80117bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80117c0:	461a      	mov	r2, r3
 80117c2:	2300      	movs	r3, #0
 80117c4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80117c6:	693b      	ldr	r3, [r7, #16]
 80117c8:	015a      	lsls	r2, r3, #5
 80117ca:	68fb      	ldr	r3, [r7, #12]
 80117cc:	4413      	add	r3, r2
 80117ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80117d2:	461a      	mov	r2, r3
 80117d4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80117d8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80117da:	693b      	ldr	r3, [r7, #16]
 80117dc:	3301      	adds	r3, #1
 80117de:	613b      	str	r3, [r7, #16]
 80117e0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80117e4:	461a      	mov	r2, r3
 80117e6:	693b      	ldr	r3, [r7, #16]
 80117e8:	4293      	cmp	r3, r2
 80117ea:	d3b5      	bcc.n	8011758 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80117ec:	2300      	movs	r3, #0
 80117ee:	613b      	str	r3, [r7, #16]
 80117f0:	e043      	b.n	801187a <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80117f2:	693b      	ldr	r3, [r7, #16]
 80117f4:	015a      	lsls	r2, r3, #5
 80117f6:	68fb      	ldr	r3, [r7, #12]
 80117f8:	4413      	add	r3, r2
 80117fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80117fe:	681b      	ldr	r3, [r3, #0]
 8011800:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8011804:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011808:	d118      	bne.n	801183c <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 801180a:	693b      	ldr	r3, [r7, #16]
 801180c:	2b00      	cmp	r3, #0
 801180e:	d10a      	bne.n	8011826 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8011810:	693b      	ldr	r3, [r7, #16]
 8011812:	015a      	lsls	r2, r3, #5
 8011814:	68fb      	ldr	r3, [r7, #12]
 8011816:	4413      	add	r3, r2
 8011818:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801181c:	461a      	mov	r2, r3
 801181e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8011822:	6013      	str	r3, [r2, #0]
 8011824:	e013      	b.n	801184e <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8011826:	693b      	ldr	r3, [r7, #16]
 8011828:	015a      	lsls	r2, r3, #5
 801182a:	68fb      	ldr	r3, [r7, #12]
 801182c:	4413      	add	r3, r2
 801182e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011832:	461a      	mov	r2, r3
 8011834:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8011838:	6013      	str	r3, [r2, #0]
 801183a:	e008      	b.n	801184e <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 801183c:	693b      	ldr	r3, [r7, #16]
 801183e:	015a      	lsls	r2, r3, #5
 8011840:	68fb      	ldr	r3, [r7, #12]
 8011842:	4413      	add	r3, r2
 8011844:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011848:	461a      	mov	r2, r3
 801184a:	2300      	movs	r3, #0
 801184c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 801184e:	693b      	ldr	r3, [r7, #16]
 8011850:	015a      	lsls	r2, r3, #5
 8011852:	68fb      	ldr	r3, [r7, #12]
 8011854:	4413      	add	r3, r2
 8011856:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801185a:	461a      	mov	r2, r3
 801185c:	2300      	movs	r3, #0
 801185e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8011860:	693b      	ldr	r3, [r7, #16]
 8011862:	015a      	lsls	r2, r3, #5
 8011864:	68fb      	ldr	r3, [r7, #12]
 8011866:	4413      	add	r3, r2
 8011868:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801186c:	461a      	mov	r2, r3
 801186e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8011872:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8011874:	693b      	ldr	r3, [r7, #16]
 8011876:	3301      	adds	r3, #1
 8011878:	613b      	str	r3, [r7, #16]
 801187a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801187e:	461a      	mov	r2, r3
 8011880:	693b      	ldr	r3, [r7, #16]
 8011882:	4293      	cmp	r3, r2
 8011884:	d3b5      	bcc.n	80117f2 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8011886:	68fb      	ldr	r3, [r7, #12]
 8011888:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801188c:	691b      	ldr	r3, [r3, #16]
 801188e:	68fa      	ldr	r2, [r7, #12]
 8011890:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8011894:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011898:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 801189a:	687b      	ldr	r3, [r7, #4]
 801189c:	2200      	movs	r2, #0
 801189e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80118a0:	687b      	ldr	r3, [r7, #4]
 80118a2:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80118a6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80118a8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80118ac:	2b00      	cmp	r3, #0
 80118ae:	d105      	bne.n	80118bc <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80118b0:	687b      	ldr	r3, [r7, #4]
 80118b2:	699b      	ldr	r3, [r3, #24]
 80118b4:	f043 0210 	orr.w	r2, r3, #16
 80118b8:	687b      	ldr	r3, [r7, #4]
 80118ba:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80118bc:	687b      	ldr	r3, [r7, #4]
 80118be:	699a      	ldr	r2, [r3, #24]
 80118c0:	4b0f      	ldr	r3, [pc, #60]	@ (8011900 <USB_DevInit+0x2b4>)
 80118c2:	4313      	orrs	r3, r2
 80118c4:	687a      	ldr	r2, [r7, #4]
 80118c6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80118c8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80118cc:	2b00      	cmp	r3, #0
 80118ce:	d005      	beq.n	80118dc <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80118d0:	687b      	ldr	r3, [r7, #4]
 80118d2:	699b      	ldr	r3, [r3, #24]
 80118d4:	f043 0208 	orr.w	r2, r3, #8
 80118d8:	687b      	ldr	r3, [r7, #4]
 80118da:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80118dc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80118e0:	2b01      	cmp	r3, #1
 80118e2:	d105      	bne.n	80118f0 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80118e4:	687b      	ldr	r3, [r7, #4]
 80118e6:	699a      	ldr	r2, [r3, #24]
 80118e8:	4b06      	ldr	r3, [pc, #24]	@ (8011904 <USB_DevInit+0x2b8>)
 80118ea:	4313      	orrs	r3, r2
 80118ec:	687a      	ldr	r2, [r7, #4]
 80118ee:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80118f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80118f2:	4618      	mov	r0, r3
 80118f4:	3718      	adds	r7, #24
 80118f6:	46bd      	mov	sp, r7
 80118f8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80118fc:	b004      	add	sp, #16
 80118fe:	4770      	bx	lr
 8011900:	803c3800 	.word	0x803c3800
 8011904:	40000004 	.word	0x40000004

08011908 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8011908:	b480      	push	{r7}
 801190a:	b085      	sub	sp, #20
 801190c:	af00      	add	r7, sp, #0
 801190e:	6078      	str	r0, [r7, #4]
 8011910:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8011912:	2300      	movs	r3, #0
 8011914:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8011916:	68fb      	ldr	r3, [r7, #12]
 8011918:	3301      	adds	r3, #1
 801191a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801191c:	68fb      	ldr	r3, [r7, #12]
 801191e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011922:	d901      	bls.n	8011928 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8011924:	2303      	movs	r3, #3
 8011926:	e01b      	b.n	8011960 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8011928:	687b      	ldr	r3, [r7, #4]
 801192a:	691b      	ldr	r3, [r3, #16]
 801192c:	2b00      	cmp	r3, #0
 801192e:	daf2      	bge.n	8011916 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8011930:	2300      	movs	r3, #0
 8011932:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8011934:	683b      	ldr	r3, [r7, #0]
 8011936:	019b      	lsls	r3, r3, #6
 8011938:	f043 0220 	orr.w	r2, r3, #32
 801193c:	687b      	ldr	r3, [r7, #4]
 801193e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8011940:	68fb      	ldr	r3, [r7, #12]
 8011942:	3301      	adds	r3, #1
 8011944:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011946:	68fb      	ldr	r3, [r7, #12]
 8011948:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801194c:	d901      	bls.n	8011952 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 801194e:	2303      	movs	r3, #3
 8011950:	e006      	b.n	8011960 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8011952:	687b      	ldr	r3, [r7, #4]
 8011954:	691b      	ldr	r3, [r3, #16]
 8011956:	f003 0320 	and.w	r3, r3, #32
 801195a:	2b20      	cmp	r3, #32
 801195c:	d0f0      	beq.n	8011940 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 801195e:	2300      	movs	r3, #0
}
 8011960:	4618      	mov	r0, r3
 8011962:	3714      	adds	r7, #20
 8011964:	46bd      	mov	sp, r7
 8011966:	f85d 7b04 	ldr.w	r7, [sp], #4
 801196a:	4770      	bx	lr

0801196c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 801196c:	b480      	push	{r7}
 801196e:	b085      	sub	sp, #20
 8011970:	af00      	add	r7, sp, #0
 8011972:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8011974:	2300      	movs	r3, #0
 8011976:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8011978:	68fb      	ldr	r3, [r7, #12]
 801197a:	3301      	adds	r3, #1
 801197c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801197e:	68fb      	ldr	r3, [r7, #12]
 8011980:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011984:	d901      	bls.n	801198a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8011986:	2303      	movs	r3, #3
 8011988:	e018      	b.n	80119bc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801198a:	687b      	ldr	r3, [r7, #4]
 801198c:	691b      	ldr	r3, [r3, #16]
 801198e:	2b00      	cmp	r3, #0
 8011990:	daf2      	bge.n	8011978 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8011992:	2300      	movs	r3, #0
 8011994:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8011996:	687b      	ldr	r3, [r7, #4]
 8011998:	2210      	movs	r2, #16
 801199a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 801199c:	68fb      	ldr	r3, [r7, #12]
 801199e:	3301      	adds	r3, #1
 80119a0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80119a2:	68fb      	ldr	r3, [r7, #12]
 80119a4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80119a8:	d901      	bls.n	80119ae <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80119aa:	2303      	movs	r3, #3
 80119ac:	e006      	b.n	80119bc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80119ae:	687b      	ldr	r3, [r7, #4]
 80119b0:	691b      	ldr	r3, [r3, #16]
 80119b2:	f003 0310 	and.w	r3, r3, #16
 80119b6:	2b10      	cmp	r3, #16
 80119b8:	d0f0      	beq.n	801199c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80119ba:	2300      	movs	r3, #0
}
 80119bc:	4618      	mov	r0, r3
 80119be:	3714      	adds	r7, #20
 80119c0:	46bd      	mov	sp, r7
 80119c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119c6:	4770      	bx	lr

080119c8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80119c8:	b480      	push	{r7}
 80119ca:	b085      	sub	sp, #20
 80119cc:	af00      	add	r7, sp, #0
 80119ce:	6078      	str	r0, [r7, #4]
 80119d0:	460b      	mov	r3, r1
 80119d2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80119d4:	687b      	ldr	r3, [r7, #4]
 80119d6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80119d8:	68fb      	ldr	r3, [r7, #12]
 80119da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80119de:	681a      	ldr	r2, [r3, #0]
 80119e0:	78fb      	ldrb	r3, [r7, #3]
 80119e2:	68f9      	ldr	r1, [r7, #12]
 80119e4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80119e8:	4313      	orrs	r3, r2
 80119ea:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80119ec:	2300      	movs	r3, #0
}
 80119ee:	4618      	mov	r0, r3
 80119f0:	3714      	adds	r7, #20
 80119f2:	46bd      	mov	sp, r7
 80119f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119f8:	4770      	bx	lr

080119fa <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80119fa:	b480      	push	{r7}
 80119fc:	b087      	sub	sp, #28
 80119fe:	af00      	add	r7, sp, #0
 8011a00:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011a02:	687b      	ldr	r3, [r7, #4]
 8011a04:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8011a06:	693b      	ldr	r3, [r7, #16]
 8011a08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011a0c:	689b      	ldr	r3, [r3, #8]
 8011a0e:	f003 0306 	and.w	r3, r3, #6
 8011a12:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8011a14:	68fb      	ldr	r3, [r7, #12]
 8011a16:	2b00      	cmp	r3, #0
 8011a18:	d102      	bne.n	8011a20 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8011a1a:	2300      	movs	r3, #0
 8011a1c:	75fb      	strb	r3, [r7, #23]
 8011a1e:	e00a      	b.n	8011a36 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8011a20:	68fb      	ldr	r3, [r7, #12]
 8011a22:	2b02      	cmp	r3, #2
 8011a24:	d002      	beq.n	8011a2c <USB_GetDevSpeed+0x32>
 8011a26:	68fb      	ldr	r3, [r7, #12]
 8011a28:	2b06      	cmp	r3, #6
 8011a2a:	d102      	bne.n	8011a32 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8011a2c:	2302      	movs	r3, #2
 8011a2e:	75fb      	strb	r3, [r7, #23]
 8011a30:	e001      	b.n	8011a36 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8011a32:	230f      	movs	r3, #15
 8011a34:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8011a36:	7dfb      	ldrb	r3, [r7, #23]
}
 8011a38:	4618      	mov	r0, r3
 8011a3a:	371c      	adds	r7, #28
 8011a3c:	46bd      	mov	sp, r7
 8011a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a42:	4770      	bx	lr

08011a44 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8011a44:	b480      	push	{r7}
 8011a46:	b085      	sub	sp, #20
 8011a48:	af00      	add	r7, sp, #0
 8011a4a:	6078      	str	r0, [r7, #4]
 8011a4c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011a4e:	687b      	ldr	r3, [r7, #4]
 8011a50:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8011a52:	683b      	ldr	r3, [r7, #0]
 8011a54:	781b      	ldrb	r3, [r3, #0]
 8011a56:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8011a58:	683b      	ldr	r3, [r7, #0]
 8011a5a:	785b      	ldrb	r3, [r3, #1]
 8011a5c:	2b01      	cmp	r3, #1
 8011a5e:	d139      	bne.n	8011ad4 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8011a60:	68fb      	ldr	r3, [r7, #12]
 8011a62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011a66:	69da      	ldr	r2, [r3, #28]
 8011a68:	683b      	ldr	r3, [r7, #0]
 8011a6a:	781b      	ldrb	r3, [r3, #0]
 8011a6c:	f003 030f 	and.w	r3, r3, #15
 8011a70:	2101      	movs	r1, #1
 8011a72:	fa01 f303 	lsl.w	r3, r1, r3
 8011a76:	b29b      	uxth	r3, r3
 8011a78:	68f9      	ldr	r1, [r7, #12]
 8011a7a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8011a7e:	4313      	orrs	r3, r2
 8011a80:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8011a82:	68bb      	ldr	r3, [r7, #8]
 8011a84:	015a      	lsls	r2, r3, #5
 8011a86:	68fb      	ldr	r3, [r7, #12]
 8011a88:	4413      	add	r3, r2
 8011a8a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011a8e:	681b      	ldr	r3, [r3, #0]
 8011a90:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8011a94:	2b00      	cmp	r3, #0
 8011a96:	d153      	bne.n	8011b40 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8011a98:	68bb      	ldr	r3, [r7, #8]
 8011a9a:	015a      	lsls	r2, r3, #5
 8011a9c:	68fb      	ldr	r3, [r7, #12]
 8011a9e:	4413      	add	r3, r2
 8011aa0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011aa4:	681a      	ldr	r2, [r3, #0]
 8011aa6:	683b      	ldr	r3, [r7, #0]
 8011aa8:	689b      	ldr	r3, [r3, #8]
 8011aaa:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8011aae:	683b      	ldr	r3, [r7, #0]
 8011ab0:	791b      	ldrb	r3, [r3, #4]
 8011ab2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8011ab4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8011ab6:	68bb      	ldr	r3, [r7, #8]
 8011ab8:	059b      	lsls	r3, r3, #22
 8011aba:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8011abc:	431a      	orrs	r2, r3
 8011abe:	68bb      	ldr	r3, [r7, #8]
 8011ac0:	0159      	lsls	r1, r3, #5
 8011ac2:	68fb      	ldr	r3, [r7, #12]
 8011ac4:	440b      	add	r3, r1
 8011ac6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011aca:	4619      	mov	r1, r3
 8011acc:	4b20      	ldr	r3, [pc, #128]	@ (8011b50 <USB_ActivateEndpoint+0x10c>)
 8011ace:	4313      	orrs	r3, r2
 8011ad0:	600b      	str	r3, [r1, #0]
 8011ad2:	e035      	b.n	8011b40 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8011ad4:	68fb      	ldr	r3, [r7, #12]
 8011ad6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011ada:	69da      	ldr	r2, [r3, #28]
 8011adc:	683b      	ldr	r3, [r7, #0]
 8011ade:	781b      	ldrb	r3, [r3, #0]
 8011ae0:	f003 030f 	and.w	r3, r3, #15
 8011ae4:	2101      	movs	r1, #1
 8011ae6:	fa01 f303 	lsl.w	r3, r1, r3
 8011aea:	041b      	lsls	r3, r3, #16
 8011aec:	68f9      	ldr	r1, [r7, #12]
 8011aee:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8011af2:	4313      	orrs	r3, r2
 8011af4:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8011af6:	68bb      	ldr	r3, [r7, #8]
 8011af8:	015a      	lsls	r2, r3, #5
 8011afa:	68fb      	ldr	r3, [r7, #12]
 8011afc:	4413      	add	r3, r2
 8011afe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011b02:	681b      	ldr	r3, [r3, #0]
 8011b04:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8011b08:	2b00      	cmp	r3, #0
 8011b0a:	d119      	bne.n	8011b40 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8011b0c:	68bb      	ldr	r3, [r7, #8]
 8011b0e:	015a      	lsls	r2, r3, #5
 8011b10:	68fb      	ldr	r3, [r7, #12]
 8011b12:	4413      	add	r3, r2
 8011b14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011b18:	681a      	ldr	r2, [r3, #0]
 8011b1a:	683b      	ldr	r3, [r7, #0]
 8011b1c:	689b      	ldr	r3, [r3, #8]
 8011b1e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8011b22:	683b      	ldr	r3, [r7, #0]
 8011b24:	791b      	ldrb	r3, [r3, #4]
 8011b26:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8011b28:	430b      	orrs	r3, r1
 8011b2a:	431a      	orrs	r2, r3
 8011b2c:	68bb      	ldr	r3, [r7, #8]
 8011b2e:	0159      	lsls	r1, r3, #5
 8011b30:	68fb      	ldr	r3, [r7, #12]
 8011b32:	440b      	add	r3, r1
 8011b34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011b38:	4619      	mov	r1, r3
 8011b3a:	4b05      	ldr	r3, [pc, #20]	@ (8011b50 <USB_ActivateEndpoint+0x10c>)
 8011b3c:	4313      	orrs	r3, r2
 8011b3e:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8011b40:	2300      	movs	r3, #0
}
 8011b42:	4618      	mov	r0, r3
 8011b44:	3714      	adds	r7, #20
 8011b46:	46bd      	mov	sp, r7
 8011b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b4c:	4770      	bx	lr
 8011b4e:	bf00      	nop
 8011b50:	10008000 	.word	0x10008000

08011b54 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8011b54:	b480      	push	{r7}
 8011b56:	b085      	sub	sp, #20
 8011b58:	af00      	add	r7, sp, #0
 8011b5a:	6078      	str	r0, [r7, #4]
 8011b5c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011b5e:	687b      	ldr	r3, [r7, #4]
 8011b60:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8011b62:	683b      	ldr	r3, [r7, #0]
 8011b64:	781b      	ldrb	r3, [r3, #0]
 8011b66:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8011b68:	683b      	ldr	r3, [r7, #0]
 8011b6a:	785b      	ldrb	r3, [r3, #1]
 8011b6c:	2b01      	cmp	r3, #1
 8011b6e:	d161      	bne.n	8011c34 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8011b70:	68bb      	ldr	r3, [r7, #8]
 8011b72:	015a      	lsls	r2, r3, #5
 8011b74:	68fb      	ldr	r3, [r7, #12]
 8011b76:	4413      	add	r3, r2
 8011b78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011b7c:	681b      	ldr	r3, [r3, #0]
 8011b7e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8011b82:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011b86:	d11f      	bne.n	8011bc8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8011b88:	68bb      	ldr	r3, [r7, #8]
 8011b8a:	015a      	lsls	r2, r3, #5
 8011b8c:	68fb      	ldr	r3, [r7, #12]
 8011b8e:	4413      	add	r3, r2
 8011b90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011b94:	681b      	ldr	r3, [r3, #0]
 8011b96:	68ba      	ldr	r2, [r7, #8]
 8011b98:	0151      	lsls	r1, r2, #5
 8011b9a:	68fa      	ldr	r2, [r7, #12]
 8011b9c:	440a      	add	r2, r1
 8011b9e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011ba2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8011ba6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8011ba8:	68bb      	ldr	r3, [r7, #8]
 8011baa:	015a      	lsls	r2, r3, #5
 8011bac:	68fb      	ldr	r3, [r7, #12]
 8011bae:	4413      	add	r3, r2
 8011bb0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011bb4:	681b      	ldr	r3, [r3, #0]
 8011bb6:	68ba      	ldr	r2, [r7, #8]
 8011bb8:	0151      	lsls	r1, r2, #5
 8011bba:	68fa      	ldr	r2, [r7, #12]
 8011bbc:	440a      	add	r2, r1
 8011bbe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011bc2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8011bc6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8011bc8:	68fb      	ldr	r3, [r7, #12]
 8011bca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011bce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8011bd0:	683b      	ldr	r3, [r7, #0]
 8011bd2:	781b      	ldrb	r3, [r3, #0]
 8011bd4:	f003 030f 	and.w	r3, r3, #15
 8011bd8:	2101      	movs	r1, #1
 8011bda:	fa01 f303 	lsl.w	r3, r1, r3
 8011bde:	b29b      	uxth	r3, r3
 8011be0:	43db      	mvns	r3, r3
 8011be2:	68f9      	ldr	r1, [r7, #12]
 8011be4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8011be8:	4013      	ands	r3, r2
 8011bea:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8011bec:	68fb      	ldr	r3, [r7, #12]
 8011bee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011bf2:	69da      	ldr	r2, [r3, #28]
 8011bf4:	683b      	ldr	r3, [r7, #0]
 8011bf6:	781b      	ldrb	r3, [r3, #0]
 8011bf8:	f003 030f 	and.w	r3, r3, #15
 8011bfc:	2101      	movs	r1, #1
 8011bfe:	fa01 f303 	lsl.w	r3, r1, r3
 8011c02:	b29b      	uxth	r3, r3
 8011c04:	43db      	mvns	r3, r3
 8011c06:	68f9      	ldr	r1, [r7, #12]
 8011c08:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8011c0c:	4013      	ands	r3, r2
 8011c0e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8011c10:	68bb      	ldr	r3, [r7, #8]
 8011c12:	015a      	lsls	r2, r3, #5
 8011c14:	68fb      	ldr	r3, [r7, #12]
 8011c16:	4413      	add	r3, r2
 8011c18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011c1c:	681a      	ldr	r2, [r3, #0]
 8011c1e:	68bb      	ldr	r3, [r7, #8]
 8011c20:	0159      	lsls	r1, r3, #5
 8011c22:	68fb      	ldr	r3, [r7, #12]
 8011c24:	440b      	add	r3, r1
 8011c26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011c2a:	4619      	mov	r1, r3
 8011c2c:	4b35      	ldr	r3, [pc, #212]	@ (8011d04 <USB_DeactivateEndpoint+0x1b0>)
 8011c2e:	4013      	ands	r3, r2
 8011c30:	600b      	str	r3, [r1, #0]
 8011c32:	e060      	b.n	8011cf6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8011c34:	68bb      	ldr	r3, [r7, #8]
 8011c36:	015a      	lsls	r2, r3, #5
 8011c38:	68fb      	ldr	r3, [r7, #12]
 8011c3a:	4413      	add	r3, r2
 8011c3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011c40:	681b      	ldr	r3, [r3, #0]
 8011c42:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8011c46:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011c4a:	d11f      	bne.n	8011c8c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8011c4c:	68bb      	ldr	r3, [r7, #8]
 8011c4e:	015a      	lsls	r2, r3, #5
 8011c50:	68fb      	ldr	r3, [r7, #12]
 8011c52:	4413      	add	r3, r2
 8011c54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011c58:	681b      	ldr	r3, [r3, #0]
 8011c5a:	68ba      	ldr	r2, [r7, #8]
 8011c5c:	0151      	lsls	r1, r2, #5
 8011c5e:	68fa      	ldr	r2, [r7, #12]
 8011c60:	440a      	add	r2, r1
 8011c62:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011c66:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8011c6a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8011c6c:	68bb      	ldr	r3, [r7, #8]
 8011c6e:	015a      	lsls	r2, r3, #5
 8011c70:	68fb      	ldr	r3, [r7, #12]
 8011c72:	4413      	add	r3, r2
 8011c74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011c78:	681b      	ldr	r3, [r3, #0]
 8011c7a:	68ba      	ldr	r2, [r7, #8]
 8011c7c:	0151      	lsls	r1, r2, #5
 8011c7e:	68fa      	ldr	r2, [r7, #12]
 8011c80:	440a      	add	r2, r1
 8011c82:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011c86:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8011c8a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8011c8c:	68fb      	ldr	r3, [r7, #12]
 8011c8e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011c92:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8011c94:	683b      	ldr	r3, [r7, #0]
 8011c96:	781b      	ldrb	r3, [r3, #0]
 8011c98:	f003 030f 	and.w	r3, r3, #15
 8011c9c:	2101      	movs	r1, #1
 8011c9e:	fa01 f303 	lsl.w	r3, r1, r3
 8011ca2:	041b      	lsls	r3, r3, #16
 8011ca4:	43db      	mvns	r3, r3
 8011ca6:	68f9      	ldr	r1, [r7, #12]
 8011ca8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8011cac:	4013      	ands	r3, r2
 8011cae:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8011cb0:	68fb      	ldr	r3, [r7, #12]
 8011cb2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011cb6:	69da      	ldr	r2, [r3, #28]
 8011cb8:	683b      	ldr	r3, [r7, #0]
 8011cba:	781b      	ldrb	r3, [r3, #0]
 8011cbc:	f003 030f 	and.w	r3, r3, #15
 8011cc0:	2101      	movs	r1, #1
 8011cc2:	fa01 f303 	lsl.w	r3, r1, r3
 8011cc6:	041b      	lsls	r3, r3, #16
 8011cc8:	43db      	mvns	r3, r3
 8011cca:	68f9      	ldr	r1, [r7, #12]
 8011ccc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8011cd0:	4013      	ands	r3, r2
 8011cd2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8011cd4:	68bb      	ldr	r3, [r7, #8]
 8011cd6:	015a      	lsls	r2, r3, #5
 8011cd8:	68fb      	ldr	r3, [r7, #12]
 8011cda:	4413      	add	r3, r2
 8011cdc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011ce0:	681a      	ldr	r2, [r3, #0]
 8011ce2:	68bb      	ldr	r3, [r7, #8]
 8011ce4:	0159      	lsls	r1, r3, #5
 8011ce6:	68fb      	ldr	r3, [r7, #12]
 8011ce8:	440b      	add	r3, r1
 8011cea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011cee:	4619      	mov	r1, r3
 8011cf0:	4b05      	ldr	r3, [pc, #20]	@ (8011d08 <USB_DeactivateEndpoint+0x1b4>)
 8011cf2:	4013      	ands	r3, r2
 8011cf4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8011cf6:	2300      	movs	r3, #0
}
 8011cf8:	4618      	mov	r0, r3
 8011cfa:	3714      	adds	r7, #20
 8011cfc:	46bd      	mov	sp, r7
 8011cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d02:	4770      	bx	lr
 8011d04:	ec337800 	.word	0xec337800
 8011d08:	eff37800 	.word	0xeff37800

08011d0c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8011d0c:	b580      	push	{r7, lr}
 8011d0e:	b08a      	sub	sp, #40	@ 0x28
 8011d10:	af02      	add	r7, sp, #8
 8011d12:	60f8      	str	r0, [r7, #12]
 8011d14:	60b9      	str	r1, [r7, #8]
 8011d16:	4613      	mov	r3, r2
 8011d18:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011d1a:	68fb      	ldr	r3, [r7, #12]
 8011d1c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8011d1e:	68bb      	ldr	r3, [r7, #8]
 8011d20:	781b      	ldrb	r3, [r3, #0]
 8011d22:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8011d24:	68bb      	ldr	r3, [r7, #8]
 8011d26:	785b      	ldrb	r3, [r3, #1]
 8011d28:	2b01      	cmp	r3, #1
 8011d2a:	f040 8185 	bne.w	8012038 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8011d2e:	68bb      	ldr	r3, [r7, #8]
 8011d30:	691b      	ldr	r3, [r3, #16]
 8011d32:	2b00      	cmp	r3, #0
 8011d34:	d132      	bne.n	8011d9c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8011d36:	69bb      	ldr	r3, [r7, #24]
 8011d38:	015a      	lsls	r2, r3, #5
 8011d3a:	69fb      	ldr	r3, [r7, #28]
 8011d3c:	4413      	add	r3, r2
 8011d3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011d42:	691a      	ldr	r2, [r3, #16]
 8011d44:	69bb      	ldr	r3, [r7, #24]
 8011d46:	0159      	lsls	r1, r3, #5
 8011d48:	69fb      	ldr	r3, [r7, #28]
 8011d4a:	440b      	add	r3, r1
 8011d4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011d50:	4619      	mov	r1, r3
 8011d52:	4ba7      	ldr	r3, [pc, #668]	@ (8011ff0 <USB_EPStartXfer+0x2e4>)
 8011d54:	4013      	ands	r3, r2
 8011d56:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8011d58:	69bb      	ldr	r3, [r7, #24]
 8011d5a:	015a      	lsls	r2, r3, #5
 8011d5c:	69fb      	ldr	r3, [r7, #28]
 8011d5e:	4413      	add	r3, r2
 8011d60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011d64:	691b      	ldr	r3, [r3, #16]
 8011d66:	69ba      	ldr	r2, [r7, #24]
 8011d68:	0151      	lsls	r1, r2, #5
 8011d6a:	69fa      	ldr	r2, [r7, #28]
 8011d6c:	440a      	add	r2, r1
 8011d6e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011d72:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8011d76:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8011d78:	69bb      	ldr	r3, [r7, #24]
 8011d7a:	015a      	lsls	r2, r3, #5
 8011d7c:	69fb      	ldr	r3, [r7, #28]
 8011d7e:	4413      	add	r3, r2
 8011d80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011d84:	691a      	ldr	r2, [r3, #16]
 8011d86:	69bb      	ldr	r3, [r7, #24]
 8011d88:	0159      	lsls	r1, r3, #5
 8011d8a:	69fb      	ldr	r3, [r7, #28]
 8011d8c:	440b      	add	r3, r1
 8011d8e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011d92:	4619      	mov	r1, r3
 8011d94:	4b97      	ldr	r3, [pc, #604]	@ (8011ff4 <USB_EPStartXfer+0x2e8>)
 8011d96:	4013      	ands	r3, r2
 8011d98:	610b      	str	r3, [r1, #16]
 8011d9a:	e097      	b.n	8011ecc <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8011d9c:	69bb      	ldr	r3, [r7, #24]
 8011d9e:	015a      	lsls	r2, r3, #5
 8011da0:	69fb      	ldr	r3, [r7, #28]
 8011da2:	4413      	add	r3, r2
 8011da4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011da8:	691a      	ldr	r2, [r3, #16]
 8011daa:	69bb      	ldr	r3, [r7, #24]
 8011dac:	0159      	lsls	r1, r3, #5
 8011dae:	69fb      	ldr	r3, [r7, #28]
 8011db0:	440b      	add	r3, r1
 8011db2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011db6:	4619      	mov	r1, r3
 8011db8:	4b8e      	ldr	r3, [pc, #568]	@ (8011ff4 <USB_EPStartXfer+0x2e8>)
 8011dba:	4013      	ands	r3, r2
 8011dbc:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8011dbe:	69bb      	ldr	r3, [r7, #24]
 8011dc0:	015a      	lsls	r2, r3, #5
 8011dc2:	69fb      	ldr	r3, [r7, #28]
 8011dc4:	4413      	add	r3, r2
 8011dc6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011dca:	691a      	ldr	r2, [r3, #16]
 8011dcc:	69bb      	ldr	r3, [r7, #24]
 8011dce:	0159      	lsls	r1, r3, #5
 8011dd0:	69fb      	ldr	r3, [r7, #28]
 8011dd2:	440b      	add	r3, r1
 8011dd4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011dd8:	4619      	mov	r1, r3
 8011dda:	4b85      	ldr	r3, [pc, #532]	@ (8011ff0 <USB_EPStartXfer+0x2e4>)
 8011ddc:	4013      	ands	r3, r2
 8011dde:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8011de0:	69bb      	ldr	r3, [r7, #24]
 8011de2:	2b00      	cmp	r3, #0
 8011de4:	d11a      	bne.n	8011e1c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8011de6:	68bb      	ldr	r3, [r7, #8]
 8011de8:	691a      	ldr	r2, [r3, #16]
 8011dea:	68bb      	ldr	r3, [r7, #8]
 8011dec:	689b      	ldr	r3, [r3, #8]
 8011dee:	429a      	cmp	r2, r3
 8011df0:	d903      	bls.n	8011dfa <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8011df2:	68bb      	ldr	r3, [r7, #8]
 8011df4:	689a      	ldr	r2, [r3, #8]
 8011df6:	68bb      	ldr	r3, [r7, #8]
 8011df8:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8011dfa:	69bb      	ldr	r3, [r7, #24]
 8011dfc:	015a      	lsls	r2, r3, #5
 8011dfe:	69fb      	ldr	r3, [r7, #28]
 8011e00:	4413      	add	r3, r2
 8011e02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011e06:	691b      	ldr	r3, [r3, #16]
 8011e08:	69ba      	ldr	r2, [r7, #24]
 8011e0a:	0151      	lsls	r1, r2, #5
 8011e0c:	69fa      	ldr	r2, [r7, #28]
 8011e0e:	440a      	add	r2, r1
 8011e10:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011e14:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8011e18:	6113      	str	r3, [r2, #16]
 8011e1a:	e044      	b.n	8011ea6 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8011e1c:	68bb      	ldr	r3, [r7, #8]
 8011e1e:	691a      	ldr	r2, [r3, #16]
 8011e20:	68bb      	ldr	r3, [r7, #8]
 8011e22:	689b      	ldr	r3, [r3, #8]
 8011e24:	4413      	add	r3, r2
 8011e26:	1e5a      	subs	r2, r3, #1
 8011e28:	68bb      	ldr	r3, [r7, #8]
 8011e2a:	689b      	ldr	r3, [r3, #8]
 8011e2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8011e30:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8011e32:	69bb      	ldr	r3, [r7, #24]
 8011e34:	015a      	lsls	r2, r3, #5
 8011e36:	69fb      	ldr	r3, [r7, #28]
 8011e38:	4413      	add	r3, r2
 8011e3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011e3e:	691a      	ldr	r2, [r3, #16]
 8011e40:	8afb      	ldrh	r3, [r7, #22]
 8011e42:	04d9      	lsls	r1, r3, #19
 8011e44:	4b6c      	ldr	r3, [pc, #432]	@ (8011ff8 <USB_EPStartXfer+0x2ec>)
 8011e46:	400b      	ands	r3, r1
 8011e48:	69b9      	ldr	r1, [r7, #24]
 8011e4a:	0148      	lsls	r0, r1, #5
 8011e4c:	69f9      	ldr	r1, [r7, #28]
 8011e4e:	4401      	add	r1, r0
 8011e50:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8011e54:	4313      	orrs	r3, r2
 8011e56:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8011e58:	68bb      	ldr	r3, [r7, #8]
 8011e5a:	791b      	ldrb	r3, [r3, #4]
 8011e5c:	2b01      	cmp	r3, #1
 8011e5e:	d122      	bne.n	8011ea6 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8011e60:	69bb      	ldr	r3, [r7, #24]
 8011e62:	015a      	lsls	r2, r3, #5
 8011e64:	69fb      	ldr	r3, [r7, #28]
 8011e66:	4413      	add	r3, r2
 8011e68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011e6c:	691b      	ldr	r3, [r3, #16]
 8011e6e:	69ba      	ldr	r2, [r7, #24]
 8011e70:	0151      	lsls	r1, r2, #5
 8011e72:	69fa      	ldr	r2, [r7, #28]
 8011e74:	440a      	add	r2, r1
 8011e76:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011e7a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8011e7e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8011e80:	69bb      	ldr	r3, [r7, #24]
 8011e82:	015a      	lsls	r2, r3, #5
 8011e84:	69fb      	ldr	r3, [r7, #28]
 8011e86:	4413      	add	r3, r2
 8011e88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011e8c:	691a      	ldr	r2, [r3, #16]
 8011e8e:	8afb      	ldrh	r3, [r7, #22]
 8011e90:	075b      	lsls	r3, r3, #29
 8011e92:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8011e96:	69b9      	ldr	r1, [r7, #24]
 8011e98:	0148      	lsls	r0, r1, #5
 8011e9a:	69f9      	ldr	r1, [r7, #28]
 8011e9c:	4401      	add	r1, r0
 8011e9e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8011ea2:	4313      	orrs	r3, r2
 8011ea4:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8011ea6:	69bb      	ldr	r3, [r7, #24]
 8011ea8:	015a      	lsls	r2, r3, #5
 8011eaa:	69fb      	ldr	r3, [r7, #28]
 8011eac:	4413      	add	r3, r2
 8011eae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011eb2:	691a      	ldr	r2, [r3, #16]
 8011eb4:	68bb      	ldr	r3, [r7, #8]
 8011eb6:	691b      	ldr	r3, [r3, #16]
 8011eb8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8011ebc:	69b9      	ldr	r1, [r7, #24]
 8011ebe:	0148      	lsls	r0, r1, #5
 8011ec0:	69f9      	ldr	r1, [r7, #28]
 8011ec2:	4401      	add	r1, r0
 8011ec4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8011ec8:	4313      	orrs	r3, r2
 8011eca:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8011ecc:	79fb      	ldrb	r3, [r7, #7]
 8011ece:	2b01      	cmp	r3, #1
 8011ed0:	d14b      	bne.n	8011f6a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8011ed2:	68bb      	ldr	r3, [r7, #8]
 8011ed4:	69db      	ldr	r3, [r3, #28]
 8011ed6:	2b00      	cmp	r3, #0
 8011ed8:	d009      	beq.n	8011eee <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8011eda:	69bb      	ldr	r3, [r7, #24]
 8011edc:	015a      	lsls	r2, r3, #5
 8011ede:	69fb      	ldr	r3, [r7, #28]
 8011ee0:	4413      	add	r3, r2
 8011ee2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011ee6:	461a      	mov	r2, r3
 8011ee8:	68bb      	ldr	r3, [r7, #8]
 8011eea:	69db      	ldr	r3, [r3, #28]
 8011eec:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8011eee:	68bb      	ldr	r3, [r7, #8]
 8011ef0:	791b      	ldrb	r3, [r3, #4]
 8011ef2:	2b01      	cmp	r3, #1
 8011ef4:	d128      	bne.n	8011f48 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8011ef6:	69fb      	ldr	r3, [r7, #28]
 8011ef8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011efc:	689b      	ldr	r3, [r3, #8]
 8011efe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011f02:	2b00      	cmp	r3, #0
 8011f04:	d110      	bne.n	8011f28 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8011f06:	69bb      	ldr	r3, [r7, #24]
 8011f08:	015a      	lsls	r2, r3, #5
 8011f0a:	69fb      	ldr	r3, [r7, #28]
 8011f0c:	4413      	add	r3, r2
 8011f0e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011f12:	681b      	ldr	r3, [r3, #0]
 8011f14:	69ba      	ldr	r2, [r7, #24]
 8011f16:	0151      	lsls	r1, r2, #5
 8011f18:	69fa      	ldr	r2, [r7, #28]
 8011f1a:	440a      	add	r2, r1
 8011f1c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011f20:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8011f24:	6013      	str	r3, [r2, #0]
 8011f26:	e00f      	b.n	8011f48 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8011f28:	69bb      	ldr	r3, [r7, #24]
 8011f2a:	015a      	lsls	r2, r3, #5
 8011f2c:	69fb      	ldr	r3, [r7, #28]
 8011f2e:	4413      	add	r3, r2
 8011f30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011f34:	681b      	ldr	r3, [r3, #0]
 8011f36:	69ba      	ldr	r2, [r7, #24]
 8011f38:	0151      	lsls	r1, r2, #5
 8011f3a:	69fa      	ldr	r2, [r7, #28]
 8011f3c:	440a      	add	r2, r1
 8011f3e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011f42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8011f46:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8011f48:	69bb      	ldr	r3, [r7, #24]
 8011f4a:	015a      	lsls	r2, r3, #5
 8011f4c:	69fb      	ldr	r3, [r7, #28]
 8011f4e:	4413      	add	r3, r2
 8011f50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011f54:	681b      	ldr	r3, [r3, #0]
 8011f56:	69ba      	ldr	r2, [r7, #24]
 8011f58:	0151      	lsls	r1, r2, #5
 8011f5a:	69fa      	ldr	r2, [r7, #28]
 8011f5c:	440a      	add	r2, r1
 8011f5e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011f62:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8011f66:	6013      	str	r3, [r2, #0]
 8011f68:	e169      	b.n	801223e <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8011f6a:	69bb      	ldr	r3, [r7, #24]
 8011f6c:	015a      	lsls	r2, r3, #5
 8011f6e:	69fb      	ldr	r3, [r7, #28]
 8011f70:	4413      	add	r3, r2
 8011f72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011f76:	681b      	ldr	r3, [r3, #0]
 8011f78:	69ba      	ldr	r2, [r7, #24]
 8011f7a:	0151      	lsls	r1, r2, #5
 8011f7c:	69fa      	ldr	r2, [r7, #28]
 8011f7e:	440a      	add	r2, r1
 8011f80:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011f84:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8011f88:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8011f8a:	68bb      	ldr	r3, [r7, #8]
 8011f8c:	791b      	ldrb	r3, [r3, #4]
 8011f8e:	2b01      	cmp	r3, #1
 8011f90:	d015      	beq.n	8011fbe <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8011f92:	68bb      	ldr	r3, [r7, #8]
 8011f94:	691b      	ldr	r3, [r3, #16]
 8011f96:	2b00      	cmp	r3, #0
 8011f98:	f000 8151 	beq.w	801223e <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8011f9c:	69fb      	ldr	r3, [r7, #28]
 8011f9e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011fa2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011fa4:	68bb      	ldr	r3, [r7, #8]
 8011fa6:	781b      	ldrb	r3, [r3, #0]
 8011fa8:	f003 030f 	and.w	r3, r3, #15
 8011fac:	2101      	movs	r1, #1
 8011fae:	fa01 f303 	lsl.w	r3, r1, r3
 8011fb2:	69f9      	ldr	r1, [r7, #28]
 8011fb4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8011fb8:	4313      	orrs	r3, r2
 8011fba:	634b      	str	r3, [r1, #52]	@ 0x34
 8011fbc:	e13f      	b.n	801223e <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8011fbe:	69fb      	ldr	r3, [r7, #28]
 8011fc0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011fc4:	689b      	ldr	r3, [r3, #8]
 8011fc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011fca:	2b00      	cmp	r3, #0
 8011fcc:	d116      	bne.n	8011ffc <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8011fce:	69bb      	ldr	r3, [r7, #24]
 8011fd0:	015a      	lsls	r2, r3, #5
 8011fd2:	69fb      	ldr	r3, [r7, #28]
 8011fd4:	4413      	add	r3, r2
 8011fd6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011fda:	681b      	ldr	r3, [r3, #0]
 8011fdc:	69ba      	ldr	r2, [r7, #24]
 8011fde:	0151      	lsls	r1, r2, #5
 8011fe0:	69fa      	ldr	r2, [r7, #28]
 8011fe2:	440a      	add	r2, r1
 8011fe4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011fe8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8011fec:	6013      	str	r3, [r2, #0]
 8011fee:	e015      	b.n	801201c <USB_EPStartXfer+0x310>
 8011ff0:	e007ffff 	.word	0xe007ffff
 8011ff4:	fff80000 	.word	0xfff80000
 8011ff8:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8011ffc:	69bb      	ldr	r3, [r7, #24]
 8011ffe:	015a      	lsls	r2, r3, #5
 8012000:	69fb      	ldr	r3, [r7, #28]
 8012002:	4413      	add	r3, r2
 8012004:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8012008:	681b      	ldr	r3, [r3, #0]
 801200a:	69ba      	ldr	r2, [r7, #24]
 801200c:	0151      	lsls	r1, r2, #5
 801200e:	69fa      	ldr	r2, [r7, #28]
 8012010:	440a      	add	r2, r1
 8012012:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8012016:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801201a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 801201c:	68bb      	ldr	r3, [r7, #8]
 801201e:	68d9      	ldr	r1, [r3, #12]
 8012020:	68bb      	ldr	r3, [r7, #8]
 8012022:	781a      	ldrb	r2, [r3, #0]
 8012024:	68bb      	ldr	r3, [r7, #8]
 8012026:	691b      	ldr	r3, [r3, #16]
 8012028:	b298      	uxth	r0, r3
 801202a:	79fb      	ldrb	r3, [r7, #7]
 801202c:	9300      	str	r3, [sp, #0]
 801202e:	4603      	mov	r3, r0
 8012030:	68f8      	ldr	r0, [r7, #12]
 8012032:	f000 f9b9 	bl	80123a8 <USB_WritePacket>
 8012036:	e102      	b.n	801223e <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8012038:	69bb      	ldr	r3, [r7, #24]
 801203a:	015a      	lsls	r2, r3, #5
 801203c:	69fb      	ldr	r3, [r7, #28]
 801203e:	4413      	add	r3, r2
 8012040:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012044:	691a      	ldr	r2, [r3, #16]
 8012046:	69bb      	ldr	r3, [r7, #24]
 8012048:	0159      	lsls	r1, r3, #5
 801204a:	69fb      	ldr	r3, [r7, #28]
 801204c:	440b      	add	r3, r1
 801204e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012052:	4619      	mov	r1, r3
 8012054:	4b7c      	ldr	r3, [pc, #496]	@ (8012248 <USB_EPStartXfer+0x53c>)
 8012056:	4013      	ands	r3, r2
 8012058:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 801205a:	69bb      	ldr	r3, [r7, #24]
 801205c:	015a      	lsls	r2, r3, #5
 801205e:	69fb      	ldr	r3, [r7, #28]
 8012060:	4413      	add	r3, r2
 8012062:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012066:	691a      	ldr	r2, [r3, #16]
 8012068:	69bb      	ldr	r3, [r7, #24]
 801206a:	0159      	lsls	r1, r3, #5
 801206c:	69fb      	ldr	r3, [r7, #28]
 801206e:	440b      	add	r3, r1
 8012070:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012074:	4619      	mov	r1, r3
 8012076:	4b75      	ldr	r3, [pc, #468]	@ (801224c <USB_EPStartXfer+0x540>)
 8012078:	4013      	ands	r3, r2
 801207a:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 801207c:	69bb      	ldr	r3, [r7, #24]
 801207e:	2b00      	cmp	r3, #0
 8012080:	d12f      	bne.n	80120e2 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 8012082:	68bb      	ldr	r3, [r7, #8]
 8012084:	691b      	ldr	r3, [r3, #16]
 8012086:	2b00      	cmp	r3, #0
 8012088:	d003      	beq.n	8012092 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 801208a:	68bb      	ldr	r3, [r7, #8]
 801208c:	689a      	ldr	r2, [r3, #8]
 801208e:	68bb      	ldr	r3, [r7, #8]
 8012090:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8012092:	68bb      	ldr	r3, [r7, #8]
 8012094:	689a      	ldr	r2, [r3, #8]
 8012096:	68bb      	ldr	r3, [r7, #8]
 8012098:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 801209a:	69bb      	ldr	r3, [r7, #24]
 801209c:	015a      	lsls	r2, r3, #5
 801209e:	69fb      	ldr	r3, [r7, #28]
 80120a0:	4413      	add	r3, r2
 80120a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80120a6:	691a      	ldr	r2, [r3, #16]
 80120a8:	68bb      	ldr	r3, [r7, #8]
 80120aa:	6a1b      	ldr	r3, [r3, #32]
 80120ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80120b0:	69b9      	ldr	r1, [r7, #24]
 80120b2:	0148      	lsls	r0, r1, #5
 80120b4:	69f9      	ldr	r1, [r7, #28]
 80120b6:	4401      	add	r1, r0
 80120b8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80120bc:	4313      	orrs	r3, r2
 80120be:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80120c0:	69bb      	ldr	r3, [r7, #24]
 80120c2:	015a      	lsls	r2, r3, #5
 80120c4:	69fb      	ldr	r3, [r7, #28]
 80120c6:	4413      	add	r3, r2
 80120c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80120cc:	691b      	ldr	r3, [r3, #16]
 80120ce:	69ba      	ldr	r2, [r7, #24]
 80120d0:	0151      	lsls	r1, r2, #5
 80120d2:	69fa      	ldr	r2, [r7, #28]
 80120d4:	440a      	add	r2, r1
 80120d6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80120da:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80120de:	6113      	str	r3, [r2, #16]
 80120e0:	e05f      	b.n	80121a2 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 80120e2:	68bb      	ldr	r3, [r7, #8]
 80120e4:	691b      	ldr	r3, [r3, #16]
 80120e6:	2b00      	cmp	r3, #0
 80120e8:	d123      	bne.n	8012132 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80120ea:	69bb      	ldr	r3, [r7, #24]
 80120ec:	015a      	lsls	r2, r3, #5
 80120ee:	69fb      	ldr	r3, [r7, #28]
 80120f0:	4413      	add	r3, r2
 80120f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80120f6:	691a      	ldr	r2, [r3, #16]
 80120f8:	68bb      	ldr	r3, [r7, #8]
 80120fa:	689b      	ldr	r3, [r3, #8]
 80120fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8012100:	69b9      	ldr	r1, [r7, #24]
 8012102:	0148      	lsls	r0, r1, #5
 8012104:	69f9      	ldr	r1, [r7, #28]
 8012106:	4401      	add	r1, r0
 8012108:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 801210c:	4313      	orrs	r3, r2
 801210e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8012110:	69bb      	ldr	r3, [r7, #24]
 8012112:	015a      	lsls	r2, r3, #5
 8012114:	69fb      	ldr	r3, [r7, #28]
 8012116:	4413      	add	r3, r2
 8012118:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801211c:	691b      	ldr	r3, [r3, #16]
 801211e:	69ba      	ldr	r2, [r7, #24]
 8012120:	0151      	lsls	r1, r2, #5
 8012122:	69fa      	ldr	r2, [r7, #28]
 8012124:	440a      	add	r2, r1
 8012126:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801212a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801212e:	6113      	str	r3, [r2, #16]
 8012130:	e037      	b.n	80121a2 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8012132:	68bb      	ldr	r3, [r7, #8]
 8012134:	691a      	ldr	r2, [r3, #16]
 8012136:	68bb      	ldr	r3, [r7, #8]
 8012138:	689b      	ldr	r3, [r3, #8]
 801213a:	4413      	add	r3, r2
 801213c:	1e5a      	subs	r2, r3, #1
 801213e:	68bb      	ldr	r3, [r7, #8]
 8012140:	689b      	ldr	r3, [r3, #8]
 8012142:	fbb2 f3f3 	udiv	r3, r2, r3
 8012146:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8012148:	68bb      	ldr	r3, [r7, #8]
 801214a:	689b      	ldr	r3, [r3, #8]
 801214c:	8afa      	ldrh	r2, [r7, #22]
 801214e:	fb03 f202 	mul.w	r2, r3, r2
 8012152:	68bb      	ldr	r3, [r7, #8]
 8012154:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8012156:	69bb      	ldr	r3, [r7, #24]
 8012158:	015a      	lsls	r2, r3, #5
 801215a:	69fb      	ldr	r3, [r7, #28]
 801215c:	4413      	add	r3, r2
 801215e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012162:	691a      	ldr	r2, [r3, #16]
 8012164:	8afb      	ldrh	r3, [r7, #22]
 8012166:	04d9      	lsls	r1, r3, #19
 8012168:	4b39      	ldr	r3, [pc, #228]	@ (8012250 <USB_EPStartXfer+0x544>)
 801216a:	400b      	ands	r3, r1
 801216c:	69b9      	ldr	r1, [r7, #24]
 801216e:	0148      	lsls	r0, r1, #5
 8012170:	69f9      	ldr	r1, [r7, #28]
 8012172:	4401      	add	r1, r0
 8012174:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8012178:	4313      	orrs	r3, r2
 801217a:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 801217c:	69bb      	ldr	r3, [r7, #24]
 801217e:	015a      	lsls	r2, r3, #5
 8012180:	69fb      	ldr	r3, [r7, #28]
 8012182:	4413      	add	r3, r2
 8012184:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012188:	691a      	ldr	r2, [r3, #16]
 801218a:	68bb      	ldr	r3, [r7, #8]
 801218c:	6a1b      	ldr	r3, [r3, #32]
 801218e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8012192:	69b9      	ldr	r1, [r7, #24]
 8012194:	0148      	lsls	r0, r1, #5
 8012196:	69f9      	ldr	r1, [r7, #28]
 8012198:	4401      	add	r1, r0
 801219a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 801219e:	4313      	orrs	r3, r2
 80121a0:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80121a2:	79fb      	ldrb	r3, [r7, #7]
 80121a4:	2b01      	cmp	r3, #1
 80121a6:	d10d      	bne.n	80121c4 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80121a8:	68bb      	ldr	r3, [r7, #8]
 80121aa:	68db      	ldr	r3, [r3, #12]
 80121ac:	2b00      	cmp	r3, #0
 80121ae:	d009      	beq.n	80121c4 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80121b0:	68bb      	ldr	r3, [r7, #8]
 80121b2:	68d9      	ldr	r1, [r3, #12]
 80121b4:	69bb      	ldr	r3, [r7, #24]
 80121b6:	015a      	lsls	r2, r3, #5
 80121b8:	69fb      	ldr	r3, [r7, #28]
 80121ba:	4413      	add	r3, r2
 80121bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80121c0:	460a      	mov	r2, r1
 80121c2:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80121c4:	68bb      	ldr	r3, [r7, #8]
 80121c6:	791b      	ldrb	r3, [r3, #4]
 80121c8:	2b01      	cmp	r3, #1
 80121ca:	d128      	bne.n	801221e <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80121cc:	69fb      	ldr	r3, [r7, #28]
 80121ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80121d2:	689b      	ldr	r3, [r3, #8]
 80121d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80121d8:	2b00      	cmp	r3, #0
 80121da:	d110      	bne.n	80121fe <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80121dc:	69bb      	ldr	r3, [r7, #24]
 80121de:	015a      	lsls	r2, r3, #5
 80121e0:	69fb      	ldr	r3, [r7, #28]
 80121e2:	4413      	add	r3, r2
 80121e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80121e8:	681b      	ldr	r3, [r3, #0]
 80121ea:	69ba      	ldr	r2, [r7, #24]
 80121ec:	0151      	lsls	r1, r2, #5
 80121ee:	69fa      	ldr	r2, [r7, #28]
 80121f0:	440a      	add	r2, r1
 80121f2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80121f6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80121fa:	6013      	str	r3, [r2, #0]
 80121fc:	e00f      	b.n	801221e <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80121fe:	69bb      	ldr	r3, [r7, #24]
 8012200:	015a      	lsls	r2, r3, #5
 8012202:	69fb      	ldr	r3, [r7, #28]
 8012204:	4413      	add	r3, r2
 8012206:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801220a:	681b      	ldr	r3, [r3, #0]
 801220c:	69ba      	ldr	r2, [r7, #24]
 801220e:	0151      	lsls	r1, r2, #5
 8012210:	69fa      	ldr	r2, [r7, #28]
 8012212:	440a      	add	r2, r1
 8012214:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8012218:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801221c:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 801221e:	69bb      	ldr	r3, [r7, #24]
 8012220:	015a      	lsls	r2, r3, #5
 8012222:	69fb      	ldr	r3, [r7, #28]
 8012224:	4413      	add	r3, r2
 8012226:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801222a:	681b      	ldr	r3, [r3, #0]
 801222c:	69ba      	ldr	r2, [r7, #24]
 801222e:	0151      	lsls	r1, r2, #5
 8012230:	69fa      	ldr	r2, [r7, #28]
 8012232:	440a      	add	r2, r1
 8012234:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8012238:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 801223c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 801223e:	2300      	movs	r3, #0
}
 8012240:	4618      	mov	r0, r3
 8012242:	3720      	adds	r7, #32
 8012244:	46bd      	mov	sp, r7
 8012246:	bd80      	pop	{r7, pc}
 8012248:	fff80000 	.word	0xfff80000
 801224c:	e007ffff 	.word	0xe007ffff
 8012250:	1ff80000 	.word	0x1ff80000

08012254 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8012254:	b480      	push	{r7}
 8012256:	b087      	sub	sp, #28
 8012258:	af00      	add	r7, sp, #0
 801225a:	6078      	str	r0, [r7, #4]
 801225c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 801225e:	2300      	movs	r3, #0
 8012260:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8012262:	2300      	movs	r3, #0
 8012264:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012266:	687b      	ldr	r3, [r7, #4]
 8012268:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 801226a:	683b      	ldr	r3, [r7, #0]
 801226c:	785b      	ldrb	r3, [r3, #1]
 801226e:	2b01      	cmp	r3, #1
 8012270:	d14a      	bne.n	8012308 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8012272:	683b      	ldr	r3, [r7, #0]
 8012274:	781b      	ldrb	r3, [r3, #0]
 8012276:	015a      	lsls	r2, r3, #5
 8012278:	693b      	ldr	r3, [r7, #16]
 801227a:	4413      	add	r3, r2
 801227c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8012280:	681b      	ldr	r3, [r3, #0]
 8012282:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8012286:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801228a:	f040 8086 	bne.w	801239a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 801228e:	683b      	ldr	r3, [r7, #0]
 8012290:	781b      	ldrb	r3, [r3, #0]
 8012292:	015a      	lsls	r2, r3, #5
 8012294:	693b      	ldr	r3, [r7, #16]
 8012296:	4413      	add	r3, r2
 8012298:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801229c:	681b      	ldr	r3, [r3, #0]
 801229e:	683a      	ldr	r2, [r7, #0]
 80122a0:	7812      	ldrb	r2, [r2, #0]
 80122a2:	0151      	lsls	r1, r2, #5
 80122a4:	693a      	ldr	r2, [r7, #16]
 80122a6:	440a      	add	r2, r1
 80122a8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80122ac:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80122b0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80122b2:	683b      	ldr	r3, [r7, #0]
 80122b4:	781b      	ldrb	r3, [r3, #0]
 80122b6:	015a      	lsls	r2, r3, #5
 80122b8:	693b      	ldr	r3, [r7, #16]
 80122ba:	4413      	add	r3, r2
 80122bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80122c0:	681b      	ldr	r3, [r3, #0]
 80122c2:	683a      	ldr	r2, [r7, #0]
 80122c4:	7812      	ldrb	r2, [r2, #0]
 80122c6:	0151      	lsls	r1, r2, #5
 80122c8:	693a      	ldr	r2, [r7, #16]
 80122ca:	440a      	add	r2, r1
 80122cc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80122d0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80122d4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80122d6:	68fb      	ldr	r3, [r7, #12]
 80122d8:	3301      	adds	r3, #1
 80122da:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80122dc:	68fb      	ldr	r3, [r7, #12]
 80122de:	f242 7210 	movw	r2, #10000	@ 0x2710
 80122e2:	4293      	cmp	r3, r2
 80122e4:	d902      	bls.n	80122ec <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80122e6:	2301      	movs	r3, #1
 80122e8:	75fb      	strb	r3, [r7, #23]
          break;
 80122ea:	e056      	b.n	801239a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80122ec:	683b      	ldr	r3, [r7, #0]
 80122ee:	781b      	ldrb	r3, [r3, #0]
 80122f0:	015a      	lsls	r2, r3, #5
 80122f2:	693b      	ldr	r3, [r7, #16]
 80122f4:	4413      	add	r3, r2
 80122f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80122fa:	681b      	ldr	r3, [r3, #0]
 80122fc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8012300:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8012304:	d0e7      	beq.n	80122d6 <USB_EPStopXfer+0x82>
 8012306:	e048      	b.n	801239a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8012308:	683b      	ldr	r3, [r7, #0]
 801230a:	781b      	ldrb	r3, [r3, #0]
 801230c:	015a      	lsls	r2, r3, #5
 801230e:	693b      	ldr	r3, [r7, #16]
 8012310:	4413      	add	r3, r2
 8012312:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012316:	681b      	ldr	r3, [r3, #0]
 8012318:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801231c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8012320:	d13b      	bne.n	801239a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8012322:	683b      	ldr	r3, [r7, #0]
 8012324:	781b      	ldrb	r3, [r3, #0]
 8012326:	015a      	lsls	r2, r3, #5
 8012328:	693b      	ldr	r3, [r7, #16]
 801232a:	4413      	add	r3, r2
 801232c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012330:	681b      	ldr	r3, [r3, #0]
 8012332:	683a      	ldr	r2, [r7, #0]
 8012334:	7812      	ldrb	r2, [r2, #0]
 8012336:	0151      	lsls	r1, r2, #5
 8012338:	693a      	ldr	r2, [r7, #16]
 801233a:	440a      	add	r2, r1
 801233c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8012340:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8012344:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8012346:	683b      	ldr	r3, [r7, #0]
 8012348:	781b      	ldrb	r3, [r3, #0]
 801234a:	015a      	lsls	r2, r3, #5
 801234c:	693b      	ldr	r3, [r7, #16]
 801234e:	4413      	add	r3, r2
 8012350:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012354:	681b      	ldr	r3, [r3, #0]
 8012356:	683a      	ldr	r2, [r7, #0]
 8012358:	7812      	ldrb	r2, [r2, #0]
 801235a:	0151      	lsls	r1, r2, #5
 801235c:	693a      	ldr	r2, [r7, #16]
 801235e:	440a      	add	r2, r1
 8012360:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8012364:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8012368:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 801236a:	68fb      	ldr	r3, [r7, #12]
 801236c:	3301      	adds	r3, #1
 801236e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8012370:	68fb      	ldr	r3, [r7, #12]
 8012372:	f242 7210 	movw	r2, #10000	@ 0x2710
 8012376:	4293      	cmp	r3, r2
 8012378:	d902      	bls.n	8012380 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 801237a:	2301      	movs	r3, #1
 801237c:	75fb      	strb	r3, [r7, #23]
          break;
 801237e:	e00c      	b.n	801239a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8012380:	683b      	ldr	r3, [r7, #0]
 8012382:	781b      	ldrb	r3, [r3, #0]
 8012384:	015a      	lsls	r2, r3, #5
 8012386:	693b      	ldr	r3, [r7, #16]
 8012388:	4413      	add	r3, r2
 801238a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801238e:	681b      	ldr	r3, [r3, #0]
 8012390:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8012394:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8012398:	d0e7      	beq.n	801236a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 801239a:	7dfb      	ldrb	r3, [r7, #23]
}
 801239c:	4618      	mov	r0, r3
 801239e:	371c      	adds	r7, #28
 80123a0:	46bd      	mov	sp, r7
 80123a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123a6:	4770      	bx	lr

080123a8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80123a8:	b480      	push	{r7}
 80123aa:	b089      	sub	sp, #36	@ 0x24
 80123ac:	af00      	add	r7, sp, #0
 80123ae:	60f8      	str	r0, [r7, #12]
 80123b0:	60b9      	str	r1, [r7, #8]
 80123b2:	4611      	mov	r1, r2
 80123b4:	461a      	mov	r2, r3
 80123b6:	460b      	mov	r3, r1
 80123b8:	71fb      	strb	r3, [r7, #7]
 80123ba:	4613      	mov	r3, r2
 80123bc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80123be:	68fb      	ldr	r3, [r7, #12]
 80123c0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80123c2:	68bb      	ldr	r3, [r7, #8]
 80123c4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80123c6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80123ca:	2b00      	cmp	r3, #0
 80123cc:	d123      	bne.n	8012416 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80123ce:	88bb      	ldrh	r3, [r7, #4]
 80123d0:	3303      	adds	r3, #3
 80123d2:	089b      	lsrs	r3, r3, #2
 80123d4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80123d6:	2300      	movs	r3, #0
 80123d8:	61bb      	str	r3, [r7, #24]
 80123da:	e018      	b.n	801240e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80123dc:	79fb      	ldrb	r3, [r7, #7]
 80123de:	031a      	lsls	r2, r3, #12
 80123e0:	697b      	ldr	r3, [r7, #20]
 80123e2:	4413      	add	r3, r2
 80123e4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80123e8:	461a      	mov	r2, r3
 80123ea:	69fb      	ldr	r3, [r7, #28]
 80123ec:	681b      	ldr	r3, [r3, #0]
 80123ee:	6013      	str	r3, [r2, #0]
      pSrc++;
 80123f0:	69fb      	ldr	r3, [r7, #28]
 80123f2:	3301      	adds	r3, #1
 80123f4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80123f6:	69fb      	ldr	r3, [r7, #28]
 80123f8:	3301      	adds	r3, #1
 80123fa:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80123fc:	69fb      	ldr	r3, [r7, #28]
 80123fe:	3301      	adds	r3, #1
 8012400:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8012402:	69fb      	ldr	r3, [r7, #28]
 8012404:	3301      	adds	r3, #1
 8012406:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8012408:	69bb      	ldr	r3, [r7, #24]
 801240a:	3301      	adds	r3, #1
 801240c:	61bb      	str	r3, [r7, #24]
 801240e:	69ba      	ldr	r2, [r7, #24]
 8012410:	693b      	ldr	r3, [r7, #16]
 8012412:	429a      	cmp	r2, r3
 8012414:	d3e2      	bcc.n	80123dc <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8012416:	2300      	movs	r3, #0
}
 8012418:	4618      	mov	r0, r3
 801241a:	3724      	adds	r7, #36	@ 0x24
 801241c:	46bd      	mov	sp, r7
 801241e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012422:	4770      	bx	lr

08012424 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8012424:	b480      	push	{r7}
 8012426:	b08b      	sub	sp, #44	@ 0x2c
 8012428:	af00      	add	r7, sp, #0
 801242a:	60f8      	str	r0, [r7, #12]
 801242c:	60b9      	str	r1, [r7, #8]
 801242e:	4613      	mov	r3, r2
 8012430:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012432:	68fb      	ldr	r3, [r7, #12]
 8012434:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8012436:	68bb      	ldr	r3, [r7, #8]
 8012438:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 801243a:	88fb      	ldrh	r3, [r7, #6]
 801243c:	089b      	lsrs	r3, r3, #2
 801243e:	b29b      	uxth	r3, r3
 8012440:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8012442:	88fb      	ldrh	r3, [r7, #6]
 8012444:	f003 0303 	and.w	r3, r3, #3
 8012448:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 801244a:	2300      	movs	r3, #0
 801244c:	623b      	str	r3, [r7, #32]
 801244e:	e014      	b.n	801247a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8012450:	69bb      	ldr	r3, [r7, #24]
 8012452:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8012456:	681a      	ldr	r2, [r3, #0]
 8012458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801245a:	601a      	str	r2, [r3, #0]
    pDest++;
 801245c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801245e:	3301      	adds	r3, #1
 8012460:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8012462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012464:	3301      	adds	r3, #1
 8012466:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8012468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801246a:	3301      	adds	r3, #1
 801246c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 801246e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012470:	3301      	adds	r3, #1
 8012472:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8012474:	6a3b      	ldr	r3, [r7, #32]
 8012476:	3301      	adds	r3, #1
 8012478:	623b      	str	r3, [r7, #32]
 801247a:	6a3a      	ldr	r2, [r7, #32]
 801247c:	697b      	ldr	r3, [r7, #20]
 801247e:	429a      	cmp	r2, r3
 8012480:	d3e6      	bcc.n	8012450 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8012482:	8bfb      	ldrh	r3, [r7, #30]
 8012484:	2b00      	cmp	r3, #0
 8012486:	d01e      	beq.n	80124c6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8012488:	2300      	movs	r3, #0
 801248a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 801248c:	69bb      	ldr	r3, [r7, #24]
 801248e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8012492:	461a      	mov	r2, r3
 8012494:	f107 0310 	add.w	r3, r7, #16
 8012498:	6812      	ldr	r2, [r2, #0]
 801249a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 801249c:	693a      	ldr	r2, [r7, #16]
 801249e:	6a3b      	ldr	r3, [r7, #32]
 80124a0:	b2db      	uxtb	r3, r3
 80124a2:	00db      	lsls	r3, r3, #3
 80124a4:	fa22 f303 	lsr.w	r3, r2, r3
 80124a8:	b2da      	uxtb	r2, r3
 80124aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124ac:	701a      	strb	r2, [r3, #0]
      i++;
 80124ae:	6a3b      	ldr	r3, [r7, #32]
 80124b0:	3301      	adds	r3, #1
 80124b2:	623b      	str	r3, [r7, #32]
      pDest++;
 80124b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124b6:	3301      	adds	r3, #1
 80124b8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80124ba:	8bfb      	ldrh	r3, [r7, #30]
 80124bc:	3b01      	subs	r3, #1
 80124be:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80124c0:	8bfb      	ldrh	r3, [r7, #30]
 80124c2:	2b00      	cmp	r3, #0
 80124c4:	d1ea      	bne.n	801249c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80124c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80124c8:	4618      	mov	r0, r3
 80124ca:	372c      	adds	r7, #44	@ 0x2c
 80124cc:	46bd      	mov	sp, r7
 80124ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124d2:	4770      	bx	lr

080124d4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80124d4:	b480      	push	{r7}
 80124d6:	b085      	sub	sp, #20
 80124d8:	af00      	add	r7, sp, #0
 80124da:	6078      	str	r0, [r7, #4]
 80124dc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80124de:	687b      	ldr	r3, [r7, #4]
 80124e0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80124e2:	683b      	ldr	r3, [r7, #0]
 80124e4:	781b      	ldrb	r3, [r3, #0]
 80124e6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80124e8:	683b      	ldr	r3, [r7, #0]
 80124ea:	785b      	ldrb	r3, [r3, #1]
 80124ec:	2b01      	cmp	r3, #1
 80124ee:	d12c      	bne.n	801254a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80124f0:	68bb      	ldr	r3, [r7, #8]
 80124f2:	015a      	lsls	r2, r3, #5
 80124f4:	68fb      	ldr	r3, [r7, #12]
 80124f6:	4413      	add	r3, r2
 80124f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80124fc:	681b      	ldr	r3, [r3, #0]
 80124fe:	2b00      	cmp	r3, #0
 8012500:	db12      	blt.n	8012528 <USB_EPSetStall+0x54>
 8012502:	68bb      	ldr	r3, [r7, #8]
 8012504:	2b00      	cmp	r3, #0
 8012506:	d00f      	beq.n	8012528 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8012508:	68bb      	ldr	r3, [r7, #8]
 801250a:	015a      	lsls	r2, r3, #5
 801250c:	68fb      	ldr	r3, [r7, #12]
 801250e:	4413      	add	r3, r2
 8012510:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8012514:	681b      	ldr	r3, [r3, #0]
 8012516:	68ba      	ldr	r2, [r7, #8]
 8012518:	0151      	lsls	r1, r2, #5
 801251a:	68fa      	ldr	r2, [r7, #12]
 801251c:	440a      	add	r2, r1
 801251e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8012522:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8012526:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8012528:	68bb      	ldr	r3, [r7, #8]
 801252a:	015a      	lsls	r2, r3, #5
 801252c:	68fb      	ldr	r3, [r7, #12]
 801252e:	4413      	add	r3, r2
 8012530:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8012534:	681b      	ldr	r3, [r3, #0]
 8012536:	68ba      	ldr	r2, [r7, #8]
 8012538:	0151      	lsls	r1, r2, #5
 801253a:	68fa      	ldr	r2, [r7, #12]
 801253c:	440a      	add	r2, r1
 801253e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8012542:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8012546:	6013      	str	r3, [r2, #0]
 8012548:	e02b      	b.n	80125a2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 801254a:	68bb      	ldr	r3, [r7, #8]
 801254c:	015a      	lsls	r2, r3, #5
 801254e:	68fb      	ldr	r3, [r7, #12]
 8012550:	4413      	add	r3, r2
 8012552:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012556:	681b      	ldr	r3, [r3, #0]
 8012558:	2b00      	cmp	r3, #0
 801255a:	db12      	blt.n	8012582 <USB_EPSetStall+0xae>
 801255c:	68bb      	ldr	r3, [r7, #8]
 801255e:	2b00      	cmp	r3, #0
 8012560:	d00f      	beq.n	8012582 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8012562:	68bb      	ldr	r3, [r7, #8]
 8012564:	015a      	lsls	r2, r3, #5
 8012566:	68fb      	ldr	r3, [r7, #12]
 8012568:	4413      	add	r3, r2
 801256a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801256e:	681b      	ldr	r3, [r3, #0]
 8012570:	68ba      	ldr	r2, [r7, #8]
 8012572:	0151      	lsls	r1, r2, #5
 8012574:	68fa      	ldr	r2, [r7, #12]
 8012576:	440a      	add	r2, r1
 8012578:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801257c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8012580:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8012582:	68bb      	ldr	r3, [r7, #8]
 8012584:	015a      	lsls	r2, r3, #5
 8012586:	68fb      	ldr	r3, [r7, #12]
 8012588:	4413      	add	r3, r2
 801258a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801258e:	681b      	ldr	r3, [r3, #0]
 8012590:	68ba      	ldr	r2, [r7, #8]
 8012592:	0151      	lsls	r1, r2, #5
 8012594:	68fa      	ldr	r2, [r7, #12]
 8012596:	440a      	add	r2, r1
 8012598:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801259c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80125a0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80125a2:	2300      	movs	r3, #0
}
 80125a4:	4618      	mov	r0, r3
 80125a6:	3714      	adds	r7, #20
 80125a8:	46bd      	mov	sp, r7
 80125aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125ae:	4770      	bx	lr

080125b0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80125b0:	b480      	push	{r7}
 80125b2:	b085      	sub	sp, #20
 80125b4:	af00      	add	r7, sp, #0
 80125b6:	6078      	str	r0, [r7, #4]
 80125b8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80125ba:	687b      	ldr	r3, [r7, #4]
 80125bc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80125be:	683b      	ldr	r3, [r7, #0]
 80125c0:	781b      	ldrb	r3, [r3, #0]
 80125c2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80125c4:	683b      	ldr	r3, [r7, #0]
 80125c6:	785b      	ldrb	r3, [r3, #1]
 80125c8:	2b01      	cmp	r3, #1
 80125ca:	d128      	bne.n	801261e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80125cc:	68bb      	ldr	r3, [r7, #8]
 80125ce:	015a      	lsls	r2, r3, #5
 80125d0:	68fb      	ldr	r3, [r7, #12]
 80125d2:	4413      	add	r3, r2
 80125d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80125d8:	681b      	ldr	r3, [r3, #0]
 80125da:	68ba      	ldr	r2, [r7, #8]
 80125dc:	0151      	lsls	r1, r2, #5
 80125de:	68fa      	ldr	r2, [r7, #12]
 80125e0:	440a      	add	r2, r1
 80125e2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80125e6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80125ea:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80125ec:	683b      	ldr	r3, [r7, #0]
 80125ee:	791b      	ldrb	r3, [r3, #4]
 80125f0:	2b03      	cmp	r3, #3
 80125f2:	d003      	beq.n	80125fc <USB_EPClearStall+0x4c>
 80125f4:	683b      	ldr	r3, [r7, #0]
 80125f6:	791b      	ldrb	r3, [r3, #4]
 80125f8:	2b02      	cmp	r3, #2
 80125fa:	d138      	bne.n	801266e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80125fc:	68bb      	ldr	r3, [r7, #8]
 80125fe:	015a      	lsls	r2, r3, #5
 8012600:	68fb      	ldr	r3, [r7, #12]
 8012602:	4413      	add	r3, r2
 8012604:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8012608:	681b      	ldr	r3, [r3, #0]
 801260a:	68ba      	ldr	r2, [r7, #8]
 801260c:	0151      	lsls	r1, r2, #5
 801260e:	68fa      	ldr	r2, [r7, #12]
 8012610:	440a      	add	r2, r1
 8012612:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8012616:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801261a:	6013      	str	r3, [r2, #0]
 801261c:	e027      	b.n	801266e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 801261e:	68bb      	ldr	r3, [r7, #8]
 8012620:	015a      	lsls	r2, r3, #5
 8012622:	68fb      	ldr	r3, [r7, #12]
 8012624:	4413      	add	r3, r2
 8012626:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801262a:	681b      	ldr	r3, [r3, #0]
 801262c:	68ba      	ldr	r2, [r7, #8]
 801262e:	0151      	lsls	r1, r2, #5
 8012630:	68fa      	ldr	r2, [r7, #12]
 8012632:	440a      	add	r2, r1
 8012634:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8012638:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 801263c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 801263e:	683b      	ldr	r3, [r7, #0]
 8012640:	791b      	ldrb	r3, [r3, #4]
 8012642:	2b03      	cmp	r3, #3
 8012644:	d003      	beq.n	801264e <USB_EPClearStall+0x9e>
 8012646:	683b      	ldr	r3, [r7, #0]
 8012648:	791b      	ldrb	r3, [r3, #4]
 801264a:	2b02      	cmp	r3, #2
 801264c:	d10f      	bne.n	801266e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 801264e:	68bb      	ldr	r3, [r7, #8]
 8012650:	015a      	lsls	r2, r3, #5
 8012652:	68fb      	ldr	r3, [r7, #12]
 8012654:	4413      	add	r3, r2
 8012656:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801265a:	681b      	ldr	r3, [r3, #0]
 801265c:	68ba      	ldr	r2, [r7, #8]
 801265e:	0151      	lsls	r1, r2, #5
 8012660:	68fa      	ldr	r2, [r7, #12]
 8012662:	440a      	add	r2, r1
 8012664:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8012668:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801266c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 801266e:	2300      	movs	r3, #0
}
 8012670:	4618      	mov	r0, r3
 8012672:	3714      	adds	r7, #20
 8012674:	46bd      	mov	sp, r7
 8012676:	f85d 7b04 	ldr.w	r7, [sp], #4
 801267a:	4770      	bx	lr

0801267c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 801267c:	b480      	push	{r7}
 801267e:	b085      	sub	sp, #20
 8012680:	af00      	add	r7, sp, #0
 8012682:	6078      	str	r0, [r7, #4]
 8012684:	460b      	mov	r3, r1
 8012686:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012688:	687b      	ldr	r3, [r7, #4]
 801268a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 801268c:	68fb      	ldr	r3, [r7, #12]
 801268e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012692:	681b      	ldr	r3, [r3, #0]
 8012694:	68fa      	ldr	r2, [r7, #12]
 8012696:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801269a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 801269e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80126a0:	68fb      	ldr	r3, [r7, #12]
 80126a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80126a6:	681a      	ldr	r2, [r3, #0]
 80126a8:	78fb      	ldrb	r3, [r7, #3]
 80126aa:	011b      	lsls	r3, r3, #4
 80126ac:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80126b0:	68f9      	ldr	r1, [r7, #12]
 80126b2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80126b6:	4313      	orrs	r3, r2
 80126b8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80126ba:	2300      	movs	r3, #0
}
 80126bc:	4618      	mov	r0, r3
 80126be:	3714      	adds	r7, #20
 80126c0:	46bd      	mov	sp, r7
 80126c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126c6:	4770      	bx	lr

080126c8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80126c8:	b480      	push	{r7}
 80126ca:	b085      	sub	sp, #20
 80126cc:	af00      	add	r7, sp, #0
 80126ce:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80126d0:	687b      	ldr	r3, [r7, #4]
 80126d2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80126d4:	68fb      	ldr	r3, [r7, #12]
 80126d6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80126da:	681b      	ldr	r3, [r3, #0]
 80126dc:	68fa      	ldr	r2, [r7, #12]
 80126de:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80126e2:	f023 0303 	bic.w	r3, r3, #3
 80126e6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80126e8:	68fb      	ldr	r3, [r7, #12]
 80126ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80126ee:	685b      	ldr	r3, [r3, #4]
 80126f0:	68fa      	ldr	r2, [r7, #12]
 80126f2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80126f6:	f023 0302 	bic.w	r3, r3, #2
 80126fa:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80126fc:	2300      	movs	r3, #0
}
 80126fe:	4618      	mov	r0, r3
 8012700:	3714      	adds	r7, #20
 8012702:	46bd      	mov	sp, r7
 8012704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012708:	4770      	bx	lr

0801270a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 801270a:	b480      	push	{r7}
 801270c:	b085      	sub	sp, #20
 801270e:	af00      	add	r7, sp, #0
 8012710:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012712:	687b      	ldr	r3, [r7, #4]
 8012714:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8012716:	68fb      	ldr	r3, [r7, #12]
 8012718:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801271c:	681b      	ldr	r3, [r3, #0]
 801271e:	68fa      	ldr	r2, [r7, #12]
 8012720:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8012724:	f023 0303 	bic.w	r3, r3, #3
 8012728:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 801272a:	68fb      	ldr	r3, [r7, #12]
 801272c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012730:	685b      	ldr	r3, [r3, #4]
 8012732:	68fa      	ldr	r2, [r7, #12]
 8012734:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8012738:	f043 0302 	orr.w	r3, r3, #2
 801273c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 801273e:	2300      	movs	r3, #0
}
 8012740:	4618      	mov	r0, r3
 8012742:	3714      	adds	r7, #20
 8012744:	46bd      	mov	sp, r7
 8012746:	f85d 7b04 	ldr.w	r7, [sp], #4
 801274a:	4770      	bx	lr

0801274c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 801274c:	b480      	push	{r7}
 801274e:	b085      	sub	sp, #20
 8012750:	af00      	add	r7, sp, #0
 8012752:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8012754:	687b      	ldr	r3, [r7, #4]
 8012756:	695b      	ldr	r3, [r3, #20]
 8012758:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 801275a:	687b      	ldr	r3, [r7, #4]
 801275c:	699b      	ldr	r3, [r3, #24]
 801275e:	68fa      	ldr	r2, [r7, #12]
 8012760:	4013      	ands	r3, r2
 8012762:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8012764:	68fb      	ldr	r3, [r7, #12]
}
 8012766:	4618      	mov	r0, r3
 8012768:	3714      	adds	r7, #20
 801276a:	46bd      	mov	sp, r7
 801276c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012770:	4770      	bx	lr

08012772 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8012772:	b480      	push	{r7}
 8012774:	b085      	sub	sp, #20
 8012776:	af00      	add	r7, sp, #0
 8012778:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801277a:	687b      	ldr	r3, [r7, #4]
 801277c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 801277e:	68fb      	ldr	r3, [r7, #12]
 8012780:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012784:	699b      	ldr	r3, [r3, #24]
 8012786:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8012788:	68fb      	ldr	r3, [r7, #12]
 801278a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801278e:	69db      	ldr	r3, [r3, #28]
 8012790:	68ba      	ldr	r2, [r7, #8]
 8012792:	4013      	ands	r3, r2
 8012794:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8012796:	68bb      	ldr	r3, [r7, #8]
 8012798:	0c1b      	lsrs	r3, r3, #16
}
 801279a:	4618      	mov	r0, r3
 801279c:	3714      	adds	r7, #20
 801279e:	46bd      	mov	sp, r7
 80127a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127a4:	4770      	bx	lr

080127a6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80127a6:	b480      	push	{r7}
 80127a8:	b085      	sub	sp, #20
 80127aa:	af00      	add	r7, sp, #0
 80127ac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80127ae:	687b      	ldr	r3, [r7, #4]
 80127b0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80127b2:	68fb      	ldr	r3, [r7, #12]
 80127b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80127b8:	699b      	ldr	r3, [r3, #24]
 80127ba:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80127bc:	68fb      	ldr	r3, [r7, #12]
 80127be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80127c2:	69db      	ldr	r3, [r3, #28]
 80127c4:	68ba      	ldr	r2, [r7, #8]
 80127c6:	4013      	ands	r3, r2
 80127c8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80127ca:	68bb      	ldr	r3, [r7, #8]
 80127cc:	b29b      	uxth	r3, r3
}
 80127ce:	4618      	mov	r0, r3
 80127d0:	3714      	adds	r7, #20
 80127d2:	46bd      	mov	sp, r7
 80127d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127d8:	4770      	bx	lr

080127da <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80127da:	b480      	push	{r7}
 80127dc:	b085      	sub	sp, #20
 80127de:	af00      	add	r7, sp, #0
 80127e0:	6078      	str	r0, [r7, #4]
 80127e2:	460b      	mov	r3, r1
 80127e4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80127e6:	687b      	ldr	r3, [r7, #4]
 80127e8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80127ea:	78fb      	ldrb	r3, [r7, #3]
 80127ec:	015a      	lsls	r2, r3, #5
 80127ee:	68fb      	ldr	r3, [r7, #12]
 80127f0:	4413      	add	r3, r2
 80127f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80127f6:	689b      	ldr	r3, [r3, #8]
 80127f8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80127fa:	68fb      	ldr	r3, [r7, #12]
 80127fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012800:	695b      	ldr	r3, [r3, #20]
 8012802:	68ba      	ldr	r2, [r7, #8]
 8012804:	4013      	ands	r3, r2
 8012806:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8012808:	68bb      	ldr	r3, [r7, #8]
}
 801280a:	4618      	mov	r0, r3
 801280c:	3714      	adds	r7, #20
 801280e:	46bd      	mov	sp, r7
 8012810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012814:	4770      	bx	lr

08012816 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8012816:	b480      	push	{r7}
 8012818:	b087      	sub	sp, #28
 801281a:	af00      	add	r7, sp, #0
 801281c:	6078      	str	r0, [r7, #4]
 801281e:	460b      	mov	r3, r1
 8012820:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012822:	687b      	ldr	r3, [r7, #4]
 8012824:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8012826:	697b      	ldr	r3, [r7, #20]
 8012828:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801282c:	691b      	ldr	r3, [r3, #16]
 801282e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8012830:	697b      	ldr	r3, [r7, #20]
 8012832:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012836:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012838:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 801283a:	78fb      	ldrb	r3, [r7, #3]
 801283c:	f003 030f 	and.w	r3, r3, #15
 8012840:	68fa      	ldr	r2, [r7, #12]
 8012842:	fa22 f303 	lsr.w	r3, r2, r3
 8012846:	01db      	lsls	r3, r3, #7
 8012848:	b2db      	uxtb	r3, r3
 801284a:	693a      	ldr	r2, [r7, #16]
 801284c:	4313      	orrs	r3, r2
 801284e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8012850:	78fb      	ldrb	r3, [r7, #3]
 8012852:	015a      	lsls	r2, r3, #5
 8012854:	697b      	ldr	r3, [r7, #20]
 8012856:	4413      	add	r3, r2
 8012858:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801285c:	689b      	ldr	r3, [r3, #8]
 801285e:	693a      	ldr	r2, [r7, #16]
 8012860:	4013      	ands	r3, r2
 8012862:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8012864:	68bb      	ldr	r3, [r7, #8]
}
 8012866:	4618      	mov	r0, r3
 8012868:	371c      	adds	r7, #28
 801286a:	46bd      	mov	sp, r7
 801286c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012870:	4770      	bx	lr

08012872 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8012872:	b480      	push	{r7}
 8012874:	b083      	sub	sp, #12
 8012876:	af00      	add	r7, sp, #0
 8012878:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 801287a:	687b      	ldr	r3, [r7, #4]
 801287c:	695b      	ldr	r3, [r3, #20]
 801287e:	f003 0301 	and.w	r3, r3, #1
}
 8012882:	4618      	mov	r0, r3
 8012884:	370c      	adds	r7, #12
 8012886:	46bd      	mov	sp, r7
 8012888:	f85d 7b04 	ldr.w	r7, [sp], #4
 801288c:	4770      	bx	lr
	...

08012890 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8012890:	b480      	push	{r7}
 8012892:	b085      	sub	sp, #20
 8012894:	af00      	add	r7, sp, #0
 8012896:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012898:	687b      	ldr	r3, [r7, #4]
 801289a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 801289c:	68fb      	ldr	r3, [r7, #12]
 801289e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80128a2:	681a      	ldr	r2, [r3, #0]
 80128a4:	68fb      	ldr	r3, [r7, #12]
 80128a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80128aa:	4619      	mov	r1, r3
 80128ac:	4b09      	ldr	r3, [pc, #36]	@ (80128d4 <USB_ActivateSetup+0x44>)
 80128ae:	4013      	ands	r3, r2
 80128b0:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80128b2:	68fb      	ldr	r3, [r7, #12]
 80128b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80128b8:	685b      	ldr	r3, [r3, #4]
 80128ba:	68fa      	ldr	r2, [r7, #12]
 80128bc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80128c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80128c4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80128c6:	2300      	movs	r3, #0
}
 80128c8:	4618      	mov	r0, r3
 80128ca:	3714      	adds	r7, #20
 80128cc:	46bd      	mov	sp, r7
 80128ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128d2:	4770      	bx	lr
 80128d4:	fffff800 	.word	0xfffff800

080128d8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80128d8:	b480      	push	{r7}
 80128da:	b087      	sub	sp, #28
 80128dc:	af00      	add	r7, sp, #0
 80128de:	60f8      	str	r0, [r7, #12]
 80128e0:	460b      	mov	r3, r1
 80128e2:	607a      	str	r2, [r7, #4]
 80128e4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80128e6:	68fb      	ldr	r3, [r7, #12]
 80128e8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80128ea:	68fb      	ldr	r3, [r7, #12]
 80128ec:	333c      	adds	r3, #60	@ 0x3c
 80128ee:	3304      	adds	r3, #4
 80128f0:	681b      	ldr	r3, [r3, #0]
 80128f2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80128f4:	693b      	ldr	r3, [r7, #16]
 80128f6:	4a26      	ldr	r2, [pc, #152]	@ (8012990 <USB_EP0_OutStart+0xb8>)
 80128f8:	4293      	cmp	r3, r2
 80128fa:	d90a      	bls.n	8012912 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80128fc:	697b      	ldr	r3, [r7, #20]
 80128fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012902:	681b      	ldr	r3, [r3, #0]
 8012904:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8012908:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801290c:	d101      	bne.n	8012912 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 801290e:	2300      	movs	r3, #0
 8012910:	e037      	b.n	8012982 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8012912:	697b      	ldr	r3, [r7, #20]
 8012914:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012918:	461a      	mov	r2, r3
 801291a:	2300      	movs	r3, #0
 801291c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 801291e:	697b      	ldr	r3, [r7, #20]
 8012920:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012924:	691b      	ldr	r3, [r3, #16]
 8012926:	697a      	ldr	r2, [r7, #20]
 8012928:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801292c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8012930:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8012932:	697b      	ldr	r3, [r7, #20]
 8012934:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012938:	691b      	ldr	r3, [r3, #16]
 801293a:	697a      	ldr	r2, [r7, #20]
 801293c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8012940:	f043 0318 	orr.w	r3, r3, #24
 8012944:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8012946:	697b      	ldr	r3, [r7, #20]
 8012948:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801294c:	691b      	ldr	r3, [r3, #16]
 801294e:	697a      	ldr	r2, [r7, #20]
 8012950:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8012954:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8012958:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 801295a:	7afb      	ldrb	r3, [r7, #11]
 801295c:	2b01      	cmp	r3, #1
 801295e:	d10f      	bne.n	8012980 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8012960:	697b      	ldr	r3, [r7, #20]
 8012962:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012966:	461a      	mov	r2, r3
 8012968:	687b      	ldr	r3, [r7, #4]
 801296a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 801296c:	697b      	ldr	r3, [r7, #20]
 801296e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012972:	681b      	ldr	r3, [r3, #0]
 8012974:	697a      	ldr	r2, [r7, #20]
 8012976:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801297a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 801297e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8012980:	2300      	movs	r3, #0
}
 8012982:	4618      	mov	r0, r3
 8012984:	371c      	adds	r7, #28
 8012986:	46bd      	mov	sp, r7
 8012988:	f85d 7b04 	ldr.w	r7, [sp], #4
 801298c:	4770      	bx	lr
 801298e:	bf00      	nop
 8012990:	4f54300a 	.word	0x4f54300a

08012994 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8012994:	b480      	push	{r7}
 8012996:	b085      	sub	sp, #20
 8012998:	af00      	add	r7, sp, #0
 801299a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 801299c:	2300      	movs	r3, #0
 801299e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80129a0:	68fb      	ldr	r3, [r7, #12]
 80129a2:	3301      	adds	r3, #1
 80129a4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80129a6:	68fb      	ldr	r3, [r7, #12]
 80129a8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80129ac:	d901      	bls.n	80129b2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80129ae:	2303      	movs	r3, #3
 80129b0:	e01b      	b.n	80129ea <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80129b2:	687b      	ldr	r3, [r7, #4]
 80129b4:	691b      	ldr	r3, [r3, #16]
 80129b6:	2b00      	cmp	r3, #0
 80129b8:	daf2      	bge.n	80129a0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80129ba:	2300      	movs	r3, #0
 80129bc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80129be:	687b      	ldr	r3, [r7, #4]
 80129c0:	691b      	ldr	r3, [r3, #16]
 80129c2:	f043 0201 	orr.w	r2, r3, #1
 80129c6:	687b      	ldr	r3, [r7, #4]
 80129c8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80129ca:	68fb      	ldr	r3, [r7, #12]
 80129cc:	3301      	adds	r3, #1
 80129ce:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80129d0:	68fb      	ldr	r3, [r7, #12]
 80129d2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80129d6:	d901      	bls.n	80129dc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80129d8:	2303      	movs	r3, #3
 80129da:	e006      	b.n	80129ea <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80129dc:	687b      	ldr	r3, [r7, #4]
 80129de:	691b      	ldr	r3, [r3, #16]
 80129e0:	f003 0301 	and.w	r3, r3, #1
 80129e4:	2b01      	cmp	r3, #1
 80129e6:	d0f0      	beq.n	80129ca <USB_CoreReset+0x36>

  return HAL_OK;
 80129e8:	2300      	movs	r3, #0
}
 80129ea:	4618      	mov	r0, r3
 80129ec:	3714      	adds	r7, #20
 80129ee:	46bd      	mov	sp, r7
 80129f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129f4:	4770      	bx	lr
	...

080129f8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80129f8:	b580      	push	{r7, lr}
 80129fa:	b084      	sub	sp, #16
 80129fc:	af00      	add	r7, sp, #0
 80129fe:	6078      	str	r0, [r7, #4]
 8012a00:	460b      	mov	r3, r1
 8012a02:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8012a04:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8012a08:	f002 fcfe 	bl	8015408 <USBD_static_malloc>
 8012a0c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8012a0e:	68fb      	ldr	r3, [r7, #12]
 8012a10:	2b00      	cmp	r3, #0
 8012a12:	d109      	bne.n	8012a28 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8012a14:	687b      	ldr	r3, [r7, #4]
 8012a16:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012a1a:	687b      	ldr	r3, [r7, #4]
 8012a1c:	32b0      	adds	r2, #176	@ 0xb0
 8012a1e:	2100      	movs	r1, #0
 8012a20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8012a24:	2302      	movs	r3, #2
 8012a26:	e0d4      	b.n	8012bd2 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8012a28:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8012a2c:	2100      	movs	r1, #0
 8012a2e:	68f8      	ldr	r0, [r7, #12]
 8012a30:	f002 fe4e 	bl	80156d0 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8012a34:	687b      	ldr	r3, [r7, #4]
 8012a36:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012a3a:	687b      	ldr	r3, [r7, #4]
 8012a3c:	32b0      	adds	r2, #176	@ 0xb0
 8012a3e:	68f9      	ldr	r1, [r7, #12]
 8012a40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8012a44:	687b      	ldr	r3, [r7, #4]
 8012a46:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012a4a:	687b      	ldr	r3, [r7, #4]
 8012a4c:	32b0      	adds	r2, #176	@ 0xb0
 8012a4e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8012a52:	687b      	ldr	r3, [r7, #4]
 8012a54:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012a58:	687b      	ldr	r3, [r7, #4]
 8012a5a:	7c1b      	ldrb	r3, [r3, #16]
 8012a5c:	2b00      	cmp	r3, #0
 8012a5e:	d138      	bne.n	8012ad2 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8012a60:	4b5e      	ldr	r3, [pc, #376]	@ (8012bdc <USBD_CDC_Init+0x1e4>)
 8012a62:	7819      	ldrb	r1, [r3, #0]
 8012a64:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012a68:	2202      	movs	r2, #2
 8012a6a:	6878      	ldr	r0, [r7, #4]
 8012a6c:	f002 fba9 	bl	80151c2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8012a70:	4b5a      	ldr	r3, [pc, #360]	@ (8012bdc <USBD_CDC_Init+0x1e4>)
 8012a72:	781b      	ldrb	r3, [r3, #0]
 8012a74:	f003 020f 	and.w	r2, r3, #15
 8012a78:	6879      	ldr	r1, [r7, #4]
 8012a7a:	4613      	mov	r3, r2
 8012a7c:	009b      	lsls	r3, r3, #2
 8012a7e:	4413      	add	r3, r2
 8012a80:	009b      	lsls	r3, r3, #2
 8012a82:	440b      	add	r3, r1
 8012a84:	3324      	adds	r3, #36	@ 0x24
 8012a86:	2201      	movs	r2, #1
 8012a88:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8012a8a:	4b55      	ldr	r3, [pc, #340]	@ (8012be0 <USBD_CDC_Init+0x1e8>)
 8012a8c:	7819      	ldrb	r1, [r3, #0]
 8012a8e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012a92:	2202      	movs	r2, #2
 8012a94:	6878      	ldr	r0, [r7, #4]
 8012a96:	f002 fb94 	bl	80151c2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8012a9a:	4b51      	ldr	r3, [pc, #324]	@ (8012be0 <USBD_CDC_Init+0x1e8>)
 8012a9c:	781b      	ldrb	r3, [r3, #0]
 8012a9e:	f003 020f 	and.w	r2, r3, #15
 8012aa2:	6879      	ldr	r1, [r7, #4]
 8012aa4:	4613      	mov	r3, r2
 8012aa6:	009b      	lsls	r3, r3, #2
 8012aa8:	4413      	add	r3, r2
 8012aaa:	009b      	lsls	r3, r3, #2
 8012aac:	440b      	add	r3, r1
 8012aae:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8012ab2:	2201      	movs	r2, #1
 8012ab4:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8012ab6:	4b4b      	ldr	r3, [pc, #300]	@ (8012be4 <USBD_CDC_Init+0x1ec>)
 8012ab8:	781b      	ldrb	r3, [r3, #0]
 8012aba:	f003 020f 	and.w	r2, r3, #15
 8012abe:	6879      	ldr	r1, [r7, #4]
 8012ac0:	4613      	mov	r3, r2
 8012ac2:	009b      	lsls	r3, r3, #2
 8012ac4:	4413      	add	r3, r2
 8012ac6:	009b      	lsls	r3, r3, #2
 8012ac8:	440b      	add	r3, r1
 8012aca:	3326      	adds	r3, #38	@ 0x26
 8012acc:	2210      	movs	r2, #16
 8012ace:	801a      	strh	r2, [r3, #0]
 8012ad0:	e035      	b.n	8012b3e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8012ad2:	4b42      	ldr	r3, [pc, #264]	@ (8012bdc <USBD_CDC_Init+0x1e4>)
 8012ad4:	7819      	ldrb	r1, [r3, #0]
 8012ad6:	2340      	movs	r3, #64	@ 0x40
 8012ad8:	2202      	movs	r2, #2
 8012ada:	6878      	ldr	r0, [r7, #4]
 8012adc:	f002 fb71 	bl	80151c2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8012ae0:	4b3e      	ldr	r3, [pc, #248]	@ (8012bdc <USBD_CDC_Init+0x1e4>)
 8012ae2:	781b      	ldrb	r3, [r3, #0]
 8012ae4:	f003 020f 	and.w	r2, r3, #15
 8012ae8:	6879      	ldr	r1, [r7, #4]
 8012aea:	4613      	mov	r3, r2
 8012aec:	009b      	lsls	r3, r3, #2
 8012aee:	4413      	add	r3, r2
 8012af0:	009b      	lsls	r3, r3, #2
 8012af2:	440b      	add	r3, r1
 8012af4:	3324      	adds	r3, #36	@ 0x24
 8012af6:	2201      	movs	r2, #1
 8012af8:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8012afa:	4b39      	ldr	r3, [pc, #228]	@ (8012be0 <USBD_CDC_Init+0x1e8>)
 8012afc:	7819      	ldrb	r1, [r3, #0]
 8012afe:	2340      	movs	r3, #64	@ 0x40
 8012b00:	2202      	movs	r2, #2
 8012b02:	6878      	ldr	r0, [r7, #4]
 8012b04:	f002 fb5d 	bl	80151c2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8012b08:	4b35      	ldr	r3, [pc, #212]	@ (8012be0 <USBD_CDC_Init+0x1e8>)
 8012b0a:	781b      	ldrb	r3, [r3, #0]
 8012b0c:	f003 020f 	and.w	r2, r3, #15
 8012b10:	6879      	ldr	r1, [r7, #4]
 8012b12:	4613      	mov	r3, r2
 8012b14:	009b      	lsls	r3, r3, #2
 8012b16:	4413      	add	r3, r2
 8012b18:	009b      	lsls	r3, r3, #2
 8012b1a:	440b      	add	r3, r1
 8012b1c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8012b20:	2201      	movs	r2, #1
 8012b22:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8012b24:	4b2f      	ldr	r3, [pc, #188]	@ (8012be4 <USBD_CDC_Init+0x1ec>)
 8012b26:	781b      	ldrb	r3, [r3, #0]
 8012b28:	f003 020f 	and.w	r2, r3, #15
 8012b2c:	6879      	ldr	r1, [r7, #4]
 8012b2e:	4613      	mov	r3, r2
 8012b30:	009b      	lsls	r3, r3, #2
 8012b32:	4413      	add	r3, r2
 8012b34:	009b      	lsls	r3, r3, #2
 8012b36:	440b      	add	r3, r1
 8012b38:	3326      	adds	r3, #38	@ 0x26
 8012b3a:	2210      	movs	r2, #16
 8012b3c:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8012b3e:	4b29      	ldr	r3, [pc, #164]	@ (8012be4 <USBD_CDC_Init+0x1ec>)
 8012b40:	7819      	ldrb	r1, [r3, #0]
 8012b42:	2308      	movs	r3, #8
 8012b44:	2203      	movs	r2, #3
 8012b46:	6878      	ldr	r0, [r7, #4]
 8012b48:	f002 fb3b 	bl	80151c2 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8012b4c:	4b25      	ldr	r3, [pc, #148]	@ (8012be4 <USBD_CDC_Init+0x1ec>)
 8012b4e:	781b      	ldrb	r3, [r3, #0]
 8012b50:	f003 020f 	and.w	r2, r3, #15
 8012b54:	6879      	ldr	r1, [r7, #4]
 8012b56:	4613      	mov	r3, r2
 8012b58:	009b      	lsls	r3, r3, #2
 8012b5a:	4413      	add	r3, r2
 8012b5c:	009b      	lsls	r3, r3, #2
 8012b5e:	440b      	add	r3, r1
 8012b60:	3324      	adds	r3, #36	@ 0x24
 8012b62:	2201      	movs	r2, #1
 8012b64:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8012b66:	68fb      	ldr	r3, [r7, #12]
 8012b68:	2200      	movs	r2, #0
 8012b6a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8012b6e:	687b      	ldr	r3, [r7, #4]
 8012b70:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8012b74:	687a      	ldr	r2, [r7, #4]
 8012b76:	33b0      	adds	r3, #176	@ 0xb0
 8012b78:	009b      	lsls	r3, r3, #2
 8012b7a:	4413      	add	r3, r2
 8012b7c:	685b      	ldr	r3, [r3, #4]
 8012b7e:	681b      	ldr	r3, [r3, #0]
 8012b80:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8012b82:	68fb      	ldr	r3, [r7, #12]
 8012b84:	2200      	movs	r2, #0
 8012b86:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8012b8a:	68fb      	ldr	r3, [r7, #12]
 8012b8c:	2200      	movs	r2, #0
 8012b8e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8012b92:	68fb      	ldr	r3, [r7, #12]
 8012b94:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8012b98:	2b00      	cmp	r3, #0
 8012b9a:	d101      	bne.n	8012ba0 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8012b9c:	2302      	movs	r3, #2
 8012b9e:	e018      	b.n	8012bd2 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012ba0:	687b      	ldr	r3, [r7, #4]
 8012ba2:	7c1b      	ldrb	r3, [r3, #16]
 8012ba4:	2b00      	cmp	r3, #0
 8012ba6:	d10a      	bne.n	8012bbe <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8012ba8:	4b0d      	ldr	r3, [pc, #52]	@ (8012be0 <USBD_CDC_Init+0x1e8>)
 8012baa:	7819      	ldrb	r1, [r3, #0]
 8012bac:	68fb      	ldr	r3, [r7, #12]
 8012bae:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8012bb2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012bb6:	6878      	ldr	r0, [r7, #4]
 8012bb8:	f002 fbf2 	bl	80153a0 <USBD_LL_PrepareReceive>
 8012bbc:	e008      	b.n	8012bd0 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8012bbe:	4b08      	ldr	r3, [pc, #32]	@ (8012be0 <USBD_CDC_Init+0x1e8>)
 8012bc0:	7819      	ldrb	r1, [r3, #0]
 8012bc2:	68fb      	ldr	r3, [r7, #12]
 8012bc4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8012bc8:	2340      	movs	r3, #64	@ 0x40
 8012bca:	6878      	ldr	r0, [r7, #4]
 8012bcc:	f002 fbe8 	bl	80153a0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8012bd0:	2300      	movs	r3, #0
}
 8012bd2:	4618      	mov	r0, r3
 8012bd4:	3710      	adds	r7, #16
 8012bd6:	46bd      	mov	sp, r7
 8012bd8:	bd80      	pop	{r7, pc}
 8012bda:	bf00      	nop
 8012bdc:	240000d7 	.word	0x240000d7
 8012be0:	240000d8 	.word	0x240000d8
 8012be4:	240000d9 	.word	0x240000d9

08012be8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012be8:	b580      	push	{r7, lr}
 8012bea:	b082      	sub	sp, #8
 8012bec:	af00      	add	r7, sp, #0
 8012bee:	6078      	str	r0, [r7, #4]
 8012bf0:	460b      	mov	r3, r1
 8012bf2:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8012bf4:	4b3a      	ldr	r3, [pc, #232]	@ (8012ce0 <USBD_CDC_DeInit+0xf8>)
 8012bf6:	781b      	ldrb	r3, [r3, #0]
 8012bf8:	4619      	mov	r1, r3
 8012bfa:	6878      	ldr	r0, [r7, #4]
 8012bfc:	f002 fb07 	bl	801520e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8012c00:	4b37      	ldr	r3, [pc, #220]	@ (8012ce0 <USBD_CDC_DeInit+0xf8>)
 8012c02:	781b      	ldrb	r3, [r3, #0]
 8012c04:	f003 020f 	and.w	r2, r3, #15
 8012c08:	6879      	ldr	r1, [r7, #4]
 8012c0a:	4613      	mov	r3, r2
 8012c0c:	009b      	lsls	r3, r3, #2
 8012c0e:	4413      	add	r3, r2
 8012c10:	009b      	lsls	r3, r3, #2
 8012c12:	440b      	add	r3, r1
 8012c14:	3324      	adds	r3, #36	@ 0x24
 8012c16:	2200      	movs	r2, #0
 8012c18:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8012c1a:	4b32      	ldr	r3, [pc, #200]	@ (8012ce4 <USBD_CDC_DeInit+0xfc>)
 8012c1c:	781b      	ldrb	r3, [r3, #0]
 8012c1e:	4619      	mov	r1, r3
 8012c20:	6878      	ldr	r0, [r7, #4]
 8012c22:	f002 faf4 	bl	801520e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8012c26:	4b2f      	ldr	r3, [pc, #188]	@ (8012ce4 <USBD_CDC_DeInit+0xfc>)
 8012c28:	781b      	ldrb	r3, [r3, #0]
 8012c2a:	f003 020f 	and.w	r2, r3, #15
 8012c2e:	6879      	ldr	r1, [r7, #4]
 8012c30:	4613      	mov	r3, r2
 8012c32:	009b      	lsls	r3, r3, #2
 8012c34:	4413      	add	r3, r2
 8012c36:	009b      	lsls	r3, r3, #2
 8012c38:	440b      	add	r3, r1
 8012c3a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8012c3e:	2200      	movs	r2, #0
 8012c40:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8012c42:	4b29      	ldr	r3, [pc, #164]	@ (8012ce8 <USBD_CDC_DeInit+0x100>)
 8012c44:	781b      	ldrb	r3, [r3, #0]
 8012c46:	4619      	mov	r1, r3
 8012c48:	6878      	ldr	r0, [r7, #4]
 8012c4a:	f002 fae0 	bl	801520e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8012c4e:	4b26      	ldr	r3, [pc, #152]	@ (8012ce8 <USBD_CDC_DeInit+0x100>)
 8012c50:	781b      	ldrb	r3, [r3, #0]
 8012c52:	f003 020f 	and.w	r2, r3, #15
 8012c56:	6879      	ldr	r1, [r7, #4]
 8012c58:	4613      	mov	r3, r2
 8012c5a:	009b      	lsls	r3, r3, #2
 8012c5c:	4413      	add	r3, r2
 8012c5e:	009b      	lsls	r3, r3, #2
 8012c60:	440b      	add	r3, r1
 8012c62:	3324      	adds	r3, #36	@ 0x24
 8012c64:	2200      	movs	r2, #0
 8012c66:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8012c68:	4b1f      	ldr	r3, [pc, #124]	@ (8012ce8 <USBD_CDC_DeInit+0x100>)
 8012c6a:	781b      	ldrb	r3, [r3, #0]
 8012c6c:	f003 020f 	and.w	r2, r3, #15
 8012c70:	6879      	ldr	r1, [r7, #4]
 8012c72:	4613      	mov	r3, r2
 8012c74:	009b      	lsls	r3, r3, #2
 8012c76:	4413      	add	r3, r2
 8012c78:	009b      	lsls	r3, r3, #2
 8012c7a:	440b      	add	r3, r1
 8012c7c:	3326      	adds	r3, #38	@ 0x26
 8012c7e:	2200      	movs	r2, #0
 8012c80:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8012c82:	687b      	ldr	r3, [r7, #4]
 8012c84:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012c88:	687b      	ldr	r3, [r7, #4]
 8012c8a:	32b0      	adds	r2, #176	@ 0xb0
 8012c8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012c90:	2b00      	cmp	r3, #0
 8012c92:	d01f      	beq.n	8012cd4 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8012c94:	687b      	ldr	r3, [r7, #4]
 8012c96:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8012c9a:	687a      	ldr	r2, [r7, #4]
 8012c9c:	33b0      	adds	r3, #176	@ 0xb0
 8012c9e:	009b      	lsls	r3, r3, #2
 8012ca0:	4413      	add	r3, r2
 8012ca2:	685b      	ldr	r3, [r3, #4]
 8012ca4:	685b      	ldr	r3, [r3, #4]
 8012ca6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8012ca8:	687b      	ldr	r3, [r7, #4]
 8012caa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012cae:	687b      	ldr	r3, [r7, #4]
 8012cb0:	32b0      	adds	r2, #176	@ 0xb0
 8012cb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012cb6:	4618      	mov	r0, r3
 8012cb8:	f002 fbb4 	bl	8015424 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8012cbc:	687b      	ldr	r3, [r7, #4]
 8012cbe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012cc2:	687b      	ldr	r3, [r7, #4]
 8012cc4:	32b0      	adds	r2, #176	@ 0xb0
 8012cc6:	2100      	movs	r1, #0
 8012cc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8012ccc:	687b      	ldr	r3, [r7, #4]
 8012cce:	2200      	movs	r2, #0
 8012cd0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8012cd4:	2300      	movs	r3, #0
}
 8012cd6:	4618      	mov	r0, r3
 8012cd8:	3708      	adds	r7, #8
 8012cda:	46bd      	mov	sp, r7
 8012cdc:	bd80      	pop	{r7, pc}
 8012cde:	bf00      	nop
 8012ce0:	240000d7 	.word	0x240000d7
 8012ce4:	240000d8 	.word	0x240000d8
 8012ce8:	240000d9 	.word	0x240000d9

08012cec <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8012cec:	b580      	push	{r7, lr}
 8012cee:	b086      	sub	sp, #24
 8012cf0:	af00      	add	r7, sp, #0
 8012cf2:	6078      	str	r0, [r7, #4]
 8012cf4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8012cf6:	687b      	ldr	r3, [r7, #4]
 8012cf8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012cfc:	687b      	ldr	r3, [r7, #4]
 8012cfe:	32b0      	adds	r2, #176	@ 0xb0
 8012d00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012d04:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8012d06:	2300      	movs	r3, #0
 8012d08:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8012d0a:	2300      	movs	r3, #0
 8012d0c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8012d0e:	2300      	movs	r3, #0
 8012d10:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8012d12:	693b      	ldr	r3, [r7, #16]
 8012d14:	2b00      	cmp	r3, #0
 8012d16:	d101      	bne.n	8012d1c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8012d18:	2303      	movs	r3, #3
 8012d1a:	e0bf      	b.n	8012e9c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012d1c:	683b      	ldr	r3, [r7, #0]
 8012d1e:	781b      	ldrb	r3, [r3, #0]
 8012d20:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8012d24:	2b00      	cmp	r3, #0
 8012d26:	d050      	beq.n	8012dca <USBD_CDC_Setup+0xde>
 8012d28:	2b20      	cmp	r3, #32
 8012d2a:	f040 80af 	bne.w	8012e8c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8012d2e:	683b      	ldr	r3, [r7, #0]
 8012d30:	88db      	ldrh	r3, [r3, #6]
 8012d32:	2b00      	cmp	r3, #0
 8012d34:	d03a      	beq.n	8012dac <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8012d36:	683b      	ldr	r3, [r7, #0]
 8012d38:	781b      	ldrb	r3, [r3, #0]
 8012d3a:	b25b      	sxtb	r3, r3
 8012d3c:	2b00      	cmp	r3, #0
 8012d3e:	da1b      	bge.n	8012d78 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8012d40:	687b      	ldr	r3, [r7, #4]
 8012d42:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8012d46:	687a      	ldr	r2, [r7, #4]
 8012d48:	33b0      	adds	r3, #176	@ 0xb0
 8012d4a:	009b      	lsls	r3, r3, #2
 8012d4c:	4413      	add	r3, r2
 8012d4e:	685b      	ldr	r3, [r3, #4]
 8012d50:	689b      	ldr	r3, [r3, #8]
 8012d52:	683a      	ldr	r2, [r7, #0]
 8012d54:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8012d56:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8012d58:	683a      	ldr	r2, [r7, #0]
 8012d5a:	88d2      	ldrh	r2, [r2, #6]
 8012d5c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8012d5e:	683b      	ldr	r3, [r7, #0]
 8012d60:	88db      	ldrh	r3, [r3, #6]
 8012d62:	2b07      	cmp	r3, #7
 8012d64:	bf28      	it	cs
 8012d66:	2307      	movcs	r3, #7
 8012d68:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8012d6a:	693b      	ldr	r3, [r7, #16]
 8012d6c:	89fa      	ldrh	r2, [r7, #14]
 8012d6e:	4619      	mov	r1, r3
 8012d70:	6878      	ldr	r0, [r7, #4]
 8012d72:	f001 fdbd 	bl	80148f0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8012d76:	e090      	b.n	8012e9a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8012d78:	683b      	ldr	r3, [r7, #0]
 8012d7a:	785a      	ldrb	r2, [r3, #1]
 8012d7c:	693b      	ldr	r3, [r7, #16]
 8012d7e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8012d82:	683b      	ldr	r3, [r7, #0]
 8012d84:	88db      	ldrh	r3, [r3, #6]
 8012d86:	2b3f      	cmp	r3, #63	@ 0x3f
 8012d88:	d803      	bhi.n	8012d92 <USBD_CDC_Setup+0xa6>
 8012d8a:	683b      	ldr	r3, [r7, #0]
 8012d8c:	88db      	ldrh	r3, [r3, #6]
 8012d8e:	b2da      	uxtb	r2, r3
 8012d90:	e000      	b.n	8012d94 <USBD_CDC_Setup+0xa8>
 8012d92:	2240      	movs	r2, #64	@ 0x40
 8012d94:	693b      	ldr	r3, [r7, #16]
 8012d96:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8012d9a:	6939      	ldr	r1, [r7, #16]
 8012d9c:	693b      	ldr	r3, [r7, #16]
 8012d9e:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8012da2:	461a      	mov	r2, r3
 8012da4:	6878      	ldr	r0, [r7, #4]
 8012da6:	f001 fdcf 	bl	8014948 <USBD_CtlPrepareRx>
      break;
 8012daa:	e076      	b.n	8012e9a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8012dac:	687b      	ldr	r3, [r7, #4]
 8012dae:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8012db2:	687a      	ldr	r2, [r7, #4]
 8012db4:	33b0      	adds	r3, #176	@ 0xb0
 8012db6:	009b      	lsls	r3, r3, #2
 8012db8:	4413      	add	r3, r2
 8012dba:	685b      	ldr	r3, [r3, #4]
 8012dbc:	689b      	ldr	r3, [r3, #8]
 8012dbe:	683a      	ldr	r2, [r7, #0]
 8012dc0:	7850      	ldrb	r0, [r2, #1]
 8012dc2:	2200      	movs	r2, #0
 8012dc4:	6839      	ldr	r1, [r7, #0]
 8012dc6:	4798      	blx	r3
      break;
 8012dc8:	e067      	b.n	8012e9a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8012dca:	683b      	ldr	r3, [r7, #0]
 8012dcc:	785b      	ldrb	r3, [r3, #1]
 8012dce:	2b0b      	cmp	r3, #11
 8012dd0:	d851      	bhi.n	8012e76 <USBD_CDC_Setup+0x18a>
 8012dd2:	a201      	add	r2, pc, #4	@ (adr r2, 8012dd8 <USBD_CDC_Setup+0xec>)
 8012dd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012dd8:	08012e09 	.word	0x08012e09
 8012ddc:	08012e85 	.word	0x08012e85
 8012de0:	08012e77 	.word	0x08012e77
 8012de4:	08012e77 	.word	0x08012e77
 8012de8:	08012e77 	.word	0x08012e77
 8012dec:	08012e77 	.word	0x08012e77
 8012df0:	08012e77 	.word	0x08012e77
 8012df4:	08012e77 	.word	0x08012e77
 8012df8:	08012e77 	.word	0x08012e77
 8012dfc:	08012e77 	.word	0x08012e77
 8012e00:	08012e33 	.word	0x08012e33
 8012e04:	08012e5d 	.word	0x08012e5d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012e08:	687b      	ldr	r3, [r7, #4]
 8012e0a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012e0e:	b2db      	uxtb	r3, r3
 8012e10:	2b03      	cmp	r3, #3
 8012e12:	d107      	bne.n	8012e24 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8012e14:	f107 030a 	add.w	r3, r7, #10
 8012e18:	2202      	movs	r2, #2
 8012e1a:	4619      	mov	r1, r3
 8012e1c:	6878      	ldr	r0, [r7, #4]
 8012e1e:	f001 fd67 	bl	80148f0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8012e22:	e032      	b.n	8012e8a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8012e24:	6839      	ldr	r1, [r7, #0]
 8012e26:	6878      	ldr	r0, [r7, #4]
 8012e28:	f001 fce5 	bl	80147f6 <USBD_CtlError>
            ret = USBD_FAIL;
 8012e2c:	2303      	movs	r3, #3
 8012e2e:	75fb      	strb	r3, [r7, #23]
          break;
 8012e30:	e02b      	b.n	8012e8a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012e32:	687b      	ldr	r3, [r7, #4]
 8012e34:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012e38:	b2db      	uxtb	r3, r3
 8012e3a:	2b03      	cmp	r3, #3
 8012e3c:	d107      	bne.n	8012e4e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8012e3e:	f107 030d 	add.w	r3, r7, #13
 8012e42:	2201      	movs	r2, #1
 8012e44:	4619      	mov	r1, r3
 8012e46:	6878      	ldr	r0, [r7, #4]
 8012e48:	f001 fd52 	bl	80148f0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8012e4c:	e01d      	b.n	8012e8a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8012e4e:	6839      	ldr	r1, [r7, #0]
 8012e50:	6878      	ldr	r0, [r7, #4]
 8012e52:	f001 fcd0 	bl	80147f6 <USBD_CtlError>
            ret = USBD_FAIL;
 8012e56:	2303      	movs	r3, #3
 8012e58:	75fb      	strb	r3, [r7, #23]
          break;
 8012e5a:	e016      	b.n	8012e8a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8012e5c:	687b      	ldr	r3, [r7, #4]
 8012e5e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012e62:	b2db      	uxtb	r3, r3
 8012e64:	2b03      	cmp	r3, #3
 8012e66:	d00f      	beq.n	8012e88 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8012e68:	6839      	ldr	r1, [r7, #0]
 8012e6a:	6878      	ldr	r0, [r7, #4]
 8012e6c:	f001 fcc3 	bl	80147f6 <USBD_CtlError>
            ret = USBD_FAIL;
 8012e70:	2303      	movs	r3, #3
 8012e72:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8012e74:	e008      	b.n	8012e88 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8012e76:	6839      	ldr	r1, [r7, #0]
 8012e78:	6878      	ldr	r0, [r7, #4]
 8012e7a:	f001 fcbc 	bl	80147f6 <USBD_CtlError>
          ret = USBD_FAIL;
 8012e7e:	2303      	movs	r3, #3
 8012e80:	75fb      	strb	r3, [r7, #23]
          break;
 8012e82:	e002      	b.n	8012e8a <USBD_CDC_Setup+0x19e>
          break;
 8012e84:	bf00      	nop
 8012e86:	e008      	b.n	8012e9a <USBD_CDC_Setup+0x1ae>
          break;
 8012e88:	bf00      	nop
      }
      break;
 8012e8a:	e006      	b.n	8012e9a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8012e8c:	6839      	ldr	r1, [r7, #0]
 8012e8e:	6878      	ldr	r0, [r7, #4]
 8012e90:	f001 fcb1 	bl	80147f6 <USBD_CtlError>
      ret = USBD_FAIL;
 8012e94:	2303      	movs	r3, #3
 8012e96:	75fb      	strb	r3, [r7, #23]
      break;
 8012e98:	bf00      	nop
  }

  return (uint8_t)ret;
 8012e9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8012e9c:	4618      	mov	r0, r3
 8012e9e:	3718      	adds	r7, #24
 8012ea0:	46bd      	mov	sp, r7
 8012ea2:	bd80      	pop	{r7, pc}

08012ea4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8012ea4:	b580      	push	{r7, lr}
 8012ea6:	b084      	sub	sp, #16
 8012ea8:	af00      	add	r7, sp, #0
 8012eaa:	6078      	str	r0, [r7, #4]
 8012eac:	460b      	mov	r3, r1
 8012eae:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8012eb0:	687b      	ldr	r3, [r7, #4]
 8012eb2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8012eb6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8012eb8:	687b      	ldr	r3, [r7, #4]
 8012eba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012ebe:	687b      	ldr	r3, [r7, #4]
 8012ec0:	32b0      	adds	r2, #176	@ 0xb0
 8012ec2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012ec6:	2b00      	cmp	r3, #0
 8012ec8:	d101      	bne.n	8012ece <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8012eca:	2303      	movs	r3, #3
 8012ecc:	e065      	b.n	8012f9a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8012ece:	687b      	ldr	r3, [r7, #4]
 8012ed0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012ed4:	687b      	ldr	r3, [r7, #4]
 8012ed6:	32b0      	adds	r2, #176	@ 0xb0
 8012ed8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012edc:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8012ede:	78fb      	ldrb	r3, [r7, #3]
 8012ee0:	f003 020f 	and.w	r2, r3, #15
 8012ee4:	6879      	ldr	r1, [r7, #4]
 8012ee6:	4613      	mov	r3, r2
 8012ee8:	009b      	lsls	r3, r3, #2
 8012eea:	4413      	add	r3, r2
 8012eec:	009b      	lsls	r3, r3, #2
 8012eee:	440b      	add	r3, r1
 8012ef0:	3318      	adds	r3, #24
 8012ef2:	681b      	ldr	r3, [r3, #0]
 8012ef4:	2b00      	cmp	r3, #0
 8012ef6:	d02f      	beq.n	8012f58 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8012ef8:	78fb      	ldrb	r3, [r7, #3]
 8012efa:	f003 020f 	and.w	r2, r3, #15
 8012efe:	6879      	ldr	r1, [r7, #4]
 8012f00:	4613      	mov	r3, r2
 8012f02:	009b      	lsls	r3, r3, #2
 8012f04:	4413      	add	r3, r2
 8012f06:	009b      	lsls	r3, r3, #2
 8012f08:	440b      	add	r3, r1
 8012f0a:	3318      	adds	r3, #24
 8012f0c:	681a      	ldr	r2, [r3, #0]
 8012f0e:	78fb      	ldrb	r3, [r7, #3]
 8012f10:	f003 010f 	and.w	r1, r3, #15
 8012f14:	68f8      	ldr	r0, [r7, #12]
 8012f16:	460b      	mov	r3, r1
 8012f18:	00db      	lsls	r3, r3, #3
 8012f1a:	440b      	add	r3, r1
 8012f1c:	009b      	lsls	r3, r3, #2
 8012f1e:	4403      	add	r3, r0
 8012f20:	331c      	adds	r3, #28
 8012f22:	681b      	ldr	r3, [r3, #0]
 8012f24:	fbb2 f1f3 	udiv	r1, r2, r3
 8012f28:	fb01 f303 	mul.w	r3, r1, r3
 8012f2c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8012f2e:	2b00      	cmp	r3, #0
 8012f30:	d112      	bne.n	8012f58 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8012f32:	78fb      	ldrb	r3, [r7, #3]
 8012f34:	f003 020f 	and.w	r2, r3, #15
 8012f38:	6879      	ldr	r1, [r7, #4]
 8012f3a:	4613      	mov	r3, r2
 8012f3c:	009b      	lsls	r3, r3, #2
 8012f3e:	4413      	add	r3, r2
 8012f40:	009b      	lsls	r3, r3, #2
 8012f42:	440b      	add	r3, r1
 8012f44:	3318      	adds	r3, #24
 8012f46:	2200      	movs	r2, #0
 8012f48:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8012f4a:	78f9      	ldrb	r1, [r7, #3]
 8012f4c:	2300      	movs	r3, #0
 8012f4e:	2200      	movs	r2, #0
 8012f50:	6878      	ldr	r0, [r7, #4]
 8012f52:	f002 fa04 	bl	801535e <USBD_LL_Transmit>
 8012f56:	e01f      	b.n	8012f98 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8012f58:	68bb      	ldr	r3, [r7, #8]
 8012f5a:	2200      	movs	r2, #0
 8012f5c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8012f60:	687b      	ldr	r3, [r7, #4]
 8012f62:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8012f66:	687a      	ldr	r2, [r7, #4]
 8012f68:	33b0      	adds	r3, #176	@ 0xb0
 8012f6a:	009b      	lsls	r3, r3, #2
 8012f6c:	4413      	add	r3, r2
 8012f6e:	685b      	ldr	r3, [r3, #4]
 8012f70:	691b      	ldr	r3, [r3, #16]
 8012f72:	2b00      	cmp	r3, #0
 8012f74:	d010      	beq.n	8012f98 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8012f76:	687b      	ldr	r3, [r7, #4]
 8012f78:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8012f7c:	687a      	ldr	r2, [r7, #4]
 8012f7e:	33b0      	adds	r3, #176	@ 0xb0
 8012f80:	009b      	lsls	r3, r3, #2
 8012f82:	4413      	add	r3, r2
 8012f84:	685b      	ldr	r3, [r3, #4]
 8012f86:	691b      	ldr	r3, [r3, #16]
 8012f88:	68ba      	ldr	r2, [r7, #8]
 8012f8a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8012f8e:	68ba      	ldr	r2, [r7, #8]
 8012f90:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8012f94:	78fa      	ldrb	r2, [r7, #3]
 8012f96:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8012f98:	2300      	movs	r3, #0
}
 8012f9a:	4618      	mov	r0, r3
 8012f9c:	3710      	adds	r7, #16
 8012f9e:	46bd      	mov	sp, r7
 8012fa0:	bd80      	pop	{r7, pc}

08012fa2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8012fa2:	b580      	push	{r7, lr}
 8012fa4:	b084      	sub	sp, #16
 8012fa6:	af00      	add	r7, sp, #0
 8012fa8:	6078      	str	r0, [r7, #4]
 8012faa:	460b      	mov	r3, r1
 8012fac:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8012fae:	687b      	ldr	r3, [r7, #4]
 8012fb0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012fb4:	687b      	ldr	r3, [r7, #4]
 8012fb6:	32b0      	adds	r2, #176	@ 0xb0
 8012fb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012fbc:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8012fbe:	687b      	ldr	r3, [r7, #4]
 8012fc0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012fc4:	687b      	ldr	r3, [r7, #4]
 8012fc6:	32b0      	adds	r2, #176	@ 0xb0
 8012fc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012fcc:	2b00      	cmp	r3, #0
 8012fce:	d101      	bne.n	8012fd4 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8012fd0:	2303      	movs	r3, #3
 8012fd2:	e01a      	b.n	801300a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8012fd4:	78fb      	ldrb	r3, [r7, #3]
 8012fd6:	4619      	mov	r1, r3
 8012fd8:	6878      	ldr	r0, [r7, #4]
 8012fda:	f002 fa02 	bl	80153e2 <USBD_LL_GetRxDataSize>
 8012fde:	4602      	mov	r2, r0
 8012fe0:	68fb      	ldr	r3, [r7, #12]
 8012fe2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8012fe6:	687b      	ldr	r3, [r7, #4]
 8012fe8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8012fec:	687a      	ldr	r2, [r7, #4]
 8012fee:	33b0      	adds	r3, #176	@ 0xb0
 8012ff0:	009b      	lsls	r3, r3, #2
 8012ff2:	4413      	add	r3, r2
 8012ff4:	685b      	ldr	r3, [r3, #4]
 8012ff6:	68db      	ldr	r3, [r3, #12]
 8012ff8:	68fa      	ldr	r2, [r7, #12]
 8012ffa:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8012ffe:	68fa      	ldr	r2, [r7, #12]
 8013000:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8013004:	4611      	mov	r1, r2
 8013006:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8013008:	2300      	movs	r3, #0
}
 801300a:	4618      	mov	r0, r3
 801300c:	3710      	adds	r7, #16
 801300e:	46bd      	mov	sp, r7
 8013010:	bd80      	pop	{r7, pc}

08013012 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8013012:	b580      	push	{r7, lr}
 8013014:	b084      	sub	sp, #16
 8013016:	af00      	add	r7, sp, #0
 8013018:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801301a:	687b      	ldr	r3, [r7, #4]
 801301c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8013020:	687b      	ldr	r3, [r7, #4]
 8013022:	32b0      	adds	r2, #176	@ 0xb0
 8013024:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013028:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 801302a:	68fb      	ldr	r3, [r7, #12]
 801302c:	2b00      	cmp	r3, #0
 801302e:	d101      	bne.n	8013034 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8013030:	2303      	movs	r3, #3
 8013032:	e024      	b.n	801307e <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8013034:	687b      	ldr	r3, [r7, #4]
 8013036:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801303a:	687a      	ldr	r2, [r7, #4]
 801303c:	33b0      	adds	r3, #176	@ 0xb0
 801303e:	009b      	lsls	r3, r3, #2
 8013040:	4413      	add	r3, r2
 8013042:	685b      	ldr	r3, [r3, #4]
 8013044:	2b00      	cmp	r3, #0
 8013046:	d019      	beq.n	801307c <USBD_CDC_EP0_RxReady+0x6a>
 8013048:	68fb      	ldr	r3, [r7, #12]
 801304a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 801304e:	2bff      	cmp	r3, #255	@ 0xff
 8013050:	d014      	beq.n	801307c <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8013052:	687b      	ldr	r3, [r7, #4]
 8013054:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8013058:	687a      	ldr	r2, [r7, #4]
 801305a:	33b0      	adds	r3, #176	@ 0xb0
 801305c:	009b      	lsls	r3, r3, #2
 801305e:	4413      	add	r3, r2
 8013060:	685b      	ldr	r3, [r3, #4]
 8013062:	689b      	ldr	r3, [r3, #8]
 8013064:	68fa      	ldr	r2, [r7, #12]
 8013066:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 801306a:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 801306c:	68fa      	ldr	r2, [r7, #12]
 801306e:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8013072:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8013074:	68fb      	ldr	r3, [r7, #12]
 8013076:	22ff      	movs	r2, #255	@ 0xff
 8013078:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 801307c:	2300      	movs	r3, #0
}
 801307e:	4618      	mov	r0, r3
 8013080:	3710      	adds	r7, #16
 8013082:	46bd      	mov	sp, r7
 8013084:	bd80      	pop	{r7, pc}
	...

08013088 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8013088:	b580      	push	{r7, lr}
 801308a:	b086      	sub	sp, #24
 801308c:	af00      	add	r7, sp, #0
 801308e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8013090:	2182      	movs	r1, #130	@ 0x82
 8013092:	4818      	ldr	r0, [pc, #96]	@ (80130f4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8013094:	f000 fd4f 	bl	8013b36 <USBD_GetEpDesc>
 8013098:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801309a:	2101      	movs	r1, #1
 801309c:	4815      	ldr	r0, [pc, #84]	@ (80130f4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 801309e:	f000 fd4a 	bl	8013b36 <USBD_GetEpDesc>
 80130a2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80130a4:	2181      	movs	r1, #129	@ 0x81
 80130a6:	4813      	ldr	r0, [pc, #76]	@ (80130f4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80130a8:	f000 fd45 	bl	8013b36 <USBD_GetEpDesc>
 80130ac:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80130ae:	697b      	ldr	r3, [r7, #20]
 80130b0:	2b00      	cmp	r3, #0
 80130b2:	d002      	beq.n	80130ba <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80130b4:	697b      	ldr	r3, [r7, #20]
 80130b6:	2210      	movs	r2, #16
 80130b8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80130ba:	693b      	ldr	r3, [r7, #16]
 80130bc:	2b00      	cmp	r3, #0
 80130be:	d006      	beq.n	80130ce <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80130c0:	693b      	ldr	r3, [r7, #16]
 80130c2:	2200      	movs	r2, #0
 80130c4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80130c8:	711a      	strb	r2, [r3, #4]
 80130ca:	2200      	movs	r2, #0
 80130cc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80130ce:	68fb      	ldr	r3, [r7, #12]
 80130d0:	2b00      	cmp	r3, #0
 80130d2:	d006      	beq.n	80130e2 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80130d4:	68fb      	ldr	r3, [r7, #12]
 80130d6:	2200      	movs	r2, #0
 80130d8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80130dc:	711a      	strb	r2, [r3, #4]
 80130de:	2200      	movs	r2, #0
 80130e0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80130e2:	687b      	ldr	r3, [r7, #4]
 80130e4:	2243      	movs	r2, #67	@ 0x43
 80130e6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80130e8:	4b02      	ldr	r3, [pc, #8]	@ (80130f4 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80130ea:	4618      	mov	r0, r3
 80130ec:	3718      	adds	r7, #24
 80130ee:	46bd      	mov	sp, r7
 80130f0:	bd80      	pop	{r7, pc}
 80130f2:	bf00      	nop
 80130f4:	24000094 	.word	0x24000094

080130f8 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80130f8:	b580      	push	{r7, lr}
 80130fa:	b086      	sub	sp, #24
 80130fc:	af00      	add	r7, sp, #0
 80130fe:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8013100:	2182      	movs	r1, #130	@ 0x82
 8013102:	4818      	ldr	r0, [pc, #96]	@ (8013164 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8013104:	f000 fd17 	bl	8013b36 <USBD_GetEpDesc>
 8013108:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801310a:	2101      	movs	r1, #1
 801310c:	4815      	ldr	r0, [pc, #84]	@ (8013164 <USBD_CDC_GetHSCfgDesc+0x6c>)
 801310e:	f000 fd12 	bl	8013b36 <USBD_GetEpDesc>
 8013112:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8013114:	2181      	movs	r1, #129	@ 0x81
 8013116:	4813      	ldr	r0, [pc, #76]	@ (8013164 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8013118:	f000 fd0d 	bl	8013b36 <USBD_GetEpDesc>
 801311c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801311e:	697b      	ldr	r3, [r7, #20]
 8013120:	2b00      	cmp	r3, #0
 8013122:	d002      	beq.n	801312a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8013124:	697b      	ldr	r3, [r7, #20]
 8013126:	2210      	movs	r2, #16
 8013128:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801312a:	693b      	ldr	r3, [r7, #16]
 801312c:	2b00      	cmp	r3, #0
 801312e:	d006      	beq.n	801313e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8013130:	693b      	ldr	r3, [r7, #16]
 8013132:	2200      	movs	r2, #0
 8013134:	711a      	strb	r2, [r3, #4]
 8013136:	2200      	movs	r2, #0
 8013138:	f042 0202 	orr.w	r2, r2, #2
 801313c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801313e:	68fb      	ldr	r3, [r7, #12]
 8013140:	2b00      	cmp	r3, #0
 8013142:	d006      	beq.n	8013152 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8013144:	68fb      	ldr	r3, [r7, #12]
 8013146:	2200      	movs	r2, #0
 8013148:	711a      	strb	r2, [r3, #4]
 801314a:	2200      	movs	r2, #0
 801314c:	f042 0202 	orr.w	r2, r2, #2
 8013150:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8013152:	687b      	ldr	r3, [r7, #4]
 8013154:	2243      	movs	r2, #67	@ 0x43
 8013156:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8013158:	4b02      	ldr	r3, [pc, #8]	@ (8013164 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 801315a:	4618      	mov	r0, r3
 801315c:	3718      	adds	r7, #24
 801315e:	46bd      	mov	sp, r7
 8013160:	bd80      	pop	{r7, pc}
 8013162:	bf00      	nop
 8013164:	24000094 	.word	0x24000094

08013168 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8013168:	b580      	push	{r7, lr}
 801316a:	b086      	sub	sp, #24
 801316c:	af00      	add	r7, sp, #0
 801316e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8013170:	2182      	movs	r1, #130	@ 0x82
 8013172:	4818      	ldr	r0, [pc, #96]	@ (80131d4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8013174:	f000 fcdf 	bl	8013b36 <USBD_GetEpDesc>
 8013178:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801317a:	2101      	movs	r1, #1
 801317c:	4815      	ldr	r0, [pc, #84]	@ (80131d4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 801317e:	f000 fcda 	bl	8013b36 <USBD_GetEpDesc>
 8013182:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8013184:	2181      	movs	r1, #129	@ 0x81
 8013186:	4813      	ldr	r0, [pc, #76]	@ (80131d4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8013188:	f000 fcd5 	bl	8013b36 <USBD_GetEpDesc>
 801318c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801318e:	697b      	ldr	r3, [r7, #20]
 8013190:	2b00      	cmp	r3, #0
 8013192:	d002      	beq.n	801319a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8013194:	697b      	ldr	r3, [r7, #20]
 8013196:	2210      	movs	r2, #16
 8013198:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801319a:	693b      	ldr	r3, [r7, #16]
 801319c:	2b00      	cmp	r3, #0
 801319e:	d006      	beq.n	80131ae <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80131a0:	693b      	ldr	r3, [r7, #16]
 80131a2:	2200      	movs	r2, #0
 80131a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80131a8:	711a      	strb	r2, [r3, #4]
 80131aa:	2200      	movs	r2, #0
 80131ac:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80131ae:	68fb      	ldr	r3, [r7, #12]
 80131b0:	2b00      	cmp	r3, #0
 80131b2:	d006      	beq.n	80131c2 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80131b4:	68fb      	ldr	r3, [r7, #12]
 80131b6:	2200      	movs	r2, #0
 80131b8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80131bc:	711a      	strb	r2, [r3, #4]
 80131be:	2200      	movs	r2, #0
 80131c0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80131c2:	687b      	ldr	r3, [r7, #4]
 80131c4:	2243      	movs	r2, #67	@ 0x43
 80131c6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80131c8:	4b02      	ldr	r3, [pc, #8]	@ (80131d4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80131ca:	4618      	mov	r0, r3
 80131cc:	3718      	adds	r7, #24
 80131ce:	46bd      	mov	sp, r7
 80131d0:	bd80      	pop	{r7, pc}
 80131d2:	bf00      	nop
 80131d4:	24000094 	.word	0x24000094

080131d8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80131d8:	b480      	push	{r7}
 80131da:	b083      	sub	sp, #12
 80131dc:	af00      	add	r7, sp, #0
 80131de:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80131e0:	687b      	ldr	r3, [r7, #4]
 80131e2:	220a      	movs	r2, #10
 80131e4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80131e6:	4b03      	ldr	r3, [pc, #12]	@ (80131f4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80131e8:	4618      	mov	r0, r3
 80131ea:	370c      	adds	r7, #12
 80131ec:	46bd      	mov	sp, r7
 80131ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131f2:	4770      	bx	lr
 80131f4:	24000050 	.word	0x24000050

080131f8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80131f8:	b480      	push	{r7}
 80131fa:	b083      	sub	sp, #12
 80131fc:	af00      	add	r7, sp, #0
 80131fe:	6078      	str	r0, [r7, #4]
 8013200:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8013202:	683b      	ldr	r3, [r7, #0]
 8013204:	2b00      	cmp	r3, #0
 8013206:	d101      	bne.n	801320c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8013208:	2303      	movs	r3, #3
 801320a:	e009      	b.n	8013220 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 801320c:	687b      	ldr	r3, [r7, #4]
 801320e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8013212:	687a      	ldr	r2, [r7, #4]
 8013214:	33b0      	adds	r3, #176	@ 0xb0
 8013216:	009b      	lsls	r3, r3, #2
 8013218:	4413      	add	r3, r2
 801321a:	683a      	ldr	r2, [r7, #0]
 801321c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 801321e:	2300      	movs	r3, #0
}
 8013220:	4618      	mov	r0, r3
 8013222:	370c      	adds	r7, #12
 8013224:	46bd      	mov	sp, r7
 8013226:	f85d 7b04 	ldr.w	r7, [sp], #4
 801322a:	4770      	bx	lr

0801322c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 801322c:	b480      	push	{r7}
 801322e:	b087      	sub	sp, #28
 8013230:	af00      	add	r7, sp, #0
 8013232:	60f8      	str	r0, [r7, #12]
 8013234:	60b9      	str	r1, [r7, #8]
 8013236:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8013238:	68fb      	ldr	r3, [r7, #12]
 801323a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801323e:	68fb      	ldr	r3, [r7, #12]
 8013240:	32b0      	adds	r2, #176	@ 0xb0
 8013242:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013246:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8013248:	697b      	ldr	r3, [r7, #20]
 801324a:	2b00      	cmp	r3, #0
 801324c:	d101      	bne.n	8013252 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 801324e:	2303      	movs	r3, #3
 8013250:	e008      	b.n	8013264 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8013252:	697b      	ldr	r3, [r7, #20]
 8013254:	68ba      	ldr	r2, [r7, #8]
 8013256:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 801325a:	697b      	ldr	r3, [r7, #20]
 801325c:	687a      	ldr	r2, [r7, #4]
 801325e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8013262:	2300      	movs	r3, #0
}
 8013264:	4618      	mov	r0, r3
 8013266:	371c      	adds	r7, #28
 8013268:	46bd      	mov	sp, r7
 801326a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801326e:	4770      	bx	lr

08013270 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8013270:	b480      	push	{r7}
 8013272:	b085      	sub	sp, #20
 8013274:	af00      	add	r7, sp, #0
 8013276:	6078      	str	r0, [r7, #4]
 8013278:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801327a:	687b      	ldr	r3, [r7, #4]
 801327c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8013280:	687b      	ldr	r3, [r7, #4]
 8013282:	32b0      	adds	r2, #176	@ 0xb0
 8013284:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013288:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 801328a:	68fb      	ldr	r3, [r7, #12]
 801328c:	2b00      	cmp	r3, #0
 801328e:	d101      	bne.n	8013294 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8013290:	2303      	movs	r3, #3
 8013292:	e004      	b.n	801329e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8013294:	68fb      	ldr	r3, [r7, #12]
 8013296:	683a      	ldr	r2, [r7, #0]
 8013298:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 801329c:	2300      	movs	r3, #0
}
 801329e:	4618      	mov	r0, r3
 80132a0:	3714      	adds	r7, #20
 80132a2:	46bd      	mov	sp, r7
 80132a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132a8:	4770      	bx	lr
	...

080132ac <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80132ac:	b580      	push	{r7, lr}
 80132ae:	b084      	sub	sp, #16
 80132b0:	af00      	add	r7, sp, #0
 80132b2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80132b4:	687b      	ldr	r3, [r7, #4]
 80132b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80132ba:	687b      	ldr	r3, [r7, #4]
 80132bc:	32b0      	adds	r2, #176	@ 0xb0
 80132be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80132c2:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 80132c4:	2301      	movs	r3, #1
 80132c6:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80132c8:	68bb      	ldr	r3, [r7, #8]
 80132ca:	2b00      	cmp	r3, #0
 80132cc:	d101      	bne.n	80132d2 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80132ce:	2303      	movs	r3, #3
 80132d0:	e025      	b.n	801331e <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 80132d2:	68bb      	ldr	r3, [r7, #8]
 80132d4:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80132d8:	2b00      	cmp	r3, #0
 80132da:	d11f      	bne.n	801331c <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80132dc:	68bb      	ldr	r3, [r7, #8]
 80132de:	2201      	movs	r2, #1
 80132e0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 80132e4:	4b10      	ldr	r3, [pc, #64]	@ (8013328 <USBD_CDC_TransmitPacket+0x7c>)
 80132e6:	781b      	ldrb	r3, [r3, #0]
 80132e8:	f003 020f 	and.w	r2, r3, #15
 80132ec:	68bb      	ldr	r3, [r7, #8]
 80132ee:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 80132f2:	6878      	ldr	r0, [r7, #4]
 80132f4:	4613      	mov	r3, r2
 80132f6:	009b      	lsls	r3, r3, #2
 80132f8:	4413      	add	r3, r2
 80132fa:	009b      	lsls	r3, r3, #2
 80132fc:	4403      	add	r3, r0
 80132fe:	3318      	adds	r3, #24
 8013300:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8013302:	4b09      	ldr	r3, [pc, #36]	@ (8013328 <USBD_CDC_TransmitPacket+0x7c>)
 8013304:	7819      	ldrb	r1, [r3, #0]
 8013306:	68bb      	ldr	r3, [r7, #8]
 8013308:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 801330c:	68bb      	ldr	r3, [r7, #8]
 801330e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8013312:	6878      	ldr	r0, [r7, #4]
 8013314:	f002 f823 	bl	801535e <USBD_LL_Transmit>

    ret = USBD_OK;
 8013318:	2300      	movs	r3, #0
 801331a:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 801331c:	7bfb      	ldrb	r3, [r7, #15]
}
 801331e:	4618      	mov	r0, r3
 8013320:	3710      	adds	r7, #16
 8013322:	46bd      	mov	sp, r7
 8013324:	bd80      	pop	{r7, pc}
 8013326:	bf00      	nop
 8013328:	240000d7 	.word	0x240000d7

0801332c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 801332c:	b580      	push	{r7, lr}
 801332e:	b084      	sub	sp, #16
 8013330:	af00      	add	r7, sp, #0
 8013332:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8013334:	687b      	ldr	r3, [r7, #4]
 8013336:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801333a:	687b      	ldr	r3, [r7, #4]
 801333c:	32b0      	adds	r2, #176	@ 0xb0
 801333e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013342:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8013344:	687b      	ldr	r3, [r7, #4]
 8013346:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801334a:	687b      	ldr	r3, [r7, #4]
 801334c:	32b0      	adds	r2, #176	@ 0xb0
 801334e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013352:	2b00      	cmp	r3, #0
 8013354:	d101      	bne.n	801335a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8013356:	2303      	movs	r3, #3
 8013358:	e018      	b.n	801338c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801335a:	687b      	ldr	r3, [r7, #4]
 801335c:	7c1b      	ldrb	r3, [r3, #16]
 801335e:	2b00      	cmp	r3, #0
 8013360:	d10a      	bne.n	8013378 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8013362:	4b0c      	ldr	r3, [pc, #48]	@ (8013394 <USBD_CDC_ReceivePacket+0x68>)
 8013364:	7819      	ldrb	r1, [r3, #0]
 8013366:	68fb      	ldr	r3, [r7, #12]
 8013368:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801336c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8013370:	6878      	ldr	r0, [r7, #4]
 8013372:	f002 f815 	bl	80153a0 <USBD_LL_PrepareReceive>
 8013376:	e008      	b.n	801338a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8013378:	4b06      	ldr	r3, [pc, #24]	@ (8013394 <USBD_CDC_ReceivePacket+0x68>)
 801337a:	7819      	ldrb	r1, [r3, #0]
 801337c:	68fb      	ldr	r3, [r7, #12]
 801337e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8013382:	2340      	movs	r3, #64	@ 0x40
 8013384:	6878      	ldr	r0, [r7, #4]
 8013386:	f002 f80b 	bl	80153a0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 801338a:	2300      	movs	r3, #0
}
 801338c:	4618      	mov	r0, r3
 801338e:	3710      	adds	r7, #16
 8013390:	46bd      	mov	sp, r7
 8013392:	bd80      	pop	{r7, pc}
 8013394:	240000d8 	.word	0x240000d8

08013398 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8013398:	b580      	push	{r7, lr}
 801339a:	b086      	sub	sp, #24
 801339c:	af00      	add	r7, sp, #0
 801339e:	60f8      	str	r0, [r7, #12]
 80133a0:	60b9      	str	r1, [r7, #8]
 80133a2:	4613      	mov	r3, r2
 80133a4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80133a6:	68fb      	ldr	r3, [r7, #12]
 80133a8:	2b00      	cmp	r3, #0
 80133aa:	d101      	bne.n	80133b0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80133ac:	2303      	movs	r3, #3
 80133ae:	e01f      	b.n	80133f0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80133b0:	68fb      	ldr	r3, [r7, #12]
 80133b2:	2200      	movs	r2, #0
 80133b4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80133b8:	68fb      	ldr	r3, [r7, #12]
 80133ba:	2200      	movs	r2, #0
 80133bc:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80133c0:	68fb      	ldr	r3, [r7, #12]
 80133c2:	2200      	movs	r2, #0
 80133c4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80133c8:	68bb      	ldr	r3, [r7, #8]
 80133ca:	2b00      	cmp	r3, #0
 80133cc:	d003      	beq.n	80133d6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80133ce:	68fb      	ldr	r3, [r7, #12]
 80133d0:	68ba      	ldr	r2, [r7, #8]
 80133d2:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80133d6:	68fb      	ldr	r3, [r7, #12]
 80133d8:	2201      	movs	r2, #1
 80133da:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80133de:	68fb      	ldr	r3, [r7, #12]
 80133e0:	79fa      	ldrb	r2, [r7, #7]
 80133e2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80133e4:	68f8      	ldr	r0, [r7, #12]
 80133e6:	f001 fe81 	bl	80150ec <USBD_LL_Init>
 80133ea:	4603      	mov	r3, r0
 80133ec:	75fb      	strb	r3, [r7, #23]

  return ret;
 80133ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80133f0:	4618      	mov	r0, r3
 80133f2:	3718      	adds	r7, #24
 80133f4:	46bd      	mov	sp, r7
 80133f6:	bd80      	pop	{r7, pc}

080133f8 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80133f8:	b580      	push	{r7, lr}
 80133fa:	b084      	sub	sp, #16
 80133fc:	af00      	add	r7, sp, #0
 80133fe:	6078      	str	r0, [r7, #4]
 8013400:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8013402:	2300      	movs	r3, #0
 8013404:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8013406:	683b      	ldr	r3, [r7, #0]
 8013408:	2b00      	cmp	r3, #0
 801340a:	d101      	bne.n	8013410 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 801340c:	2303      	movs	r3, #3
 801340e:	e025      	b.n	801345c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8013410:	687b      	ldr	r3, [r7, #4]
 8013412:	683a      	ldr	r2, [r7, #0]
 8013414:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8013418:	687b      	ldr	r3, [r7, #4]
 801341a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801341e:	687b      	ldr	r3, [r7, #4]
 8013420:	32ae      	adds	r2, #174	@ 0xae
 8013422:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013428:	2b00      	cmp	r3, #0
 801342a:	d00f      	beq.n	801344c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 801342c:	687b      	ldr	r3, [r7, #4]
 801342e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8013432:	687b      	ldr	r3, [r7, #4]
 8013434:	32ae      	adds	r2, #174	@ 0xae
 8013436:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801343a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801343c:	f107 020e 	add.w	r2, r7, #14
 8013440:	4610      	mov	r0, r2
 8013442:	4798      	blx	r3
 8013444:	4602      	mov	r2, r0
 8013446:	687b      	ldr	r3, [r7, #4]
 8013448:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 801344c:	687b      	ldr	r3, [r7, #4]
 801344e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8013452:	1c5a      	adds	r2, r3, #1
 8013454:	687b      	ldr	r3, [r7, #4]
 8013456:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 801345a:	2300      	movs	r3, #0
}
 801345c:	4618      	mov	r0, r3
 801345e:	3710      	adds	r7, #16
 8013460:	46bd      	mov	sp, r7
 8013462:	bd80      	pop	{r7, pc}

08013464 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8013464:	b580      	push	{r7, lr}
 8013466:	b082      	sub	sp, #8
 8013468:	af00      	add	r7, sp, #0
 801346a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 801346c:	6878      	ldr	r0, [r7, #4]
 801346e:	f001 fe8d 	bl	801518c <USBD_LL_Start>
 8013472:	4603      	mov	r3, r0
}
 8013474:	4618      	mov	r0, r3
 8013476:	3708      	adds	r7, #8
 8013478:	46bd      	mov	sp, r7
 801347a:	bd80      	pop	{r7, pc}

0801347c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 801347c:	b480      	push	{r7}
 801347e:	b083      	sub	sp, #12
 8013480:	af00      	add	r7, sp, #0
 8013482:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8013484:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8013486:	4618      	mov	r0, r3
 8013488:	370c      	adds	r7, #12
 801348a:	46bd      	mov	sp, r7
 801348c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013490:	4770      	bx	lr

08013492 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8013492:	b580      	push	{r7, lr}
 8013494:	b084      	sub	sp, #16
 8013496:	af00      	add	r7, sp, #0
 8013498:	6078      	str	r0, [r7, #4]
 801349a:	460b      	mov	r3, r1
 801349c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 801349e:	2300      	movs	r3, #0
 80134a0:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80134a2:	687b      	ldr	r3, [r7, #4]
 80134a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80134a8:	2b00      	cmp	r3, #0
 80134aa:	d009      	beq.n	80134c0 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80134ac:	687b      	ldr	r3, [r7, #4]
 80134ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80134b2:	681b      	ldr	r3, [r3, #0]
 80134b4:	78fa      	ldrb	r2, [r7, #3]
 80134b6:	4611      	mov	r1, r2
 80134b8:	6878      	ldr	r0, [r7, #4]
 80134ba:	4798      	blx	r3
 80134bc:	4603      	mov	r3, r0
 80134be:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80134c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80134c2:	4618      	mov	r0, r3
 80134c4:	3710      	adds	r7, #16
 80134c6:	46bd      	mov	sp, r7
 80134c8:	bd80      	pop	{r7, pc}

080134ca <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80134ca:	b580      	push	{r7, lr}
 80134cc:	b084      	sub	sp, #16
 80134ce:	af00      	add	r7, sp, #0
 80134d0:	6078      	str	r0, [r7, #4]
 80134d2:	460b      	mov	r3, r1
 80134d4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80134d6:	2300      	movs	r3, #0
 80134d8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80134da:	687b      	ldr	r3, [r7, #4]
 80134dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80134e0:	685b      	ldr	r3, [r3, #4]
 80134e2:	78fa      	ldrb	r2, [r7, #3]
 80134e4:	4611      	mov	r1, r2
 80134e6:	6878      	ldr	r0, [r7, #4]
 80134e8:	4798      	blx	r3
 80134ea:	4603      	mov	r3, r0
 80134ec:	2b00      	cmp	r3, #0
 80134ee:	d001      	beq.n	80134f4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80134f0:	2303      	movs	r3, #3
 80134f2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80134f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80134f6:	4618      	mov	r0, r3
 80134f8:	3710      	adds	r7, #16
 80134fa:	46bd      	mov	sp, r7
 80134fc:	bd80      	pop	{r7, pc}

080134fe <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80134fe:	b580      	push	{r7, lr}
 8013500:	b084      	sub	sp, #16
 8013502:	af00      	add	r7, sp, #0
 8013504:	6078      	str	r0, [r7, #4]
 8013506:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8013508:	687b      	ldr	r3, [r7, #4]
 801350a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801350e:	6839      	ldr	r1, [r7, #0]
 8013510:	4618      	mov	r0, r3
 8013512:	f001 f936 	bl	8014782 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8013516:	687b      	ldr	r3, [r7, #4]
 8013518:	2201      	movs	r2, #1
 801351a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 801351e:	687b      	ldr	r3, [r7, #4]
 8013520:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8013524:	461a      	mov	r2, r3
 8013526:	687b      	ldr	r3, [r7, #4]
 8013528:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 801352c:	687b      	ldr	r3, [r7, #4]
 801352e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8013532:	f003 031f 	and.w	r3, r3, #31
 8013536:	2b02      	cmp	r3, #2
 8013538:	d01a      	beq.n	8013570 <USBD_LL_SetupStage+0x72>
 801353a:	2b02      	cmp	r3, #2
 801353c:	d822      	bhi.n	8013584 <USBD_LL_SetupStage+0x86>
 801353e:	2b00      	cmp	r3, #0
 8013540:	d002      	beq.n	8013548 <USBD_LL_SetupStage+0x4a>
 8013542:	2b01      	cmp	r3, #1
 8013544:	d00a      	beq.n	801355c <USBD_LL_SetupStage+0x5e>
 8013546:	e01d      	b.n	8013584 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8013548:	687b      	ldr	r3, [r7, #4]
 801354a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801354e:	4619      	mov	r1, r3
 8013550:	6878      	ldr	r0, [r7, #4]
 8013552:	f000 fb63 	bl	8013c1c <USBD_StdDevReq>
 8013556:	4603      	mov	r3, r0
 8013558:	73fb      	strb	r3, [r7, #15]
      break;
 801355a:	e020      	b.n	801359e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 801355c:	687b      	ldr	r3, [r7, #4]
 801355e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8013562:	4619      	mov	r1, r3
 8013564:	6878      	ldr	r0, [r7, #4]
 8013566:	f000 fbcb 	bl	8013d00 <USBD_StdItfReq>
 801356a:	4603      	mov	r3, r0
 801356c:	73fb      	strb	r3, [r7, #15]
      break;
 801356e:	e016      	b.n	801359e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8013570:	687b      	ldr	r3, [r7, #4]
 8013572:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8013576:	4619      	mov	r1, r3
 8013578:	6878      	ldr	r0, [r7, #4]
 801357a:	f000 fc2d 	bl	8013dd8 <USBD_StdEPReq>
 801357e:	4603      	mov	r3, r0
 8013580:	73fb      	strb	r3, [r7, #15]
      break;
 8013582:	e00c      	b.n	801359e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8013584:	687b      	ldr	r3, [r7, #4]
 8013586:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801358a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 801358e:	b2db      	uxtb	r3, r3
 8013590:	4619      	mov	r1, r3
 8013592:	6878      	ldr	r0, [r7, #4]
 8013594:	f001 fe5a 	bl	801524c <USBD_LL_StallEP>
 8013598:	4603      	mov	r3, r0
 801359a:	73fb      	strb	r3, [r7, #15]
      break;
 801359c:	bf00      	nop
  }

  return ret;
 801359e:	7bfb      	ldrb	r3, [r7, #15]
}
 80135a0:	4618      	mov	r0, r3
 80135a2:	3710      	adds	r7, #16
 80135a4:	46bd      	mov	sp, r7
 80135a6:	bd80      	pop	{r7, pc}

080135a8 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80135a8:	b580      	push	{r7, lr}
 80135aa:	b086      	sub	sp, #24
 80135ac:	af00      	add	r7, sp, #0
 80135ae:	60f8      	str	r0, [r7, #12]
 80135b0:	460b      	mov	r3, r1
 80135b2:	607a      	str	r2, [r7, #4]
 80135b4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80135b6:	2300      	movs	r3, #0
 80135b8:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80135ba:	7afb      	ldrb	r3, [r7, #11]
 80135bc:	2b00      	cmp	r3, #0
 80135be:	d16e      	bne.n	801369e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80135c0:	68fb      	ldr	r3, [r7, #12]
 80135c2:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80135c6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80135c8:	68fb      	ldr	r3, [r7, #12]
 80135ca:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80135ce:	2b03      	cmp	r3, #3
 80135d0:	f040 8098 	bne.w	8013704 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80135d4:	693b      	ldr	r3, [r7, #16]
 80135d6:	689a      	ldr	r2, [r3, #8]
 80135d8:	693b      	ldr	r3, [r7, #16]
 80135da:	68db      	ldr	r3, [r3, #12]
 80135dc:	429a      	cmp	r2, r3
 80135de:	d913      	bls.n	8013608 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80135e0:	693b      	ldr	r3, [r7, #16]
 80135e2:	689a      	ldr	r2, [r3, #8]
 80135e4:	693b      	ldr	r3, [r7, #16]
 80135e6:	68db      	ldr	r3, [r3, #12]
 80135e8:	1ad2      	subs	r2, r2, r3
 80135ea:	693b      	ldr	r3, [r7, #16]
 80135ec:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80135ee:	693b      	ldr	r3, [r7, #16]
 80135f0:	68da      	ldr	r2, [r3, #12]
 80135f2:	693b      	ldr	r3, [r7, #16]
 80135f4:	689b      	ldr	r3, [r3, #8]
 80135f6:	4293      	cmp	r3, r2
 80135f8:	bf28      	it	cs
 80135fa:	4613      	movcs	r3, r2
 80135fc:	461a      	mov	r2, r3
 80135fe:	6879      	ldr	r1, [r7, #4]
 8013600:	68f8      	ldr	r0, [r7, #12]
 8013602:	f001 f9be 	bl	8014982 <USBD_CtlContinueRx>
 8013606:	e07d      	b.n	8013704 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8013608:	68fb      	ldr	r3, [r7, #12]
 801360a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801360e:	f003 031f 	and.w	r3, r3, #31
 8013612:	2b02      	cmp	r3, #2
 8013614:	d014      	beq.n	8013640 <USBD_LL_DataOutStage+0x98>
 8013616:	2b02      	cmp	r3, #2
 8013618:	d81d      	bhi.n	8013656 <USBD_LL_DataOutStage+0xae>
 801361a:	2b00      	cmp	r3, #0
 801361c:	d002      	beq.n	8013624 <USBD_LL_DataOutStage+0x7c>
 801361e:	2b01      	cmp	r3, #1
 8013620:	d003      	beq.n	801362a <USBD_LL_DataOutStage+0x82>
 8013622:	e018      	b.n	8013656 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8013624:	2300      	movs	r3, #0
 8013626:	75bb      	strb	r3, [r7, #22]
            break;
 8013628:	e018      	b.n	801365c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 801362a:	68fb      	ldr	r3, [r7, #12]
 801362c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8013630:	b2db      	uxtb	r3, r3
 8013632:	4619      	mov	r1, r3
 8013634:	68f8      	ldr	r0, [r7, #12]
 8013636:	f000 fa64 	bl	8013b02 <USBD_CoreFindIF>
 801363a:	4603      	mov	r3, r0
 801363c:	75bb      	strb	r3, [r7, #22]
            break;
 801363e:	e00d      	b.n	801365c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8013640:	68fb      	ldr	r3, [r7, #12]
 8013642:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8013646:	b2db      	uxtb	r3, r3
 8013648:	4619      	mov	r1, r3
 801364a:	68f8      	ldr	r0, [r7, #12]
 801364c:	f000 fa66 	bl	8013b1c <USBD_CoreFindEP>
 8013650:	4603      	mov	r3, r0
 8013652:	75bb      	strb	r3, [r7, #22]
            break;
 8013654:	e002      	b.n	801365c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8013656:	2300      	movs	r3, #0
 8013658:	75bb      	strb	r3, [r7, #22]
            break;
 801365a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 801365c:	7dbb      	ldrb	r3, [r7, #22]
 801365e:	2b00      	cmp	r3, #0
 8013660:	d119      	bne.n	8013696 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013662:	68fb      	ldr	r3, [r7, #12]
 8013664:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013668:	b2db      	uxtb	r3, r3
 801366a:	2b03      	cmp	r3, #3
 801366c:	d113      	bne.n	8013696 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 801366e:	7dba      	ldrb	r2, [r7, #22]
 8013670:	68fb      	ldr	r3, [r7, #12]
 8013672:	32ae      	adds	r2, #174	@ 0xae
 8013674:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013678:	691b      	ldr	r3, [r3, #16]
 801367a:	2b00      	cmp	r3, #0
 801367c:	d00b      	beq.n	8013696 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 801367e:	7dba      	ldrb	r2, [r7, #22]
 8013680:	68fb      	ldr	r3, [r7, #12]
 8013682:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8013686:	7dba      	ldrb	r2, [r7, #22]
 8013688:	68fb      	ldr	r3, [r7, #12]
 801368a:	32ae      	adds	r2, #174	@ 0xae
 801368c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013690:	691b      	ldr	r3, [r3, #16]
 8013692:	68f8      	ldr	r0, [r7, #12]
 8013694:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8013696:	68f8      	ldr	r0, [r7, #12]
 8013698:	f001 f984 	bl	80149a4 <USBD_CtlSendStatus>
 801369c:	e032      	b.n	8013704 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 801369e:	7afb      	ldrb	r3, [r7, #11]
 80136a0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80136a4:	b2db      	uxtb	r3, r3
 80136a6:	4619      	mov	r1, r3
 80136a8:	68f8      	ldr	r0, [r7, #12]
 80136aa:	f000 fa37 	bl	8013b1c <USBD_CoreFindEP>
 80136ae:	4603      	mov	r3, r0
 80136b0:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80136b2:	7dbb      	ldrb	r3, [r7, #22]
 80136b4:	2bff      	cmp	r3, #255	@ 0xff
 80136b6:	d025      	beq.n	8013704 <USBD_LL_DataOutStage+0x15c>
 80136b8:	7dbb      	ldrb	r3, [r7, #22]
 80136ba:	2b00      	cmp	r3, #0
 80136bc:	d122      	bne.n	8013704 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80136be:	68fb      	ldr	r3, [r7, #12]
 80136c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80136c4:	b2db      	uxtb	r3, r3
 80136c6:	2b03      	cmp	r3, #3
 80136c8:	d117      	bne.n	80136fa <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80136ca:	7dba      	ldrb	r2, [r7, #22]
 80136cc:	68fb      	ldr	r3, [r7, #12]
 80136ce:	32ae      	adds	r2, #174	@ 0xae
 80136d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80136d4:	699b      	ldr	r3, [r3, #24]
 80136d6:	2b00      	cmp	r3, #0
 80136d8:	d00f      	beq.n	80136fa <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80136da:	7dba      	ldrb	r2, [r7, #22]
 80136dc:	68fb      	ldr	r3, [r7, #12]
 80136de:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80136e2:	7dba      	ldrb	r2, [r7, #22]
 80136e4:	68fb      	ldr	r3, [r7, #12]
 80136e6:	32ae      	adds	r2, #174	@ 0xae
 80136e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80136ec:	699b      	ldr	r3, [r3, #24]
 80136ee:	7afa      	ldrb	r2, [r7, #11]
 80136f0:	4611      	mov	r1, r2
 80136f2:	68f8      	ldr	r0, [r7, #12]
 80136f4:	4798      	blx	r3
 80136f6:	4603      	mov	r3, r0
 80136f8:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80136fa:	7dfb      	ldrb	r3, [r7, #23]
 80136fc:	2b00      	cmp	r3, #0
 80136fe:	d001      	beq.n	8013704 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8013700:	7dfb      	ldrb	r3, [r7, #23]
 8013702:	e000      	b.n	8013706 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8013704:	2300      	movs	r3, #0
}
 8013706:	4618      	mov	r0, r3
 8013708:	3718      	adds	r7, #24
 801370a:	46bd      	mov	sp, r7
 801370c:	bd80      	pop	{r7, pc}

0801370e <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 801370e:	b580      	push	{r7, lr}
 8013710:	b086      	sub	sp, #24
 8013712:	af00      	add	r7, sp, #0
 8013714:	60f8      	str	r0, [r7, #12]
 8013716:	460b      	mov	r3, r1
 8013718:	607a      	str	r2, [r7, #4]
 801371a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 801371c:	7afb      	ldrb	r3, [r7, #11]
 801371e:	2b00      	cmp	r3, #0
 8013720:	d16f      	bne.n	8013802 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8013722:	68fb      	ldr	r3, [r7, #12]
 8013724:	3314      	adds	r3, #20
 8013726:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8013728:	68fb      	ldr	r3, [r7, #12]
 801372a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 801372e:	2b02      	cmp	r3, #2
 8013730:	d15a      	bne.n	80137e8 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8013732:	693b      	ldr	r3, [r7, #16]
 8013734:	689a      	ldr	r2, [r3, #8]
 8013736:	693b      	ldr	r3, [r7, #16]
 8013738:	68db      	ldr	r3, [r3, #12]
 801373a:	429a      	cmp	r2, r3
 801373c:	d914      	bls.n	8013768 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 801373e:	693b      	ldr	r3, [r7, #16]
 8013740:	689a      	ldr	r2, [r3, #8]
 8013742:	693b      	ldr	r3, [r7, #16]
 8013744:	68db      	ldr	r3, [r3, #12]
 8013746:	1ad2      	subs	r2, r2, r3
 8013748:	693b      	ldr	r3, [r7, #16]
 801374a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 801374c:	693b      	ldr	r3, [r7, #16]
 801374e:	689b      	ldr	r3, [r3, #8]
 8013750:	461a      	mov	r2, r3
 8013752:	6879      	ldr	r1, [r7, #4]
 8013754:	68f8      	ldr	r0, [r7, #12]
 8013756:	f001 f8e6 	bl	8014926 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801375a:	2300      	movs	r3, #0
 801375c:	2200      	movs	r2, #0
 801375e:	2100      	movs	r1, #0
 8013760:	68f8      	ldr	r0, [r7, #12]
 8013762:	f001 fe1d 	bl	80153a0 <USBD_LL_PrepareReceive>
 8013766:	e03f      	b.n	80137e8 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8013768:	693b      	ldr	r3, [r7, #16]
 801376a:	68da      	ldr	r2, [r3, #12]
 801376c:	693b      	ldr	r3, [r7, #16]
 801376e:	689b      	ldr	r3, [r3, #8]
 8013770:	429a      	cmp	r2, r3
 8013772:	d11c      	bne.n	80137ae <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8013774:	693b      	ldr	r3, [r7, #16]
 8013776:	685a      	ldr	r2, [r3, #4]
 8013778:	693b      	ldr	r3, [r7, #16]
 801377a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 801377c:	429a      	cmp	r2, r3
 801377e:	d316      	bcc.n	80137ae <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8013780:	693b      	ldr	r3, [r7, #16]
 8013782:	685a      	ldr	r2, [r3, #4]
 8013784:	68fb      	ldr	r3, [r7, #12]
 8013786:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 801378a:	429a      	cmp	r2, r3
 801378c:	d20f      	bcs.n	80137ae <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 801378e:	2200      	movs	r2, #0
 8013790:	2100      	movs	r1, #0
 8013792:	68f8      	ldr	r0, [r7, #12]
 8013794:	f001 f8c7 	bl	8014926 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8013798:	68fb      	ldr	r3, [r7, #12]
 801379a:	2200      	movs	r2, #0
 801379c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80137a0:	2300      	movs	r3, #0
 80137a2:	2200      	movs	r2, #0
 80137a4:	2100      	movs	r1, #0
 80137a6:	68f8      	ldr	r0, [r7, #12]
 80137a8:	f001 fdfa 	bl	80153a0 <USBD_LL_PrepareReceive>
 80137ac:	e01c      	b.n	80137e8 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80137ae:	68fb      	ldr	r3, [r7, #12]
 80137b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80137b4:	b2db      	uxtb	r3, r3
 80137b6:	2b03      	cmp	r3, #3
 80137b8:	d10f      	bne.n	80137da <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80137ba:	68fb      	ldr	r3, [r7, #12]
 80137bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80137c0:	68db      	ldr	r3, [r3, #12]
 80137c2:	2b00      	cmp	r3, #0
 80137c4:	d009      	beq.n	80137da <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80137c6:	68fb      	ldr	r3, [r7, #12]
 80137c8:	2200      	movs	r2, #0
 80137ca:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80137ce:	68fb      	ldr	r3, [r7, #12]
 80137d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80137d4:	68db      	ldr	r3, [r3, #12]
 80137d6:	68f8      	ldr	r0, [r7, #12]
 80137d8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80137da:	2180      	movs	r1, #128	@ 0x80
 80137dc:	68f8      	ldr	r0, [r7, #12]
 80137de:	f001 fd35 	bl	801524c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80137e2:	68f8      	ldr	r0, [r7, #12]
 80137e4:	f001 f8f1 	bl	80149ca <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80137e8:	68fb      	ldr	r3, [r7, #12]
 80137ea:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80137ee:	2b00      	cmp	r3, #0
 80137f0:	d03a      	beq.n	8013868 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 80137f2:	68f8      	ldr	r0, [r7, #12]
 80137f4:	f7ff fe42 	bl	801347c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80137f8:	68fb      	ldr	r3, [r7, #12]
 80137fa:	2200      	movs	r2, #0
 80137fc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8013800:	e032      	b.n	8013868 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8013802:	7afb      	ldrb	r3, [r7, #11]
 8013804:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8013808:	b2db      	uxtb	r3, r3
 801380a:	4619      	mov	r1, r3
 801380c:	68f8      	ldr	r0, [r7, #12]
 801380e:	f000 f985 	bl	8013b1c <USBD_CoreFindEP>
 8013812:	4603      	mov	r3, r0
 8013814:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8013816:	7dfb      	ldrb	r3, [r7, #23]
 8013818:	2bff      	cmp	r3, #255	@ 0xff
 801381a:	d025      	beq.n	8013868 <USBD_LL_DataInStage+0x15a>
 801381c:	7dfb      	ldrb	r3, [r7, #23]
 801381e:	2b00      	cmp	r3, #0
 8013820:	d122      	bne.n	8013868 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013822:	68fb      	ldr	r3, [r7, #12]
 8013824:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013828:	b2db      	uxtb	r3, r3
 801382a:	2b03      	cmp	r3, #3
 801382c:	d11c      	bne.n	8013868 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 801382e:	7dfa      	ldrb	r2, [r7, #23]
 8013830:	68fb      	ldr	r3, [r7, #12]
 8013832:	32ae      	adds	r2, #174	@ 0xae
 8013834:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013838:	695b      	ldr	r3, [r3, #20]
 801383a:	2b00      	cmp	r3, #0
 801383c:	d014      	beq.n	8013868 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 801383e:	7dfa      	ldrb	r2, [r7, #23]
 8013840:	68fb      	ldr	r3, [r7, #12]
 8013842:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8013846:	7dfa      	ldrb	r2, [r7, #23]
 8013848:	68fb      	ldr	r3, [r7, #12]
 801384a:	32ae      	adds	r2, #174	@ 0xae
 801384c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013850:	695b      	ldr	r3, [r3, #20]
 8013852:	7afa      	ldrb	r2, [r7, #11]
 8013854:	4611      	mov	r1, r2
 8013856:	68f8      	ldr	r0, [r7, #12]
 8013858:	4798      	blx	r3
 801385a:	4603      	mov	r3, r0
 801385c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 801385e:	7dbb      	ldrb	r3, [r7, #22]
 8013860:	2b00      	cmp	r3, #0
 8013862:	d001      	beq.n	8013868 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8013864:	7dbb      	ldrb	r3, [r7, #22]
 8013866:	e000      	b.n	801386a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8013868:	2300      	movs	r3, #0
}
 801386a:	4618      	mov	r0, r3
 801386c:	3718      	adds	r7, #24
 801386e:	46bd      	mov	sp, r7
 8013870:	bd80      	pop	{r7, pc}

08013872 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8013872:	b580      	push	{r7, lr}
 8013874:	b084      	sub	sp, #16
 8013876:	af00      	add	r7, sp, #0
 8013878:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 801387a:	2300      	movs	r3, #0
 801387c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801387e:	687b      	ldr	r3, [r7, #4]
 8013880:	2201      	movs	r2, #1
 8013882:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8013886:	687b      	ldr	r3, [r7, #4]
 8013888:	2200      	movs	r2, #0
 801388a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 801388e:	687b      	ldr	r3, [r7, #4]
 8013890:	2200      	movs	r2, #0
 8013892:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8013894:	687b      	ldr	r3, [r7, #4]
 8013896:	2200      	movs	r2, #0
 8013898:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 801389c:	687b      	ldr	r3, [r7, #4]
 801389e:	2200      	movs	r2, #0
 80138a0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80138a4:	687b      	ldr	r3, [r7, #4]
 80138a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80138aa:	2b00      	cmp	r3, #0
 80138ac:	d014      	beq.n	80138d8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80138ae:	687b      	ldr	r3, [r7, #4]
 80138b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80138b4:	685b      	ldr	r3, [r3, #4]
 80138b6:	2b00      	cmp	r3, #0
 80138b8:	d00e      	beq.n	80138d8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80138ba:	687b      	ldr	r3, [r7, #4]
 80138bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80138c0:	685b      	ldr	r3, [r3, #4]
 80138c2:	687a      	ldr	r2, [r7, #4]
 80138c4:	6852      	ldr	r2, [r2, #4]
 80138c6:	b2d2      	uxtb	r2, r2
 80138c8:	4611      	mov	r1, r2
 80138ca:	6878      	ldr	r0, [r7, #4]
 80138cc:	4798      	blx	r3
 80138ce:	4603      	mov	r3, r0
 80138d0:	2b00      	cmp	r3, #0
 80138d2:	d001      	beq.n	80138d8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80138d4:	2303      	movs	r3, #3
 80138d6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80138d8:	2340      	movs	r3, #64	@ 0x40
 80138da:	2200      	movs	r2, #0
 80138dc:	2100      	movs	r1, #0
 80138de:	6878      	ldr	r0, [r7, #4]
 80138e0:	f001 fc6f 	bl	80151c2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80138e4:	687b      	ldr	r3, [r7, #4]
 80138e6:	2201      	movs	r2, #1
 80138e8:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80138ec:	687b      	ldr	r3, [r7, #4]
 80138ee:	2240      	movs	r2, #64	@ 0x40
 80138f0:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80138f4:	2340      	movs	r3, #64	@ 0x40
 80138f6:	2200      	movs	r2, #0
 80138f8:	2180      	movs	r1, #128	@ 0x80
 80138fa:	6878      	ldr	r0, [r7, #4]
 80138fc:	f001 fc61 	bl	80151c2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8013900:	687b      	ldr	r3, [r7, #4]
 8013902:	2201      	movs	r2, #1
 8013904:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8013906:	687b      	ldr	r3, [r7, #4]
 8013908:	2240      	movs	r2, #64	@ 0x40
 801390a:	621a      	str	r2, [r3, #32]

  return ret;
 801390c:	7bfb      	ldrb	r3, [r7, #15]
}
 801390e:	4618      	mov	r0, r3
 8013910:	3710      	adds	r7, #16
 8013912:	46bd      	mov	sp, r7
 8013914:	bd80      	pop	{r7, pc}

08013916 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8013916:	b480      	push	{r7}
 8013918:	b083      	sub	sp, #12
 801391a:	af00      	add	r7, sp, #0
 801391c:	6078      	str	r0, [r7, #4]
 801391e:	460b      	mov	r3, r1
 8013920:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8013922:	687b      	ldr	r3, [r7, #4]
 8013924:	78fa      	ldrb	r2, [r7, #3]
 8013926:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8013928:	2300      	movs	r3, #0
}
 801392a:	4618      	mov	r0, r3
 801392c:	370c      	adds	r7, #12
 801392e:	46bd      	mov	sp, r7
 8013930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013934:	4770      	bx	lr

08013936 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8013936:	b480      	push	{r7}
 8013938:	b083      	sub	sp, #12
 801393a:	af00      	add	r7, sp, #0
 801393c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 801393e:	687b      	ldr	r3, [r7, #4]
 8013940:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013944:	b2db      	uxtb	r3, r3
 8013946:	2b04      	cmp	r3, #4
 8013948:	d006      	beq.n	8013958 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 801394a:	687b      	ldr	r3, [r7, #4]
 801394c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013950:	b2da      	uxtb	r2, r3
 8013952:	687b      	ldr	r3, [r7, #4]
 8013954:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8013958:	687b      	ldr	r3, [r7, #4]
 801395a:	2204      	movs	r2, #4
 801395c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8013960:	2300      	movs	r3, #0
}
 8013962:	4618      	mov	r0, r3
 8013964:	370c      	adds	r7, #12
 8013966:	46bd      	mov	sp, r7
 8013968:	f85d 7b04 	ldr.w	r7, [sp], #4
 801396c:	4770      	bx	lr

0801396e <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 801396e:	b480      	push	{r7}
 8013970:	b083      	sub	sp, #12
 8013972:	af00      	add	r7, sp, #0
 8013974:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8013976:	687b      	ldr	r3, [r7, #4]
 8013978:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801397c:	b2db      	uxtb	r3, r3
 801397e:	2b04      	cmp	r3, #4
 8013980:	d106      	bne.n	8013990 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8013982:	687b      	ldr	r3, [r7, #4]
 8013984:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8013988:	b2da      	uxtb	r2, r3
 801398a:	687b      	ldr	r3, [r7, #4]
 801398c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8013990:	2300      	movs	r3, #0
}
 8013992:	4618      	mov	r0, r3
 8013994:	370c      	adds	r7, #12
 8013996:	46bd      	mov	sp, r7
 8013998:	f85d 7b04 	ldr.w	r7, [sp], #4
 801399c:	4770      	bx	lr

0801399e <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 801399e:	b580      	push	{r7, lr}
 80139a0:	b082      	sub	sp, #8
 80139a2:	af00      	add	r7, sp, #0
 80139a4:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80139a6:	687b      	ldr	r3, [r7, #4]
 80139a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80139ac:	b2db      	uxtb	r3, r3
 80139ae:	2b03      	cmp	r3, #3
 80139b0:	d110      	bne.n	80139d4 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80139b2:	687b      	ldr	r3, [r7, #4]
 80139b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80139b8:	2b00      	cmp	r3, #0
 80139ba:	d00b      	beq.n	80139d4 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80139bc:	687b      	ldr	r3, [r7, #4]
 80139be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80139c2:	69db      	ldr	r3, [r3, #28]
 80139c4:	2b00      	cmp	r3, #0
 80139c6:	d005      	beq.n	80139d4 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80139c8:	687b      	ldr	r3, [r7, #4]
 80139ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80139ce:	69db      	ldr	r3, [r3, #28]
 80139d0:	6878      	ldr	r0, [r7, #4]
 80139d2:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80139d4:	2300      	movs	r3, #0
}
 80139d6:	4618      	mov	r0, r3
 80139d8:	3708      	adds	r7, #8
 80139da:	46bd      	mov	sp, r7
 80139dc:	bd80      	pop	{r7, pc}

080139de <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80139de:	b580      	push	{r7, lr}
 80139e0:	b082      	sub	sp, #8
 80139e2:	af00      	add	r7, sp, #0
 80139e4:	6078      	str	r0, [r7, #4]
 80139e6:	460b      	mov	r3, r1
 80139e8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80139ea:	687b      	ldr	r3, [r7, #4]
 80139ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80139f0:	687b      	ldr	r3, [r7, #4]
 80139f2:	32ae      	adds	r2, #174	@ 0xae
 80139f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80139f8:	2b00      	cmp	r3, #0
 80139fa:	d101      	bne.n	8013a00 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80139fc:	2303      	movs	r3, #3
 80139fe:	e01c      	b.n	8013a3a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013a00:	687b      	ldr	r3, [r7, #4]
 8013a02:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013a06:	b2db      	uxtb	r3, r3
 8013a08:	2b03      	cmp	r3, #3
 8013a0a:	d115      	bne.n	8013a38 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8013a0c:	687b      	ldr	r3, [r7, #4]
 8013a0e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8013a12:	687b      	ldr	r3, [r7, #4]
 8013a14:	32ae      	adds	r2, #174	@ 0xae
 8013a16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013a1a:	6a1b      	ldr	r3, [r3, #32]
 8013a1c:	2b00      	cmp	r3, #0
 8013a1e:	d00b      	beq.n	8013a38 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8013a20:	687b      	ldr	r3, [r7, #4]
 8013a22:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8013a26:	687b      	ldr	r3, [r7, #4]
 8013a28:	32ae      	adds	r2, #174	@ 0xae
 8013a2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013a2e:	6a1b      	ldr	r3, [r3, #32]
 8013a30:	78fa      	ldrb	r2, [r7, #3]
 8013a32:	4611      	mov	r1, r2
 8013a34:	6878      	ldr	r0, [r7, #4]
 8013a36:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8013a38:	2300      	movs	r3, #0
}
 8013a3a:	4618      	mov	r0, r3
 8013a3c:	3708      	adds	r7, #8
 8013a3e:	46bd      	mov	sp, r7
 8013a40:	bd80      	pop	{r7, pc}

08013a42 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8013a42:	b580      	push	{r7, lr}
 8013a44:	b082      	sub	sp, #8
 8013a46:	af00      	add	r7, sp, #0
 8013a48:	6078      	str	r0, [r7, #4]
 8013a4a:	460b      	mov	r3, r1
 8013a4c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8013a4e:	687b      	ldr	r3, [r7, #4]
 8013a50:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8013a54:	687b      	ldr	r3, [r7, #4]
 8013a56:	32ae      	adds	r2, #174	@ 0xae
 8013a58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013a5c:	2b00      	cmp	r3, #0
 8013a5e:	d101      	bne.n	8013a64 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8013a60:	2303      	movs	r3, #3
 8013a62:	e01c      	b.n	8013a9e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013a64:	687b      	ldr	r3, [r7, #4]
 8013a66:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013a6a:	b2db      	uxtb	r3, r3
 8013a6c:	2b03      	cmp	r3, #3
 8013a6e:	d115      	bne.n	8013a9c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8013a70:	687b      	ldr	r3, [r7, #4]
 8013a72:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8013a76:	687b      	ldr	r3, [r7, #4]
 8013a78:	32ae      	adds	r2, #174	@ 0xae
 8013a7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013a7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013a80:	2b00      	cmp	r3, #0
 8013a82:	d00b      	beq.n	8013a9c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8013a84:	687b      	ldr	r3, [r7, #4]
 8013a86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8013a8a:	687b      	ldr	r3, [r7, #4]
 8013a8c:	32ae      	adds	r2, #174	@ 0xae
 8013a8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013a92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013a94:	78fa      	ldrb	r2, [r7, #3]
 8013a96:	4611      	mov	r1, r2
 8013a98:	6878      	ldr	r0, [r7, #4]
 8013a9a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8013a9c:	2300      	movs	r3, #0
}
 8013a9e:	4618      	mov	r0, r3
 8013aa0:	3708      	adds	r7, #8
 8013aa2:	46bd      	mov	sp, r7
 8013aa4:	bd80      	pop	{r7, pc}

08013aa6 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8013aa6:	b480      	push	{r7}
 8013aa8:	b083      	sub	sp, #12
 8013aaa:	af00      	add	r7, sp, #0
 8013aac:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8013aae:	2300      	movs	r3, #0
}
 8013ab0:	4618      	mov	r0, r3
 8013ab2:	370c      	adds	r7, #12
 8013ab4:	46bd      	mov	sp, r7
 8013ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013aba:	4770      	bx	lr

08013abc <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8013abc:	b580      	push	{r7, lr}
 8013abe:	b084      	sub	sp, #16
 8013ac0:	af00      	add	r7, sp, #0
 8013ac2:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8013ac4:	2300      	movs	r3, #0
 8013ac6:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8013ac8:	687b      	ldr	r3, [r7, #4]
 8013aca:	2201      	movs	r2, #1
 8013acc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8013ad0:	687b      	ldr	r3, [r7, #4]
 8013ad2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013ad6:	2b00      	cmp	r3, #0
 8013ad8:	d00e      	beq.n	8013af8 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8013ada:	687b      	ldr	r3, [r7, #4]
 8013adc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013ae0:	685b      	ldr	r3, [r3, #4]
 8013ae2:	687a      	ldr	r2, [r7, #4]
 8013ae4:	6852      	ldr	r2, [r2, #4]
 8013ae6:	b2d2      	uxtb	r2, r2
 8013ae8:	4611      	mov	r1, r2
 8013aea:	6878      	ldr	r0, [r7, #4]
 8013aec:	4798      	blx	r3
 8013aee:	4603      	mov	r3, r0
 8013af0:	2b00      	cmp	r3, #0
 8013af2:	d001      	beq.n	8013af8 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8013af4:	2303      	movs	r3, #3
 8013af6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8013af8:	7bfb      	ldrb	r3, [r7, #15]
}
 8013afa:	4618      	mov	r0, r3
 8013afc:	3710      	adds	r7, #16
 8013afe:	46bd      	mov	sp, r7
 8013b00:	bd80      	pop	{r7, pc}

08013b02 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8013b02:	b480      	push	{r7}
 8013b04:	b083      	sub	sp, #12
 8013b06:	af00      	add	r7, sp, #0
 8013b08:	6078      	str	r0, [r7, #4]
 8013b0a:	460b      	mov	r3, r1
 8013b0c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8013b0e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8013b10:	4618      	mov	r0, r3
 8013b12:	370c      	adds	r7, #12
 8013b14:	46bd      	mov	sp, r7
 8013b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b1a:	4770      	bx	lr

08013b1c <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8013b1c:	b480      	push	{r7}
 8013b1e:	b083      	sub	sp, #12
 8013b20:	af00      	add	r7, sp, #0
 8013b22:	6078      	str	r0, [r7, #4]
 8013b24:	460b      	mov	r3, r1
 8013b26:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8013b28:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8013b2a:	4618      	mov	r0, r3
 8013b2c:	370c      	adds	r7, #12
 8013b2e:	46bd      	mov	sp, r7
 8013b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b34:	4770      	bx	lr

08013b36 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8013b36:	b580      	push	{r7, lr}
 8013b38:	b086      	sub	sp, #24
 8013b3a:	af00      	add	r7, sp, #0
 8013b3c:	6078      	str	r0, [r7, #4]
 8013b3e:	460b      	mov	r3, r1
 8013b40:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8013b42:	687b      	ldr	r3, [r7, #4]
 8013b44:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8013b46:	687b      	ldr	r3, [r7, #4]
 8013b48:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8013b4a:	2300      	movs	r3, #0
 8013b4c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8013b4e:	68fb      	ldr	r3, [r7, #12]
 8013b50:	885b      	ldrh	r3, [r3, #2]
 8013b52:	b29b      	uxth	r3, r3
 8013b54:	68fa      	ldr	r2, [r7, #12]
 8013b56:	7812      	ldrb	r2, [r2, #0]
 8013b58:	4293      	cmp	r3, r2
 8013b5a:	d91f      	bls.n	8013b9c <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8013b5c:	68fb      	ldr	r3, [r7, #12]
 8013b5e:	781b      	ldrb	r3, [r3, #0]
 8013b60:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8013b62:	e013      	b.n	8013b8c <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8013b64:	f107 030a 	add.w	r3, r7, #10
 8013b68:	4619      	mov	r1, r3
 8013b6a:	6978      	ldr	r0, [r7, #20]
 8013b6c:	f000 f81b 	bl	8013ba6 <USBD_GetNextDesc>
 8013b70:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8013b72:	697b      	ldr	r3, [r7, #20]
 8013b74:	785b      	ldrb	r3, [r3, #1]
 8013b76:	2b05      	cmp	r3, #5
 8013b78:	d108      	bne.n	8013b8c <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8013b7a:	697b      	ldr	r3, [r7, #20]
 8013b7c:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8013b7e:	693b      	ldr	r3, [r7, #16]
 8013b80:	789b      	ldrb	r3, [r3, #2]
 8013b82:	78fa      	ldrb	r2, [r7, #3]
 8013b84:	429a      	cmp	r2, r3
 8013b86:	d008      	beq.n	8013b9a <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8013b88:	2300      	movs	r3, #0
 8013b8a:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8013b8c:	68fb      	ldr	r3, [r7, #12]
 8013b8e:	885b      	ldrh	r3, [r3, #2]
 8013b90:	b29a      	uxth	r2, r3
 8013b92:	897b      	ldrh	r3, [r7, #10]
 8013b94:	429a      	cmp	r2, r3
 8013b96:	d8e5      	bhi.n	8013b64 <USBD_GetEpDesc+0x2e>
 8013b98:	e000      	b.n	8013b9c <USBD_GetEpDesc+0x66>
          break;
 8013b9a:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8013b9c:	693b      	ldr	r3, [r7, #16]
}
 8013b9e:	4618      	mov	r0, r3
 8013ba0:	3718      	adds	r7, #24
 8013ba2:	46bd      	mov	sp, r7
 8013ba4:	bd80      	pop	{r7, pc}

08013ba6 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8013ba6:	b480      	push	{r7}
 8013ba8:	b085      	sub	sp, #20
 8013baa:	af00      	add	r7, sp, #0
 8013bac:	6078      	str	r0, [r7, #4]
 8013bae:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8013bb0:	687b      	ldr	r3, [r7, #4]
 8013bb2:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8013bb4:	683b      	ldr	r3, [r7, #0]
 8013bb6:	881b      	ldrh	r3, [r3, #0]
 8013bb8:	68fa      	ldr	r2, [r7, #12]
 8013bba:	7812      	ldrb	r2, [r2, #0]
 8013bbc:	4413      	add	r3, r2
 8013bbe:	b29a      	uxth	r2, r3
 8013bc0:	683b      	ldr	r3, [r7, #0]
 8013bc2:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8013bc4:	68fb      	ldr	r3, [r7, #12]
 8013bc6:	781b      	ldrb	r3, [r3, #0]
 8013bc8:	461a      	mov	r2, r3
 8013bca:	687b      	ldr	r3, [r7, #4]
 8013bcc:	4413      	add	r3, r2
 8013bce:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8013bd0:	68fb      	ldr	r3, [r7, #12]
}
 8013bd2:	4618      	mov	r0, r3
 8013bd4:	3714      	adds	r7, #20
 8013bd6:	46bd      	mov	sp, r7
 8013bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bdc:	4770      	bx	lr

08013bde <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8013bde:	b480      	push	{r7}
 8013be0:	b087      	sub	sp, #28
 8013be2:	af00      	add	r7, sp, #0
 8013be4:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8013be6:	687b      	ldr	r3, [r7, #4]
 8013be8:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8013bea:	697b      	ldr	r3, [r7, #20]
 8013bec:	781b      	ldrb	r3, [r3, #0]
 8013bee:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8013bf0:	697b      	ldr	r3, [r7, #20]
 8013bf2:	3301      	adds	r3, #1
 8013bf4:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8013bf6:	697b      	ldr	r3, [r7, #20]
 8013bf8:	781b      	ldrb	r3, [r3, #0]
 8013bfa:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8013bfc:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8013c00:	021b      	lsls	r3, r3, #8
 8013c02:	b21a      	sxth	r2, r3
 8013c04:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8013c08:	4313      	orrs	r3, r2
 8013c0a:	b21b      	sxth	r3, r3
 8013c0c:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8013c0e:	89fb      	ldrh	r3, [r7, #14]
}
 8013c10:	4618      	mov	r0, r3
 8013c12:	371c      	adds	r7, #28
 8013c14:	46bd      	mov	sp, r7
 8013c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c1a:	4770      	bx	lr

08013c1c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013c1c:	b580      	push	{r7, lr}
 8013c1e:	b084      	sub	sp, #16
 8013c20:	af00      	add	r7, sp, #0
 8013c22:	6078      	str	r0, [r7, #4]
 8013c24:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8013c26:	2300      	movs	r3, #0
 8013c28:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013c2a:	683b      	ldr	r3, [r7, #0]
 8013c2c:	781b      	ldrb	r3, [r3, #0]
 8013c2e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8013c32:	2b40      	cmp	r3, #64	@ 0x40
 8013c34:	d005      	beq.n	8013c42 <USBD_StdDevReq+0x26>
 8013c36:	2b40      	cmp	r3, #64	@ 0x40
 8013c38:	d857      	bhi.n	8013cea <USBD_StdDevReq+0xce>
 8013c3a:	2b00      	cmp	r3, #0
 8013c3c:	d00f      	beq.n	8013c5e <USBD_StdDevReq+0x42>
 8013c3e:	2b20      	cmp	r3, #32
 8013c40:	d153      	bne.n	8013cea <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8013c42:	687b      	ldr	r3, [r7, #4]
 8013c44:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8013c48:	687b      	ldr	r3, [r7, #4]
 8013c4a:	32ae      	adds	r2, #174	@ 0xae
 8013c4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013c50:	689b      	ldr	r3, [r3, #8]
 8013c52:	6839      	ldr	r1, [r7, #0]
 8013c54:	6878      	ldr	r0, [r7, #4]
 8013c56:	4798      	blx	r3
 8013c58:	4603      	mov	r3, r0
 8013c5a:	73fb      	strb	r3, [r7, #15]
      break;
 8013c5c:	e04a      	b.n	8013cf4 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8013c5e:	683b      	ldr	r3, [r7, #0]
 8013c60:	785b      	ldrb	r3, [r3, #1]
 8013c62:	2b09      	cmp	r3, #9
 8013c64:	d83b      	bhi.n	8013cde <USBD_StdDevReq+0xc2>
 8013c66:	a201      	add	r2, pc, #4	@ (adr r2, 8013c6c <USBD_StdDevReq+0x50>)
 8013c68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013c6c:	08013cc1 	.word	0x08013cc1
 8013c70:	08013cd5 	.word	0x08013cd5
 8013c74:	08013cdf 	.word	0x08013cdf
 8013c78:	08013ccb 	.word	0x08013ccb
 8013c7c:	08013cdf 	.word	0x08013cdf
 8013c80:	08013c9f 	.word	0x08013c9f
 8013c84:	08013c95 	.word	0x08013c95
 8013c88:	08013cdf 	.word	0x08013cdf
 8013c8c:	08013cb7 	.word	0x08013cb7
 8013c90:	08013ca9 	.word	0x08013ca9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8013c94:	6839      	ldr	r1, [r7, #0]
 8013c96:	6878      	ldr	r0, [r7, #4]
 8013c98:	f000 fa3c 	bl	8014114 <USBD_GetDescriptor>
          break;
 8013c9c:	e024      	b.n	8013ce8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8013c9e:	6839      	ldr	r1, [r7, #0]
 8013ca0:	6878      	ldr	r0, [r7, #4]
 8013ca2:	f000 fbcb 	bl	801443c <USBD_SetAddress>
          break;
 8013ca6:	e01f      	b.n	8013ce8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8013ca8:	6839      	ldr	r1, [r7, #0]
 8013caa:	6878      	ldr	r0, [r7, #4]
 8013cac:	f000 fc0a 	bl	80144c4 <USBD_SetConfig>
 8013cb0:	4603      	mov	r3, r0
 8013cb2:	73fb      	strb	r3, [r7, #15]
          break;
 8013cb4:	e018      	b.n	8013ce8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8013cb6:	6839      	ldr	r1, [r7, #0]
 8013cb8:	6878      	ldr	r0, [r7, #4]
 8013cba:	f000 fcad 	bl	8014618 <USBD_GetConfig>
          break;
 8013cbe:	e013      	b.n	8013ce8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8013cc0:	6839      	ldr	r1, [r7, #0]
 8013cc2:	6878      	ldr	r0, [r7, #4]
 8013cc4:	f000 fcde 	bl	8014684 <USBD_GetStatus>
          break;
 8013cc8:	e00e      	b.n	8013ce8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8013cca:	6839      	ldr	r1, [r7, #0]
 8013ccc:	6878      	ldr	r0, [r7, #4]
 8013cce:	f000 fd0d 	bl	80146ec <USBD_SetFeature>
          break;
 8013cd2:	e009      	b.n	8013ce8 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8013cd4:	6839      	ldr	r1, [r7, #0]
 8013cd6:	6878      	ldr	r0, [r7, #4]
 8013cd8:	f000 fd31 	bl	801473e <USBD_ClrFeature>
          break;
 8013cdc:	e004      	b.n	8013ce8 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8013cde:	6839      	ldr	r1, [r7, #0]
 8013ce0:	6878      	ldr	r0, [r7, #4]
 8013ce2:	f000 fd88 	bl	80147f6 <USBD_CtlError>
          break;
 8013ce6:	bf00      	nop
      }
      break;
 8013ce8:	e004      	b.n	8013cf4 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8013cea:	6839      	ldr	r1, [r7, #0]
 8013cec:	6878      	ldr	r0, [r7, #4]
 8013cee:	f000 fd82 	bl	80147f6 <USBD_CtlError>
      break;
 8013cf2:	bf00      	nop
  }

  return ret;
 8013cf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8013cf6:	4618      	mov	r0, r3
 8013cf8:	3710      	adds	r7, #16
 8013cfa:	46bd      	mov	sp, r7
 8013cfc:	bd80      	pop	{r7, pc}
 8013cfe:	bf00      	nop

08013d00 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013d00:	b580      	push	{r7, lr}
 8013d02:	b084      	sub	sp, #16
 8013d04:	af00      	add	r7, sp, #0
 8013d06:	6078      	str	r0, [r7, #4]
 8013d08:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8013d0a:	2300      	movs	r3, #0
 8013d0c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013d0e:	683b      	ldr	r3, [r7, #0]
 8013d10:	781b      	ldrb	r3, [r3, #0]
 8013d12:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8013d16:	2b40      	cmp	r3, #64	@ 0x40
 8013d18:	d005      	beq.n	8013d26 <USBD_StdItfReq+0x26>
 8013d1a:	2b40      	cmp	r3, #64	@ 0x40
 8013d1c:	d852      	bhi.n	8013dc4 <USBD_StdItfReq+0xc4>
 8013d1e:	2b00      	cmp	r3, #0
 8013d20:	d001      	beq.n	8013d26 <USBD_StdItfReq+0x26>
 8013d22:	2b20      	cmp	r3, #32
 8013d24:	d14e      	bne.n	8013dc4 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8013d26:	687b      	ldr	r3, [r7, #4]
 8013d28:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013d2c:	b2db      	uxtb	r3, r3
 8013d2e:	3b01      	subs	r3, #1
 8013d30:	2b02      	cmp	r3, #2
 8013d32:	d840      	bhi.n	8013db6 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8013d34:	683b      	ldr	r3, [r7, #0]
 8013d36:	889b      	ldrh	r3, [r3, #4]
 8013d38:	b2db      	uxtb	r3, r3
 8013d3a:	2b01      	cmp	r3, #1
 8013d3c:	d836      	bhi.n	8013dac <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8013d3e:	683b      	ldr	r3, [r7, #0]
 8013d40:	889b      	ldrh	r3, [r3, #4]
 8013d42:	b2db      	uxtb	r3, r3
 8013d44:	4619      	mov	r1, r3
 8013d46:	6878      	ldr	r0, [r7, #4]
 8013d48:	f7ff fedb 	bl	8013b02 <USBD_CoreFindIF>
 8013d4c:	4603      	mov	r3, r0
 8013d4e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8013d50:	7bbb      	ldrb	r3, [r7, #14]
 8013d52:	2bff      	cmp	r3, #255	@ 0xff
 8013d54:	d01d      	beq.n	8013d92 <USBD_StdItfReq+0x92>
 8013d56:	7bbb      	ldrb	r3, [r7, #14]
 8013d58:	2b00      	cmp	r3, #0
 8013d5a:	d11a      	bne.n	8013d92 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8013d5c:	7bba      	ldrb	r2, [r7, #14]
 8013d5e:	687b      	ldr	r3, [r7, #4]
 8013d60:	32ae      	adds	r2, #174	@ 0xae
 8013d62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013d66:	689b      	ldr	r3, [r3, #8]
 8013d68:	2b00      	cmp	r3, #0
 8013d6a:	d00f      	beq.n	8013d8c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8013d6c:	7bba      	ldrb	r2, [r7, #14]
 8013d6e:	687b      	ldr	r3, [r7, #4]
 8013d70:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8013d74:	7bba      	ldrb	r2, [r7, #14]
 8013d76:	687b      	ldr	r3, [r7, #4]
 8013d78:	32ae      	adds	r2, #174	@ 0xae
 8013d7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013d7e:	689b      	ldr	r3, [r3, #8]
 8013d80:	6839      	ldr	r1, [r7, #0]
 8013d82:	6878      	ldr	r0, [r7, #4]
 8013d84:	4798      	blx	r3
 8013d86:	4603      	mov	r3, r0
 8013d88:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8013d8a:	e004      	b.n	8013d96 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8013d8c:	2303      	movs	r3, #3
 8013d8e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8013d90:	e001      	b.n	8013d96 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8013d92:	2303      	movs	r3, #3
 8013d94:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8013d96:	683b      	ldr	r3, [r7, #0]
 8013d98:	88db      	ldrh	r3, [r3, #6]
 8013d9a:	2b00      	cmp	r3, #0
 8013d9c:	d110      	bne.n	8013dc0 <USBD_StdItfReq+0xc0>
 8013d9e:	7bfb      	ldrb	r3, [r7, #15]
 8013da0:	2b00      	cmp	r3, #0
 8013da2:	d10d      	bne.n	8013dc0 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8013da4:	6878      	ldr	r0, [r7, #4]
 8013da6:	f000 fdfd 	bl	80149a4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8013daa:	e009      	b.n	8013dc0 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8013dac:	6839      	ldr	r1, [r7, #0]
 8013dae:	6878      	ldr	r0, [r7, #4]
 8013db0:	f000 fd21 	bl	80147f6 <USBD_CtlError>
          break;
 8013db4:	e004      	b.n	8013dc0 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8013db6:	6839      	ldr	r1, [r7, #0]
 8013db8:	6878      	ldr	r0, [r7, #4]
 8013dba:	f000 fd1c 	bl	80147f6 <USBD_CtlError>
          break;
 8013dbe:	e000      	b.n	8013dc2 <USBD_StdItfReq+0xc2>
          break;
 8013dc0:	bf00      	nop
      }
      break;
 8013dc2:	e004      	b.n	8013dce <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8013dc4:	6839      	ldr	r1, [r7, #0]
 8013dc6:	6878      	ldr	r0, [r7, #4]
 8013dc8:	f000 fd15 	bl	80147f6 <USBD_CtlError>
      break;
 8013dcc:	bf00      	nop
  }

  return ret;
 8013dce:	7bfb      	ldrb	r3, [r7, #15]
}
 8013dd0:	4618      	mov	r0, r3
 8013dd2:	3710      	adds	r7, #16
 8013dd4:	46bd      	mov	sp, r7
 8013dd6:	bd80      	pop	{r7, pc}

08013dd8 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013dd8:	b580      	push	{r7, lr}
 8013dda:	b084      	sub	sp, #16
 8013ddc:	af00      	add	r7, sp, #0
 8013dde:	6078      	str	r0, [r7, #4]
 8013de0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8013de2:	2300      	movs	r3, #0
 8013de4:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8013de6:	683b      	ldr	r3, [r7, #0]
 8013de8:	889b      	ldrh	r3, [r3, #4]
 8013dea:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013dec:	683b      	ldr	r3, [r7, #0]
 8013dee:	781b      	ldrb	r3, [r3, #0]
 8013df0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8013df4:	2b40      	cmp	r3, #64	@ 0x40
 8013df6:	d007      	beq.n	8013e08 <USBD_StdEPReq+0x30>
 8013df8:	2b40      	cmp	r3, #64	@ 0x40
 8013dfa:	f200 817f 	bhi.w	80140fc <USBD_StdEPReq+0x324>
 8013dfe:	2b00      	cmp	r3, #0
 8013e00:	d02a      	beq.n	8013e58 <USBD_StdEPReq+0x80>
 8013e02:	2b20      	cmp	r3, #32
 8013e04:	f040 817a 	bne.w	80140fc <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8013e08:	7bbb      	ldrb	r3, [r7, #14]
 8013e0a:	4619      	mov	r1, r3
 8013e0c:	6878      	ldr	r0, [r7, #4]
 8013e0e:	f7ff fe85 	bl	8013b1c <USBD_CoreFindEP>
 8013e12:	4603      	mov	r3, r0
 8013e14:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8013e16:	7b7b      	ldrb	r3, [r7, #13]
 8013e18:	2bff      	cmp	r3, #255	@ 0xff
 8013e1a:	f000 8174 	beq.w	8014106 <USBD_StdEPReq+0x32e>
 8013e1e:	7b7b      	ldrb	r3, [r7, #13]
 8013e20:	2b00      	cmp	r3, #0
 8013e22:	f040 8170 	bne.w	8014106 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8013e26:	7b7a      	ldrb	r2, [r7, #13]
 8013e28:	687b      	ldr	r3, [r7, #4]
 8013e2a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8013e2e:	7b7a      	ldrb	r2, [r7, #13]
 8013e30:	687b      	ldr	r3, [r7, #4]
 8013e32:	32ae      	adds	r2, #174	@ 0xae
 8013e34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013e38:	689b      	ldr	r3, [r3, #8]
 8013e3a:	2b00      	cmp	r3, #0
 8013e3c:	f000 8163 	beq.w	8014106 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8013e40:	7b7a      	ldrb	r2, [r7, #13]
 8013e42:	687b      	ldr	r3, [r7, #4]
 8013e44:	32ae      	adds	r2, #174	@ 0xae
 8013e46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013e4a:	689b      	ldr	r3, [r3, #8]
 8013e4c:	6839      	ldr	r1, [r7, #0]
 8013e4e:	6878      	ldr	r0, [r7, #4]
 8013e50:	4798      	blx	r3
 8013e52:	4603      	mov	r3, r0
 8013e54:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8013e56:	e156      	b.n	8014106 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8013e58:	683b      	ldr	r3, [r7, #0]
 8013e5a:	785b      	ldrb	r3, [r3, #1]
 8013e5c:	2b03      	cmp	r3, #3
 8013e5e:	d008      	beq.n	8013e72 <USBD_StdEPReq+0x9a>
 8013e60:	2b03      	cmp	r3, #3
 8013e62:	f300 8145 	bgt.w	80140f0 <USBD_StdEPReq+0x318>
 8013e66:	2b00      	cmp	r3, #0
 8013e68:	f000 809b 	beq.w	8013fa2 <USBD_StdEPReq+0x1ca>
 8013e6c:	2b01      	cmp	r3, #1
 8013e6e:	d03c      	beq.n	8013eea <USBD_StdEPReq+0x112>
 8013e70:	e13e      	b.n	80140f0 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8013e72:	687b      	ldr	r3, [r7, #4]
 8013e74:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013e78:	b2db      	uxtb	r3, r3
 8013e7a:	2b02      	cmp	r3, #2
 8013e7c:	d002      	beq.n	8013e84 <USBD_StdEPReq+0xac>
 8013e7e:	2b03      	cmp	r3, #3
 8013e80:	d016      	beq.n	8013eb0 <USBD_StdEPReq+0xd8>
 8013e82:	e02c      	b.n	8013ede <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8013e84:	7bbb      	ldrb	r3, [r7, #14]
 8013e86:	2b00      	cmp	r3, #0
 8013e88:	d00d      	beq.n	8013ea6 <USBD_StdEPReq+0xce>
 8013e8a:	7bbb      	ldrb	r3, [r7, #14]
 8013e8c:	2b80      	cmp	r3, #128	@ 0x80
 8013e8e:	d00a      	beq.n	8013ea6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8013e90:	7bbb      	ldrb	r3, [r7, #14]
 8013e92:	4619      	mov	r1, r3
 8013e94:	6878      	ldr	r0, [r7, #4]
 8013e96:	f001 f9d9 	bl	801524c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8013e9a:	2180      	movs	r1, #128	@ 0x80
 8013e9c:	6878      	ldr	r0, [r7, #4]
 8013e9e:	f001 f9d5 	bl	801524c <USBD_LL_StallEP>
 8013ea2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8013ea4:	e020      	b.n	8013ee8 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8013ea6:	6839      	ldr	r1, [r7, #0]
 8013ea8:	6878      	ldr	r0, [r7, #4]
 8013eaa:	f000 fca4 	bl	80147f6 <USBD_CtlError>
              break;
 8013eae:	e01b      	b.n	8013ee8 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8013eb0:	683b      	ldr	r3, [r7, #0]
 8013eb2:	885b      	ldrh	r3, [r3, #2]
 8013eb4:	2b00      	cmp	r3, #0
 8013eb6:	d10e      	bne.n	8013ed6 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8013eb8:	7bbb      	ldrb	r3, [r7, #14]
 8013eba:	2b00      	cmp	r3, #0
 8013ebc:	d00b      	beq.n	8013ed6 <USBD_StdEPReq+0xfe>
 8013ebe:	7bbb      	ldrb	r3, [r7, #14]
 8013ec0:	2b80      	cmp	r3, #128	@ 0x80
 8013ec2:	d008      	beq.n	8013ed6 <USBD_StdEPReq+0xfe>
 8013ec4:	683b      	ldr	r3, [r7, #0]
 8013ec6:	88db      	ldrh	r3, [r3, #6]
 8013ec8:	2b00      	cmp	r3, #0
 8013eca:	d104      	bne.n	8013ed6 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8013ecc:	7bbb      	ldrb	r3, [r7, #14]
 8013ece:	4619      	mov	r1, r3
 8013ed0:	6878      	ldr	r0, [r7, #4]
 8013ed2:	f001 f9bb 	bl	801524c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8013ed6:	6878      	ldr	r0, [r7, #4]
 8013ed8:	f000 fd64 	bl	80149a4 <USBD_CtlSendStatus>

              break;
 8013edc:	e004      	b.n	8013ee8 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8013ede:	6839      	ldr	r1, [r7, #0]
 8013ee0:	6878      	ldr	r0, [r7, #4]
 8013ee2:	f000 fc88 	bl	80147f6 <USBD_CtlError>
              break;
 8013ee6:	bf00      	nop
          }
          break;
 8013ee8:	e107      	b.n	80140fa <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8013eea:	687b      	ldr	r3, [r7, #4]
 8013eec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013ef0:	b2db      	uxtb	r3, r3
 8013ef2:	2b02      	cmp	r3, #2
 8013ef4:	d002      	beq.n	8013efc <USBD_StdEPReq+0x124>
 8013ef6:	2b03      	cmp	r3, #3
 8013ef8:	d016      	beq.n	8013f28 <USBD_StdEPReq+0x150>
 8013efa:	e04b      	b.n	8013f94 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8013efc:	7bbb      	ldrb	r3, [r7, #14]
 8013efe:	2b00      	cmp	r3, #0
 8013f00:	d00d      	beq.n	8013f1e <USBD_StdEPReq+0x146>
 8013f02:	7bbb      	ldrb	r3, [r7, #14]
 8013f04:	2b80      	cmp	r3, #128	@ 0x80
 8013f06:	d00a      	beq.n	8013f1e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8013f08:	7bbb      	ldrb	r3, [r7, #14]
 8013f0a:	4619      	mov	r1, r3
 8013f0c:	6878      	ldr	r0, [r7, #4]
 8013f0e:	f001 f99d 	bl	801524c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8013f12:	2180      	movs	r1, #128	@ 0x80
 8013f14:	6878      	ldr	r0, [r7, #4]
 8013f16:	f001 f999 	bl	801524c <USBD_LL_StallEP>
 8013f1a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8013f1c:	e040      	b.n	8013fa0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8013f1e:	6839      	ldr	r1, [r7, #0]
 8013f20:	6878      	ldr	r0, [r7, #4]
 8013f22:	f000 fc68 	bl	80147f6 <USBD_CtlError>
              break;
 8013f26:	e03b      	b.n	8013fa0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8013f28:	683b      	ldr	r3, [r7, #0]
 8013f2a:	885b      	ldrh	r3, [r3, #2]
 8013f2c:	2b00      	cmp	r3, #0
 8013f2e:	d136      	bne.n	8013f9e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8013f30:	7bbb      	ldrb	r3, [r7, #14]
 8013f32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013f36:	2b00      	cmp	r3, #0
 8013f38:	d004      	beq.n	8013f44 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8013f3a:	7bbb      	ldrb	r3, [r7, #14]
 8013f3c:	4619      	mov	r1, r3
 8013f3e:	6878      	ldr	r0, [r7, #4]
 8013f40:	f001 f9a3 	bl	801528a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8013f44:	6878      	ldr	r0, [r7, #4]
 8013f46:	f000 fd2d 	bl	80149a4 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8013f4a:	7bbb      	ldrb	r3, [r7, #14]
 8013f4c:	4619      	mov	r1, r3
 8013f4e:	6878      	ldr	r0, [r7, #4]
 8013f50:	f7ff fde4 	bl	8013b1c <USBD_CoreFindEP>
 8013f54:	4603      	mov	r3, r0
 8013f56:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8013f58:	7b7b      	ldrb	r3, [r7, #13]
 8013f5a:	2bff      	cmp	r3, #255	@ 0xff
 8013f5c:	d01f      	beq.n	8013f9e <USBD_StdEPReq+0x1c6>
 8013f5e:	7b7b      	ldrb	r3, [r7, #13]
 8013f60:	2b00      	cmp	r3, #0
 8013f62:	d11c      	bne.n	8013f9e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8013f64:	7b7a      	ldrb	r2, [r7, #13]
 8013f66:	687b      	ldr	r3, [r7, #4]
 8013f68:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8013f6c:	7b7a      	ldrb	r2, [r7, #13]
 8013f6e:	687b      	ldr	r3, [r7, #4]
 8013f70:	32ae      	adds	r2, #174	@ 0xae
 8013f72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013f76:	689b      	ldr	r3, [r3, #8]
 8013f78:	2b00      	cmp	r3, #0
 8013f7a:	d010      	beq.n	8013f9e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8013f7c:	7b7a      	ldrb	r2, [r7, #13]
 8013f7e:	687b      	ldr	r3, [r7, #4]
 8013f80:	32ae      	adds	r2, #174	@ 0xae
 8013f82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013f86:	689b      	ldr	r3, [r3, #8]
 8013f88:	6839      	ldr	r1, [r7, #0]
 8013f8a:	6878      	ldr	r0, [r7, #4]
 8013f8c:	4798      	blx	r3
 8013f8e:	4603      	mov	r3, r0
 8013f90:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8013f92:	e004      	b.n	8013f9e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8013f94:	6839      	ldr	r1, [r7, #0]
 8013f96:	6878      	ldr	r0, [r7, #4]
 8013f98:	f000 fc2d 	bl	80147f6 <USBD_CtlError>
              break;
 8013f9c:	e000      	b.n	8013fa0 <USBD_StdEPReq+0x1c8>
              break;
 8013f9e:	bf00      	nop
          }
          break;
 8013fa0:	e0ab      	b.n	80140fa <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8013fa2:	687b      	ldr	r3, [r7, #4]
 8013fa4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013fa8:	b2db      	uxtb	r3, r3
 8013faa:	2b02      	cmp	r3, #2
 8013fac:	d002      	beq.n	8013fb4 <USBD_StdEPReq+0x1dc>
 8013fae:	2b03      	cmp	r3, #3
 8013fb0:	d032      	beq.n	8014018 <USBD_StdEPReq+0x240>
 8013fb2:	e097      	b.n	80140e4 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8013fb4:	7bbb      	ldrb	r3, [r7, #14]
 8013fb6:	2b00      	cmp	r3, #0
 8013fb8:	d007      	beq.n	8013fca <USBD_StdEPReq+0x1f2>
 8013fba:	7bbb      	ldrb	r3, [r7, #14]
 8013fbc:	2b80      	cmp	r3, #128	@ 0x80
 8013fbe:	d004      	beq.n	8013fca <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8013fc0:	6839      	ldr	r1, [r7, #0]
 8013fc2:	6878      	ldr	r0, [r7, #4]
 8013fc4:	f000 fc17 	bl	80147f6 <USBD_CtlError>
                break;
 8013fc8:	e091      	b.n	80140ee <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013fca:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013fce:	2b00      	cmp	r3, #0
 8013fd0:	da0b      	bge.n	8013fea <USBD_StdEPReq+0x212>
 8013fd2:	7bbb      	ldrb	r3, [r7, #14]
 8013fd4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8013fd8:	4613      	mov	r3, r2
 8013fda:	009b      	lsls	r3, r3, #2
 8013fdc:	4413      	add	r3, r2
 8013fde:	009b      	lsls	r3, r3, #2
 8013fe0:	3310      	adds	r3, #16
 8013fe2:	687a      	ldr	r2, [r7, #4]
 8013fe4:	4413      	add	r3, r2
 8013fe6:	3304      	adds	r3, #4
 8013fe8:	e00b      	b.n	8014002 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8013fea:	7bbb      	ldrb	r3, [r7, #14]
 8013fec:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013ff0:	4613      	mov	r3, r2
 8013ff2:	009b      	lsls	r3, r3, #2
 8013ff4:	4413      	add	r3, r2
 8013ff6:	009b      	lsls	r3, r3, #2
 8013ff8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8013ffc:	687a      	ldr	r2, [r7, #4]
 8013ffe:	4413      	add	r3, r2
 8014000:	3304      	adds	r3, #4
 8014002:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8014004:	68bb      	ldr	r3, [r7, #8]
 8014006:	2200      	movs	r2, #0
 8014008:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801400a:	68bb      	ldr	r3, [r7, #8]
 801400c:	2202      	movs	r2, #2
 801400e:	4619      	mov	r1, r3
 8014010:	6878      	ldr	r0, [r7, #4]
 8014012:	f000 fc6d 	bl	80148f0 <USBD_CtlSendData>
              break;
 8014016:	e06a      	b.n	80140ee <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8014018:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801401c:	2b00      	cmp	r3, #0
 801401e:	da11      	bge.n	8014044 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8014020:	7bbb      	ldrb	r3, [r7, #14]
 8014022:	f003 020f 	and.w	r2, r3, #15
 8014026:	6879      	ldr	r1, [r7, #4]
 8014028:	4613      	mov	r3, r2
 801402a:	009b      	lsls	r3, r3, #2
 801402c:	4413      	add	r3, r2
 801402e:	009b      	lsls	r3, r3, #2
 8014030:	440b      	add	r3, r1
 8014032:	3324      	adds	r3, #36	@ 0x24
 8014034:	881b      	ldrh	r3, [r3, #0]
 8014036:	2b00      	cmp	r3, #0
 8014038:	d117      	bne.n	801406a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 801403a:	6839      	ldr	r1, [r7, #0]
 801403c:	6878      	ldr	r0, [r7, #4]
 801403e:	f000 fbda 	bl	80147f6 <USBD_CtlError>
                  break;
 8014042:	e054      	b.n	80140ee <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8014044:	7bbb      	ldrb	r3, [r7, #14]
 8014046:	f003 020f 	and.w	r2, r3, #15
 801404a:	6879      	ldr	r1, [r7, #4]
 801404c:	4613      	mov	r3, r2
 801404e:	009b      	lsls	r3, r3, #2
 8014050:	4413      	add	r3, r2
 8014052:	009b      	lsls	r3, r3, #2
 8014054:	440b      	add	r3, r1
 8014056:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801405a:	881b      	ldrh	r3, [r3, #0]
 801405c:	2b00      	cmp	r3, #0
 801405e:	d104      	bne.n	801406a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8014060:	6839      	ldr	r1, [r7, #0]
 8014062:	6878      	ldr	r0, [r7, #4]
 8014064:	f000 fbc7 	bl	80147f6 <USBD_CtlError>
                  break;
 8014068:	e041      	b.n	80140ee <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801406a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801406e:	2b00      	cmp	r3, #0
 8014070:	da0b      	bge.n	801408a <USBD_StdEPReq+0x2b2>
 8014072:	7bbb      	ldrb	r3, [r7, #14]
 8014074:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8014078:	4613      	mov	r3, r2
 801407a:	009b      	lsls	r3, r3, #2
 801407c:	4413      	add	r3, r2
 801407e:	009b      	lsls	r3, r3, #2
 8014080:	3310      	adds	r3, #16
 8014082:	687a      	ldr	r2, [r7, #4]
 8014084:	4413      	add	r3, r2
 8014086:	3304      	adds	r3, #4
 8014088:	e00b      	b.n	80140a2 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 801408a:	7bbb      	ldrb	r3, [r7, #14]
 801408c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8014090:	4613      	mov	r3, r2
 8014092:	009b      	lsls	r3, r3, #2
 8014094:	4413      	add	r3, r2
 8014096:	009b      	lsls	r3, r3, #2
 8014098:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 801409c:	687a      	ldr	r2, [r7, #4]
 801409e:	4413      	add	r3, r2
 80140a0:	3304      	adds	r3, #4
 80140a2:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80140a4:	7bbb      	ldrb	r3, [r7, #14]
 80140a6:	2b00      	cmp	r3, #0
 80140a8:	d002      	beq.n	80140b0 <USBD_StdEPReq+0x2d8>
 80140aa:	7bbb      	ldrb	r3, [r7, #14]
 80140ac:	2b80      	cmp	r3, #128	@ 0x80
 80140ae:	d103      	bne.n	80140b8 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 80140b0:	68bb      	ldr	r3, [r7, #8]
 80140b2:	2200      	movs	r2, #0
 80140b4:	601a      	str	r2, [r3, #0]
 80140b6:	e00e      	b.n	80140d6 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80140b8:	7bbb      	ldrb	r3, [r7, #14]
 80140ba:	4619      	mov	r1, r3
 80140bc:	6878      	ldr	r0, [r7, #4]
 80140be:	f001 f903 	bl	80152c8 <USBD_LL_IsStallEP>
 80140c2:	4603      	mov	r3, r0
 80140c4:	2b00      	cmp	r3, #0
 80140c6:	d003      	beq.n	80140d0 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 80140c8:	68bb      	ldr	r3, [r7, #8]
 80140ca:	2201      	movs	r2, #1
 80140cc:	601a      	str	r2, [r3, #0]
 80140ce:	e002      	b.n	80140d6 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 80140d0:	68bb      	ldr	r3, [r7, #8]
 80140d2:	2200      	movs	r2, #0
 80140d4:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80140d6:	68bb      	ldr	r3, [r7, #8]
 80140d8:	2202      	movs	r2, #2
 80140da:	4619      	mov	r1, r3
 80140dc:	6878      	ldr	r0, [r7, #4]
 80140de:	f000 fc07 	bl	80148f0 <USBD_CtlSendData>
              break;
 80140e2:	e004      	b.n	80140ee <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 80140e4:	6839      	ldr	r1, [r7, #0]
 80140e6:	6878      	ldr	r0, [r7, #4]
 80140e8:	f000 fb85 	bl	80147f6 <USBD_CtlError>
              break;
 80140ec:	bf00      	nop
          }
          break;
 80140ee:	e004      	b.n	80140fa <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 80140f0:	6839      	ldr	r1, [r7, #0]
 80140f2:	6878      	ldr	r0, [r7, #4]
 80140f4:	f000 fb7f 	bl	80147f6 <USBD_CtlError>
          break;
 80140f8:	bf00      	nop
      }
      break;
 80140fa:	e005      	b.n	8014108 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 80140fc:	6839      	ldr	r1, [r7, #0]
 80140fe:	6878      	ldr	r0, [r7, #4]
 8014100:	f000 fb79 	bl	80147f6 <USBD_CtlError>
      break;
 8014104:	e000      	b.n	8014108 <USBD_StdEPReq+0x330>
      break;
 8014106:	bf00      	nop
  }

  return ret;
 8014108:	7bfb      	ldrb	r3, [r7, #15]
}
 801410a:	4618      	mov	r0, r3
 801410c:	3710      	adds	r7, #16
 801410e:	46bd      	mov	sp, r7
 8014110:	bd80      	pop	{r7, pc}
	...

08014114 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014114:	b580      	push	{r7, lr}
 8014116:	b084      	sub	sp, #16
 8014118:	af00      	add	r7, sp, #0
 801411a:	6078      	str	r0, [r7, #4]
 801411c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801411e:	2300      	movs	r3, #0
 8014120:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8014122:	2300      	movs	r3, #0
 8014124:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8014126:	2300      	movs	r3, #0
 8014128:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 801412a:	683b      	ldr	r3, [r7, #0]
 801412c:	885b      	ldrh	r3, [r3, #2]
 801412e:	0a1b      	lsrs	r3, r3, #8
 8014130:	b29b      	uxth	r3, r3
 8014132:	3b01      	subs	r3, #1
 8014134:	2b0e      	cmp	r3, #14
 8014136:	f200 8152 	bhi.w	80143de <USBD_GetDescriptor+0x2ca>
 801413a:	a201      	add	r2, pc, #4	@ (adr r2, 8014140 <USBD_GetDescriptor+0x2c>)
 801413c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014140:	080141b1 	.word	0x080141b1
 8014144:	080141c9 	.word	0x080141c9
 8014148:	08014209 	.word	0x08014209
 801414c:	080143df 	.word	0x080143df
 8014150:	080143df 	.word	0x080143df
 8014154:	0801437f 	.word	0x0801437f
 8014158:	080143ab 	.word	0x080143ab
 801415c:	080143df 	.word	0x080143df
 8014160:	080143df 	.word	0x080143df
 8014164:	080143df 	.word	0x080143df
 8014168:	080143df 	.word	0x080143df
 801416c:	080143df 	.word	0x080143df
 8014170:	080143df 	.word	0x080143df
 8014174:	080143df 	.word	0x080143df
 8014178:	0801417d 	.word	0x0801417d
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 801417c:	687b      	ldr	r3, [r7, #4]
 801417e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014182:	69db      	ldr	r3, [r3, #28]
 8014184:	2b00      	cmp	r3, #0
 8014186:	d00b      	beq.n	80141a0 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8014188:	687b      	ldr	r3, [r7, #4]
 801418a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801418e:	69db      	ldr	r3, [r3, #28]
 8014190:	687a      	ldr	r2, [r7, #4]
 8014192:	7c12      	ldrb	r2, [r2, #16]
 8014194:	f107 0108 	add.w	r1, r7, #8
 8014198:	4610      	mov	r0, r2
 801419a:	4798      	blx	r3
 801419c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801419e:	e126      	b.n	80143ee <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80141a0:	6839      	ldr	r1, [r7, #0]
 80141a2:	6878      	ldr	r0, [r7, #4]
 80141a4:	f000 fb27 	bl	80147f6 <USBD_CtlError>
        err++;
 80141a8:	7afb      	ldrb	r3, [r7, #11]
 80141aa:	3301      	adds	r3, #1
 80141ac:	72fb      	strb	r3, [r7, #11]
      break;
 80141ae:	e11e      	b.n	80143ee <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80141b0:	687b      	ldr	r3, [r7, #4]
 80141b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80141b6:	681b      	ldr	r3, [r3, #0]
 80141b8:	687a      	ldr	r2, [r7, #4]
 80141ba:	7c12      	ldrb	r2, [r2, #16]
 80141bc:	f107 0108 	add.w	r1, r7, #8
 80141c0:	4610      	mov	r0, r2
 80141c2:	4798      	blx	r3
 80141c4:	60f8      	str	r0, [r7, #12]
      break;
 80141c6:	e112      	b.n	80143ee <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80141c8:	687b      	ldr	r3, [r7, #4]
 80141ca:	7c1b      	ldrb	r3, [r3, #16]
 80141cc:	2b00      	cmp	r3, #0
 80141ce:	d10d      	bne.n	80141ec <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80141d0:	687b      	ldr	r3, [r7, #4]
 80141d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80141d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80141d8:	f107 0208 	add.w	r2, r7, #8
 80141dc:	4610      	mov	r0, r2
 80141de:	4798      	blx	r3
 80141e0:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80141e2:	68fb      	ldr	r3, [r7, #12]
 80141e4:	3301      	adds	r3, #1
 80141e6:	2202      	movs	r2, #2
 80141e8:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80141ea:	e100      	b.n	80143ee <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80141ec:	687b      	ldr	r3, [r7, #4]
 80141ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80141f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80141f4:	f107 0208 	add.w	r2, r7, #8
 80141f8:	4610      	mov	r0, r2
 80141fa:	4798      	blx	r3
 80141fc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80141fe:	68fb      	ldr	r3, [r7, #12]
 8014200:	3301      	adds	r3, #1
 8014202:	2202      	movs	r2, #2
 8014204:	701a      	strb	r2, [r3, #0]
      break;
 8014206:	e0f2      	b.n	80143ee <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8014208:	683b      	ldr	r3, [r7, #0]
 801420a:	885b      	ldrh	r3, [r3, #2]
 801420c:	b2db      	uxtb	r3, r3
 801420e:	2b05      	cmp	r3, #5
 8014210:	f200 80ac 	bhi.w	801436c <USBD_GetDescriptor+0x258>
 8014214:	a201      	add	r2, pc, #4	@ (adr r2, 801421c <USBD_GetDescriptor+0x108>)
 8014216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801421a:	bf00      	nop
 801421c:	08014235 	.word	0x08014235
 8014220:	08014269 	.word	0x08014269
 8014224:	0801429d 	.word	0x0801429d
 8014228:	080142d1 	.word	0x080142d1
 801422c:	08014305 	.word	0x08014305
 8014230:	08014339 	.word	0x08014339
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8014234:	687b      	ldr	r3, [r7, #4]
 8014236:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801423a:	685b      	ldr	r3, [r3, #4]
 801423c:	2b00      	cmp	r3, #0
 801423e:	d00b      	beq.n	8014258 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8014240:	687b      	ldr	r3, [r7, #4]
 8014242:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014246:	685b      	ldr	r3, [r3, #4]
 8014248:	687a      	ldr	r2, [r7, #4]
 801424a:	7c12      	ldrb	r2, [r2, #16]
 801424c:	f107 0108 	add.w	r1, r7, #8
 8014250:	4610      	mov	r0, r2
 8014252:	4798      	blx	r3
 8014254:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014256:	e091      	b.n	801437c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8014258:	6839      	ldr	r1, [r7, #0]
 801425a:	6878      	ldr	r0, [r7, #4]
 801425c:	f000 facb 	bl	80147f6 <USBD_CtlError>
            err++;
 8014260:	7afb      	ldrb	r3, [r7, #11]
 8014262:	3301      	adds	r3, #1
 8014264:	72fb      	strb	r3, [r7, #11]
          break;
 8014266:	e089      	b.n	801437c <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8014268:	687b      	ldr	r3, [r7, #4]
 801426a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801426e:	689b      	ldr	r3, [r3, #8]
 8014270:	2b00      	cmp	r3, #0
 8014272:	d00b      	beq.n	801428c <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8014274:	687b      	ldr	r3, [r7, #4]
 8014276:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801427a:	689b      	ldr	r3, [r3, #8]
 801427c:	687a      	ldr	r2, [r7, #4]
 801427e:	7c12      	ldrb	r2, [r2, #16]
 8014280:	f107 0108 	add.w	r1, r7, #8
 8014284:	4610      	mov	r0, r2
 8014286:	4798      	blx	r3
 8014288:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801428a:	e077      	b.n	801437c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801428c:	6839      	ldr	r1, [r7, #0]
 801428e:	6878      	ldr	r0, [r7, #4]
 8014290:	f000 fab1 	bl	80147f6 <USBD_CtlError>
            err++;
 8014294:	7afb      	ldrb	r3, [r7, #11]
 8014296:	3301      	adds	r3, #1
 8014298:	72fb      	strb	r3, [r7, #11]
          break;
 801429a:	e06f      	b.n	801437c <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 801429c:	687b      	ldr	r3, [r7, #4]
 801429e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80142a2:	68db      	ldr	r3, [r3, #12]
 80142a4:	2b00      	cmp	r3, #0
 80142a6:	d00b      	beq.n	80142c0 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80142a8:	687b      	ldr	r3, [r7, #4]
 80142aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80142ae:	68db      	ldr	r3, [r3, #12]
 80142b0:	687a      	ldr	r2, [r7, #4]
 80142b2:	7c12      	ldrb	r2, [r2, #16]
 80142b4:	f107 0108 	add.w	r1, r7, #8
 80142b8:	4610      	mov	r0, r2
 80142ba:	4798      	blx	r3
 80142bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80142be:	e05d      	b.n	801437c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80142c0:	6839      	ldr	r1, [r7, #0]
 80142c2:	6878      	ldr	r0, [r7, #4]
 80142c4:	f000 fa97 	bl	80147f6 <USBD_CtlError>
            err++;
 80142c8:	7afb      	ldrb	r3, [r7, #11]
 80142ca:	3301      	adds	r3, #1
 80142cc:	72fb      	strb	r3, [r7, #11]
          break;
 80142ce:	e055      	b.n	801437c <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80142d0:	687b      	ldr	r3, [r7, #4]
 80142d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80142d6:	691b      	ldr	r3, [r3, #16]
 80142d8:	2b00      	cmp	r3, #0
 80142da:	d00b      	beq.n	80142f4 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80142dc:	687b      	ldr	r3, [r7, #4]
 80142de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80142e2:	691b      	ldr	r3, [r3, #16]
 80142e4:	687a      	ldr	r2, [r7, #4]
 80142e6:	7c12      	ldrb	r2, [r2, #16]
 80142e8:	f107 0108 	add.w	r1, r7, #8
 80142ec:	4610      	mov	r0, r2
 80142ee:	4798      	blx	r3
 80142f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80142f2:	e043      	b.n	801437c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80142f4:	6839      	ldr	r1, [r7, #0]
 80142f6:	6878      	ldr	r0, [r7, #4]
 80142f8:	f000 fa7d 	bl	80147f6 <USBD_CtlError>
            err++;
 80142fc:	7afb      	ldrb	r3, [r7, #11]
 80142fe:	3301      	adds	r3, #1
 8014300:	72fb      	strb	r3, [r7, #11]
          break;
 8014302:	e03b      	b.n	801437c <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8014304:	687b      	ldr	r3, [r7, #4]
 8014306:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801430a:	695b      	ldr	r3, [r3, #20]
 801430c:	2b00      	cmp	r3, #0
 801430e:	d00b      	beq.n	8014328 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8014310:	687b      	ldr	r3, [r7, #4]
 8014312:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014316:	695b      	ldr	r3, [r3, #20]
 8014318:	687a      	ldr	r2, [r7, #4]
 801431a:	7c12      	ldrb	r2, [r2, #16]
 801431c:	f107 0108 	add.w	r1, r7, #8
 8014320:	4610      	mov	r0, r2
 8014322:	4798      	blx	r3
 8014324:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014326:	e029      	b.n	801437c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8014328:	6839      	ldr	r1, [r7, #0]
 801432a:	6878      	ldr	r0, [r7, #4]
 801432c:	f000 fa63 	bl	80147f6 <USBD_CtlError>
            err++;
 8014330:	7afb      	ldrb	r3, [r7, #11]
 8014332:	3301      	adds	r3, #1
 8014334:	72fb      	strb	r3, [r7, #11]
          break;
 8014336:	e021      	b.n	801437c <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8014338:	687b      	ldr	r3, [r7, #4]
 801433a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801433e:	699b      	ldr	r3, [r3, #24]
 8014340:	2b00      	cmp	r3, #0
 8014342:	d00b      	beq.n	801435c <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8014344:	687b      	ldr	r3, [r7, #4]
 8014346:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801434a:	699b      	ldr	r3, [r3, #24]
 801434c:	687a      	ldr	r2, [r7, #4]
 801434e:	7c12      	ldrb	r2, [r2, #16]
 8014350:	f107 0108 	add.w	r1, r7, #8
 8014354:	4610      	mov	r0, r2
 8014356:	4798      	blx	r3
 8014358:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801435a:	e00f      	b.n	801437c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801435c:	6839      	ldr	r1, [r7, #0]
 801435e:	6878      	ldr	r0, [r7, #4]
 8014360:	f000 fa49 	bl	80147f6 <USBD_CtlError>
            err++;
 8014364:	7afb      	ldrb	r3, [r7, #11]
 8014366:	3301      	adds	r3, #1
 8014368:	72fb      	strb	r3, [r7, #11]
          break;
 801436a:	e007      	b.n	801437c <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 801436c:	6839      	ldr	r1, [r7, #0]
 801436e:	6878      	ldr	r0, [r7, #4]
 8014370:	f000 fa41 	bl	80147f6 <USBD_CtlError>
          err++;
 8014374:	7afb      	ldrb	r3, [r7, #11]
 8014376:	3301      	adds	r3, #1
 8014378:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 801437a:	bf00      	nop
      }
      break;
 801437c:	e037      	b.n	80143ee <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801437e:	687b      	ldr	r3, [r7, #4]
 8014380:	7c1b      	ldrb	r3, [r3, #16]
 8014382:	2b00      	cmp	r3, #0
 8014384:	d109      	bne.n	801439a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8014386:	687b      	ldr	r3, [r7, #4]
 8014388:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801438c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801438e:	f107 0208 	add.w	r2, r7, #8
 8014392:	4610      	mov	r0, r2
 8014394:	4798      	blx	r3
 8014396:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8014398:	e029      	b.n	80143ee <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801439a:	6839      	ldr	r1, [r7, #0]
 801439c:	6878      	ldr	r0, [r7, #4]
 801439e:	f000 fa2a 	bl	80147f6 <USBD_CtlError>
        err++;
 80143a2:	7afb      	ldrb	r3, [r7, #11]
 80143a4:	3301      	adds	r3, #1
 80143a6:	72fb      	strb	r3, [r7, #11]
      break;
 80143a8:	e021      	b.n	80143ee <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80143aa:	687b      	ldr	r3, [r7, #4]
 80143ac:	7c1b      	ldrb	r3, [r3, #16]
 80143ae:	2b00      	cmp	r3, #0
 80143b0:	d10d      	bne.n	80143ce <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80143b2:	687b      	ldr	r3, [r7, #4]
 80143b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80143b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80143ba:	f107 0208 	add.w	r2, r7, #8
 80143be:	4610      	mov	r0, r2
 80143c0:	4798      	blx	r3
 80143c2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80143c4:	68fb      	ldr	r3, [r7, #12]
 80143c6:	3301      	adds	r3, #1
 80143c8:	2207      	movs	r2, #7
 80143ca:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80143cc:	e00f      	b.n	80143ee <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80143ce:	6839      	ldr	r1, [r7, #0]
 80143d0:	6878      	ldr	r0, [r7, #4]
 80143d2:	f000 fa10 	bl	80147f6 <USBD_CtlError>
        err++;
 80143d6:	7afb      	ldrb	r3, [r7, #11]
 80143d8:	3301      	adds	r3, #1
 80143da:	72fb      	strb	r3, [r7, #11]
      break;
 80143dc:	e007      	b.n	80143ee <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80143de:	6839      	ldr	r1, [r7, #0]
 80143e0:	6878      	ldr	r0, [r7, #4]
 80143e2:	f000 fa08 	bl	80147f6 <USBD_CtlError>
      err++;
 80143e6:	7afb      	ldrb	r3, [r7, #11]
 80143e8:	3301      	adds	r3, #1
 80143ea:	72fb      	strb	r3, [r7, #11]
      break;
 80143ec:	bf00      	nop
  }

  if (err != 0U)
 80143ee:	7afb      	ldrb	r3, [r7, #11]
 80143f0:	2b00      	cmp	r3, #0
 80143f2:	d11e      	bne.n	8014432 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80143f4:	683b      	ldr	r3, [r7, #0]
 80143f6:	88db      	ldrh	r3, [r3, #6]
 80143f8:	2b00      	cmp	r3, #0
 80143fa:	d016      	beq.n	801442a <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80143fc:	893b      	ldrh	r3, [r7, #8]
 80143fe:	2b00      	cmp	r3, #0
 8014400:	d00e      	beq.n	8014420 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8014402:	683b      	ldr	r3, [r7, #0]
 8014404:	88da      	ldrh	r2, [r3, #6]
 8014406:	893b      	ldrh	r3, [r7, #8]
 8014408:	4293      	cmp	r3, r2
 801440a:	bf28      	it	cs
 801440c:	4613      	movcs	r3, r2
 801440e:	b29b      	uxth	r3, r3
 8014410:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8014412:	893b      	ldrh	r3, [r7, #8]
 8014414:	461a      	mov	r2, r3
 8014416:	68f9      	ldr	r1, [r7, #12]
 8014418:	6878      	ldr	r0, [r7, #4]
 801441a:	f000 fa69 	bl	80148f0 <USBD_CtlSendData>
 801441e:	e009      	b.n	8014434 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8014420:	6839      	ldr	r1, [r7, #0]
 8014422:	6878      	ldr	r0, [r7, #4]
 8014424:	f000 f9e7 	bl	80147f6 <USBD_CtlError>
 8014428:	e004      	b.n	8014434 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 801442a:	6878      	ldr	r0, [r7, #4]
 801442c:	f000 faba 	bl	80149a4 <USBD_CtlSendStatus>
 8014430:	e000      	b.n	8014434 <USBD_GetDescriptor+0x320>
    return;
 8014432:	bf00      	nop
  }
}
 8014434:	3710      	adds	r7, #16
 8014436:	46bd      	mov	sp, r7
 8014438:	bd80      	pop	{r7, pc}
 801443a:	bf00      	nop

0801443c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801443c:	b580      	push	{r7, lr}
 801443e:	b084      	sub	sp, #16
 8014440:	af00      	add	r7, sp, #0
 8014442:	6078      	str	r0, [r7, #4]
 8014444:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8014446:	683b      	ldr	r3, [r7, #0]
 8014448:	889b      	ldrh	r3, [r3, #4]
 801444a:	2b00      	cmp	r3, #0
 801444c:	d131      	bne.n	80144b2 <USBD_SetAddress+0x76>
 801444e:	683b      	ldr	r3, [r7, #0]
 8014450:	88db      	ldrh	r3, [r3, #6]
 8014452:	2b00      	cmp	r3, #0
 8014454:	d12d      	bne.n	80144b2 <USBD_SetAddress+0x76>
 8014456:	683b      	ldr	r3, [r7, #0]
 8014458:	885b      	ldrh	r3, [r3, #2]
 801445a:	2b7f      	cmp	r3, #127	@ 0x7f
 801445c:	d829      	bhi.n	80144b2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 801445e:	683b      	ldr	r3, [r7, #0]
 8014460:	885b      	ldrh	r3, [r3, #2]
 8014462:	b2db      	uxtb	r3, r3
 8014464:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8014468:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801446a:	687b      	ldr	r3, [r7, #4]
 801446c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014470:	b2db      	uxtb	r3, r3
 8014472:	2b03      	cmp	r3, #3
 8014474:	d104      	bne.n	8014480 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8014476:	6839      	ldr	r1, [r7, #0]
 8014478:	6878      	ldr	r0, [r7, #4]
 801447a:	f000 f9bc 	bl	80147f6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801447e:	e01d      	b.n	80144bc <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8014480:	687b      	ldr	r3, [r7, #4]
 8014482:	7bfa      	ldrb	r2, [r7, #15]
 8014484:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8014488:	7bfb      	ldrb	r3, [r7, #15]
 801448a:	4619      	mov	r1, r3
 801448c:	6878      	ldr	r0, [r7, #4]
 801448e:	f000 ff47 	bl	8015320 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8014492:	6878      	ldr	r0, [r7, #4]
 8014494:	f000 fa86 	bl	80149a4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8014498:	7bfb      	ldrb	r3, [r7, #15]
 801449a:	2b00      	cmp	r3, #0
 801449c:	d004      	beq.n	80144a8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801449e:	687b      	ldr	r3, [r7, #4]
 80144a0:	2202      	movs	r2, #2
 80144a2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80144a6:	e009      	b.n	80144bc <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80144a8:	687b      	ldr	r3, [r7, #4]
 80144aa:	2201      	movs	r2, #1
 80144ac:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80144b0:	e004      	b.n	80144bc <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80144b2:	6839      	ldr	r1, [r7, #0]
 80144b4:	6878      	ldr	r0, [r7, #4]
 80144b6:	f000 f99e 	bl	80147f6 <USBD_CtlError>
  }
}
 80144ba:	bf00      	nop
 80144bc:	bf00      	nop
 80144be:	3710      	adds	r7, #16
 80144c0:	46bd      	mov	sp, r7
 80144c2:	bd80      	pop	{r7, pc}

080144c4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80144c4:	b580      	push	{r7, lr}
 80144c6:	b084      	sub	sp, #16
 80144c8:	af00      	add	r7, sp, #0
 80144ca:	6078      	str	r0, [r7, #4]
 80144cc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80144ce:	2300      	movs	r3, #0
 80144d0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80144d2:	683b      	ldr	r3, [r7, #0]
 80144d4:	885b      	ldrh	r3, [r3, #2]
 80144d6:	b2da      	uxtb	r2, r3
 80144d8:	4b4e      	ldr	r3, [pc, #312]	@ (8014614 <USBD_SetConfig+0x150>)
 80144da:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80144dc:	4b4d      	ldr	r3, [pc, #308]	@ (8014614 <USBD_SetConfig+0x150>)
 80144de:	781b      	ldrb	r3, [r3, #0]
 80144e0:	2b01      	cmp	r3, #1
 80144e2:	d905      	bls.n	80144f0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80144e4:	6839      	ldr	r1, [r7, #0]
 80144e6:	6878      	ldr	r0, [r7, #4]
 80144e8:	f000 f985 	bl	80147f6 <USBD_CtlError>
    return USBD_FAIL;
 80144ec:	2303      	movs	r3, #3
 80144ee:	e08c      	b.n	801460a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80144f0:	687b      	ldr	r3, [r7, #4]
 80144f2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80144f6:	b2db      	uxtb	r3, r3
 80144f8:	2b02      	cmp	r3, #2
 80144fa:	d002      	beq.n	8014502 <USBD_SetConfig+0x3e>
 80144fc:	2b03      	cmp	r3, #3
 80144fe:	d029      	beq.n	8014554 <USBD_SetConfig+0x90>
 8014500:	e075      	b.n	80145ee <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8014502:	4b44      	ldr	r3, [pc, #272]	@ (8014614 <USBD_SetConfig+0x150>)
 8014504:	781b      	ldrb	r3, [r3, #0]
 8014506:	2b00      	cmp	r3, #0
 8014508:	d020      	beq.n	801454c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 801450a:	4b42      	ldr	r3, [pc, #264]	@ (8014614 <USBD_SetConfig+0x150>)
 801450c:	781b      	ldrb	r3, [r3, #0]
 801450e:	461a      	mov	r2, r3
 8014510:	687b      	ldr	r3, [r7, #4]
 8014512:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8014514:	4b3f      	ldr	r3, [pc, #252]	@ (8014614 <USBD_SetConfig+0x150>)
 8014516:	781b      	ldrb	r3, [r3, #0]
 8014518:	4619      	mov	r1, r3
 801451a:	6878      	ldr	r0, [r7, #4]
 801451c:	f7fe ffb9 	bl	8013492 <USBD_SetClassConfig>
 8014520:	4603      	mov	r3, r0
 8014522:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8014524:	7bfb      	ldrb	r3, [r7, #15]
 8014526:	2b00      	cmp	r3, #0
 8014528:	d008      	beq.n	801453c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 801452a:	6839      	ldr	r1, [r7, #0]
 801452c:	6878      	ldr	r0, [r7, #4]
 801452e:	f000 f962 	bl	80147f6 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8014532:	687b      	ldr	r3, [r7, #4]
 8014534:	2202      	movs	r2, #2
 8014536:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801453a:	e065      	b.n	8014608 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 801453c:	6878      	ldr	r0, [r7, #4]
 801453e:	f000 fa31 	bl	80149a4 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8014542:	687b      	ldr	r3, [r7, #4]
 8014544:	2203      	movs	r2, #3
 8014546:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 801454a:	e05d      	b.n	8014608 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 801454c:	6878      	ldr	r0, [r7, #4]
 801454e:	f000 fa29 	bl	80149a4 <USBD_CtlSendStatus>
      break;
 8014552:	e059      	b.n	8014608 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8014554:	4b2f      	ldr	r3, [pc, #188]	@ (8014614 <USBD_SetConfig+0x150>)
 8014556:	781b      	ldrb	r3, [r3, #0]
 8014558:	2b00      	cmp	r3, #0
 801455a:	d112      	bne.n	8014582 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801455c:	687b      	ldr	r3, [r7, #4]
 801455e:	2202      	movs	r2, #2
 8014560:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8014564:	4b2b      	ldr	r3, [pc, #172]	@ (8014614 <USBD_SetConfig+0x150>)
 8014566:	781b      	ldrb	r3, [r3, #0]
 8014568:	461a      	mov	r2, r3
 801456a:	687b      	ldr	r3, [r7, #4]
 801456c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 801456e:	4b29      	ldr	r3, [pc, #164]	@ (8014614 <USBD_SetConfig+0x150>)
 8014570:	781b      	ldrb	r3, [r3, #0]
 8014572:	4619      	mov	r1, r3
 8014574:	6878      	ldr	r0, [r7, #4]
 8014576:	f7fe ffa8 	bl	80134ca <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 801457a:	6878      	ldr	r0, [r7, #4]
 801457c:	f000 fa12 	bl	80149a4 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8014580:	e042      	b.n	8014608 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8014582:	4b24      	ldr	r3, [pc, #144]	@ (8014614 <USBD_SetConfig+0x150>)
 8014584:	781b      	ldrb	r3, [r3, #0]
 8014586:	461a      	mov	r2, r3
 8014588:	687b      	ldr	r3, [r7, #4]
 801458a:	685b      	ldr	r3, [r3, #4]
 801458c:	429a      	cmp	r2, r3
 801458e:	d02a      	beq.n	80145e6 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8014590:	687b      	ldr	r3, [r7, #4]
 8014592:	685b      	ldr	r3, [r3, #4]
 8014594:	b2db      	uxtb	r3, r3
 8014596:	4619      	mov	r1, r3
 8014598:	6878      	ldr	r0, [r7, #4]
 801459a:	f7fe ff96 	bl	80134ca <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 801459e:	4b1d      	ldr	r3, [pc, #116]	@ (8014614 <USBD_SetConfig+0x150>)
 80145a0:	781b      	ldrb	r3, [r3, #0]
 80145a2:	461a      	mov	r2, r3
 80145a4:	687b      	ldr	r3, [r7, #4]
 80145a6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80145a8:	4b1a      	ldr	r3, [pc, #104]	@ (8014614 <USBD_SetConfig+0x150>)
 80145aa:	781b      	ldrb	r3, [r3, #0]
 80145ac:	4619      	mov	r1, r3
 80145ae:	6878      	ldr	r0, [r7, #4]
 80145b0:	f7fe ff6f 	bl	8013492 <USBD_SetClassConfig>
 80145b4:	4603      	mov	r3, r0
 80145b6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80145b8:	7bfb      	ldrb	r3, [r7, #15]
 80145ba:	2b00      	cmp	r3, #0
 80145bc:	d00f      	beq.n	80145de <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80145be:	6839      	ldr	r1, [r7, #0]
 80145c0:	6878      	ldr	r0, [r7, #4]
 80145c2:	f000 f918 	bl	80147f6 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80145c6:	687b      	ldr	r3, [r7, #4]
 80145c8:	685b      	ldr	r3, [r3, #4]
 80145ca:	b2db      	uxtb	r3, r3
 80145cc:	4619      	mov	r1, r3
 80145ce:	6878      	ldr	r0, [r7, #4]
 80145d0:	f7fe ff7b 	bl	80134ca <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80145d4:	687b      	ldr	r3, [r7, #4]
 80145d6:	2202      	movs	r2, #2
 80145d8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80145dc:	e014      	b.n	8014608 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80145de:	6878      	ldr	r0, [r7, #4]
 80145e0:	f000 f9e0 	bl	80149a4 <USBD_CtlSendStatus>
      break;
 80145e4:	e010      	b.n	8014608 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80145e6:	6878      	ldr	r0, [r7, #4]
 80145e8:	f000 f9dc 	bl	80149a4 <USBD_CtlSendStatus>
      break;
 80145ec:	e00c      	b.n	8014608 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80145ee:	6839      	ldr	r1, [r7, #0]
 80145f0:	6878      	ldr	r0, [r7, #4]
 80145f2:	f000 f900 	bl	80147f6 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80145f6:	4b07      	ldr	r3, [pc, #28]	@ (8014614 <USBD_SetConfig+0x150>)
 80145f8:	781b      	ldrb	r3, [r3, #0]
 80145fa:	4619      	mov	r1, r3
 80145fc:	6878      	ldr	r0, [r7, #4]
 80145fe:	f7fe ff64 	bl	80134ca <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8014602:	2303      	movs	r3, #3
 8014604:	73fb      	strb	r3, [r7, #15]
      break;
 8014606:	bf00      	nop
  }

  return ret;
 8014608:	7bfb      	ldrb	r3, [r7, #15]
}
 801460a:	4618      	mov	r0, r3
 801460c:	3710      	adds	r7, #16
 801460e:	46bd      	mov	sp, r7
 8014610:	bd80      	pop	{r7, pc}
 8014612:	bf00      	nop
 8014614:	2400155c 	.word	0x2400155c

08014618 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014618:	b580      	push	{r7, lr}
 801461a:	b082      	sub	sp, #8
 801461c:	af00      	add	r7, sp, #0
 801461e:	6078      	str	r0, [r7, #4]
 8014620:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8014622:	683b      	ldr	r3, [r7, #0]
 8014624:	88db      	ldrh	r3, [r3, #6]
 8014626:	2b01      	cmp	r3, #1
 8014628:	d004      	beq.n	8014634 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 801462a:	6839      	ldr	r1, [r7, #0]
 801462c:	6878      	ldr	r0, [r7, #4]
 801462e:	f000 f8e2 	bl	80147f6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8014632:	e023      	b.n	801467c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8014634:	687b      	ldr	r3, [r7, #4]
 8014636:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801463a:	b2db      	uxtb	r3, r3
 801463c:	2b02      	cmp	r3, #2
 801463e:	dc02      	bgt.n	8014646 <USBD_GetConfig+0x2e>
 8014640:	2b00      	cmp	r3, #0
 8014642:	dc03      	bgt.n	801464c <USBD_GetConfig+0x34>
 8014644:	e015      	b.n	8014672 <USBD_GetConfig+0x5a>
 8014646:	2b03      	cmp	r3, #3
 8014648:	d00b      	beq.n	8014662 <USBD_GetConfig+0x4a>
 801464a:	e012      	b.n	8014672 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 801464c:	687b      	ldr	r3, [r7, #4]
 801464e:	2200      	movs	r2, #0
 8014650:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8014652:	687b      	ldr	r3, [r7, #4]
 8014654:	3308      	adds	r3, #8
 8014656:	2201      	movs	r2, #1
 8014658:	4619      	mov	r1, r3
 801465a:	6878      	ldr	r0, [r7, #4]
 801465c:	f000 f948 	bl	80148f0 <USBD_CtlSendData>
        break;
 8014660:	e00c      	b.n	801467c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8014662:	687b      	ldr	r3, [r7, #4]
 8014664:	3304      	adds	r3, #4
 8014666:	2201      	movs	r2, #1
 8014668:	4619      	mov	r1, r3
 801466a:	6878      	ldr	r0, [r7, #4]
 801466c:	f000 f940 	bl	80148f0 <USBD_CtlSendData>
        break;
 8014670:	e004      	b.n	801467c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8014672:	6839      	ldr	r1, [r7, #0]
 8014674:	6878      	ldr	r0, [r7, #4]
 8014676:	f000 f8be 	bl	80147f6 <USBD_CtlError>
        break;
 801467a:	bf00      	nop
}
 801467c:	bf00      	nop
 801467e:	3708      	adds	r7, #8
 8014680:	46bd      	mov	sp, r7
 8014682:	bd80      	pop	{r7, pc}

08014684 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014684:	b580      	push	{r7, lr}
 8014686:	b082      	sub	sp, #8
 8014688:	af00      	add	r7, sp, #0
 801468a:	6078      	str	r0, [r7, #4]
 801468c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801468e:	687b      	ldr	r3, [r7, #4]
 8014690:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014694:	b2db      	uxtb	r3, r3
 8014696:	3b01      	subs	r3, #1
 8014698:	2b02      	cmp	r3, #2
 801469a:	d81e      	bhi.n	80146da <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 801469c:	683b      	ldr	r3, [r7, #0]
 801469e:	88db      	ldrh	r3, [r3, #6]
 80146a0:	2b02      	cmp	r3, #2
 80146a2:	d004      	beq.n	80146ae <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80146a4:	6839      	ldr	r1, [r7, #0]
 80146a6:	6878      	ldr	r0, [r7, #4]
 80146a8:	f000 f8a5 	bl	80147f6 <USBD_CtlError>
        break;
 80146ac:	e01a      	b.n	80146e4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80146ae:	687b      	ldr	r3, [r7, #4]
 80146b0:	2201      	movs	r2, #1
 80146b2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80146b4:	687b      	ldr	r3, [r7, #4]
 80146b6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80146ba:	2b00      	cmp	r3, #0
 80146bc:	d005      	beq.n	80146ca <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80146be:	687b      	ldr	r3, [r7, #4]
 80146c0:	68db      	ldr	r3, [r3, #12]
 80146c2:	f043 0202 	orr.w	r2, r3, #2
 80146c6:	687b      	ldr	r3, [r7, #4]
 80146c8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80146ca:	687b      	ldr	r3, [r7, #4]
 80146cc:	330c      	adds	r3, #12
 80146ce:	2202      	movs	r2, #2
 80146d0:	4619      	mov	r1, r3
 80146d2:	6878      	ldr	r0, [r7, #4]
 80146d4:	f000 f90c 	bl	80148f0 <USBD_CtlSendData>
      break;
 80146d8:	e004      	b.n	80146e4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80146da:	6839      	ldr	r1, [r7, #0]
 80146dc:	6878      	ldr	r0, [r7, #4]
 80146de:	f000 f88a 	bl	80147f6 <USBD_CtlError>
      break;
 80146e2:	bf00      	nop
  }
}
 80146e4:	bf00      	nop
 80146e6:	3708      	adds	r7, #8
 80146e8:	46bd      	mov	sp, r7
 80146ea:	bd80      	pop	{r7, pc}

080146ec <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80146ec:	b580      	push	{r7, lr}
 80146ee:	b082      	sub	sp, #8
 80146f0:	af00      	add	r7, sp, #0
 80146f2:	6078      	str	r0, [r7, #4]
 80146f4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80146f6:	683b      	ldr	r3, [r7, #0]
 80146f8:	885b      	ldrh	r3, [r3, #2]
 80146fa:	2b01      	cmp	r3, #1
 80146fc:	d107      	bne.n	801470e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80146fe:	687b      	ldr	r3, [r7, #4]
 8014700:	2201      	movs	r2, #1
 8014702:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8014706:	6878      	ldr	r0, [r7, #4]
 8014708:	f000 f94c 	bl	80149a4 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 801470c:	e013      	b.n	8014736 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 801470e:	683b      	ldr	r3, [r7, #0]
 8014710:	885b      	ldrh	r3, [r3, #2]
 8014712:	2b02      	cmp	r3, #2
 8014714:	d10b      	bne.n	801472e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8014716:	683b      	ldr	r3, [r7, #0]
 8014718:	889b      	ldrh	r3, [r3, #4]
 801471a:	0a1b      	lsrs	r3, r3, #8
 801471c:	b29b      	uxth	r3, r3
 801471e:	b2da      	uxtb	r2, r3
 8014720:	687b      	ldr	r3, [r7, #4]
 8014722:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8014726:	6878      	ldr	r0, [r7, #4]
 8014728:	f000 f93c 	bl	80149a4 <USBD_CtlSendStatus>
}
 801472c:	e003      	b.n	8014736 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 801472e:	6839      	ldr	r1, [r7, #0]
 8014730:	6878      	ldr	r0, [r7, #4]
 8014732:	f000 f860 	bl	80147f6 <USBD_CtlError>
}
 8014736:	bf00      	nop
 8014738:	3708      	adds	r7, #8
 801473a:	46bd      	mov	sp, r7
 801473c:	bd80      	pop	{r7, pc}

0801473e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801473e:	b580      	push	{r7, lr}
 8014740:	b082      	sub	sp, #8
 8014742:	af00      	add	r7, sp, #0
 8014744:	6078      	str	r0, [r7, #4]
 8014746:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8014748:	687b      	ldr	r3, [r7, #4]
 801474a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801474e:	b2db      	uxtb	r3, r3
 8014750:	3b01      	subs	r3, #1
 8014752:	2b02      	cmp	r3, #2
 8014754:	d80b      	bhi.n	801476e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8014756:	683b      	ldr	r3, [r7, #0]
 8014758:	885b      	ldrh	r3, [r3, #2]
 801475a:	2b01      	cmp	r3, #1
 801475c:	d10c      	bne.n	8014778 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 801475e:	687b      	ldr	r3, [r7, #4]
 8014760:	2200      	movs	r2, #0
 8014762:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8014766:	6878      	ldr	r0, [r7, #4]
 8014768:	f000 f91c 	bl	80149a4 <USBD_CtlSendStatus>
      }
      break;
 801476c:	e004      	b.n	8014778 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 801476e:	6839      	ldr	r1, [r7, #0]
 8014770:	6878      	ldr	r0, [r7, #4]
 8014772:	f000 f840 	bl	80147f6 <USBD_CtlError>
      break;
 8014776:	e000      	b.n	801477a <USBD_ClrFeature+0x3c>
      break;
 8014778:	bf00      	nop
  }
}
 801477a:	bf00      	nop
 801477c:	3708      	adds	r7, #8
 801477e:	46bd      	mov	sp, r7
 8014780:	bd80      	pop	{r7, pc}

08014782 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8014782:	b580      	push	{r7, lr}
 8014784:	b084      	sub	sp, #16
 8014786:	af00      	add	r7, sp, #0
 8014788:	6078      	str	r0, [r7, #4]
 801478a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 801478c:	683b      	ldr	r3, [r7, #0]
 801478e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8014790:	68fb      	ldr	r3, [r7, #12]
 8014792:	781a      	ldrb	r2, [r3, #0]
 8014794:	687b      	ldr	r3, [r7, #4]
 8014796:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8014798:	68fb      	ldr	r3, [r7, #12]
 801479a:	3301      	adds	r3, #1
 801479c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 801479e:	68fb      	ldr	r3, [r7, #12]
 80147a0:	781a      	ldrb	r2, [r3, #0]
 80147a2:	687b      	ldr	r3, [r7, #4]
 80147a4:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80147a6:	68fb      	ldr	r3, [r7, #12]
 80147a8:	3301      	adds	r3, #1
 80147aa:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80147ac:	68f8      	ldr	r0, [r7, #12]
 80147ae:	f7ff fa16 	bl	8013bde <SWAPBYTE>
 80147b2:	4603      	mov	r3, r0
 80147b4:	461a      	mov	r2, r3
 80147b6:	687b      	ldr	r3, [r7, #4]
 80147b8:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80147ba:	68fb      	ldr	r3, [r7, #12]
 80147bc:	3301      	adds	r3, #1
 80147be:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80147c0:	68fb      	ldr	r3, [r7, #12]
 80147c2:	3301      	adds	r3, #1
 80147c4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80147c6:	68f8      	ldr	r0, [r7, #12]
 80147c8:	f7ff fa09 	bl	8013bde <SWAPBYTE>
 80147cc:	4603      	mov	r3, r0
 80147ce:	461a      	mov	r2, r3
 80147d0:	687b      	ldr	r3, [r7, #4]
 80147d2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80147d4:	68fb      	ldr	r3, [r7, #12]
 80147d6:	3301      	adds	r3, #1
 80147d8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80147da:	68fb      	ldr	r3, [r7, #12]
 80147dc:	3301      	adds	r3, #1
 80147de:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80147e0:	68f8      	ldr	r0, [r7, #12]
 80147e2:	f7ff f9fc 	bl	8013bde <SWAPBYTE>
 80147e6:	4603      	mov	r3, r0
 80147e8:	461a      	mov	r2, r3
 80147ea:	687b      	ldr	r3, [r7, #4]
 80147ec:	80da      	strh	r2, [r3, #6]
}
 80147ee:	bf00      	nop
 80147f0:	3710      	adds	r7, #16
 80147f2:	46bd      	mov	sp, r7
 80147f4:	bd80      	pop	{r7, pc}

080147f6 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80147f6:	b580      	push	{r7, lr}
 80147f8:	b082      	sub	sp, #8
 80147fa:	af00      	add	r7, sp, #0
 80147fc:	6078      	str	r0, [r7, #4]
 80147fe:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8014800:	2180      	movs	r1, #128	@ 0x80
 8014802:	6878      	ldr	r0, [r7, #4]
 8014804:	f000 fd22 	bl	801524c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8014808:	2100      	movs	r1, #0
 801480a:	6878      	ldr	r0, [r7, #4]
 801480c:	f000 fd1e 	bl	801524c <USBD_LL_StallEP>
}
 8014810:	bf00      	nop
 8014812:	3708      	adds	r7, #8
 8014814:	46bd      	mov	sp, r7
 8014816:	bd80      	pop	{r7, pc}

08014818 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8014818:	b580      	push	{r7, lr}
 801481a:	b086      	sub	sp, #24
 801481c:	af00      	add	r7, sp, #0
 801481e:	60f8      	str	r0, [r7, #12]
 8014820:	60b9      	str	r1, [r7, #8]
 8014822:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8014824:	2300      	movs	r3, #0
 8014826:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8014828:	68fb      	ldr	r3, [r7, #12]
 801482a:	2b00      	cmp	r3, #0
 801482c:	d042      	beq.n	80148b4 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 801482e:	68fb      	ldr	r3, [r7, #12]
 8014830:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8014832:	6938      	ldr	r0, [r7, #16]
 8014834:	f000 f842 	bl	80148bc <USBD_GetLen>
 8014838:	4603      	mov	r3, r0
 801483a:	3301      	adds	r3, #1
 801483c:	005b      	lsls	r3, r3, #1
 801483e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014842:	d808      	bhi.n	8014856 <USBD_GetString+0x3e>
 8014844:	6938      	ldr	r0, [r7, #16]
 8014846:	f000 f839 	bl	80148bc <USBD_GetLen>
 801484a:	4603      	mov	r3, r0
 801484c:	3301      	adds	r3, #1
 801484e:	b29b      	uxth	r3, r3
 8014850:	005b      	lsls	r3, r3, #1
 8014852:	b29a      	uxth	r2, r3
 8014854:	e001      	b.n	801485a <USBD_GetString+0x42>
 8014856:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801485a:	687b      	ldr	r3, [r7, #4]
 801485c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 801485e:	7dfb      	ldrb	r3, [r7, #23]
 8014860:	68ba      	ldr	r2, [r7, #8]
 8014862:	4413      	add	r3, r2
 8014864:	687a      	ldr	r2, [r7, #4]
 8014866:	7812      	ldrb	r2, [r2, #0]
 8014868:	701a      	strb	r2, [r3, #0]
  idx++;
 801486a:	7dfb      	ldrb	r3, [r7, #23]
 801486c:	3301      	adds	r3, #1
 801486e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8014870:	7dfb      	ldrb	r3, [r7, #23]
 8014872:	68ba      	ldr	r2, [r7, #8]
 8014874:	4413      	add	r3, r2
 8014876:	2203      	movs	r2, #3
 8014878:	701a      	strb	r2, [r3, #0]
  idx++;
 801487a:	7dfb      	ldrb	r3, [r7, #23]
 801487c:	3301      	adds	r3, #1
 801487e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8014880:	e013      	b.n	80148aa <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8014882:	7dfb      	ldrb	r3, [r7, #23]
 8014884:	68ba      	ldr	r2, [r7, #8]
 8014886:	4413      	add	r3, r2
 8014888:	693a      	ldr	r2, [r7, #16]
 801488a:	7812      	ldrb	r2, [r2, #0]
 801488c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 801488e:	693b      	ldr	r3, [r7, #16]
 8014890:	3301      	adds	r3, #1
 8014892:	613b      	str	r3, [r7, #16]
    idx++;
 8014894:	7dfb      	ldrb	r3, [r7, #23]
 8014896:	3301      	adds	r3, #1
 8014898:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 801489a:	7dfb      	ldrb	r3, [r7, #23]
 801489c:	68ba      	ldr	r2, [r7, #8]
 801489e:	4413      	add	r3, r2
 80148a0:	2200      	movs	r2, #0
 80148a2:	701a      	strb	r2, [r3, #0]
    idx++;
 80148a4:	7dfb      	ldrb	r3, [r7, #23]
 80148a6:	3301      	adds	r3, #1
 80148a8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80148aa:	693b      	ldr	r3, [r7, #16]
 80148ac:	781b      	ldrb	r3, [r3, #0]
 80148ae:	2b00      	cmp	r3, #0
 80148b0:	d1e7      	bne.n	8014882 <USBD_GetString+0x6a>
 80148b2:	e000      	b.n	80148b6 <USBD_GetString+0x9e>
    return;
 80148b4:	bf00      	nop
  }
}
 80148b6:	3718      	adds	r7, #24
 80148b8:	46bd      	mov	sp, r7
 80148ba:	bd80      	pop	{r7, pc}

080148bc <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80148bc:	b480      	push	{r7}
 80148be:	b085      	sub	sp, #20
 80148c0:	af00      	add	r7, sp, #0
 80148c2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80148c4:	2300      	movs	r3, #0
 80148c6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80148c8:	687b      	ldr	r3, [r7, #4]
 80148ca:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80148cc:	e005      	b.n	80148da <USBD_GetLen+0x1e>
  {
    len++;
 80148ce:	7bfb      	ldrb	r3, [r7, #15]
 80148d0:	3301      	adds	r3, #1
 80148d2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80148d4:	68bb      	ldr	r3, [r7, #8]
 80148d6:	3301      	adds	r3, #1
 80148d8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80148da:	68bb      	ldr	r3, [r7, #8]
 80148dc:	781b      	ldrb	r3, [r3, #0]
 80148de:	2b00      	cmp	r3, #0
 80148e0:	d1f5      	bne.n	80148ce <USBD_GetLen+0x12>
  }

  return len;
 80148e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80148e4:	4618      	mov	r0, r3
 80148e6:	3714      	adds	r7, #20
 80148e8:	46bd      	mov	sp, r7
 80148ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80148ee:	4770      	bx	lr

080148f0 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80148f0:	b580      	push	{r7, lr}
 80148f2:	b084      	sub	sp, #16
 80148f4:	af00      	add	r7, sp, #0
 80148f6:	60f8      	str	r0, [r7, #12]
 80148f8:	60b9      	str	r1, [r7, #8]
 80148fa:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80148fc:	68fb      	ldr	r3, [r7, #12]
 80148fe:	2202      	movs	r2, #2
 8014900:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8014904:	68fb      	ldr	r3, [r7, #12]
 8014906:	687a      	ldr	r2, [r7, #4]
 8014908:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 801490a:	68fb      	ldr	r3, [r7, #12]
 801490c:	687a      	ldr	r2, [r7, #4]
 801490e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8014910:	687b      	ldr	r3, [r7, #4]
 8014912:	68ba      	ldr	r2, [r7, #8]
 8014914:	2100      	movs	r1, #0
 8014916:	68f8      	ldr	r0, [r7, #12]
 8014918:	f000 fd21 	bl	801535e <USBD_LL_Transmit>

  return USBD_OK;
 801491c:	2300      	movs	r3, #0
}
 801491e:	4618      	mov	r0, r3
 8014920:	3710      	adds	r7, #16
 8014922:	46bd      	mov	sp, r7
 8014924:	bd80      	pop	{r7, pc}

08014926 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8014926:	b580      	push	{r7, lr}
 8014928:	b084      	sub	sp, #16
 801492a:	af00      	add	r7, sp, #0
 801492c:	60f8      	str	r0, [r7, #12]
 801492e:	60b9      	str	r1, [r7, #8]
 8014930:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8014932:	687b      	ldr	r3, [r7, #4]
 8014934:	68ba      	ldr	r2, [r7, #8]
 8014936:	2100      	movs	r1, #0
 8014938:	68f8      	ldr	r0, [r7, #12]
 801493a:	f000 fd10 	bl	801535e <USBD_LL_Transmit>

  return USBD_OK;
 801493e:	2300      	movs	r3, #0
}
 8014940:	4618      	mov	r0, r3
 8014942:	3710      	adds	r7, #16
 8014944:	46bd      	mov	sp, r7
 8014946:	bd80      	pop	{r7, pc}

08014948 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8014948:	b580      	push	{r7, lr}
 801494a:	b084      	sub	sp, #16
 801494c:	af00      	add	r7, sp, #0
 801494e:	60f8      	str	r0, [r7, #12]
 8014950:	60b9      	str	r1, [r7, #8]
 8014952:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8014954:	68fb      	ldr	r3, [r7, #12]
 8014956:	2203      	movs	r2, #3
 8014958:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 801495c:	68fb      	ldr	r3, [r7, #12]
 801495e:	687a      	ldr	r2, [r7, #4]
 8014960:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8014964:	68fb      	ldr	r3, [r7, #12]
 8014966:	687a      	ldr	r2, [r7, #4]
 8014968:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801496c:	687b      	ldr	r3, [r7, #4]
 801496e:	68ba      	ldr	r2, [r7, #8]
 8014970:	2100      	movs	r1, #0
 8014972:	68f8      	ldr	r0, [r7, #12]
 8014974:	f000 fd14 	bl	80153a0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8014978:	2300      	movs	r3, #0
}
 801497a:	4618      	mov	r0, r3
 801497c:	3710      	adds	r7, #16
 801497e:	46bd      	mov	sp, r7
 8014980:	bd80      	pop	{r7, pc}

08014982 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8014982:	b580      	push	{r7, lr}
 8014984:	b084      	sub	sp, #16
 8014986:	af00      	add	r7, sp, #0
 8014988:	60f8      	str	r0, [r7, #12]
 801498a:	60b9      	str	r1, [r7, #8]
 801498c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801498e:	687b      	ldr	r3, [r7, #4]
 8014990:	68ba      	ldr	r2, [r7, #8]
 8014992:	2100      	movs	r1, #0
 8014994:	68f8      	ldr	r0, [r7, #12]
 8014996:	f000 fd03 	bl	80153a0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801499a:	2300      	movs	r3, #0
}
 801499c:	4618      	mov	r0, r3
 801499e:	3710      	adds	r7, #16
 80149a0:	46bd      	mov	sp, r7
 80149a2:	bd80      	pop	{r7, pc}

080149a4 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80149a4:	b580      	push	{r7, lr}
 80149a6:	b082      	sub	sp, #8
 80149a8:	af00      	add	r7, sp, #0
 80149aa:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80149ac:	687b      	ldr	r3, [r7, #4]
 80149ae:	2204      	movs	r2, #4
 80149b0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80149b4:	2300      	movs	r3, #0
 80149b6:	2200      	movs	r2, #0
 80149b8:	2100      	movs	r1, #0
 80149ba:	6878      	ldr	r0, [r7, #4]
 80149bc:	f000 fccf 	bl	801535e <USBD_LL_Transmit>

  return USBD_OK;
 80149c0:	2300      	movs	r3, #0
}
 80149c2:	4618      	mov	r0, r3
 80149c4:	3708      	adds	r7, #8
 80149c6:	46bd      	mov	sp, r7
 80149c8:	bd80      	pop	{r7, pc}

080149ca <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80149ca:	b580      	push	{r7, lr}
 80149cc:	b082      	sub	sp, #8
 80149ce:	af00      	add	r7, sp, #0
 80149d0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80149d2:	687b      	ldr	r3, [r7, #4]
 80149d4:	2205      	movs	r2, #5
 80149d6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80149da:	2300      	movs	r3, #0
 80149dc:	2200      	movs	r2, #0
 80149de:	2100      	movs	r1, #0
 80149e0:	6878      	ldr	r0, [r7, #4]
 80149e2:	f000 fcdd 	bl	80153a0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80149e6:	2300      	movs	r3, #0
}
 80149e8:	4618      	mov	r0, r3
 80149ea:	3708      	adds	r7, #8
 80149ec:	46bd      	mov	sp, r7
 80149ee:	bd80      	pop	{r7, pc}

080149f0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80149f0:	b580      	push	{r7, lr}
 80149f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80149f4:	2200      	movs	r2, #0
 80149f6:	4913      	ldr	r1, [pc, #76]	@ (8014a44 <MX_USB_DEVICE_Init+0x54>)
 80149f8:	4813      	ldr	r0, [pc, #76]	@ (8014a48 <MX_USB_DEVICE_Init+0x58>)
 80149fa:	f7fe fccd 	bl	8013398 <USBD_Init>
 80149fe:	4603      	mov	r3, r0
 8014a00:	2b00      	cmp	r3, #0
 8014a02:	d001      	beq.n	8014a08 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8014a04:	f7ed fdb2 	bl	800256c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8014a08:	4910      	ldr	r1, [pc, #64]	@ (8014a4c <MX_USB_DEVICE_Init+0x5c>)
 8014a0a:	480f      	ldr	r0, [pc, #60]	@ (8014a48 <MX_USB_DEVICE_Init+0x58>)
 8014a0c:	f7fe fcf4 	bl	80133f8 <USBD_RegisterClass>
 8014a10:	4603      	mov	r3, r0
 8014a12:	2b00      	cmp	r3, #0
 8014a14:	d001      	beq.n	8014a1a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8014a16:	f7ed fda9 	bl	800256c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8014a1a:	490d      	ldr	r1, [pc, #52]	@ (8014a50 <MX_USB_DEVICE_Init+0x60>)
 8014a1c:	480a      	ldr	r0, [pc, #40]	@ (8014a48 <MX_USB_DEVICE_Init+0x58>)
 8014a1e:	f7fe fbeb 	bl	80131f8 <USBD_CDC_RegisterInterface>
 8014a22:	4603      	mov	r3, r0
 8014a24:	2b00      	cmp	r3, #0
 8014a26:	d001      	beq.n	8014a2c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8014a28:	f7ed fda0 	bl	800256c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8014a2c:	4806      	ldr	r0, [pc, #24]	@ (8014a48 <MX_USB_DEVICE_Init+0x58>)
 8014a2e:	f7fe fd19 	bl	8013464 <USBD_Start>
 8014a32:	4603      	mov	r3, r0
 8014a34:	2b00      	cmp	r3, #0
 8014a36:	d001      	beq.n	8014a3c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8014a38:	f7ed fd98 	bl	800256c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 8014a3c:	f7f6 fc78 	bl	800b330 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8014a40:	bf00      	nop
 8014a42:	bd80      	pop	{r7, pc}
 8014a44:	240000f0 	.word	0x240000f0
 8014a48:	24001560 	.word	0x24001560
 8014a4c:	2400005c 	.word	0x2400005c
 8014a50:	240000dc 	.word	0x240000dc

08014a54 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8014a54:	b580      	push	{r7, lr}
 8014a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8014a58:	2200      	movs	r2, #0
 8014a5a:	4905      	ldr	r1, [pc, #20]	@ (8014a70 <CDC_Init_FS+0x1c>)
 8014a5c:	4805      	ldr	r0, [pc, #20]	@ (8014a74 <CDC_Init_FS+0x20>)
 8014a5e:	f7fe fbe5 	bl	801322c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8014a62:	4905      	ldr	r1, [pc, #20]	@ (8014a78 <CDC_Init_FS+0x24>)
 8014a64:	4803      	ldr	r0, [pc, #12]	@ (8014a74 <CDC_Init_FS+0x20>)
 8014a66:	f7fe fc03 	bl	8013270 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8014a6a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8014a6c:	4618      	mov	r0, r3
 8014a6e:	bd80      	pop	{r7, pc}
 8014a70:	2400203c 	.word	0x2400203c
 8014a74:	24001560 	.word	0x24001560
 8014a78:	2400183c 	.word	0x2400183c

08014a7c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8014a7c:	b480      	push	{r7}
 8014a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8014a80:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8014a82:	4618      	mov	r0, r3
 8014a84:	46bd      	mov	sp, r7
 8014a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a8a:	4770      	bx	lr

08014a8c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8014a8c:	b480      	push	{r7}
 8014a8e:	b083      	sub	sp, #12
 8014a90:	af00      	add	r7, sp, #0
 8014a92:	4603      	mov	r3, r0
 8014a94:	6039      	str	r1, [r7, #0]
 8014a96:	71fb      	strb	r3, [r7, #7]
 8014a98:	4613      	mov	r3, r2
 8014a9a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8014a9c:	79fb      	ldrb	r3, [r7, #7]
 8014a9e:	2b23      	cmp	r3, #35	@ 0x23
 8014aa0:	d84a      	bhi.n	8014b38 <CDC_Control_FS+0xac>
 8014aa2:	a201      	add	r2, pc, #4	@ (adr r2, 8014aa8 <CDC_Control_FS+0x1c>)
 8014aa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014aa8:	08014b39 	.word	0x08014b39
 8014aac:	08014b39 	.word	0x08014b39
 8014ab0:	08014b39 	.word	0x08014b39
 8014ab4:	08014b39 	.word	0x08014b39
 8014ab8:	08014b39 	.word	0x08014b39
 8014abc:	08014b39 	.word	0x08014b39
 8014ac0:	08014b39 	.word	0x08014b39
 8014ac4:	08014b39 	.word	0x08014b39
 8014ac8:	08014b39 	.word	0x08014b39
 8014acc:	08014b39 	.word	0x08014b39
 8014ad0:	08014b39 	.word	0x08014b39
 8014ad4:	08014b39 	.word	0x08014b39
 8014ad8:	08014b39 	.word	0x08014b39
 8014adc:	08014b39 	.word	0x08014b39
 8014ae0:	08014b39 	.word	0x08014b39
 8014ae4:	08014b39 	.word	0x08014b39
 8014ae8:	08014b39 	.word	0x08014b39
 8014aec:	08014b39 	.word	0x08014b39
 8014af0:	08014b39 	.word	0x08014b39
 8014af4:	08014b39 	.word	0x08014b39
 8014af8:	08014b39 	.word	0x08014b39
 8014afc:	08014b39 	.word	0x08014b39
 8014b00:	08014b39 	.word	0x08014b39
 8014b04:	08014b39 	.word	0x08014b39
 8014b08:	08014b39 	.word	0x08014b39
 8014b0c:	08014b39 	.word	0x08014b39
 8014b10:	08014b39 	.word	0x08014b39
 8014b14:	08014b39 	.word	0x08014b39
 8014b18:	08014b39 	.word	0x08014b39
 8014b1c:	08014b39 	.word	0x08014b39
 8014b20:	08014b39 	.word	0x08014b39
 8014b24:	08014b39 	.word	0x08014b39
 8014b28:	08014b39 	.word	0x08014b39
 8014b2c:	08014b39 	.word	0x08014b39
 8014b30:	08014b39 	.word	0x08014b39
 8014b34:	08014b39 	.word	0x08014b39
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8014b38:	bf00      	nop
  }

  return (USBD_OK);
 8014b3a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8014b3c:	4618      	mov	r0, r3
 8014b3e:	370c      	adds	r7, #12
 8014b40:	46bd      	mov	sp, r7
 8014b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b46:	4770      	bx	lr

08014b48 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8014b48:	b580      	push	{r7, lr}
 8014b4a:	b082      	sub	sp, #8
 8014b4c:	af00      	add	r7, sp, #0
 8014b4e:	6078      	str	r0, [r7, #4]
 8014b50:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8014b52:	6879      	ldr	r1, [r7, #4]
 8014b54:	4805      	ldr	r0, [pc, #20]	@ (8014b6c <CDC_Receive_FS+0x24>)
 8014b56:	f7fe fb8b 	bl	8013270 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8014b5a:	4804      	ldr	r0, [pc, #16]	@ (8014b6c <CDC_Receive_FS+0x24>)
 8014b5c:	f7fe fbe6 	bl	801332c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8014b60:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8014b62:	4618      	mov	r0, r3
 8014b64:	3708      	adds	r7, #8
 8014b66:	46bd      	mov	sp, r7
 8014b68:	bd80      	pop	{r7, pc}
 8014b6a:	bf00      	nop
 8014b6c:	24001560 	.word	0x24001560

08014b70 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8014b70:	b580      	push	{r7, lr}
 8014b72:	b084      	sub	sp, #16
 8014b74:	af00      	add	r7, sp, #0
 8014b76:	6078      	str	r0, [r7, #4]
 8014b78:	460b      	mov	r3, r1
 8014b7a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8014b7c:	2300      	movs	r3, #0
 8014b7e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8014b80:	4b0d      	ldr	r3, [pc, #52]	@ (8014bb8 <CDC_Transmit_FS+0x48>)
 8014b82:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8014b86:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8014b88:	68bb      	ldr	r3, [r7, #8]
 8014b8a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8014b8e:	2b00      	cmp	r3, #0
 8014b90:	d001      	beq.n	8014b96 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8014b92:	2301      	movs	r3, #1
 8014b94:	e00b      	b.n	8014bae <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8014b96:	887b      	ldrh	r3, [r7, #2]
 8014b98:	461a      	mov	r2, r3
 8014b9a:	6879      	ldr	r1, [r7, #4]
 8014b9c:	4806      	ldr	r0, [pc, #24]	@ (8014bb8 <CDC_Transmit_FS+0x48>)
 8014b9e:	f7fe fb45 	bl	801322c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8014ba2:	4805      	ldr	r0, [pc, #20]	@ (8014bb8 <CDC_Transmit_FS+0x48>)
 8014ba4:	f7fe fb82 	bl	80132ac <USBD_CDC_TransmitPacket>
 8014ba8:	4603      	mov	r3, r0
 8014baa:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8014bac:	7bfb      	ldrb	r3, [r7, #15]
}
 8014bae:	4618      	mov	r0, r3
 8014bb0:	3710      	adds	r7, #16
 8014bb2:	46bd      	mov	sp, r7
 8014bb4:	bd80      	pop	{r7, pc}
 8014bb6:	bf00      	nop
 8014bb8:	24001560 	.word	0x24001560

08014bbc <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8014bbc:	b480      	push	{r7}
 8014bbe:	b087      	sub	sp, #28
 8014bc0:	af00      	add	r7, sp, #0
 8014bc2:	60f8      	str	r0, [r7, #12]
 8014bc4:	60b9      	str	r1, [r7, #8]
 8014bc6:	4613      	mov	r3, r2
 8014bc8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8014bca:	2300      	movs	r3, #0
 8014bcc:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8014bce:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8014bd2:	4618      	mov	r0, r3
 8014bd4:	371c      	adds	r7, #28
 8014bd6:	46bd      	mov	sp, r7
 8014bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014bdc:	4770      	bx	lr
	...

08014be0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014be0:	b480      	push	{r7}
 8014be2:	b083      	sub	sp, #12
 8014be4:	af00      	add	r7, sp, #0
 8014be6:	4603      	mov	r3, r0
 8014be8:	6039      	str	r1, [r7, #0]
 8014bea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8014bec:	683b      	ldr	r3, [r7, #0]
 8014bee:	2212      	movs	r2, #18
 8014bf0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8014bf2:	4b03      	ldr	r3, [pc, #12]	@ (8014c00 <USBD_FS_DeviceDescriptor+0x20>)
}
 8014bf4:	4618      	mov	r0, r3
 8014bf6:	370c      	adds	r7, #12
 8014bf8:	46bd      	mov	sp, r7
 8014bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014bfe:	4770      	bx	lr
 8014c00:	24000110 	.word	0x24000110

08014c04 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014c04:	b480      	push	{r7}
 8014c06:	b083      	sub	sp, #12
 8014c08:	af00      	add	r7, sp, #0
 8014c0a:	4603      	mov	r3, r0
 8014c0c:	6039      	str	r1, [r7, #0]
 8014c0e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8014c10:	683b      	ldr	r3, [r7, #0]
 8014c12:	2204      	movs	r2, #4
 8014c14:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8014c16:	4b03      	ldr	r3, [pc, #12]	@ (8014c24 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8014c18:	4618      	mov	r0, r3
 8014c1a:	370c      	adds	r7, #12
 8014c1c:	46bd      	mov	sp, r7
 8014c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c22:	4770      	bx	lr
 8014c24:	24000124 	.word	0x24000124

08014c28 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014c28:	b580      	push	{r7, lr}
 8014c2a:	b082      	sub	sp, #8
 8014c2c:	af00      	add	r7, sp, #0
 8014c2e:	4603      	mov	r3, r0
 8014c30:	6039      	str	r1, [r7, #0]
 8014c32:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8014c34:	79fb      	ldrb	r3, [r7, #7]
 8014c36:	2b00      	cmp	r3, #0
 8014c38:	d105      	bne.n	8014c46 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8014c3a:	683a      	ldr	r2, [r7, #0]
 8014c3c:	4907      	ldr	r1, [pc, #28]	@ (8014c5c <USBD_FS_ProductStrDescriptor+0x34>)
 8014c3e:	4808      	ldr	r0, [pc, #32]	@ (8014c60 <USBD_FS_ProductStrDescriptor+0x38>)
 8014c40:	f7ff fdea 	bl	8014818 <USBD_GetString>
 8014c44:	e004      	b.n	8014c50 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8014c46:	683a      	ldr	r2, [r7, #0]
 8014c48:	4904      	ldr	r1, [pc, #16]	@ (8014c5c <USBD_FS_ProductStrDescriptor+0x34>)
 8014c4a:	4805      	ldr	r0, [pc, #20]	@ (8014c60 <USBD_FS_ProductStrDescriptor+0x38>)
 8014c4c:	f7ff fde4 	bl	8014818 <USBD_GetString>
  }
  return USBD_StrDesc;
 8014c50:	4b02      	ldr	r3, [pc, #8]	@ (8014c5c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8014c52:	4618      	mov	r0, r3
 8014c54:	3708      	adds	r7, #8
 8014c56:	46bd      	mov	sp, r7
 8014c58:	bd80      	pop	{r7, pc}
 8014c5a:	bf00      	nop
 8014c5c:	2400283c 	.word	0x2400283c
 8014c60:	08016afc 	.word	0x08016afc

08014c64 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014c64:	b580      	push	{r7, lr}
 8014c66:	b082      	sub	sp, #8
 8014c68:	af00      	add	r7, sp, #0
 8014c6a:	4603      	mov	r3, r0
 8014c6c:	6039      	str	r1, [r7, #0]
 8014c6e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8014c70:	683a      	ldr	r2, [r7, #0]
 8014c72:	4904      	ldr	r1, [pc, #16]	@ (8014c84 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8014c74:	4804      	ldr	r0, [pc, #16]	@ (8014c88 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8014c76:	f7ff fdcf 	bl	8014818 <USBD_GetString>
  return USBD_StrDesc;
 8014c7a:	4b02      	ldr	r3, [pc, #8]	@ (8014c84 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8014c7c:	4618      	mov	r0, r3
 8014c7e:	3708      	adds	r7, #8
 8014c80:	46bd      	mov	sp, r7
 8014c82:	bd80      	pop	{r7, pc}
 8014c84:	2400283c 	.word	0x2400283c
 8014c88:	08016b14 	.word	0x08016b14

08014c8c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014c8c:	b580      	push	{r7, lr}
 8014c8e:	b082      	sub	sp, #8
 8014c90:	af00      	add	r7, sp, #0
 8014c92:	4603      	mov	r3, r0
 8014c94:	6039      	str	r1, [r7, #0]
 8014c96:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8014c98:	683b      	ldr	r3, [r7, #0]
 8014c9a:	221a      	movs	r2, #26
 8014c9c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8014c9e:	f000 f843 	bl	8014d28 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8014ca2:	4b02      	ldr	r3, [pc, #8]	@ (8014cac <USBD_FS_SerialStrDescriptor+0x20>)
}
 8014ca4:	4618      	mov	r0, r3
 8014ca6:	3708      	adds	r7, #8
 8014ca8:	46bd      	mov	sp, r7
 8014caa:	bd80      	pop	{r7, pc}
 8014cac:	24000128 	.word	0x24000128

08014cb0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014cb0:	b580      	push	{r7, lr}
 8014cb2:	b082      	sub	sp, #8
 8014cb4:	af00      	add	r7, sp, #0
 8014cb6:	4603      	mov	r3, r0
 8014cb8:	6039      	str	r1, [r7, #0]
 8014cba:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8014cbc:	79fb      	ldrb	r3, [r7, #7]
 8014cbe:	2b00      	cmp	r3, #0
 8014cc0:	d105      	bne.n	8014cce <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8014cc2:	683a      	ldr	r2, [r7, #0]
 8014cc4:	4907      	ldr	r1, [pc, #28]	@ (8014ce4 <USBD_FS_ConfigStrDescriptor+0x34>)
 8014cc6:	4808      	ldr	r0, [pc, #32]	@ (8014ce8 <USBD_FS_ConfigStrDescriptor+0x38>)
 8014cc8:	f7ff fda6 	bl	8014818 <USBD_GetString>
 8014ccc:	e004      	b.n	8014cd8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8014cce:	683a      	ldr	r2, [r7, #0]
 8014cd0:	4904      	ldr	r1, [pc, #16]	@ (8014ce4 <USBD_FS_ConfigStrDescriptor+0x34>)
 8014cd2:	4805      	ldr	r0, [pc, #20]	@ (8014ce8 <USBD_FS_ConfigStrDescriptor+0x38>)
 8014cd4:	f7ff fda0 	bl	8014818 <USBD_GetString>
  }
  return USBD_StrDesc;
 8014cd8:	4b02      	ldr	r3, [pc, #8]	@ (8014ce4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8014cda:	4618      	mov	r0, r3
 8014cdc:	3708      	adds	r7, #8
 8014cde:	46bd      	mov	sp, r7
 8014ce0:	bd80      	pop	{r7, pc}
 8014ce2:	bf00      	nop
 8014ce4:	2400283c 	.word	0x2400283c
 8014ce8:	08016b28 	.word	0x08016b28

08014cec <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014cec:	b580      	push	{r7, lr}
 8014cee:	b082      	sub	sp, #8
 8014cf0:	af00      	add	r7, sp, #0
 8014cf2:	4603      	mov	r3, r0
 8014cf4:	6039      	str	r1, [r7, #0]
 8014cf6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8014cf8:	79fb      	ldrb	r3, [r7, #7]
 8014cfa:	2b00      	cmp	r3, #0
 8014cfc:	d105      	bne.n	8014d0a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8014cfe:	683a      	ldr	r2, [r7, #0]
 8014d00:	4907      	ldr	r1, [pc, #28]	@ (8014d20 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8014d02:	4808      	ldr	r0, [pc, #32]	@ (8014d24 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8014d04:	f7ff fd88 	bl	8014818 <USBD_GetString>
 8014d08:	e004      	b.n	8014d14 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8014d0a:	683a      	ldr	r2, [r7, #0]
 8014d0c:	4904      	ldr	r1, [pc, #16]	@ (8014d20 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8014d0e:	4805      	ldr	r0, [pc, #20]	@ (8014d24 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8014d10:	f7ff fd82 	bl	8014818 <USBD_GetString>
  }
  return USBD_StrDesc;
 8014d14:	4b02      	ldr	r3, [pc, #8]	@ (8014d20 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8014d16:	4618      	mov	r0, r3
 8014d18:	3708      	adds	r7, #8
 8014d1a:	46bd      	mov	sp, r7
 8014d1c:	bd80      	pop	{r7, pc}
 8014d1e:	bf00      	nop
 8014d20:	2400283c 	.word	0x2400283c
 8014d24:	08016b34 	.word	0x08016b34

08014d28 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8014d28:	b580      	push	{r7, lr}
 8014d2a:	b084      	sub	sp, #16
 8014d2c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8014d2e:	4b0f      	ldr	r3, [pc, #60]	@ (8014d6c <Get_SerialNum+0x44>)
 8014d30:	681b      	ldr	r3, [r3, #0]
 8014d32:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8014d34:	4b0e      	ldr	r3, [pc, #56]	@ (8014d70 <Get_SerialNum+0x48>)
 8014d36:	681b      	ldr	r3, [r3, #0]
 8014d38:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8014d3a:	4b0e      	ldr	r3, [pc, #56]	@ (8014d74 <Get_SerialNum+0x4c>)
 8014d3c:	681b      	ldr	r3, [r3, #0]
 8014d3e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8014d40:	68fa      	ldr	r2, [r7, #12]
 8014d42:	687b      	ldr	r3, [r7, #4]
 8014d44:	4413      	add	r3, r2
 8014d46:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8014d48:	68fb      	ldr	r3, [r7, #12]
 8014d4a:	2b00      	cmp	r3, #0
 8014d4c:	d009      	beq.n	8014d62 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8014d4e:	2208      	movs	r2, #8
 8014d50:	4909      	ldr	r1, [pc, #36]	@ (8014d78 <Get_SerialNum+0x50>)
 8014d52:	68f8      	ldr	r0, [r7, #12]
 8014d54:	f000 f814 	bl	8014d80 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8014d58:	2204      	movs	r2, #4
 8014d5a:	4908      	ldr	r1, [pc, #32]	@ (8014d7c <Get_SerialNum+0x54>)
 8014d5c:	68b8      	ldr	r0, [r7, #8]
 8014d5e:	f000 f80f 	bl	8014d80 <IntToUnicode>
  }
}
 8014d62:	bf00      	nop
 8014d64:	3710      	adds	r7, #16
 8014d66:	46bd      	mov	sp, r7
 8014d68:	bd80      	pop	{r7, pc}
 8014d6a:	bf00      	nop
 8014d6c:	1ff1e800 	.word	0x1ff1e800
 8014d70:	1ff1e804 	.word	0x1ff1e804
 8014d74:	1ff1e808 	.word	0x1ff1e808
 8014d78:	2400012a 	.word	0x2400012a
 8014d7c:	2400013a 	.word	0x2400013a

08014d80 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8014d80:	b480      	push	{r7}
 8014d82:	b087      	sub	sp, #28
 8014d84:	af00      	add	r7, sp, #0
 8014d86:	60f8      	str	r0, [r7, #12]
 8014d88:	60b9      	str	r1, [r7, #8]
 8014d8a:	4613      	mov	r3, r2
 8014d8c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8014d8e:	2300      	movs	r3, #0
 8014d90:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8014d92:	2300      	movs	r3, #0
 8014d94:	75fb      	strb	r3, [r7, #23]
 8014d96:	e027      	b.n	8014de8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8014d98:	68fb      	ldr	r3, [r7, #12]
 8014d9a:	0f1b      	lsrs	r3, r3, #28
 8014d9c:	2b09      	cmp	r3, #9
 8014d9e:	d80b      	bhi.n	8014db8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8014da0:	68fb      	ldr	r3, [r7, #12]
 8014da2:	0f1b      	lsrs	r3, r3, #28
 8014da4:	b2da      	uxtb	r2, r3
 8014da6:	7dfb      	ldrb	r3, [r7, #23]
 8014da8:	005b      	lsls	r3, r3, #1
 8014daa:	4619      	mov	r1, r3
 8014dac:	68bb      	ldr	r3, [r7, #8]
 8014dae:	440b      	add	r3, r1
 8014db0:	3230      	adds	r2, #48	@ 0x30
 8014db2:	b2d2      	uxtb	r2, r2
 8014db4:	701a      	strb	r2, [r3, #0]
 8014db6:	e00a      	b.n	8014dce <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8014db8:	68fb      	ldr	r3, [r7, #12]
 8014dba:	0f1b      	lsrs	r3, r3, #28
 8014dbc:	b2da      	uxtb	r2, r3
 8014dbe:	7dfb      	ldrb	r3, [r7, #23]
 8014dc0:	005b      	lsls	r3, r3, #1
 8014dc2:	4619      	mov	r1, r3
 8014dc4:	68bb      	ldr	r3, [r7, #8]
 8014dc6:	440b      	add	r3, r1
 8014dc8:	3237      	adds	r2, #55	@ 0x37
 8014dca:	b2d2      	uxtb	r2, r2
 8014dcc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8014dce:	68fb      	ldr	r3, [r7, #12]
 8014dd0:	011b      	lsls	r3, r3, #4
 8014dd2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8014dd4:	7dfb      	ldrb	r3, [r7, #23]
 8014dd6:	005b      	lsls	r3, r3, #1
 8014dd8:	3301      	adds	r3, #1
 8014dda:	68ba      	ldr	r2, [r7, #8]
 8014ddc:	4413      	add	r3, r2
 8014dde:	2200      	movs	r2, #0
 8014de0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8014de2:	7dfb      	ldrb	r3, [r7, #23]
 8014de4:	3301      	adds	r3, #1
 8014de6:	75fb      	strb	r3, [r7, #23]
 8014de8:	7dfa      	ldrb	r2, [r7, #23]
 8014dea:	79fb      	ldrb	r3, [r7, #7]
 8014dec:	429a      	cmp	r2, r3
 8014dee:	d3d3      	bcc.n	8014d98 <IntToUnicode+0x18>
  }
}
 8014df0:	bf00      	nop
 8014df2:	bf00      	nop
 8014df4:	371c      	adds	r7, #28
 8014df6:	46bd      	mov	sp, r7
 8014df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014dfc:	4770      	bx	lr
	...

08014e00 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8014e00:	b580      	push	{r7, lr}
 8014e02:	b0ba      	sub	sp, #232	@ 0xe8
 8014e04:	af00      	add	r7, sp, #0
 8014e06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8014e08:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8014e0c:	2200      	movs	r2, #0
 8014e0e:	601a      	str	r2, [r3, #0]
 8014e10:	605a      	str	r2, [r3, #4]
 8014e12:	609a      	str	r2, [r3, #8]
 8014e14:	60da      	str	r2, [r3, #12]
 8014e16:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8014e18:	f107 0310 	add.w	r3, r7, #16
 8014e1c:	22c0      	movs	r2, #192	@ 0xc0
 8014e1e:	2100      	movs	r1, #0
 8014e20:	4618      	mov	r0, r3
 8014e22:	f000 fc55 	bl	80156d0 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8014e26:	687b      	ldr	r3, [r7, #4]
 8014e28:	681b      	ldr	r3, [r3, #0]
 8014e2a:	4a34      	ldr	r2, [pc, #208]	@ (8014efc <HAL_PCD_MspInit+0xfc>)
 8014e2c:	4293      	cmp	r3, r2
 8014e2e:	d161      	bne.n	8014ef4 <HAL_PCD_MspInit+0xf4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8014e30:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8014e34:	f04f 0300 	mov.w	r3, #0
 8014e38:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8014e3c:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8014e40:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8014e44:	f107 0310 	add.w	r3, r7, #16
 8014e48:	4618      	mov	r0, r3
 8014e4a:	f7f7 fa67 	bl	800c31c <HAL_RCCEx_PeriphCLKConfig>
 8014e4e:	4603      	mov	r3, r0
 8014e50:	2b00      	cmp	r3, #0
 8014e52:	d001      	beq.n	8014e58 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8014e54:	f7ed fb8a 	bl	800256c <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8014e58:	f7f6 fa6a 	bl	800b330 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8014e5c:	4b28      	ldr	r3, [pc, #160]	@ (8014f00 <HAL_PCD_MspInit+0x100>)
 8014e5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8014e62:	4a27      	ldr	r2, [pc, #156]	@ (8014f00 <HAL_PCD_MspInit+0x100>)
 8014e64:	f043 0301 	orr.w	r3, r3, #1
 8014e68:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8014e6c:	4b24      	ldr	r3, [pc, #144]	@ (8014f00 <HAL_PCD_MspInit+0x100>)
 8014e6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8014e72:	f003 0301 	and.w	r3, r3, #1
 8014e76:	60fb      	str	r3, [r7, #12]
 8014e78:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8014e7a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8014e7e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8014e82:	2302      	movs	r3, #2
 8014e84:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014e88:	2300      	movs	r3, #0
 8014e8a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8014e8e:	2302      	movs	r3, #2
 8014e90:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8014e94:	230a      	movs	r3, #10
 8014e96:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8014e9a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8014e9e:	4619      	mov	r1, r3
 8014ea0:	4818      	ldr	r0, [pc, #96]	@ (8014f04 <HAL_PCD_MspInit+0x104>)
 8014ea2:	f7f3 f881 	bl	8007fa8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8014ea6:	4b16      	ldr	r3, [pc, #88]	@ (8014f00 <HAL_PCD_MspInit+0x100>)
 8014ea8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8014eac:	4a14      	ldr	r2, [pc, #80]	@ (8014f00 <HAL_PCD_MspInit+0x100>)
 8014eae:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8014eb2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8014eb6:	4b12      	ldr	r3, [pc, #72]	@ (8014f00 <HAL_PCD_MspInit+0x100>)
 8014eb8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8014ebc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8014ec0:	60bb      	str	r3, [r7, #8]
 8014ec2:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_EP1_OUT_IRQn, 5, 0);
 8014ec4:	2200      	movs	r2, #0
 8014ec6:	2105      	movs	r1, #5
 8014ec8:	2062      	movs	r0, #98	@ 0x62
 8014eca:	f7f0 f96a 	bl	80051a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_EP1_OUT_IRQn);
 8014ece:	2062      	movs	r0, #98	@ 0x62
 8014ed0:	f7f0 f981 	bl	80051d6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(OTG_FS_EP1_IN_IRQn, 5, 0);
 8014ed4:	2200      	movs	r2, #0
 8014ed6:	2105      	movs	r1, #5
 8014ed8:	2063      	movs	r0, #99	@ 0x63
 8014eda:	f7f0 f962 	bl	80051a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_EP1_IN_IRQn);
 8014ede:	2063      	movs	r0, #99	@ 0x63
 8014ee0:	f7f0 f979 	bl	80051d6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8014ee4:	2200      	movs	r2, #0
 8014ee6:	2105      	movs	r1, #5
 8014ee8:	2065      	movs	r0, #101	@ 0x65
 8014eea:	f7f0 f95a 	bl	80051a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8014eee:	2065      	movs	r0, #101	@ 0x65
 8014ef0:	f7f0 f971 	bl	80051d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8014ef4:	bf00      	nop
 8014ef6:	37e8      	adds	r7, #232	@ 0xe8
 8014ef8:	46bd      	mov	sp, r7
 8014efa:	bd80      	pop	{r7, pc}
 8014efc:	40080000 	.word	0x40080000
 8014f00:	58024400 	.word	0x58024400
 8014f04:	58020000 	.word	0x58020000

08014f08 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014f08:	b580      	push	{r7, lr}
 8014f0a:	b082      	sub	sp, #8
 8014f0c:	af00      	add	r7, sp, #0
 8014f0e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8014f10:	687b      	ldr	r3, [r7, #4]
 8014f12:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8014f16:	687b      	ldr	r3, [r7, #4]
 8014f18:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8014f1c:	4619      	mov	r1, r3
 8014f1e:	4610      	mov	r0, r2
 8014f20:	f7fe faed 	bl	80134fe <USBD_LL_SetupStage>
}
 8014f24:	bf00      	nop
 8014f26:	3708      	adds	r7, #8
 8014f28:	46bd      	mov	sp, r7
 8014f2a:	bd80      	pop	{r7, pc}

08014f2c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014f2c:	b580      	push	{r7, lr}
 8014f2e:	b082      	sub	sp, #8
 8014f30:	af00      	add	r7, sp, #0
 8014f32:	6078      	str	r0, [r7, #4]
 8014f34:	460b      	mov	r3, r1
 8014f36:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8014f38:	687b      	ldr	r3, [r7, #4]
 8014f3a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8014f3e:	78fa      	ldrb	r2, [r7, #3]
 8014f40:	6879      	ldr	r1, [r7, #4]
 8014f42:	4613      	mov	r3, r2
 8014f44:	00db      	lsls	r3, r3, #3
 8014f46:	4413      	add	r3, r2
 8014f48:	009b      	lsls	r3, r3, #2
 8014f4a:	440b      	add	r3, r1
 8014f4c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8014f50:	681a      	ldr	r2, [r3, #0]
 8014f52:	78fb      	ldrb	r3, [r7, #3]
 8014f54:	4619      	mov	r1, r3
 8014f56:	f7fe fb27 	bl	80135a8 <USBD_LL_DataOutStage>
}
 8014f5a:	bf00      	nop
 8014f5c:	3708      	adds	r7, #8
 8014f5e:	46bd      	mov	sp, r7
 8014f60:	bd80      	pop	{r7, pc}

08014f62 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014f62:	b580      	push	{r7, lr}
 8014f64:	b082      	sub	sp, #8
 8014f66:	af00      	add	r7, sp, #0
 8014f68:	6078      	str	r0, [r7, #4]
 8014f6a:	460b      	mov	r3, r1
 8014f6c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8014f6e:	687b      	ldr	r3, [r7, #4]
 8014f70:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8014f74:	78fa      	ldrb	r2, [r7, #3]
 8014f76:	6879      	ldr	r1, [r7, #4]
 8014f78:	4613      	mov	r3, r2
 8014f7a:	00db      	lsls	r3, r3, #3
 8014f7c:	4413      	add	r3, r2
 8014f7e:	009b      	lsls	r3, r3, #2
 8014f80:	440b      	add	r3, r1
 8014f82:	3320      	adds	r3, #32
 8014f84:	681a      	ldr	r2, [r3, #0]
 8014f86:	78fb      	ldrb	r3, [r7, #3]
 8014f88:	4619      	mov	r1, r3
 8014f8a:	f7fe fbc0 	bl	801370e <USBD_LL_DataInStage>
}
 8014f8e:	bf00      	nop
 8014f90:	3708      	adds	r7, #8
 8014f92:	46bd      	mov	sp, r7
 8014f94:	bd80      	pop	{r7, pc}

08014f96 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014f96:	b580      	push	{r7, lr}
 8014f98:	b082      	sub	sp, #8
 8014f9a:	af00      	add	r7, sp, #0
 8014f9c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8014f9e:	687b      	ldr	r3, [r7, #4]
 8014fa0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8014fa4:	4618      	mov	r0, r3
 8014fa6:	f7fe fcfa 	bl	801399e <USBD_LL_SOF>
}
 8014faa:	bf00      	nop
 8014fac:	3708      	adds	r7, #8
 8014fae:	46bd      	mov	sp, r7
 8014fb0:	bd80      	pop	{r7, pc}

08014fb2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014fb2:	b580      	push	{r7, lr}
 8014fb4:	b084      	sub	sp, #16
 8014fb6:	af00      	add	r7, sp, #0
 8014fb8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8014fba:	2301      	movs	r3, #1
 8014fbc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8014fbe:	687b      	ldr	r3, [r7, #4]
 8014fc0:	79db      	ldrb	r3, [r3, #7]
 8014fc2:	2b00      	cmp	r3, #0
 8014fc4:	d102      	bne.n	8014fcc <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8014fc6:	2300      	movs	r3, #0
 8014fc8:	73fb      	strb	r3, [r7, #15]
 8014fca:	e008      	b.n	8014fde <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8014fcc:	687b      	ldr	r3, [r7, #4]
 8014fce:	79db      	ldrb	r3, [r3, #7]
 8014fd0:	2b02      	cmp	r3, #2
 8014fd2:	d102      	bne.n	8014fda <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8014fd4:	2301      	movs	r3, #1
 8014fd6:	73fb      	strb	r3, [r7, #15]
 8014fd8:	e001      	b.n	8014fde <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8014fda:	f7ed fac7 	bl	800256c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8014fde:	687b      	ldr	r3, [r7, #4]
 8014fe0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8014fe4:	7bfa      	ldrb	r2, [r7, #15]
 8014fe6:	4611      	mov	r1, r2
 8014fe8:	4618      	mov	r0, r3
 8014fea:	f7fe fc94 	bl	8013916 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8014fee:	687b      	ldr	r3, [r7, #4]
 8014ff0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8014ff4:	4618      	mov	r0, r3
 8014ff6:	f7fe fc3c 	bl	8013872 <USBD_LL_Reset>
}
 8014ffa:	bf00      	nop
 8014ffc:	3710      	adds	r7, #16
 8014ffe:	46bd      	mov	sp, r7
 8015000:	bd80      	pop	{r7, pc}
	...

08015004 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015004:	b580      	push	{r7, lr}
 8015006:	b082      	sub	sp, #8
 8015008:	af00      	add	r7, sp, #0
 801500a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 801500c:	687b      	ldr	r3, [r7, #4]
 801500e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8015012:	4618      	mov	r0, r3
 8015014:	f7fe fc8f 	bl	8013936 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8015018:	687b      	ldr	r3, [r7, #4]
 801501a:	681b      	ldr	r3, [r3, #0]
 801501c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8015020:	681b      	ldr	r3, [r3, #0]
 8015022:	687a      	ldr	r2, [r7, #4]
 8015024:	6812      	ldr	r2, [r2, #0]
 8015026:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 801502a:	f043 0301 	orr.w	r3, r3, #1
 801502e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8015030:	687b      	ldr	r3, [r7, #4]
 8015032:	7adb      	ldrb	r3, [r3, #11]
 8015034:	2b00      	cmp	r3, #0
 8015036:	d005      	beq.n	8015044 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8015038:	4b04      	ldr	r3, [pc, #16]	@ (801504c <HAL_PCD_SuspendCallback+0x48>)
 801503a:	691b      	ldr	r3, [r3, #16]
 801503c:	4a03      	ldr	r2, [pc, #12]	@ (801504c <HAL_PCD_SuspendCallback+0x48>)
 801503e:	f043 0306 	orr.w	r3, r3, #6
 8015042:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8015044:	bf00      	nop
 8015046:	3708      	adds	r7, #8
 8015048:	46bd      	mov	sp, r7
 801504a:	bd80      	pop	{r7, pc}
 801504c:	e000ed00 	.word	0xe000ed00

08015050 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015050:	b580      	push	{r7, lr}
 8015052:	b082      	sub	sp, #8
 8015054:	af00      	add	r7, sp, #0
 8015056:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8015058:	687b      	ldr	r3, [r7, #4]
 801505a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801505e:	4618      	mov	r0, r3
 8015060:	f7fe fc85 	bl	801396e <USBD_LL_Resume>
}
 8015064:	bf00      	nop
 8015066:	3708      	adds	r7, #8
 8015068:	46bd      	mov	sp, r7
 801506a:	bd80      	pop	{r7, pc}

0801506c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801506c:	b580      	push	{r7, lr}
 801506e:	b082      	sub	sp, #8
 8015070:	af00      	add	r7, sp, #0
 8015072:	6078      	str	r0, [r7, #4]
 8015074:	460b      	mov	r3, r1
 8015076:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8015078:	687b      	ldr	r3, [r7, #4]
 801507a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801507e:	78fa      	ldrb	r2, [r7, #3]
 8015080:	4611      	mov	r1, r2
 8015082:	4618      	mov	r0, r3
 8015084:	f7fe fcdd 	bl	8013a42 <USBD_LL_IsoOUTIncomplete>
}
 8015088:	bf00      	nop
 801508a:	3708      	adds	r7, #8
 801508c:	46bd      	mov	sp, r7
 801508e:	bd80      	pop	{r7, pc}

08015090 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015090:	b580      	push	{r7, lr}
 8015092:	b082      	sub	sp, #8
 8015094:	af00      	add	r7, sp, #0
 8015096:	6078      	str	r0, [r7, #4]
 8015098:	460b      	mov	r3, r1
 801509a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801509c:	687b      	ldr	r3, [r7, #4]
 801509e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80150a2:	78fa      	ldrb	r2, [r7, #3]
 80150a4:	4611      	mov	r1, r2
 80150a6:	4618      	mov	r0, r3
 80150a8:	f7fe fc99 	bl	80139de <USBD_LL_IsoINIncomplete>
}
 80150ac:	bf00      	nop
 80150ae:	3708      	adds	r7, #8
 80150b0:	46bd      	mov	sp, r7
 80150b2:	bd80      	pop	{r7, pc}

080150b4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80150b4:	b580      	push	{r7, lr}
 80150b6:	b082      	sub	sp, #8
 80150b8:	af00      	add	r7, sp, #0
 80150ba:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80150bc:	687b      	ldr	r3, [r7, #4]
 80150be:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80150c2:	4618      	mov	r0, r3
 80150c4:	f7fe fcef 	bl	8013aa6 <USBD_LL_DevConnected>
}
 80150c8:	bf00      	nop
 80150ca:	3708      	adds	r7, #8
 80150cc:	46bd      	mov	sp, r7
 80150ce:	bd80      	pop	{r7, pc}

080150d0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80150d0:	b580      	push	{r7, lr}
 80150d2:	b082      	sub	sp, #8
 80150d4:	af00      	add	r7, sp, #0
 80150d6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80150d8:	687b      	ldr	r3, [r7, #4]
 80150da:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80150de:	4618      	mov	r0, r3
 80150e0:	f7fe fcec 	bl	8013abc <USBD_LL_DevDisconnected>
}
 80150e4:	bf00      	nop
 80150e6:	3708      	adds	r7, #8
 80150e8:	46bd      	mov	sp, r7
 80150ea:	bd80      	pop	{r7, pc}

080150ec <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80150ec:	b580      	push	{r7, lr}
 80150ee:	b082      	sub	sp, #8
 80150f0:	af00      	add	r7, sp, #0
 80150f2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80150f4:	687b      	ldr	r3, [r7, #4]
 80150f6:	781b      	ldrb	r3, [r3, #0]
 80150f8:	2b00      	cmp	r3, #0
 80150fa:	d13e      	bne.n	801517a <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80150fc:	4a21      	ldr	r2, [pc, #132]	@ (8015184 <USBD_LL_Init+0x98>)
 80150fe:	687b      	ldr	r3, [r7, #4]
 8015100:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8015104:	687b      	ldr	r3, [r7, #4]
 8015106:	4a1f      	ldr	r2, [pc, #124]	@ (8015184 <USBD_LL_Init+0x98>)
 8015108:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 801510c:	4b1d      	ldr	r3, [pc, #116]	@ (8015184 <USBD_LL_Init+0x98>)
 801510e:	4a1e      	ldr	r2, [pc, #120]	@ (8015188 <USBD_LL_Init+0x9c>)
 8015110:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8015112:	4b1c      	ldr	r3, [pc, #112]	@ (8015184 <USBD_LL_Init+0x98>)
 8015114:	2209      	movs	r2, #9
 8015116:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8015118:	4b1a      	ldr	r3, [pc, #104]	@ (8015184 <USBD_LL_Init+0x98>)
 801511a:	2202      	movs	r2, #2
 801511c:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 801511e:	4b19      	ldr	r3, [pc, #100]	@ (8015184 <USBD_LL_Init+0x98>)
 8015120:	2200      	movs	r2, #0
 8015122:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8015124:	4b17      	ldr	r3, [pc, #92]	@ (8015184 <USBD_LL_Init+0x98>)
 8015126:	2202      	movs	r2, #2
 8015128:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 801512a:	4b16      	ldr	r3, [pc, #88]	@ (8015184 <USBD_LL_Init+0x98>)
 801512c:	2200      	movs	r2, #0
 801512e:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8015130:	4b14      	ldr	r3, [pc, #80]	@ (8015184 <USBD_LL_Init+0x98>)
 8015132:	2200      	movs	r2, #0
 8015134:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8015136:	4b13      	ldr	r3, [pc, #76]	@ (8015184 <USBD_LL_Init+0x98>)
 8015138:	2200      	movs	r2, #0
 801513a:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 801513c:	4b11      	ldr	r3, [pc, #68]	@ (8015184 <USBD_LL_Init+0x98>)
 801513e:	2200      	movs	r2, #0
 8015140:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8015142:	4b10      	ldr	r3, [pc, #64]	@ (8015184 <USBD_LL_Init+0x98>)
 8015144:	2200      	movs	r2, #0
 8015146:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8015148:	4b0e      	ldr	r3, [pc, #56]	@ (8015184 <USBD_LL_Init+0x98>)
 801514a:	2200      	movs	r2, #0
 801514c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 801514e:	480d      	ldr	r0, [pc, #52]	@ (8015184 <USBD_LL_Init+0x98>)
 8015150:	f7f4 fe13 	bl	8009d7a <HAL_PCD_Init>
 8015154:	4603      	mov	r3, r0
 8015156:	2b00      	cmp	r3, #0
 8015158:	d001      	beq.n	801515e <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 801515a:	f7ed fa07 	bl	800256c <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 801515e:	2180      	movs	r1, #128	@ 0x80
 8015160:	4808      	ldr	r0, [pc, #32]	@ (8015184 <USBD_LL_Init+0x98>)
 8015162:	f7f6 f86a 	bl	800b23a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8015166:	2240      	movs	r2, #64	@ 0x40
 8015168:	2100      	movs	r1, #0
 801516a:	4806      	ldr	r0, [pc, #24]	@ (8015184 <USBD_LL_Init+0x98>)
 801516c:	f7f6 f81e 	bl	800b1ac <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8015170:	2280      	movs	r2, #128	@ 0x80
 8015172:	2101      	movs	r1, #1
 8015174:	4803      	ldr	r0, [pc, #12]	@ (8015184 <USBD_LL_Init+0x98>)
 8015176:	f7f6 f819 	bl	800b1ac <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 801517a:	2300      	movs	r3, #0
}
 801517c:	4618      	mov	r0, r3
 801517e:	3708      	adds	r7, #8
 8015180:	46bd      	mov	sp, r7
 8015182:	bd80      	pop	{r7, pc}
 8015184:	24002a3c 	.word	0x24002a3c
 8015188:	40080000 	.word	0x40080000

0801518c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 801518c:	b580      	push	{r7, lr}
 801518e:	b084      	sub	sp, #16
 8015190:	af00      	add	r7, sp, #0
 8015192:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015194:	2300      	movs	r3, #0
 8015196:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015198:	2300      	movs	r3, #0
 801519a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 801519c:	687b      	ldr	r3, [r7, #4]
 801519e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80151a2:	4618      	mov	r0, r3
 80151a4:	f7f4 fef5 	bl	8009f92 <HAL_PCD_Start>
 80151a8:	4603      	mov	r3, r0
 80151aa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80151ac:	7bfb      	ldrb	r3, [r7, #15]
 80151ae:	4618      	mov	r0, r3
 80151b0:	f000 f942 	bl	8015438 <USBD_Get_USB_Status>
 80151b4:	4603      	mov	r3, r0
 80151b6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80151b8:	7bbb      	ldrb	r3, [r7, #14]
}
 80151ba:	4618      	mov	r0, r3
 80151bc:	3710      	adds	r7, #16
 80151be:	46bd      	mov	sp, r7
 80151c0:	bd80      	pop	{r7, pc}

080151c2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80151c2:	b580      	push	{r7, lr}
 80151c4:	b084      	sub	sp, #16
 80151c6:	af00      	add	r7, sp, #0
 80151c8:	6078      	str	r0, [r7, #4]
 80151ca:	4608      	mov	r0, r1
 80151cc:	4611      	mov	r1, r2
 80151ce:	461a      	mov	r2, r3
 80151d0:	4603      	mov	r3, r0
 80151d2:	70fb      	strb	r3, [r7, #3]
 80151d4:	460b      	mov	r3, r1
 80151d6:	70bb      	strb	r3, [r7, #2]
 80151d8:	4613      	mov	r3, r2
 80151da:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80151dc:	2300      	movs	r3, #0
 80151de:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80151e0:	2300      	movs	r3, #0
 80151e2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80151e4:	687b      	ldr	r3, [r7, #4]
 80151e6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80151ea:	78bb      	ldrb	r3, [r7, #2]
 80151ec:	883a      	ldrh	r2, [r7, #0]
 80151ee:	78f9      	ldrb	r1, [r7, #3]
 80151f0:	f7f5 fbf6 	bl	800a9e0 <HAL_PCD_EP_Open>
 80151f4:	4603      	mov	r3, r0
 80151f6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80151f8:	7bfb      	ldrb	r3, [r7, #15]
 80151fa:	4618      	mov	r0, r3
 80151fc:	f000 f91c 	bl	8015438 <USBD_Get_USB_Status>
 8015200:	4603      	mov	r3, r0
 8015202:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015204:	7bbb      	ldrb	r3, [r7, #14]
}
 8015206:	4618      	mov	r0, r3
 8015208:	3710      	adds	r7, #16
 801520a:	46bd      	mov	sp, r7
 801520c:	bd80      	pop	{r7, pc}

0801520e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801520e:	b580      	push	{r7, lr}
 8015210:	b084      	sub	sp, #16
 8015212:	af00      	add	r7, sp, #0
 8015214:	6078      	str	r0, [r7, #4]
 8015216:	460b      	mov	r3, r1
 8015218:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801521a:	2300      	movs	r3, #0
 801521c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801521e:	2300      	movs	r3, #0
 8015220:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8015222:	687b      	ldr	r3, [r7, #4]
 8015224:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8015228:	78fa      	ldrb	r2, [r7, #3]
 801522a:	4611      	mov	r1, r2
 801522c:	4618      	mov	r0, r3
 801522e:	f7f5 fc41 	bl	800aab4 <HAL_PCD_EP_Close>
 8015232:	4603      	mov	r3, r0
 8015234:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015236:	7bfb      	ldrb	r3, [r7, #15]
 8015238:	4618      	mov	r0, r3
 801523a:	f000 f8fd 	bl	8015438 <USBD_Get_USB_Status>
 801523e:	4603      	mov	r3, r0
 8015240:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015242:	7bbb      	ldrb	r3, [r7, #14]
}
 8015244:	4618      	mov	r0, r3
 8015246:	3710      	adds	r7, #16
 8015248:	46bd      	mov	sp, r7
 801524a:	bd80      	pop	{r7, pc}

0801524c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801524c:	b580      	push	{r7, lr}
 801524e:	b084      	sub	sp, #16
 8015250:	af00      	add	r7, sp, #0
 8015252:	6078      	str	r0, [r7, #4]
 8015254:	460b      	mov	r3, r1
 8015256:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015258:	2300      	movs	r3, #0
 801525a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801525c:	2300      	movs	r3, #0
 801525e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8015260:	687b      	ldr	r3, [r7, #4]
 8015262:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8015266:	78fa      	ldrb	r2, [r7, #3]
 8015268:	4611      	mov	r1, r2
 801526a:	4618      	mov	r0, r3
 801526c:	f7f5 fcf9 	bl	800ac62 <HAL_PCD_EP_SetStall>
 8015270:	4603      	mov	r3, r0
 8015272:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015274:	7bfb      	ldrb	r3, [r7, #15]
 8015276:	4618      	mov	r0, r3
 8015278:	f000 f8de 	bl	8015438 <USBD_Get_USB_Status>
 801527c:	4603      	mov	r3, r0
 801527e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015280:	7bbb      	ldrb	r3, [r7, #14]
}
 8015282:	4618      	mov	r0, r3
 8015284:	3710      	adds	r7, #16
 8015286:	46bd      	mov	sp, r7
 8015288:	bd80      	pop	{r7, pc}

0801528a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801528a:	b580      	push	{r7, lr}
 801528c:	b084      	sub	sp, #16
 801528e:	af00      	add	r7, sp, #0
 8015290:	6078      	str	r0, [r7, #4]
 8015292:	460b      	mov	r3, r1
 8015294:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015296:	2300      	movs	r3, #0
 8015298:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801529a:	2300      	movs	r3, #0
 801529c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801529e:	687b      	ldr	r3, [r7, #4]
 80152a0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80152a4:	78fa      	ldrb	r2, [r7, #3]
 80152a6:	4611      	mov	r1, r2
 80152a8:	4618      	mov	r0, r3
 80152aa:	f7f5 fd3d 	bl	800ad28 <HAL_PCD_EP_ClrStall>
 80152ae:	4603      	mov	r3, r0
 80152b0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80152b2:	7bfb      	ldrb	r3, [r7, #15]
 80152b4:	4618      	mov	r0, r3
 80152b6:	f000 f8bf 	bl	8015438 <USBD_Get_USB_Status>
 80152ba:	4603      	mov	r3, r0
 80152bc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80152be:	7bbb      	ldrb	r3, [r7, #14]
}
 80152c0:	4618      	mov	r0, r3
 80152c2:	3710      	adds	r7, #16
 80152c4:	46bd      	mov	sp, r7
 80152c6:	bd80      	pop	{r7, pc}

080152c8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80152c8:	b480      	push	{r7}
 80152ca:	b085      	sub	sp, #20
 80152cc:	af00      	add	r7, sp, #0
 80152ce:	6078      	str	r0, [r7, #4]
 80152d0:	460b      	mov	r3, r1
 80152d2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80152d4:	687b      	ldr	r3, [r7, #4]
 80152d6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80152da:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80152dc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80152e0:	2b00      	cmp	r3, #0
 80152e2:	da0b      	bge.n	80152fc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80152e4:	78fb      	ldrb	r3, [r7, #3]
 80152e6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80152ea:	68f9      	ldr	r1, [r7, #12]
 80152ec:	4613      	mov	r3, r2
 80152ee:	00db      	lsls	r3, r3, #3
 80152f0:	4413      	add	r3, r2
 80152f2:	009b      	lsls	r3, r3, #2
 80152f4:	440b      	add	r3, r1
 80152f6:	3316      	adds	r3, #22
 80152f8:	781b      	ldrb	r3, [r3, #0]
 80152fa:	e00b      	b.n	8015314 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80152fc:	78fb      	ldrb	r3, [r7, #3]
 80152fe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8015302:	68f9      	ldr	r1, [r7, #12]
 8015304:	4613      	mov	r3, r2
 8015306:	00db      	lsls	r3, r3, #3
 8015308:	4413      	add	r3, r2
 801530a:	009b      	lsls	r3, r3, #2
 801530c:	440b      	add	r3, r1
 801530e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8015312:	781b      	ldrb	r3, [r3, #0]
  }
}
 8015314:	4618      	mov	r0, r3
 8015316:	3714      	adds	r7, #20
 8015318:	46bd      	mov	sp, r7
 801531a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801531e:	4770      	bx	lr

08015320 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8015320:	b580      	push	{r7, lr}
 8015322:	b084      	sub	sp, #16
 8015324:	af00      	add	r7, sp, #0
 8015326:	6078      	str	r0, [r7, #4]
 8015328:	460b      	mov	r3, r1
 801532a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801532c:	2300      	movs	r3, #0
 801532e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015330:	2300      	movs	r3, #0
 8015332:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8015334:	687b      	ldr	r3, [r7, #4]
 8015336:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801533a:	78fa      	ldrb	r2, [r7, #3]
 801533c:	4611      	mov	r1, r2
 801533e:	4618      	mov	r0, r3
 8015340:	f7f5 fb2a 	bl	800a998 <HAL_PCD_SetAddress>
 8015344:	4603      	mov	r3, r0
 8015346:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015348:	7bfb      	ldrb	r3, [r7, #15]
 801534a:	4618      	mov	r0, r3
 801534c:	f000 f874 	bl	8015438 <USBD_Get_USB_Status>
 8015350:	4603      	mov	r3, r0
 8015352:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015354:	7bbb      	ldrb	r3, [r7, #14]
}
 8015356:	4618      	mov	r0, r3
 8015358:	3710      	adds	r7, #16
 801535a:	46bd      	mov	sp, r7
 801535c:	bd80      	pop	{r7, pc}

0801535e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801535e:	b580      	push	{r7, lr}
 8015360:	b086      	sub	sp, #24
 8015362:	af00      	add	r7, sp, #0
 8015364:	60f8      	str	r0, [r7, #12]
 8015366:	607a      	str	r2, [r7, #4]
 8015368:	603b      	str	r3, [r7, #0]
 801536a:	460b      	mov	r3, r1
 801536c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801536e:	2300      	movs	r3, #0
 8015370:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015372:	2300      	movs	r3, #0
 8015374:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8015376:	68fb      	ldr	r3, [r7, #12]
 8015378:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801537c:	7af9      	ldrb	r1, [r7, #11]
 801537e:	683b      	ldr	r3, [r7, #0]
 8015380:	687a      	ldr	r2, [r7, #4]
 8015382:	f7f5 fc34 	bl	800abee <HAL_PCD_EP_Transmit>
 8015386:	4603      	mov	r3, r0
 8015388:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801538a:	7dfb      	ldrb	r3, [r7, #23]
 801538c:	4618      	mov	r0, r3
 801538e:	f000 f853 	bl	8015438 <USBD_Get_USB_Status>
 8015392:	4603      	mov	r3, r0
 8015394:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8015396:	7dbb      	ldrb	r3, [r7, #22]
}
 8015398:	4618      	mov	r0, r3
 801539a:	3718      	adds	r7, #24
 801539c:	46bd      	mov	sp, r7
 801539e:	bd80      	pop	{r7, pc}

080153a0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80153a0:	b580      	push	{r7, lr}
 80153a2:	b086      	sub	sp, #24
 80153a4:	af00      	add	r7, sp, #0
 80153a6:	60f8      	str	r0, [r7, #12]
 80153a8:	607a      	str	r2, [r7, #4]
 80153aa:	603b      	str	r3, [r7, #0]
 80153ac:	460b      	mov	r3, r1
 80153ae:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80153b0:	2300      	movs	r3, #0
 80153b2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80153b4:	2300      	movs	r3, #0
 80153b6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80153b8:	68fb      	ldr	r3, [r7, #12]
 80153ba:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80153be:	7af9      	ldrb	r1, [r7, #11]
 80153c0:	683b      	ldr	r3, [r7, #0]
 80153c2:	687a      	ldr	r2, [r7, #4]
 80153c4:	f7f5 fbc0 	bl	800ab48 <HAL_PCD_EP_Receive>
 80153c8:	4603      	mov	r3, r0
 80153ca:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80153cc:	7dfb      	ldrb	r3, [r7, #23]
 80153ce:	4618      	mov	r0, r3
 80153d0:	f000 f832 	bl	8015438 <USBD_Get_USB_Status>
 80153d4:	4603      	mov	r3, r0
 80153d6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80153d8:	7dbb      	ldrb	r3, [r7, #22]
}
 80153da:	4618      	mov	r0, r3
 80153dc:	3718      	adds	r7, #24
 80153de:	46bd      	mov	sp, r7
 80153e0:	bd80      	pop	{r7, pc}

080153e2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80153e2:	b580      	push	{r7, lr}
 80153e4:	b082      	sub	sp, #8
 80153e6:	af00      	add	r7, sp, #0
 80153e8:	6078      	str	r0, [r7, #4]
 80153ea:	460b      	mov	r3, r1
 80153ec:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80153ee:	687b      	ldr	r3, [r7, #4]
 80153f0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80153f4:	78fa      	ldrb	r2, [r7, #3]
 80153f6:	4611      	mov	r1, r2
 80153f8:	4618      	mov	r0, r3
 80153fa:	f7f5 fbe0 	bl	800abbe <HAL_PCD_EP_GetRxCount>
 80153fe:	4603      	mov	r3, r0
}
 8015400:	4618      	mov	r0, r3
 8015402:	3708      	adds	r7, #8
 8015404:	46bd      	mov	sp, r7
 8015406:	bd80      	pop	{r7, pc}

08015408 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8015408:	b480      	push	{r7}
 801540a:	b083      	sub	sp, #12
 801540c:	af00      	add	r7, sp, #0
 801540e:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8015410:	4b03      	ldr	r3, [pc, #12]	@ (8015420 <USBD_static_malloc+0x18>)
}
 8015412:	4618      	mov	r0, r3
 8015414:	370c      	adds	r7, #12
 8015416:	46bd      	mov	sp, r7
 8015418:	f85d 7b04 	ldr.w	r7, [sp], #4
 801541c:	4770      	bx	lr
 801541e:	bf00      	nop
 8015420:	24002f20 	.word	0x24002f20

08015424 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8015424:	b480      	push	{r7}
 8015426:	b083      	sub	sp, #12
 8015428:	af00      	add	r7, sp, #0
 801542a:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 801542c:	bf00      	nop
 801542e:	370c      	adds	r7, #12
 8015430:	46bd      	mov	sp, r7
 8015432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015436:	4770      	bx	lr

08015438 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8015438:	b480      	push	{r7}
 801543a:	b085      	sub	sp, #20
 801543c:	af00      	add	r7, sp, #0
 801543e:	4603      	mov	r3, r0
 8015440:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015442:	2300      	movs	r3, #0
 8015444:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8015446:	79fb      	ldrb	r3, [r7, #7]
 8015448:	2b03      	cmp	r3, #3
 801544a:	d817      	bhi.n	801547c <USBD_Get_USB_Status+0x44>
 801544c:	a201      	add	r2, pc, #4	@ (adr r2, 8015454 <USBD_Get_USB_Status+0x1c>)
 801544e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015452:	bf00      	nop
 8015454:	08015465 	.word	0x08015465
 8015458:	0801546b 	.word	0x0801546b
 801545c:	08015471 	.word	0x08015471
 8015460:	08015477 	.word	0x08015477
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8015464:	2300      	movs	r3, #0
 8015466:	73fb      	strb	r3, [r7, #15]
    break;
 8015468:	e00b      	b.n	8015482 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801546a:	2303      	movs	r3, #3
 801546c:	73fb      	strb	r3, [r7, #15]
    break;
 801546e:	e008      	b.n	8015482 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8015470:	2301      	movs	r3, #1
 8015472:	73fb      	strb	r3, [r7, #15]
    break;
 8015474:	e005      	b.n	8015482 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8015476:	2303      	movs	r3, #3
 8015478:	73fb      	strb	r3, [r7, #15]
    break;
 801547a:	e002      	b.n	8015482 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 801547c:	2303      	movs	r3, #3
 801547e:	73fb      	strb	r3, [r7, #15]
    break;
 8015480:	bf00      	nop
  }
  return usb_status;
 8015482:	7bfb      	ldrb	r3, [r7, #15]
}
 8015484:	4618      	mov	r0, r3
 8015486:	3714      	adds	r7, #20
 8015488:	46bd      	mov	sp, r7
 801548a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801548e:	4770      	bx	lr

08015490 <atol>:
 8015490:	220a      	movs	r2, #10
 8015492:	2100      	movs	r1, #0
 8015494:	f000 b87a 	b.w	801558c <strtol>

08015498 <_strtol_l.isra.0>:
 8015498:	2b24      	cmp	r3, #36	@ 0x24
 801549a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801549e:	4686      	mov	lr, r0
 80154a0:	4690      	mov	r8, r2
 80154a2:	d801      	bhi.n	80154a8 <_strtol_l.isra.0+0x10>
 80154a4:	2b01      	cmp	r3, #1
 80154a6:	d106      	bne.n	80154b6 <_strtol_l.isra.0+0x1e>
 80154a8:	f000 f93a 	bl	8015720 <__errno>
 80154ac:	2316      	movs	r3, #22
 80154ae:	6003      	str	r3, [r0, #0]
 80154b0:	2000      	movs	r0, #0
 80154b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80154b6:	4834      	ldr	r0, [pc, #208]	@ (8015588 <_strtol_l.isra.0+0xf0>)
 80154b8:	460d      	mov	r5, r1
 80154ba:	462a      	mov	r2, r5
 80154bc:	f815 4b01 	ldrb.w	r4, [r5], #1
 80154c0:	5d06      	ldrb	r6, [r0, r4]
 80154c2:	f016 0608 	ands.w	r6, r6, #8
 80154c6:	d1f8      	bne.n	80154ba <_strtol_l.isra.0+0x22>
 80154c8:	2c2d      	cmp	r4, #45	@ 0x2d
 80154ca:	d110      	bne.n	80154ee <_strtol_l.isra.0+0x56>
 80154cc:	782c      	ldrb	r4, [r5, #0]
 80154ce:	2601      	movs	r6, #1
 80154d0:	1c95      	adds	r5, r2, #2
 80154d2:	f033 0210 	bics.w	r2, r3, #16
 80154d6:	d115      	bne.n	8015504 <_strtol_l.isra.0+0x6c>
 80154d8:	2c30      	cmp	r4, #48	@ 0x30
 80154da:	d10d      	bne.n	80154f8 <_strtol_l.isra.0+0x60>
 80154dc:	782a      	ldrb	r2, [r5, #0]
 80154de:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80154e2:	2a58      	cmp	r2, #88	@ 0x58
 80154e4:	d108      	bne.n	80154f8 <_strtol_l.isra.0+0x60>
 80154e6:	786c      	ldrb	r4, [r5, #1]
 80154e8:	3502      	adds	r5, #2
 80154ea:	2310      	movs	r3, #16
 80154ec:	e00a      	b.n	8015504 <_strtol_l.isra.0+0x6c>
 80154ee:	2c2b      	cmp	r4, #43	@ 0x2b
 80154f0:	bf04      	itt	eq
 80154f2:	782c      	ldrbeq	r4, [r5, #0]
 80154f4:	1c95      	addeq	r5, r2, #2
 80154f6:	e7ec      	b.n	80154d2 <_strtol_l.isra.0+0x3a>
 80154f8:	2b00      	cmp	r3, #0
 80154fa:	d1f6      	bne.n	80154ea <_strtol_l.isra.0+0x52>
 80154fc:	2c30      	cmp	r4, #48	@ 0x30
 80154fe:	bf14      	ite	ne
 8015500:	230a      	movne	r3, #10
 8015502:	2308      	moveq	r3, #8
 8015504:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8015508:	f10c 3cff 	add.w	ip, ip, #4294967295
 801550c:	2200      	movs	r2, #0
 801550e:	fbbc f9f3 	udiv	r9, ip, r3
 8015512:	4610      	mov	r0, r2
 8015514:	fb03 ca19 	mls	sl, r3, r9, ip
 8015518:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 801551c:	2f09      	cmp	r7, #9
 801551e:	d80f      	bhi.n	8015540 <_strtol_l.isra.0+0xa8>
 8015520:	463c      	mov	r4, r7
 8015522:	42a3      	cmp	r3, r4
 8015524:	dd1b      	ble.n	801555e <_strtol_l.isra.0+0xc6>
 8015526:	1c57      	adds	r7, r2, #1
 8015528:	d007      	beq.n	801553a <_strtol_l.isra.0+0xa2>
 801552a:	4581      	cmp	r9, r0
 801552c:	d314      	bcc.n	8015558 <_strtol_l.isra.0+0xc0>
 801552e:	d101      	bne.n	8015534 <_strtol_l.isra.0+0x9c>
 8015530:	45a2      	cmp	sl, r4
 8015532:	db11      	blt.n	8015558 <_strtol_l.isra.0+0xc0>
 8015534:	fb00 4003 	mla	r0, r0, r3, r4
 8015538:	2201      	movs	r2, #1
 801553a:	f815 4b01 	ldrb.w	r4, [r5], #1
 801553e:	e7eb      	b.n	8015518 <_strtol_l.isra.0+0x80>
 8015540:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8015544:	2f19      	cmp	r7, #25
 8015546:	d801      	bhi.n	801554c <_strtol_l.isra.0+0xb4>
 8015548:	3c37      	subs	r4, #55	@ 0x37
 801554a:	e7ea      	b.n	8015522 <_strtol_l.isra.0+0x8a>
 801554c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8015550:	2f19      	cmp	r7, #25
 8015552:	d804      	bhi.n	801555e <_strtol_l.isra.0+0xc6>
 8015554:	3c57      	subs	r4, #87	@ 0x57
 8015556:	e7e4      	b.n	8015522 <_strtol_l.isra.0+0x8a>
 8015558:	f04f 32ff 	mov.w	r2, #4294967295
 801555c:	e7ed      	b.n	801553a <_strtol_l.isra.0+0xa2>
 801555e:	1c53      	adds	r3, r2, #1
 8015560:	d108      	bne.n	8015574 <_strtol_l.isra.0+0xdc>
 8015562:	2322      	movs	r3, #34	@ 0x22
 8015564:	f8ce 3000 	str.w	r3, [lr]
 8015568:	4660      	mov	r0, ip
 801556a:	f1b8 0f00 	cmp.w	r8, #0
 801556e:	d0a0      	beq.n	80154b2 <_strtol_l.isra.0+0x1a>
 8015570:	1e69      	subs	r1, r5, #1
 8015572:	e006      	b.n	8015582 <_strtol_l.isra.0+0xea>
 8015574:	b106      	cbz	r6, 8015578 <_strtol_l.isra.0+0xe0>
 8015576:	4240      	negs	r0, r0
 8015578:	f1b8 0f00 	cmp.w	r8, #0
 801557c:	d099      	beq.n	80154b2 <_strtol_l.isra.0+0x1a>
 801557e:	2a00      	cmp	r2, #0
 8015580:	d1f6      	bne.n	8015570 <_strtol_l.isra.0+0xd8>
 8015582:	f8c8 1000 	str.w	r1, [r8]
 8015586:	e794      	b.n	80154b2 <_strtol_l.isra.0+0x1a>
 8015588:	08016e99 	.word	0x08016e99

0801558c <strtol>:
 801558c:	4613      	mov	r3, r2
 801558e:	460a      	mov	r2, r1
 8015590:	4601      	mov	r1, r0
 8015592:	4802      	ldr	r0, [pc, #8]	@ (801559c <strtol+0x10>)
 8015594:	6800      	ldr	r0, [r0, #0]
 8015596:	f7ff bf7f 	b.w	8015498 <_strtol_l.isra.0>
 801559a:	bf00      	nop
 801559c:	24000144 	.word	0x24000144

080155a0 <atoll>:
 80155a0:	220a      	movs	r2, #10
 80155a2:	2100      	movs	r1, #0
 80155a4:	f000 ba7c 	b.w	8015aa0 <strtoll>

080155a8 <sniprintf>:
 80155a8:	b40c      	push	{r2, r3}
 80155aa:	b530      	push	{r4, r5, lr}
 80155ac:	4b18      	ldr	r3, [pc, #96]	@ (8015610 <sniprintf+0x68>)
 80155ae:	1e0c      	subs	r4, r1, #0
 80155b0:	681d      	ldr	r5, [r3, #0]
 80155b2:	b09d      	sub	sp, #116	@ 0x74
 80155b4:	da08      	bge.n	80155c8 <sniprintf+0x20>
 80155b6:	238b      	movs	r3, #139	@ 0x8b
 80155b8:	602b      	str	r3, [r5, #0]
 80155ba:	f04f 30ff 	mov.w	r0, #4294967295
 80155be:	b01d      	add	sp, #116	@ 0x74
 80155c0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80155c4:	b002      	add	sp, #8
 80155c6:	4770      	bx	lr
 80155c8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80155cc:	f8ad 3014 	strh.w	r3, [sp, #20]
 80155d0:	f04f 0300 	mov.w	r3, #0
 80155d4:	931b      	str	r3, [sp, #108]	@ 0x6c
 80155d6:	bf14      	ite	ne
 80155d8:	f104 33ff 	addne.w	r3, r4, #4294967295
 80155dc:	4623      	moveq	r3, r4
 80155de:	9304      	str	r3, [sp, #16]
 80155e0:	9307      	str	r3, [sp, #28]
 80155e2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80155e6:	9002      	str	r0, [sp, #8]
 80155e8:	9006      	str	r0, [sp, #24]
 80155ea:	f8ad 3016 	strh.w	r3, [sp, #22]
 80155ee:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80155f0:	ab21      	add	r3, sp, #132	@ 0x84
 80155f2:	a902      	add	r1, sp, #8
 80155f4:	4628      	mov	r0, r5
 80155f6:	9301      	str	r3, [sp, #4]
 80155f8:	f000 fab8 	bl	8015b6c <_svfiprintf_r>
 80155fc:	1c43      	adds	r3, r0, #1
 80155fe:	bfbc      	itt	lt
 8015600:	238b      	movlt	r3, #139	@ 0x8b
 8015602:	602b      	strlt	r3, [r5, #0]
 8015604:	2c00      	cmp	r4, #0
 8015606:	d0da      	beq.n	80155be <sniprintf+0x16>
 8015608:	9b02      	ldr	r3, [sp, #8]
 801560a:	2200      	movs	r2, #0
 801560c:	701a      	strb	r2, [r3, #0]
 801560e:	e7d6      	b.n	80155be <sniprintf+0x16>
 8015610:	24000144 	.word	0x24000144

08015614 <siprintf>:
 8015614:	b40e      	push	{r1, r2, r3}
 8015616:	b510      	push	{r4, lr}
 8015618:	b09d      	sub	sp, #116	@ 0x74
 801561a:	ab1f      	add	r3, sp, #124	@ 0x7c
 801561c:	9002      	str	r0, [sp, #8]
 801561e:	9006      	str	r0, [sp, #24]
 8015620:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8015624:	480a      	ldr	r0, [pc, #40]	@ (8015650 <siprintf+0x3c>)
 8015626:	9107      	str	r1, [sp, #28]
 8015628:	9104      	str	r1, [sp, #16]
 801562a:	490a      	ldr	r1, [pc, #40]	@ (8015654 <siprintf+0x40>)
 801562c:	f853 2b04 	ldr.w	r2, [r3], #4
 8015630:	9105      	str	r1, [sp, #20]
 8015632:	2400      	movs	r4, #0
 8015634:	a902      	add	r1, sp, #8
 8015636:	6800      	ldr	r0, [r0, #0]
 8015638:	9301      	str	r3, [sp, #4]
 801563a:	941b      	str	r4, [sp, #108]	@ 0x6c
 801563c:	f000 fa96 	bl	8015b6c <_svfiprintf_r>
 8015640:	9b02      	ldr	r3, [sp, #8]
 8015642:	701c      	strb	r4, [r3, #0]
 8015644:	b01d      	add	sp, #116	@ 0x74
 8015646:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801564a:	b003      	add	sp, #12
 801564c:	4770      	bx	lr
 801564e:	bf00      	nop
 8015650:	24000144 	.word	0x24000144
 8015654:	ffff0208 	.word	0xffff0208

08015658 <_vsniprintf_r>:
 8015658:	b530      	push	{r4, r5, lr}
 801565a:	4614      	mov	r4, r2
 801565c:	2c00      	cmp	r4, #0
 801565e:	b09b      	sub	sp, #108	@ 0x6c
 8015660:	4605      	mov	r5, r0
 8015662:	461a      	mov	r2, r3
 8015664:	da05      	bge.n	8015672 <_vsniprintf_r+0x1a>
 8015666:	238b      	movs	r3, #139	@ 0x8b
 8015668:	6003      	str	r3, [r0, #0]
 801566a:	f04f 30ff 	mov.w	r0, #4294967295
 801566e:	b01b      	add	sp, #108	@ 0x6c
 8015670:	bd30      	pop	{r4, r5, pc}
 8015672:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8015676:	f8ad 300c 	strh.w	r3, [sp, #12]
 801567a:	f04f 0300 	mov.w	r3, #0
 801567e:	9319      	str	r3, [sp, #100]	@ 0x64
 8015680:	bf14      	ite	ne
 8015682:	f104 33ff 	addne.w	r3, r4, #4294967295
 8015686:	4623      	moveq	r3, r4
 8015688:	9302      	str	r3, [sp, #8]
 801568a:	9305      	str	r3, [sp, #20]
 801568c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8015690:	9100      	str	r1, [sp, #0]
 8015692:	9104      	str	r1, [sp, #16]
 8015694:	f8ad 300e 	strh.w	r3, [sp, #14]
 8015698:	4669      	mov	r1, sp
 801569a:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 801569c:	f000 fa66 	bl	8015b6c <_svfiprintf_r>
 80156a0:	1c43      	adds	r3, r0, #1
 80156a2:	bfbc      	itt	lt
 80156a4:	238b      	movlt	r3, #139	@ 0x8b
 80156a6:	602b      	strlt	r3, [r5, #0]
 80156a8:	2c00      	cmp	r4, #0
 80156aa:	d0e0      	beq.n	801566e <_vsniprintf_r+0x16>
 80156ac:	9b00      	ldr	r3, [sp, #0]
 80156ae:	2200      	movs	r2, #0
 80156b0:	701a      	strb	r2, [r3, #0]
 80156b2:	e7dc      	b.n	801566e <_vsniprintf_r+0x16>

080156b4 <vsniprintf>:
 80156b4:	b507      	push	{r0, r1, r2, lr}
 80156b6:	9300      	str	r3, [sp, #0]
 80156b8:	4613      	mov	r3, r2
 80156ba:	460a      	mov	r2, r1
 80156bc:	4601      	mov	r1, r0
 80156be:	4803      	ldr	r0, [pc, #12]	@ (80156cc <vsniprintf+0x18>)
 80156c0:	6800      	ldr	r0, [r0, #0]
 80156c2:	f7ff ffc9 	bl	8015658 <_vsniprintf_r>
 80156c6:	b003      	add	sp, #12
 80156c8:	f85d fb04 	ldr.w	pc, [sp], #4
 80156cc:	24000144 	.word	0x24000144

080156d0 <memset>:
 80156d0:	4402      	add	r2, r0
 80156d2:	4603      	mov	r3, r0
 80156d4:	4293      	cmp	r3, r2
 80156d6:	d100      	bne.n	80156da <memset+0xa>
 80156d8:	4770      	bx	lr
 80156da:	f803 1b01 	strb.w	r1, [r3], #1
 80156de:	e7f9      	b.n	80156d4 <memset+0x4>

080156e0 <strchr>:
 80156e0:	b2c9      	uxtb	r1, r1
 80156e2:	4603      	mov	r3, r0
 80156e4:	4618      	mov	r0, r3
 80156e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80156ea:	b112      	cbz	r2, 80156f2 <strchr+0x12>
 80156ec:	428a      	cmp	r2, r1
 80156ee:	d1f9      	bne.n	80156e4 <strchr+0x4>
 80156f0:	4770      	bx	lr
 80156f2:	2900      	cmp	r1, #0
 80156f4:	bf18      	it	ne
 80156f6:	2000      	movne	r0, #0
 80156f8:	4770      	bx	lr

080156fa <strncpy>:
 80156fa:	b510      	push	{r4, lr}
 80156fc:	3901      	subs	r1, #1
 80156fe:	4603      	mov	r3, r0
 8015700:	b132      	cbz	r2, 8015710 <strncpy+0x16>
 8015702:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8015706:	f803 4b01 	strb.w	r4, [r3], #1
 801570a:	3a01      	subs	r2, #1
 801570c:	2c00      	cmp	r4, #0
 801570e:	d1f7      	bne.n	8015700 <strncpy+0x6>
 8015710:	441a      	add	r2, r3
 8015712:	2100      	movs	r1, #0
 8015714:	4293      	cmp	r3, r2
 8015716:	d100      	bne.n	801571a <strncpy+0x20>
 8015718:	bd10      	pop	{r4, pc}
 801571a:	f803 1b01 	strb.w	r1, [r3], #1
 801571e:	e7f9      	b.n	8015714 <strncpy+0x1a>

08015720 <__errno>:
 8015720:	4b01      	ldr	r3, [pc, #4]	@ (8015728 <__errno+0x8>)
 8015722:	6818      	ldr	r0, [r3, #0]
 8015724:	4770      	bx	lr
 8015726:	bf00      	nop
 8015728:	24000144 	.word	0x24000144

0801572c <__libc_init_array>:
 801572c:	b570      	push	{r4, r5, r6, lr}
 801572e:	4d0d      	ldr	r5, [pc, #52]	@ (8015764 <__libc_init_array+0x38>)
 8015730:	4c0d      	ldr	r4, [pc, #52]	@ (8015768 <__libc_init_array+0x3c>)
 8015732:	1b64      	subs	r4, r4, r5
 8015734:	10a4      	asrs	r4, r4, #2
 8015736:	2600      	movs	r6, #0
 8015738:	42a6      	cmp	r6, r4
 801573a:	d109      	bne.n	8015750 <__libc_init_array+0x24>
 801573c:	4d0b      	ldr	r5, [pc, #44]	@ (801576c <__libc_init_array+0x40>)
 801573e:	4c0c      	ldr	r4, [pc, #48]	@ (8015770 <__libc_init_array+0x44>)
 8015740:	f000 fcfc 	bl	801613c <_init>
 8015744:	1b64      	subs	r4, r4, r5
 8015746:	10a4      	asrs	r4, r4, #2
 8015748:	2600      	movs	r6, #0
 801574a:	42a6      	cmp	r6, r4
 801574c:	d105      	bne.n	801575a <__libc_init_array+0x2e>
 801574e:	bd70      	pop	{r4, r5, r6, pc}
 8015750:	f855 3b04 	ldr.w	r3, [r5], #4
 8015754:	4798      	blx	r3
 8015756:	3601      	adds	r6, #1
 8015758:	e7ee      	b.n	8015738 <__libc_init_array+0xc>
 801575a:	f855 3b04 	ldr.w	r3, [r5], #4
 801575e:	4798      	blx	r3
 8015760:	3601      	adds	r6, #1
 8015762:	e7f2      	b.n	801574a <__libc_init_array+0x1e>
 8015764:	08016fd4 	.word	0x08016fd4
 8015768:	08016fd4 	.word	0x08016fd4
 801576c:	08016fd4 	.word	0x08016fd4
 8015770:	08016fd8 	.word	0x08016fd8

08015774 <__retarget_lock_acquire_recursive>:
 8015774:	4770      	bx	lr

08015776 <__retarget_lock_release_recursive>:
 8015776:	4770      	bx	lr

08015778 <memcpy>:
 8015778:	440a      	add	r2, r1
 801577a:	4291      	cmp	r1, r2
 801577c:	f100 33ff 	add.w	r3, r0, #4294967295
 8015780:	d100      	bne.n	8015784 <memcpy+0xc>
 8015782:	4770      	bx	lr
 8015784:	b510      	push	{r4, lr}
 8015786:	f811 4b01 	ldrb.w	r4, [r1], #1
 801578a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801578e:	4291      	cmp	r1, r2
 8015790:	d1f9      	bne.n	8015786 <memcpy+0xe>
 8015792:	bd10      	pop	{r4, pc}

08015794 <_free_r>:
 8015794:	b538      	push	{r3, r4, r5, lr}
 8015796:	4605      	mov	r5, r0
 8015798:	2900      	cmp	r1, #0
 801579a:	d041      	beq.n	8015820 <_free_r+0x8c>
 801579c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80157a0:	1f0c      	subs	r4, r1, #4
 80157a2:	2b00      	cmp	r3, #0
 80157a4:	bfb8      	it	lt
 80157a6:	18e4      	addlt	r4, r4, r3
 80157a8:	f000 f8e0 	bl	801596c <__malloc_lock>
 80157ac:	4a1d      	ldr	r2, [pc, #116]	@ (8015824 <_free_r+0x90>)
 80157ae:	6813      	ldr	r3, [r2, #0]
 80157b0:	b933      	cbnz	r3, 80157c0 <_free_r+0x2c>
 80157b2:	6063      	str	r3, [r4, #4]
 80157b4:	6014      	str	r4, [r2, #0]
 80157b6:	4628      	mov	r0, r5
 80157b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80157bc:	f000 b8dc 	b.w	8015978 <__malloc_unlock>
 80157c0:	42a3      	cmp	r3, r4
 80157c2:	d908      	bls.n	80157d6 <_free_r+0x42>
 80157c4:	6820      	ldr	r0, [r4, #0]
 80157c6:	1821      	adds	r1, r4, r0
 80157c8:	428b      	cmp	r3, r1
 80157ca:	bf01      	itttt	eq
 80157cc:	6819      	ldreq	r1, [r3, #0]
 80157ce:	685b      	ldreq	r3, [r3, #4]
 80157d0:	1809      	addeq	r1, r1, r0
 80157d2:	6021      	streq	r1, [r4, #0]
 80157d4:	e7ed      	b.n	80157b2 <_free_r+0x1e>
 80157d6:	461a      	mov	r2, r3
 80157d8:	685b      	ldr	r3, [r3, #4]
 80157da:	b10b      	cbz	r3, 80157e0 <_free_r+0x4c>
 80157dc:	42a3      	cmp	r3, r4
 80157de:	d9fa      	bls.n	80157d6 <_free_r+0x42>
 80157e0:	6811      	ldr	r1, [r2, #0]
 80157e2:	1850      	adds	r0, r2, r1
 80157e4:	42a0      	cmp	r0, r4
 80157e6:	d10b      	bne.n	8015800 <_free_r+0x6c>
 80157e8:	6820      	ldr	r0, [r4, #0]
 80157ea:	4401      	add	r1, r0
 80157ec:	1850      	adds	r0, r2, r1
 80157ee:	4283      	cmp	r3, r0
 80157f0:	6011      	str	r1, [r2, #0]
 80157f2:	d1e0      	bne.n	80157b6 <_free_r+0x22>
 80157f4:	6818      	ldr	r0, [r3, #0]
 80157f6:	685b      	ldr	r3, [r3, #4]
 80157f8:	6053      	str	r3, [r2, #4]
 80157fa:	4408      	add	r0, r1
 80157fc:	6010      	str	r0, [r2, #0]
 80157fe:	e7da      	b.n	80157b6 <_free_r+0x22>
 8015800:	d902      	bls.n	8015808 <_free_r+0x74>
 8015802:	230c      	movs	r3, #12
 8015804:	602b      	str	r3, [r5, #0]
 8015806:	e7d6      	b.n	80157b6 <_free_r+0x22>
 8015808:	6820      	ldr	r0, [r4, #0]
 801580a:	1821      	adds	r1, r4, r0
 801580c:	428b      	cmp	r3, r1
 801580e:	bf04      	itt	eq
 8015810:	6819      	ldreq	r1, [r3, #0]
 8015812:	685b      	ldreq	r3, [r3, #4]
 8015814:	6063      	str	r3, [r4, #4]
 8015816:	bf04      	itt	eq
 8015818:	1809      	addeq	r1, r1, r0
 801581a:	6021      	streq	r1, [r4, #0]
 801581c:	6054      	str	r4, [r2, #4]
 801581e:	e7ca      	b.n	80157b6 <_free_r+0x22>
 8015820:	bd38      	pop	{r3, r4, r5, pc}
 8015822:	bf00      	nop
 8015824:	24003284 	.word	0x24003284

08015828 <sbrk_aligned>:
 8015828:	b570      	push	{r4, r5, r6, lr}
 801582a:	4e0f      	ldr	r6, [pc, #60]	@ (8015868 <sbrk_aligned+0x40>)
 801582c:	460c      	mov	r4, r1
 801582e:	6831      	ldr	r1, [r6, #0]
 8015830:	4605      	mov	r5, r0
 8015832:	b911      	cbnz	r1, 801583a <sbrk_aligned+0x12>
 8015834:	f000 fc3c 	bl	80160b0 <_sbrk_r>
 8015838:	6030      	str	r0, [r6, #0]
 801583a:	4621      	mov	r1, r4
 801583c:	4628      	mov	r0, r5
 801583e:	f000 fc37 	bl	80160b0 <_sbrk_r>
 8015842:	1c43      	adds	r3, r0, #1
 8015844:	d103      	bne.n	801584e <sbrk_aligned+0x26>
 8015846:	f04f 34ff 	mov.w	r4, #4294967295
 801584a:	4620      	mov	r0, r4
 801584c:	bd70      	pop	{r4, r5, r6, pc}
 801584e:	1cc4      	adds	r4, r0, #3
 8015850:	f024 0403 	bic.w	r4, r4, #3
 8015854:	42a0      	cmp	r0, r4
 8015856:	d0f8      	beq.n	801584a <sbrk_aligned+0x22>
 8015858:	1a21      	subs	r1, r4, r0
 801585a:	4628      	mov	r0, r5
 801585c:	f000 fc28 	bl	80160b0 <_sbrk_r>
 8015860:	3001      	adds	r0, #1
 8015862:	d1f2      	bne.n	801584a <sbrk_aligned+0x22>
 8015864:	e7ef      	b.n	8015846 <sbrk_aligned+0x1e>
 8015866:	bf00      	nop
 8015868:	24003280 	.word	0x24003280

0801586c <_malloc_r>:
 801586c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015870:	1ccd      	adds	r5, r1, #3
 8015872:	f025 0503 	bic.w	r5, r5, #3
 8015876:	3508      	adds	r5, #8
 8015878:	2d0c      	cmp	r5, #12
 801587a:	bf38      	it	cc
 801587c:	250c      	movcc	r5, #12
 801587e:	2d00      	cmp	r5, #0
 8015880:	4606      	mov	r6, r0
 8015882:	db01      	blt.n	8015888 <_malloc_r+0x1c>
 8015884:	42a9      	cmp	r1, r5
 8015886:	d904      	bls.n	8015892 <_malloc_r+0x26>
 8015888:	230c      	movs	r3, #12
 801588a:	6033      	str	r3, [r6, #0]
 801588c:	2000      	movs	r0, #0
 801588e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015892:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8015968 <_malloc_r+0xfc>
 8015896:	f000 f869 	bl	801596c <__malloc_lock>
 801589a:	f8d8 3000 	ldr.w	r3, [r8]
 801589e:	461c      	mov	r4, r3
 80158a0:	bb44      	cbnz	r4, 80158f4 <_malloc_r+0x88>
 80158a2:	4629      	mov	r1, r5
 80158a4:	4630      	mov	r0, r6
 80158a6:	f7ff ffbf 	bl	8015828 <sbrk_aligned>
 80158aa:	1c43      	adds	r3, r0, #1
 80158ac:	4604      	mov	r4, r0
 80158ae:	d158      	bne.n	8015962 <_malloc_r+0xf6>
 80158b0:	f8d8 4000 	ldr.w	r4, [r8]
 80158b4:	4627      	mov	r7, r4
 80158b6:	2f00      	cmp	r7, #0
 80158b8:	d143      	bne.n	8015942 <_malloc_r+0xd6>
 80158ba:	2c00      	cmp	r4, #0
 80158bc:	d04b      	beq.n	8015956 <_malloc_r+0xea>
 80158be:	6823      	ldr	r3, [r4, #0]
 80158c0:	4639      	mov	r1, r7
 80158c2:	4630      	mov	r0, r6
 80158c4:	eb04 0903 	add.w	r9, r4, r3
 80158c8:	f000 fbf2 	bl	80160b0 <_sbrk_r>
 80158cc:	4581      	cmp	r9, r0
 80158ce:	d142      	bne.n	8015956 <_malloc_r+0xea>
 80158d0:	6821      	ldr	r1, [r4, #0]
 80158d2:	1a6d      	subs	r5, r5, r1
 80158d4:	4629      	mov	r1, r5
 80158d6:	4630      	mov	r0, r6
 80158d8:	f7ff ffa6 	bl	8015828 <sbrk_aligned>
 80158dc:	3001      	adds	r0, #1
 80158de:	d03a      	beq.n	8015956 <_malloc_r+0xea>
 80158e0:	6823      	ldr	r3, [r4, #0]
 80158e2:	442b      	add	r3, r5
 80158e4:	6023      	str	r3, [r4, #0]
 80158e6:	f8d8 3000 	ldr.w	r3, [r8]
 80158ea:	685a      	ldr	r2, [r3, #4]
 80158ec:	bb62      	cbnz	r2, 8015948 <_malloc_r+0xdc>
 80158ee:	f8c8 7000 	str.w	r7, [r8]
 80158f2:	e00f      	b.n	8015914 <_malloc_r+0xa8>
 80158f4:	6822      	ldr	r2, [r4, #0]
 80158f6:	1b52      	subs	r2, r2, r5
 80158f8:	d420      	bmi.n	801593c <_malloc_r+0xd0>
 80158fa:	2a0b      	cmp	r2, #11
 80158fc:	d917      	bls.n	801592e <_malloc_r+0xc2>
 80158fe:	1961      	adds	r1, r4, r5
 8015900:	42a3      	cmp	r3, r4
 8015902:	6025      	str	r5, [r4, #0]
 8015904:	bf18      	it	ne
 8015906:	6059      	strne	r1, [r3, #4]
 8015908:	6863      	ldr	r3, [r4, #4]
 801590a:	bf08      	it	eq
 801590c:	f8c8 1000 	streq.w	r1, [r8]
 8015910:	5162      	str	r2, [r4, r5]
 8015912:	604b      	str	r3, [r1, #4]
 8015914:	4630      	mov	r0, r6
 8015916:	f000 f82f 	bl	8015978 <__malloc_unlock>
 801591a:	f104 000b 	add.w	r0, r4, #11
 801591e:	1d23      	adds	r3, r4, #4
 8015920:	f020 0007 	bic.w	r0, r0, #7
 8015924:	1ac2      	subs	r2, r0, r3
 8015926:	bf1c      	itt	ne
 8015928:	1a1b      	subne	r3, r3, r0
 801592a:	50a3      	strne	r3, [r4, r2]
 801592c:	e7af      	b.n	801588e <_malloc_r+0x22>
 801592e:	6862      	ldr	r2, [r4, #4]
 8015930:	42a3      	cmp	r3, r4
 8015932:	bf0c      	ite	eq
 8015934:	f8c8 2000 	streq.w	r2, [r8]
 8015938:	605a      	strne	r2, [r3, #4]
 801593a:	e7eb      	b.n	8015914 <_malloc_r+0xa8>
 801593c:	4623      	mov	r3, r4
 801593e:	6864      	ldr	r4, [r4, #4]
 8015940:	e7ae      	b.n	80158a0 <_malloc_r+0x34>
 8015942:	463c      	mov	r4, r7
 8015944:	687f      	ldr	r7, [r7, #4]
 8015946:	e7b6      	b.n	80158b6 <_malloc_r+0x4a>
 8015948:	461a      	mov	r2, r3
 801594a:	685b      	ldr	r3, [r3, #4]
 801594c:	42a3      	cmp	r3, r4
 801594e:	d1fb      	bne.n	8015948 <_malloc_r+0xdc>
 8015950:	2300      	movs	r3, #0
 8015952:	6053      	str	r3, [r2, #4]
 8015954:	e7de      	b.n	8015914 <_malloc_r+0xa8>
 8015956:	230c      	movs	r3, #12
 8015958:	6033      	str	r3, [r6, #0]
 801595a:	4630      	mov	r0, r6
 801595c:	f000 f80c 	bl	8015978 <__malloc_unlock>
 8015960:	e794      	b.n	801588c <_malloc_r+0x20>
 8015962:	6005      	str	r5, [r0, #0]
 8015964:	e7d6      	b.n	8015914 <_malloc_r+0xa8>
 8015966:	bf00      	nop
 8015968:	24003284 	.word	0x24003284

0801596c <__malloc_lock>:
 801596c:	4801      	ldr	r0, [pc, #4]	@ (8015974 <__malloc_lock+0x8>)
 801596e:	f7ff bf01 	b.w	8015774 <__retarget_lock_acquire_recursive>
 8015972:	bf00      	nop
 8015974:	2400327c 	.word	0x2400327c

08015978 <__malloc_unlock>:
 8015978:	4801      	ldr	r0, [pc, #4]	@ (8015980 <__malloc_unlock+0x8>)
 801597a:	f7ff befc 	b.w	8015776 <__retarget_lock_release_recursive>
 801597e:	bf00      	nop
 8015980:	2400327c 	.word	0x2400327c

08015984 <_strtoll_l.isra.0>:
 8015984:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015988:	b085      	sub	sp, #20
 801598a:	4690      	mov	r8, r2
 801598c:	4a43      	ldr	r2, [pc, #268]	@ (8015a9c <_strtoll_l.isra.0+0x118>)
 801598e:	9002      	str	r0, [sp, #8]
 8015990:	4689      	mov	r9, r1
 8015992:	461e      	mov	r6, r3
 8015994:	460d      	mov	r5, r1
 8015996:	462b      	mov	r3, r5
 8015998:	f815 4b01 	ldrb.w	r4, [r5], #1
 801599c:	5d17      	ldrb	r7, [r2, r4]
 801599e:	f017 0708 	ands.w	r7, r7, #8
 80159a2:	d1f8      	bne.n	8015996 <_strtoll_l.isra.0+0x12>
 80159a4:	2c2d      	cmp	r4, #45	@ 0x2d
 80159a6:	d110      	bne.n	80159ca <_strtoll_l.isra.0+0x46>
 80159a8:	782c      	ldrb	r4, [r5, #0]
 80159aa:	2701      	movs	r7, #1
 80159ac:	1c9d      	adds	r5, r3, #2
 80159ae:	f036 0310 	bics.w	r3, r6, #16
 80159b2:	d115      	bne.n	80159e0 <_strtoll_l.isra.0+0x5c>
 80159b4:	2c30      	cmp	r4, #48	@ 0x30
 80159b6:	d10d      	bne.n	80159d4 <_strtoll_l.isra.0+0x50>
 80159b8:	782b      	ldrb	r3, [r5, #0]
 80159ba:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80159be:	2b58      	cmp	r3, #88	@ 0x58
 80159c0:	d108      	bne.n	80159d4 <_strtoll_l.isra.0+0x50>
 80159c2:	786c      	ldrb	r4, [r5, #1]
 80159c4:	3502      	adds	r5, #2
 80159c6:	2610      	movs	r6, #16
 80159c8:	e00a      	b.n	80159e0 <_strtoll_l.isra.0+0x5c>
 80159ca:	2c2b      	cmp	r4, #43	@ 0x2b
 80159cc:	bf04      	itt	eq
 80159ce:	782c      	ldrbeq	r4, [r5, #0]
 80159d0:	1c9d      	addeq	r5, r3, #2
 80159d2:	e7ec      	b.n	80159ae <_strtoll_l.isra.0+0x2a>
 80159d4:	2e00      	cmp	r6, #0
 80159d6:	d1f6      	bne.n	80159c6 <_strtoll_l.isra.0+0x42>
 80159d8:	2c30      	cmp	r4, #48	@ 0x30
 80159da:	bf14      	ite	ne
 80159dc:	260a      	movne	r6, #10
 80159de:	2608      	moveq	r6, #8
 80159e0:	f107 4a00 	add.w	sl, r7, #2147483648	@ 0x80000000
 80159e4:	f107 3bff 	add.w	fp, r7, #4294967295
 80159e8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80159ec:	17f3      	asrs	r3, r6, #31
 80159ee:	4632      	mov	r2, r6
 80159f0:	4658      	mov	r0, fp
 80159f2:	4651      	mov	r1, sl
 80159f4:	9303      	str	r3, [sp, #12]
 80159f6:	f7ea fccb 	bl	8000390 <__aeabi_uldivmod>
 80159fa:	9201      	str	r2, [sp, #4]
 80159fc:	2200      	movs	r2, #0
 80159fe:	468e      	mov	lr, r1
 8015a00:	4684      	mov	ip, r0
 8015a02:	4611      	mov	r1, r2
 8015a04:	4610      	mov	r0, r2
 8015a06:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 8015a0a:	2b09      	cmp	r3, #9
 8015a0c:	d905      	bls.n	8015a1a <_strtoll_l.isra.0+0x96>
 8015a0e:	f1a4 0341 	sub.w	r3, r4, #65	@ 0x41
 8015a12:	2b19      	cmp	r3, #25
 8015a14:	d81e      	bhi.n	8015a54 <_strtoll_l.isra.0+0xd0>
 8015a16:	f1a4 0337 	sub.w	r3, r4, #55	@ 0x37
 8015a1a:	429e      	cmp	r6, r3
 8015a1c:	dd24      	ble.n	8015a68 <_strtoll_l.isra.0+0xe4>
 8015a1e:	1c54      	adds	r4, r2, #1
 8015a20:	d015      	beq.n	8015a4e <_strtoll_l.isra.0+0xca>
 8015a22:	4584      	cmp	ip, r0
 8015a24:	eb7e 0201 	sbcs.w	r2, lr, r1
 8015a28:	d31b      	bcc.n	8015a62 <_strtoll_l.isra.0+0xde>
 8015a2a:	458e      	cmp	lr, r1
 8015a2c:	bf08      	it	eq
 8015a2e:	4584      	cmpeq	ip, r0
 8015a30:	d102      	bne.n	8015a38 <_strtoll_l.isra.0+0xb4>
 8015a32:	9a01      	ldr	r2, [sp, #4]
 8015a34:	429a      	cmp	r2, r3
 8015a36:	db14      	blt.n	8015a62 <_strtoll_l.isra.0+0xde>
 8015a38:	9a03      	ldr	r2, [sp, #12]
 8015a3a:	4371      	muls	r1, r6
 8015a3c:	fb00 1102 	mla	r1, r0, r2, r1
 8015a40:	fba6 0200 	umull	r0, r2, r6, r0
 8015a44:	440a      	add	r2, r1
 8015a46:	1818      	adds	r0, r3, r0
 8015a48:	eb42 71e3 	adc.w	r1, r2, r3, asr #31
 8015a4c:	2201      	movs	r2, #1
 8015a4e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015a52:	e7d8      	b.n	8015a06 <_strtoll_l.isra.0+0x82>
 8015a54:	f1a4 0361 	sub.w	r3, r4, #97	@ 0x61
 8015a58:	2b19      	cmp	r3, #25
 8015a5a:	d805      	bhi.n	8015a68 <_strtoll_l.isra.0+0xe4>
 8015a5c:	f1a4 0357 	sub.w	r3, r4, #87	@ 0x57
 8015a60:	e7db      	b.n	8015a1a <_strtoll_l.isra.0+0x96>
 8015a62:	f04f 32ff 	mov.w	r2, #4294967295
 8015a66:	e7f2      	b.n	8015a4e <_strtoll_l.isra.0+0xca>
 8015a68:	1c53      	adds	r3, r2, #1
 8015a6a:	d10a      	bne.n	8015a82 <_strtoll_l.isra.0+0xfe>
 8015a6c:	9a02      	ldr	r2, [sp, #8]
 8015a6e:	2322      	movs	r3, #34	@ 0x22
 8015a70:	6013      	str	r3, [r2, #0]
 8015a72:	4658      	mov	r0, fp
 8015a74:	4651      	mov	r1, sl
 8015a76:	f1b8 0f00 	cmp.w	r8, #0
 8015a7a:	d10a      	bne.n	8015a92 <_strtoll_l.isra.0+0x10e>
 8015a7c:	b005      	add	sp, #20
 8015a7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015a82:	b117      	cbz	r7, 8015a8a <_strtoll_l.isra.0+0x106>
 8015a84:	4240      	negs	r0, r0
 8015a86:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8015a8a:	f1b8 0f00 	cmp.w	r8, #0
 8015a8e:	d0f5      	beq.n	8015a7c <_strtoll_l.isra.0+0xf8>
 8015a90:	b10a      	cbz	r2, 8015a96 <_strtoll_l.isra.0+0x112>
 8015a92:	f105 39ff 	add.w	r9, r5, #4294967295
 8015a96:	f8c8 9000 	str.w	r9, [r8]
 8015a9a:	e7ef      	b.n	8015a7c <_strtoll_l.isra.0+0xf8>
 8015a9c:	08016e99 	.word	0x08016e99

08015aa0 <strtoll>:
 8015aa0:	4613      	mov	r3, r2
 8015aa2:	460a      	mov	r2, r1
 8015aa4:	4601      	mov	r1, r0
 8015aa6:	4802      	ldr	r0, [pc, #8]	@ (8015ab0 <strtoll+0x10>)
 8015aa8:	6800      	ldr	r0, [r0, #0]
 8015aaa:	f7ff bf6b 	b.w	8015984 <_strtoll_l.isra.0>
 8015aae:	bf00      	nop
 8015ab0:	24000144 	.word	0x24000144

08015ab4 <__ssputs_r>:
 8015ab4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015ab8:	688e      	ldr	r6, [r1, #8]
 8015aba:	461f      	mov	r7, r3
 8015abc:	42be      	cmp	r6, r7
 8015abe:	680b      	ldr	r3, [r1, #0]
 8015ac0:	4682      	mov	sl, r0
 8015ac2:	460c      	mov	r4, r1
 8015ac4:	4690      	mov	r8, r2
 8015ac6:	d82d      	bhi.n	8015b24 <__ssputs_r+0x70>
 8015ac8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8015acc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8015ad0:	d026      	beq.n	8015b20 <__ssputs_r+0x6c>
 8015ad2:	6965      	ldr	r5, [r4, #20]
 8015ad4:	6909      	ldr	r1, [r1, #16]
 8015ad6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015ada:	eba3 0901 	sub.w	r9, r3, r1
 8015ade:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8015ae2:	1c7b      	adds	r3, r7, #1
 8015ae4:	444b      	add	r3, r9
 8015ae6:	106d      	asrs	r5, r5, #1
 8015ae8:	429d      	cmp	r5, r3
 8015aea:	bf38      	it	cc
 8015aec:	461d      	movcc	r5, r3
 8015aee:	0553      	lsls	r3, r2, #21
 8015af0:	d527      	bpl.n	8015b42 <__ssputs_r+0x8e>
 8015af2:	4629      	mov	r1, r5
 8015af4:	f7ff feba 	bl	801586c <_malloc_r>
 8015af8:	4606      	mov	r6, r0
 8015afa:	b360      	cbz	r0, 8015b56 <__ssputs_r+0xa2>
 8015afc:	6921      	ldr	r1, [r4, #16]
 8015afe:	464a      	mov	r2, r9
 8015b00:	f7ff fe3a 	bl	8015778 <memcpy>
 8015b04:	89a3      	ldrh	r3, [r4, #12]
 8015b06:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8015b0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015b0e:	81a3      	strh	r3, [r4, #12]
 8015b10:	6126      	str	r6, [r4, #16]
 8015b12:	6165      	str	r5, [r4, #20]
 8015b14:	444e      	add	r6, r9
 8015b16:	eba5 0509 	sub.w	r5, r5, r9
 8015b1a:	6026      	str	r6, [r4, #0]
 8015b1c:	60a5      	str	r5, [r4, #8]
 8015b1e:	463e      	mov	r6, r7
 8015b20:	42be      	cmp	r6, r7
 8015b22:	d900      	bls.n	8015b26 <__ssputs_r+0x72>
 8015b24:	463e      	mov	r6, r7
 8015b26:	6820      	ldr	r0, [r4, #0]
 8015b28:	4632      	mov	r2, r6
 8015b2a:	4641      	mov	r1, r8
 8015b2c:	f000 faa6 	bl	801607c <memmove>
 8015b30:	68a3      	ldr	r3, [r4, #8]
 8015b32:	1b9b      	subs	r3, r3, r6
 8015b34:	60a3      	str	r3, [r4, #8]
 8015b36:	6823      	ldr	r3, [r4, #0]
 8015b38:	4433      	add	r3, r6
 8015b3a:	6023      	str	r3, [r4, #0]
 8015b3c:	2000      	movs	r0, #0
 8015b3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015b42:	462a      	mov	r2, r5
 8015b44:	f000 fac4 	bl	80160d0 <_realloc_r>
 8015b48:	4606      	mov	r6, r0
 8015b4a:	2800      	cmp	r0, #0
 8015b4c:	d1e0      	bne.n	8015b10 <__ssputs_r+0x5c>
 8015b4e:	6921      	ldr	r1, [r4, #16]
 8015b50:	4650      	mov	r0, sl
 8015b52:	f7ff fe1f 	bl	8015794 <_free_r>
 8015b56:	230c      	movs	r3, #12
 8015b58:	f8ca 3000 	str.w	r3, [sl]
 8015b5c:	89a3      	ldrh	r3, [r4, #12]
 8015b5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015b62:	81a3      	strh	r3, [r4, #12]
 8015b64:	f04f 30ff 	mov.w	r0, #4294967295
 8015b68:	e7e9      	b.n	8015b3e <__ssputs_r+0x8a>
	...

08015b6c <_svfiprintf_r>:
 8015b6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015b70:	4698      	mov	r8, r3
 8015b72:	898b      	ldrh	r3, [r1, #12]
 8015b74:	061b      	lsls	r3, r3, #24
 8015b76:	b09d      	sub	sp, #116	@ 0x74
 8015b78:	4607      	mov	r7, r0
 8015b7a:	460d      	mov	r5, r1
 8015b7c:	4614      	mov	r4, r2
 8015b7e:	d510      	bpl.n	8015ba2 <_svfiprintf_r+0x36>
 8015b80:	690b      	ldr	r3, [r1, #16]
 8015b82:	b973      	cbnz	r3, 8015ba2 <_svfiprintf_r+0x36>
 8015b84:	2140      	movs	r1, #64	@ 0x40
 8015b86:	f7ff fe71 	bl	801586c <_malloc_r>
 8015b8a:	6028      	str	r0, [r5, #0]
 8015b8c:	6128      	str	r0, [r5, #16]
 8015b8e:	b930      	cbnz	r0, 8015b9e <_svfiprintf_r+0x32>
 8015b90:	230c      	movs	r3, #12
 8015b92:	603b      	str	r3, [r7, #0]
 8015b94:	f04f 30ff 	mov.w	r0, #4294967295
 8015b98:	b01d      	add	sp, #116	@ 0x74
 8015b9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015b9e:	2340      	movs	r3, #64	@ 0x40
 8015ba0:	616b      	str	r3, [r5, #20]
 8015ba2:	2300      	movs	r3, #0
 8015ba4:	9309      	str	r3, [sp, #36]	@ 0x24
 8015ba6:	2320      	movs	r3, #32
 8015ba8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8015bac:	f8cd 800c 	str.w	r8, [sp, #12]
 8015bb0:	2330      	movs	r3, #48	@ 0x30
 8015bb2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8015d50 <_svfiprintf_r+0x1e4>
 8015bb6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8015bba:	f04f 0901 	mov.w	r9, #1
 8015bbe:	4623      	mov	r3, r4
 8015bc0:	469a      	mov	sl, r3
 8015bc2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015bc6:	b10a      	cbz	r2, 8015bcc <_svfiprintf_r+0x60>
 8015bc8:	2a25      	cmp	r2, #37	@ 0x25
 8015bca:	d1f9      	bne.n	8015bc0 <_svfiprintf_r+0x54>
 8015bcc:	ebba 0b04 	subs.w	fp, sl, r4
 8015bd0:	d00b      	beq.n	8015bea <_svfiprintf_r+0x7e>
 8015bd2:	465b      	mov	r3, fp
 8015bd4:	4622      	mov	r2, r4
 8015bd6:	4629      	mov	r1, r5
 8015bd8:	4638      	mov	r0, r7
 8015bda:	f7ff ff6b 	bl	8015ab4 <__ssputs_r>
 8015bde:	3001      	adds	r0, #1
 8015be0:	f000 80a7 	beq.w	8015d32 <_svfiprintf_r+0x1c6>
 8015be4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015be6:	445a      	add	r2, fp
 8015be8:	9209      	str	r2, [sp, #36]	@ 0x24
 8015bea:	f89a 3000 	ldrb.w	r3, [sl]
 8015bee:	2b00      	cmp	r3, #0
 8015bf0:	f000 809f 	beq.w	8015d32 <_svfiprintf_r+0x1c6>
 8015bf4:	2300      	movs	r3, #0
 8015bf6:	f04f 32ff 	mov.w	r2, #4294967295
 8015bfa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015bfe:	f10a 0a01 	add.w	sl, sl, #1
 8015c02:	9304      	str	r3, [sp, #16]
 8015c04:	9307      	str	r3, [sp, #28]
 8015c06:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015c0a:	931a      	str	r3, [sp, #104]	@ 0x68
 8015c0c:	4654      	mov	r4, sl
 8015c0e:	2205      	movs	r2, #5
 8015c10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015c14:	484e      	ldr	r0, [pc, #312]	@ (8015d50 <_svfiprintf_r+0x1e4>)
 8015c16:	f7ea fb6b 	bl	80002f0 <memchr>
 8015c1a:	9a04      	ldr	r2, [sp, #16]
 8015c1c:	b9d8      	cbnz	r0, 8015c56 <_svfiprintf_r+0xea>
 8015c1e:	06d0      	lsls	r0, r2, #27
 8015c20:	bf44      	itt	mi
 8015c22:	2320      	movmi	r3, #32
 8015c24:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015c28:	0711      	lsls	r1, r2, #28
 8015c2a:	bf44      	itt	mi
 8015c2c:	232b      	movmi	r3, #43	@ 0x2b
 8015c2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015c32:	f89a 3000 	ldrb.w	r3, [sl]
 8015c36:	2b2a      	cmp	r3, #42	@ 0x2a
 8015c38:	d015      	beq.n	8015c66 <_svfiprintf_r+0xfa>
 8015c3a:	9a07      	ldr	r2, [sp, #28]
 8015c3c:	4654      	mov	r4, sl
 8015c3e:	2000      	movs	r0, #0
 8015c40:	f04f 0c0a 	mov.w	ip, #10
 8015c44:	4621      	mov	r1, r4
 8015c46:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015c4a:	3b30      	subs	r3, #48	@ 0x30
 8015c4c:	2b09      	cmp	r3, #9
 8015c4e:	d94b      	bls.n	8015ce8 <_svfiprintf_r+0x17c>
 8015c50:	b1b0      	cbz	r0, 8015c80 <_svfiprintf_r+0x114>
 8015c52:	9207      	str	r2, [sp, #28]
 8015c54:	e014      	b.n	8015c80 <_svfiprintf_r+0x114>
 8015c56:	eba0 0308 	sub.w	r3, r0, r8
 8015c5a:	fa09 f303 	lsl.w	r3, r9, r3
 8015c5e:	4313      	orrs	r3, r2
 8015c60:	9304      	str	r3, [sp, #16]
 8015c62:	46a2      	mov	sl, r4
 8015c64:	e7d2      	b.n	8015c0c <_svfiprintf_r+0xa0>
 8015c66:	9b03      	ldr	r3, [sp, #12]
 8015c68:	1d19      	adds	r1, r3, #4
 8015c6a:	681b      	ldr	r3, [r3, #0]
 8015c6c:	9103      	str	r1, [sp, #12]
 8015c6e:	2b00      	cmp	r3, #0
 8015c70:	bfbb      	ittet	lt
 8015c72:	425b      	neglt	r3, r3
 8015c74:	f042 0202 	orrlt.w	r2, r2, #2
 8015c78:	9307      	strge	r3, [sp, #28]
 8015c7a:	9307      	strlt	r3, [sp, #28]
 8015c7c:	bfb8      	it	lt
 8015c7e:	9204      	strlt	r2, [sp, #16]
 8015c80:	7823      	ldrb	r3, [r4, #0]
 8015c82:	2b2e      	cmp	r3, #46	@ 0x2e
 8015c84:	d10a      	bne.n	8015c9c <_svfiprintf_r+0x130>
 8015c86:	7863      	ldrb	r3, [r4, #1]
 8015c88:	2b2a      	cmp	r3, #42	@ 0x2a
 8015c8a:	d132      	bne.n	8015cf2 <_svfiprintf_r+0x186>
 8015c8c:	9b03      	ldr	r3, [sp, #12]
 8015c8e:	1d1a      	adds	r2, r3, #4
 8015c90:	681b      	ldr	r3, [r3, #0]
 8015c92:	9203      	str	r2, [sp, #12]
 8015c94:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015c98:	3402      	adds	r4, #2
 8015c9a:	9305      	str	r3, [sp, #20]
 8015c9c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8015d60 <_svfiprintf_r+0x1f4>
 8015ca0:	7821      	ldrb	r1, [r4, #0]
 8015ca2:	2203      	movs	r2, #3
 8015ca4:	4650      	mov	r0, sl
 8015ca6:	f7ea fb23 	bl	80002f0 <memchr>
 8015caa:	b138      	cbz	r0, 8015cbc <_svfiprintf_r+0x150>
 8015cac:	9b04      	ldr	r3, [sp, #16]
 8015cae:	eba0 000a 	sub.w	r0, r0, sl
 8015cb2:	2240      	movs	r2, #64	@ 0x40
 8015cb4:	4082      	lsls	r2, r0
 8015cb6:	4313      	orrs	r3, r2
 8015cb8:	3401      	adds	r4, #1
 8015cba:	9304      	str	r3, [sp, #16]
 8015cbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015cc0:	4824      	ldr	r0, [pc, #144]	@ (8015d54 <_svfiprintf_r+0x1e8>)
 8015cc2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015cc6:	2206      	movs	r2, #6
 8015cc8:	f7ea fb12 	bl	80002f0 <memchr>
 8015ccc:	2800      	cmp	r0, #0
 8015cce:	d036      	beq.n	8015d3e <_svfiprintf_r+0x1d2>
 8015cd0:	4b21      	ldr	r3, [pc, #132]	@ (8015d58 <_svfiprintf_r+0x1ec>)
 8015cd2:	bb1b      	cbnz	r3, 8015d1c <_svfiprintf_r+0x1b0>
 8015cd4:	9b03      	ldr	r3, [sp, #12]
 8015cd6:	3307      	adds	r3, #7
 8015cd8:	f023 0307 	bic.w	r3, r3, #7
 8015cdc:	3308      	adds	r3, #8
 8015cde:	9303      	str	r3, [sp, #12]
 8015ce0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015ce2:	4433      	add	r3, r6
 8015ce4:	9309      	str	r3, [sp, #36]	@ 0x24
 8015ce6:	e76a      	b.n	8015bbe <_svfiprintf_r+0x52>
 8015ce8:	fb0c 3202 	mla	r2, ip, r2, r3
 8015cec:	460c      	mov	r4, r1
 8015cee:	2001      	movs	r0, #1
 8015cf0:	e7a8      	b.n	8015c44 <_svfiprintf_r+0xd8>
 8015cf2:	2300      	movs	r3, #0
 8015cf4:	3401      	adds	r4, #1
 8015cf6:	9305      	str	r3, [sp, #20]
 8015cf8:	4619      	mov	r1, r3
 8015cfa:	f04f 0c0a 	mov.w	ip, #10
 8015cfe:	4620      	mov	r0, r4
 8015d00:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015d04:	3a30      	subs	r2, #48	@ 0x30
 8015d06:	2a09      	cmp	r2, #9
 8015d08:	d903      	bls.n	8015d12 <_svfiprintf_r+0x1a6>
 8015d0a:	2b00      	cmp	r3, #0
 8015d0c:	d0c6      	beq.n	8015c9c <_svfiprintf_r+0x130>
 8015d0e:	9105      	str	r1, [sp, #20]
 8015d10:	e7c4      	b.n	8015c9c <_svfiprintf_r+0x130>
 8015d12:	fb0c 2101 	mla	r1, ip, r1, r2
 8015d16:	4604      	mov	r4, r0
 8015d18:	2301      	movs	r3, #1
 8015d1a:	e7f0      	b.n	8015cfe <_svfiprintf_r+0x192>
 8015d1c:	ab03      	add	r3, sp, #12
 8015d1e:	9300      	str	r3, [sp, #0]
 8015d20:	462a      	mov	r2, r5
 8015d22:	4b0e      	ldr	r3, [pc, #56]	@ (8015d5c <_svfiprintf_r+0x1f0>)
 8015d24:	a904      	add	r1, sp, #16
 8015d26:	4638      	mov	r0, r7
 8015d28:	f3af 8000 	nop.w
 8015d2c:	1c42      	adds	r2, r0, #1
 8015d2e:	4606      	mov	r6, r0
 8015d30:	d1d6      	bne.n	8015ce0 <_svfiprintf_r+0x174>
 8015d32:	89ab      	ldrh	r3, [r5, #12]
 8015d34:	065b      	lsls	r3, r3, #25
 8015d36:	f53f af2d 	bmi.w	8015b94 <_svfiprintf_r+0x28>
 8015d3a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015d3c:	e72c      	b.n	8015b98 <_svfiprintf_r+0x2c>
 8015d3e:	ab03      	add	r3, sp, #12
 8015d40:	9300      	str	r3, [sp, #0]
 8015d42:	462a      	mov	r2, r5
 8015d44:	4b05      	ldr	r3, [pc, #20]	@ (8015d5c <_svfiprintf_r+0x1f0>)
 8015d46:	a904      	add	r1, sp, #16
 8015d48:	4638      	mov	r0, r7
 8015d4a:	f000 f879 	bl	8015e40 <_printf_i>
 8015d4e:	e7ed      	b.n	8015d2c <_svfiprintf_r+0x1c0>
 8015d50:	08016f99 	.word	0x08016f99
 8015d54:	08016fa3 	.word	0x08016fa3
 8015d58:	00000000 	.word	0x00000000
 8015d5c:	08015ab5 	.word	0x08015ab5
 8015d60:	08016f9f 	.word	0x08016f9f

08015d64 <_printf_common>:
 8015d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015d68:	4616      	mov	r6, r2
 8015d6a:	4698      	mov	r8, r3
 8015d6c:	688a      	ldr	r2, [r1, #8]
 8015d6e:	690b      	ldr	r3, [r1, #16]
 8015d70:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8015d74:	4293      	cmp	r3, r2
 8015d76:	bfb8      	it	lt
 8015d78:	4613      	movlt	r3, r2
 8015d7a:	6033      	str	r3, [r6, #0]
 8015d7c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8015d80:	4607      	mov	r7, r0
 8015d82:	460c      	mov	r4, r1
 8015d84:	b10a      	cbz	r2, 8015d8a <_printf_common+0x26>
 8015d86:	3301      	adds	r3, #1
 8015d88:	6033      	str	r3, [r6, #0]
 8015d8a:	6823      	ldr	r3, [r4, #0]
 8015d8c:	0699      	lsls	r1, r3, #26
 8015d8e:	bf42      	ittt	mi
 8015d90:	6833      	ldrmi	r3, [r6, #0]
 8015d92:	3302      	addmi	r3, #2
 8015d94:	6033      	strmi	r3, [r6, #0]
 8015d96:	6825      	ldr	r5, [r4, #0]
 8015d98:	f015 0506 	ands.w	r5, r5, #6
 8015d9c:	d106      	bne.n	8015dac <_printf_common+0x48>
 8015d9e:	f104 0a19 	add.w	sl, r4, #25
 8015da2:	68e3      	ldr	r3, [r4, #12]
 8015da4:	6832      	ldr	r2, [r6, #0]
 8015da6:	1a9b      	subs	r3, r3, r2
 8015da8:	42ab      	cmp	r3, r5
 8015daa:	dc26      	bgt.n	8015dfa <_printf_common+0x96>
 8015dac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8015db0:	6822      	ldr	r2, [r4, #0]
 8015db2:	3b00      	subs	r3, #0
 8015db4:	bf18      	it	ne
 8015db6:	2301      	movne	r3, #1
 8015db8:	0692      	lsls	r2, r2, #26
 8015dba:	d42b      	bmi.n	8015e14 <_printf_common+0xb0>
 8015dbc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8015dc0:	4641      	mov	r1, r8
 8015dc2:	4638      	mov	r0, r7
 8015dc4:	47c8      	blx	r9
 8015dc6:	3001      	adds	r0, #1
 8015dc8:	d01e      	beq.n	8015e08 <_printf_common+0xa4>
 8015dca:	6823      	ldr	r3, [r4, #0]
 8015dcc:	6922      	ldr	r2, [r4, #16]
 8015dce:	f003 0306 	and.w	r3, r3, #6
 8015dd2:	2b04      	cmp	r3, #4
 8015dd4:	bf02      	ittt	eq
 8015dd6:	68e5      	ldreq	r5, [r4, #12]
 8015dd8:	6833      	ldreq	r3, [r6, #0]
 8015dda:	1aed      	subeq	r5, r5, r3
 8015ddc:	68a3      	ldr	r3, [r4, #8]
 8015dde:	bf0c      	ite	eq
 8015de0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8015de4:	2500      	movne	r5, #0
 8015de6:	4293      	cmp	r3, r2
 8015de8:	bfc4      	itt	gt
 8015dea:	1a9b      	subgt	r3, r3, r2
 8015dec:	18ed      	addgt	r5, r5, r3
 8015dee:	2600      	movs	r6, #0
 8015df0:	341a      	adds	r4, #26
 8015df2:	42b5      	cmp	r5, r6
 8015df4:	d11a      	bne.n	8015e2c <_printf_common+0xc8>
 8015df6:	2000      	movs	r0, #0
 8015df8:	e008      	b.n	8015e0c <_printf_common+0xa8>
 8015dfa:	2301      	movs	r3, #1
 8015dfc:	4652      	mov	r2, sl
 8015dfe:	4641      	mov	r1, r8
 8015e00:	4638      	mov	r0, r7
 8015e02:	47c8      	blx	r9
 8015e04:	3001      	adds	r0, #1
 8015e06:	d103      	bne.n	8015e10 <_printf_common+0xac>
 8015e08:	f04f 30ff 	mov.w	r0, #4294967295
 8015e0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015e10:	3501      	adds	r5, #1
 8015e12:	e7c6      	b.n	8015da2 <_printf_common+0x3e>
 8015e14:	18e1      	adds	r1, r4, r3
 8015e16:	1c5a      	adds	r2, r3, #1
 8015e18:	2030      	movs	r0, #48	@ 0x30
 8015e1a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8015e1e:	4422      	add	r2, r4
 8015e20:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8015e24:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8015e28:	3302      	adds	r3, #2
 8015e2a:	e7c7      	b.n	8015dbc <_printf_common+0x58>
 8015e2c:	2301      	movs	r3, #1
 8015e2e:	4622      	mov	r2, r4
 8015e30:	4641      	mov	r1, r8
 8015e32:	4638      	mov	r0, r7
 8015e34:	47c8      	blx	r9
 8015e36:	3001      	adds	r0, #1
 8015e38:	d0e6      	beq.n	8015e08 <_printf_common+0xa4>
 8015e3a:	3601      	adds	r6, #1
 8015e3c:	e7d9      	b.n	8015df2 <_printf_common+0x8e>
	...

08015e40 <_printf_i>:
 8015e40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8015e44:	7e0f      	ldrb	r7, [r1, #24]
 8015e46:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8015e48:	2f78      	cmp	r7, #120	@ 0x78
 8015e4a:	4691      	mov	r9, r2
 8015e4c:	4680      	mov	r8, r0
 8015e4e:	460c      	mov	r4, r1
 8015e50:	469a      	mov	sl, r3
 8015e52:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8015e56:	d807      	bhi.n	8015e68 <_printf_i+0x28>
 8015e58:	2f62      	cmp	r7, #98	@ 0x62
 8015e5a:	d80a      	bhi.n	8015e72 <_printf_i+0x32>
 8015e5c:	2f00      	cmp	r7, #0
 8015e5e:	f000 80d1 	beq.w	8016004 <_printf_i+0x1c4>
 8015e62:	2f58      	cmp	r7, #88	@ 0x58
 8015e64:	f000 80b8 	beq.w	8015fd8 <_printf_i+0x198>
 8015e68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8015e6c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8015e70:	e03a      	b.n	8015ee8 <_printf_i+0xa8>
 8015e72:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8015e76:	2b15      	cmp	r3, #21
 8015e78:	d8f6      	bhi.n	8015e68 <_printf_i+0x28>
 8015e7a:	a101      	add	r1, pc, #4	@ (adr r1, 8015e80 <_printf_i+0x40>)
 8015e7c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8015e80:	08015ed9 	.word	0x08015ed9
 8015e84:	08015eed 	.word	0x08015eed
 8015e88:	08015e69 	.word	0x08015e69
 8015e8c:	08015e69 	.word	0x08015e69
 8015e90:	08015e69 	.word	0x08015e69
 8015e94:	08015e69 	.word	0x08015e69
 8015e98:	08015eed 	.word	0x08015eed
 8015e9c:	08015e69 	.word	0x08015e69
 8015ea0:	08015e69 	.word	0x08015e69
 8015ea4:	08015e69 	.word	0x08015e69
 8015ea8:	08015e69 	.word	0x08015e69
 8015eac:	08015feb 	.word	0x08015feb
 8015eb0:	08015f17 	.word	0x08015f17
 8015eb4:	08015fa5 	.word	0x08015fa5
 8015eb8:	08015e69 	.word	0x08015e69
 8015ebc:	08015e69 	.word	0x08015e69
 8015ec0:	0801600d 	.word	0x0801600d
 8015ec4:	08015e69 	.word	0x08015e69
 8015ec8:	08015f17 	.word	0x08015f17
 8015ecc:	08015e69 	.word	0x08015e69
 8015ed0:	08015e69 	.word	0x08015e69
 8015ed4:	08015fad 	.word	0x08015fad
 8015ed8:	6833      	ldr	r3, [r6, #0]
 8015eda:	1d1a      	adds	r2, r3, #4
 8015edc:	681b      	ldr	r3, [r3, #0]
 8015ede:	6032      	str	r2, [r6, #0]
 8015ee0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8015ee4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8015ee8:	2301      	movs	r3, #1
 8015eea:	e09c      	b.n	8016026 <_printf_i+0x1e6>
 8015eec:	6833      	ldr	r3, [r6, #0]
 8015eee:	6820      	ldr	r0, [r4, #0]
 8015ef0:	1d19      	adds	r1, r3, #4
 8015ef2:	6031      	str	r1, [r6, #0]
 8015ef4:	0606      	lsls	r6, r0, #24
 8015ef6:	d501      	bpl.n	8015efc <_printf_i+0xbc>
 8015ef8:	681d      	ldr	r5, [r3, #0]
 8015efa:	e003      	b.n	8015f04 <_printf_i+0xc4>
 8015efc:	0645      	lsls	r5, r0, #25
 8015efe:	d5fb      	bpl.n	8015ef8 <_printf_i+0xb8>
 8015f00:	f9b3 5000 	ldrsh.w	r5, [r3]
 8015f04:	2d00      	cmp	r5, #0
 8015f06:	da03      	bge.n	8015f10 <_printf_i+0xd0>
 8015f08:	232d      	movs	r3, #45	@ 0x2d
 8015f0a:	426d      	negs	r5, r5
 8015f0c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8015f10:	4858      	ldr	r0, [pc, #352]	@ (8016074 <_printf_i+0x234>)
 8015f12:	230a      	movs	r3, #10
 8015f14:	e011      	b.n	8015f3a <_printf_i+0xfa>
 8015f16:	6821      	ldr	r1, [r4, #0]
 8015f18:	6833      	ldr	r3, [r6, #0]
 8015f1a:	0608      	lsls	r0, r1, #24
 8015f1c:	f853 5b04 	ldr.w	r5, [r3], #4
 8015f20:	d402      	bmi.n	8015f28 <_printf_i+0xe8>
 8015f22:	0649      	lsls	r1, r1, #25
 8015f24:	bf48      	it	mi
 8015f26:	b2ad      	uxthmi	r5, r5
 8015f28:	2f6f      	cmp	r7, #111	@ 0x6f
 8015f2a:	4852      	ldr	r0, [pc, #328]	@ (8016074 <_printf_i+0x234>)
 8015f2c:	6033      	str	r3, [r6, #0]
 8015f2e:	bf14      	ite	ne
 8015f30:	230a      	movne	r3, #10
 8015f32:	2308      	moveq	r3, #8
 8015f34:	2100      	movs	r1, #0
 8015f36:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8015f3a:	6866      	ldr	r6, [r4, #4]
 8015f3c:	60a6      	str	r6, [r4, #8]
 8015f3e:	2e00      	cmp	r6, #0
 8015f40:	db05      	blt.n	8015f4e <_printf_i+0x10e>
 8015f42:	6821      	ldr	r1, [r4, #0]
 8015f44:	432e      	orrs	r6, r5
 8015f46:	f021 0104 	bic.w	r1, r1, #4
 8015f4a:	6021      	str	r1, [r4, #0]
 8015f4c:	d04b      	beq.n	8015fe6 <_printf_i+0x1a6>
 8015f4e:	4616      	mov	r6, r2
 8015f50:	fbb5 f1f3 	udiv	r1, r5, r3
 8015f54:	fb03 5711 	mls	r7, r3, r1, r5
 8015f58:	5dc7      	ldrb	r7, [r0, r7]
 8015f5a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8015f5e:	462f      	mov	r7, r5
 8015f60:	42bb      	cmp	r3, r7
 8015f62:	460d      	mov	r5, r1
 8015f64:	d9f4      	bls.n	8015f50 <_printf_i+0x110>
 8015f66:	2b08      	cmp	r3, #8
 8015f68:	d10b      	bne.n	8015f82 <_printf_i+0x142>
 8015f6a:	6823      	ldr	r3, [r4, #0]
 8015f6c:	07df      	lsls	r7, r3, #31
 8015f6e:	d508      	bpl.n	8015f82 <_printf_i+0x142>
 8015f70:	6923      	ldr	r3, [r4, #16]
 8015f72:	6861      	ldr	r1, [r4, #4]
 8015f74:	4299      	cmp	r1, r3
 8015f76:	bfde      	ittt	le
 8015f78:	2330      	movle	r3, #48	@ 0x30
 8015f7a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8015f7e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8015f82:	1b92      	subs	r2, r2, r6
 8015f84:	6122      	str	r2, [r4, #16]
 8015f86:	f8cd a000 	str.w	sl, [sp]
 8015f8a:	464b      	mov	r3, r9
 8015f8c:	aa03      	add	r2, sp, #12
 8015f8e:	4621      	mov	r1, r4
 8015f90:	4640      	mov	r0, r8
 8015f92:	f7ff fee7 	bl	8015d64 <_printf_common>
 8015f96:	3001      	adds	r0, #1
 8015f98:	d14a      	bne.n	8016030 <_printf_i+0x1f0>
 8015f9a:	f04f 30ff 	mov.w	r0, #4294967295
 8015f9e:	b004      	add	sp, #16
 8015fa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015fa4:	6823      	ldr	r3, [r4, #0]
 8015fa6:	f043 0320 	orr.w	r3, r3, #32
 8015faa:	6023      	str	r3, [r4, #0]
 8015fac:	4832      	ldr	r0, [pc, #200]	@ (8016078 <_printf_i+0x238>)
 8015fae:	2778      	movs	r7, #120	@ 0x78
 8015fb0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8015fb4:	6823      	ldr	r3, [r4, #0]
 8015fb6:	6831      	ldr	r1, [r6, #0]
 8015fb8:	061f      	lsls	r7, r3, #24
 8015fba:	f851 5b04 	ldr.w	r5, [r1], #4
 8015fbe:	d402      	bmi.n	8015fc6 <_printf_i+0x186>
 8015fc0:	065f      	lsls	r7, r3, #25
 8015fc2:	bf48      	it	mi
 8015fc4:	b2ad      	uxthmi	r5, r5
 8015fc6:	6031      	str	r1, [r6, #0]
 8015fc8:	07d9      	lsls	r1, r3, #31
 8015fca:	bf44      	itt	mi
 8015fcc:	f043 0320 	orrmi.w	r3, r3, #32
 8015fd0:	6023      	strmi	r3, [r4, #0]
 8015fd2:	b11d      	cbz	r5, 8015fdc <_printf_i+0x19c>
 8015fd4:	2310      	movs	r3, #16
 8015fd6:	e7ad      	b.n	8015f34 <_printf_i+0xf4>
 8015fd8:	4826      	ldr	r0, [pc, #152]	@ (8016074 <_printf_i+0x234>)
 8015fda:	e7e9      	b.n	8015fb0 <_printf_i+0x170>
 8015fdc:	6823      	ldr	r3, [r4, #0]
 8015fde:	f023 0320 	bic.w	r3, r3, #32
 8015fe2:	6023      	str	r3, [r4, #0]
 8015fe4:	e7f6      	b.n	8015fd4 <_printf_i+0x194>
 8015fe6:	4616      	mov	r6, r2
 8015fe8:	e7bd      	b.n	8015f66 <_printf_i+0x126>
 8015fea:	6833      	ldr	r3, [r6, #0]
 8015fec:	6825      	ldr	r5, [r4, #0]
 8015fee:	6961      	ldr	r1, [r4, #20]
 8015ff0:	1d18      	adds	r0, r3, #4
 8015ff2:	6030      	str	r0, [r6, #0]
 8015ff4:	062e      	lsls	r6, r5, #24
 8015ff6:	681b      	ldr	r3, [r3, #0]
 8015ff8:	d501      	bpl.n	8015ffe <_printf_i+0x1be>
 8015ffa:	6019      	str	r1, [r3, #0]
 8015ffc:	e002      	b.n	8016004 <_printf_i+0x1c4>
 8015ffe:	0668      	lsls	r0, r5, #25
 8016000:	d5fb      	bpl.n	8015ffa <_printf_i+0x1ba>
 8016002:	8019      	strh	r1, [r3, #0]
 8016004:	2300      	movs	r3, #0
 8016006:	6123      	str	r3, [r4, #16]
 8016008:	4616      	mov	r6, r2
 801600a:	e7bc      	b.n	8015f86 <_printf_i+0x146>
 801600c:	6833      	ldr	r3, [r6, #0]
 801600e:	1d1a      	adds	r2, r3, #4
 8016010:	6032      	str	r2, [r6, #0]
 8016012:	681e      	ldr	r6, [r3, #0]
 8016014:	6862      	ldr	r2, [r4, #4]
 8016016:	2100      	movs	r1, #0
 8016018:	4630      	mov	r0, r6
 801601a:	f7ea f969 	bl	80002f0 <memchr>
 801601e:	b108      	cbz	r0, 8016024 <_printf_i+0x1e4>
 8016020:	1b80      	subs	r0, r0, r6
 8016022:	6060      	str	r0, [r4, #4]
 8016024:	6863      	ldr	r3, [r4, #4]
 8016026:	6123      	str	r3, [r4, #16]
 8016028:	2300      	movs	r3, #0
 801602a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801602e:	e7aa      	b.n	8015f86 <_printf_i+0x146>
 8016030:	6923      	ldr	r3, [r4, #16]
 8016032:	4632      	mov	r2, r6
 8016034:	4649      	mov	r1, r9
 8016036:	4640      	mov	r0, r8
 8016038:	47d0      	blx	sl
 801603a:	3001      	adds	r0, #1
 801603c:	d0ad      	beq.n	8015f9a <_printf_i+0x15a>
 801603e:	6823      	ldr	r3, [r4, #0]
 8016040:	079b      	lsls	r3, r3, #30
 8016042:	d413      	bmi.n	801606c <_printf_i+0x22c>
 8016044:	68e0      	ldr	r0, [r4, #12]
 8016046:	9b03      	ldr	r3, [sp, #12]
 8016048:	4298      	cmp	r0, r3
 801604a:	bfb8      	it	lt
 801604c:	4618      	movlt	r0, r3
 801604e:	e7a6      	b.n	8015f9e <_printf_i+0x15e>
 8016050:	2301      	movs	r3, #1
 8016052:	4632      	mov	r2, r6
 8016054:	4649      	mov	r1, r9
 8016056:	4640      	mov	r0, r8
 8016058:	47d0      	blx	sl
 801605a:	3001      	adds	r0, #1
 801605c:	d09d      	beq.n	8015f9a <_printf_i+0x15a>
 801605e:	3501      	adds	r5, #1
 8016060:	68e3      	ldr	r3, [r4, #12]
 8016062:	9903      	ldr	r1, [sp, #12]
 8016064:	1a5b      	subs	r3, r3, r1
 8016066:	42ab      	cmp	r3, r5
 8016068:	dcf2      	bgt.n	8016050 <_printf_i+0x210>
 801606a:	e7eb      	b.n	8016044 <_printf_i+0x204>
 801606c:	2500      	movs	r5, #0
 801606e:	f104 0619 	add.w	r6, r4, #25
 8016072:	e7f5      	b.n	8016060 <_printf_i+0x220>
 8016074:	08016faa 	.word	0x08016faa
 8016078:	08016fbb 	.word	0x08016fbb

0801607c <memmove>:
 801607c:	4288      	cmp	r0, r1
 801607e:	b510      	push	{r4, lr}
 8016080:	eb01 0402 	add.w	r4, r1, r2
 8016084:	d902      	bls.n	801608c <memmove+0x10>
 8016086:	4284      	cmp	r4, r0
 8016088:	4623      	mov	r3, r4
 801608a:	d807      	bhi.n	801609c <memmove+0x20>
 801608c:	1e43      	subs	r3, r0, #1
 801608e:	42a1      	cmp	r1, r4
 8016090:	d008      	beq.n	80160a4 <memmove+0x28>
 8016092:	f811 2b01 	ldrb.w	r2, [r1], #1
 8016096:	f803 2f01 	strb.w	r2, [r3, #1]!
 801609a:	e7f8      	b.n	801608e <memmove+0x12>
 801609c:	4402      	add	r2, r0
 801609e:	4601      	mov	r1, r0
 80160a0:	428a      	cmp	r2, r1
 80160a2:	d100      	bne.n	80160a6 <memmove+0x2a>
 80160a4:	bd10      	pop	{r4, pc}
 80160a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80160aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80160ae:	e7f7      	b.n	80160a0 <memmove+0x24>

080160b0 <_sbrk_r>:
 80160b0:	b538      	push	{r3, r4, r5, lr}
 80160b2:	4d06      	ldr	r5, [pc, #24]	@ (80160cc <_sbrk_r+0x1c>)
 80160b4:	2300      	movs	r3, #0
 80160b6:	4604      	mov	r4, r0
 80160b8:	4608      	mov	r0, r1
 80160ba:	602b      	str	r3, [r5, #0]
 80160bc:	f7ed f918 	bl	80032f0 <_sbrk>
 80160c0:	1c43      	adds	r3, r0, #1
 80160c2:	d102      	bne.n	80160ca <_sbrk_r+0x1a>
 80160c4:	682b      	ldr	r3, [r5, #0]
 80160c6:	b103      	cbz	r3, 80160ca <_sbrk_r+0x1a>
 80160c8:	6023      	str	r3, [r4, #0]
 80160ca:	bd38      	pop	{r3, r4, r5, pc}
 80160cc:	24003278 	.word	0x24003278

080160d0 <_realloc_r>:
 80160d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80160d4:	4607      	mov	r7, r0
 80160d6:	4614      	mov	r4, r2
 80160d8:	460d      	mov	r5, r1
 80160da:	b921      	cbnz	r1, 80160e6 <_realloc_r+0x16>
 80160dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80160e0:	4611      	mov	r1, r2
 80160e2:	f7ff bbc3 	b.w	801586c <_malloc_r>
 80160e6:	b92a      	cbnz	r2, 80160f4 <_realloc_r+0x24>
 80160e8:	f7ff fb54 	bl	8015794 <_free_r>
 80160ec:	4625      	mov	r5, r4
 80160ee:	4628      	mov	r0, r5
 80160f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80160f4:	f000 f81a 	bl	801612c <_malloc_usable_size_r>
 80160f8:	4284      	cmp	r4, r0
 80160fa:	4606      	mov	r6, r0
 80160fc:	d802      	bhi.n	8016104 <_realloc_r+0x34>
 80160fe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8016102:	d8f4      	bhi.n	80160ee <_realloc_r+0x1e>
 8016104:	4621      	mov	r1, r4
 8016106:	4638      	mov	r0, r7
 8016108:	f7ff fbb0 	bl	801586c <_malloc_r>
 801610c:	4680      	mov	r8, r0
 801610e:	b908      	cbnz	r0, 8016114 <_realloc_r+0x44>
 8016110:	4645      	mov	r5, r8
 8016112:	e7ec      	b.n	80160ee <_realloc_r+0x1e>
 8016114:	42b4      	cmp	r4, r6
 8016116:	4622      	mov	r2, r4
 8016118:	4629      	mov	r1, r5
 801611a:	bf28      	it	cs
 801611c:	4632      	movcs	r2, r6
 801611e:	f7ff fb2b 	bl	8015778 <memcpy>
 8016122:	4629      	mov	r1, r5
 8016124:	4638      	mov	r0, r7
 8016126:	f7ff fb35 	bl	8015794 <_free_r>
 801612a:	e7f1      	b.n	8016110 <_realloc_r+0x40>

0801612c <_malloc_usable_size_r>:
 801612c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016130:	1f18      	subs	r0, r3, #4
 8016132:	2b00      	cmp	r3, #0
 8016134:	bfbc      	itt	lt
 8016136:	580b      	ldrlt	r3, [r1, r0]
 8016138:	18c0      	addlt	r0, r0, r3
 801613a:	4770      	bx	lr

0801613c <_init>:
 801613c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801613e:	bf00      	nop
 8016140:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016142:	bc08      	pop	{r3}
 8016144:	469e      	mov	lr, r3
 8016146:	4770      	bx	lr

08016148 <_fini>:
 8016148:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801614a:	bf00      	nop
 801614c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801614e:	bc08      	pop	{r3}
 8016150:	469e      	mov	lr, r3
 8016152:	4770      	bx	lr
