{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745764212604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745764212604 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 27 17:30:12 2025 " "Processing started: Sun Apr 27 17:30:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745764212604 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745764212604 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gpu -c gpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off gpu -c gpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745764212604 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745764213123 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745764213123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/vga_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745764219305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745764219305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745764219306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745764219306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scheduler.v 1 1 " "Found 1 design units, including 1 entities, in source file scheduler.v" { { "Info" "ISGN_ENTITY_NAME" "1 scheduler " "Found entity 1: scheduler" {  } { { "scheduler.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/scheduler.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745764219307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745764219307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sched_def.v 0 0 " "Found 0 design units, including 0 entities, in source file sched_def.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745764219308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "round_robin.v 1 1 " "Found 1 design units, including 1 entities, in source file round_robin.v" { { "Info" "ISGN_ENTITY_NAME" "1 round_robin " "Found entity 1: round_robin" {  } { { "round_robin.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/round_robin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745764219308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745764219308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudo_asm.v 0 0 " "Found 0 design units, including 0 entities, in source file pseudo_asm.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745764219309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "load_asm.v 1 1 " "Found 1 design units, including 1 entities, in source file load_asm.v" { { "Info" "ISGN_ENTITY_NAME" "1 load_asm " "Found entity 1: load_asm" {  } { { "load_asm.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/load_asm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745764219311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745764219311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu_core_1.v 1 1 " "Found 1 design units, including 1 entities, in source file gpu_core_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpu_core_1 " "Found entity 1: gpu_core_1" {  } { { "gpu_core_1.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745764219312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745764219312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu.v 1 1 " "Found 1 design units, including 1 entities, in source file gpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpu " "Found entity 1: gpu" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745764219313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745764219313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_div2.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_div2.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_div2 " "Found entity 1: freq_div2" {  } { { "freq_div2.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/freq_div2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745764219314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745764219314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.v 1 1 " "Found 1 design units, including 1 entities, in source file button.v" { { "Info" "ISGN_ENTITY_NAME" "1 button " "Found entity 1: button" {  } { { "button.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/button.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745764219315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745764219315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bank_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file bank_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 bank_arbiter " "Found entity 1: bank_arbiter" {  } { { "bank_arbiter.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/bank_arbiter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745764219316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745764219316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bank.v 1 1 " "Found 1 design units, including 1 entities, in source file bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 bank " "Found entity 1: bank" {  } { { "bank.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/bank.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745764219316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745764219316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file gen_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_addr " "Found entity 1: gen_addr" {  } { { "gen_addr.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gen_addr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745764219317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745764219317 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "gpu " "Elaborating entity \"gpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745764219344 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "input_addr gpu.v(9) " "Output port \"input_addr\" at gpu.v(9) has no driver" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745764219354 "|gpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mem_cke gpu.v(17) " "Output port \"mem_cke\" at gpu.v(17) has no driver" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745764219354 "|gpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button button:rst_but " "Elaborating entity \"button\" for hierarchy \"button:rst_but\"" {  } { { "gpu.v" "rst_but" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745764219355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpu_core_1 gpu_core_1:gen_cores\[0\].gpu_core_i " "Elaborating entity \"gpu_core_1\" for hierarchy \"gpu_core_1:gen_cores\[0\].gpu_core_i\"" {  } { { "gpu.v" "gen_cores\[0\].gpu_core_i" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745764219356 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B_M gpu_core_1.v(42) " "Verilog HDL or VHDL warning at gpu_core_1.v(42): object \"B_M\" assigned a value but never read" {  } { { "gpu_core_1.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745764219359 "|gpu|gpu_core_1:gen_cores[0].gpu_core_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RF_0 gpu_core_1.v(70) " "Verilog HDL or VHDL warning at gpu_core_1.v(70): object \"RF_0\" assigned a value but never read" {  } { { "gpu_core_1.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745764219359 "|gpu|gpu_core_1:gen_cores[0].gpu_core_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RF_1 gpu_core_1.v(71) " "Verilog HDL or VHDL warning at gpu_core_1.v(71): object \"RF_1\" assigned a value but never read" {  } { { "gpu_core_1.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745764219359 "|gpu|gpu_core_1:gen_cores[0].gpu_core_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RF_2 gpu_core_1.v(72) " "Verilog HDL or VHDL warning at gpu_core_1.v(72): object \"RF_2\" assigned a value but never read" {  } { { "gpu_core_1.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745764219359 "|gpu|gpu_core_1:gen_cores[0].gpu_core_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RF_3 gpu_core_1.v(73) " "Verilog HDL or VHDL warning at gpu_core_1.v(73): object \"RF_3\" assigned a value but never read" {  } { { "gpu_core_1.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745764219359 "|gpu|gpu_core_1:gen_cores[0].gpu_core_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RF_4 gpu_core_1.v(74) " "Verilog HDL or VHDL warning at gpu_core_1.v(74): object \"RF_4\" assigned a value but never read" {  } { { "gpu_core_1.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745764219359 "|gpu|gpu_core_1:gen_cores[0].gpu_core_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RF_5 gpu_core_1.v(75) " "Verilog HDL or VHDL warning at gpu_core_1.v(75): object \"RF_5\" assigned a value but never read" {  } { { "gpu_core_1.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745764219359 "|gpu|gpu_core_1:gen_cores[0].gpu_core_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RF_6 gpu_core_1.v(76) " "Verilog HDL or VHDL warning at gpu_core_1.v(76): object \"RF_6\" assigned a value but never read" {  } { { "gpu_core_1.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745764219359 "|gpu|gpu_core_1:gen_cores[0].gpu_core_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RF_7 gpu_core_1.v(77) " "Verilog HDL or VHDL warning at gpu_core_1.v(77): object \"RF_7\" assigned a value but never read" {  } { { "gpu_core_1.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745764219359 "|gpu|gpu_core_1:gen_cores[0].gpu_core_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RF_8 gpu_core_1.v(78) " "Verilog HDL or VHDL warning at gpu_core_1.v(78): object \"RF_8\" assigned a value but never read" {  } { { "gpu_core_1.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745764219359 "|gpu|gpu_core_1:gen_cores[0].gpu_core_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RF_9 gpu_core_1.v(79) " "Verilog HDL or VHDL warning at gpu_core_1.v(79): object \"RF_9\" assigned a value but never read" {  } { { "gpu_core_1.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745764219359 "|gpu|gpu_core_1:gen_cores[0].gpu_core_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RF_10 gpu_core_1.v(80) " "Verilog HDL or VHDL warning at gpu_core_1.v(80): object \"RF_10\" assigned a value but never read" {  } { { "gpu_core_1.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745764219360 "|gpu|gpu_core_1:gen_cores[0].gpu_core_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RF_11 gpu_core_1.v(81) " "Verilog HDL or VHDL warning at gpu_core_1.v(81): object \"RF_11\" assigned a value but never read" {  } { { "gpu_core_1.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745764219360 "|gpu|gpu_core_1:gen_cores[0].gpu_core_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RF_12 gpu_core_1.v(82) " "Verilog HDL or VHDL warning at gpu_core_1.v(82): object \"RF_12\" assigned a value but never read" {  } { { "gpu_core_1.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745764219360 "|gpu|gpu_core_1:gen_cores[0].gpu_core_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RF_13 gpu_core_1.v(83) " "Verilog HDL or VHDL warning at gpu_core_1.v(83): object \"RF_13\" assigned a value but never read" {  } { { "gpu_core_1.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745764219360 "|gpu|gpu_core_1:gen_cores[0].gpu_core_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RF_14 gpu_core_1.v(84) " "Verilog HDL or VHDL warning at gpu_core_1.v(84): object \"RF_14\" assigned a value but never read" {  } { { "gpu_core_1.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745764219360 "|gpu|gpu_core_1:gen_cores[0].gpu_core_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RF_15 gpu_core_1.v(85) " "Verilog HDL or VHDL warning at gpu_core_1.v(85): object \"RF_15\" assigned a value but never read" {  } { { "gpu_core_1.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745764219360 "|gpu|gpu_core_1:gen_cores[0].gpu_core_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 gpu_core_1.v(63) " "Verilog HDL assignment warning at gpu_core_1.v(63): truncated value with size 32 to match size of target (1)" {  } { { "gpu_core_1.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745764219360 "|gpu|gpu_core_1:gen_cores[0].gpu_core_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 gpu_core_1.v(116) " "Verilog HDL assignment warning at gpu_core_1.v(116): truncated value with size 32 to match size of target (5)" {  } { { "gpu_core_1.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745764219360 "|gpu|gpu_core_1:gen_cores[0].gpu_core_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gpu_core_1.v(225) " "Verilog HDL assignment warning at gpu_core_1.v(225): truncated value with size 32 to match size of target (4)" {  } { { "gpu_core_1.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745764219360 "|gpu|gpu_core_1:gen_cores[0].gpu_core_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 gpu_core_1.v(265) " "Verilog HDL assignment warning at gpu_core_1.v(265): truncated value with size 32 to match size of target (5)" {  } { { "gpu_core_1.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745764219360 "|gpu|gpu_core_1:gen_cores[0].gpu_core_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gpu_core_1.v(297) " "Verilog HDL assignment warning at gpu_core_1.v(297): truncated value with size 32 to match size of target (4)" {  } { { "gpu_core_1.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745764219360 "|gpu|gpu_core_1:gen_cores[0].gpu_core_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 gpu_core_1.v(326) " "Verilog HDL assignment warning at gpu_core_1.v(326): truncated value with size 12 to match size of target (8)" {  } { { "gpu_core_1.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745764219360 "|gpu|gpu_core_1:gen_cores[0].gpu_core_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 gpu_core_1.v(460) " "Verilog HDL assignment warning at gpu_core_1.v(460): truncated value with size 12 to match size of target (8)" {  } { { "gpu_core_1.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745764219360 "|gpu|gpu_core_1:gen_cores[0].gpu_core_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 gpu_core_1.v(465) " "Verilog HDL assignment warning at gpu_core_1.v(465): truncated value with size 12 to match size of target (8)" {  } { { "gpu_core_1.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745764219360 "|gpu|gpu_core_1:gen_cores[0].gpu_core_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bank_arbiter bank_arbiter:gen_bank_arbiters\[0\].arbiter_i " "Elaborating entity \"bank_arbiter\" for hierarchy \"bank_arbiter:gen_bank_arbiters\[0\].arbiter_i\"" {  } { { "gpu.v" "gen_bank_arbiters\[0\].arbiter_i" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745764219385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "round_robin bank_arbiter:gen_bank_arbiters\[0\].arbiter_i\|round_robin:round_robin " "Elaborating entity \"round_robin\" for hierarchy \"bank_arbiter:gen_bank_arbiters\[0\].arbiter_i\|round_robin:round_robin\"" {  } { { "bank_arbiter.v" "round_robin" { Text "D:/intelFPGA_lite/20.1/gpu/bank_arbiter.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745764219387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bank bank_arbiter:gen_bank_arbiters\[0\].arbiter_i\|bank:bank " "Elaborating entity \"bank\" for hierarchy \"bank_arbiter:gen_bank_arbiters\[0\].arbiter_i\|bank:bank\"" {  } { { "bank_arbiter.v" "bank" { Text "D:/intelFPGA_lite/20.1/gpu/bank_arbiter.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745764219388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:vga " "Elaborating entity \"vga\" for hierarchy \"vga:vga\"" {  } { { "gpu.v" "vga" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745764219462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga:vga\|vga_sync:vga_sync_unit " "Elaborating entity \"vga_sync\" for hierarchy \"vga:vga\|vga_sync:vga_sync_unit\"" {  } { { "vga.v" "vga_sync_unit" { Text "D:/intelFPGA_lite/20.1/gpu/vga.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745764219462 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_sync.v(74) " "Verilog HDL assignment warning at vga_sync.v(74): truncated value with size 32 to match size of target (10)" {  } { { "vga_sync.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/vga_sync.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745764219463 "|gpu|vga:vga|vga_sync:vga_sync_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_sync.v(78) " "Verilog HDL assignment warning at vga_sync.v(78): truncated value with size 32 to match size of target (10)" {  } { { "vga_sync.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/vga_sync.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745764219463 "|gpu|vga:vga|vga_sync:vga_sync_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_addr vga:vga\|gen_addr:gen_addr_unit " "Elaborating entity \"gen_addr\" for hierarchy \"vga:vga\|gen_addr:gen_addr_unit\"" {  } { { "vga.v" "gen_addr_unit" { Text "D:/intelFPGA_lite/20.1/gpu/vga.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745764219464 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_addr_pulse gen_addr.v(50) " "Verilog HDL or VHDL warning at gen_addr.v(50): object \"reset_addr_pulse\" assigned a value but never read" {  } { { "gen_addr.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gen_addr.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745764219465 "|gpu|vga:vga|gen_addr:gen_addr_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 gen_addr.v(75) " "Verilog HDL assignment warning at gen_addr.v(75): truncated value with size 32 to match size of target (3)" {  } { { "gen_addr.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gen_addr.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745764219465 "|gpu|vga:vga|gen_addr:gen_addr_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 gen_addr.v(93) " "Verilog HDL assignment warning at gen_addr.v(93): truncated value with size 32 to match size of target (10)" {  } { { "gen_addr.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gen_addr.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745764219465 "|gpu|vga:vga|gen_addr:gen_addr_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 gen_addr.v(113) " "Verilog HDL assignment warning at gen_addr.v(113): truncated value with size 32 to match size of target (10)" {  } { { "gen_addr.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gen_addr.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745764219465 "|gpu|vga:vga|gen_addr:gen_addr_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scheduler scheduler:gpu_scheduler " "Elaborating entity \"scheduler\" for hierarchy \"scheduler:gpu_scheduler\"" {  } { { "gpu.v" "gpu_scheduler" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745764219465 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp scheduler.v(97) " "Verilog HDL or VHDL warning at scheduler.v(97): object \"tmp\" assigned a value but never read" {  } { { "scheduler.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/scheduler.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745764219480 "|gpu|scheduler:gpu_scheduler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 2 scheduler.v(116) " "Verilog HDL assignment warning at scheduler.v(116): truncated value with size 16 to match size of target (2)" {  } { { "scheduler.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/scheduler.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745764219480 "|gpu|scheduler:gpu_scheduler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 scheduler.v(223) " "Verilog HDL assignment warning at scheduler.v(223): truncated value with size 32 to match size of target (1)" {  } { { "scheduler.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/scheduler.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745764219480 "|gpu|scheduler:gpu_scheduler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 scheduler.v(235) " "Verilog HDL assignment warning at scheduler.v(235): truncated value with size 32 to match size of target (1)" {  } { { "scheduler.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/scheduler.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745764219480 "|gpu|scheduler:gpu_scheduler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 scheduler.v(245) " "Verilog HDL assignment warning at scheduler.v(245): truncated value with size 32 to match size of target (1)" {  } { { "scheduler.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/scheduler.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745764219480 "|gpu|scheduler:gpu_scheduler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 scheduler.v(256) " "Verilog HDL assignment warning at scheduler.v(256): truncated value with size 32 to match size of target (1)" {  } { { "scheduler.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/scheduler.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745764219480 "|gpu|scheduler:gpu_scheduler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 scheduler.v(273) " "Verilog HDL assignment warning at scheduler.v(273): truncated value with size 32 to match size of target (10)" {  } { { "scheduler.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/scheduler.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745764219480 "|gpu|scheduler:gpu_scheduler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 scheduler.v(288) " "Verilog HDL assignment warning at scheduler.v(288): truncated value with size 32 to match size of target (6)" {  } { { "scheduler.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/scheduler.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745764219480 "|gpu|scheduler:gpu_scheduler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 scheduler.v(305) " "Verilog HDL assignment warning at scheduler.v(305): truncated value with size 16 to match size of target (6)" {  } { { "scheduler.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/scheduler.v" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745764219480 "|gpu|scheduler:gpu_scheduler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_asm scheduler:gpu_scheduler\|load_asm:load_asm " "Elaborating entity \"load_asm\" for hierarchy \"scheduler:gpu_scheduler\|load_asm:load_asm\"" {  } { { "scheduler.v" "load_asm" { Text "D:/intelFPGA_lite/20.1/gpu/scheduler.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745764219481 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "gpu_core_1:gen_cores\[15\].gpu_core_i\|ins_mem_rtl_0 " "Inferred dual-clock RAM node \"gpu_core_1:gen_cores\[15\].gpu_core_i\|ins_mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1745764246422 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "gpu_core_1:gen_cores\[14\].gpu_core_i\|ins_mem_rtl_0 " "Inferred dual-clock RAM node \"gpu_core_1:gen_cores\[14\].gpu_core_i\|ins_mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1745764246423 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "gpu_core_1:gen_cores\[13\].gpu_core_i\|ins_mem_rtl_0 " "Inferred dual-clock RAM node \"gpu_core_1:gen_cores\[13\].gpu_core_i\|ins_mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1745764246423 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "gpu_core_1:gen_cores\[12\].gpu_core_i\|ins_mem_rtl_0 " "Inferred dual-clock RAM node \"gpu_core_1:gen_cores\[12\].gpu_core_i\|ins_mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1745764246423 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "gpu_core_1:gen_cores\[11\].gpu_core_i\|ins_mem_rtl_0 " "Inferred dual-clock RAM node \"gpu_core_1:gen_cores\[11\].gpu_core_i\|ins_mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1745764246423 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "gpu_core_1:gen_cores\[10\].gpu_core_i\|ins_mem_rtl_0 " "Inferred dual-clock RAM node \"gpu_core_1:gen_cores\[10\].gpu_core_i\|ins_mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1745764246423 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "gpu_core_1:gen_cores\[9\].gpu_core_i\|ins_mem_rtl_0 " "Inferred dual-clock RAM node \"gpu_core_1:gen_cores\[9\].gpu_core_i\|ins_mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1745764246424 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "gpu_core_1:gen_cores\[8\].gpu_core_i\|ins_mem_rtl_0 " "Inferred dual-clock RAM node \"gpu_core_1:gen_cores\[8\].gpu_core_i\|ins_mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1745764246424 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "gpu_core_1:gen_cores\[7\].gpu_core_i\|ins_mem_rtl_0 " "Inferred dual-clock RAM node \"gpu_core_1:gen_cores\[7\].gpu_core_i\|ins_mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1745764246424 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "gpu_core_1:gen_cores\[6\].gpu_core_i\|ins_mem_rtl_0 " "Inferred dual-clock RAM node \"gpu_core_1:gen_cores\[6\].gpu_core_i\|ins_mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1745764246424 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "gpu_core_1:gen_cores\[5\].gpu_core_i\|ins_mem_rtl_0 " "Inferred dual-clock RAM node \"gpu_core_1:gen_cores\[5\].gpu_core_i\|ins_mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1745764246424 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "gpu_core_1:gen_cores\[4\].gpu_core_i\|ins_mem_rtl_0 " "Inferred dual-clock RAM node \"gpu_core_1:gen_cores\[4\].gpu_core_i\|ins_mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1745764246424 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "gpu_core_1:gen_cores\[3\].gpu_core_i\|ins_mem_rtl_0 " "Inferred dual-clock RAM node \"gpu_core_1:gen_cores\[3\].gpu_core_i\|ins_mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1745764246424 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "gpu_core_1:gen_cores\[2\].gpu_core_i\|ins_mem_rtl_0 " "Inferred dual-clock RAM node \"gpu_core_1:gen_cores\[2\].gpu_core_i\|ins_mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1745764246424 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "gpu_core_1:gen_cores\[1\].gpu_core_i\|ins_mem_rtl_0 " "Inferred dual-clock RAM node \"gpu_core_1:gen_cores\[1\].gpu_core_i\|ins_mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1745764246425 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "gpu_core_1:gen_cores\[0\].gpu_core_i\|ins_mem_rtl_0 " "Inferred dual-clock RAM node \"gpu_core_1:gen_cores\[0\].gpu_core_i\|ins_mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1745764246425 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "16 " "Found 16 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "gpu_core_1:gen_cores\[15\].gpu_core_i\|ins_mem " "RAM logic \"gpu_core_1:gen_cores\[15\].gpu_core_i\|ins_mem\" is uninferred due to asynchronous read logic" {  } { { "gpu_core_1.v" "ins_mem" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1745764246425 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "gpu_core_1:gen_cores\[14\].gpu_core_i\|ins_mem " "RAM logic \"gpu_core_1:gen_cores\[14\].gpu_core_i\|ins_mem\" is uninferred due to asynchronous read logic" {  } { { "gpu_core_1.v" "ins_mem" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1745764246425 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "gpu_core_1:gen_cores\[13\].gpu_core_i\|ins_mem " "RAM logic \"gpu_core_1:gen_cores\[13\].gpu_core_i\|ins_mem\" is uninferred due to asynchronous read logic" {  } { { "gpu_core_1.v" "ins_mem" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1745764246425 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "gpu_core_1:gen_cores\[12\].gpu_core_i\|ins_mem " "RAM logic \"gpu_core_1:gen_cores\[12\].gpu_core_i\|ins_mem\" is uninferred due to asynchronous read logic" {  } { { "gpu_core_1.v" "ins_mem" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1745764246425 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "gpu_core_1:gen_cores\[11\].gpu_core_i\|ins_mem " "RAM logic \"gpu_core_1:gen_cores\[11\].gpu_core_i\|ins_mem\" is uninferred due to asynchronous read logic" {  } { { "gpu_core_1.v" "ins_mem" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1745764246425 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "gpu_core_1:gen_cores\[10\].gpu_core_i\|ins_mem " "RAM logic \"gpu_core_1:gen_cores\[10\].gpu_core_i\|ins_mem\" is uninferred due to asynchronous read logic" {  } { { "gpu_core_1.v" "ins_mem" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1745764246425 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "gpu_core_1:gen_cores\[9\].gpu_core_i\|ins_mem " "RAM logic \"gpu_core_1:gen_cores\[9\].gpu_core_i\|ins_mem\" is uninferred due to asynchronous read logic" {  } { { "gpu_core_1.v" "ins_mem" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1745764246425 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "gpu_core_1:gen_cores\[8\].gpu_core_i\|ins_mem " "RAM logic \"gpu_core_1:gen_cores\[8\].gpu_core_i\|ins_mem\" is uninferred due to asynchronous read logic" {  } { { "gpu_core_1.v" "ins_mem" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1745764246425 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "gpu_core_1:gen_cores\[7\].gpu_core_i\|ins_mem " "RAM logic \"gpu_core_1:gen_cores\[7\].gpu_core_i\|ins_mem\" is uninferred due to asynchronous read logic" {  } { { "gpu_core_1.v" "ins_mem" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1745764246425 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "gpu_core_1:gen_cores\[6\].gpu_core_i\|ins_mem " "RAM logic \"gpu_core_1:gen_cores\[6\].gpu_core_i\|ins_mem\" is uninferred due to asynchronous read logic" {  } { { "gpu_core_1.v" "ins_mem" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1745764246425 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "gpu_core_1:gen_cores\[5\].gpu_core_i\|ins_mem " "RAM logic \"gpu_core_1:gen_cores\[5\].gpu_core_i\|ins_mem\" is uninferred due to asynchronous read logic" {  } { { "gpu_core_1.v" "ins_mem" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1745764246425 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "gpu_core_1:gen_cores\[4\].gpu_core_i\|ins_mem " "RAM logic \"gpu_core_1:gen_cores\[4\].gpu_core_i\|ins_mem\" is uninferred due to asynchronous read logic" {  } { { "gpu_core_1.v" "ins_mem" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1745764246425 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "gpu_core_1:gen_cores\[3\].gpu_core_i\|ins_mem " "RAM logic \"gpu_core_1:gen_cores\[3\].gpu_core_i\|ins_mem\" is uninferred due to asynchronous read logic" {  } { { "gpu_core_1.v" "ins_mem" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1745764246425 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "gpu_core_1:gen_cores\[2\].gpu_core_i\|ins_mem " "RAM logic \"gpu_core_1:gen_cores\[2\].gpu_core_i\|ins_mem\" is uninferred due to asynchronous read logic" {  } { { "gpu_core_1.v" "ins_mem" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1745764246425 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "gpu_core_1:gen_cores\[1\].gpu_core_i\|ins_mem " "RAM logic \"gpu_core_1:gen_cores\[1\].gpu_core_i\|ins_mem\" is uninferred due to asynchronous read logic" {  } { { "gpu_core_1.v" "ins_mem" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1745764246425 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "gpu_core_1:gen_cores\[0\].gpu_core_i\|ins_mem " "RAM logic \"gpu_core_1:gen_cores\[0\].gpu_core_i\|ins_mem\" is uninferred due to asynchronous read logic" {  } { { "gpu_core_1.v" "ins_mem" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1745764246425 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1745764246425 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "gpu_core_1:gen_cores\[15\].gpu_core_i\|ins_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"gpu_core_1:gen_cores\[15\].gpu_core_i\|ins_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "gpu_core_1:gen_cores\[14\].gpu_core_i\|ins_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"gpu_core_1:gen_cores\[14\].gpu_core_i\|ins_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "gpu_core_1:gen_cores\[13\].gpu_core_i\|ins_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"gpu_core_1:gen_cores\[13\].gpu_core_i\|ins_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "gpu_core_1:gen_cores\[12\].gpu_core_i\|ins_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"gpu_core_1:gen_cores\[12\].gpu_core_i\|ins_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "gpu_core_1:gen_cores\[11\].gpu_core_i\|ins_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"gpu_core_1:gen_cores\[11\].gpu_core_i\|ins_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "gpu_core_1:gen_cores\[10\].gpu_core_i\|ins_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"gpu_core_1:gen_cores\[10\].gpu_core_i\|ins_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "gpu_core_1:gen_cores\[9\].gpu_core_i\|ins_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"gpu_core_1:gen_cores\[9\].gpu_core_i\|ins_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "gpu_core_1:gen_cores\[8\].gpu_core_i\|ins_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"gpu_core_1:gen_cores\[8\].gpu_core_i\|ins_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "gpu_core_1:gen_cores\[7\].gpu_core_i\|ins_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"gpu_core_1:gen_cores\[7\].gpu_core_i\|ins_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "gpu_core_1:gen_cores\[6\].gpu_core_i\|ins_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"gpu_core_1:gen_cores\[6\].gpu_core_i\|ins_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "gpu_core_1:gen_cores\[5\].gpu_core_i\|ins_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"gpu_core_1:gen_cores\[5\].gpu_core_i\|ins_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "gpu_core_1:gen_cores\[4\].gpu_core_i\|ins_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"gpu_core_1:gen_cores\[4\].gpu_core_i\|ins_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "gpu_core_1:gen_cores\[3\].gpu_core_i\|ins_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"gpu_core_1:gen_cores\[3\].gpu_core_i\|ins_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "gpu_core_1:gen_cores\[2\].gpu_core_i\|ins_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"gpu_core_1:gen_cores\[2\].gpu_core_i\|ins_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "gpu_core_1:gen_cores\[1\].gpu_core_i\|ins_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"gpu_core_1:gen_cores\[1\].gpu_core_i\|ins_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "gpu_core_1:gen_cores\[0\].gpu_core_i\|ins_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"gpu_core_1:gen_cores\[0\].gpu_core_i\|ins_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745764275820 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1745764275820 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1745764275820 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "32 " "Inferred 32 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "gpu_core_1:gen_cores\[9\].gpu_core_i\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"gpu_core_1:gen_cores\[9\].gpu_core_i\|Div0\"" {  } { { "gpu_core_1.v" "Div0" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 373 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764275833 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "gpu_core_1:gen_cores\[9\].gpu_core_i\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"gpu_core_1:gen_cores\[9\].gpu_core_i\|Mult0\"" {  } { { "gpu_core_1.v" "Mult0" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 372 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764275833 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "gpu_core_1:gen_cores\[10\].gpu_core_i\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"gpu_core_1:gen_cores\[10\].gpu_core_i\|Div0\"" {  } { { "gpu_core_1.v" "Div0" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 373 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764275833 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "gpu_core_1:gen_cores\[10\].gpu_core_i\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"gpu_core_1:gen_cores\[10\].gpu_core_i\|Mult0\"" {  } { { "gpu_core_1.v" "Mult0" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 372 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764275833 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "gpu_core_1:gen_cores\[8\].gpu_core_i\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"gpu_core_1:gen_cores\[8\].gpu_core_i\|Div0\"" {  } { { "gpu_core_1.v" "Div0" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 373 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764275833 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "gpu_core_1:gen_cores\[8\].gpu_core_i\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"gpu_core_1:gen_cores\[8\].gpu_core_i\|Mult0\"" {  } { { "gpu_core_1.v" "Mult0" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 372 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764275833 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "gpu_core_1:gen_cores\[11\].gpu_core_i\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"gpu_core_1:gen_cores\[11\].gpu_core_i\|Div0\"" {  } { { "gpu_core_1.v" "Div0" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 373 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764275833 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "gpu_core_1:gen_cores\[11\].gpu_core_i\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"gpu_core_1:gen_cores\[11\].gpu_core_i\|Mult0\"" {  } { { "gpu_core_1.v" "Mult0" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 372 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764275833 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "gpu_core_1:gen_cores\[5\].gpu_core_i\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"gpu_core_1:gen_cores\[5\].gpu_core_i\|Div0\"" {  } { { "gpu_core_1.v" "Div0" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 373 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764275833 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "gpu_core_1:gen_cores\[5\].gpu_core_i\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"gpu_core_1:gen_cores\[5\].gpu_core_i\|Mult0\"" {  } { { "gpu_core_1.v" "Mult0" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 372 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764275833 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "gpu_core_1:gen_cores\[6\].gpu_core_i\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"gpu_core_1:gen_cores\[6\].gpu_core_i\|Div0\"" {  } { { "gpu_core_1.v" "Div0" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 373 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764275833 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "gpu_core_1:gen_cores\[6\].gpu_core_i\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"gpu_core_1:gen_cores\[6\].gpu_core_i\|Mult0\"" {  } { { "gpu_core_1.v" "Mult0" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 372 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764275833 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "gpu_core_1:gen_cores\[4\].gpu_core_i\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"gpu_core_1:gen_cores\[4\].gpu_core_i\|Div0\"" {  } { { "gpu_core_1.v" "Div0" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 373 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764275833 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "gpu_core_1:gen_cores\[4\].gpu_core_i\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"gpu_core_1:gen_cores\[4\].gpu_core_i\|Mult0\"" {  } { { "gpu_core_1.v" "Mult0" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 372 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764275833 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "gpu_core_1:gen_cores\[7\].gpu_core_i\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"gpu_core_1:gen_cores\[7\].gpu_core_i\|Div0\"" {  } { { "gpu_core_1.v" "Div0" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 373 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764275833 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "gpu_core_1:gen_cores\[7\].gpu_core_i\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"gpu_core_1:gen_cores\[7\].gpu_core_i\|Mult0\"" {  } { { "gpu_core_1.v" "Mult0" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 372 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764275833 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "gpu_core_1:gen_cores\[1\].gpu_core_i\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"gpu_core_1:gen_cores\[1\].gpu_core_i\|Div0\"" {  } { { "gpu_core_1.v" "Div0" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 373 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764275833 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "gpu_core_1:gen_cores\[1\].gpu_core_i\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"gpu_core_1:gen_cores\[1\].gpu_core_i\|Mult0\"" {  } { { "gpu_core_1.v" "Mult0" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 372 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764275833 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "gpu_core_1:gen_cores\[2\].gpu_core_i\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"gpu_core_1:gen_cores\[2\].gpu_core_i\|Div0\"" {  } { { "gpu_core_1.v" "Div0" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 373 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764275833 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "gpu_core_1:gen_cores\[2\].gpu_core_i\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"gpu_core_1:gen_cores\[2\].gpu_core_i\|Mult0\"" {  } { { "gpu_core_1.v" "Mult0" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 372 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764275833 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "gpu_core_1:gen_cores\[0\].gpu_core_i\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"gpu_core_1:gen_cores\[0\].gpu_core_i\|Div0\"" {  } { { "gpu_core_1.v" "Div0" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 373 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764275833 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "gpu_core_1:gen_cores\[0\].gpu_core_i\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"gpu_core_1:gen_cores\[0\].gpu_core_i\|Mult0\"" {  } { { "gpu_core_1.v" "Mult0" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 372 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764275833 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "gpu_core_1:gen_cores\[3\].gpu_core_i\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"gpu_core_1:gen_cores\[3\].gpu_core_i\|Div0\"" {  } { { "gpu_core_1.v" "Div0" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 373 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764275833 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "gpu_core_1:gen_cores\[3\].gpu_core_i\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"gpu_core_1:gen_cores\[3\].gpu_core_i\|Mult0\"" {  } { { "gpu_core_1.v" "Mult0" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 372 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764275833 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "gpu_core_1:gen_cores\[13\].gpu_core_i\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"gpu_core_1:gen_cores\[13\].gpu_core_i\|Div0\"" {  } { { "gpu_core_1.v" "Div0" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 373 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764275833 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "gpu_core_1:gen_cores\[13\].gpu_core_i\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"gpu_core_1:gen_cores\[13\].gpu_core_i\|Mult0\"" {  } { { "gpu_core_1.v" "Mult0" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 372 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764275833 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "gpu_core_1:gen_cores\[14\].gpu_core_i\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"gpu_core_1:gen_cores\[14\].gpu_core_i\|Div0\"" {  } { { "gpu_core_1.v" "Div0" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 373 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764275833 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "gpu_core_1:gen_cores\[14\].gpu_core_i\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"gpu_core_1:gen_cores\[14\].gpu_core_i\|Mult0\"" {  } { { "gpu_core_1.v" "Mult0" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 372 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764275833 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "gpu_core_1:gen_cores\[12\].gpu_core_i\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"gpu_core_1:gen_cores\[12\].gpu_core_i\|Div0\"" {  } { { "gpu_core_1.v" "Div0" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 373 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764275833 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "gpu_core_1:gen_cores\[12\].gpu_core_i\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"gpu_core_1:gen_cores\[12\].gpu_core_i\|Mult0\"" {  } { { "gpu_core_1.v" "Mult0" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 372 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764275833 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "gpu_core_1:gen_cores\[15\].gpu_core_i\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"gpu_core_1:gen_cores\[15\].gpu_core_i\|Div0\"" {  } { { "gpu_core_1.v" "Div0" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 373 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764275833 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "gpu_core_1:gen_cores\[15\].gpu_core_i\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"gpu_core_1:gen_cores\[15\].gpu_core_i\|Mult0\"" {  } { { "gpu_core_1.v" "Mult0" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 372 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764275833 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1745764275833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gpu_core_1:gen_cores\[15\].gpu_core_i\|altsyncram:ins_mem_rtl_0 " "Elaborated megafunction instantiation \"gpu_core_1:gen_cores\[15\].gpu_core_i\|altsyncram:ins_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745764275881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gpu_core_1:gen_cores\[15\].gpu_core_i\|altsyncram:ins_mem_rtl_0 " "Instantiated megafunction \"gpu_core_1:gen_cores\[15\].gpu_core_i\|altsyncram:ins_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745764275881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745764275881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745764275881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745764275881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745764275881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745764275881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745764275881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745764275881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745764275881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745764275881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745764275881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745764275881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745764275881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745764275881 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745764275881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_apd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_apd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_apd1 " "Found entity 1: altsyncram_apd1" {  } { { "db/altsyncram_apd1.tdf" "" { Text "D:/intelFPGA_lite/20.1/gpu/db/altsyncram_apd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745764275912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745764275912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gpu_core_1:gen_cores\[9\].gpu_core_i\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"gpu_core_1:gen_cores\[9\].gpu_core_i\|lpm_divide:Div0\"" {  } { { "gpu_core_1.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 373 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745764275990 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gpu_core_1:gen_cores\[9\].gpu_core_i\|lpm_divide:Div0 " "Instantiated megafunction \"gpu_core_1:gen_cores\[9\].gpu_core_i\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745764275990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745764275990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745764275990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745764275990 ""}  } { { "gpu_core_1.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 373 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745764275990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "D:/intelFPGA_lite/20.1/gpu/db/lpm_divide_nhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745764276006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745764276006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "D:/intelFPGA_lite/20.1/gpu/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745764276022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745764276022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "D:/intelFPGA_lite/20.1/gpu/db/alt_u_div_i4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745764276022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745764276022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/intelFPGA_lite/20.1/gpu/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745764276053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745764276053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/intelFPGA_lite/20.1/gpu/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745764276084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745764276084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gpu_core_1:gen_cores\[9\].gpu_core_i\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"gpu_core_1:gen_cores\[9\].gpu_core_i\|lpm_mult:Mult0\"" {  } { { "gpu_core_1.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 372 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745764276100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gpu_core_1:gen_cores\[9\].gpu_core_i\|lpm_mult:Mult0 " "Instantiated megafunction \"gpu_core_1:gen_cores\[9\].gpu_core_i\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745764276100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745764276100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745764276100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745764276100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745764276100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745764276100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745764276100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745764276100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745764276100 ""}  } { { "gpu_core_1.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu_core_1.v" 372 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745764276100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_aat.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_aat.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_aat " "Found entity 1: mult_aat" {  } { { "db/mult_aat.tdf" "" { Text "D:/intelFPGA_lite/20.1/gpu/db/mult_aat.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745764276131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745764276131 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "input_addr\[0\] GND " "Pin \"input_addr\[0\]\" is stuck at GND" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745764315271 "|gpu|input_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_addr\[1\] GND " "Pin \"input_addr\[1\]\" is stuck at GND" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745764315271 "|gpu|input_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_addr\[2\] GND " "Pin \"input_addr\[2\]\" is stuck at GND" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745764315271 "|gpu|input_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_addr\[3\] GND " "Pin \"input_addr\[3\]\" is stuck at GND" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745764315271 "|gpu|input_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_addr\[4\] GND " "Pin \"input_addr\[4\]\" is stuck at GND" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745764315271 "|gpu|input_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_addr\[5\] GND " "Pin \"input_addr\[5\]\" is stuck at GND" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745764315271 "|gpu|input_addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_addr\[6\] GND " "Pin \"input_addr\[6\]\" is stuck at GND" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745764315271 "|gpu|input_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_addr\[7\] GND " "Pin \"input_addr\[7\]\" is stuck at GND" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745764315271 "|gpu|input_addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_addr\[8\] GND " "Pin \"input_addr\[8\]\" is stuck at GND" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745764315271 "|gpu|input_addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_addr\[9\] GND " "Pin \"input_addr\[9\]\" is stuck at GND" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745764315271 "|gpu|input_addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_addr\[10\] GND " "Pin \"input_addr\[10\]\" is stuck at GND" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745764315271 "|gpu|input_addr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_addr\[11\] GND " "Pin \"input_addr\[11\]\" is stuck at GND" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745764315271 "|gpu|input_addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_addr\[12\] GND " "Pin \"input_addr\[12\]\" is stuck at GND" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745764315271 "|gpu|input_addr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_addr\[13\] GND " "Pin \"input_addr\[13\]\" is stuck at GND" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745764315271 "|gpu|input_addr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_addr\[14\] GND " "Pin \"input_addr\[14\]\" is stuck at GND" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745764315271 "|gpu|input_addr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_addr\[15\] GND " "Pin \"input_addr\[15\]\" is stuck at GND" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745764315271 "|gpu|input_addr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_addr\[16\] GND " "Pin \"input_addr\[16\]\" is stuck at GND" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745764315271 "|gpu|input_addr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_addr\[17\] GND " "Pin \"input_addr\[17\]\" is stuck at GND" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745764315271 "|gpu|input_addr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_addr\[18\] GND " "Pin \"input_addr\[18\]\" is stuck at GND" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745764315271 "|gpu|input_addr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_addr\[19\] GND " "Pin \"input_addr\[19\]\" is stuck at GND" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745764315271 "|gpu|input_addr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_oen VCC " "Pin \"mem_oen\" is stuck at VCC" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745764315271 "|gpu|mem_oen"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_wen GND " "Pin \"mem_wen\" is stuck at GND" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745764315271 "|gpu|mem_wen"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_cen VCC " "Pin \"mem_cen\" is stuck at VCC" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745764315271 "|gpu|mem_cen"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_lbn VCC " "Pin \"mem_lbn\" is stuck at VCC" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745764315271 "|gpu|mem_lbn"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_ubn GND " "Pin \"mem_ubn\" is stuck at GND" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745764315271 "|gpu|mem_ubn"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_cke GND " "Pin \"mem_cke\" is stuck at GND" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745764315271 "|gpu|mem_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1745764315271 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1745764317791 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "84 " "84 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745764390040 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745764393886 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745764393886 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_input\[0\] " "No output dependent on input pin \"data_input\[0\]\"" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764397900 "|gpu|data_input[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_input\[1\] " "No output dependent on input pin \"data_input\[1\]\"" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764397900 "|gpu|data_input[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_input\[2\] " "No output dependent on input pin \"data_input\[2\]\"" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764397900 "|gpu|data_input[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_input\[3\] " "No output dependent on input pin \"data_input\[3\]\"" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764397900 "|gpu|data_input[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_input\[4\] " "No output dependent on input pin \"data_input\[4\]\"" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764397900 "|gpu|data_input[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_input\[5\] " "No output dependent on input pin \"data_input\[5\]\"" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764397900 "|gpu|data_input[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_input\[6\] " "No output dependent on input pin \"data_input\[6\]\"" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764397900 "|gpu|data_input[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_input\[7\] " "No output dependent on input pin \"data_input\[7\]\"" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764397900 "|gpu|data_input[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_input\[8\] " "No output dependent on input pin \"data_input\[8\]\"" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764397900 "|gpu|data_input[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_input\[9\] " "No output dependent on input pin \"data_input\[9\]\"" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764397900 "|gpu|data_input[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_input\[10\] " "No output dependent on input pin \"data_input\[10\]\"" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764397900 "|gpu|data_input[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_input\[11\] " "No output dependent on input pin \"data_input\[11\]\"" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764397900 "|gpu|data_input[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_input\[12\] " "No output dependent on input pin \"data_input\[12\]\"" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764397900 "|gpu|data_input[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_input\[13\] " "No output dependent on input pin \"data_input\[13\]\"" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764397900 "|gpu|data_input[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_input\[14\] " "No output dependent on input pin \"data_input\[14\]\"" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764397900 "|gpu|data_input[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_input\[15\] " "No output dependent on input pin \"data_input\[15\]\"" {  } { { "gpu.v" "" { Text "D:/intelFPGA_lite/20.1/gpu/gpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745764397900 "|gpu|data_input[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1745764397900 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "110051 " "Implemented 110051 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745764397900 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745764397900 ""} { "Info" "ICUT_CUT_TM_LCELLS" "109707 " "Implemented 109707 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1745764397900 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1745764397900 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1745764397900 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745764397900 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 103 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5477 " "Peak virtual memory: 5477 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745764398009 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 27 17:33:18 2025 " "Processing ended: Sun Apr 27 17:33:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745764398009 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:06 " "Elapsed time: 00:03:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745764398009 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:07 " "Total CPU time (on all processors): 00:03:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745764398009 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745764398009 ""}
