#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021310c69e20 .scope module, "mips_tb" "mips_tb" 2 2;
 .timescale 0 0;
v0000021310cd8c70_0 .var "clk", 0 0;
v0000021310cd8770_0 .var "reset", 0 0;
v0000021310cd9350_0 .net "writedata", 31 0, L_0000021310d348f0;  1 drivers
S_0000021310beafc0 .scope module, "dut" "mips" 2 8, 3 3 0, S_0000021310c69e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
v0000021310cd7e80_0 .net "aluen", 0 0, L_0000021310d35a70;  1 drivers
v0000021310cd61c0_0 .net "alufunc", 3 0, L_0000021310d351b0;  1 drivers
v0000021310cd69e0_0 .net "aluout", 31 0, v0000021310cd2100_0;  1 drivers
v0000021310cd7700_0 .net "alusel1", 0 0, L_0000021310d35110;  1 drivers
v0000021310cd7340_0 .net "alusel2", 0 0, L_0000021310d35610;  1 drivers
v0000021310cd7160_0 .net "branch", 0 0, L_0000021310d354d0;  1 drivers
v0000021310cd6d00_0 .net "clk", 0 0, v0000021310cd8c70_0;  1 drivers
v0000021310cd73e0_0 .net "irout", 31 0, v0000021310c87920_0;  1 drivers
v0000021310cd7480_0 .net "ldA", 0 0, L_0000021310d359d0;  1 drivers
v0000021310cd7840_0 .net "ldB", 0 0, L_0000021310d35cf0;  1 drivers
v0000021310cd6620_0 .net "ldaluout", 0 0, L_0000021310d35750;  1 drivers
v0000021310cd7660_0 .net "ldimm", 0 0, L_0000021310d34f30;  1 drivers
v0000021310cd6300_0 .net "ldir", 0 0, L_0000021310d356b0;  1 drivers
v0000021310cd7980_0 .net "ldlmd", 0 0, L_0000021310d35bb0;  1 drivers
v0000021310cd6800_0 .net "ldnpc", 0 0, L_0000021310d34fd0;  1 drivers
v0000021310cd6a80_0 .net "ldpc", 0 0, L_0000021310d35930;  1 drivers
v0000021310cd7b60_0 .net "opcond", 1 0, L_0000021310d35070;  1 drivers
v0000021310cd6940_0 .net "readdmem", 0 0, L_0000021310d35250;  1 drivers
v0000021310cd78e0_0 .net "readim", 0 0, L_0000021310d35430;  1 drivers
v0000021310cd7a20_0 .net "regwrite", 0 0, L_0000021310d357f0;  1 drivers
v0000021310cd7ac0_0 .net "reset", 0 0, v0000021310cd8770_0;  1 drivers
v0000021310cd7f20_0 .net "seldest", 0 0, L_0000021310d34a30;  1 drivers
v0000021310cd6080_0 .net "selwb", 0 0, L_0000021310d35890;  1 drivers
v0000021310cd90d0_0 .net "writedata", 31 0, L_0000021310d348f0;  alias, 1 drivers
v0000021310cd9670_0 .net "writedmem", 0 0, L_0000021310d35d90;  1 drivers
S_0000021310beb150 .scope module, "ctrl" "controller" 3 17, 4 1 0, S_0000021310beafc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "irout";
    .port_info 3 /OUTPUT 1 "readim";
    .port_info 4 /OUTPUT 1 "ldir";
    .port_info 5 /OUTPUT 1 "ldnpc";
    .port_info 6 /OUTPUT 1 "ldA";
    .port_info 7 /OUTPUT 1 "ldB";
    .port_info 8 /OUTPUT 1 "ldimm";
    .port_info 9 /OUTPUT 2 "opcond";
    .port_info 10 /OUTPUT 1 "alusel1";
    .port_info 11 /OUTPUT 1 "alusel2";
    .port_info 12 /OUTPUT 1 "aluen";
    .port_info 13 /OUTPUT 1 "ldaluout";
    .port_info 14 /OUTPUT 4 "alufunc";
    .port_info 15 /OUTPUT 1 "seldest";
    .port_info 16 /OUTPUT 1 "regwrite";
    .port_info 17 /OUTPUT 1 "writedmem";
    .port_info 18 /OUTPUT 1 "readdmem";
    .port_info 19 /OUTPUT 1 "ldlmd";
    .port_info 20 /OUTPUT 1 "selwb";
    .port_info 21 /OUTPUT 1 "branch";
    .port_info 22 /OUTPUT 1 "ldpc";
P_0000021310beb2e0 .param/l "EX" 0 4 14, C4<010>;
P_0000021310beb318 .param/l "HLT" 0 4 14, C4<101>;
P_0000021310beb350 .param/l "ID" 0 4 14, C4<001>;
P_0000021310beb388 .param/l "IF" 0 4 14, C4<000>;
P_0000021310beb3c0 .param/l "MEM" 0 4 14, C4<011>;
P_0000021310beb3f8 .param/l "WB" 0 4 14, C4<100>;
v0000021310c54b80_0 .net *"_ivl_22", 23 0, v0000021310cd3a00_0;  1 drivers
v0000021310c542c0_0 .net "aluen", 0 0, L_0000021310d35a70;  alias, 1 drivers
v0000021310c54c20_0 .net "alufunc", 3 0, L_0000021310d351b0;  alias, 1 drivers
v0000021310c45790_0 .net "alusel1", 0 0, L_0000021310d35110;  alias, 1 drivers
v0000021310c45e70_0 .net "alusel2", 0 0, L_0000021310d35610;  alias, 1 drivers
v0000021310c46190_0 .net "branch", 0 0, L_0000021310d354d0;  alias, 1 drivers
v0000021310cd24c0_0 .net "clk", 0 0, v0000021310cd8c70_0;  alias, 1 drivers
v0000021310cd3a00_0 .var "control_signals", 23 0;
v0000021310cd2b00_0 .net "irout", 31 0, v0000021310c87920_0;  alias, 1 drivers
v0000021310cd2ec0_0 .net "ldA", 0 0, L_0000021310d359d0;  alias, 1 drivers
v0000021310cd31e0_0 .net "ldB", 0 0, L_0000021310d35cf0;  alias, 1 drivers
v0000021310cd3960_0 .net "ldaluout", 0 0, L_0000021310d35750;  alias, 1 drivers
v0000021310cd2060_0 .net "ldimm", 0 0, L_0000021310d34f30;  alias, 1 drivers
v0000021310cd3e60_0 .net "ldir", 0 0, L_0000021310d356b0;  alias, 1 drivers
v0000021310cd2e20_0 .net "ldlmd", 0 0, L_0000021310d35bb0;  alias, 1 drivers
v0000021310cd3140_0 .net "ldnpc", 0 0, L_0000021310d34fd0;  alias, 1 drivers
v0000021310cd3640_0 .net "ldpc", 0 0, L_0000021310d35930;  alias, 1 drivers
v0000021310cd26a0_0 .net "opcond", 1 0, L_0000021310d35070;  alias, 1 drivers
v0000021310cd30a0_0 .net "readdmem", 0 0, L_0000021310d35250;  alias, 1 drivers
v0000021310cd3500_0 .net "readim", 0 0, L_0000021310d35430;  alias, 1 drivers
v0000021310cd3320_0 .net "regwrite", 0 0, L_0000021310d357f0;  alias, 1 drivers
v0000021310cd2420_0 .net "reset", 0 0, v0000021310cd8770_0;  alias, 1 drivers
v0000021310cd3c80_0 .net "seldest", 0 0, L_0000021310d34a30;  alias, 1 drivers
v0000021310cd2f60_0 .net "selwb", 0 0, L_0000021310d35890;  alias, 1 drivers
v0000021310cd2880_0 .var "state", 2 0;
v0000021310cd2a60_0 .net "writedmem", 0 0, L_0000021310d35d90;  alias, 1 drivers
E_0000021310c5fbf0/0 .event negedge, v0000021310cd2420_0;
E_0000021310c5fbf0/1 .event posedge, v0000021310cd24c0_0;
E_0000021310c5fbf0 .event/or E_0000021310c5fbf0/0, E_0000021310c5fbf0/1;
L_0000021310d35430 .part v0000021310cd3a00_0, 23, 1;
L_0000021310d356b0 .part v0000021310cd3a00_0, 22, 1;
L_0000021310d34fd0 .part v0000021310cd3a00_0, 21, 1;
L_0000021310d359d0 .part v0000021310cd3a00_0, 20, 1;
L_0000021310d35cf0 .part v0000021310cd3a00_0, 19, 1;
L_0000021310d34f30 .part v0000021310cd3a00_0, 18, 1;
L_0000021310d35070 .part v0000021310cd3a00_0, 16, 2;
L_0000021310d35110 .part v0000021310cd3a00_0, 15, 1;
L_0000021310d35610 .part v0000021310cd3a00_0, 14, 1;
L_0000021310d35a70 .part v0000021310cd3a00_0, 13, 1;
L_0000021310d35750 .part v0000021310cd3a00_0, 12, 1;
L_0000021310d351b0 .part v0000021310cd3a00_0, 8, 4;
L_0000021310d34a30 .part v0000021310cd3a00_0, 7, 1;
L_0000021310d357f0 .part v0000021310cd3a00_0, 6, 1;
L_0000021310d35d90 .part v0000021310cd3a00_0, 5, 1;
L_0000021310d35250 .part v0000021310cd3a00_0, 4, 1;
L_0000021310d35bb0 .part v0000021310cd3a00_0, 3, 1;
L_0000021310d35890 .part v0000021310cd3a00_0, 2, 1;
L_0000021310d354d0 .part v0000021310cd3a00_0, 1, 1;
L_0000021310d35930 .part v0000021310cd3a00_0, 0, 1;
S_0000021310b8d480 .scope module, "dpath" "datapath" 3 16, 5 11 0, S_0000021310beafc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "readim";
    .port_info 3 /INPUT 1 "ldir";
    .port_info 4 /INPUT 1 "ldnpc";
    .port_info 5 /INPUT 1 "ldA";
    .port_info 6 /INPUT 1 "ldB";
    .port_info 7 /INPUT 1 "ldimm";
    .port_info 8 /INPUT 2 "opcond";
    .port_info 9 /INPUT 1 "alusel1";
    .port_info 10 /INPUT 1 "alusel2";
    .port_info 11 /INPUT 1 "aluen";
    .port_info 12 /INPUT 1 "ldaluout";
    .port_info 13 /INPUT 4 "alufunc";
    .port_info 14 /INPUT 1 "seldest";
    .port_info 15 /INPUT 1 "regwrite";
    .port_info 16 /INPUT 1 "writedmem";
    .port_info 17 /INPUT 1 "readdmem";
    .port_info 18 /INPUT 1 "ldlmd";
    .port_info 19 /INPUT 1 "selwb";
    .port_info 20 /INPUT 1 "branch";
    .port_info 21 /INPUT 1 "ldpc";
    .port_info 22 /OUTPUT 32 "irout";
    .port_info 23 /OUTPUT 32 "aluout";
    .port_info 24 /OUTPUT 32 "writedata";
v0000021310c8d5d0_0 .net "Ain", 31 0, L_0000021310c562a0;  1 drivers
v0000021310c8cef0_0 .net "Aout", 31 0, v0000021310cd38c0_0;  1 drivers
v0000021310c8c450_0 .net "Bin", 31 0, L_0000021310c55510;  1 drivers
v0000021310c8d850_0 .net "Bout", 31 0, v0000021310cd2240_0;  1 drivers
L_0000021310cda130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021310c8cd10_0 .net/2u *"_ivl_10", 1 0, L_0000021310cda130;  1 drivers
L_0000021310cda178 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021310c8d0d0_0 .net/2u *"_ivl_14", 26 0, L_0000021310cda178;  1 drivers
v0000021310c8c770_0 .net *"_ivl_17", 4 0, L_0000021310cd9030;  1 drivers
L_0000021310cda1c0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021310c8cdb0_0 .net/2u *"_ivl_20", 26 0, L_0000021310cda1c0;  1 drivers
v0000021310c8d8f0_0 .net *"_ivl_23", 4 0, L_0000021310cd97b0;  1 drivers
v0000021310c8cf90_0 .net *"_ivl_5", 0 0, L_0000021310cd9c10;  1 drivers
v0000021310c8d210_0 .net *"_ivl_6", 3 0, L_0000021310cd95d0;  1 drivers
v0000021310c8d530_0 .net *"_ivl_9", 25 0, L_0000021310cd86d0;  1 drivers
v0000021310c8d990_0 .net "aluen", 0 0, L_0000021310d35a70;  alias, 1 drivers
v0000021310c8da30_0 .net "alufunc", 3 0, L_0000021310d351b0;  alias, 1 drivers
v0000021310c8c4f0_0 .net "aluin1", 31 0, L_0000021310cd9e90;  1 drivers
v0000021310c8dad0_0 .net "aluin2", 31 0, L_0000021310cd8590;  1 drivers
v0000021310c8dd50_0 .net "aluout", 31 0, v0000021310cd2100_0;  alias, 1 drivers
v0000021310c8db70_0 .net "alusel1", 0 0, L_0000021310d35110;  alias, 1 drivers
v0000021310c8de90_0 .net "alusel2", 0 0, L_0000021310d35610;  alias, 1 drivers
v0000021310c8bff0_0 .net "branch", 0 0, L_0000021310d354d0;  alias, 1 drivers
v0000021310c8c130_0 .net "clk", 0 0, v0000021310cd8c70_0;  alias, 1 drivers
v0000021310c8c590_0 .net "destadd", 31 0, L_0000021310cd8bd0;  1 drivers
v0000021310c8c6d0_0 .net "dmemout", 31 0, L_0000021310cd8450;  1 drivers
v0000021310c8c810_0 .net "imm", 31 0, L_0000021310cd93f0;  1 drivers
v0000021310c8c8b0_0 .net "immout", 31 0, v0000021310c87740_0;  1 drivers
v0000021310c8c950_0 .net "instr", 31 0, L_0000021310cd8950;  1 drivers
v0000021310cd6ee0_0 .net "irout", 31 0, v0000021310c87920_0;  alias, 1 drivers
v0000021310cd6440_0 .net "ldA", 0 0, L_0000021310d359d0;  alias, 1 drivers
v0000021310cd6260_0 .net "ldB", 0 0, L_0000021310d35cf0;  alias, 1 drivers
v0000021310cd6120_0 .net "ldaluout", 0 0, L_0000021310d35750;  alias, 1 drivers
v0000021310cd6bc0_0 .net "ldimm", 0 0, L_0000021310d34f30;  alias, 1 drivers
v0000021310cd7020_0 .net "ldir", 0 0, L_0000021310d356b0;  alias, 1 drivers
v0000021310cd7200_0 .net "ldlmd", 0 0, L_0000021310d35bb0;  alias, 1 drivers
v0000021310cd6e40_0 .net "ldnpc", 0 0, L_0000021310d34fd0;  alias, 1 drivers
v0000021310cd7520_0 .net "ldpc", 0 0, L_0000021310d35930;  alias, 1 drivers
v0000021310cd72a0_0 .net "lmdout", 31 0, v0000021310c87ce0_0;  1 drivers
v0000021310cd6f80_0 .net "memmuxout", 31 0, L_0000021310cd8a90;  1 drivers
v0000021310cd6580_0 .net "npcout", 31 0, v0000021310c88b40_0;  1 drivers
v0000021310cd77a0_0 .net "opcond", 1 0, L_0000021310d35070;  alias, 1 drivers
v0000021310cd6b20_0 .net "pcbranch", 31 0, L_0000021310cd8ef0;  1 drivers
v0000021310cd63a0_0 .net "pcnext", 31 0, L_0000021310cd9170;  1 drivers
v0000021310cd66c0_0 .net "pcout", 31 0, v0000021310c876a0_0;  1 drivers
v0000021310cd6c60_0 .net "pcplus4", 31 0, L_0000021310cd9990;  1 drivers
v0000021310cd7ca0_0 .net "readdmem", 0 0, L_0000021310d35250;  alias, 1 drivers
v0000021310cd7de0_0 .net "readim", 0 0, L_0000021310d35430;  alias, 1 drivers
v0000021310cd6da0_0 .net "regwrite", 0 0, L_0000021310d357f0;  alias, 1 drivers
v0000021310cd6760_0 .net "reset", 0 0, v0000021310cd8770_0;  alias, 1 drivers
v0000021310cd68a0_0 .net "result", 31 0, L_0000021310c55f20;  1 drivers
v0000021310cd64e0_0 .net "seldest", 0 0, L_0000021310d34a30;  alias, 1 drivers
v0000021310cd7d40_0 .net "selmem", 0 0, L_0000021310c55ba0;  1 drivers
v0000021310cd75c0_0 .net "selwb", 0 0, L_0000021310d35890;  alias, 1 drivers
v0000021310cd70c0_0 .net "writedata", 31 0, L_0000021310d348f0;  alias, 1 drivers
v0000021310cd7c00_0 .net "writedmem", 0 0, L_0000021310d35d90;  alias, 1 drivers
L_0000021310cd8f90 .part v0000021310c876a0_0, 2, 6;
L_0000021310cd9c10 .part v0000021310c87920_0, 25, 1;
L_0000021310cd95d0 .concat [ 1 1 1 1], L_0000021310cd9c10, L_0000021310cd9c10, L_0000021310cd9c10, L_0000021310cd9c10;
L_0000021310cd86d0 .part v0000021310c87920_0, 0, 26;
L_0000021310cd9cb0 .concat [ 2 26 4 0], L_0000021310cda130, L_0000021310cd86d0, L_0000021310cd95d0;
L_0000021310cd9030 .part v0000021310c87920_0, 11, 5;
L_0000021310cd9a30 .concat [ 5 27 0 0], L_0000021310cd9030, L_0000021310cda178;
L_0000021310cd97b0 .part v0000021310c87920_0, 16, 5;
L_0000021310cd8b30 .concat [ 5 27 0 0], L_0000021310cd97b0, L_0000021310cda1c0;
L_0000021310cd88b0 .part v0000021310c87920_0, 21, 5;
L_0000021310cd92b0 .part v0000021310c87920_0, 16, 5;
L_0000021310cd9490 .part L_0000021310cd8bd0, 0, 5;
L_0000021310cd8db0 .part L_0000021310cd8950, 0, 16;
S_0000021310bd5b90 .scope module, "A" "register" 5 48, 6 1 0, S_0000021310b8d480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v0000021310cd3000_0 .net "clk", 0 0, v0000021310cd8c70_0;  alias, 1 drivers
v0000021310cd2600_0 .net/s "din", 31 0, L_0000021310c562a0;  alias, 1 drivers
v0000021310cd38c0_0 .var/s "dout", 31 0;
v0000021310cd33c0_0 .net "ld", 0 0, L_0000021310d359d0;  alias, 1 drivers
v0000021310cd2920_0 .net "reset", 0 0, v0000021310cd8770_0;  alias, 1 drivers
E_0000021310c5f9f0 .event posedge, v0000021310cd24c0_0;
S_0000021310c234d0 .scope module, "B" "register" 5 49, 6 1 0, S_0000021310b8d480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v0000021310cd3d20_0 .net "clk", 0 0, v0000021310cd8c70_0;  alias, 1 drivers
v0000021310cd3460_0 .net/s "din", 31 0, L_0000021310c55510;  alias, 1 drivers
v0000021310cd2240_0 .var/s "dout", 31 0;
v0000021310cd3aa0_0 .net "ld", 0 0, L_0000021310d35cf0;  alias, 1 drivers
v0000021310cd3be0_0 .net "reset", 0 0, v0000021310cd8770_0;  alias, 1 drivers
S_0000021310c23660 .scope module, "addpc" "adder" 5 39, 7 1 0, S_0000021310b8d480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0000021310cd35a0_0 .net "a", 31 0, v0000021310c876a0_0;  alias, 1 drivers
L_0000021310cda0e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000021310cd3280_0 .net "b", 31 0, L_0000021310cda0e8;  1 drivers
v0000021310cd2560_0 .net "out", 31 0, L_0000021310cd9990;  alias, 1 drivers
L_0000021310cd9990 .arith/sum 32, v0000021310c876a0_0, L_0000021310cda0e8;
S_0000021310c19e80 .scope module, "alu" "ALU" 5 56, 8 1 0, S_0000021310b8d480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "mode";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 32 "out";
L_0000021310c55f20 .functor BUFZ 32, v0000021310cd2740_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021310cd2740_0 .var/s "ALUout", 31 0;
v0000021310cd36e0_0 .net "en", 0 0, L_0000021310d35a70;  alias, 1 drivers
v0000021310cd3780_0 .net "mode", 3 0, L_0000021310d351b0;  alias, 1 drivers
v0000021310cd27e0_0 .net/s "operand1", 31 0, L_0000021310cd9e90;  alias, 1 drivers
v0000021310cd3b40_0 .net/s "operand2", 31 0, L_0000021310cd8590;  alias, 1 drivers
v0000021310cd22e0_0 .net/s "out", 31 0, L_0000021310c55f20;  alias, 1 drivers
E_0000021310c5fa70 .event anyedge, v0000021310c542c0_0, v0000021310c54c20_0, v0000021310cd27e0_0, v0000021310cd3b40_0;
S_0000021310c1a010 .scope module, "aluoutreg" "register" 5 57, 6 1 0, S_0000021310b8d480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v0000021310cd29c0_0 .net "clk", 0 0, v0000021310cd8c70_0;  alias, 1 drivers
v0000021310cd3f00_0 .net/s "din", 31 0, L_0000021310c55f20;  alias, 1 drivers
v0000021310cd2100_0 .var/s "dout", 31 0;
v0000021310cd3820_0 .net "ld", 0 0, L_0000021310d35750;  alias, 1 drivers
v0000021310cd21a0_0 .net "reset", 0 0, v0000021310cd8770_0;  alias, 1 drivers
S_0000021310bdbe60 .scope module, "bradd" "adder" 5 41, 7 1 0, S_0000021310b8d480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0000021310cd3dc0_0 .net "a", 31 0, v0000021310c88b40_0;  alias, 1 drivers
v0000021310cd2380_0 .net "b", 31 0, L_0000021310cd9cb0;  1 drivers
v0000021310cd2c40_0 .net "out", 31 0, L_0000021310cd8ef0;  alias, 1 drivers
L_0000021310cd8ef0 .arith/sum 32, v0000021310c88b40_0, L_0000021310cd9cb0;
S_0000021310bdbff0 .scope module, "cond" "condition" 5 53, 9 11 0, S_0000021310b8d480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 2 "opcond";
    .port_info 2 /INPUT 32 "a";
L_0000021310c56310 .functor NOT 1, L_0000021310cd8310, C4<0>, C4<0>, C4<0>;
L_0000021310c561c0 .functor NOT 1, L_0000021310cd9850, C4<0>, C4<0>, C4<0>;
L_0000021310c55660 .functor AND 1, L_0000021310c56310, L_0000021310c561c0, C4<1>, C4<1>;
L_0000021310c55970 .functor AND 1, L_0000021310c55660, L_0000021310cd9530, C4<1>, C4<1>;
L_0000021310c555f0 .functor NOT 1, L_0000021310cd98f0, C4<0>, C4<0>, C4<0>;
L_0000021310c56380 .functor AND 1, L_0000021310c555f0, L_0000021310cd8090, C4<1>, C4<1>;
L_0000021310c55d60 .functor AND 1, L_0000021310c56380, L_0000021310cd84f0, C4<1>, C4<1>;
L_0000021310c55e40 .functor OR 1, L_0000021310c55970, L_0000021310c55d60, C4<0>, C4<0>;
L_0000021310c55eb0 .functor NOT 1, L_0000021310cd9b70, C4<0>, C4<0>, C4<0>;
L_0000021310c563f0 .functor AND 1, L_0000021310cd89f0, L_0000021310c55eb0, C4<1>, C4<1>;
L_0000021310c56000 .functor AND 1, L_0000021310c563f0, L_0000021310cd8e50, C4<1>, C4<1>;
L_0000021310c55b30 .functor OR 1, L_0000021310c55e40, L_0000021310c56000, C4<0>, C4<0>;
L_0000021310c557b0 .functor AND 1, L_0000021310cd8130, L_0000021310cd8630, C4<1>, C4<1>;
L_0000021310cda2e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000021310c556d0 .functor AND 1, L_0000021310c557b0, L_0000021310cda2e0, C4<1>, C4<1>;
L_0000021310c55ba0 .functor OR 1, L_0000021310c55b30, L_0000021310c556d0, C4<0>, C4<0>;
v0000021310c85e10_0 .net *"_ivl_10", 0 0, L_0000021310c55660;  1 drivers
v0000021310c868b0_0 .net *"_ivl_12", 0 0, L_0000021310c55970;  1 drivers
v0000021310c86d10_0 .net *"_ivl_15", 0 0, L_0000021310cd98f0;  1 drivers
v0000021310c86090_0 .net *"_ivl_16", 0 0, L_0000021310c555f0;  1 drivers
v0000021310c85f50_0 .net *"_ivl_19", 0 0, L_0000021310cd8090;  1 drivers
v0000021310c86310_0 .net *"_ivl_20", 0 0, L_0000021310c56380;  1 drivers
v0000021310c863b0_0 .net *"_ivl_22", 0 0, L_0000021310c55d60;  1 drivers
v0000021310c85a50_0 .net *"_ivl_24", 0 0, L_0000021310c55e40;  1 drivers
v0000021310c86b30_0 .net *"_ivl_27", 0 0, L_0000021310cd89f0;  1 drivers
v0000021310c85af0_0 .net *"_ivl_29", 0 0, L_0000021310cd9b70;  1 drivers
v0000021310c85690_0 .net *"_ivl_3", 0 0, L_0000021310cd8310;  1 drivers
v0000021310c857d0_0 .net *"_ivl_30", 0 0, L_0000021310c55eb0;  1 drivers
v0000021310c85eb0_0 .net *"_ivl_32", 0 0, L_0000021310c563f0;  1 drivers
v0000021310c864f0_0 .net *"_ivl_34", 0 0, L_0000021310c56000;  1 drivers
v0000021310c84fb0_0 .net *"_ivl_36", 0 0, L_0000021310c55b30;  1 drivers
v0000021310c861d0_0 .net *"_ivl_39", 0 0, L_0000021310cd8130;  1 drivers
v0000021310c85b90_0 .net *"_ivl_4", 0 0, L_0000021310c56310;  1 drivers
v0000021310c85910_0 .net *"_ivl_41", 0 0, L_0000021310cd8630;  1 drivers
v0000021310c852d0_0 .net *"_ivl_42", 0 0, L_0000021310c557b0;  1 drivers
v0000021310c86db0_0 .net/2u *"_ivl_44", 0 0, L_0000021310cda2e0;  1 drivers
v0000021310c85370_0 .net *"_ivl_46", 0 0, L_0000021310c556d0;  1 drivers
v0000021310c850f0_0 .net *"_ivl_7", 0 0, L_0000021310cd9850;  1 drivers
v0000021310c86450_0 .net *"_ivl_8", 0 0, L_0000021310c561c0;  1 drivers
v0000021310c85190_0 .net "a", 31 0, v0000021310cd38c0_0;  alias, 1 drivers
v0000021310c859b0_0 .net "eq", 0 0, L_0000021310cd8e50;  1 drivers
v0000021310c854b0_0 .net "gt", 0 0, L_0000021310cd9530;  1 drivers
v0000021310c86590_0 .net "lt", 0 0, L_0000021310cd84f0;  1 drivers
v0000021310c86130_0 .net "opcond", 1 0, L_0000021310d35070;  alias, 1 drivers
v0000021310c86630_0 .net "y", 0 0, L_0000021310c55ba0;  alias, 1 drivers
L_0000021310cd8310 .part L_0000021310d35070, 1, 1;
L_0000021310cd9850 .part L_0000021310d35070, 0, 1;
L_0000021310cd98f0 .part L_0000021310d35070, 1, 1;
L_0000021310cd8090 .part L_0000021310d35070, 0, 1;
L_0000021310cd89f0 .part L_0000021310d35070, 1, 1;
L_0000021310cd9b70 .part L_0000021310d35070, 0, 1;
L_0000021310cd8130 .part L_0000021310d35070, 1, 1;
L_0000021310cd8630 .part L_0000021310d35070, 0, 1;
S_0000021310bf0610 .scope module, "cmp" "COMPARE" 9 18, 9 1 0, S_0000021310bdbff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "lt";
    .port_info 1 /OUTPUT 1 "gt";
    .port_info 2 /OUTPUT 1 "eq";
    .port_info 3 /INPUT 32 "data1";
    .port_info 4 /INPUT 32 "data2";
v0000021310cd2ba0_0 .net/s "data1", 31 0, v0000021310cd38c0_0;  alias, 1 drivers
L_0000021310cda298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021310cd2ce0_0 .net/s "data2", 31 0, L_0000021310cda298;  1 drivers
v0000021310cd2d80_0 .net "eq", 0 0, L_0000021310cd8e50;  alias, 1 drivers
v0000021310c85ff0_0 .net "gt", 0 0, L_0000021310cd9530;  alias, 1 drivers
v0000021310c85730_0 .net "lt", 0 0, L_0000021310cd84f0;  alias, 1 drivers
L_0000021310cd84f0 .cmp/gt.s 32, L_0000021310cda298, v0000021310cd38c0_0;
L_0000021310cd9530 .cmp/gt.s 32, v0000021310cd38c0_0, L_0000021310cda298;
L_0000021310cd8e50 .cmp/eq 32, v0000021310cd38c0_0, L_0000021310cda298;
S_0000021310bf07a0 .scope module, "destmux" "mux" 5 45, 10 1 0, S_0000021310b8d480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000021310c5fc30 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v0000021310c85870_0 .net/s "a", 31 0, L_0000021310cd9a30;  1 drivers
v0000021310c86270_0 .net/s "b", 31 0, L_0000021310cd8b30;  1 drivers
v0000021310c866d0_0 .net/s "out", 31 0, L_0000021310cd8bd0;  alias, 1 drivers
v0000021310c85d70_0 .net "s", 0 0, L_0000021310d34a30;  alias, 1 drivers
L_0000021310cd8bd0 .functor MUXZ 32, L_0000021310cd9a30, L_0000021310cd8b30, L_0000021310d34a30, C4<>;
S_0000021310bde9a0 .scope module, "dmem" "data_mem" 5 60, 11 1 0, S_0000021310b8d480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "din";
    .port_info 6 /OUTPUT 32 "dout";
v0000021310c86e50_0 .net *"_ivl_0", 31 0, L_0000021310cd81d0;  1 drivers
v0000021310c85c30_0 .net *"_ivl_3", 9 0, L_0000021310cd8270;  1 drivers
v0000021310c86770_0 .net *"_ivl_4", 11 0, L_0000021310cd83b0;  1 drivers
L_0000021310cda328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021310c85230_0 .net *"_ivl_7", 1 0, L_0000021310cda328;  1 drivers
L_0000021310cda370 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0000021310c86810_0 .net *"_ivl_8", 31 0, L_0000021310cda370;  1 drivers
v0000021310c85410_0 .net "addr", 31 0, v0000021310cd2100_0;  alias, 1 drivers
v0000021310c86950_0 .net "clk", 0 0, v0000021310cd8c70_0;  alias, 1 drivers
v0000021310c869f0_0 .net "din", 31 0, v0000021310cd2240_0;  alias, 1 drivers
v0000021310c86c70 .array/s "dmem", 1023 0, 31 0;
v0000021310c86a90_0 .net "dout", 31 0, L_0000021310cd8450;  alias, 1 drivers
v0000021310c86bd0_0 .var/i "k", 31 0;
v0000021310c85050_0 .net "read", 0 0, L_0000021310d35250;  alias, 1 drivers
v0000021310c85550_0 .net "reset", 0 0, v0000021310cd8770_0;  alias, 1 drivers
v0000021310c855f0_0 .net "write", 0 0, L_0000021310d35d90;  alias, 1 drivers
L_0000021310cd81d0 .array/port v0000021310c86c70, L_0000021310cd83b0;
L_0000021310cd8270 .part v0000021310cd2100_0, 0, 10;
L_0000021310cd83b0 .concat [ 10 2 0 0], L_0000021310cd8270, L_0000021310cda328;
L_0000021310cd8450 .functor MUXZ 32, L_0000021310cda370, L_0000021310cd81d0, L_0000021310d35250, C4<>;
S_0000021310bdeb30 .scope module, "ext" "signext" 5 47, 12 1 0, S_0000021310b8d480;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v0000021310c85cd0_0 .net *"_ivl_1", 0 0, L_0000021310cd9f30;  1 drivers
v0000021310c87420_0 .net *"_ivl_2", 15 0, L_0000021310cd8d10;  1 drivers
v0000021310c885a0_0 .net "a", 15 0, L_0000021310cd8db0;  1 drivers
v0000021310c88640_0 .net "y", 31 0, L_0000021310cd93f0;  alias, 1 drivers
L_0000021310cd9f30 .part L_0000021310cd8db0, 15, 1;
LS_0000021310cd8d10_0_0 .concat [ 1 1 1 1], L_0000021310cd9f30, L_0000021310cd9f30, L_0000021310cd9f30, L_0000021310cd9f30;
LS_0000021310cd8d10_0_4 .concat [ 1 1 1 1], L_0000021310cd9f30, L_0000021310cd9f30, L_0000021310cd9f30, L_0000021310cd9f30;
LS_0000021310cd8d10_0_8 .concat [ 1 1 1 1], L_0000021310cd9f30, L_0000021310cd9f30, L_0000021310cd9f30, L_0000021310cd9f30;
LS_0000021310cd8d10_0_12 .concat [ 1 1 1 1], L_0000021310cd9f30, L_0000021310cd9f30, L_0000021310cd9f30, L_0000021310cd9f30;
L_0000021310cd8d10 .concat [ 4 4 4 4], LS_0000021310cd8d10_0_0, LS_0000021310cd8d10_0_4, LS_0000021310cd8d10_0_8, LS_0000021310cd8d10_0_12;
L_0000021310cd93f0 .concat [ 16 16 0 0], L_0000021310cd8db0, L_0000021310cd8d10;
S_0000021310bff300 .scope module, "imem" "instr_mem" 5 37, 13 1 0, S_0000021310b8d480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "read";
    .port_info 1 /INPUT 6 "addr";
    .port_info 2 /OUTPUT 32 "I";
v0000021310c88960_0 .net "I", 31 0, L_0000021310cd8950;  alias, 1 drivers
v0000021310c883c0_0 .net *"_ivl_0", 31 0, L_0000021310cd9710;  1 drivers
v0000021310c872e0_0 .net *"_ivl_2", 7 0, L_0000021310cd9ad0;  1 drivers
L_0000021310cda058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021310c87e20_0 .net *"_ivl_5", 1 0, L_0000021310cda058;  1 drivers
L_0000021310cda0a0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0000021310c88c80_0 .net *"_ivl_6", 31 0, L_0000021310cda0a0;  1 drivers
v0000021310c88460_0 .net "addr", 5 0, L_0000021310cd8f90;  1 drivers
v0000021310c88d20 .array "imem", 63 0, 31 0;
v0000021310c886e0_0 .net "read", 0 0, L_0000021310d35430;  alias, 1 drivers
L_0000021310cd9710 .array/port v0000021310c88d20, L_0000021310cd9ad0;
L_0000021310cd9ad0 .concat [ 6 2 0 0], L_0000021310cd8f90, L_0000021310cda058;
L_0000021310cd8950 .functor MUXZ 32, L_0000021310cda0a0, L_0000021310cd9710, L_0000021310d35430, C4<>;
S_0000021310c892f0 .scope module, "immreg" "register" 5 50, 6 1 0, S_0000021310b8d480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v0000021310c877e0_0 .net "clk", 0 0, v0000021310cd8c70_0;  alias, 1 drivers
v0000021310c88320_0 .net/s "din", 31 0, L_0000021310cd93f0;  alias, 1 drivers
v0000021310c87740_0 .var/s "dout", 31 0;
v0000021310c88780_0 .net "ld", 0 0, L_0000021310d34f30;  alias, 1 drivers
v0000021310c871a0_0 .net "reset", 0 0, v0000021310cd8770_0;  alias, 1 drivers
S_0000021310c897a0 .scope module, "irreg" "register" 5 38, 6 1 0, S_0000021310b8d480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v0000021310c88500_0 .net "clk", 0 0, v0000021310cd8c70_0;  alias, 1 drivers
v0000021310c88140_0 .net/s "din", 31 0, L_0000021310cd8950;  alias, 1 drivers
v0000021310c87920_0 .var/s "dout", 31 0;
v0000021310c87100_0 .net "ld", 0 0, L_0000021310d356b0;  alias, 1 drivers
v0000021310c88820_0 .net "reset", 0 0, v0000021310cd8770_0;  alias, 1 drivers
S_0000021310c89480 .scope module, "lmdreg" "register" 5 61, 6 1 0, S_0000021310b8d480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v0000021310c88dc0_0 .net "clk", 0 0, v0000021310cd8c70_0;  alias, 1 drivers
v0000021310c88be0_0 .net/s "din", 31 0, L_0000021310cd8450;  alias, 1 drivers
v0000021310c87ce0_0 .var/s "dout", 31 0;
v0000021310c88280_0 .net "ld", 0 0, L_0000021310d35bb0;  alias, 1 drivers
v0000021310c88e60_0 .net "reset", 0 0, v0000021310cd8770_0;  alias, 1 drivers
S_0000021310c88fd0 .scope module, "memmux" "mux" 5 62, 10 1 0, S_0000021310b8d480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000021310c5fc70 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v0000021310c888c0_0 .net/s "a", 31 0, v0000021310c88b40_0;  alias, 1 drivers
v0000021310c87ec0_0 .net/s "b", 31 0, v0000021310cd2100_0;  alias, 1 drivers
v0000021310c879c0_0 .net/s "out", 31 0, L_0000021310cd8a90;  alias, 1 drivers
v0000021310c86fc0_0 .net "s", 0 0, L_0000021310c55ba0;  alias, 1 drivers
L_0000021310cd8a90 .functor MUXZ 32, v0000021310c88b40_0, v0000021310cd2100_0, L_0000021310c55ba0, C4<>;
S_0000021310c89610 .scope module, "muxalu1" "mux" 5 54, 10 1 0, S_0000021310b8d480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000021310c5fd30 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v0000021310c881e0_0 .net/s "a", 31 0, v0000021310c88b40_0;  alias, 1 drivers
v0000021310c87880_0 .net/s "b", 31 0, v0000021310cd38c0_0;  alias, 1 drivers
v0000021310c87c40_0 .net/s "out", 31 0, L_0000021310cd9e90;  alias, 1 drivers
v0000021310c87d80_0 .net "s", 0 0, L_0000021310d35110;  alias, 1 drivers
L_0000021310cd9e90 .functor MUXZ 32, v0000021310c88b40_0, v0000021310cd38c0_0, L_0000021310d35110, C4<>;
S_0000021310c89930 .scope module, "muxalu2" "mux" 5 55, 10 1 0, S_0000021310b8d480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000021310c5fd70 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v0000021310c87380_0 .net/s "a", 31 0, v0000021310cd2240_0;  alias, 1 drivers
v0000021310c87f60_0 .net/s "b", 31 0, v0000021310c87740_0;  alias, 1 drivers
v0000021310c87060_0 .net/s "out", 31 0, L_0000021310cd8590;  alias, 1 drivers
v0000021310c87a60_0 .net "s", 0 0, L_0000021310d35610;  alias, 1 drivers
L_0000021310cd8590 .functor MUXZ 32, v0000021310cd2240_0, v0000021310c87740_0, L_0000021310d35610, C4<>;
S_0000021310c89ac0 .scope module, "muxbr" "mux" 5 42, 10 1 0, S_0000021310b8d480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000021310c5cbf0 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v0000021310c87240_0 .net/s "a", 31 0, L_0000021310cd8a90;  alias, 1 drivers
v0000021310c87b00_0 .net/s "b", 31 0, L_0000021310cd8ef0;  alias, 1 drivers
v0000021310c87ba0_0 .net/s "out", 31 0, L_0000021310cd9170;  alias, 1 drivers
v0000021310c88a00_0 .net "s", 0 0, L_0000021310d354d0;  alias, 1 drivers
L_0000021310cd9170 .functor MUXZ 32, L_0000021310cd8a90, L_0000021310cd8ef0, L_0000021310d354d0, C4<>;
S_0000021310c89c50 .scope module, "npcreg" "register" 5 40, 6 1 0, S_0000021310b8d480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v0000021310c88aa0_0 .net "clk", 0 0, v0000021310cd8c70_0;  alias, 1 drivers
v0000021310c88000_0 .net/s "din", 31 0, L_0000021310cd9990;  alias, 1 drivers
v0000021310c88b40_0 .var/s "dout", 31 0;
v0000021310c87600_0 .net "ld", 0 0, L_0000021310d34fd0;  alias, 1 drivers
v0000021310c874c0_0 .net "reset", 0 0, v0000021310cd8770_0;  alias, 1 drivers
S_0000021310c89de0 .scope module, "pcreg" "register" 5 36, 6 1 0, S_0000021310b8d480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v0000021310c87560_0 .net "clk", 0 0, v0000021310cd8c70_0;  alias, 1 drivers
v0000021310c880a0_0 .net/s "din", 31 0, L_0000021310cd9170;  alias, 1 drivers
v0000021310c876a0_0 .var/s "dout", 31 0;
v0000021310c8c310_0 .net "ld", 0 0, L_0000021310d35930;  alias, 1 drivers
v0000021310c8dc10_0 .net "reset", 0 0, v0000021310cd8770_0;  alias, 1 drivers
S_0000021310c89160 .scope module, "rbank" "register_bank" 5 46, 14 1 0, S_0000021310b8d480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 5 "sr1";
    .port_info 4 /INPUT 5 "sr2";
    .port_info 5 /INPUT 5 "dr";
    .port_info 6 /INPUT 32 "wrData";
    .port_info 7 /OUTPUT 32 "rData1";
    .port_info 8 /OUTPUT 32 "rData2";
L_0000021310c562a0 .functor BUFZ 32, L_0000021310cd8810, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021310c55510 .functor BUFZ 32, L_0000021310cd9210, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021310c8c630_0 .net *"_ivl_0", 31 0, L_0000021310cd8810;  1 drivers
v0000021310c8d030_0 .net *"_ivl_10", 6 0, L_0000021310cd9df0;  1 drivers
L_0000021310cda250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021310c8c090_0 .net *"_ivl_13", 1 0, L_0000021310cda250;  1 drivers
v0000021310c8dcb0_0 .net *"_ivl_2", 6 0, L_0000021310cd9d50;  1 drivers
L_0000021310cda208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021310c8c3b0_0 .net *"_ivl_5", 1 0, L_0000021310cda208;  1 drivers
v0000021310c8ca90_0 .net *"_ivl_8", 31 0, L_0000021310cd9210;  1 drivers
v0000021310c8ddf0_0 .net "clk", 0 0, v0000021310cd8c70_0;  alias, 1 drivers
v0000021310c8c1d0_0 .net "dr", 4 0, L_0000021310cd9490;  1 drivers
v0000021310c8cc70_0 .var/i "k", 31 0;
v0000021310c8d670_0 .net/s "rData1", 31 0, L_0000021310c562a0;  alias, 1 drivers
v0000021310c8ce50_0 .net/s "rData2", 31 0, L_0000021310c55510;  alias, 1 drivers
v0000021310c8d350 .array/s "regfile", 31 0, 31 0;
v0000021310c8d2b0_0 .net "reset", 0 0, v0000021310cd8770_0;  alias, 1 drivers
v0000021310c8d710_0 .net "sr1", 4 0, L_0000021310cd88b0;  1 drivers
v0000021310c8c270_0 .net "sr2", 4 0, L_0000021310cd92b0;  1 drivers
v0000021310c8c9f0_0 .net/s "wrData", 31 0, L_0000021310d348f0;  alias, 1 drivers
v0000021310c8cb30_0 .net "write", 0 0, L_0000021310d357f0;  alias, 1 drivers
L_0000021310cd8810 .array/port v0000021310c8d350, L_0000021310cd9d50;
L_0000021310cd9d50 .concat [ 5 2 0 0], L_0000021310cd88b0, L_0000021310cda208;
L_0000021310cd9210 .array/port v0000021310c8d350, L_0000021310cd9df0;
L_0000021310cd9df0 .concat [ 5 2 0 0], L_0000021310cd92b0, L_0000021310cda250;
S_0000021310cd46b0 .scope module, "wbmux" "mux" 5 65, 10 1 0, S_0000021310b8d480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000021310c5ceb0 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v0000021310c8d3f0_0 .net/s "a", 31 0, v0000021310c87ce0_0;  alias, 1 drivers
v0000021310c8d490_0 .net/s "b", 31 0, v0000021310cd2100_0;  alias, 1 drivers
v0000021310c8cbd0_0 .net/s "out", 31 0, L_0000021310d348f0;  alias, 1 drivers
v0000021310c8d7b0_0 .net "s", 0 0, L_0000021310d35890;  alias, 1 drivers
L_0000021310d348f0 .functor MUXZ 32, v0000021310c87ce0_0, v0000021310cd2100_0, L_0000021310d35890, C4<>;
    .scope S_0000021310c89de0;
T_0 ;
    %wait E_0000021310c5f9f0;
    %load/vec4 v0000021310c8dc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021310c876a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021310c8c310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000021310c880a0_0;
    %assign/vec4 v0000021310c876a0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000021310c897a0;
T_1 ;
    %wait E_0000021310c5f9f0;
    %load/vec4 v0000021310c88820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021310c87920_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000021310c87100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000021310c88140_0;
    %assign/vec4 v0000021310c87920_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000021310c89c50;
T_2 ;
    %wait E_0000021310c5f9f0;
    %load/vec4 v0000021310c874c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021310c88b40_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000021310c87600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000021310c88000_0;
    %assign/vec4 v0000021310c88b40_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000021310c89160;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021310c8d350, 0, 4;
    %end;
    .thread T_3;
    .scope S_0000021310c89160;
T_4 ;
    %wait E_0000021310c5f9f0;
    %load/vec4 v0000021310c8d2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021310c8cc70_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000021310c8cc70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021310c8cc70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021310c8d350, 0, 4;
    %load/vec4 v0000021310c8cc70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021310c8cc70_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000021310c8cb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000021310c8c1d0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000021310c8c1d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021310c8d350, 0, 4;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0000021310c8c9f0_0;
    %load/vec4 v0000021310c8c1d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021310c8d350, 0, 4;
T_4.7 ;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000021310bd5b90;
T_5 ;
    %wait E_0000021310c5f9f0;
    %load/vec4 v0000021310cd2920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021310cd38c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000021310cd33c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000021310cd2600_0;
    %assign/vec4 v0000021310cd38c0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000021310c234d0;
T_6 ;
    %wait E_0000021310c5f9f0;
    %load/vec4 v0000021310cd3be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021310cd2240_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000021310cd3aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000021310cd3460_0;
    %assign/vec4 v0000021310cd2240_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000021310c892f0;
T_7 ;
    %wait E_0000021310c5f9f0;
    %load/vec4 v0000021310c871a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021310c87740_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000021310c88780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000021310c88320_0;
    %assign/vec4 v0000021310c87740_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000021310c19e80;
T_8 ;
    %wait E_0000021310c5fa70;
    %load/vec4 v0000021310cd36e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000021310cd3780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.2 ;
    %load/vec4 v0000021310cd27e0_0;
    %load/vec4 v0000021310cd3b40_0;
    %add;
    %store/vec4 v0000021310cd2740_0, 0, 32;
    %jmp T_8.13;
T_8.3 ;
    %load/vec4 v0000021310cd27e0_0;
    %load/vec4 v0000021310cd3b40_0;
    %sub;
    %store/vec4 v0000021310cd2740_0, 0, 32;
    %jmp T_8.13;
T_8.4 ;
    %load/vec4 v0000021310cd27e0_0;
    %load/vec4 v0000021310cd3b40_0;
    %and;
    %store/vec4 v0000021310cd2740_0, 0, 32;
    %jmp T_8.13;
T_8.5 ;
    %load/vec4 v0000021310cd27e0_0;
    %load/vec4 v0000021310cd3b40_0;
    %or;
    %store/vec4 v0000021310cd2740_0, 0, 32;
    %jmp T_8.13;
T_8.6 ;
    %load/vec4 v0000021310cd27e0_0;
    %load/vec4 v0000021310cd3b40_0;
    %xor;
    %store/vec4 v0000021310cd2740_0, 0, 32;
    %jmp T_8.13;
T_8.7 ;
    %load/vec4 v0000021310cd27e0_0;
    %inv;
    %store/vec4 v0000021310cd2740_0, 0, 32;
    %jmp T_8.13;
T_8.8 ;
    %load/vec4 v0000021310cd27e0_0;
    %load/vec4 v0000021310cd3b40_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000021310cd2740_0, 0, 32;
    %jmp T_8.13;
T_8.9 ;
    %load/vec4 v0000021310cd27e0_0;
    %load/vec4 v0000021310cd3b40_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000021310cd2740_0, 0, 32;
    %jmp T_8.13;
T_8.10 ;
    %load/vec4 v0000021310cd27e0_0;
    %load/vec4 v0000021310cd3b40_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0000021310cd2740_0, 0, 32;
    %jmp T_8.13;
T_8.11 ;
    %load/vec4 v0000021310cd27e0_0;
    %load/vec4 v0000021310cd3b40_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000021310cd2740_0, 0, 32;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0000021310cd27e0_0;
    %load/vec4 v0000021310cd3b40_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %add;
    %store/vec4 v0000021310cd2740_0, 0, 32;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000021310c1a010;
T_9 ;
    %wait E_0000021310c5f9f0;
    %load/vec4 v0000021310cd21a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021310cd2100_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000021310cd3820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000021310cd3f00_0;
    %assign/vec4 v0000021310cd2100_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000021310bde9a0;
T_10 ;
    %wait E_0000021310c5f9f0;
    %load/vec4 v0000021310c85550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021310c86bd0_0, 0, 32;
T_10.2 ;
    %load/vec4 v0000021310c86bd0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021310c86bd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021310c86c70, 0, 4;
    %load/vec4 v0000021310c86bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021310c86bd0_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000021310c855f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0000021310c869f0_0;
    %load/vec4 v0000021310c85410_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021310c86c70, 0, 4;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000021310c89480;
T_11 ;
    %wait E_0000021310c5f9f0;
    %load/vec4 v0000021310c88e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021310c87ce0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000021310c88280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000021310c88be0_0;
    %assign/vec4 v0000021310c87ce0_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000021310beb150;
T_12 ;
    %wait E_0000021310c5fbf0;
    %load/vec4 v0000021310cd2420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000021310cd3a00_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000021310cd2880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021310cd2880_0, 0;
    %jmp T_12.9;
T_12.2 ;
    %delay 1, 0;
    %load/vec4 v0000021310cd2b00_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000021310cd3a00_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000021310cd2880_0, 0;
    %jmp T_12.11;
T_12.10 ;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %pushi/vec4 0, 0, 21;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000021310cd2880_0, 0;
T_12.11 ;
    %jmp T_12.9;
T_12.3 ;
    %delay 1, 0;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000021310cd2880_0, 0;
    %jmp T_12.9;
T_12.4 ;
    %delay 1, 0;
    %load/vec4 v0000021310cd2b00_0;
    %parti/s 2, 30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %jmp T_12.16;
T_12.12 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %pushi/vec4 5, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %load/vec4 v0000021310cd2b00_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_12.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_12.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_12.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_12.24, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_12.25, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_12.26, 6;
    %jmp T_12.27;
T_12.17 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %jmp T_12.27;
T_12.18 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %jmp T_12.27;
T_12.19 ;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %jmp T_12.27;
T_12.20 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %jmp T_12.27;
T_12.21 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %jmp T_12.27;
T_12.22 ;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %jmp T_12.27;
T_12.23 ;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %jmp T_12.27;
T_12.24 ;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %jmp T_12.27;
T_12.25 ;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %jmp T_12.27;
T_12.26 ;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %jmp T_12.27;
T_12.27 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.13 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %load/vec4 v0000021310cd2b00_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_12.28, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_12.29, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_12.30, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_12.31, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_12.32, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_12.33, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_12.34, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_12.35, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_12.36, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_12.37, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_12.38, 6;
    %jmp T_12.39;
T_12.28 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %jmp T_12.39;
T_12.29 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %jmp T_12.39;
T_12.30 ;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %jmp T_12.39;
T_12.31 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %jmp T_12.39;
T_12.32 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %jmp T_12.39;
T_12.33 ;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %jmp T_12.39;
T_12.34 ;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %jmp T_12.39;
T_12.35 ;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %jmp T_12.39;
T_12.36 ;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %jmp T_12.39;
T_12.37 ;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %jmp T_12.39;
T_12.38 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %jmp T_12.39;
T_12.39 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.14 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %load/vec4 v0000021310cd2b00_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.40, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.41, 6;
    %jmp T_12.42;
T_12.40 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %jmp T_12.42;
T_12.41 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %jmp T_12.42;
T_12.42 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.15 ;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %load/vec4 v0000021310cd2b00_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_12.43, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_12.44, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_12.45, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_12.46, 6;
    %jmp T_12.47;
T_12.43 ;
    %pushi/vec4 58, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %jmp T_12.47;
T_12.44 ;
    %pushi/vec4 26, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %jmp T_12.47;
T_12.45 ;
    %pushi/vec4 10, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %jmp T_12.47;
T_12.46 ;
    %pushi/vec4 42, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %jmp T_12.47;
T_12.47 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.16 ;
    %pop/vec4 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000021310cd2880_0, 0;
    %jmp T_12.9;
T_12.5 ;
    %delay 1, 0;
    %load/vec4 v0000021310cd2b00_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.48, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.49, 6;
    %jmp T_12.50;
T_12.48 ;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %jmp T_12.50;
T_12.49 ;
    %pushi/vec4 4, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %jmp T_12.50;
T_12.50 ;
    %pop/vec4 1;
    %load/vec4 v0000021310cd2b00_0;
    %parti/s 6, 26, 6;
    %cmpi/e 48, 0, 6;
    %jmp/0xz  T_12.51, 4;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %jmp T_12.52;
T_12.51 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
T_12.52 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000021310cd2880_0, 0;
    %jmp T_12.9;
T_12.6 ;
    %delay 1, 0;
    %load/vec4 v0000021310cd2b00_0;
    %parti/s 2, 30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.53, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.54, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.55, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.56, 6;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %jmp T_12.58;
T_12.53 ;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %jmp T_12.58;
T_12.54 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %jmp T_12.58;
T_12.55 ;
    %load/vec4 v0000021310cd2b00_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.59, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.60, 6;
    %jmp T_12.61;
T_12.59 ;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %jmp T_12.61;
T_12.60 ;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %jmp T_12.61;
T_12.61 ;
    %pop/vec4 1;
    %jmp T_12.58;
T_12.56 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021310cd3a00_0, 4, 5;
    %jmp T_12.58;
T_12.58 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021310cd2880_0, 0;
    %jmp T_12.9;
T_12.7 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000021310cd3a00_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000021310cd2880_0, 0;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000021310c69e20;
T_13 ;
    %delay 5, 0;
    %load/vec4 v0000021310cd8c70_0;
    %inv;
    %store/vec4 v0000021310cd8c70_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0000021310c69e20;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021310cd8c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021310cd8770_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021310cd8770_0, 0, 1;
    %vpi_call 2 24 "$readmemh", "gcd_test.txt", v0000021310c88d20 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0000021310c69e20;
T_15 ;
    %vpi_call 2 32 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021310c69e20 {0 0 0};
    %vpi_call 2 43 "$monitor", $time, " register values : %d  %d  %d data_memory:  %d  %d  %d", &A<v0000021310c8d350, 1>, &A<v0000021310c8d350, 2>, &A<v0000021310c8d350, 3>, &A<v0000021310c86c70, 0>, &A<v0000021310c86c70, 1>, &A<v0000021310c86c70, 2> {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 66 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "mips_tb.v";
    "./mips.v";
    "./controller.v";
    "./datapath.v";
    "./register.v";
    "./adder.v";
    "./ALU.v";
    "./condition.v";
    "./mux.v";
    "./data_mem.v";
    "./signext.v";
    "./instr_mem.v";
    "./register_bank.v";
