============================================================
   Tang Dynasty, V5.0.30786
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = E:/TD/bin/td.exe
   Run by =     ASUS
   Run Date =   Wed Apr  5 16:16:37 2023

   Run on =     DESKTOP-BICF4SF
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1003 : finish command "import_device eagle_s20.db -package BG256" in  1.940679s wall, 1.109375s user + 0.375000s system = 1.484375s CPU (76.5%)

RUN-1004 : used memory is 149 MB, reserved memory is 107 MB, peak memory is 149 MB
RUN-1002 : start command "import_db CortexM0_SOC_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.0.30786.
RUN-1001 : Database version number 46126.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter place:timing_factor.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:least_critical_net_perc.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:most_critical_net_perc.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:tactics.
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db CortexM0_SOC_pr.db" in  10.778666s wall, 7.046875s user + 0.531250s system = 7.578125s CPU (70.3%)

RUN-1004 : used memory is 506 MB, reserved memory is 479 MB, peak memory is 506 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  2.633743s wall, 2.562500s user + 0.156250s system = 2.718750s CPU (103.2%)

RUN-1004 : used memory is 661 MB, reserved memory is 633 MB, peak memory is 661 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.081436s wall, 0.656250s user + 0.328125s system = 0.984375s CPU (13.9%)

RUN-1004 : used memory is 688 MB, reserved memory is 661 MB, peak memory is 688 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0" in  10.426575s wall, 3.484375s user + 0.531250s system = 4.015625s CPU (38.5%)

RUN-1004 : used memory is 548 MB, reserved memory is 517 MB, peak memory is 688 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  2.439791s wall, 2.406250s user + 0.171875s system = 2.578125s CPU (105.7%)

RUN-1004 : used memory is 676 MB, reserved memory is 646 MB, peak memory is 688 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.886356s wall, 0.562500s user + 0.265625s system = 0.828125s CPU (12.0%)

RUN-1004 : used memory is 702 MB, reserved memory is 674 MB, peak memory is 702 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.871685s wall, 3.171875s user + 0.531250s system = 3.703125s CPU (37.5%)

RUN-1004 : used memory is 561 MB, reserved memory is 531 MB, peak memory is 702 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  2.263641s wall, 2.250000s user + 0.015625s system = 2.265625s CPU (100.1%)

RUN-1004 : used memory is 679 MB, reserved memory is 649 MB, peak memory is 702 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.859348s wall, 0.375000s user + 0.187500s system = 0.562500s CPU (8.2%)

RUN-1004 : used memory is 706 MB, reserved memory is 677 MB, peak memory is 706 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.681953s wall, 2.828125s user + 0.265625s system = 3.093750s CPU (32.0%)

RUN-1004 : used memory is 566 MB, reserved memory is 538 MB, peak memory is 706 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(92)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(320)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(377)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-8007 ERROR: cannot open file 'F:/jichuangsai/week1_test/keil/code.hex' in ../rtl/Block_RAM.v(15)
HDL-1007 : module 'Block_RAM' remains a black box due to errors in its contents in ../rtl/Block_RAM.v(1)
HDL-5007 WARNING: net 'IRQ[31]' does not have a driver in ../rtl/CortexM0_SoC.v(35)
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  1.466867s wall, 1.531250s user + 0.031250s system = 1.562500s CPU (106.5%)

RUN-1004 : used memory is 313 MB, reserved memory is 272 MB, peak memory is 706 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(92)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(320)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(377)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-5007 WARNING: net 'IRQ[31]' does not have a driver in ../rtl/CortexM0_SoC.v(35)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 1 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  4.767301s wall, 5.796875s user + 0.468750s system = 6.265625s CPU (131.4%)

RUN-1004 : used memory is 387 MB, reserved memory is 347 MB, peak memory is 706 MB
RUN-1002 : start command "read_adc ../../week1/M0.adc"
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin Col[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin Col[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin Col[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin Col[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin Row[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin Row[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin Row[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin Row[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 38 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[0]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[0]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[10]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[10]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[11]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[11]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[12]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[12]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[13]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[13]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[14]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[14]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[15]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[15]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[16]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[16]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[17]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[17]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[18]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[18]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[19]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[19]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[1]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[1]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[20]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[20]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[21]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[21]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[22]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[22]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[23]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[23]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[24]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[24]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[25]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[25]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[26]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[26]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[27]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[27]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[28]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[28]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[29]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[29]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[2]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[2]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[30]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[30]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[31]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[31]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[3]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[3]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[4]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[4]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[5]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[5]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[6]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[6]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[7]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[7]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[8]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[8]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[9]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[9]" in ../rtl/CortexM0_SoC.v(92)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 22519/253 useful/useless nets, 22019/118 useful/useless insts
SYN-1021 : Optimized 66 onehot mux instances.
SYN-1020 : Optimized 25 distributor mux.
SYN-1016 : Merged 77 instances.
SYN-1015 : Optimize round 1, 613 better
SYN-1014 : Optimize round 2
SYN-1032 : 22442/38 useful/useless nets, 21943/100 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 2, 143 better
SYN-1014 : Optimize round 3
SYN-1032 : 22440/2 useful/useless nets, 21941/0 useful/useless insts
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 146 inv instances.
SYN-1032 : 20872/408 useful/useless nets, 20638/354 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     K7vpw6_reg
SYN-1002 :     Xbopw6_reg
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 1, 4064 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 5 inv instances.
SYN-1032 : 19859/22 useful/useless nets, 19625/14 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 27 better
SYN-1014 : Optimize round 3
SYN-1032 : 19853/0 useful/useless nets, 19619/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  7.353169s wall, 8.421875s user + 0.671875s system = 9.093750s CPU (123.7%)

RUN-1004 : used memory is 471 MB, reserved memory is 433 MB, peak memory is 706 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Gate Statistics
#Basic gates            19759
  #and                   9433
  #nand                     0
  #or                    1942
  #nor                      0
  #xor                     72
  #xnor                     0
  #buf                      0
  #not                   6404
  #bufif1                   1
  #MX21                   503
  #FADD                     0
  #DFF                   1404
  #LATCH                    0
#MACRO_ADD                  8
#MACRO_EQ                  41
#MACRO_MULT                 1
#MACRO_MUX                128

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18355  |1404   |58     |
|  u_logic |cortexm0ds_logic |18277  |1297   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  3.063605s wall, 3.640625s user + 0.187500s system = 3.828125s CPU (125.0%)

RUN-1004 : used memory is 570 MB, reserved memory is 536 MB, peak memory is 706 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 20 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 114 instances.
SYN-2501 : Optimize round 1, 406 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1019 : Optimized 236 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1032 : 20810/236 useful/useless nets, 20438/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 19946/68 useful/useless nets, 19624/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20380/2 useful/useless nets, 20126/0 useful/useless insts
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21017/4 useful/useless nets, 20763/4 useful/useless insts
SYN-1032 : 21284/48 useful/useless nets, 20892/48 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 65598, tnet num: 21291, tinst num: 20892, tnode num: 89576, tedge num: 100332.
TMR-2508 : Levelizing timing graph completed, there are 279 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.096083s wall, 1.375000s user + 0.062500s system = 1.437500s CPU (131.1%)

RUN-1004 : used memory is 712 MB, reserved memory is 680 MB, peak memory is 712 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 21291 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 184 (3.52), #lev = 5 (3.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 187 (3.46), #lev = 5 (3.19)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 600 instances into 189 LUTs, name keeping = 67%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5122 (4.00), #lev = 21 (8.13)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5174 (3.88), #lev = 18 (7.70)
SYN-3001 : Logic optimization runtime opt =   1.47 sec, map = 1367.73 sec
SYN-3001 : Mapper mapped 18626 instances into 5174 LUTs, name keeping = 30%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

LUT Statistics
#Total_luts              5569
  #lut4                  3629
  #lut5                  1734
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             206

Utilization Statistics
#lut                     5569   out of  19600   28.41%
#reg                     1399   out of  19600    7.14%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       20   out of    188   10.64%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |5363   |206    |1403   |32     |3      |
|  u_logic |cortexm0ds_logic |5174   |173    |1296   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 103 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1296 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  23.416561s wall, 26.562500s user + 1.468750s system = 28.031250s CPU (119.7%)

RUN-1004 : used memory is 649 MB, reserved memory is 654 MB, peak memory is 897 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  3.660771s wall, 4.406250s user + 0.343750s system = 4.750000s CPU (129.8%)

RUN-1004 : used memory is 646 MB, reserved memory is 618 MB, peak memory is 897 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "System_clk_pad" drive clk pins.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 6890 instances
RUN-1001 : 5357 luts, 1399 seqs, 40 mslices, 34 lslices, 20 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7172 nets
RUN-1001 : 3633 nets have 2 pins
RUN-1001 : 2560 nets have [3 - 5] pins
RUN-1001 : 607 nets have [6 - 10] pins
RUN-1001 : 198 nets have [11 - 20] pins
RUN-1001 : 160 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6888 instances, 5357 luts, 1399 seqs, 74 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 28%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 33468, tnet num: 7170, tinst num: 6888, tnode num: 37852, tedge num: 54479.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7170 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.189225s wall, 1.171875s user + 0.078125s system = 1.250000s CPU (105.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.71432e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6888.
PHY-3001 : End clustering;  0.000032s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.51631e+06, overlap = 78.75
PHY-3002 : Step(2): len = 1.32497e+06, overlap = 78.75
PHY-3002 : Step(3): len = 1.21942e+06, overlap = 78.75
PHY-3002 : Step(4): len = 1.13432e+06, overlap = 74.75
PHY-3002 : Step(5): len = 1.11967e+06, overlap = 79.375
PHY-3002 : Step(6): len = 1.1045e+06, overlap = 79.9375
PHY-3002 : Step(7): len = 1.08895e+06, overlap = 78.3125
PHY-3002 : Step(8): len = 992563, overlap = 101.125
PHY-3002 : Step(9): len = 898371, overlap = 110.656
PHY-3002 : Step(10): len = 878181, overlap = 108.125
PHY-3002 : Step(11): len = 863592, overlap = 114.813
PHY-3002 : Step(12): len = 850883, overlap = 119.813
PHY-3002 : Step(13): len = 827119, overlap = 127.438
PHY-3002 : Step(14): len = 816277, overlap = 131.313
PHY-3002 : Step(15): len = 808852, overlap = 132.656
PHY-3002 : Step(16): len = 761244, overlap = 154.594
PHY-3002 : Step(17): len = 744037, overlap = 165.5
PHY-3002 : Step(18): len = 733743, overlap = 167.5
PHY-3002 : Step(19): len = 728980, overlap = 167.313
PHY-3002 : Step(20): len = 714668, overlap = 172.688
PHY-3002 : Step(21): len = 705737, overlap = 180.5
PHY-3002 : Step(22): len = 701889, overlap = 181.531
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.17723e-05
PHY-3002 : Step(23): len = 719751, overlap = 176.156
PHY-3002 : Step(24): len = 724003, overlap = 164.063
PHY-3002 : Step(25): len = 710505, overlap = 166.563
PHY-3002 : Step(26): len = 706997, overlap = 164
PHY-3002 : Step(27): len = 704765, overlap = 163.156
PHY-3002 : Step(28): len = 700238, overlap = 167.594
PHY-3002 : Step(29): len = 697426, overlap = 167.563
PHY-3002 : Step(30): len = 694503, overlap = 159.969
PHY-3002 : Step(31): len = 691302, overlap = 163.188
PHY-3002 : Step(32): len = 686806, overlap = 158.125
PHY-3002 : Step(33): len = 683909, overlap = 157.781
PHY-3002 : Step(34): len = 680726, overlap = 155.906
PHY-3002 : Step(35): len = 674603, overlap = 163.344
PHY-3002 : Step(36): len = 670623, overlap = 162.281
PHY-3002 : Step(37): len = 668662, overlap = 164.469
PHY-3002 : Step(38): len = 663050, overlap = 163.156
PHY-3002 : Step(39): len = 656354, overlap = 162.813
PHY-3002 : Step(40): len = 653369, overlap = 159.813
PHY-3002 : Step(41): len = 650744, overlap = 161.688
PHY-3002 : Step(42): len = 642458, overlap = 157.781
PHY-3002 : Step(43): len = 636024, overlap = 163.063
PHY-3002 : Step(44): len = 634131, overlap = 160.781
PHY-3002 : Step(45): len = 631677, overlap = 165.813
PHY-3002 : Step(46): len = 626216, overlap = 166.906
PHY-3002 : Step(47): len = 622542, overlap = 169.781
PHY-3002 : Step(48): len = 620012, overlap = 167.75
PHY-3002 : Step(49): len = 616693, overlap = 170.594
PHY-3002 : Step(50): len = 610487, overlap = 165.563
PHY-3002 : Step(51): len = 605532, overlap = 165.625
PHY-3002 : Step(52): len = 603658, overlap = 169.125
PHY-3002 : Step(53): len = 601118, overlap = 174.156
PHY-3002 : Step(54): len = 595091, overlap = 163.688
PHY-3002 : Step(55): len = 591328, overlap = 166.938
PHY-3002 : Step(56): len = 588984, overlap = 167.219
PHY-3002 : Step(57): len = 584726, overlap = 168.813
PHY-3002 : Step(58): len = 580701, overlap = 164.531
PHY-3002 : Step(59): len = 578321, overlap = 167.25
PHY-3002 : Step(60): len = 574869, overlap = 173.156
PHY-3002 : Step(61): len = 571376, overlap = 168.625
PHY-3002 : Step(62): len = 569387, overlap = 166.531
PHY-3002 : Step(63): len = 564735, overlap = 165.375
PHY-3002 : Step(64): len = 559015, overlap = 168.094
PHY-3002 : Step(65): len = 556582, overlap = 170.719
PHY-3002 : Step(66): len = 555126, overlap = 171.375
PHY-3002 : Step(67): len = 551371, overlap = 172.094
PHY-3002 : Step(68): len = 548157, overlap = 167.906
PHY-3002 : Step(69): len = 543939, overlap = 158.313
PHY-3002 : Step(70): len = 542451, overlap = 158.031
PHY-3002 : Step(71): len = 535732, overlap = 183.281
PHY-3002 : Step(72): len = 532326, overlap = 172.969
PHY-3002 : Step(73): len = 529212, overlap = 162.875
PHY-3002 : Step(74): len = 528057, overlap = 162.813
PHY-3002 : Step(75): len = 523036, overlap = 161.719
PHY-3002 : Step(76): len = 518634, overlap = 165.781
PHY-3002 : Step(77): len = 516260, overlap = 161.219
PHY-3002 : Step(78): len = 514617, overlap = 157.219
PHY-3002 : Step(79): len = 510627, overlap = 162.5
PHY-3002 : Step(80): len = 509926, overlap = 164.563
PHY-3002 : Step(81): len = 509437, overlap = 160.063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.35446e-05
PHY-3002 : Step(82): len = 510633, overlap = 159.375
PHY-3002 : Step(83): len = 515127, overlap = 153.531
PHY-3002 : Step(84): len = 520445, overlap = 144.719
PHY-3002 : Step(85): len = 521808, overlap = 141.875
PHY-3002 : Step(86): len = 522654, overlap = 139.313
PHY-3002 : Step(87): len = 523256, overlap = 135.813
PHY-3002 : Step(88): len = 525320, overlap = 133.063
PHY-3002 : Step(89): len = 529014, overlap = 129.531
PHY-3002 : Step(90): len = 530412, overlap = 129.219
PHY-3002 : Step(91): len = 530665, overlap = 127.031
PHY-3002 : Step(92): len = 532297, overlap = 122.344
PHY-3002 : Step(93): len = 538983, overlap = 108.813
PHY-3002 : Step(94): len = 539684, overlap = 109.469
PHY-3002 : Step(95): len = 539310, overlap = 111.938
PHY-3002 : Step(96): len = 539034, overlap = 112.875
PHY-3002 : Step(97): len = 539210, overlap = 106.156
PHY-3002 : Step(98): len = 539171, overlap = 105.531
PHY-3002 : Step(99): len = 538519, overlap = 102.594
PHY-3002 : Step(100): len = 538497, overlap = 101.906
PHY-3002 : Step(101): len = 538285, overlap = 102.156
PHY-3002 : Step(102): len = 538184, overlap = 102.875
PHY-3002 : Step(103): len = 537371, overlap = 103.594
PHY-3002 : Step(104): len = 536336, overlap = 100.5
PHY-3002 : Step(105): len = 535159, overlap = 98.375
PHY-3002 : Step(106): len = 534828, overlap = 97.375
PHY-3002 : Step(107): len = 534142, overlap = 101.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000167089
PHY-3002 : Step(108): len = 535215, overlap = 100.5
PHY-3002 : Step(109): len = 552361, overlap = 95
PHY-3002 : Step(110): len = 562992, overlap = 88.5938
PHY-3002 : Step(111): len = 563025, overlap = 88.25
PHY-3002 : Step(112): len = 563573, overlap = 79.8438
PHY-3002 : Step(113): len = 564756, overlap = 76.5938
PHY-3002 : Step(114): len = 565643, overlap = 76.0625
PHY-3002 : Step(115): len = 567199, overlap = 75.5
PHY-3002 : Step(116): len = 569682, overlap = 72.625
PHY-3002 : Step(117): len = 571290, overlap = 73.0313
PHY-3002 : Step(118): len = 572653, overlap = 66.875
PHY-3002 : Step(119): len = 573480, overlap = 70.6875
PHY-3002 : Step(120): len = 574523, overlap = 65.4063
PHY-3002 : Step(121): len = 575817, overlap = 66.2813
PHY-3002 : Step(122): len = 577653, overlap = 69.9688
PHY-3002 : Step(123): len = 580130, overlap = 62.125
PHY-3002 : Step(124): len = 580528, overlap = 59.4375
PHY-3002 : Step(125): len = 580813, overlap = 61.375
PHY-3002 : Step(126): len = 581191, overlap = 61.1875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000293067
PHY-3002 : Step(127): len = 582093, overlap = 61.1875
PHY-3002 : Step(128): len = 585715, overlap = 67.2188
PHY-3002 : Step(129): len = 595277, overlap = 64.4375
PHY-3002 : Step(130): len = 600754, overlap = 62.9375
PHY-3002 : Step(131): len = 601747, overlap = 57.8125
PHY-3002 : Step(132): len = 602512, overlap = 56.5625
PHY-3002 : Step(133): len = 602907, overlap = 56.5
PHY-3002 : Step(134): len = 604016, overlap = 53.875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.037057s wall, 0.046875s user + 0.062500s system = 0.109375s CPU (295.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.39844e+06, over cnt = 1239(3%), over = 1741, worst = 10
PHY-1002 : len = 1.40363e+06, over cnt = 1064(3%), over = 1399, worst = 10
PHY-1002 : len = 1.4115e+06, over cnt = 800(2%), over = 1008, worst = 10
PHY-1002 : len = 1.42344e+06, over cnt = 486(1%), over = 642, worst = 10
PHY-1002 : len = 1.43284e+06, over cnt = 362(1%), over = 496, worst = 10
PHY-1001 : End global iterations;  1.712403s wall, 2.734375s user + 0.093750s system = 2.828125s CPU (165.2%)

PHY-1001 : Congestion index: top1 = 90.00, top5 = 81.88, top10 = 73.75, top15 = 64.38.
PHY-3001 : End congestion estimation;  2.450157s wall, 3.500000s user + 0.125000s system = 3.625000s CPU (147.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7170 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.561585s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (111.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.96414e-05
PHY-3002 : Step(135): len = 574572, overlap = 62.1563
PHY-3002 : Step(136): len = 542690, overlap = 89.6875
PHY-3002 : Step(137): len = 519522, overlap = 106.719
PHY-3002 : Step(138): len = 496572, overlap = 124.344
PHY-3002 : Step(139): len = 473337, overlap = 143.594
PHY-3002 : Step(140): len = 449522, overlap = 159.563
PHY-3002 : Step(141): len = 424723, overlap = 175.469
PHY-3002 : Step(142): len = 409344, overlap = 184.5
PHY-3002 : Step(143): len = 395601, overlap = 189.938
PHY-3002 : Step(144): len = 379750, overlap = 193.375
PHY-3002 : Step(145): len = 370078, overlap = 198.656
PHY-3002 : Step(146): len = 358962, overlap = 199.938
PHY-3002 : Step(147): len = 352715, overlap = 201.844
PHY-3002 : Step(148): len = 346163, overlap = 204.531
PHY-3002 : Step(149): len = 341956, overlap = 202.313
PHY-3002 : Step(150): len = 337841, overlap = 204.156
PHY-3002 : Step(151): len = 335420, overlap = 202.094
PHY-3002 : Step(152): len = 332047, overlap = 204.625
PHY-3002 : Step(153): len = 328845, overlap = 207.031
PHY-3002 : Step(154): len = 325444, overlap = 210.563
PHY-3002 : Step(155): len = 322276, overlap = 216.5
PHY-3002 : Step(156): len = 320262, overlap = 218.031
PHY-3002 : Step(157): len = 318453, overlap = 218.75
PHY-3002 : Step(158): len = 317989, overlap = 218.906
PHY-3002 : Step(159): len = 316836, overlap = 219.844
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.92828e-05
PHY-3002 : Step(160): len = 332073, overlap = 201.5
PHY-3002 : Step(161): len = 353085, overlap = 170.156
PHY-3002 : Step(162): len = 355451, overlap = 159.656
PHY-3002 : Step(163): len = 360798, overlap = 150.406
PHY-3002 : Step(164): len = 361829, overlap = 144.75
PHY-3002 : Step(165): len = 363374, overlap = 137.094
PHY-3002 : Step(166): len = 366111, overlap = 128.656
PHY-3002 : Step(167): len = 367776, overlap = 121.438
PHY-3002 : Step(168): len = 367890, overlap = 119.844
PHY-3002 : Step(169): len = 367984, overlap = 117.969
PHY-3002 : Step(170): len = 368687, overlap = 117.563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000118566
PHY-3002 : Step(171): len = 384301, overlap = 97.1875
PHY-3002 : Step(172): len = 396669, overlap = 80.25
PHY-3002 : Step(173): len = 403420, overlap = 72.875
PHY-3002 : Step(174): len = 410714, overlap = 67.625
PHY-3002 : Step(175): len = 417134, overlap = 57.6875
PHY-3002 : Step(176): len = 422948, overlap = 44.5625
PHY-3002 : Step(177): len = 424852, overlap = 39.4063
PHY-3002 : Step(178): len = 425272, overlap = 37.4063
PHY-3002 : Step(179): len = 424762, overlap = 34.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000237131
PHY-3002 : Step(180): len = 440186, overlap = 22
PHY-3002 : Step(181): len = 448857, overlap = 15.0938
PHY-3002 : Step(182): len = 455183, overlap = 13.6563
PHY-3002 : Step(183): len = 459873, overlap = 15.4063
PHY-3002 : Step(184): len = 465001, overlap = 12.3438
PHY-3002 : Step(185): len = 467688, overlap = 11.3125
PHY-3002 : Step(186): len = 470378, overlap = 9.125
PHY-3002 : Step(187): len = 471174, overlap = 7.59375
PHY-3002 : Step(188): len = 470209, overlap = 8.03125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000474262
PHY-3002 : Step(189): len = 483007, overlap = 2.03125
PHY-3002 : Step(190): len = 490216, overlap = 0.59375
PHY-3002 : Step(191): len = 499954, overlap = 0.25
PHY-3002 : Step(192): len = 505709, overlap = 0.875
PHY-3002 : Step(193): len = 511514, overlap = 0.1875
PHY-3002 : Step(194): len = 513801, overlap = 0.28125
PHY-3002 : Step(195): len = 514449, overlap = 0.6875
PHY-3002 : Step(196): len = 514120, overlap = 1.46875
PHY-3002 : Step(197): len = 512525, overlap = 1.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.31258e+06, over cnt = 523(1%), over = 681, worst = 3
PHY-1002 : len = 1.31653e+06, over cnt = 294(0%), over = 352, worst = 3
PHY-1002 : len = 1.31818e+06, over cnt = 176(0%), over = 204, worst = 3
PHY-1002 : len = 1.318e+06, over cnt = 119(0%), over = 135, worst = 3
PHY-1002 : len = 1.31691e+06, over cnt = 79(0%), over = 86, worst = 3
PHY-1001 : End global iterations;  1.426111s wall, 2.187500s user + 0.125000s system = 2.312500s CPU (162.2%)

PHY-1001 : Congestion index: top1 = 64.38, top5 = 53.13, top10 = 47.50, top15 = 43.13.
PHY-3001 : End congestion estimation;  2.252216s wall, 3.093750s user + 0.187500s system = 3.281250s CPU (145.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7170 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.869058s wall, 0.828125s user + 0.062500s system = 0.890625s CPU (102.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000480397
PHY-3002 : Step(198): len = 506781, overlap = 11.4063
PHY-3002 : Step(199): len = 496536, overlap = 12.7188
PHY-3002 : Step(200): len = 485369, overlap = 12.1563
PHY-3002 : Step(201): len = 475465, overlap = 12.6875
PHY-3002 : Step(202): len = 465621, overlap = 18.8125
PHY-3002 : Step(203): len = 456859, overlap = 14.625
PHY-3002 : Step(204): len = 450047, overlap = 20.7188
PHY-3002 : Step(205): len = 443782, overlap = 22.0313
PHY-3002 : Step(206): len = 439423, overlap = 23.0625
PHY-3002 : Step(207): len = 435322, overlap = 26.1563
PHY-3002 : Step(208): len = 433215, overlap = 28.1875
PHY-3002 : Step(209): len = 431870, overlap = 29.7188
PHY-3002 : Step(210): len = 430371, overlap = 31.4375
PHY-3002 : Step(211): len = 429500, overlap = 31.8125
PHY-3002 : Step(212): len = 429242, overlap = 31.6563
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000960794
PHY-3002 : Step(213): len = 439402, overlap = 25.2813
PHY-3002 : Step(214): len = 447811, overlap = 21.125
PHY-3002 : Step(215): len = 452960, overlap = 16.4063
PHY-3002 : Step(216): len = 456003, overlap = 17.7188
PHY-3002 : Step(217): len = 458598, overlap = 14.4688
PHY-3002 : Step(218): len = 460827, overlap = 14.5
PHY-3002 : Step(219): len = 462848, overlap = 14.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00192159
PHY-3002 : Step(220): len = 468896, overlap = 9.125
PHY-3002 : Step(221): len = 473969, overlap = 11.2813
PHY-3002 : Step(222): len = 478078, overlap = 8.9375
PHY-3002 : Step(223): len = 483447, overlap = 8
PHY-3002 : Step(224): len = 487412, overlap = 8.75
PHY-3002 : Step(225): len = 490599, overlap = 8.3125
PHY-3002 : Step(226): len = 493219, overlap = 8.375
PHY-3002 : Step(227): len = 496892, overlap = 8.0625
PHY-3002 : Step(228): len = 499057, overlap = 9.21875
PHY-3002 : Step(229): len = 500037, overlap = 8.5625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00374436
PHY-3002 : Step(230): len = 503632, overlap = 6
PHY-3002 : Step(231): len = 507060, overlap = 6.28125
PHY-3002 : Step(232): len = 510341, overlap = 5.59375
PHY-3002 : Step(233): len = 514368, overlap = 4.46875
PHY-3002 : Step(234): len = 518403, overlap = 4.28125
PHY-3002 : Step(235): len = 521195, overlap = 4.28125
PHY-3002 : Step(236): len = 523881, overlap = 2.25
PHY-3002 : Step(237): len = 526176, overlap = 2.78125
PHY-3002 : Step(238): len = 527630, overlap = 2.3125
PHY-3002 : Step(239): len = 529475, overlap = 3.65625
PHY-3002 : Step(240): len = 531172, overlap = 4.0625
PHY-3002 : Step(241): len = 534378, overlap = 3.4375
PHY-3002 : Step(242): len = 535348, overlap = 3.59375
PHY-3002 : Step(243): len = 536190, overlap = 3.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00710074
PHY-3002 : Step(244): len = 537638, overlap = 3.0625
PHY-3002 : Step(245): len = 539556, overlap = 2.46875
PHY-3002 : Step(246): len = 541899, overlap = 1.1875
PHY-3002 : Step(247): len = 544506, overlap = 2.59375
PHY-3002 : Step(248): len = 545952, overlap = 1.09375
PHY-3002 : Step(249): len = 548928, overlap = 2.625
PHY-3002 : Step(250): len = 551155, overlap = 1
PHY-3002 : Step(251): len = 551860, overlap = 2.0625
PHY-3002 : Step(252): len = 552557, overlap = 2.28125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0134398
PHY-3002 : Step(253): len = 553777, overlap = 2.15625
PHY-3002 : Step(254): len = 555855, overlap = 1.09375
PHY-3002 : Step(255): len = 557673, overlap = 2.40625
PHY-3002 : Step(256): len = 558999, overlap = 1.3125
PHY-3002 : Step(257): len = 560898, overlap = 2.25
PHY-3002 : Step(258): len = 562959, overlap = 1.40625
PHY-3002 : Step(259): len = 563785, overlap = 2.0625
PHY-3002 : Step(260): len = 564856, overlap = 1.125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 65.06 peak overflow 1.19
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.47352e+06, over cnt = 222(0%), over = 268, worst = 3
PHY-1002 : len = 1.47422e+06, over cnt = 142(0%), over = 175, worst = 3
PHY-1002 : len = 1.47428e+06, over cnt = 102(0%), over = 128, worst = 3
PHY-1002 : len = 1.47294e+06, over cnt = 62(0%), over = 82, worst = 3
PHY-1002 : len = 1.47217e+06, over cnt = 50(0%), over = 65, worst = 3
PHY-1001 : End global iterations;  1.321655s wall, 2.000000s user + 0.046875s system = 2.046875s CPU (154.9%)

PHY-1001 : Congestion index: top1 = 56.25, top5 = 48.13, top10 = 43.75, top15 = 40.00.
PHY-1001 : End incremental global routing;  2.064030s wall, 2.734375s user + 0.046875s system = 2.781250s CPU (134.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7170 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.587392s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (101.1%)

OPT-1001 : 21 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 6844 has valid locations, 155 needs to be replaced
PHY-3001 : design contains 7022 instances, 5367 luts, 1523 seqs, 74 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 583513
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.37334e+06, over cnt = 253(0%), over = 306, worst = 3
PHY-1002 : len = 1.37428e+06, over cnt = 168(0%), over = 202, worst = 3
PHY-1002 : len = 1.37402e+06, over cnt = 110(0%), over = 134, worst = 3
PHY-1002 : len = 1.37341e+06, over cnt = 77(0%), over = 94, worst = 3
PHY-1002 : len = 1.37235e+06, over cnt = 63(0%), over = 76, worst = 3
PHY-1001 : End global iterations;  1.409031s wall, 2.265625s user + 0.046875s system = 2.312500s CPU (164.1%)

PHY-1001 : Congestion index: top1 = 55.63, top5 = 47.50, top10 = 43.75, top15 = 40.00.
PHY-3001 : End congestion estimation;  2.999710s wall, 3.828125s user + 0.062500s system = 3.890625s CPU (129.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7304 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.601116s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (98.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(261): len = 582830, overlap = 0
PHY-3002 : Step(262): len = 582830, overlap = 0
PHY-3002 : Step(263): len = 582419, overlap = 0
PHY-3002 : Step(264): len = 582419, overlap = 0
PHY-3002 : Step(265): len = 582183, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.37599e+06, over cnt = 101(0%), over = 116, worst = 3
PHY-1002 : len = 1.37604e+06, over cnt = 80(0%), over = 95, worst = 3
PHY-1002 : len = 1.37574e+06, over cnt = 56(0%), over = 67, worst = 3
PHY-1002 : len = 1.37517e+06, over cnt = 49(0%), over = 60, worst = 3
PHY-1002 : len = 1.37501e+06, over cnt = 44(0%), over = 55, worst = 3
PHY-1001 : End global iterations;  0.771860s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (111.3%)

PHY-1001 : Congestion index: top1 = 55.63, top5 = 47.50, top10 = 43.75, top15 = 40.63.
PHY-3001 : End congestion estimation;  1.453002s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (105.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7304 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.586509s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (109.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00884688
PHY-3002 : Step(266): len = 582166, overlap = 1.125
PHY-3002 : Step(267): len = 582166, overlap = 1.125
PHY-3001 : Final: Len = 582166, Over = 1.125
PHY-3001 : End incremental placement;  6.252265s wall, 7.328125s user + 0.250000s system = 7.578125s CPU (121.2%)

OPT-1001 : End high-fanout net optimization;  9.754735s wall, 11.578125s user + 0.296875s system = 11.875000s CPU (121.7%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38074e+06, over cnt = 251(0%), over = 304, worst = 3
PHY-1002 : len = 1.38151e+06, over cnt = 160(0%), over = 195, worst = 3
PHY-1002 : len = 1.38129e+06, over cnt = 107(0%), over = 129, worst = 3
PHY-1002 : len = 1.38093e+06, over cnt = 73(0%), over = 88, worst = 3
PHY-1002 : len = 1.3798e+06, over cnt = 57(0%), over = 69, worst = 3
PHY-1001 : End global iterations;  1.448203s wall, 2.234375s user + 0.125000s system = 2.359375s CPU (162.9%)

PHY-1001 : Congestion index: top1 = 55.00, top5 = 47.50, top10 = 43.75, top15 = 40.00.
OPT-1001 : End congestion update;  2.258015s wall, 3.078125s user + 0.140625s system = 3.218750s CPU (142.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7304 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.577144s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (102.9%)

OPT-1001 : Start: WNS 1302 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 1690 TNS 0 NUM_FEPS 0 with 13 cells processed and 13650 slack improved
OPT-1001 : Iter 2: improved WNS 2155 TNS 0 NUM_FEPS 0 with 6 cells processed and 5666 slack improved
OPT-1001 : Iter 3: improved WNS 2480 TNS 0 NUM_FEPS 0 with 12 cells processed and 5982 slack improved
OPT-1001 : Iter 4: improved WNS 2619 TNS 0 NUM_FEPS 0 with 18 cells processed and 9617 slack improved
OPT-1001 : Iter 5: improved WNS 2748 TNS 0 NUM_FEPS 0 with 17 cells processed and 8466 slack improved
OPT-1001 : Iter 6: improved WNS 2748 TNS 0 NUM_FEPS 0 with 14 cells processed and 3216 slack improved
OPT-1001 : End global optimization;  4.880025s wall, 5.687500s user + 0.171875s system = 5.859375s CPU (120.1%)

OPT-1001 : End physical optimization;  14.650604s wall, 17.343750s user + 0.468750s system = 17.812500s CPU (121.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5367 LUT to BLE ...
SYN-4008 : Packed 5367 LUT and 574 SEQ to BLE.
SYN-4003 : Packing 949 remaining SEQ's ...
SYN-4005 : Packed 935 SEQ with LUT/SLICE
SYN-4006 : 3860 single LUT's are left
SYN-4006 : 14 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5381/5515 primitive instances ...
PHY-3001 : End packing;  1.608374s wall, 1.593750s user + 0.000000s system = 1.593750s CPU (99.1%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3328 instances
RUN-1001 : 1634 mslices, 1634 lslices, 20 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6910 nets
RUN-1001 : 2694 nets have 2 pins
RUN-1001 : 2933 nets have [3 - 5] pins
RUN-1001 : 722 nets have [6 - 10] pins
RUN-1001 : 307 nets have [11 - 20] pins
RUN-1001 : 252 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 3326 instances, 3268 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : After packing: Len = 615598, Over = 23.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.4342e+06, over cnt = 233(0%), over = 275, worst = 5
PHY-1002 : len = 1.43511e+06, over cnt = 139(0%), over = 159, worst = 5
PHY-1002 : len = 1.43522e+06, over cnt = 81(0%), over = 94, worst = 4
PHY-1002 : len = 1.43446e+06, over cnt = 64(0%), over = 73, worst = 4
PHY-1002 : len = 1.43271e+06, over cnt = 31(0%), over = 35, worst = 3
PHY-1001 : End global iterations;  1.399783s wall, 2.125000s user + 0.015625s system = 2.140625s CPU (152.9%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 50.00, top10 = 45.00, top15 = 41.25.
PHY-3001 : End congestion estimation;  3.968374s wall, 4.640625s user + 0.046875s system = 4.687500s CPU (118.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6908 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.619553s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (103.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00024748
PHY-3002 : Step(268): len = 595778, overlap = 27
PHY-3002 : Step(269): len = 584213, overlap = 23.5
PHY-3002 : Step(270): len = 576684, overlap = 28.5
PHY-3002 : Step(271): len = 569836, overlap = 35.25
PHY-3002 : Step(272): len = 563958, overlap = 35.25
PHY-3002 : Step(273): len = 558915, overlap = 41
PHY-3002 : Step(274): len = 553330, overlap = 46
PHY-3002 : Step(275): len = 549782, overlap = 46.75
PHY-3002 : Step(276): len = 544986, overlap = 51.5
PHY-3002 : Step(277): len = 539508, overlap = 54.25
PHY-3002 : Step(278): len = 536184, overlap = 51.75
PHY-3002 : Step(279): len = 533163, overlap = 51.75
PHY-3002 : Step(280): len = 528445, overlap = 59.25
PHY-3002 : Step(281): len = 524847, overlap = 60.25
PHY-3002 : Step(282): len = 522988, overlap = 59.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000494959
PHY-3002 : Step(283): len = 537730, overlap = 52.25
PHY-3002 : Step(284): len = 540808, overlap = 51
PHY-3002 : Step(285): len = 544217, overlap = 43.75
PHY-3002 : Step(286): len = 551128, overlap = 33.5
PHY-3002 : Step(287): len = 557048, overlap = 29.25
PHY-3002 : Step(288): len = 559519, overlap = 30
PHY-3002 : Step(289): len = 564406, overlap = 31.75
PHY-3002 : Step(290): len = 566390, overlap = 29.5
PHY-3002 : Step(291): len = 568436, overlap = 29.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000963961
PHY-3002 : Step(292): len = 578591, overlap = 23
PHY-3002 : Step(293): len = 581568, overlap = 21.5
PHY-3002 : Step(294): len = 586207, overlap = 19.75
PHY-3002 : Step(295): len = 592205, overlap = 19.5
PHY-3002 : Step(296): len = 596065, overlap = 18.5
PHY-3002 : Step(297): len = 598691, overlap = 16
PHY-3002 : Step(298): len = 602532, overlap = 16.75
PHY-3002 : Step(299): len = 605077, overlap = 15
PHY-3002 : Step(300): len = 607631, overlap = 15.25
PHY-3002 : Step(301): len = 611568, overlap = 15
PHY-3002 : Step(302): len = 613666, overlap = 15.25
PHY-3002 : Step(303): len = 615154, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00188885
PHY-3002 : Step(304): len = 622435, overlap = 13.5
PHY-3002 : Step(305): len = 625077, overlap = 11.5
PHY-3002 : Step(306): len = 628026, overlap = 10.5
PHY-3002 : Step(307): len = 631986, overlap = 8.25
PHY-3002 : Step(308): len = 634830, overlap = 8
PHY-3002 : Step(309): len = 636285, overlap = 8.75
PHY-3002 : Step(310): len = 639609, overlap = 8.5
PHY-3002 : Step(311): len = 641172, overlap = 8.75
PHY-3002 : Step(312): len = 642418, overlap = 8
PHY-3002 : Step(313): len = 645651, overlap = 7.5
PHY-3002 : Step(314): len = 646655, overlap = 6.75
PHY-3002 : Step(315): len = 647249, overlap = 6.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0037777
PHY-3002 : Step(316): len = 652705, overlap = 6.75
PHY-3002 : Step(317): len = 654187, overlap = 7
PHY-3002 : Step(318): len = 656207, overlap = 6.25
PHY-3002 : Step(319): len = 657797, overlap = 5.5
PHY-3002 : Step(320): len = 660544, overlap = 3.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0064671
PHY-3002 : Step(321): len = 662194, overlap = 3.75
PHY-3002 : Step(322): len = 664870, overlap = 3.75
PHY-3002 : Step(323): len = 666548, overlap = 4.25
PHY-3002 : Step(324): len = 667965, overlap = 4
PHY-3002 : Step(325): len = 669295, overlap = 4.25
PHY-3002 : Step(326): len = 671096, overlap = 4.25
PHY-3002 : Step(327): len = 672044, overlap = 4
PHY-3002 : Step(328): len = 673108, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  2.375708s wall, 2.343750s user + 2.546875s system = 4.890625s CPU (205.9%)

PHY-3001 : Trial Legalized: Len = 682451
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.55922e+06, over cnt = 260(0%), over = 299, worst = 3
PHY-1002 : len = 1.56e+06, over cnt = 179(0%), over = 199, worst = 3
PHY-1002 : len = 1.55978e+06, over cnt = 129(0%), over = 145, worst = 3
PHY-1002 : len = 1.55841e+06, over cnt = 86(0%), over = 96, worst = 3
PHY-1002 : len = 1.55618e+06, over cnt = 41(0%), over = 48, worst = 3
PHY-1001 : End global iterations;  2.060448s wall, 2.781250s user + 0.140625s system = 2.921875s CPU (141.8%)

PHY-1001 : Congestion index: top1 = 66.88, top5 = 55.63, top10 = 49.38, top15 = 44.38.
PHY-3001 : End congestion estimation;  3.137324s wall, 3.859375s user + 0.140625s system = 4.000000s CPU (127.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6908 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.854510s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (98.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000606902
PHY-3002 : Step(329): len = 655933, overlap = 6
PHY-3002 : Step(330): len = 645154, overlap = 5.5
PHY-3002 : Step(331): len = 635037, overlap = 10
PHY-3002 : Step(332): len = 628941, overlap = 10.75
PHY-3002 : Step(333): len = 622804, overlap = 12.25
PHY-3002 : Step(334): len = 617520, overlap = 15.5
PHY-3002 : Step(335): len = 611116, overlap = 15.75
PHY-3002 : Step(336): len = 608370, overlap = 16
PHY-3002 : Step(337): len = 604613, overlap = 17.75
PHY-3002 : Step(338): len = 601040, overlap = 19.75
PHY-3002 : Step(339): len = 599649, overlap = 18.5
PHY-3002 : Step(340): len = 598420, overlap = 20.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.065157s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (95.9%)

PHY-3001 : Legalized: Len = 604722, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.034623s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (90.3%)

PHY-3001 : 12 instances has been re-located, deltaX = 1, deltaY = 8, maxDist = 1.
PHY-3001 : Final: Len = 604816, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41733e+06, over cnt = 256(0%), over = 297, worst = 2
PHY-1002 : len = 1.41839e+06, over cnt = 159(0%), over = 178, worst = 2
PHY-1002 : len = 1.41783e+06, over cnt = 91(0%), over = 101, worst = 2
PHY-1002 : len = 1.41677e+06, over cnt = 53(0%), over = 59, worst = 2
PHY-1002 : len = 1.41501e+06, over cnt = 39(0%), over = 43, worst = 2
PHY-1001 : End global iterations;  1.607680s wall, 2.437500s user + 0.078125s system = 2.515625s CPU (156.5%)

PHY-1001 : Congestion index: top1 = 67.50, top5 = 55.00, top10 = 48.75, top15 = 44.38.
PHY-1001 : End incremental global routing;  2.546493s wall, 3.390625s user + 0.093750s system = 3.484375s CPU (136.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6908 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.731131s wall, 0.828125s user + 0.156250s system = 0.984375s CPU (134.6%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3302 has valid locations, 4 needs to be replaced
PHY-3001 : design contains 3329 instances, 3271 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 606071
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41868e+06, over cnt = 261(0%), over = 301, worst = 2
PHY-1002 : len = 1.41958e+06, over cnt = 169(0%), over = 189, worst = 2
PHY-1002 : len = 1.4191e+06, over cnt = 100(0%), over = 111, worst = 2
PHY-1002 : len = 1.41814e+06, over cnt = 58(0%), over = 63, worst = 2
PHY-1002 : len = 1.41502e+06, over cnt = 28(0%), over = 30, worst = 2
PHY-1001 : End global iterations;  1.777700s wall, 2.421875s user + 0.078125s system = 2.500000s CPU (140.6%)

PHY-1001 : Congestion index: top1 = 66.88, top5 = 55.00, top10 = 48.75, top15 = 44.38.
PHY-3001 : End congestion estimation;  4.768512s wall, 5.437500s user + 0.296875s system = 5.734375s CPU (120.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6911 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.677944s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (96.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(341): len = 605390, overlap = 0
PHY-3002 : Step(342): len = 605390, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.415e+06, over cnt = 28(0%), over = 30, worst = 2
PHY-1002 : len = 1.41502e+06, over cnt = 24(0%), over = 26, worst = 2
PHY-1002 : len = 1.41497e+06, over cnt = 21(0%), over = 22, worst = 2
PHY-1002 : len = 1.41414e+06, over cnt = 15(0%), over = 15, worst = 1
PHY-1002 : len = 1.41401e+06, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End global iterations;  0.777885s wall, 0.812500s user + 0.046875s system = 0.859375s CPU (110.5%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 55.63, top10 = 48.13, top15 = 43.13.
PHY-3001 : End congestion estimation;  1.509389s wall, 1.531250s user + 0.046875s system = 1.578125s CPU (104.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6911 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.650327s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (98.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00180306
PHY-3002 : Step(343): len = 605471, overlap = 0
PHY-3002 : Step(344): len = 605471, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010876s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (143.7%)

PHY-3001 : Legalized: Len = 605481, Over = 0
PHY-3001 : End spreading;  0.026574s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 605481, Over = 0
PHY-3001 : End incremental placement;  8.088035s wall, 8.703125s user + 0.484375s system = 9.187500s CPU (113.6%)

OPT-1001 : End high-fanout net optimization;  13.174992s wall, 14.812500s user + 0.890625s system = 15.703125s CPU (119.2%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41722e+06, over cnt = 254(0%), over = 295, worst = 2
PHY-1002 : len = 1.4182e+06, over cnt = 160(0%), over = 180, worst = 2
PHY-1002 : len = 1.41787e+06, over cnt = 89(0%), over = 97, worst = 2
PHY-1002 : len = 1.41647e+06, over cnt = 58(0%), over = 59, worst = 2
PHY-1002 : len = 1.41576e+06, over cnt = 32(0%), over = 32, worst = 1
PHY-1001 : End global iterations;  1.422076s wall, 2.359375s user + 0.031250s system = 2.390625s CPU (168.1%)

PHY-1001 : Congestion index: top1 = 67.50, top5 = 55.00, top10 = 48.75, top15 = 43.75.
OPT-1001 : End congestion update;  2.277792s wall, 3.218750s user + 0.031250s system = 3.250000s CPU (142.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6911 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.539504s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (95.6%)

OPT-1001 : Start: WNS 1889 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3306 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3329 instances, 3271 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 605842, Over = 0
PHY-3001 : End spreading;  0.025541s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (122.4%)

PHY-3001 : Final: Len = 605842, Over = 0
PHY-3001 : End incremental legalization;  0.250980s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (118.3%)

OPT-1001 : Iter 1: improved WNS 2432 TNS 0 NUM_FEPS 0 with 3 cells processed and 1469 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3306 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3329 instances, 3271 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 606344, Over = 0
PHY-3001 : End spreading;  0.022774s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (137.2%)

PHY-3001 : Final: Len = 606344, Over = 0
PHY-3001 : End incremental legalization;  0.345212s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (108.6%)

OPT-1001 : Iter 2: improved WNS 2770 TNS 0 NUM_FEPS 0 with 5 cells processed and 466 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3306 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3329 instances, 3271 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 609922, Over = 0
PHY-3001 : End spreading;  0.042056s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (148.6%)

PHY-3001 : Final: Len = 609922, Over = 0
PHY-3001 : End incremental legalization;  0.389715s wall, 0.421875s user + 0.046875s system = 0.468750s CPU (120.3%)

OPT-1001 : Iter 3: improved WNS 3032 TNS 0 NUM_FEPS 0 with 16 cells processed and 4687 slack improved
OPT-1001 : End path based optimization;  9.091962s wall, 9.781250s user + 0.218750s system = 10.000000s CPU (110.0%)

OPT-1001 : End physical optimization;  22.275943s wall, 24.656250s user + 1.125000s system = 25.781250s CPU (115.7%)

RUN-1003 : finish command "place" in  85.612902s wall, 142.765625s user + 15.609375s system = 158.375000s CPU (185.0%)

RUN-1004 : used memory is 856 MB, reserved memory is 843 MB, peak memory is 920 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Utilization Statistics
#lut                     6160   out of  19600   31.43%
#reg                     1526   out of  19600    7.79%
#le                      6174
  #lut only              4648   out of   6174   75.28%
  #reg only                14   out of   6174    0.23%
  #lut&reg               1512   out of   6174   24.49%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       20   out of    188   10.64%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]        INPUT         G3        LVCMOS33          N/A           N/A        NONE    
    Col[2]        INPUT         N8        LVCMOS33          N/A           N/A        NONE    
    Col[1]        INPUT        F12        LVCMOS33          N/A           N/A        NONE    
    Col[0]        INPUT         B3        LVCMOS33          N/A           N/A        NONE    
     RSTn         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk      INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]       OUTPUT        T11        LVCMOS33           8            N/A        NONE    
    LED[6]       OUTPUT         L1        LVCMOS33           8            N/A        NONE    
    LED[5]       OUTPUT        A12        LVCMOS33           8            N/A        NONE    
    LED[4]       OUTPUT        P13        LVCMOS25           8            N/A        NONE    
    LED[3]       OUTPUT         M5        LVCMOS33           8            N/A        NONE    
    LED[2]       OUTPUT        H14        LVCMOS25           8            N/A        NONE    
    LED[1]       OUTPUT        M13        LVCMOS25           8            N/A        NONE    
    LED[0]       OUTPUT         T4        LVCMOS33           8            N/A        NONE    
    Row[3]       OUTPUT        G11        LVCMOS25           8            N/A        OREG    
    Row[2]       OUTPUT        P10        LVCMOS33           8            N/A        OREG    
    Row[1]       OUTPUT         F4        LVCMOS33           8            N/A        OREG    
    Row[0]       OUTPUT        H16        LVCMOS25           8            N/A        OREG    
    SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6174  |6086   |74     |1530   |32     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3331 instances
RUN-1001 : 1637 mslices, 1634 lslices, 20 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6913 nets
RUN-1001 : 2694 nets have 2 pins
RUN-1001 : 2931 nets have [3 - 5] pins
RUN-1001 : 725 nets have [6 - 10] pins
RUN-1001 : 307 nets have [11 - 20] pins
RUN-1001 : 254 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42432e+06, over cnt = 234(0%), over = 263, worst = 2
PHY-1002 : len = 1.42523e+06, over cnt = 135(0%), over = 143, worst = 2
PHY-1002 : len = 1.42341e+06, over cnt = 69(0%), over = 71, worst = 2
PHY-1002 : len = 1.42043e+06, over cnt = 22(0%), over = 22, worst = 1
PHY-1002 : len = 1.41038e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.679521s wall, 2.406250s user + 0.062500s system = 2.468750s CPU (147.0%)

PHY-1001 : Congestion index: top1 = 66.88, top5 = 55.63, top10 = 48.13, top15 = 44.38.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6911 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 26 out of 6913 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6911 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 649 to 2
PHY-1001 : End pin swap;  0.857362s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (98.4%)

PHY-1001 : End global routing;  7.220769s wall, 7.859375s user + 0.140625s system = 8.000000s CPU (110.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 79400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.211462s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (110.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 90744, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.479512s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (101.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 90744, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.008743s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (178.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 90744, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.009073s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (516.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 90744, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 3; 0.010061s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (155.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 90744, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 4; 0.010443s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (149.6%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 90744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.010193s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 98% nets.
PHY-1002 : len = 1.0904e+06, over cnt = 731(0%), over = 737, worst = 2
PHY-1001 : End Routed; 58.564003s wall, 87.515625s user + 2.906250s system = 90.421875s CPU (154.4%)

PHY-1001 : Update timing.....
PHY-1001 : 2729/6826(39%) critical/total net(s), WNS -4.766ns, TNS -844.198ns, False end point 578.
PHY-1001 : End update timing;  2.423688s wall, 2.718750s user + 0.171875s system = 2.890625s CPU (119.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.09666e+06, over cnt = 236(0%), over = 237, worst = 2
PHY-1001 : End DR Iter 1; 3.977194s wall, 5.406250s user + 0.375000s system = 5.781250s CPU (145.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.09815e+06, over cnt = 52(0%), over = 53, worst = 2
PHY-1001 : End DR Iter 2; 1.141399s wall, 1.328125s user + 0.031250s system = 1.359375s CPU (119.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.0989e+06, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 3; 0.410781s wall, 0.546875s user + 0.093750s system = 0.640625s CPU (156.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.09909e+06, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 4; 0.234657s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (99.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.09919e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 5; 0.321803s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (121.4%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 1.09919e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 6; 0.519330s wall, 0.515625s user + 0.031250s system = 0.546875s CPU (105.3%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 1.09919e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 7; 0.832662s wall, 0.812500s user + 0.031250s system = 0.843750s CPU (101.3%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 1.09919e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 1; 0.751593s wall, 0.812500s user + 0.093750s system = 0.906250s CPU (120.6%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 1.0991e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.0991e+06
PHY-1001 : End LB Iter 2; 0.500326s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (106.2%)

PHY-1001 : 2 feed throughs used by 2 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  86.038972s wall, 118.609375s user + 4.703125s system = 123.312500s CPU (143.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  93.938883s wall, 127.468750s user + 4.859375s system = 132.328125s CPU (140.9%)

RUN-1004 : used memory is 1069 MB, reserved memory is 1048 MB, peak memory is 1435 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Utilization Statistics
#lut                     6162   out of  19600   31.44%
#reg                     1526   out of  19600    7.79%
#le                      6176
  #lut only              4650   out of   6176   75.29%
  #reg only                14   out of   6176    0.23%
  #lut&reg               1512   out of   6176   24.48%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       20   out of    188   10.64%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]        INPUT         G3        LVCMOS33          N/A           N/A        NONE    
    Col[2]        INPUT         N8        LVCMOS33          N/A           N/A        NONE    
    Col[1]        INPUT        F12        LVCMOS33          N/A           N/A        NONE    
    Col[0]        INPUT         B3        LVCMOS33          N/A           N/A        NONE    
     RSTn         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk      INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]       OUTPUT        T11        LVCMOS33           8            N/A        NONE    
    LED[6]       OUTPUT         L1        LVCMOS33           8            N/A        NONE    
    LED[5]       OUTPUT        A12        LVCMOS33           8            N/A        NONE    
    LED[4]       OUTPUT        P13        LVCMOS25           8            N/A        NONE    
    LED[3]       OUTPUT         M5        LVCMOS33           8            N/A        NONE    
    LED[2]       OUTPUT        H14        LVCMOS25           8            N/A        NONE    
    LED[1]       OUTPUT        M13        LVCMOS25           8            N/A        NONE    
    LED[0]       OUTPUT         T4        LVCMOS33           8            N/A        NONE    
    Row[3]       OUTPUT        G11        LVCMOS25           8            N/A        OREG    
    Row[2]       OUTPUT        P10        LVCMOS33           8            N/A        OREG    
    Row[1]       OUTPUT         F4        LVCMOS33           8            N/A        OREG    
    Row[0]       OUTPUT        H16        LVCMOS25           8            N/A        OREG    
    SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6176  |6088   |74     |1530   |32     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       2674  
    #2         2       1831  
    #3         3       702   
    #4         4       398   
    #5        5-10     783   
    #6       11-50     486   
    #7       51-100     14   
  Average     3.91           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  4.434134s wall, 5.437500s user + 0.234375s system = 5.671875s CPU (127.9%)

RUN-1004 : used memory is 1067 MB, reserved memory is 1046 MB, peak memory is 1435 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 35225, tnet num: 6911, tinst num: 3330, tnode num: 39572, tedge num: 59753.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.814847s wall, 1.937500s user + 0.203125s system = 2.140625s CPU (118.0%)

RUN-1004 : used memory is 1069 MB, reserved memory is 1049 MB, peak memory is 1435 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 6911 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 1. Number of clock nets = 3 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
	LED_Interface/light_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  4.445205s wall, 4.703125s user + 0.562500s system = 5.265625s CPU (118.5%)

RUN-1004 : used memory is 1476 MB, reserved memory is 1458 MB, peak memory is 1476 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:101000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3332
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 6913, pip num: 86935
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2893 valid insts, and 228673 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:101000000000000000000000" in  18.009096s wall, 116.218750s user + 1.015625s system = 117.234375s CPU (651.0%)

RUN-1004 : used memory is 1574 MB, reserved memory is 1556 MB, peak memory is 1688 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  2.358674s wall, 2.437500s user + 0.296875s system = 2.734375s CPU (115.9%)

RUN-1004 : used memory is 1655 MB, reserved memory is 1641 MB, peak memory is 1688 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.904223s wall, 0.937500s user + 0.343750s system = 1.281250s CPU (18.6%)

RUN-1004 : used memory is 1668 MB, reserved memory is 1655 MB, peak memory is 1688 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.791513s wall, 3.734375s user + 0.750000s system = 4.484375s CPU (45.8%)

RUN-1004 : used memory is 1635 MB, reserved memory is 1624 MB, peak memory is 1688 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  2.373603s wall, 2.390625s user + 0.062500s system = 2.453125s CPU (103.4%)

RUN-1004 : used memory is 1664 MB, reserved memory is 1651 MB, peak memory is 1688 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.928840s wall, 0.484375s user + 0.234375s system = 0.718750s CPU (10.4%)

RUN-1004 : used memory is 1673 MB, reserved memory is 1660 MB, peak memory is 1688 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.833209s wall, 3.046875s user + 0.312500s system = 3.359375s CPU (34.2%)

RUN-1004 : used memory is 1631 MB, reserved memory is 1618 MB, peak memory is 1688 MB
GUI-1001 : Download success!
GUI-5004 WARNING: Col[3] has not been assigned location ...
GUI-5004 WARNING: Col[2] has not been assigned location ...
GUI-5004 WARNING: Col[1] has not been assigned location ...
GUI-5004 WARNING: Col[0] has not been assigned location ...
GUI-5004 WARNING: LED[7] has not been assigned location ...
GUI-5004 WARNING: LED[6] has not been assigned location ...
GUI-5004 WARNING: LED[5] has not been assigned location ...
GUI-5004 WARNING: LED[4] has not been assigned location ...
GUI-5004 WARNING: LED[3] has not been assigned location ...
GUI-5004 WARNING: LED[2] has not been assigned location ...
GUI-5004 WARNING: LED[1] has not been assigned location ...
GUI-5004 WARNING: LED[0] has not been assigned location ...
GUI-5004 WARNING: Row[3] has not been assigned location ...
GUI-5004 WARNING: Row[2] has not been assigned location ...
GUI-5004 WARNING: Row[1] has not been assigned location ...
GUI-5004 WARNING: Row[0] has not been assigned location ...
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(92)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(320)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(377)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-5007 WARNING: net 'IRQ[31]' does not have a driver in ../rtl/CortexM0_SoC.v(35)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 1 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  4.177809s wall, 4.140625s user + 0.203125s system = 4.343750s CPU (104.0%)

RUN-1004 : used memory is 780 MB, reserved memory is 791 MB, peak memory is 1688 MB
RUN-1002 : start command "read_adc ../../week1/M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[0]   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 38 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[0]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[0]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[10]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[10]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[11]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[11]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[12]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[12]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[13]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[13]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[14]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[14]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[15]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[15]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[16]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[16]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[17]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[17]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[18]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[18]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[19]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[19]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[1]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[1]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[20]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[20]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[21]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[21]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[22]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[22]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[23]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[23]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[24]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[24]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[25]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[25]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[26]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[26]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[27]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[27]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[28]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[28]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[29]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[29]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[2]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[2]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[30]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[30]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[31]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[31]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[3]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[3]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[4]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[4]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[5]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[5]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[6]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[6]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[7]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[7]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[8]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[8]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[9]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[9]" in ../rtl/CortexM0_SoC.v(92)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 22519/253 useful/useless nets, 22019/118 useful/useless insts
SYN-1021 : Optimized 66 onehot mux instances.
SYN-1020 : Optimized 25 distributor mux.
SYN-1016 : Merged 77 instances.
SYN-1015 : Optimize round 1, 613 better
SYN-1014 : Optimize round 2
SYN-1032 : 22442/38 useful/useless nets, 21943/100 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 2, 143 better
SYN-1014 : Optimize round 3
SYN-1032 : 22440/2 useful/useless nets, 21941/0 useful/useless insts
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 146 inv instances.
SYN-1032 : 20872/408 useful/useless nets, 20638/354 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     K7vpw6_reg
SYN-1002 :     Xbopw6_reg
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 1, 4064 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 5 inv instances.
SYN-1032 : 19859/22 useful/useless nets, 19625/14 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 27 better
SYN-1014 : Optimize round 3
SYN-1032 : 19853/0 useful/useless nets, 19619/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  7.582698s wall, 7.484375s user + 0.359375s system = 7.843750s CPU (103.4%)

RUN-1004 : used memory is 786 MB, reserved memory is 798 MB, peak memory is 1688 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Gate Statistics
#Basic gates            19759
  #and                   9433
  #nand                     0
  #or                    1942
  #nor                      0
  #xor                     72
  #xnor                     0
  #buf                      0
  #not                   6404
  #bufif1                   1
  #MX21                   503
  #FADD                     0
  #DFF                   1404
  #LATCH                    0
#MACRO_ADD                  8
#MACRO_EQ                  41
#MACRO_MULT                 1
#MACRO_MUX                128

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18355  |1404   |58     |
|  u_logic |cortexm0ds_logic |18277  |1297   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  3.165180s wall, 3.093750s user + 0.187500s system = 3.281250s CPU (103.7%)

RUN-1004 : used memory is 791 MB, reserved memory is 801 MB, peak memory is 1688 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 20 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 114 instances.
SYN-2501 : Optimize round 1, 406 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1019 : Optimized 236 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1032 : 20810/236 useful/useless nets, 20438/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 19946/68 useful/useless nets, 19624/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20380/2 useful/useless nets, 20126/0 useful/useless insts
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21017/4 useful/useless nets, 20763/4 useful/useless insts
SYN-1032 : 21284/48 useful/useless nets, 20892/48 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 65598, tnet num: 21291, tinst num: 20892, tnode num: 89576, tedge num: 100332.
TMR-2508 : Levelizing timing graph completed, there are 279 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.360813s wall, 1.312500s user + 0.062500s system = 1.375000s CPU (101.0%)

RUN-1004 : used memory is 860 MB, reserved memory is 872 MB, peak memory is 1688 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 21291 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 184 (3.52), #lev = 5 (3.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 187 (3.46), #lev = 5 (3.19)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 600 instances into 189 LUTs, name keeping = 67%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5122 (4.00), #lev = 21 (8.13)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5174 (3.88), #lev = 18 (7.70)
SYN-3001 : Logic optimization runtime opt =   2.00 sec, map = 2433.87 sec
SYN-3001 : Mapper mapped 18626 instances into 5174 LUTs, name keeping = 30%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

LUT Statistics
#Total_luts              5569
  #lut4                  3629
  #lut5                  1734
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             206

Utilization Statistics
#lut                     5569   out of  19600   28.41%
#reg                     1399   out of  19600    7.14%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       20   out of    188   10.64%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |5363   |206    |1403   |32     |3      |
|  u_logic |cortexm0ds_logic |5174   |173    |1296   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 103 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1296 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  27.484720s wall, 27.531250s user + 0.734375s system = 28.265625s CPU (102.8%)

RUN-1004 : used memory is 866 MB, reserved memory is 867 MB, peak memory is 1688 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  3.730783s wall, 3.500000s user + 0.125000s system = 3.625000s CPU (97.2%)

RUN-1004 : used memory is 873 MB, reserved memory is 875 MB, peak memory is 1688 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "System_clk_pad" drive clk pins.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 6890 instances
RUN-1001 : 5357 luts, 1399 seqs, 40 mslices, 34 lslices, 20 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7172 nets
RUN-1001 : 3633 nets have 2 pins
RUN-1001 : 2560 nets have [3 - 5] pins
RUN-1001 : 607 nets have [6 - 10] pins
RUN-1001 : 198 nets have [11 - 20] pins
RUN-1001 : 160 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6888 instances, 5357 luts, 1399 seqs, 74 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 28%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 33468, tnet num: 7170, tinst num: 6888, tnode num: 37852, tedge num: 54479.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7170 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.257220s wall, 1.250000s user + 0.062500s system = 1.312500s CPU (104.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.7094e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6888.
PHY-3001 : End clustering;  0.000033s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(345): len = 1.51138e+06, overlap = 78.75
PHY-3002 : Step(346): len = 1.32005e+06, overlap = 78.75
PHY-3002 : Step(347): len = 1.21444e+06, overlap = 78.75
PHY-3002 : Step(348): len = 1.12933e+06, overlap = 74.75
PHY-3002 : Step(349): len = 1.11467e+06, overlap = 79.4375
PHY-3002 : Step(350): len = 1.09949e+06, overlap = 79.9375
PHY-3002 : Step(351): len = 1.08393e+06, overlap = 78.4063
PHY-3002 : Step(352): len = 987407, overlap = 101.219
PHY-3002 : Step(353): len = 893288, overlap = 110.688
PHY-3002 : Step(354): len = 873083, overlap = 108.375
PHY-3002 : Step(355): len = 858474, overlap = 114.563
PHY-3002 : Step(356): len = 845759, overlap = 119.813
PHY-3002 : Step(357): len = 821976, overlap = 127.031
PHY-3002 : Step(358): len = 811155, overlap = 131.156
PHY-3002 : Step(359): len = 803732, overlap = 132.688
PHY-3002 : Step(360): len = 756625, overlap = 157.531
PHY-3002 : Step(361): len = 739202, overlap = 165.406
PHY-3002 : Step(362): len = 728627, overlap = 167.469
PHY-3002 : Step(363): len = 723900, overlap = 167.5
PHY-3002 : Step(364): len = 706757, overlap = 176.531
PHY-3002 : Step(365): len = 698911, overlap = 181.844
PHY-3002 : Step(366): len = 694384, overlap = 183.031
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.09848e-05
PHY-3002 : Step(367): len = 713922, overlap = 178.094
PHY-3002 : Step(368): len = 714595, overlap = 169.5
PHY-3002 : Step(369): len = 703118, overlap = 165
PHY-3002 : Step(370): len = 700846, overlap = 165.25
PHY-3002 : Step(371): len = 696803, overlap = 162.031
PHY-3002 : Step(372): len = 691113, overlap = 155.406
PHY-3002 : Step(373): len = 688439, overlap = 159.406
PHY-3002 : Step(374): len = 685417, overlap = 160.406
PHY-3002 : Step(375): len = 681166, overlap = 158.219
PHY-3002 : Step(376): len = 678161, overlap = 162.094
PHY-3002 : Step(377): len = 675053, overlap = 159.281
PHY-3002 : Step(378): len = 668061, overlap = 164.781
PHY-3002 : Step(379): len = 663595, overlap = 168.313
PHY-3002 : Step(380): len = 661710, overlap = 168.344
PHY-3002 : Step(381): len = 656209, overlap = 166.813
PHY-3002 : Step(382): len = 648844, overlap = 169.063
PHY-3002 : Step(383): len = 645823, overlap = 165.688
PHY-3002 : Step(384): len = 643213, overlap = 170.906
PHY-3002 : Step(385): len = 636722, overlap = 167.531
PHY-3002 : Step(386): len = 632805, overlap = 169.375
PHY-3002 : Step(387): len = 630009, overlap = 166.594
PHY-3002 : Step(388): len = 627805, overlap = 166.656
PHY-3002 : Step(389): len = 623306, overlap = 162.656
PHY-3002 : Step(390): len = 619090, overlap = 165.688
PHY-3002 : Step(391): len = 616359, overlap = 164.625
PHY-3002 : Step(392): len = 612920, overlap = 166.875
PHY-3002 : Step(393): len = 606563, overlap = 168.031
PHY-3002 : Step(394): len = 603336, overlap = 169.313
PHY-3002 : Step(395): len = 601295, overlap = 167.625
PHY-3002 : Step(396): len = 597008, overlap = 168.094
PHY-3002 : Step(397): len = 592776, overlap = 169.156
PHY-3002 : Step(398): len = 589784, overlap = 171.563
PHY-3002 : Step(399): len = 587015, overlap = 168.813
PHY-3002 : Step(400): len = 583090, overlap = 169.875
PHY-3002 : Step(401): len = 577722, overlap = 171.313
PHY-3002 : Step(402): len = 575135, overlap = 172.781
PHY-3002 : Step(403): len = 572906, overlap = 175.25
PHY-3002 : Step(404): len = 565888, overlap = 167.656
PHY-3002 : Step(405): len = 562537, overlap = 167.656
PHY-3002 : Step(406): len = 560438, overlap = 163.469
PHY-3002 : Step(407): len = 556029, overlap = 170.844
PHY-3002 : Step(408): len = 553724, overlap = 166.625
PHY-3002 : Step(409): len = 550398, overlap = 165.094
PHY-3002 : Step(410): len = 547301, overlap = 161.281
PHY-3002 : Step(411): len = 544333, overlap = 166.469
PHY-3002 : Step(412): len = 540785, overlap = 157.094
PHY-3002 : Step(413): len = 538295, overlap = 158
PHY-3002 : Step(414): len = 535527, overlap = 154.844
PHY-3002 : Step(415): len = 529789, overlap = 155.844
PHY-3002 : Step(416): len = 526000, overlap = 156.781
PHY-3002 : Step(417): len = 524651, overlap = 156.719
PHY-3002 : Step(418): len = 520158, overlap = 160.188
PHY-3002 : Step(419): len = 511546, overlap = 173.688
PHY-3002 : Step(420): len = 508898, overlap = 174.563
PHY-3002 : Step(421): len = 507876, overlap = 167.938
PHY-3002 : Step(422): len = 505400, overlap = 166.531
PHY-3002 : Step(423): len = 501559, overlap = 164.281
PHY-3002 : Step(424): len = 496695, overlap = 164.906
PHY-3002 : Step(425): len = 493853, overlap = 162.219
PHY-3002 : Step(426): len = 491539, overlap = 166.094
PHY-3002 : Step(427): len = 490102, overlap = 163.594
PHY-3002 : Step(428): len = 485461, overlap = 161.531
PHY-3002 : Step(429): len = 481729, overlap = 157.625
PHY-3002 : Step(430): len = 477975, overlap = 164.531
PHY-3002 : Step(431): len = 476876, overlap = 161.5
PHY-3002 : Step(432): len = 473582, overlap = 156.969
PHY-3002 : Step(433): len = 471053, overlap = 152
PHY-3002 : Step(434): len = 469824, overlap = 147.063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.19696e-05
PHY-3002 : Step(435): len = 470883, overlap = 146.844
PHY-3002 : Step(436): len = 474634, overlap = 147.344
PHY-3002 : Step(437): len = 479740, overlap = 148.375
PHY-3002 : Step(438): len = 482221, overlap = 133.531
PHY-3002 : Step(439): len = 483644, overlap = 138.469
PHY-3002 : Step(440): len = 486404, overlap = 138.938
PHY-3002 : Step(441): len = 489947, overlap = 130.813
PHY-3002 : Step(442): len = 491945, overlap = 128.844
PHY-3002 : Step(443): len = 493034, overlap = 126.688
PHY-3002 : Step(444): len = 495422, overlap = 125.156
PHY-3002 : Step(445): len = 498689, overlap = 121.531
PHY-3002 : Step(446): len = 499571, overlap = 121.094
PHY-3002 : Step(447): len = 500120, overlap = 118.125
PHY-3002 : Step(448): len = 510206, overlap = 106.156
PHY-3002 : Step(449): len = 512941, overlap = 103.719
PHY-3002 : Step(450): len = 512592, overlap = 101.438
PHY-3002 : Step(451): len = 511328, overlap = 104.156
PHY-3002 : Step(452): len = 511249, overlap = 104.813
PHY-3002 : Step(453): len = 510861, overlap = 101.656
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000156501
PHY-3002 : Step(454): len = 513348, overlap = 104.281
PHY-3002 : Step(455): len = 515873, overlap = 97.1875
PHY-3002 : Step(456): len = 519765, overlap = 98.9375
PHY-3002 : Step(457): len = 523666, overlap = 98.0938
PHY-3002 : Step(458): len = 526970, overlap = 93.7813
PHY-3002 : Step(459): len = 528595, overlap = 91.6875
PHY-3002 : Step(460): len = 530667, overlap = 93.125
PHY-3002 : Step(461): len = 534449, overlap = 92.2188
PHY-3002 : Step(462): len = 538862, overlap = 89.625
PHY-3002 : Step(463): len = 540413, overlap = 90.375
PHY-3002 : Step(464): len = 552109, overlap = 90.0938
PHY-3002 : Step(465): len = 554868, overlap = 86.625
PHY-3002 : Step(466): len = 554120, overlap = 87
PHY-3002 : Step(467): len = 553695, overlap = 86.875
PHY-3002 : Step(468): len = 553590, overlap = 86.5625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000258786
PHY-3002 : Step(469): len = 554508, overlap = 86.4375
PHY-3002 : Step(470): len = 558629, overlap = 83.125
PHY-3002 : Step(471): len = 570374, overlap = 72.5
PHY-3002 : Step(472): len = 571366, overlap = 74.7813
PHY-3002 : Step(473): len = 572006, overlap = 76.6563
PHY-3002 : Step(474): len = 572552, overlap = 75.8438
PHY-3002 : Step(475): len = 574345, overlap = 81.5938
PHY-3002 : Step(476): len = 577657, overlap = 81.3438
PHY-3002 : Step(477): len = 582412, overlap = 75.3125
PHY-3002 : Step(478): len = 583325, overlap = 74.75
PHY-3002 : Step(479): len = 584307, overlap = 71.8125
PHY-3002 : Step(480): len = 586473, overlap = 74.875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.036414s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (257.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36782e+06, over cnt = 1278(3%), over = 1848, worst = 12
PHY-1002 : len = 1.3724e+06, over cnt = 1126(3%), over = 1529, worst = 12
PHY-1002 : len = 1.3805e+06, over cnt = 874(2%), over = 1148, worst = 11
PHY-1002 : len = 1.39886e+06, over cnt = 523(1%), over = 707, worst = 11
PHY-1002 : len = 1.40637e+06, over cnt = 359(1%), over = 507, worst = 11
PHY-1001 : End global iterations;  1.892612s wall, 2.640625s user + 0.046875s system = 2.687500s CPU (142.0%)

PHY-1001 : Congestion index: top1 = 90.63, top5 = 81.25, top10 = 73.13, top15 = 65.00.
PHY-3001 : End congestion estimation;  2.670865s wall, 3.421875s user + 0.078125s system = 3.500000s CPU (131.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7170 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.037576s wall, 1.031250s user + 0.015625s system = 1.046875s CPU (100.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.96164e-05
PHY-3002 : Step(481): len = 556914, overlap = 63.2188
PHY-3002 : Step(482): len = 526011, overlap = 90.625
PHY-3002 : Step(483): len = 503480, overlap = 112.031
PHY-3002 : Step(484): len = 481237, overlap = 131.281
PHY-3002 : Step(485): len = 459436, overlap = 143.531
PHY-3002 : Step(486): len = 437963, overlap = 158.125
PHY-3002 : Step(487): len = 414524, overlap = 174.813
PHY-3002 : Step(488): len = 397305, overlap = 185.469
PHY-3002 : Step(489): len = 386114, overlap = 189.031
PHY-3002 : Step(490): len = 371374, overlap = 195.938
PHY-3002 : Step(491): len = 361409, overlap = 200.125
PHY-3002 : Step(492): len = 352849, overlap = 201.656
PHY-3002 : Step(493): len = 344563, overlap = 206.813
PHY-3002 : Step(494): len = 340494, overlap = 206.375
PHY-3002 : Step(495): len = 335479, overlap = 208.313
PHY-3002 : Step(496): len = 332240, overlap = 209.906
PHY-3002 : Step(497): len = 329294, overlap = 212.438
PHY-3002 : Step(498): len = 327342, overlap = 213.031
PHY-3002 : Step(499): len = 325454, overlap = 210.781
PHY-3002 : Step(500): len = 324621, overlap = 210.531
PHY-3002 : Step(501): len = 322876, overlap = 209.063
PHY-3002 : Step(502): len = 322297, overlap = 203.031
PHY-3002 : Step(503): len = 320212, overlap = 201.938
PHY-3002 : Step(504): len = 318039, overlap = 200.031
PHY-3002 : Step(505): len = 317202, overlap = 200.844
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.92327e-05
PHY-3002 : Step(506): len = 325574, overlap = 189.625
PHY-3002 : Step(507): len = 341700, overlap = 165.438
PHY-3002 : Step(508): len = 345405, overlap = 150.813
PHY-3002 : Step(509): len = 348855, overlap = 144.969
PHY-3002 : Step(510): len = 355180, overlap = 137.563
PHY-3002 : Step(511): len = 361302, overlap = 125.563
PHY-3002 : Step(512): len = 365646, overlap = 114.594
PHY-3002 : Step(513): len = 368152, overlap = 108.5
PHY-3002 : Step(514): len = 368830, overlap = 102.406
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000118465
PHY-3002 : Step(515): len = 381928, overlap = 84.5313
PHY-3002 : Step(516): len = 400314, overlap = 65.7813
PHY-3002 : Step(517): len = 401146, overlap = 60.0313
PHY-3002 : Step(518): len = 403990, overlap = 55.0313
PHY-3002 : Step(519): len = 406428, overlap = 50.5
PHY-3002 : Step(520): len = 410135, overlap = 44.875
PHY-3002 : Step(521): len = 414439, overlap = 39.8125
PHY-3002 : Step(522): len = 416757, overlap = 35
PHY-3002 : Step(523): len = 417678, overlap = 34.2813
PHY-3002 : Step(524): len = 417865, overlap = 32.0938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000236931
PHY-3002 : Step(525): len = 432838, overlap = 24.0313
PHY-3002 : Step(526): len = 443767, overlap = 19.3125
PHY-3002 : Step(527): len = 452284, overlap = 14.8125
PHY-3002 : Step(528): len = 456638, overlap = 12.5938
PHY-3002 : Step(529): len = 459669, overlap = 11.1563
PHY-3002 : Step(530): len = 462121, overlap = 10.0625
PHY-3002 : Step(531): len = 464092, overlap = 9.65625
PHY-3002 : Step(532): len = 465285, overlap = 9.28125
PHY-3002 : Step(533): len = 465029, overlap = 8.03125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000473862
PHY-3002 : Step(534): len = 478002, overlap = 2.5
PHY-3002 : Step(535): len = 486522, overlap = 0.375
PHY-3002 : Step(536): len = 494605, overlap = 0.25
PHY-3002 : Step(537): len = 497270, overlap = 0.25
PHY-3002 : Step(538): len = 501712, overlap = 0.8125
PHY-3002 : Step(539): len = 502953, overlap = 1.03125
PHY-3002 : Step(540): len = 503964, overlap = 0.125
PHY-3002 : Step(541): len = 505126, overlap = 0.0625
PHY-3002 : Step(542): len = 503873, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.2907e+06, over cnt = 454(1%), over = 624, worst = 6
PHY-1002 : len = 1.29358e+06, over cnt = 263(0%), over = 359, worst = 6
PHY-1002 : len = 1.29542e+06, over cnt = 120(0%), over = 175, worst = 6
PHY-1002 : len = 1.29478e+06, over cnt = 68(0%), over = 107, worst = 6
PHY-1002 : len = 1.29426e+06, over cnt = 50(0%), over = 88, worst = 6
PHY-1001 : End global iterations;  1.552645s wall, 2.500000s user + 0.031250s system = 2.531250s CPU (163.0%)

PHY-1001 : Congestion index: top1 = 61.25, top5 = 51.25, top10 = 46.25, top15 = 43.75.
PHY-3001 : End congestion estimation;  2.368886s wall, 3.343750s user + 0.031250s system = 3.375000s CPU (142.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7170 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.600013s wall, 0.640625s user + 0.031250s system = 0.671875s CPU (112.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000544725
PHY-3002 : Step(543): len = 498325, overlap = 14.9063
PHY-3002 : Step(544): len = 488849, overlap = 13.3438
PHY-3002 : Step(545): len = 479663, overlap = 12.1875
PHY-3002 : Step(546): len = 469603, overlap = 12.5313
PHY-3002 : Step(547): len = 462148, overlap = 14.5625
PHY-3002 : Step(548): len = 456614, overlap = 16.5625
PHY-3002 : Step(549): len = 450707, overlap = 19.4688
PHY-3002 : Step(550): len = 444092, overlap = 21.8438
PHY-3002 : Step(551): len = 439502, overlap = 22.3438
PHY-3002 : Step(552): len = 435767, overlap = 25.9688
PHY-3002 : Step(553): len = 432595, overlap = 25.3438
PHY-3002 : Step(554): len = 430064, overlap = 25.125
PHY-3002 : Step(555): len = 428251, overlap = 24.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00108945
PHY-3002 : Step(556): len = 438054, overlap = 17.3438
PHY-3002 : Step(557): len = 444490, overlap = 21.2813
PHY-3002 : Step(558): len = 449818, overlap = 15.6563
PHY-3002 : Step(559): len = 453567, overlap = 14.8125
PHY-3002 : Step(560): len = 457704, overlap = 14.1875
PHY-3002 : Step(561): len = 459338, overlap = 12.0313
PHY-3002 : Step(562): len = 460659, overlap = 10.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0021789
PHY-3002 : Step(563): len = 466058, overlap = 10.3125
PHY-3002 : Step(564): len = 471005, overlap = 12.2813
PHY-3002 : Step(565): len = 475543, overlap = 9.34375
PHY-3002 : Step(566): len = 480691, overlap = 8.75
PHY-3002 : Step(567): len = 483816, overlap = 8.3125
PHY-3002 : Step(568): len = 486699, overlap = 6.9375
PHY-3002 : Step(569): len = 490912, overlap = 8.875
PHY-3002 : Step(570): len = 494492, overlap = 7.1875
PHY-3002 : Step(571): len = 496087, overlap = 7.46875
PHY-3002 : Step(572): len = 497580, overlap = 6.78125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00413092
PHY-3002 : Step(573): len = 499882, overlap = 6.6875
PHY-3002 : Step(574): len = 503280, overlap = 5.875
PHY-3002 : Step(575): len = 506972, overlap = 6.09375
PHY-3002 : Step(576): len = 511312, overlap = 5.1875
PHY-3002 : Step(577): len = 514480, overlap = 4.59375
PHY-3002 : Step(578): len = 516708, overlap = 2.6875
PHY-3002 : Step(579): len = 519299, overlap = 4.3125
PHY-3002 : Step(580): len = 521150, overlap = 3.90625
PHY-3002 : Step(581): len = 523948, overlap = 4.75
PHY-3002 : Step(582): len = 525524, overlap = 4.375
PHY-3002 : Step(583): len = 526658, overlap = 4.78125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00789497
PHY-3002 : Step(584): len = 528369, overlap = 3.3125
PHY-3002 : Step(585): len = 531044, overlap = 2.84375
PHY-3002 : Step(586): len = 533428, overlap = 2.71875
PHY-3002 : Step(587): len = 535291, overlap = 2.8125
PHY-3002 : Step(588): len = 537901, overlap = 3
PHY-3002 : Step(589): len = 540054, overlap = 2.6875
PHY-3002 : Step(590): len = 541754, overlap = 2.53125
PHY-3002 : Step(591): len = 544093, overlap = 2.5625
PHY-3002 : Step(592): len = 545882, overlap = 2.8125
PHY-3002 : Step(593): len = 546633, overlap = 2.625
PHY-3002 : Step(594): len = 548044, overlap = 3.34375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0129513
PHY-3002 : Step(595): len = 548833, overlap = 2.46875
PHY-3002 : Step(596): len = 551609, overlap = 2.375
PHY-3002 : Step(597): len = 553775, overlap = 2.0625
PHY-3002 : Step(598): len = 554404, overlap = 2.4375
PHY-3002 : Step(599): len = 555083, overlap = 2.3125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 72.06 peak overflow 1.16
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.45161e+06, over cnt = 234(0%), over = 288, worst = 4
PHY-1002 : len = 1.45262e+06, over cnt = 140(0%), over = 167, worst = 4
PHY-1002 : len = 1.45272e+06, over cnt = 103(0%), over = 121, worst = 4
PHY-1002 : len = 1.45141e+06, over cnt = 63(0%), over = 74, worst = 4
PHY-1002 : len = 1.45005e+06, over cnt = 52(0%), over = 61, worst = 4
PHY-1001 : End global iterations;  1.414290s wall, 2.375000s user + 0.031250s system = 2.406250s CPU (170.1%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 50.63, top10 = 45.00, top15 = 41.25.
PHY-1001 : End incremental global routing;  2.249959s wall, 3.218750s user + 0.031250s system = 3.250000s CPU (144.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7170 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.643335s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (99.6%)

OPT-1001 : 20 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 6845 has valid locations, 147 needs to be replaced
PHY-3001 : design contains 7015 instances, 5367 luts, 1516 seqs, 74 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 572533
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.3548e+06, over cnt = 301(0%), over = 364, worst = 4
PHY-1002 : len = 1.35629e+06, over cnt = 172(0%), over = 203, worst = 4
PHY-1002 : len = 1.35598e+06, over cnt = 126(0%), over = 149, worst = 4
PHY-1002 : len = 1.35424e+06, over cnt = 69(0%), over = 82, worst = 4
PHY-1002 : len = 1.35314e+06, over cnt = 46(0%), over = 54, worst = 4
PHY-1001 : End global iterations;  1.403261s wall, 2.281250s user + 0.046875s system = 2.328125s CPU (165.9%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 48.75, top10 = 43.75, top15 = 40.63.
PHY-3001 : End congestion estimation;  2.967380s wall, 3.843750s user + 0.062500s system = 3.906250s CPU (131.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7297 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.825345s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (102.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(600): len = 571726, overlap = 0
PHY-3002 : Step(601): len = 571722, overlap = 0
PHY-3002 : Step(602): len = 571575, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36002e+06, over cnt = 103(0%), over = 111, worst = 4
PHY-1002 : len = 1.36008e+06, over cnt = 72(0%), over = 79, worst = 4
PHY-1002 : len = 1.35948e+06, over cnt = 53(0%), over = 60, worst = 4
PHY-1002 : len = 1.35937e+06, over cnt = 49(0%), over = 56, worst = 4
PHY-1002 : len = 1.3593e+06, over cnt = 47(0%), over = 54, worst = 4
PHY-1001 : End global iterations;  0.999285s wall, 1.015625s user + 0.015625s system = 1.031250s CPU (103.2%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 48.75, top10 = 44.38, top15 = 40.63.
PHY-3001 : End congestion estimation;  1.754571s wall, 1.812500s user + 0.015625s system = 1.828125s CPU (104.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7297 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.782195s wall, 0.781250s user + 0.031250s system = 0.812500s CPU (103.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0122445
PHY-3002 : Step(603): len = 571427, overlap = 2.375
PHY-3002 : Step(604): len = 571427, overlap = 2.375
PHY-3002 : Step(605): len = 571278, overlap = 2.46875
PHY-3001 : Final: Len = 571278, Over = 2.46875
PHY-3001 : End incremental placement;  6.906350s wall, 8.156250s user + 0.171875s system = 8.328125s CPU (120.6%)

OPT-1001 : End high-fanout net optimization;  10.712749s wall, 12.921875s user + 0.234375s system = 13.156250s CPU (122.8%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36274e+06, over cnt = 296(0%), over = 366, worst = 4
PHY-1002 : len = 1.36389e+06, over cnt = 183(0%), over = 215, worst = 4
PHY-1002 : len = 1.36287e+06, over cnt = 121(0%), over = 144, worst = 4
PHY-1002 : len = 1.36095e+06, over cnt = 65(0%), over = 79, worst = 4
PHY-1002 : len = 1.35962e+06, over cnt = 48(0%), over = 59, worst = 4
PHY-1001 : End global iterations;  1.586468s wall, 2.484375s user + 0.015625s system = 2.500000s CPU (157.6%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 49.38, top10 = 43.75, top15 = 40.63.
OPT-1001 : End congestion update;  2.749053s wall, 3.671875s user + 0.046875s system = 3.718750s CPU (135.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7297 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.695429s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (105.6%)

OPT-1001 : Start: WNS 1390 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 1634 TNS 0 NUM_FEPS 0 with 11 cells processed and 12616 slack improved
OPT-1001 : Iter 2: improved WNS 2029 TNS 0 NUM_FEPS 0 with 4 cells processed and 4500 slack improved
OPT-1001 : Iter 3: improved WNS 2442 TNS 0 NUM_FEPS 0 with 10 cells processed and 5216 slack improved
OPT-1001 : Iter 4: improved WNS 2619 TNS 0 NUM_FEPS 0 with 13 cells processed and 9335 slack improved
OPT-1001 : Iter 5: improved WNS 2849 TNS 0 NUM_FEPS 0 with 16 cells processed and 5532 slack improved
OPT-1001 : Iter 6: improved WNS 2952 TNS 0 NUM_FEPS 0 with 8 cells processed and 3458 slack improved
OPT-1001 : Iter 7: improved WNS 2998 TNS 0 NUM_FEPS 0 with 15 cells processed and 4766 slack improved
OPT-1001 : Iter 8: improved WNS 2998 TNS 0 NUM_FEPS 0 with 12 cells processed and 4600 slack improved
OPT-1001 : Iter 9: improved WNS 2998 TNS 0 NUM_FEPS 0 with 11 cells processed and 3100 slack improved
OPT-1001 : End global optimization;  6.780951s wall, 7.843750s user + 0.109375s system = 7.953125s CPU (117.3%)

OPT-1001 : End physical optimization;  17.508406s wall, 20.859375s user + 0.343750s system = 21.203125s CPU (121.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5367 LUT to BLE ...
SYN-4008 : Packed 5367 LUT and 575 SEQ to BLE.
SYN-4003 : Packing 941 remaining SEQ's ...
SYN-4005 : Packed 937 SEQ with LUT/SLICE
SYN-4006 : 3857 single LUT's are left
SYN-4006 : 4 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5371/5505 primitive instances ...
PHY-3001 : End packing;  2.100092s wall, 2.187500s user + 0.031250s system = 2.218750s CPU (105.7%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3318 instances
RUN-1001 : 1629 mslices, 1629 lslices, 20 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6901 nets
RUN-1001 : 2643 nets have 2 pins
RUN-1001 : 2978 nets have [3 - 5] pins
RUN-1001 : 723 nets have [6 - 10] pins
RUN-1001 : 304 nets have [11 - 20] pins
RUN-1001 : 251 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 3316 instances, 3258 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : After packing: Len = 606484, Over = 20.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41276e+06, over cnt = 207(0%), over = 254, worst = 3
PHY-1002 : len = 1.41349e+06, over cnt = 125(0%), over = 150, worst = 3
PHY-1002 : len = 1.41354e+06, over cnt = 65(0%), over = 76, worst = 2
PHY-1002 : len = 1.4135e+06, over cnt = 40(0%), over = 47, worst = 2
PHY-1002 : len = 1.41186e+06, over cnt = 32(0%), over = 39, worst = 2
PHY-1001 : End global iterations;  1.376215s wall, 2.125000s user + 0.015625s system = 2.140625s CPU (155.5%)

PHY-1001 : Congestion index: top1 = 61.88, top5 = 50.63, top10 = 45.63, top15 = 41.88.
PHY-3001 : End congestion estimation;  3.829546s wall, 4.640625s user + 0.046875s system = 4.687500s CPU (122.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6899 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.672103s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (104.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000252402
PHY-3002 : Step(606): len = 586595, overlap = 25.25
PHY-3002 : Step(607): len = 575185, overlap = 22
PHY-3002 : Step(608): len = 568027, overlap = 25.25
PHY-3002 : Step(609): len = 561157, overlap = 27.5
PHY-3002 : Step(610): len = 555701, overlap = 31.5
PHY-3002 : Step(611): len = 549622, overlap = 41
PHY-3002 : Step(612): len = 545214, overlap = 38.75
PHY-3002 : Step(613): len = 540125, overlap = 42.5
PHY-3002 : Step(614): len = 536524, overlap = 44.75
PHY-3002 : Step(615): len = 533186, overlap = 47.75
PHY-3002 : Step(616): len = 528992, overlap = 56
PHY-3002 : Step(617): len = 526374, overlap = 53.75
PHY-3002 : Step(618): len = 523908, overlap = 52.5
PHY-3002 : Step(619): len = 521583, overlap = 54
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000504805
PHY-3002 : Step(620): len = 535580, overlap = 44.5
PHY-3002 : Step(621): len = 538706, overlap = 40
PHY-3002 : Step(622): len = 542195, overlap = 40.25
PHY-3002 : Step(623): len = 548675, overlap = 33.5
PHY-3002 : Step(624): len = 552493, overlap = 31.75
PHY-3002 : Step(625): len = 555802, overlap = 27.25
PHY-3002 : Step(626): len = 559282, overlap = 25.5
PHY-3002 : Step(627): len = 562249, overlap = 22.25
PHY-3002 : Step(628): len = 564684, overlap = 21.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000987043
PHY-3002 : Step(629): len = 576311, overlap = 12.75
PHY-3002 : Step(630): len = 579090, overlap = 13.75
PHY-3002 : Step(631): len = 582001, overlap = 12.75
PHY-3002 : Step(632): len = 586981, overlap = 13.25
PHY-3002 : Step(633): len = 591670, overlap = 14.25
PHY-3002 : Step(634): len = 594325, overlap = 10.5
PHY-3002 : Step(635): len = 596366, overlap = 11
PHY-3002 : Step(636): len = 601060, overlap = 7.25
PHY-3002 : Step(637): len = 602985, overlap = 8.5
PHY-3002 : Step(638): len = 603833, overlap = 9
PHY-3002 : Step(639): len = 605944, overlap = 9.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00192332
PHY-3002 : Step(640): len = 613410, overlap = 6.75
PHY-3002 : Step(641): len = 615799, overlap = 5.75
PHY-3002 : Step(642): len = 618517, overlap = 5.75
PHY-3002 : Step(643): len = 622611, overlap = 6
PHY-3002 : Step(644): len = 625309, overlap = 5.25
PHY-3002 : Step(645): len = 626932, overlap = 5.5
PHY-3002 : Step(646): len = 628841, overlap = 4.5
PHY-3002 : Step(647): len = 630798, overlap = 4.75
PHY-3002 : Step(648): len = 631683, overlap = 3.75
PHY-3002 : Step(649): len = 633164, overlap = 4.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00367655
PHY-3002 : Step(650): len = 636735, overlap = 3.25
PHY-3002 : Step(651): len = 639368, overlap = 2.75
PHY-3002 : Step(652): len = 641628, overlap = 3.5
PHY-3002 : Step(653): len = 643764, overlap = 3.25
PHY-3002 : Step(654): len = 645508, overlap = 3.75
PHY-3002 : Step(655): len = 647118, overlap = 4
PHY-3002 : Step(656): len = 648303, overlap = 4.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00645521
PHY-3002 : Step(657): len = 650482, overlap = 4.75
PHY-3002 : Step(658): len = 652437, overlap = 4.5
PHY-3002 : Step(659): len = 654191, overlap = 4.5
PHY-3002 : Step(660): len = 655706, overlap = 4.25
PHY-3002 : Step(661): len = 656939, overlap = 4
PHY-3002 : Step(662): len = 657956, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  2.693943s wall, 2.640625s user + 2.937500s system = 5.578125s CPU (207.1%)

PHY-3001 : Trial Legalized: Len = 667828
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.56556e+06, over cnt = 239(0%), over = 274, worst = 3
PHY-1002 : len = 1.56598e+06, over cnt = 160(0%), over = 178, worst = 2
PHY-1002 : len = 1.56558e+06, over cnt = 101(0%), over = 113, worst = 2
PHY-1002 : len = 1.5617e+06, over cnt = 58(0%), over = 64, worst = 2
PHY-1002 : len = 1.56063e+06, over cnt = 29(0%), over = 34, worst = 2
PHY-1001 : End global iterations;  1.432576s wall, 2.171875s user + 0.109375s system = 2.281250s CPU (159.2%)

PHY-1001 : Congestion index: top1 = 72.50, top5 = 55.63, top10 = 48.75, top15 = 43.13.
PHY-3001 : End congestion estimation;  2.628496s wall, 3.390625s user + 0.171875s system = 3.562500s CPU (135.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6899 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.678036s wall, 0.750000s user + 0.031250s system = 0.781250s CPU (115.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000639926
PHY-3002 : Step(663): len = 640993, overlap = 4
PHY-3002 : Step(664): len = 631608, overlap = 4.5
PHY-3002 : Step(665): len = 623513, overlap = 8.5
PHY-3002 : Step(666): len = 616798, overlap = 8
PHY-3002 : Step(667): len = 610714, overlap = 13.25
PHY-3002 : Step(668): len = 606431, overlap = 11
PHY-3002 : Step(669): len = 602064, overlap = 12.75
PHY-3002 : Step(670): len = 598882, overlap = 10.25
PHY-3002 : Step(671): len = 597063, overlap = 14.25
PHY-3002 : Step(672): len = 595577, overlap = 16.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.068689s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (136.5%)

PHY-3001 : Legalized: Len = 602215, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.029078s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.5%)

PHY-3001 : 16 instances has been re-located, deltaX = 3, deltaY = 11, maxDist = 2.
PHY-3001 : Final: Len = 602397, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43414e+06, over cnt = 250(0%), over = 288, worst = 3
PHY-1002 : len = 1.43507e+06, over cnt = 151(0%), over = 165, worst = 2
PHY-1002 : len = 1.43492e+06, over cnt = 102(0%), over = 106, worst = 2
PHY-1002 : len = 1.4327e+06, over cnt = 55(0%), over = 57, worst = 2
PHY-1002 : len = 1.43002e+06, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : End global iterations;  1.461517s wall, 2.359375s user + 0.015625s system = 2.375000s CPU (162.5%)

PHY-1001 : Congestion index: top1 = 70.63, top5 = 56.88, top10 = 48.13, top15 = 43.13.
PHY-1001 : End incremental global routing;  2.336912s wall, 3.265625s user + 0.031250s system = 3.296875s CPU (141.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6899 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.670890s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (104.8%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3292 has valid locations, 6 needs to be replaced
PHY-3001 : design contains 3321 instances, 3263 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 603676
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43574e+06, over cnt = 250(0%), over = 287, worst = 3
PHY-1002 : len = 1.43667e+06, over cnt = 154(0%), over = 168, worst = 2
PHY-1002 : len = 1.43642e+06, over cnt = 103(0%), over = 107, worst = 2
PHY-1002 : len = 1.43487e+06, over cnt = 65(0%), over = 66, worst = 2
PHY-1002 : len = 1.4289e+06, over cnt = 38(0%), over = 38, worst = 1
PHY-1001 : End global iterations;  1.483895s wall, 2.312500s user + 0.015625s system = 2.328125s CPU (156.9%)

PHY-1001 : Congestion index: top1 = 70.63, top5 = 56.25, top10 = 48.13, top15 = 43.13.
PHY-3001 : End congestion estimation;  3.666716s wall, 4.500000s user + 0.031250s system = 4.531250s CPU (123.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6904 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.662059s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (106.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(673): len = 603162, overlap = 0
PHY-3002 : Step(674): len = 603162, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42776e+06, over cnt = 39(0%), over = 39, worst = 1
PHY-1002 : len = 1.42784e+06, over cnt = 29(0%), over = 29, worst = 1
PHY-1002 : len = 1.42778e+06, over cnt = 23(0%), over = 23, worst = 1
PHY-1002 : len = 1.42644e+06, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 1.42553e+06, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End global iterations;  0.784941s wall, 0.890625s user + 0.031250s system = 0.921875s CPU (117.4%)

PHY-1001 : Congestion index: top1 = 70.00, top5 = 56.88, top10 = 47.50, top15 = 43.13.
PHY-3001 : End congestion estimation;  1.530219s wall, 1.640625s user + 0.031250s system = 1.671875s CPU (109.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6904 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.668253s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (102.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000926474
PHY-3002 : Step(675): len = 603140, overlap = 0
PHY-3002 : Step(676): len = 603140, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010459s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (149.4%)

PHY-3001 : Legalized: Len = 603162, Over = 0
PHY-3001 : End spreading;  0.023866s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (130.9%)

PHY-3001 : Final: Len = 603162, Over = 0
PHY-3001 : End incremental placement;  6.978453s wall, 8.156250s user + 0.171875s system = 8.328125s CPU (119.3%)

OPT-1001 : End high-fanout net optimization;  11.455499s wall, 13.687500s user + 0.218750s system = 13.906250s CPU (121.4%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43412e+06, over cnt = 254(0%), over = 291, worst = 3
PHY-1002 : len = 1.43506e+06, over cnt = 158(0%), over = 172, worst = 2
PHY-1002 : len = 1.43475e+06, over cnt = 106(0%), over = 110, worst = 2
PHY-1002 : len = 1.4329e+06, over cnt = 67(0%), over = 68, worst = 2
PHY-1002 : len = 1.4269e+06, over cnt = 39(0%), over = 39, worst = 1
PHY-1001 : End global iterations;  1.461686s wall, 2.187500s user + 0.015625s system = 2.203125s CPU (150.7%)

PHY-1001 : Congestion index: top1 = 70.63, top5 = 56.25, top10 = 48.75, top15 = 43.13.
OPT-1001 : End congestion update;  2.341207s wall, 3.093750s user + 0.031250s system = 3.125000s CPU (133.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6904 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.542637s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (103.7%)

OPT-1001 : Start: WNS 1526 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3298 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3321 instances, 3263 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Initial: Len = 605491, Over = 0
PHY-3001 : End spreading;  0.023228s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (201.8%)

PHY-3001 : Final: Len = 605491, Over = 0
PHY-3001 : End incremental legalization;  0.253234s wall, 0.375000s user + 0.046875s system = 0.421875s CPU (166.6%)

OPT-1001 : Iter 1: improved WNS 2159 TNS 0 NUM_FEPS 0 with 12 cells processed and 3515 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3298 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3321 instances, 3263 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Initial: Len = 606325, Over = 0
PHY-3001 : End spreading;  0.026041s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (120.0%)

PHY-3001 : Final: Len = 606325, Over = 0
PHY-3001 : End incremental legalization;  0.247307s wall, 0.250000s user + 0.046875s system = 0.296875s CPU (120.0%)

OPT-1001 : Iter 2: improved WNS 2568 TNS 0 NUM_FEPS 0 with 4 cells processed and 2734 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3298 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3321 instances, 3263 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Initial: Len = 608553, Over = 0
PHY-3001 : End spreading;  0.028562s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.4%)

PHY-3001 : Final: Len = 608553, Over = 0
PHY-3001 : End incremental legalization;  0.264925s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (112.1%)

OPT-1001 : Iter 3: improved WNS 2857 TNS 0 NUM_FEPS 0 with 10 cells processed and 4025 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3298 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3321 instances, 3263 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Initial: Len = 611075, Over = 0
PHY-3001 : End spreading;  0.028959s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.9%)

PHY-3001 : Final: Len = 611075, Over = 0
PHY-3001 : End incremental legalization;  0.265759s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (117.6%)

OPT-1001 : Iter 4: improved WNS 3041 TNS 0 NUM_FEPS 0 with 8 cells processed and 3519 slack improved
OPT-1001 : End path based optimization;  10.887678s wall, 12.250000s user + 0.218750s system = 12.468750s CPU (114.5%)

OPT-1001 : End physical optimization;  22.350354s wall, 25.937500s user + 0.437500s system = 26.375000s CPU (118.0%)

RUN-1003 : finish command "place" in  89.008076s wall, 146.796875s user + 14.484375s system = 161.281250s CPU (181.2%)

RUN-1004 : used memory is 1052 MB, reserved memory is 1082 MB, peak memory is 1688 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Utilization Statistics
#lut                     6170   out of  19600   31.48%
#reg                     1521   out of  19600    7.76%
#le                      6174
  #lut only              4653   out of   6174   75.36%
  #reg only                 4   out of   6174    0.06%
  #lut&reg               1517   out of   6174   24.57%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       20   out of    188   10.64%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]        INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]        INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]        INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]        INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk      INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]       OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    LED[6]       OUTPUT        E16        LVCMOS33           8            NONE       NONE    
    LED[5]       OUTPUT        E13        LVCMOS33           8            NONE       NONE    
    LED[4]       OUTPUT        C16        LVCMOS33           8            NONE       NONE    
    LED[3]       OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    LED[2]       OUTPUT        B16        LVCMOS33           8            NONE       NONE    
    LED[1]       OUTPUT        B15        LVCMOS33           8            NONE       NONE    
    LED[0]       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
    Row[3]       OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]       OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]       OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]       OUTPUT        E10        LVCMOS33           8            NONE       OREG    
    SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6174  |6096   |74     |1525   |32     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3323 instances
RUN-1001 : 1634 mslices, 1629 lslices, 20 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6906 nets
RUN-1001 : 2644 nets have 2 pins
RUN-1001 : 2976 nets have [3 - 5] pins
RUN-1001 : 725 nets have [6 - 10] pins
RUN-1001 : 307 nets have [11 - 20] pins
RUN-1001 : 252 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.4436e+06, over cnt = 258(0%), over = 301, worst = 2
PHY-1002 : len = 1.44457e+06, over cnt = 154(0%), over = 172, worst = 2
PHY-1002 : len = 1.44326e+06, over cnt = 76(0%), over = 82, worst = 2
PHY-1002 : len = 1.44069e+06, over cnt = 49(0%), over = 55, worst = 2
PHY-1002 : len = 1.42426e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.633677s wall, 2.593750s user + 0.062500s system = 2.656250s CPU (162.6%)

PHY-1001 : Congestion index: top1 = 68.75, top5 = 55.63, top10 = 48.13, top15 = 43.75.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6904 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 25 out of 6906 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6904 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 622 to 6
PHY-1001 : End pin swap;  0.553649s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (101.6%)

PHY-1001 : End global routing;  6.230652s wall, 7.171875s user + 0.093750s system = 7.265625s CPU (116.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 75880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.229609s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (102.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 98528, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 1.220872s wall, 1.218750s user + 0.046875s system = 1.265625s CPU (103.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 98424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.008919s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (175.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 98% nets.
PHY-1002 : len = 1.11636e+06, over cnt = 661(0%), over = 667, worst = 2
PHY-1001 : End Routed; 57.027428s wall, 85.875000s user + 1.593750s system = 87.468750s CPU (153.4%)

PHY-1001 : Update timing.....
PHY-1001 : 2840/6819(41%) critical/total net(s), WNS -3.344ns, TNS -584.836ns, False end point 563.
PHY-1001 : End update timing;  2.467232s wall, 2.500000s user + 0.046875s system = 2.546875s CPU (103.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.12282e+06, over cnt = 220(0%), over = 222, worst = 2
PHY-1001 : End DR Iter 1; 3.604018s wall, 4.562500s user + 0.031250s system = 4.593750s CPU (127.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.12445e+06, over cnt = 96(0%), over = 97, worst = 2
PHY-1001 : End DR Iter 2; 1.278646s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (117.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.12566e+06, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 3; 0.768024s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (101.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.12589e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.12589e+06
PHY-1001 : End DR Iter 4; 0.236738s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (99.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  75.555520s wall, 105.468750s user + 2.218750s system = 107.687500s CPU (142.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  82.566777s wall, 113.296875s user + 2.375000s system = 115.671875s CPU (140.1%)

RUN-1004 : used memory is 1114 MB, reserved memory is 1137 MB, peak memory is 1688 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Utilization Statistics
#lut                     6170   out of  19600   31.48%
#reg                     1521   out of  19600    7.76%
#le                      6174
  #lut only              4653   out of   6174   75.36%
  #reg only                 4   out of   6174    0.06%
  #lut&reg               1517   out of   6174   24.57%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       20   out of    188   10.64%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]        INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]        INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]        INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]        INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk      INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]       OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    LED[6]       OUTPUT        E16        LVCMOS33           8            NONE       NONE    
    LED[5]       OUTPUT        E13        LVCMOS33           8            NONE       NONE    
    LED[4]       OUTPUT        C16        LVCMOS33           8            NONE       NONE    
    LED[3]       OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    LED[2]       OUTPUT        B16        LVCMOS33           8            NONE       NONE    
    LED[1]       OUTPUT        B15        LVCMOS33           8            NONE       NONE    
    LED[0]       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
    Row[3]       OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]       OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]       OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]       OUTPUT        E10        LVCMOS33           8            NONE       OREG    
    SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6174  |6096   |74     |1525   |32     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       2624  
    #2         2       1893  
    #3         3       675   
    #4         4       408   
    #5        5-10     779   
    #6       11-50     486   
    #7       51-100     16   
  Average     3.91           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  4.979678s wall, 4.781250s user + 0.171875s system = 4.953125s CPU (99.5%)

RUN-1004 : used memory is 1114 MB, reserved memory is 1137 MB, peak memory is 1688 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 35231, tnet num: 6904, tinst num: 3321, tnode num: 39554, tedge num: 59772.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.490929s wall, 1.531250s user + 0.031250s system = 1.562500s CPU (104.8%)

RUN-1004 : used memory is 1114 MB, reserved memory is 1137 MB, peak memory is 1688 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 6904 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 1. Number of clock nets = 3 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
	LED_Interface/light_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  3.947961s wall, 3.968750s user + 0.093750s system = 4.062500s CPU (102.9%)

RUN-1004 : used memory is 1489 MB, reserved memory is 1517 MB, peak memory is 1688 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:101000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3323
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 6906, pip num: 87605
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2831 valid insts, and 230038 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:101000000000000000000000" in  17.861047s wall, 115.015625s user + 0.515625s system = 115.531250s CPU (646.8%)

RUN-1004 : used memory is 1587 MB, reserved memory is 1614 MB, peak memory is 1701 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  2.769519s wall, 2.750000s user + 0.046875s system = 2.796875s CPU (101.0%)

RUN-1004 : used memory is 1671 MB, reserved memory is 1701 MB, peak memory is 1701 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.903835s wall, 0.562500s user + 0.171875s system = 0.734375s CPU (10.6%)

RUN-1004 : used memory is 1702 MB, reserved memory is 1733 MB, peak memory is 1702 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0" in  10.256414s wall, 3.531250s user + 0.265625s system = 3.796875s CPU (37.0%)

RUN-1004 : used memory is 1652 MB, reserved memory is 1682 MB, peak memory is 1702 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  2.167174s wall, 2.156250s user + 0.046875s system = 2.203125s CPU (101.7%)

RUN-1004 : used memory is 1683 MB, reserved memory is 1714 MB, peak memory is 1702 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.931015s wall, 0.671875s user + 0.296875s system = 0.968750s CPU (14.0%)

RUN-1004 : used memory is 1706 MB, reserved memory is 1737 MB, peak memory is 1706 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.632935s wall, 2.984375s user + 0.375000s system = 3.359375s CPU (34.9%)

RUN-1004 : used memory is 1659 MB, reserved memory is 1690 MB, peak memory is 1706 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(92)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(320)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(377)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-5007 WARNING: net 'IRQ[31]' does not have a driver in ../rtl/CortexM0_SoC.v(35)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 1 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  4.713486s wall, 4.843750s user + 0.156250s system = 5.000000s CPU (106.1%)

RUN-1004 : used memory is 828 MB, reserved memory is 873 MB, peak memory is 1706 MB
RUN-1002 : start command "read_adc ../../week1/M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[0]   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 38 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[0]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[0]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[10]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[10]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[11]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[11]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[12]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[12]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[13]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[13]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[14]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[14]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[15]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[15]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[16]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[16]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[17]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[17]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[18]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[18]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[19]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[19]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[1]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[1]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[20]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[20]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[21]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[21]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[22]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[22]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[23]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[23]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[24]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[24]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[25]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[25]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[26]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[26]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[27]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[27]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[28]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[28]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[29]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[29]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[2]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[2]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[30]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[30]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[31]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[31]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[3]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[3]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[4]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[4]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[5]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[5]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[6]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[6]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[7]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[7]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[8]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[8]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[9]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[9]" in ../rtl/CortexM0_SoC.v(92)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 22519/253 useful/useless nets, 22019/118 useful/useless insts
SYN-1021 : Optimized 66 onehot mux instances.
SYN-1020 : Optimized 25 distributor mux.
SYN-1016 : Merged 77 instances.
SYN-1015 : Optimize round 1, 613 better
SYN-1014 : Optimize round 2
SYN-1032 : 22442/38 useful/useless nets, 21943/100 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 2, 143 better
SYN-1014 : Optimize round 3
SYN-1032 : 22440/2 useful/useless nets, 21941/0 useful/useless insts
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 146 inv instances.
SYN-1032 : 20872/408 useful/useless nets, 20638/354 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     K7vpw6_reg
SYN-1002 :     Xbopw6_reg
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 1, 4064 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 5 inv instances.
SYN-1032 : 19859/22 useful/useless nets, 19625/14 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 27 better
SYN-1014 : Optimize round 3
SYN-1032 : 19853/0 useful/useless nets, 19619/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  6.166245s wall, 6.078125s user + 0.375000s system = 6.453125s CPU (104.7%)

RUN-1004 : used memory is 834 MB, reserved memory is 879 MB, peak memory is 1706 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Gate Statistics
#Basic gates            19759
  #and                   9433
  #nand                     0
  #or                    1942
  #nor                      0
  #xor                     72
  #xnor                     0
  #buf                      0
  #not                   6404
  #bufif1                   1
  #MX21                   503
  #FADD                     0
  #DFF                   1404
  #LATCH                    0
#MACRO_ADD                  8
#MACRO_EQ                  41
#MACRO_MULT                 1
#MACRO_MUX                128

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18355  |1404   |58     |
|  u_logic |cortexm0ds_logic |18277  |1297   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  3.089670s wall, 3.015625s user + 0.140625s system = 3.156250s CPU (102.2%)

RUN-1004 : used memory is 845 MB, reserved memory is 888 MB, peak memory is 1706 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 20 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 114 instances.
SYN-2501 : Optimize round 1, 406 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1019 : Optimized 236 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1032 : 20810/236 useful/useless nets, 20438/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 19946/68 useful/useless nets, 19624/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20380/2 useful/useless nets, 20126/0 useful/useless insts
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21017/4 useful/useless nets, 20763/4 useful/useless insts
SYN-1032 : 21284/48 useful/useless nets, 20892/48 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 65598, tnet num: 21291, tinst num: 20892, tnode num: 89576, tedge num: 100332.
TMR-2508 : Levelizing timing graph completed, there are 279 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.153632s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (102.9%)

RUN-1004 : used memory is 920 MB, reserved memory is 964 MB, peak memory is 1706 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 21291 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 184 (3.52), #lev = 5 (3.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 187 (3.46), #lev = 5 (3.19)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 600 instances into 189 LUTs, name keeping = 67%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5122 (4.00), #lev = 21 (8.13)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5174 (3.88), #lev = 18 (7.70)
SYN-3001 : Logic optimization runtime opt =   1.52 sec, map = 2880.14 sec
SYN-3001 : Mapper mapped 18626 instances into 5174 LUTs, name keeping = 30%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

LUT Statistics
#Total_luts              5569
  #lut4                  3629
  #lut5                  1734
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             206

Utilization Statistics
#lut                     5569   out of  19600   28.41%
#reg                     1399   out of  19600    7.14%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       20   out of    188   10.64%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |5363   |206    |1403   |32     |3      |
|  u_logic |cortexm0ds_logic |5174   |173    |1296   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 103 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1296 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  24.687630s wall, 24.796875s user + 0.609375s system = 25.406250s CPU (102.9%)

RUN-1004 : used memory is 946 MB, reserved memory is 956 MB, peak memory is 1706 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  3.421938s wall, 3.265625s user + 0.156250s system = 3.421875s CPU (100.0%)

RUN-1004 : used memory is 953 MB, reserved memory is 963 MB, peak memory is 1706 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "System_clk_pad" drive clk pins.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 6890 instances
RUN-1001 : 5357 luts, 1399 seqs, 40 mslices, 34 lslices, 20 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7172 nets
RUN-1001 : 3633 nets have 2 pins
RUN-1001 : 2560 nets have [3 - 5] pins
RUN-1001 : 607 nets have [6 - 10] pins
RUN-1001 : 198 nets have [11 - 20] pins
RUN-1001 : 160 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6888 instances, 5357 luts, 1399 seqs, 74 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 28%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 33468, tnet num: 7170, tinst num: 6888, tnode num: 37852, tedge num: 54479.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7170 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.999679s wall, 1.015625s user + 0.015625s system = 1.031250s CPU (103.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.7094e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6888.
PHY-3001 : End clustering;  0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(677): len = 1.51138e+06, overlap = 78.75
PHY-3002 : Step(678): len = 1.32005e+06, overlap = 78.75
PHY-3002 : Step(679): len = 1.21444e+06, overlap = 78.75
PHY-3002 : Step(680): len = 1.12933e+06, overlap = 74.75
PHY-3002 : Step(681): len = 1.11467e+06, overlap = 79.4375
PHY-3002 : Step(682): len = 1.09949e+06, overlap = 79.9375
PHY-3002 : Step(683): len = 1.08393e+06, overlap = 78.4063
PHY-3002 : Step(684): len = 987407, overlap = 101.219
PHY-3002 : Step(685): len = 893288, overlap = 110.688
PHY-3002 : Step(686): len = 873083, overlap = 108.375
PHY-3002 : Step(687): len = 858474, overlap = 114.563
PHY-3002 : Step(688): len = 845759, overlap = 119.813
PHY-3002 : Step(689): len = 821976, overlap = 127.031
PHY-3002 : Step(690): len = 811155, overlap = 131.156
PHY-3002 : Step(691): len = 803732, overlap = 132.688
PHY-3002 : Step(692): len = 756625, overlap = 157.531
PHY-3002 : Step(693): len = 739202, overlap = 165.406
PHY-3002 : Step(694): len = 728627, overlap = 167.469
PHY-3002 : Step(695): len = 723900, overlap = 167.5
PHY-3002 : Step(696): len = 706757, overlap = 176.531
PHY-3002 : Step(697): len = 698911, overlap = 181.844
PHY-3002 : Step(698): len = 694384, overlap = 183.031
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.09848e-05
PHY-3002 : Step(699): len = 713922, overlap = 178.094
PHY-3002 : Step(700): len = 714595, overlap = 169.5
PHY-3002 : Step(701): len = 703118, overlap = 165
PHY-3002 : Step(702): len = 700846, overlap = 165.25
PHY-3002 : Step(703): len = 696803, overlap = 162.031
PHY-3002 : Step(704): len = 691113, overlap = 155.406
PHY-3002 : Step(705): len = 688439, overlap = 159.406
PHY-3002 : Step(706): len = 685417, overlap = 160.406
PHY-3002 : Step(707): len = 681166, overlap = 158.219
PHY-3002 : Step(708): len = 678161, overlap = 162.094
PHY-3002 : Step(709): len = 675053, overlap = 159.281
PHY-3002 : Step(710): len = 668061, overlap = 164.781
PHY-3002 : Step(711): len = 663595, overlap = 168.313
PHY-3002 : Step(712): len = 661710, overlap = 168.344
PHY-3002 : Step(713): len = 656209, overlap = 166.813
PHY-3002 : Step(714): len = 648844, overlap = 169.063
PHY-3002 : Step(715): len = 645823, overlap = 165.688
PHY-3002 : Step(716): len = 643213, overlap = 170.906
PHY-3002 : Step(717): len = 636722, overlap = 167.531
PHY-3002 : Step(718): len = 632805, overlap = 169.375
PHY-3002 : Step(719): len = 630009, overlap = 166.594
PHY-3002 : Step(720): len = 627805, overlap = 166.656
PHY-3002 : Step(721): len = 623306, overlap = 162.656
PHY-3002 : Step(722): len = 619090, overlap = 165.688
PHY-3002 : Step(723): len = 616359, overlap = 164.625
PHY-3002 : Step(724): len = 612920, overlap = 166.875
PHY-3002 : Step(725): len = 606563, overlap = 168.031
PHY-3002 : Step(726): len = 603336, overlap = 169.313
PHY-3002 : Step(727): len = 601295, overlap = 167.625
PHY-3002 : Step(728): len = 597008, overlap = 168.094
PHY-3002 : Step(729): len = 592776, overlap = 169.156
PHY-3002 : Step(730): len = 589784, overlap = 171.563
PHY-3002 : Step(731): len = 587015, overlap = 168.813
PHY-3002 : Step(732): len = 583090, overlap = 169.875
PHY-3002 : Step(733): len = 577722, overlap = 171.313
PHY-3002 : Step(734): len = 575135, overlap = 172.781
PHY-3002 : Step(735): len = 572906, overlap = 175.25
PHY-3002 : Step(736): len = 565888, overlap = 167.656
PHY-3002 : Step(737): len = 562537, overlap = 167.656
PHY-3002 : Step(738): len = 560438, overlap = 163.469
PHY-3002 : Step(739): len = 556029, overlap = 170.844
PHY-3002 : Step(740): len = 553724, overlap = 166.625
PHY-3002 : Step(741): len = 550398, overlap = 165.094
PHY-3002 : Step(742): len = 547301, overlap = 161.281
PHY-3002 : Step(743): len = 544333, overlap = 166.469
PHY-3002 : Step(744): len = 540785, overlap = 157.094
PHY-3002 : Step(745): len = 538295, overlap = 158
PHY-3002 : Step(746): len = 535527, overlap = 154.844
PHY-3002 : Step(747): len = 529789, overlap = 155.844
PHY-3002 : Step(748): len = 526000, overlap = 156.781
PHY-3002 : Step(749): len = 524651, overlap = 156.719
PHY-3002 : Step(750): len = 520158, overlap = 160.188
PHY-3002 : Step(751): len = 511546, overlap = 173.688
PHY-3002 : Step(752): len = 508898, overlap = 174.563
PHY-3002 : Step(753): len = 507876, overlap = 167.938
PHY-3002 : Step(754): len = 505400, overlap = 166.531
PHY-3002 : Step(755): len = 501559, overlap = 164.281
PHY-3002 : Step(756): len = 496695, overlap = 164.906
PHY-3002 : Step(757): len = 493853, overlap = 162.219
PHY-3002 : Step(758): len = 491539, overlap = 166.094
PHY-3002 : Step(759): len = 490102, overlap = 163.594
PHY-3002 : Step(760): len = 485461, overlap = 161.531
PHY-3002 : Step(761): len = 481729, overlap = 157.625
PHY-3002 : Step(762): len = 477975, overlap = 164.531
PHY-3002 : Step(763): len = 476876, overlap = 161.5
PHY-3002 : Step(764): len = 473582, overlap = 156.969
PHY-3002 : Step(765): len = 471053, overlap = 152
PHY-3002 : Step(766): len = 469824, overlap = 147.063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.19696e-05
PHY-3002 : Step(767): len = 470883, overlap = 146.844
PHY-3002 : Step(768): len = 474634, overlap = 147.344
PHY-3002 : Step(769): len = 479740, overlap = 148.375
PHY-3002 : Step(770): len = 482221, overlap = 133.531
PHY-3002 : Step(771): len = 483644, overlap = 138.469
PHY-3002 : Step(772): len = 486404, overlap = 138.938
PHY-3002 : Step(773): len = 489947, overlap = 130.813
PHY-3002 : Step(774): len = 491945, overlap = 128.844
PHY-3002 : Step(775): len = 493034, overlap = 126.688
PHY-3002 : Step(776): len = 495422, overlap = 125.156
PHY-3002 : Step(777): len = 498689, overlap = 121.531
PHY-3002 : Step(778): len = 499571, overlap = 121.094
PHY-3002 : Step(779): len = 500120, overlap = 118.125
PHY-3002 : Step(780): len = 510206, overlap = 106.156
PHY-3002 : Step(781): len = 512941, overlap = 103.719
PHY-3002 : Step(782): len = 512592, overlap = 101.438
PHY-3002 : Step(783): len = 511328, overlap = 104.156
PHY-3002 : Step(784): len = 511249, overlap = 104.813
PHY-3002 : Step(785): len = 510861, overlap = 101.656
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000156501
PHY-3002 : Step(786): len = 513348, overlap = 104.281
PHY-3002 : Step(787): len = 515873, overlap = 97.1875
PHY-3002 : Step(788): len = 519765, overlap = 98.9375
PHY-3002 : Step(789): len = 523666, overlap = 98.0938
PHY-3002 : Step(790): len = 526970, overlap = 93.7813
PHY-3002 : Step(791): len = 528595, overlap = 91.6875
PHY-3002 : Step(792): len = 530667, overlap = 93.125
PHY-3002 : Step(793): len = 534449, overlap = 92.2188
PHY-3002 : Step(794): len = 538862, overlap = 89.625
PHY-3002 : Step(795): len = 540413, overlap = 90.375
PHY-3002 : Step(796): len = 552109, overlap = 90.0938
PHY-3002 : Step(797): len = 554868, overlap = 86.625
PHY-3002 : Step(798): len = 554120, overlap = 87
PHY-3002 : Step(799): len = 553695, overlap = 86.875
PHY-3002 : Step(800): len = 553590, overlap = 86.5625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000258786
PHY-3002 : Step(801): len = 554508, overlap = 86.4375
PHY-3002 : Step(802): len = 558629, overlap = 83.125
PHY-3002 : Step(803): len = 570374, overlap = 72.5
PHY-3002 : Step(804): len = 571366, overlap = 74.7813
PHY-3002 : Step(805): len = 572006, overlap = 76.6563
PHY-3002 : Step(806): len = 572552, overlap = 75.8438
PHY-3002 : Step(807): len = 574345, overlap = 81.5938
PHY-3002 : Step(808): len = 577657, overlap = 81.3438
PHY-3002 : Step(809): len = 582412, overlap = 75.3125
PHY-3002 : Step(810): len = 583325, overlap = 74.75
PHY-3002 : Step(811): len = 584307, overlap = 71.8125
PHY-3002 : Step(812): len = 586473, overlap = 74.875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.036506s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (171.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36782e+06, over cnt = 1278(3%), over = 1848, worst = 12
PHY-1002 : len = 1.3724e+06, over cnt = 1126(3%), over = 1529, worst = 12
PHY-1002 : len = 1.3805e+06, over cnt = 874(2%), over = 1148, worst = 11
PHY-1002 : len = 1.39886e+06, over cnt = 523(1%), over = 707, worst = 11
PHY-1002 : len = 1.40637e+06, over cnt = 359(1%), over = 507, worst = 11
PHY-1001 : End global iterations;  2.214241s wall, 2.937500s user + 0.046875s system = 2.984375s CPU (134.8%)

PHY-1001 : Congestion index: top1 = 90.63, top5 = 81.25, top10 = 73.13, top15 = 65.00.
PHY-3001 : End congestion estimation;  3.047744s wall, 3.812500s user + 0.046875s system = 3.859375s CPU (126.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7170 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.860552s wall, 0.921875s user + 0.031250s system = 0.953125s CPU (110.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.96164e-05
PHY-3002 : Step(813): len = 556914, overlap = 63.2188
PHY-3002 : Step(814): len = 526011, overlap = 90.625
PHY-3002 : Step(815): len = 503480, overlap = 112.031
PHY-3002 : Step(816): len = 481237, overlap = 131.281
PHY-3002 : Step(817): len = 459436, overlap = 143.531
PHY-3002 : Step(818): len = 437963, overlap = 158.125
PHY-3002 : Step(819): len = 414524, overlap = 174.813
PHY-3002 : Step(820): len = 397305, overlap = 185.469
PHY-3002 : Step(821): len = 386114, overlap = 189.031
PHY-3002 : Step(822): len = 371374, overlap = 195.938
PHY-3002 : Step(823): len = 361409, overlap = 200.125
PHY-3002 : Step(824): len = 352849, overlap = 201.656
PHY-3002 : Step(825): len = 344563, overlap = 206.813
PHY-3002 : Step(826): len = 340494, overlap = 206.375
PHY-3002 : Step(827): len = 335479, overlap = 208.313
PHY-3002 : Step(828): len = 332240, overlap = 209.906
PHY-3002 : Step(829): len = 329294, overlap = 212.438
PHY-3002 : Step(830): len = 327342, overlap = 213.031
PHY-3002 : Step(831): len = 325454, overlap = 210.781
PHY-3002 : Step(832): len = 324621, overlap = 210.531
PHY-3002 : Step(833): len = 322876, overlap = 209.063
PHY-3002 : Step(834): len = 322297, overlap = 203.031
PHY-3002 : Step(835): len = 320212, overlap = 201.938
PHY-3002 : Step(836): len = 318039, overlap = 200.031
PHY-3002 : Step(837): len = 317202, overlap = 200.844
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.92327e-05
PHY-3002 : Step(838): len = 325574, overlap = 189.625
PHY-3002 : Step(839): len = 341700, overlap = 165.438
PHY-3002 : Step(840): len = 345405, overlap = 150.813
PHY-3002 : Step(841): len = 348855, overlap = 144.969
PHY-3002 : Step(842): len = 355180, overlap = 137.563
PHY-3002 : Step(843): len = 361302, overlap = 125.563
PHY-3002 : Step(844): len = 365646, overlap = 114.594
PHY-3002 : Step(845): len = 368152, overlap = 108.5
PHY-3002 : Step(846): len = 368830, overlap = 102.406
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000118465
PHY-3002 : Step(847): len = 381928, overlap = 84.5313
PHY-3002 : Step(848): len = 400314, overlap = 65.7813
PHY-3002 : Step(849): len = 401146, overlap = 60.0313
PHY-3002 : Step(850): len = 403990, overlap = 55.0313
PHY-3002 : Step(851): len = 406428, overlap = 50.5
PHY-3002 : Step(852): len = 410135, overlap = 44.875
PHY-3002 : Step(853): len = 414439, overlap = 39.8125
PHY-3002 : Step(854): len = 416757, overlap = 35
PHY-3002 : Step(855): len = 417678, overlap = 34.2813
PHY-3002 : Step(856): len = 417865, overlap = 32.0938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000236931
PHY-3002 : Step(857): len = 432838, overlap = 24.0313
PHY-3002 : Step(858): len = 443767, overlap = 19.3125
PHY-3002 : Step(859): len = 452284, overlap = 14.8125
PHY-3002 : Step(860): len = 456638, overlap = 12.5938
PHY-3002 : Step(861): len = 459669, overlap = 11.1563
PHY-3002 : Step(862): len = 462121, overlap = 10.0625
PHY-3002 : Step(863): len = 464092, overlap = 9.65625
PHY-3002 : Step(864): len = 465285, overlap = 9.28125
PHY-3002 : Step(865): len = 465029, overlap = 8.03125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000473862
PHY-3002 : Step(866): len = 478002, overlap = 2.5
PHY-3002 : Step(867): len = 486522, overlap = 0.375
PHY-3002 : Step(868): len = 494605, overlap = 0.25
PHY-3002 : Step(869): len = 497270, overlap = 0.25
PHY-3002 : Step(870): len = 501712, overlap = 0.8125
PHY-3002 : Step(871): len = 502953, overlap = 1.03125
PHY-3002 : Step(872): len = 503964, overlap = 0.125
PHY-3002 : Step(873): len = 505126, overlap = 0.0625
PHY-3002 : Step(874): len = 503873, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.2907e+06, over cnt = 454(1%), over = 624, worst = 6
PHY-1002 : len = 1.29358e+06, over cnt = 263(0%), over = 359, worst = 6
PHY-1002 : len = 1.29542e+06, over cnt = 120(0%), over = 175, worst = 6
PHY-1002 : len = 1.29478e+06, over cnt = 68(0%), over = 107, worst = 6
PHY-1002 : len = 1.29426e+06, over cnt = 50(0%), over = 88, worst = 6
PHY-1001 : End global iterations;  1.422720s wall, 2.281250s user + 0.031250s system = 2.312500s CPU (162.5%)

PHY-1001 : Congestion index: top1 = 61.25, top5 = 51.25, top10 = 46.25, top15 = 43.75.
PHY-3001 : End congestion estimation;  2.330528s wall, 3.187500s user + 0.046875s system = 3.234375s CPU (138.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7170 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.660584s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (111.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000544725
PHY-3002 : Step(875): len = 498325, overlap = 14.9063
PHY-3002 : Step(876): len = 488849, overlap = 13.3438
PHY-3002 : Step(877): len = 479663, overlap = 12.1875
PHY-3002 : Step(878): len = 469603, overlap = 12.5313
PHY-3002 : Step(879): len = 462148, overlap = 14.5625
PHY-3002 : Step(880): len = 456614, overlap = 16.5625
PHY-3002 : Step(881): len = 450707, overlap = 19.4688
PHY-3002 : Step(882): len = 444092, overlap = 21.8438
PHY-3002 : Step(883): len = 439502, overlap = 22.3438
PHY-3002 : Step(884): len = 435767, overlap = 25.9688
PHY-3002 : Step(885): len = 432595, overlap = 25.3438
PHY-3002 : Step(886): len = 430064, overlap = 25.125
PHY-3002 : Step(887): len = 428251, overlap = 24.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00108945
PHY-3002 : Step(888): len = 438054, overlap = 17.3438
PHY-3002 : Step(889): len = 444490, overlap = 21.2813
PHY-3002 : Step(890): len = 449818, overlap = 15.6563
PHY-3002 : Step(891): len = 453567, overlap = 14.8125
PHY-3002 : Step(892): len = 457704, overlap = 14.1875
PHY-3002 : Step(893): len = 459338, overlap = 12.0313
PHY-3002 : Step(894): len = 460659, overlap = 10.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0021789
PHY-3002 : Step(895): len = 466058, overlap = 10.3125
PHY-3002 : Step(896): len = 471005, overlap = 12.2813
PHY-3002 : Step(897): len = 475543, overlap = 9.34375
PHY-3002 : Step(898): len = 480691, overlap = 8.75
PHY-3002 : Step(899): len = 483816, overlap = 8.3125
PHY-3002 : Step(900): len = 486699, overlap = 6.9375
PHY-3002 : Step(901): len = 490912, overlap = 8.875
PHY-3002 : Step(902): len = 494492, overlap = 7.1875
PHY-3002 : Step(903): len = 496087, overlap = 7.46875
PHY-3002 : Step(904): len = 497580, overlap = 6.78125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00413092
PHY-3002 : Step(905): len = 499882, overlap = 6.6875
PHY-3002 : Step(906): len = 503280, overlap = 5.875
PHY-3002 : Step(907): len = 506972, overlap = 6.09375
PHY-3002 : Step(908): len = 511312, overlap = 5.1875
PHY-3002 : Step(909): len = 514480, overlap = 4.59375
PHY-3002 : Step(910): len = 516708, overlap = 2.6875
PHY-3002 : Step(911): len = 519299, overlap = 4.3125
PHY-3002 : Step(912): len = 521150, overlap = 3.90625
PHY-3002 : Step(913): len = 523948, overlap = 4.75
PHY-3002 : Step(914): len = 525524, overlap = 4.375
PHY-3002 : Step(915): len = 526658, overlap = 4.78125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00789497
PHY-3002 : Step(916): len = 528369, overlap = 3.3125
PHY-3002 : Step(917): len = 531044, overlap = 2.84375
PHY-3002 : Step(918): len = 533428, overlap = 2.71875
PHY-3002 : Step(919): len = 535291, overlap = 2.8125
PHY-3002 : Step(920): len = 537901, overlap = 3
PHY-3002 : Step(921): len = 540054, overlap = 2.6875
PHY-3002 : Step(922): len = 541754, overlap = 2.53125
PHY-3002 : Step(923): len = 544093, overlap = 2.5625
PHY-3002 : Step(924): len = 545882, overlap = 2.8125
PHY-3002 : Step(925): len = 546633, overlap = 2.625
PHY-3002 : Step(926): len = 548044, overlap = 3.34375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0129513
PHY-3002 : Step(927): len = 548833, overlap = 2.46875
PHY-3002 : Step(928): len = 551609, overlap = 2.375
PHY-3002 : Step(929): len = 553775, overlap = 2.0625
PHY-3002 : Step(930): len = 554404, overlap = 2.4375
PHY-3002 : Step(931): len = 555083, overlap = 2.3125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 72.06 peak overflow 1.16
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.45161e+06, over cnt = 234(0%), over = 288, worst = 4
PHY-1002 : len = 1.45262e+06, over cnt = 140(0%), over = 167, worst = 4
PHY-1002 : len = 1.45272e+06, over cnt = 103(0%), over = 121, worst = 4
PHY-1002 : len = 1.45141e+06, over cnt = 63(0%), over = 74, worst = 4
PHY-1002 : len = 1.45005e+06, over cnt = 52(0%), over = 61, worst = 4
PHY-1001 : End global iterations;  1.421722s wall, 2.250000s user + 0.015625s system = 2.265625s CPU (159.4%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 50.63, top10 = 45.00, top15 = 41.25.
PHY-1001 : End incremental global routing;  2.478301s wall, 3.328125s user + 0.031250s system = 3.359375s CPU (135.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7170 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.600878s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (104.0%)

OPT-1001 : 20 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 6845 has valid locations, 147 needs to be replaced
PHY-3001 : design contains 7015 instances, 5367 luts, 1516 seqs, 74 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 572533
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.3548e+06, over cnt = 301(0%), over = 364, worst = 4
PHY-1002 : len = 1.35629e+06, over cnt = 172(0%), over = 203, worst = 4
PHY-1002 : len = 1.35598e+06, over cnt = 126(0%), over = 149, worst = 4
PHY-1002 : len = 1.35424e+06, over cnt = 69(0%), over = 82, worst = 4
PHY-1002 : len = 1.35314e+06, over cnt = 46(0%), over = 54, worst = 4
PHY-1001 : End global iterations;  1.641658s wall, 2.484375s user + 0.078125s system = 2.562500s CPU (156.1%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 48.75, top10 = 43.75, top15 = 40.63.
PHY-3001 : End congestion estimation;  3.160141s wall, 4.015625s user + 0.109375s system = 4.125000s CPU (130.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7297 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.597187s wall, 0.609375s user + 0.031250s system = 0.640625s CPU (107.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(932): len = 571726, overlap = 0
PHY-3002 : Step(933): len = 571722, overlap = 0
PHY-3002 : Step(934): len = 571575, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36002e+06, over cnt = 103(0%), over = 111, worst = 4
PHY-1002 : len = 1.36008e+06, over cnt = 72(0%), over = 79, worst = 4
PHY-1002 : len = 1.35948e+06, over cnt = 53(0%), over = 60, worst = 4
PHY-1002 : len = 1.35937e+06, over cnt = 49(0%), over = 56, worst = 4
PHY-1002 : len = 1.3593e+06, over cnt = 47(0%), over = 54, worst = 4
PHY-1001 : End global iterations;  0.767982s wall, 0.781250s user + 0.015625s system = 0.796875s CPU (103.8%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 48.75, top10 = 44.38, top15 = 40.63.
PHY-3001 : End congestion estimation;  1.455056s wall, 1.468750s user + 0.031250s system = 1.500000s CPU (103.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7297 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.626872s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (107.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0122445
PHY-3002 : Step(935): len = 571427, overlap = 2.375
PHY-3002 : Step(936): len = 571427, overlap = 2.375
PHY-3002 : Step(937): len = 571278, overlap = 2.46875
PHY-3001 : Final: Len = 571278, Over = 2.46875
PHY-3001 : End incremental placement;  6.384067s wall, 7.406250s user + 0.359375s system = 7.765625s CPU (121.6%)

OPT-1001 : End high-fanout net optimization;  10.337504s wall, 12.250000s user + 0.406250s system = 12.656250s CPU (122.4%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36274e+06, over cnt = 296(0%), over = 366, worst = 4
PHY-1002 : len = 1.36389e+06, over cnt = 183(0%), over = 215, worst = 4
PHY-1002 : len = 1.36287e+06, over cnt = 121(0%), over = 144, worst = 4
PHY-1002 : len = 1.36095e+06, over cnt = 65(0%), over = 79, worst = 4
PHY-1002 : len = 1.35962e+06, over cnt = 48(0%), over = 59, worst = 4
PHY-1001 : End global iterations;  1.336899s wall, 2.218750s user + 0.015625s system = 2.234375s CPU (167.1%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 49.38, top10 = 43.75, top15 = 40.63.
OPT-1001 : End congestion update;  2.119689s wall, 3.015625s user + 0.046875s system = 3.062500s CPU (144.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7297 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.484709s wall, 0.484375s user + 0.031250s system = 0.515625s CPU (106.4%)

OPT-1001 : Start: WNS 1390 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 1634 TNS 0 NUM_FEPS 0 with 11 cells processed and 12616 slack improved
OPT-1001 : Iter 2: improved WNS 2029 TNS 0 NUM_FEPS 0 with 4 cells processed and 4500 slack improved
OPT-1001 : Iter 3: improved WNS 2442 TNS 0 NUM_FEPS 0 with 10 cells processed and 5216 slack improved
OPT-1001 : Iter 4: improved WNS 2619 TNS 0 NUM_FEPS 0 with 13 cells processed and 9335 slack improved
OPT-1001 : Iter 5: improved WNS 2849 TNS 0 NUM_FEPS 0 with 16 cells processed and 5532 slack improved
OPT-1001 : Iter 6: improved WNS 2952 TNS 0 NUM_FEPS 0 with 8 cells processed and 3458 slack improved
OPT-1001 : Iter 7: improved WNS 2998 TNS 0 NUM_FEPS 0 with 15 cells processed and 4766 slack improved
OPT-1001 : Iter 8: improved WNS 2998 TNS 0 NUM_FEPS 0 with 12 cells processed and 4600 slack improved
OPT-1001 : Iter 9: improved WNS 2998 TNS 0 NUM_FEPS 0 with 11 cells processed and 3100 slack improved
OPT-1001 : End global optimization;  5.312433s wall, 6.281250s user + 0.171875s system = 6.453125s CPU (121.5%)

OPT-1001 : End physical optimization;  15.662549s wall, 18.531250s user + 0.578125s system = 19.109375s CPU (122.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5367 LUT to BLE ...
SYN-4008 : Packed 5367 LUT and 575 SEQ to BLE.
SYN-4003 : Packing 941 remaining SEQ's ...
SYN-4005 : Packed 937 SEQ with LUT/SLICE
SYN-4006 : 3857 single LUT's are left
SYN-4006 : 4 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5371/5505 primitive instances ...
PHY-3001 : End packing;  1.575334s wall, 1.593750s user + 0.031250s system = 1.625000s CPU (103.2%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3318 instances
RUN-1001 : 1629 mslices, 1629 lslices, 20 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6901 nets
RUN-1001 : 2643 nets have 2 pins
RUN-1001 : 2978 nets have [3 - 5] pins
RUN-1001 : 723 nets have [6 - 10] pins
RUN-1001 : 304 nets have [11 - 20] pins
RUN-1001 : 251 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 3316 instances, 3258 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : After packing: Len = 606484, Over = 20.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41276e+06, over cnt = 207(0%), over = 254, worst = 3
PHY-1002 : len = 1.41349e+06, over cnt = 125(0%), over = 150, worst = 3
PHY-1002 : len = 1.41354e+06, over cnt = 65(0%), over = 76, worst = 2
PHY-1002 : len = 1.4135e+06, over cnt = 40(0%), over = 47, worst = 2
PHY-1002 : len = 1.41186e+06, over cnt = 32(0%), over = 39, worst = 2
PHY-1001 : End global iterations;  1.355789s wall, 2.156250s user + 0.000000s system = 2.156250s CPU (159.0%)

PHY-1001 : Congestion index: top1 = 61.88, top5 = 50.63, top10 = 45.63, top15 = 41.88.
PHY-3001 : End congestion estimation;  3.771589s wall, 4.625000s user + 0.046875s system = 4.671875s CPU (123.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6899 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.846858s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000252402
PHY-3002 : Step(938): len = 586595, overlap = 25.25
PHY-3002 : Step(939): len = 575185, overlap = 22
PHY-3002 : Step(940): len = 568027, overlap = 25.25
PHY-3002 : Step(941): len = 561157, overlap = 27.5
PHY-3002 : Step(942): len = 555701, overlap = 31.5
PHY-3002 : Step(943): len = 549622, overlap = 41
PHY-3002 : Step(944): len = 545214, overlap = 38.75
PHY-3002 : Step(945): len = 540125, overlap = 42.5
PHY-3002 : Step(946): len = 536524, overlap = 44.75
PHY-3002 : Step(947): len = 533186, overlap = 47.75
PHY-3002 : Step(948): len = 528992, overlap = 56
PHY-3002 : Step(949): len = 526374, overlap = 53.75
PHY-3002 : Step(950): len = 523908, overlap = 52.5
PHY-3002 : Step(951): len = 521583, overlap = 54
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000504805
PHY-3002 : Step(952): len = 535580, overlap = 44.5
PHY-3002 : Step(953): len = 538706, overlap = 40
PHY-3002 : Step(954): len = 542195, overlap = 40.25
PHY-3002 : Step(955): len = 548675, overlap = 33.5
PHY-3002 : Step(956): len = 552493, overlap = 31.75
PHY-3002 : Step(957): len = 555802, overlap = 27.25
PHY-3002 : Step(958): len = 559282, overlap = 25.5
PHY-3002 : Step(959): len = 562249, overlap = 22.25
PHY-3002 : Step(960): len = 564684, overlap = 21.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000987043
PHY-3002 : Step(961): len = 576311, overlap = 12.75
PHY-3002 : Step(962): len = 579090, overlap = 13.75
PHY-3002 : Step(963): len = 582001, overlap = 12.75
PHY-3002 : Step(964): len = 586981, overlap = 13.25
PHY-3002 : Step(965): len = 591670, overlap = 14.25
PHY-3002 : Step(966): len = 594325, overlap = 10.5
PHY-3002 : Step(967): len = 596366, overlap = 11
PHY-3002 : Step(968): len = 601060, overlap = 7.25
PHY-3002 : Step(969): len = 602985, overlap = 8.5
PHY-3002 : Step(970): len = 603833, overlap = 9
PHY-3002 : Step(971): len = 605944, overlap = 9.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00192332
PHY-3002 : Step(972): len = 613410, overlap = 6.75
PHY-3002 : Step(973): len = 615799, overlap = 5.75
PHY-3002 : Step(974): len = 618517, overlap = 5.75
PHY-3002 : Step(975): len = 622611, overlap = 6
PHY-3002 : Step(976): len = 625309, overlap = 5.25
PHY-3002 : Step(977): len = 626932, overlap = 5.5
PHY-3002 : Step(978): len = 628841, overlap = 4.5
PHY-3002 : Step(979): len = 630798, overlap = 4.75
PHY-3002 : Step(980): len = 631683, overlap = 3.75
PHY-3002 : Step(981): len = 633164, overlap = 4.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00367655
PHY-3002 : Step(982): len = 636735, overlap = 3.25
PHY-3002 : Step(983): len = 639368, overlap = 2.75
PHY-3002 : Step(984): len = 641628, overlap = 3.5
PHY-3002 : Step(985): len = 643764, overlap = 3.25
PHY-3002 : Step(986): len = 645508, overlap = 3.75
PHY-3002 : Step(987): len = 647118, overlap = 4
PHY-3002 : Step(988): len = 648303, overlap = 4.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00645521
PHY-3002 : Step(989): len = 650482, overlap = 4.75
PHY-3002 : Step(990): len = 652437, overlap = 4.5
PHY-3002 : Step(991): len = 654191, overlap = 4.5
PHY-3002 : Step(992): len = 655706, overlap = 4.25
PHY-3002 : Step(993): len = 656939, overlap = 4
PHY-3002 : Step(994): len = 657956, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  2.393572s wall, 2.609375s user + 2.921875s system = 5.531250s CPU (231.1%)

PHY-3001 : Trial Legalized: Len = 667828
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.56556e+06, over cnt = 239(0%), over = 274, worst = 3
PHY-1002 : len = 1.56598e+06, over cnt = 160(0%), over = 178, worst = 2
PHY-1002 : len = 1.56558e+06, over cnt = 101(0%), over = 113, worst = 2
PHY-1002 : len = 1.5617e+06, over cnt = 58(0%), over = 64, worst = 2
PHY-1002 : len = 1.56063e+06, over cnt = 29(0%), over = 34, worst = 2
PHY-1001 : End global iterations;  1.774911s wall, 2.593750s user + 0.046875s system = 2.640625s CPU (148.8%)

PHY-1001 : Congestion index: top1 = 72.50, top5 = 55.63, top10 = 48.75, top15 = 43.13.
PHY-3001 : End congestion estimation;  2.879824s wall, 3.734375s user + 0.046875s system = 3.781250s CPU (131.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6899 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.975728s wall, 0.968750s user + 0.015625s system = 0.984375s CPU (100.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000639926
PHY-3002 : Step(995): len = 640993, overlap = 4
PHY-3002 : Step(996): len = 631608, overlap = 4.5
PHY-3002 : Step(997): len = 623513, overlap = 8.5
PHY-3002 : Step(998): len = 616798, overlap = 8
PHY-3002 : Step(999): len = 610714, overlap = 13.25
PHY-3002 : Step(1000): len = 606431, overlap = 11
PHY-3002 : Step(1001): len = 602064, overlap = 12.75
PHY-3002 : Step(1002): len = 598882, overlap = 10.25
PHY-3002 : Step(1003): len = 597063, overlap = 14.25
PHY-3002 : Step(1004): len = 595577, overlap = 16.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.069060s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (135.8%)

PHY-3001 : Legalized: Len = 602215, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.031965s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.8%)

PHY-3001 : 16 instances has been re-located, deltaX = 3, deltaY = 11, maxDist = 2.
PHY-3001 : Final: Len = 602397, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43414e+06, over cnt = 250(0%), over = 288, worst = 3
PHY-1002 : len = 1.43507e+06, over cnt = 151(0%), over = 165, worst = 2
PHY-1002 : len = 1.43492e+06, over cnt = 102(0%), over = 106, worst = 2
PHY-1002 : len = 1.4327e+06, over cnt = 55(0%), over = 57, worst = 2
PHY-1002 : len = 1.43002e+06, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : End global iterations;  1.674874s wall, 2.531250s user + 0.015625s system = 2.546875s CPU (152.1%)

PHY-1001 : Congestion index: top1 = 70.63, top5 = 56.88, top10 = 48.13, top15 = 43.13.
PHY-1001 : End incremental global routing;  2.650151s wall, 3.515625s user + 0.031250s system = 3.546875s CPU (133.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6899 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.600292s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (101.5%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3292 has valid locations, 6 needs to be replaced
PHY-3001 : design contains 3321 instances, 3263 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 603676
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43574e+06, over cnt = 250(0%), over = 287, worst = 3
PHY-1002 : len = 1.43667e+06, over cnt = 154(0%), over = 168, worst = 2
PHY-1002 : len = 1.43642e+06, over cnt = 103(0%), over = 107, worst = 2
PHY-1002 : len = 1.43487e+06, over cnt = 65(0%), over = 66, worst = 2
PHY-1002 : len = 1.4289e+06, over cnt = 38(0%), over = 38, worst = 1
PHY-1001 : End global iterations;  1.348925s wall, 2.203125s user + 0.046875s system = 2.250000s CPU (166.8%)

PHY-1001 : Congestion index: top1 = 70.63, top5 = 56.25, top10 = 48.13, top15 = 43.13.
PHY-3001 : End congestion estimation;  3.376846s wall, 4.296875s user + 0.093750s system = 4.390625s CPU (130.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6904 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.853164s wall, 0.890625s user + 0.015625s system = 0.906250s CPU (106.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1005): len = 603162, overlap = 0
PHY-3002 : Step(1006): len = 603162, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42776e+06, over cnt = 39(0%), over = 39, worst = 1
PHY-1002 : len = 1.42784e+06, over cnt = 29(0%), over = 29, worst = 1
PHY-1002 : len = 1.42778e+06, over cnt = 23(0%), over = 23, worst = 1
PHY-1002 : len = 1.42644e+06, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 1.42553e+06, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End global iterations;  0.928782s wall, 0.984375s user + 0.046875s system = 1.031250s CPU (111.0%)

PHY-1001 : Congestion index: top1 = 70.00, top5 = 56.88, top10 = 47.50, top15 = 43.13.
PHY-3001 : End congestion estimation;  1.770928s wall, 1.843750s user + 0.062500s system = 1.906250s CPU (107.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6904 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.691812s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (106.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000926474
PHY-3002 : Step(1007): len = 603140, overlap = 0
PHY-3002 : Step(1008): len = 603140, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014886s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (105.0%)

PHY-3001 : Legalized: Len = 603162, Over = 0
PHY-3001 : End spreading;  0.029459s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (53.0%)

PHY-3001 : Final: Len = 603162, Over = 0
PHY-3001 : End incremental placement;  7.147309s wall, 8.578125s user + 0.468750s system = 9.046875s CPU (126.6%)

OPT-1001 : End high-fanout net optimization;  11.727092s wall, 14.062500s user + 0.515625s system = 14.578125s CPU (124.3%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43412e+06, over cnt = 254(0%), over = 291, worst = 3
PHY-1002 : len = 1.43506e+06, over cnt = 158(0%), over = 172, worst = 2
PHY-1002 : len = 1.43475e+06, over cnt = 106(0%), over = 110, worst = 2
PHY-1002 : len = 1.4329e+06, over cnt = 67(0%), over = 68, worst = 2
PHY-1002 : len = 1.4269e+06, over cnt = 39(0%), over = 39, worst = 1
PHY-1001 : End global iterations;  1.459970s wall, 2.203125s user + 0.109375s system = 2.312500s CPU (158.4%)

PHY-1001 : Congestion index: top1 = 70.63, top5 = 56.25, top10 = 48.75, top15 = 43.13.
OPT-1001 : End congestion update;  2.557420s wall, 3.296875s user + 0.140625s system = 3.437500s CPU (134.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6904 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.550286s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (107.9%)

OPT-1001 : Start: WNS 1526 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3298 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3321 instances, 3263 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Initial: Len = 605491, Over = 0
PHY-3001 : End spreading;  0.027371s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (114.2%)

PHY-3001 : Final: Len = 605491, Over = 0
PHY-3001 : End incremental legalization;  0.273956s wall, 0.359375s user + 0.078125s system = 0.437500s CPU (159.7%)

OPT-1001 : Iter 1: improved WNS 2159 TNS 0 NUM_FEPS 0 with 12 cells processed and 3515 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3298 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3321 instances, 3263 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Initial: Len = 606325, Over = 0
PHY-3001 : End spreading;  0.032863s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (190.2%)

PHY-3001 : Final: Len = 606325, Over = 0
PHY-3001 : End incremental legalization;  0.259891s wall, 0.250000s user + 0.031250s system = 0.281250s CPU (108.2%)

OPT-1001 : Iter 2: improved WNS 2568 TNS 0 NUM_FEPS 0 with 4 cells processed and 2734 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3298 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3321 instances, 3263 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Initial: Len = 608553, Over = 0
PHY-3001 : End spreading;  0.026401s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (177.5%)

PHY-3001 : Final: Len = 608553, Over = 0
PHY-3001 : End incremental legalization;  0.256114s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (170.8%)

OPT-1001 : Iter 3: improved WNS 2857 TNS 0 NUM_FEPS 0 with 10 cells processed and 4025 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3298 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3321 instances, 3263 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Initial: Len = 611075, Over = 0
PHY-3001 : End spreading;  0.026570s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (176.4%)

PHY-3001 : Final: Len = 611075, Over = 0
PHY-3001 : End incremental legalization;  0.304372s wall, 0.421875s user + 0.031250s system = 0.453125s CPU (148.9%)

OPT-1001 : Iter 4: improved WNS 3041 TNS 0 NUM_FEPS 0 with 8 cells processed and 3519 slack improved
OPT-1001 : End path based optimization;  11.382423s wall, 12.703125s user + 0.328125s system = 13.031250s CPU (114.5%)

OPT-1001 : End physical optimization;  23.117648s wall, 26.765625s user + 0.843750s system = 27.609375s CPU (119.4%)

RUN-1003 : finish command "place" in  85.868967s wall, 146.343750s user + 13.656250s system = 160.000000s CPU (186.3%)

RUN-1004 : used memory is 1083 MB, reserved memory is 1114 MB, peak memory is 1706 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Utilization Statistics
#lut                     6170   out of  19600   31.48%
#reg                     1521   out of  19600    7.76%
#le                      6174
  #lut only              4653   out of   6174   75.36%
  #reg only                 4   out of   6174    0.06%
  #lut&reg               1517   out of   6174   24.57%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       20   out of    188   10.64%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]        INPUT        F10        LVTTL33           N/A          PULLUP      NONE    
    Col[2]        INPUT        C11        LVTTL33           N/A          PULLUP      NONE    
    Col[1]        INPUT        D11        LVTTL33           N/A          PULLUP      NONE    
    Col[0]        INPUT        E11        LVTTL33           N/A          PULLUP      NONE    
     RSTn         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk      INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]       OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    LED[6]       OUTPUT        E16        LVCMOS33           8            NONE       NONE    
    LED[5]       OUTPUT        E13        LVCMOS33           8            NONE       NONE    
    LED[4]       OUTPUT        C16        LVCMOS33           8            NONE       NONE    
    LED[3]       OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    LED[2]       OUTPUT        B16        LVCMOS33           8            NONE       NONE    
    LED[1]       OUTPUT        B15        LVCMOS33           8            NONE       NONE    
    LED[0]       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
    Row[3]       OUTPUT         D9        LVTTL33            8            NONE       OREG    
    Row[2]       OUTPUT         F9        LVTTL33            8            NONE       OREG    
    Row[1]       OUTPUT        C10        LVTTL33            8            NONE       OREG    
    Row[0]       OUTPUT        E10        LVTTL33            8            NONE       OREG    
    SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6174  |6096   |74     |1525   |32     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3323 instances
RUN-1001 : 1634 mslices, 1629 lslices, 20 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6906 nets
RUN-1001 : 2644 nets have 2 pins
RUN-1001 : 2976 nets have [3 - 5] pins
RUN-1001 : 725 nets have [6 - 10] pins
RUN-1001 : 307 nets have [11 - 20] pins
RUN-1001 : 252 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.4436e+06, over cnt = 258(0%), over = 301, worst = 2
PHY-1002 : len = 1.44457e+06, over cnt = 154(0%), over = 172, worst = 2
PHY-1002 : len = 1.44326e+06, over cnt = 76(0%), over = 82, worst = 2
PHY-1002 : len = 1.44069e+06, over cnt = 49(0%), over = 55, worst = 2
PHY-1002 : len = 1.42426e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.467382s wall, 2.437500s user + 0.031250s system = 2.468750s CPU (168.2%)

PHY-1001 : Congestion index: top1 = 68.75, top5 = 55.63, top10 = 48.13, top15 = 43.75.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6904 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 25 out of 6906 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6904 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 622 to 6
PHY-1001 : End pin swap;  0.616981s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (98.8%)

PHY-1001 : End global routing;  6.595327s wall, 7.609375s user + 0.078125s system = 7.687500s CPU (116.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 75880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.250843s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (99.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 98528, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 1.293206s wall, 1.296875s user + 0.031250s system = 1.328125s CPU (102.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 98424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.005576s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 98% nets.
PHY-1002 : len = 1.11636e+06, over cnt = 661(0%), over = 667, worst = 2
PHY-1001 : End Routed; 58.619608s wall, 86.937500s user + 2.109375s system = 89.046875s CPU (151.9%)

PHY-1001 : Update timing.....
PHY-1001 : 2840/6819(41%) critical/total net(s), WNS -3.344ns, TNS -584.836ns, False end point 563.
PHY-1001 : End update timing;  2.814878s wall, 2.828125s user + 0.015625s system = 2.843750s CPU (101.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.12282e+06, over cnt = 220(0%), over = 222, worst = 2
PHY-1001 : End DR Iter 1; 3.995111s wall, 4.718750s user + 0.078125s system = 4.796875s CPU (120.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.12445e+06, over cnt = 96(0%), over = 97, worst = 2
PHY-1001 : End DR Iter 2; 1.119789s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (115.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.12566e+06, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 3; 0.860725s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (98.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.12589e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.12589e+06
PHY-1001 : End DR Iter 4; 0.194913s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (96.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  76.991383s wall, 106.031250s user + 2.453125s system = 108.484375s CPU (140.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  84.517834s wall, 114.406250s user + 2.562500s system = 116.968750s CPU (138.4%)

RUN-1004 : used memory is 1192 MB, reserved memory is 1217 MB, peak memory is 1706 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Utilization Statistics
#lut                     6170   out of  19600   31.48%
#reg                     1521   out of  19600    7.76%
#le                      6174
  #lut only              4653   out of   6174   75.36%
  #reg only                 4   out of   6174    0.06%
  #lut&reg               1517   out of   6174   24.57%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       20   out of    188   10.64%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]        INPUT        F10        LVTTL33           N/A          PULLUP      NONE    
    Col[2]        INPUT        C11        LVTTL33           N/A          PULLUP      NONE    
    Col[1]        INPUT        D11        LVTTL33           N/A          PULLUP      NONE    
    Col[0]        INPUT        E11        LVTTL33           N/A          PULLUP      NONE    
     RSTn         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk      INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]       OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    LED[6]       OUTPUT        E16        LVCMOS33           8            NONE       NONE    
    LED[5]       OUTPUT        E13        LVCMOS33           8            NONE       NONE    
    LED[4]       OUTPUT        C16        LVCMOS33           8            NONE       NONE    
    LED[3]       OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    LED[2]       OUTPUT        B16        LVCMOS33           8            NONE       NONE    
    LED[1]       OUTPUT        B15        LVCMOS33           8            NONE       NONE    
    LED[0]       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
    Row[3]       OUTPUT         D9        LVTTL33            8            NONE       OREG    
    Row[2]       OUTPUT         F9        LVTTL33            8            NONE       OREG    
    Row[1]       OUTPUT        C10        LVTTL33            8            NONE       OREG    
    Row[0]       OUTPUT        E10        LVTTL33            8            NONE       OREG    
    SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6174  |6096   |74     |1525   |32     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       2624  
    #2         2       1893  
    #3         3       675   
    #4         4       408   
    #5        5-10     779   
    #6       11-50     486   
    #7       51-100     16   
  Average     3.91           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  4.729730s wall, 4.484375s user + 0.171875s system = 4.656250s CPU (98.4%)

RUN-1004 : used memory is 1192 MB, reserved memory is 1217 MB, peak memory is 1706 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 35231, tnet num: 6904, tinst num: 3321, tnode num: 39554, tedge num: 59772.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.604056s wall, 1.671875s user + 0.156250s system = 1.828125s CPU (114.0%)

RUN-1004 : used memory is 1196 MB, reserved memory is 1217 MB, peak memory is 1706 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 6904 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 1. Number of clock nets = 3 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
	LED_Interface/light_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  4.091313s wall, 4.203125s user + 0.218750s system = 4.421875s CPU (108.1%)

RUN-1004 : used memory is 1520 MB, reserved memory is 1539 MB, peak memory is 1706 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:101000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3323
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 6906, pip num: 87605
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2831 valid insts, and 230038 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:101000000000000000000000" in  21.621198s wall, 103.890625s user + 0.781250s system = 104.671875s CPU (484.1%)

RUN-1004 : used memory is 1614 MB, reserved memory is 1638 MB, peak memory is 1728 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  2.197977s wall, 2.218750s user + 0.015625s system = 2.234375s CPU (101.7%)

RUN-1004 : used memory is 1697 MB, reserved memory is 1725 MB, peak memory is 1728 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.899841s wall, 0.500000s user + 0.234375s system = 0.734375s CPU (10.6%)

RUN-1004 : used memory is 1727 MB, reserved memory is 1756 MB, peak memory is 1728 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.627252s wall, 2.890625s user + 0.265625s system = 3.156250s CPU (32.8%)

RUN-1004 : used memory is 1677 MB, reserved memory is 1705 MB, peak memory is 1728 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(92)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(320)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(377)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-5007 WARNING: net 'IRQ[31]' does not have a driver in ../rtl/CortexM0_SoC.v(35)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 1 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  4.868983s wall, 4.937500s user + 0.328125s system = 5.265625s CPU (108.1%)

RUN-1004 : used memory is 839 MB, reserved memory is 902 MB, peak memory is 1728 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(92)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(320)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(377)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-5007 WARNING: net 'IRQ[31]' does not have a driver in ../rtl/CortexM0_SoC.v(35)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 1 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  5.058950s wall, 5.187500s user + 0.343750s system = 5.531250s CPU (109.3%)

RUN-1004 : used memory is 849 MB, reserved memory is 916 MB, peak memory is 1728 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(92)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(320)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(377)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-5007 WARNING: net 'IRQ[31]' does not have a driver in ../rtl/CortexM0_SoC.v(35)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 1 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  4.315177s wall, 4.328125s user + 0.109375s system = 4.437500s CPU (102.8%)

RUN-1004 : used memory is 880 MB, reserved memory is 943 MB, peak memory is 1728 MB
RUN-1002 : start command "read_adc ../../week1/M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[0]   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 38 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[0]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[0]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[10]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[10]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[11]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[11]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[12]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[12]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[13]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[13]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[14]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[14]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[15]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[15]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[16]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[16]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[17]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[17]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[18]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[18]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[19]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[19]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[1]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[1]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[20]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[20]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[21]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[21]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[22]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[22]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[23]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[23]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[24]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[24]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[25]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[25]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[26]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[26]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[27]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[27]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[28]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[28]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[29]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[29]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[2]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[2]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[30]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[30]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[31]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[31]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[3]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[3]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[4]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[4]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[5]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[5]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[6]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[6]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[7]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[7]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[8]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[8]" in ../rtl/CortexM0_SoC.v(92)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "IRQ[9]" in ../rtl/CortexM0_SoC.v(35)
SYN-5014 WARNING: the net's pin: pin "IRQ[9]" in ../rtl/CortexM0_SoC.v(92)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 22519/253 useful/useless nets, 22019/118 useful/useless insts
SYN-1021 : Optimized 66 onehot mux instances.
SYN-1020 : Optimized 25 distributor mux.
SYN-1016 : Merged 77 instances.
SYN-1015 : Optimize round 1, 613 better
SYN-1014 : Optimize round 2
SYN-1032 : 22442/38 useful/useless nets, 21943/100 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 2, 143 better
SYN-1014 : Optimize round 3
SYN-1032 : 22440/2 useful/useless nets, 21941/0 useful/useless insts
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 146 inv instances.
SYN-1032 : 20872/408 useful/useless nets, 20638/354 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     K7vpw6_reg
SYN-1002 :     Xbopw6_reg
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 1, 4064 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 5 inv instances.
SYN-1032 : 19859/22 useful/useless nets, 19625/14 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 27 better
SYN-1014 : Optimize round 3
SYN-1032 : 19853/0 useful/useless nets, 19619/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  7.006128s wall, 6.937500s user + 0.390625s system = 7.328125s CPU (104.6%)

RUN-1004 : used memory is 883 MB, reserved memory is 945 MB, peak memory is 1728 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Gate Statistics
#Basic gates            19759
  #and                   9433
  #nand                     0
  #or                    1942
  #nor                      0
  #xor                     72
  #xnor                     0
  #buf                      0
  #not                   6404
  #bufif1                   1
  #MX21                   503
  #FADD                     0
  #DFF                   1404
  #LATCH                    0
#MACRO_ADD                  8
#MACRO_EQ                  41
#MACRO_MULT                 1
#MACRO_MUX                128

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18355  |1404   |58     |
|  u_logic |cortexm0ds_logic |18277  |1297   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.937507s wall, 2.875000s user + 0.109375s system = 2.984375s CPU (101.6%)

RUN-1004 : used memory is 891 MB, reserved memory is 953 MB, peak memory is 1728 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 20 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 114 instances.
SYN-2501 : Optimize round 1, 406 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1019 : Optimized 236 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1032 : 20810/236 useful/useless nets, 20438/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 19946/68 useful/useless nets, 19624/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20380/2 useful/useless nets, 20126/0 useful/useless insts
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21017/4 useful/useless nets, 20763/4 useful/useless insts
SYN-1032 : 21284/48 useful/useless nets, 20892/48 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 65598, tnet num: 21291, tinst num: 20892, tnode num: 89576, tedge num: 100332.
TMR-2508 : Levelizing timing graph completed, there are 279 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.090653s wall, 1.078125s user + 0.031250s system = 1.109375s CPU (101.7%)

RUN-1004 : used memory is 959 MB, reserved memory is 1021 MB, peak memory is 1728 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 21291 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 184 (3.52), #lev = 5 (3.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 187 (3.46), #lev = 5 (3.19)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 600 instances into 189 LUTs, name keeping = 67%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5122 (4.00), #lev = 21 (8.13)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5174 (3.88), #lev = 18 (7.70)
SYN-3001 : Logic optimization runtime opt =   1.53 sec, map = 4363.53 sec
SYN-3001 : Mapper mapped 18626 instances into 5174 LUTs, name keeping = 30%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

LUT Statistics
#Total_luts              5569
  #lut4                  3629
  #lut5                  1734
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             206

Utilization Statistics
#lut                     5569   out of  19600   28.41%
#reg                     1399   out of  19600    7.14%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       20   out of    188   10.64%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |5363   |206    |1403   |32     |3      |
|  u_logic |cortexm0ds_logic |5174   |173    |1296   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 103 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1296 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  25.107866s wall, 25.671875s user + 0.906250s system = 26.578125s CPU (105.9%)

RUN-1004 : used memory is 1113 MB, reserved memory is 1172 MB, peak memory is 1728 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  3.508835s wall, 3.859375s user + 0.343750s system = 4.203125s CPU (119.8%)

RUN-1004 : used memory is 1115 MB, reserved memory is 1174 MB, peak memory is 1728 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "System_clk_pad" drive clk pins.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 6890 instances
RUN-1001 : 5357 luts, 1399 seqs, 40 mslices, 34 lslices, 20 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7172 nets
RUN-1001 : 3633 nets have 2 pins
RUN-1001 : 2560 nets have [3 - 5] pins
RUN-1001 : 607 nets have [6 - 10] pins
RUN-1001 : 198 nets have [11 - 20] pins
RUN-1001 : 160 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6888 instances, 5357 luts, 1399 seqs, 74 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 28%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 33468, tnet num: 7170, tinst num: 6888, tnode num: 37852, tedge num: 54479.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7170 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.278153s wall, 1.781250s user + 0.062500s system = 1.843750s CPU (144.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.7094e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6888.
PHY-3001 : End clustering;  0.000038s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1009): len = 1.51138e+06, overlap = 78.75
PHY-3002 : Step(1010): len = 1.32005e+06, overlap = 78.75
PHY-3002 : Step(1011): len = 1.21444e+06, overlap = 78.75
PHY-3002 : Step(1012): len = 1.12933e+06, overlap = 74.75
PHY-3002 : Step(1013): len = 1.11467e+06, overlap = 79.4375
PHY-3002 : Step(1014): len = 1.09949e+06, overlap = 79.9375
PHY-3002 : Step(1015): len = 1.08393e+06, overlap = 78.4063
PHY-3002 : Step(1016): len = 987407, overlap = 101.219
PHY-3002 : Step(1017): len = 893288, overlap = 110.688
PHY-3002 : Step(1018): len = 873083, overlap = 108.375
PHY-3002 : Step(1019): len = 858474, overlap = 114.563
PHY-3002 : Step(1020): len = 845759, overlap = 119.813
PHY-3002 : Step(1021): len = 821976, overlap = 127.031
PHY-3002 : Step(1022): len = 811155, overlap = 131.156
PHY-3002 : Step(1023): len = 803732, overlap = 132.688
PHY-3002 : Step(1024): len = 756625, overlap = 157.531
PHY-3002 : Step(1025): len = 739202, overlap = 165.406
PHY-3002 : Step(1026): len = 728627, overlap = 167.469
PHY-3002 : Step(1027): len = 723900, overlap = 167.5
PHY-3002 : Step(1028): len = 706757, overlap = 176.531
PHY-3002 : Step(1029): len = 698911, overlap = 181.844
PHY-3002 : Step(1030): len = 694384, overlap = 183.031
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.09848e-05
PHY-3002 : Step(1031): len = 713922, overlap = 178.094
PHY-3002 : Step(1032): len = 714595, overlap = 169.5
PHY-3002 : Step(1033): len = 703118, overlap = 165
PHY-3002 : Step(1034): len = 700846, overlap = 165.25
PHY-3002 : Step(1035): len = 696803, overlap = 162.031
PHY-3002 : Step(1036): len = 691113, overlap = 155.406
PHY-3002 : Step(1037): len = 688439, overlap = 159.406
PHY-3002 : Step(1038): len = 685417, overlap = 160.406
PHY-3002 : Step(1039): len = 681166, overlap = 158.219
PHY-3002 : Step(1040): len = 678161, overlap = 162.094
PHY-3002 : Step(1041): len = 675053, overlap = 159.281
PHY-3002 : Step(1042): len = 668061, overlap = 164.781
PHY-3002 : Step(1043): len = 663595, overlap = 168.313
PHY-3002 : Step(1044): len = 661710, overlap = 168.344
PHY-3002 : Step(1045): len = 656209, overlap = 166.813
PHY-3002 : Step(1046): len = 648844, overlap = 169.063
PHY-3002 : Step(1047): len = 645823, overlap = 165.688
PHY-3002 : Step(1048): len = 643213, overlap = 170.906
PHY-3002 : Step(1049): len = 636722, overlap = 167.531
PHY-3002 : Step(1050): len = 632805, overlap = 169.375
PHY-3002 : Step(1051): len = 630009, overlap = 166.594
PHY-3002 : Step(1052): len = 627805, overlap = 166.656
PHY-3002 : Step(1053): len = 623306, overlap = 162.656
PHY-3002 : Step(1054): len = 619090, overlap = 165.688
PHY-3002 : Step(1055): len = 616359, overlap = 164.625
PHY-3002 : Step(1056): len = 612920, overlap = 166.875
PHY-3002 : Step(1057): len = 606563, overlap = 168.031
PHY-3002 : Step(1058): len = 603336, overlap = 169.313
PHY-3002 : Step(1059): len = 601295, overlap = 167.625
PHY-3002 : Step(1060): len = 597008, overlap = 168.094
PHY-3002 : Step(1061): len = 592776, overlap = 169.156
PHY-3002 : Step(1062): len = 589784, overlap = 171.563
PHY-3002 : Step(1063): len = 587015, overlap = 168.813
PHY-3002 : Step(1064): len = 583090, overlap = 169.875
PHY-3002 : Step(1065): len = 577722, overlap = 171.313
PHY-3002 : Step(1066): len = 575135, overlap = 172.781
PHY-3002 : Step(1067): len = 572906, overlap = 175.25
PHY-3002 : Step(1068): len = 565888, overlap = 167.656
PHY-3002 : Step(1069): len = 562537, overlap = 167.656
PHY-3002 : Step(1070): len = 560438, overlap = 163.469
PHY-3002 : Step(1071): len = 556029, overlap = 170.844
PHY-3002 : Step(1072): len = 553724, overlap = 166.625
PHY-3002 : Step(1073): len = 550398, overlap = 165.094
PHY-3002 : Step(1074): len = 547301, overlap = 161.281
PHY-3002 : Step(1075): len = 544333, overlap = 166.469
PHY-3002 : Step(1076): len = 540785, overlap = 157.094
PHY-3002 : Step(1077): len = 538295, overlap = 158
PHY-3002 : Step(1078): len = 535527, overlap = 154.844
PHY-3002 : Step(1079): len = 529789, overlap = 155.844
PHY-3002 : Step(1080): len = 526000, overlap = 156.781
PHY-3002 : Step(1081): len = 524651, overlap = 156.719
PHY-3002 : Step(1082): len = 520158, overlap = 160.188
PHY-3002 : Step(1083): len = 511546, overlap = 173.688
PHY-3002 : Step(1084): len = 508898, overlap = 174.563
PHY-3002 : Step(1085): len = 507876, overlap = 167.938
PHY-3002 : Step(1086): len = 505400, overlap = 166.531
PHY-3002 : Step(1087): len = 501559, overlap = 164.281
PHY-3002 : Step(1088): len = 496695, overlap = 164.906
PHY-3002 : Step(1089): len = 493853, overlap = 162.219
PHY-3002 : Step(1090): len = 491539, overlap = 166.094
PHY-3002 : Step(1091): len = 490102, overlap = 163.594
PHY-3002 : Step(1092): len = 485461, overlap = 161.531
PHY-3002 : Step(1093): len = 481729, overlap = 157.625
PHY-3002 : Step(1094): len = 477975, overlap = 164.531
PHY-3002 : Step(1095): len = 476876, overlap = 161.5
PHY-3002 : Step(1096): len = 473582, overlap = 156.969
PHY-3002 : Step(1097): len = 471053, overlap = 152
PHY-3002 : Step(1098): len = 469824, overlap = 147.063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.19696e-05
PHY-3002 : Step(1099): len = 470883, overlap = 146.844
PHY-3002 : Step(1100): len = 474634, overlap = 147.344
PHY-3002 : Step(1101): len = 479740, overlap = 148.375
PHY-3002 : Step(1102): len = 482221, overlap = 133.531
PHY-3002 : Step(1103): len = 483644, overlap = 138.469
PHY-3002 : Step(1104): len = 486404, overlap = 138.938
PHY-3002 : Step(1105): len = 489947, overlap = 130.813
PHY-3002 : Step(1106): len = 491945, overlap = 128.844
PHY-3002 : Step(1107): len = 493034, overlap = 126.688
PHY-3002 : Step(1108): len = 495422, overlap = 125.156
PHY-3002 : Step(1109): len = 498689, overlap = 121.531
PHY-3002 : Step(1110): len = 499571, overlap = 121.094
PHY-3002 : Step(1111): len = 500120, overlap = 118.125
PHY-3002 : Step(1112): len = 510206, overlap = 106.156
PHY-3002 : Step(1113): len = 512941, overlap = 103.719
PHY-3002 : Step(1114): len = 512592, overlap = 101.438
PHY-3002 : Step(1115): len = 511328, overlap = 104.156
PHY-3002 : Step(1116): len = 511249, overlap = 104.813
PHY-3002 : Step(1117): len = 510861, overlap = 101.656
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000156501
PHY-3002 : Step(1118): len = 513348, overlap = 104.281
PHY-3002 : Step(1119): len = 515873, overlap = 97.1875
PHY-3002 : Step(1120): len = 519765, overlap = 98.9375
PHY-3002 : Step(1121): len = 523666, overlap = 98.0938
PHY-3002 : Step(1122): len = 526970, overlap = 93.7813
PHY-3002 : Step(1123): len = 528595, overlap = 91.6875
PHY-3002 : Step(1124): len = 530667, overlap = 93.125
PHY-3002 : Step(1125): len = 534449, overlap = 92.2188
PHY-3002 : Step(1126): len = 538862, overlap = 89.625
PHY-3002 : Step(1127): len = 540413, overlap = 90.375
PHY-3002 : Step(1128): len = 552109, overlap = 90.0938
PHY-3002 : Step(1129): len = 554868, overlap = 86.625
PHY-3002 : Step(1130): len = 554120, overlap = 87
PHY-3002 : Step(1131): len = 553695, overlap = 86.875
PHY-3002 : Step(1132): len = 553590, overlap = 86.5625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000258786
PHY-3002 : Step(1133): len = 554508, overlap = 86.4375
PHY-3002 : Step(1134): len = 558629, overlap = 83.125
PHY-3002 : Step(1135): len = 570374, overlap = 72.5
PHY-3002 : Step(1136): len = 571366, overlap = 74.7813
PHY-3002 : Step(1137): len = 572006, overlap = 76.6563
PHY-3002 : Step(1138): len = 572552, overlap = 75.8438
PHY-3002 : Step(1139): len = 574345, overlap = 81.5938
PHY-3002 : Step(1140): len = 577657, overlap = 81.3438
PHY-3002 : Step(1141): len = 582412, overlap = 75.3125
PHY-3002 : Step(1142): len = 583325, overlap = 74.75
PHY-3002 : Step(1143): len = 584307, overlap = 71.8125
PHY-3002 : Step(1144): len = 586473, overlap = 74.875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.100775s wall, 0.125000s user + 0.109375s system = 0.234375s CPU (232.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36782e+06, over cnt = 1278(3%), over = 1848, worst = 12
PHY-1002 : len = 1.3724e+06, over cnt = 1126(3%), over = 1529, worst = 12
PHY-1002 : len = 1.3805e+06, over cnt = 874(2%), over = 1148, worst = 11
PHY-1002 : len = 1.39886e+06, over cnt = 523(1%), over = 707, worst = 11
PHY-1002 : len = 1.40637e+06, over cnt = 359(1%), over = 507, worst = 11
PHY-1001 : End global iterations;  2.028128s wall, 3.531250s user + 0.062500s system = 3.593750s CPU (177.2%)

PHY-1001 : Congestion index: top1 = 90.63, top5 = 81.25, top10 = 73.13, top15 = 65.00.
PHY-3001 : End congestion estimation;  3.208875s wall, 5.687500s user + 0.109375s system = 5.796875s CPU (180.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7170 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.629285s wall, 0.640625s user + 0.078125s system = 0.718750s CPU (114.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.96164e-05
PHY-3002 : Step(1145): len = 556914, overlap = 63.2188
PHY-3002 : Step(1146): len = 526011, overlap = 90.625
PHY-3002 : Step(1147): len = 503480, overlap = 112.031
PHY-3002 : Step(1148): len = 481237, overlap = 131.281
PHY-3002 : Step(1149): len = 459436, overlap = 143.531
PHY-3002 : Step(1150): len = 437963, overlap = 158.125
PHY-3002 : Step(1151): len = 414524, overlap = 174.813
PHY-3002 : Step(1152): len = 397305, overlap = 185.469
PHY-3002 : Step(1153): len = 386114, overlap = 189.031
PHY-3002 : Step(1154): len = 371374, overlap = 195.938
PHY-3002 : Step(1155): len = 361409, overlap = 200.125
PHY-3002 : Step(1156): len = 352849, overlap = 201.656
PHY-3002 : Step(1157): len = 344563, overlap = 206.813
PHY-3002 : Step(1158): len = 340494, overlap = 206.375
PHY-3002 : Step(1159): len = 335479, overlap = 208.313
PHY-3002 : Step(1160): len = 332240, overlap = 209.906
PHY-3002 : Step(1161): len = 329294, overlap = 212.438
PHY-3002 : Step(1162): len = 327342, overlap = 213.031
PHY-3002 : Step(1163): len = 325454, overlap = 210.781
PHY-3002 : Step(1164): len = 324621, overlap = 210.531
PHY-3002 : Step(1165): len = 322876, overlap = 209.063
PHY-3002 : Step(1166): len = 322297, overlap = 203.031
PHY-3002 : Step(1167): len = 320212, overlap = 201.938
PHY-3002 : Step(1168): len = 318039, overlap = 200.031
PHY-3002 : Step(1169): len = 317202, overlap = 200.844
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.92327e-05
PHY-3002 : Step(1170): len = 325574, overlap = 189.625
PHY-3002 : Step(1171): len = 341700, overlap = 165.438
PHY-3002 : Step(1172): len = 345405, overlap = 150.813
PHY-3002 : Step(1173): len = 348855, overlap = 144.969
PHY-3002 : Step(1174): len = 355180, overlap = 137.563
PHY-3002 : Step(1175): len = 361302, overlap = 125.563
PHY-3002 : Step(1176): len = 365646, overlap = 114.594
PHY-3002 : Step(1177): len = 368152, overlap = 108.5
PHY-3002 : Step(1178): len = 368830, overlap = 102.406
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000118465
PHY-3002 : Step(1179): len = 381928, overlap = 84.5313
PHY-3002 : Step(1180): len = 400314, overlap = 65.7813
PHY-3002 : Step(1181): len = 401146, overlap = 60.0313
PHY-3002 : Step(1182): len = 403990, overlap = 55.0313
PHY-3002 : Step(1183): len = 406428, overlap = 50.5
PHY-3002 : Step(1184): len = 410135, overlap = 44.875
PHY-3002 : Step(1185): len = 414439, overlap = 39.8125
PHY-3002 : Step(1186): len = 416757, overlap = 35
PHY-3002 : Step(1187): len = 417678, overlap = 34.2813
PHY-3002 : Step(1188): len = 417865, overlap = 32.0938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000236931
PHY-3002 : Step(1189): len = 432838, overlap = 24.0313
PHY-3002 : Step(1190): len = 443767, overlap = 19.3125
PHY-3002 : Step(1191): len = 452284, overlap = 14.8125
PHY-3002 : Step(1192): len = 456638, overlap = 12.5938
PHY-3002 : Step(1193): len = 459669, overlap = 11.1563
PHY-3002 : Step(1194): len = 462121, overlap = 10.0625
PHY-3002 : Step(1195): len = 464092, overlap = 9.65625
PHY-3002 : Step(1196): len = 465285, overlap = 9.28125
PHY-3002 : Step(1197): len = 465029, overlap = 8.03125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000473862
PHY-3002 : Step(1198): len = 478002, overlap = 2.5
PHY-3002 : Step(1199): len = 486522, overlap = 0.375
PHY-3002 : Step(1200): len = 494605, overlap = 0.25
PHY-3002 : Step(1201): len = 497270, overlap = 0.25
PHY-3002 : Step(1202): len = 501712, overlap = 0.8125
PHY-3002 : Step(1203): len = 502953, overlap = 1.03125
PHY-3002 : Step(1204): len = 503964, overlap = 0.125
PHY-3002 : Step(1205): len = 505126, overlap = 0.0625
PHY-3002 : Step(1206): len = 503873, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.2907e+06, over cnt = 454(1%), over = 624, worst = 6
PHY-1002 : len = 1.29358e+06, over cnt = 263(0%), over = 359, worst = 6
PHY-1002 : len = 1.29542e+06, over cnt = 120(0%), over = 175, worst = 6
PHY-1002 : len = 1.29478e+06, over cnt = 68(0%), over = 107, worst = 6
PHY-1002 : len = 1.29426e+06, over cnt = 50(0%), over = 88, worst = 6
PHY-1001 : End global iterations;  1.372622s wall, 2.718750s user + 0.156250s system = 2.875000s CPU (209.5%)

PHY-1001 : Congestion index: top1 = 61.25, top5 = 51.25, top10 = 46.25, top15 = 43.75.
PHY-3001 : End congestion estimation;  2.318739s wall, 4.031250s user + 0.171875s system = 4.203125s CPU (181.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7170 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.601370s wall, 0.781250s user + 0.078125s system = 0.859375s CPU (142.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000544725
PHY-3002 : Step(1207): len = 498325, overlap = 14.9063
PHY-3002 : Step(1208): len = 488849, overlap = 13.3438
PHY-3002 : Step(1209): len = 479663, overlap = 12.1875
PHY-3002 : Step(1210): len = 469603, overlap = 12.5313
PHY-3002 : Step(1211): len = 462148, overlap = 14.5625
PHY-3002 : Step(1212): len = 456614, overlap = 16.5625
PHY-3002 : Step(1213): len = 450707, overlap = 19.4688
PHY-3002 : Step(1214): len = 444092, overlap = 21.8438
PHY-3002 : Step(1215): len = 439502, overlap = 22.3438
PHY-3002 : Step(1216): len = 435767, overlap = 25.9688
PHY-3002 : Step(1217): len = 432595, overlap = 25.3438
PHY-3002 : Step(1218): len = 430064, overlap = 25.125
PHY-3002 : Step(1219): len = 428251, overlap = 24.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00108945
PHY-3002 : Step(1220): len = 438054, overlap = 17.3438
PHY-3002 : Step(1221): len = 444490, overlap = 21.2813
PHY-3002 : Step(1222): len = 449818, overlap = 15.6563
PHY-3002 : Step(1223): len = 453567, overlap = 14.8125
PHY-3002 : Step(1224): len = 457704, overlap = 14.1875
PHY-3002 : Step(1225): len = 459338, overlap = 12.0313
PHY-3002 : Step(1226): len = 460659, overlap = 10.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0021789
PHY-3002 : Step(1227): len = 466058, overlap = 10.3125
PHY-3002 : Step(1228): len = 471005, overlap = 12.2813
PHY-3002 : Step(1229): len = 475543, overlap = 9.34375
PHY-3002 : Step(1230): len = 480691, overlap = 8.75
PHY-3002 : Step(1231): len = 483816, overlap = 8.3125
PHY-3002 : Step(1232): len = 486699, overlap = 6.9375
PHY-3002 : Step(1233): len = 490912, overlap = 8.875
PHY-3002 : Step(1234): len = 494492, overlap = 7.1875
PHY-3002 : Step(1235): len = 496087, overlap = 7.46875
PHY-3002 : Step(1236): len = 497580, overlap = 6.78125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00413092
PHY-3002 : Step(1237): len = 499882, overlap = 6.6875
PHY-3002 : Step(1238): len = 503280, overlap = 5.875
PHY-3002 : Step(1239): len = 506972, overlap = 6.09375
PHY-3002 : Step(1240): len = 511312, overlap = 5.1875
PHY-3002 : Step(1241): len = 514480, overlap = 4.59375
PHY-3002 : Step(1242): len = 516708, overlap = 2.6875
PHY-3002 : Step(1243): len = 519299, overlap = 4.3125
PHY-3002 : Step(1244): len = 521150, overlap = 3.90625
PHY-3002 : Step(1245): len = 523948, overlap = 4.75
PHY-3002 : Step(1246): len = 525524, overlap = 4.375
PHY-3002 : Step(1247): len = 526658, overlap = 4.78125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00789497
PHY-3002 : Step(1248): len = 528369, overlap = 3.3125
PHY-3002 : Step(1249): len = 531044, overlap = 2.84375
PHY-3002 : Step(1250): len = 533428, overlap = 2.71875
PHY-3002 : Step(1251): len = 535291, overlap = 2.8125
PHY-3002 : Step(1252): len = 537901, overlap = 3
PHY-3002 : Step(1253): len = 540054, overlap = 2.6875
PHY-3002 : Step(1254): len = 541754, overlap = 2.53125
PHY-3002 : Step(1255): len = 544093, overlap = 2.5625
PHY-3002 : Step(1256): len = 545882, overlap = 2.8125
PHY-3002 : Step(1257): len = 546633, overlap = 2.625
PHY-3002 : Step(1258): len = 548044, overlap = 3.34375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0129513
PHY-3002 : Step(1259): len = 548833, overlap = 2.46875
PHY-3002 : Step(1260): len = 551609, overlap = 2.375
PHY-3002 : Step(1261): len = 553775, overlap = 2.0625
PHY-3002 : Step(1262): len = 554404, overlap = 2.4375
PHY-3002 : Step(1263): len = 555083, overlap = 2.3125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 72.06 peak overflow 1.16
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.45161e+06, over cnt = 234(0%), over = 288, worst = 4
PHY-1002 : len = 1.45262e+06, over cnt = 140(0%), over = 167, worst = 4
PHY-1002 : len = 1.45272e+06, over cnt = 103(0%), over = 121, worst = 4
PHY-1002 : len = 1.45141e+06, over cnt = 63(0%), over = 74, worst = 4
PHY-1002 : len = 1.45005e+06, over cnt = 52(0%), over = 61, worst = 4
PHY-1001 : End global iterations;  1.593150s wall, 2.531250s user + 0.109375s system = 2.640625s CPU (165.7%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 50.63, top10 = 45.00, top15 = 41.25.
PHY-1001 : End incremental global routing;  2.480505s wall, 3.421875s user + 0.140625s system = 3.562500s CPU (143.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7170 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.585342s wall, 0.625000s user + 0.031250s system = 0.656250s CPU (112.1%)

OPT-1001 : 20 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 6845 has valid locations, 147 needs to be replaced
PHY-3001 : design contains 7015 instances, 5367 luts, 1516 seqs, 74 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 572533
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.3548e+06, over cnt = 301(0%), over = 364, worst = 4
PHY-1002 : len = 1.35629e+06, over cnt = 172(0%), over = 203, worst = 4
PHY-1002 : len = 1.35598e+06, over cnt = 126(0%), over = 149, worst = 4
PHY-1002 : len = 1.35424e+06, over cnt = 69(0%), over = 82, worst = 4
PHY-1002 : len = 1.35314e+06, over cnt = 46(0%), over = 54, worst = 4
PHY-1001 : End global iterations;  1.711320s wall, 2.843750s user + 0.343750s system = 3.187500s CPU (186.3%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 48.75, top10 = 43.75, top15 = 40.63.
PHY-3001 : End congestion estimation;  3.243241s wall, 4.546875s user + 0.421875s system = 4.968750s CPU (153.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7297 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.716093s wall, 0.953125s user + 0.031250s system = 0.984375s CPU (137.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1264): len = 571726, overlap = 0
PHY-3002 : Step(1265): len = 571722, overlap = 0
PHY-3002 : Step(1266): len = 571575, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36002e+06, over cnt = 103(0%), over = 111, worst = 4
PHY-1002 : len = 1.36008e+06, over cnt = 72(0%), over = 79, worst = 4
PHY-1002 : len = 1.35948e+06, over cnt = 53(0%), over = 60, worst = 4
PHY-1002 : len = 1.35937e+06, over cnt = 49(0%), over = 56, worst = 4
PHY-1002 : len = 1.3593e+06, over cnt = 47(0%), over = 54, worst = 4
PHY-1001 : End global iterations;  0.764761s wall, 0.828125s user + 0.031250s system = 0.859375s CPU (112.4%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 48.75, top10 = 44.38, top15 = 40.63.
PHY-3001 : End congestion estimation;  1.446766s wall, 1.531250s user + 0.046875s system = 1.578125s CPU (109.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7297 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.592060s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0122445
PHY-3002 : Step(1267): len = 571427, overlap = 2.375
PHY-3002 : Step(1268): len = 571427, overlap = 2.375
PHY-3002 : Step(1269): len = 571278, overlap = 2.46875
PHY-3001 : Final: Len = 571278, Over = 2.46875
PHY-3001 : End incremental placement;  6.849956s wall, 8.546875s user + 0.796875s system = 9.343750s CPU (136.4%)

OPT-1001 : End high-fanout net optimization;  10.874205s wall, 13.671875s user + 1.031250s system = 14.703125s CPU (135.2%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36274e+06, over cnt = 296(0%), over = 366, worst = 4
PHY-1002 : len = 1.36389e+06, over cnt = 183(0%), over = 215, worst = 4
PHY-1002 : len = 1.36287e+06, over cnt = 121(0%), over = 144, worst = 4
PHY-1002 : len = 1.36095e+06, over cnt = 65(0%), over = 79, worst = 4
PHY-1002 : len = 1.35962e+06, over cnt = 48(0%), over = 59, worst = 4
PHY-1001 : End global iterations;  1.623531s wall, 2.656250s user + 0.109375s system = 2.765625s CPU (170.3%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 49.38, top10 = 43.75, top15 = 40.63.
OPT-1001 : End congestion update;  2.689378s wall, 3.718750s user + 0.156250s system = 3.875000s CPU (144.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7297 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.543939s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (100.5%)

OPT-1001 : Start: WNS 1390 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 1634 TNS 0 NUM_FEPS 0 with 11 cells processed and 12616 slack improved
OPT-1001 : Iter 2: improved WNS 2029 TNS 0 NUM_FEPS 0 with 4 cells processed and 4500 slack improved
OPT-1001 : Iter 3: improved WNS 2442 TNS 0 NUM_FEPS 0 with 10 cells processed and 5216 slack improved
OPT-1001 : Iter 4: improved WNS 2619 TNS 0 NUM_FEPS 0 with 13 cells processed and 9335 slack improved
OPT-1001 : Iter 5: improved WNS 2849 TNS 0 NUM_FEPS 0 with 16 cells processed and 5532 slack improved
OPT-1001 : Iter 6: improved WNS 2952 TNS 0 NUM_FEPS 0 with 8 cells processed and 3458 slack improved
OPT-1001 : Iter 7: improved WNS 2998 TNS 0 NUM_FEPS 0 with 15 cells processed and 4766 slack improved
OPT-1001 : Iter 8: improved WNS 2998 TNS 0 NUM_FEPS 0 with 12 cells processed and 4600 slack improved
OPT-1001 : Iter 9: improved WNS 2998 TNS 0 NUM_FEPS 0 with 11 cells processed and 3100 slack improved
OPT-1001 : End global optimization;  6.347832s wall, 7.562500s user + 0.250000s system = 7.812500s CPU (123.1%)

OPT-1001 : End physical optimization;  17.237449s wall, 21.359375s user + 1.281250s system = 22.640625s CPU (131.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5367 LUT to BLE ...
SYN-4008 : Packed 5367 LUT and 575 SEQ to BLE.
SYN-4003 : Packing 941 remaining SEQ's ...
SYN-4005 : Packed 937 SEQ with LUT/SLICE
SYN-4006 : 3857 single LUT's are left
SYN-4006 : 4 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5371/5505 primitive instances ...
PHY-3001 : End packing;  2.388063s wall, 2.546875s user + 0.171875s system = 2.718750s CPU (113.8%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3318 instances
RUN-1001 : 1629 mslices, 1629 lslices, 20 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6901 nets
RUN-1001 : 2643 nets have 2 pins
RUN-1001 : 2978 nets have [3 - 5] pins
RUN-1001 : 723 nets have [6 - 10] pins
RUN-1001 : 304 nets have [11 - 20] pins
RUN-1001 : 251 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 3316 instances, 3258 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : After packing: Len = 606484, Over = 20.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41276e+06, over cnt = 207(0%), over = 254, worst = 3
PHY-1002 : len = 1.41349e+06, over cnt = 125(0%), over = 150, worst = 3
PHY-1002 : len = 1.41354e+06, over cnt = 65(0%), over = 76, worst = 2
PHY-1002 : len = 1.4135e+06, over cnt = 40(0%), over = 47, worst = 2
PHY-1002 : len = 1.41186e+06, over cnt = 32(0%), over = 39, worst = 2
PHY-1001 : End global iterations;  1.623224s wall, 2.343750s user + 0.046875s system = 2.390625s CPU (147.3%)

PHY-1001 : Congestion index: top1 = 61.88, top5 = 50.63, top10 = 45.63, top15 = 41.88.
PHY-3001 : End congestion estimation;  4.938820s wall, 5.546875s user + 0.109375s system = 5.656250s CPU (114.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6899 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.712386s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (103.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000252402
PHY-3002 : Step(1270): len = 586595, overlap = 25.25
PHY-3002 : Step(1271): len = 575185, overlap = 22
PHY-3002 : Step(1272): len = 568027, overlap = 25.25
PHY-3002 : Step(1273): len = 561157, overlap = 27.5
PHY-3002 : Step(1274): len = 555701, overlap = 31.5
PHY-3002 : Step(1275): len = 549622, overlap = 41
PHY-3002 : Step(1276): len = 545214, overlap = 38.75
PHY-3002 : Step(1277): len = 540125, overlap = 42.5
PHY-3002 : Step(1278): len = 536524, overlap = 44.75
PHY-3002 : Step(1279): len = 533186, overlap = 47.75
PHY-3002 : Step(1280): len = 528992, overlap = 56
PHY-3002 : Step(1281): len = 526374, overlap = 53.75
PHY-3002 : Step(1282): len = 523908, overlap = 52.5
PHY-3002 : Step(1283): len = 521583, overlap = 54
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000504805
PHY-3002 : Step(1284): len = 535580, overlap = 44.5
PHY-3002 : Step(1285): len = 538706, overlap = 40
PHY-3002 : Step(1286): len = 542195, overlap = 40.25
PHY-3002 : Step(1287): len = 548675, overlap = 33.5
PHY-3002 : Step(1288): len = 552493, overlap = 31.75
PHY-3002 : Step(1289): len = 555802, overlap = 27.25
PHY-3002 : Step(1290): len = 559282, overlap = 25.5
PHY-3002 : Step(1291): len = 562249, overlap = 22.25
PHY-3002 : Step(1292): len = 564684, overlap = 21.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000987043
PHY-3002 : Step(1293): len = 576311, overlap = 12.75
PHY-3002 : Step(1294): len = 579090, overlap = 13.75
PHY-3002 : Step(1295): len = 582001, overlap = 12.75
PHY-3002 : Step(1296): len = 586981, overlap = 13.25
PHY-3002 : Step(1297): len = 591670, overlap = 14.25
PHY-3002 : Step(1298): len = 594325, overlap = 10.5
PHY-3002 : Step(1299): len = 596366, overlap = 11
PHY-3002 : Step(1300): len = 601060, overlap = 7.25
PHY-3002 : Step(1301): len = 602985, overlap = 8.5
PHY-3002 : Step(1302): len = 603833, overlap = 9
PHY-3002 : Step(1303): len = 605944, overlap = 9.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00192332
PHY-3002 : Step(1304): len = 613410, overlap = 6.75
PHY-3002 : Step(1305): len = 615799, overlap = 5.75
PHY-3002 : Step(1306): len = 618517, overlap = 5.75
PHY-3002 : Step(1307): len = 622611, overlap = 6
PHY-3002 : Step(1308): len = 625309, overlap = 5.25
PHY-3002 : Step(1309): len = 626932, overlap = 5.5
PHY-3002 : Step(1310): len = 628841, overlap = 4.5
PHY-3002 : Step(1311): len = 630798, overlap = 4.75
PHY-3002 : Step(1312): len = 631683, overlap = 3.75
PHY-3002 : Step(1313): len = 633164, overlap = 4.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00367655
PHY-3002 : Step(1314): len = 636735, overlap = 3.25
PHY-3002 : Step(1315): len = 639368, overlap = 2.75
PHY-3002 : Step(1316): len = 641628, overlap = 3.5
PHY-3002 : Step(1317): len = 643764, overlap = 3.25
PHY-3002 : Step(1318): len = 645508, overlap = 3.75
PHY-3002 : Step(1319): len = 647118, overlap = 4
PHY-3002 : Step(1320): len = 648303, overlap = 4.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00645521
PHY-3002 : Step(1321): len = 650482, overlap = 4.75
PHY-3002 : Step(1322): len = 652437, overlap = 4.5
PHY-3002 : Step(1323): len = 654191, overlap = 4.5
PHY-3002 : Step(1324): len = 655706, overlap = 4.25
PHY-3002 : Step(1325): len = 656939, overlap = 4
PHY-3002 : Step(1326): len = 657956, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  6.190490s wall, 4.765625s user + 4.390625s system = 9.156250s CPU (147.9%)

PHY-3001 : Trial Legalized: Len = 667828
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.56556e+06, over cnt = 239(0%), over = 274, worst = 3
PHY-1002 : len = 1.56598e+06, over cnt = 160(0%), over = 178, worst = 2
PHY-1002 : len = 1.56558e+06, over cnt = 101(0%), over = 113, worst = 2
PHY-1002 : len = 1.5617e+06, over cnt = 58(0%), over = 64, worst = 2
PHY-1002 : len = 1.56063e+06, over cnt = 29(0%), over = 34, worst = 2
PHY-1001 : End global iterations;  1.827680s wall, 2.593750s user + 0.078125s system = 2.671875s CPU (146.2%)

PHY-1001 : Congestion index: top1 = 72.50, top5 = 55.63, top10 = 48.75, top15 = 43.13.
PHY-3001 : End congestion estimation;  3.141918s wall, 3.890625s user + 0.093750s system = 3.984375s CPU (126.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6899 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.775797s wall, 0.796875s user + 0.015625s system = 0.812500s CPU (104.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000639926
PHY-3002 : Step(1327): len = 640993, overlap = 4
PHY-3002 : Step(1328): len = 631608, overlap = 4.5
PHY-3002 : Step(1329): len = 623513, overlap = 8.5
PHY-3002 : Step(1330): len = 616798, overlap = 8
PHY-3002 : Step(1331): len = 610714, overlap = 13.25
PHY-3002 : Step(1332): len = 606431, overlap = 11
PHY-3002 : Step(1333): len = 602064, overlap = 12.75
PHY-3002 : Step(1334): len = 598882, overlap = 10.25
PHY-3002 : Step(1335): len = 597063, overlap = 14.25
PHY-3002 : Step(1336): len = 595577, overlap = 16.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.066046s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (118.3%)

PHY-3001 : Legalized: Len = 602215, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.042811s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (109.5%)

PHY-3001 : 16 instances has been re-located, deltaX = 3, deltaY = 11, maxDist = 2.
PHY-3001 : Final: Len = 602397, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43414e+06, over cnt = 250(0%), over = 288, worst = 3
PHY-1002 : len = 1.43507e+06, over cnt = 151(0%), over = 165, worst = 2
PHY-1002 : len = 1.43492e+06, over cnt = 102(0%), over = 106, worst = 2
PHY-1002 : len = 1.4327e+06, over cnt = 55(0%), over = 57, worst = 2
PHY-1002 : len = 1.43002e+06, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : End global iterations;  2.095046s wall, 2.734375s user + 0.015625s system = 2.750000s CPU (131.3%)

PHY-1001 : Congestion index: top1 = 70.63, top5 = 56.88, top10 = 48.13, top15 = 43.13.
PHY-1001 : End incremental global routing;  3.366522s wall, 4.000000s user + 0.046875s system = 4.046875s CPU (120.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6899 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.837877s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (97.0%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3292 has valid locations, 6 needs to be replaced
PHY-3001 : design contains 3321 instances, 3263 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 603676
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43574e+06, over cnt = 250(0%), over = 287, worst = 3
PHY-1002 : len = 1.43667e+06, over cnt = 154(0%), over = 168, worst = 2
PHY-1002 : len = 1.43642e+06, over cnt = 103(0%), over = 107, worst = 2
PHY-1002 : len = 1.43487e+06, over cnt = 65(0%), over = 66, worst = 2
PHY-1002 : len = 1.4289e+06, over cnt = 38(0%), over = 38, worst = 1
PHY-1001 : End global iterations;  2.293359s wall, 3.031250s user + 0.015625s system = 3.046875s CPU (132.9%)

PHY-1001 : Congestion index: top1 = 70.63, top5 = 56.25, top10 = 48.13, top15 = 43.13.
PHY-3001 : End congestion estimation;  5.742262s wall, 6.406250s user + 0.062500s system = 6.468750s CPU (112.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6904 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.179843s wall, 1.078125s user + 0.015625s system = 1.093750s CPU (92.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1337): len = 603162, overlap = 0
PHY-3002 : Step(1338): len = 603162, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42776e+06, over cnt = 39(0%), over = 39, worst = 1
PHY-1002 : len = 1.42784e+06, over cnt = 29(0%), over = 29, worst = 1
PHY-1002 : len = 1.42778e+06, over cnt = 23(0%), over = 23, worst = 1
PHY-1002 : len = 1.42644e+06, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 1.42553e+06, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End global iterations;  0.995198s wall, 0.890625s user + 0.062500s system = 0.953125s CPU (95.8%)

PHY-1001 : Congestion index: top1 = 70.00, top5 = 56.88, top10 = 47.50, top15 = 43.13.
PHY-3001 : End congestion estimation;  1.945485s wall, 1.875000s user + 0.062500s system = 1.937500s CPU (99.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6904 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.830318s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (101.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000926474
PHY-3002 : Step(1339): len = 603140, overlap = 0
PHY-3002 : Step(1340): len = 603140, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014956s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (104.5%)

PHY-3001 : Legalized: Len = 603162, Over = 0
PHY-3001 : End spreading;  0.030403s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (102.8%)

PHY-3001 : Final: Len = 603162, Over = 0
PHY-3001 : End incremental placement;  10.485926s wall, 10.921875s user + 0.390625s system = 11.312500s CPU (107.9%)

OPT-1001 : End high-fanout net optimization;  16.532116s wall, 17.593750s user + 0.468750s system = 18.062500s CPU (109.3%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43412e+06, over cnt = 254(0%), over = 291, worst = 3
PHY-1002 : len = 1.43506e+06, over cnt = 158(0%), over = 172, worst = 2
PHY-1002 : len = 1.43475e+06, over cnt = 106(0%), over = 110, worst = 2
PHY-1002 : len = 1.4329e+06, over cnt = 67(0%), over = 68, worst = 2
PHY-1002 : len = 1.4269e+06, over cnt = 39(0%), over = 39, worst = 1
PHY-1001 : End global iterations;  1.959609s wall, 2.609375s user + 0.093750s system = 2.703125s CPU (137.9%)

PHY-1001 : Congestion index: top1 = 70.63, top5 = 56.25, top10 = 48.75, top15 = 43.13.
OPT-1001 : End congestion update;  3.097950s wall, 3.781250s user + 0.093750s system = 3.875000s CPU (125.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6904 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.606182s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (97.9%)

OPT-1001 : Start: WNS 1526 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3298 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3321 instances, 3263 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Initial: Len = 605491, Over = 0
PHY-3001 : End spreading;  0.036529s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.5%)

PHY-3001 : Final: Len = 605491, Over = 0
PHY-3001 : End incremental legalization;  0.379883s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (115.2%)

OPT-1001 : Iter 1: improved WNS 2159 TNS 0 NUM_FEPS 0 with 12 cells processed and 3515 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3298 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3321 instances, 3263 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Initial: Len = 606325, Over = 0
PHY-3001 : End spreading;  0.030661s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (101.9%)

PHY-3001 : Final: Len = 606325, Over = 0
PHY-3001 : End incremental legalization;  0.372279s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (96.5%)

OPT-1001 : Iter 2: improved WNS 2568 TNS 0 NUM_FEPS 0 with 4 cells processed and 2734 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3298 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3321 instances, 3263 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Initial: Len = 608553, Over = 0
PHY-3001 : End spreading;  0.023617s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (132.3%)

PHY-3001 : Final: Len = 608553, Over = 0
PHY-3001 : End incremental legalization;  0.243870s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (141.0%)

OPT-1001 : Iter 3: improved WNS 2857 TNS 0 NUM_FEPS 0 with 10 cells processed and 4025 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3298 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3321 instances, 3263 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Initial: Len = 611075, Over = 0
PHY-3001 : End spreading;  0.021651s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (216.5%)

PHY-3001 : Final: Len = 611075, Over = 0
PHY-3001 : End incremental legalization;  0.255061s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (165.4%)

OPT-1001 : Iter 4: improved WNS 3041 TNS 0 NUM_FEPS 0 with 8 cells processed and 3519 slack improved
OPT-1001 : End path based optimization;  13.630287s wall, 14.468750s user + 0.171875s system = 14.640625s CPU (107.4%)

OPT-1001 : End physical optimization;  30.180192s wall, 32.093750s user + 0.640625s system = 32.734375s CPU (108.5%)

RUN-1003 : finish command "place" in  109.620587s wall, 177.390625s user + 25.500000s system = 202.890625s CPU (185.1%)

RUN-1004 : used memory is 1138 MB, reserved memory is 1194 MB, peak memory is 1728 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Utilization Statistics
#lut                     6170   out of  19600   31.48%
#reg                     1521   out of  19600    7.76%
#le                      6174
  #lut only              4653   out of   6174   75.36%
  #reg only                 4   out of   6174    0.06%
  #lut&reg               1517   out of   6174   24.57%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       20   out of    188   10.64%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]        INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]        INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]        INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]        INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk      INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]       OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    LED[6]       OUTPUT        E16        LVCMOS33           8            NONE       NONE    
    LED[5]       OUTPUT        E13        LVCMOS33           8            NONE       NONE    
    LED[4]       OUTPUT        C16        LVCMOS33           8            NONE       NONE    
    LED[3]       OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    LED[2]       OUTPUT        B16        LVCMOS33           8            NONE       NONE    
    LED[1]       OUTPUT        B15        LVCMOS33           8            NONE       NONE    
    LED[0]       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
    Row[3]       OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]       OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]       OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]       OUTPUT        E10        LVCMOS33           8            NONE       OREG    
    SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6174  |6096   |74     |1525   |32     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3323 instances
RUN-1001 : 1634 mslices, 1629 lslices, 20 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6906 nets
RUN-1001 : 2644 nets have 2 pins
RUN-1001 : 2976 nets have [3 - 5] pins
RUN-1001 : 725 nets have [6 - 10] pins
RUN-1001 : 307 nets have [11 - 20] pins
RUN-1001 : 252 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.4436e+06, over cnt = 258(0%), over = 301, worst = 2
PHY-1002 : len = 1.44457e+06, over cnt = 154(0%), over = 172, worst = 2
PHY-1002 : len = 1.44326e+06, over cnt = 76(0%), over = 82, worst = 2
PHY-1002 : len = 1.44069e+06, over cnt = 49(0%), over = 55, worst = 2
PHY-1002 : len = 1.42426e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.517561s wall, 2.390625s user + 0.015625s system = 2.406250s CPU (158.6%)

PHY-1001 : Congestion index: top1 = 68.75, top5 = 55.63, top10 = 48.13, top15 = 43.75.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6904 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 25 out of 6906 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6904 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 622 to 6
PHY-1001 : End pin swap;  0.741792s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (101.1%)

PHY-1001 : End global routing;  6.163941s wall, 6.968750s user + 0.062500s system = 7.031250s CPU (114.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 75880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.154439s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (91.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 98528, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 1.157277s wall, 1.171875s user + 0.015625s system = 1.187500s CPU (102.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 98424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.007734s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 98% nets.
PHY-1002 : len = 1.11636e+06, over cnt = 661(0%), over = 667, worst = 2
PHY-1001 : End Routed; 67.864684s wall, 96.125000s user + 1.671875s system = 97.796875s CPU (144.1%)

PHY-1001 : Update timing.....
PHY-1001 : 2840/6819(41%) critical/total net(s), WNS -3.344ns, TNS -584.836ns, False end point 563.
PHY-1001 : End update timing;  2.841169s wall, 2.843750s user + 0.015625s system = 2.859375s CPU (100.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.12282e+06, over cnt = 220(0%), over = 222, worst = 2
PHY-1001 : End DR Iter 1; 3.772789s wall, 4.734375s user + 0.031250s system = 4.765625s CPU (126.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.12445e+06, over cnt = 96(0%), over = 97, worst = 2
PHY-1001 : End DR Iter 2; 1.010243s wall, 1.156250s user + 0.015625s system = 1.171875s CPU (116.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.12566e+06, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 3; 1.120003s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (90.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.12589e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.12589e+06
PHY-1001 : End DR Iter 4; 0.279225s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (111.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  84.968582s wall, 114.218750s user + 1.968750s system = 116.187500s CPU (136.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  92.421108s wall, 122.375000s user + 2.171875s system = 124.546875s CPU (134.8%)

RUN-1004 : used memory is 1224 MB, reserved memory is 1281 MB, peak memory is 1728 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Utilization Statistics
#lut                     6170   out of  19600   31.48%
#reg                     1521   out of  19600    7.76%
#le                      6174
  #lut only              4653   out of   6174   75.36%
  #reg only                 4   out of   6174    0.06%
  #lut&reg               1517   out of   6174   24.57%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       20   out of    188   10.64%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]        INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]        INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]        INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]        INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk      INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]       OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    LED[6]       OUTPUT        E16        LVCMOS33           8            NONE       NONE    
    LED[5]       OUTPUT        E13        LVCMOS33           8            NONE       NONE    
    LED[4]       OUTPUT        C16        LVCMOS33           8            NONE       NONE    
    LED[3]       OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    LED[2]       OUTPUT        B16        LVCMOS33           8            NONE       NONE    
    LED[1]       OUTPUT        B15        LVCMOS33           8            NONE       NONE    
    LED[0]       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
    Row[3]       OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]       OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]       OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]       OUTPUT        E10        LVCMOS33           8            NONE       OREG    
    SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6174  |6096   |74     |1525   |32     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       2624  
    #2         2       1893  
    #3         3       675   
    #4         4       408   
    #5        5-10     779   
    #6       11-50     486   
    #7       51-100     16   
  Average     3.91           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  4.713457s wall, 5.000000s user + 0.343750s system = 5.343750s CPU (113.4%)

RUN-1004 : used memory is 1224 MB, reserved memory is 1281 MB, peak memory is 1728 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 35231, tnet num: 6904, tinst num: 3321, tnode num: 39554, tedge num: 59772.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.440837s wall, 1.656250s user + 0.078125s system = 1.734375s CPU (120.4%)

RUN-1004 : used memory is 1226 MB, reserved memory is 1281 MB, peak memory is 1728 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 6904 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 1. Number of clock nets = 3 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
	LED_Interface/light_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  3.516090s wall, 4.234375s user + 0.250000s system = 4.484375s CPU (127.5%)

RUN-1004 : used memory is 1557 MB, reserved memory is 1614 MB, peak memory is 1728 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:101000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3323
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 6906, pip num: 87605
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2831 valid insts, and 230038 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:101000000000000000000000" in  24.971258s wall, 105.671875s user + 0.750000s system = 106.421875s CPU (426.2%)

RUN-1004 : used memory is 1633 MB, reserved memory is 1703 MB, peak memory is 1749 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  2.336132s wall, 2.359375s user + 0.015625s system = 2.375000s CPU (101.7%)

RUN-1004 : used memory is 1725 MB, reserved memory is 1799 MB, peak memory is 1749 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.936267s wall, 0.500000s user + 0.171875s system = 0.671875s CPU (9.7%)

RUN-1004 : used memory is 1756 MB, reserved memory is 1830 MB, peak memory is 1756 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.879082s wall, 3.125000s user + 0.187500s system = 3.312500s CPU (33.5%)

RUN-1004 : used memory is 1700 MB, reserved memory is 1774 MB, peak memory is 1756 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-8007 ERROR: syntax error near 'input' in ../rtl/CortexM0_SoC.v(3)
HDL-8007 ERROR: Verilog 2000 keyword input used in incorrect context in ../rtl/CortexM0_SoC.v(3)
HDL-8007 ERROR: module instantiations in compilation scope are not allowed in ../rtl/CortexM0_SoC.v(2)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(2)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(23)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(24)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(25)
HDL-8007 ERROR: syntax error near 'assign' in ../rtl/CortexM0_SoC.v(27)
HDL-8007 ERROR: Verilog 2000 keyword assign used in incorrect context in ../rtl/CortexM0_SoC.v(27)
HDL-1007 : Verilog file '../rtl/CortexM0_SoC.v' ignored due to errors
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-8007 ERROR: syntax error near 'input' in ../rtl/CortexM0_SoC.v(3)
HDL-8007 ERROR: Verilog 2000 keyword input used in incorrect context in ../rtl/CortexM0_SoC.v(3)
HDL-8007 ERROR: module instantiations in compilation scope are not allowed in ../rtl/CortexM0_SoC.v(2)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(2)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(23)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(24)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(25)
HDL-8007 ERROR: syntax error near 'assign' in ../rtl/CortexM0_SoC.v(27)
HDL-8007 ERROR: Verilog 2000 keyword assign used in incorrect context in ../rtl/CortexM0_SoC.v(27)
HDL-1007 : Verilog file '../rtl/CortexM0_SoC.v' ignored due to errors
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-8007 ERROR: syntax error near 'input' in ../rtl/CortexM0_SoC.v(3)
HDL-8007 ERROR: Verilog 2000 keyword input used in incorrect context in ../rtl/CortexM0_SoC.v(3)
HDL-8007 ERROR: module instantiations in compilation scope are not allowed in ../rtl/CortexM0_SoC.v(2)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(2)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(23)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(24)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(25)
HDL-8007 ERROR: syntax error near 'assign' in ../rtl/CortexM0_SoC.v(27)
HDL-8007 ERROR: Verilog 2000 keyword assign used in incorrect context in ../rtl/CortexM0_SoC.v(27)
HDL-1007 : Verilog file '../rtl/CortexM0_SoC.v' ignored due to errors
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-8007 ERROR: syntax error near 'input' in ../rtl/CortexM0_SoC.v(3)
HDL-8007 ERROR: Verilog 2000 keyword input used in incorrect context in ../rtl/CortexM0_SoC.v(3)
HDL-8007 ERROR: module instantiations in compilation scope are not allowed in ../rtl/CortexM0_SoC.v(2)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(2)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(23)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(24)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(25)
HDL-8007 ERROR: syntax error near 'assign' in ../rtl/CortexM0_SoC.v(27)
HDL-8007 ERROR: Verilog 2000 keyword assign used in incorrect context in ../rtl/CortexM0_SoC.v(27)
HDL-1007 : Verilog file '../rtl/CortexM0_SoC.v' ignored due to errors
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-8007 ERROR: syntax error near 'input' in ../rtl/CortexM0_SoC.v(3)
HDL-8007 ERROR: Verilog 2000 keyword input used in incorrect context in ../rtl/CortexM0_SoC.v(3)
HDL-8007 ERROR: module instantiations in compilation scope are not allowed in ../rtl/CortexM0_SoC.v(2)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(2)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(23)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(24)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(25)
HDL-8007 ERROR: syntax error near 'assign' in ../rtl/CortexM0_SoC.v(27)
HDL-8007 ERROR: Verilog 2000 keyword assign used in incorrect context in ../rtl/CortexM0_SoC.v(27)
HDL-1007 : Verilog file '../rtl/CortexM0_SoC.v' ignored due to errors
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-8007 ERROR: syntax error near 'input' in ../rtl/CortexM0_SoC.v(3)
HDL-8007 ERROR: Verilog 2000 keyword input used in incorrect context in ../rtl/CortexM0_SoC.v(3)
HDL-8007 ERROR: module instantiations in compilation scope are not allowed in ../rtl/CortexM0_SoC.v(2)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(2)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(23)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(24)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(25)
HDL-8007 ERROR: syntax error near 'assign' in ../rtl/CortexM0_SoC.v(27)
HDL-8007 ERROR: Verilog 2000 keyword assign used in incorrect context in ../rtl/CortexM0_SoC.v(27)
HDL-1007 : Verilog file '../rtl/CortexM0_SoC.v' ignored due to errors
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-8007 ERROR: syntax error near 'input' in ../rtl/CortexM0_SoC.v(3)
HDL-8007 ERROR: Verilog 2000 keyword input used in incorrect context in ../rtl/CortexM0_SoC.v(3)
HDL-8007 ERROR: module instantiations in compilation scope are not allowed in ../rtl/CortexM0_SoC.v(2)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(2)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(23)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(24)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(25)
HDL-8007 ERROR: syntax error near 'assign' in ../rtl/CortexM0_SoC.v(27)
HDL-8007 ERROR: Verilog 2000 keyword assign used in incorrect context in ../rtl/CortexM0_SoC.v(27)
HDL-1007 : Verilog file '../rtl/CortexM0_SoC.v' ignored due to errors
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(92)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(320)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(377)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 1 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  6.477240s wall, 6.031250s user + 0.250000s system = 6.281250s CPU (97.0%)

RUN-1004 : used memory is 947 MB, reserved memory is 1038 MB, peak memory is 1756 MB
RUN-1002 : start command "read_adc ../../week1/M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[0]   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 38 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 22519/253 useful/useless nets, 22019/118 useful/useless insts
SYN-1021 : Optimized 66 onehot mux instances.
SYN-1020 : Optimized 25 distributor mux.
SYN-1016 : Merged 77 instances.
SYN-1015 : Optimize round 1, 613 better
SYN-1014 : Optimize round 2
SYN-1032 : 22442/38 useful/useless nets, 21943/100 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 2, 143 better
SYN-1014 : Optimize round 3
SYN-1032 : 22440/2 useful/useless nets, 21941/0 useful/useless insts
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 146 inv instances.
SYN-1032 : 20872/408 useful/useless nets, 20638/354 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     K7vpw6_reg
SYN-1002 :     Xbopw6_reg
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 1, 4064 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 5 inv instances.
SYN-1032 : 19859/22 useful/useless nets, 19625/14 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 27 better
SYN-1014 : Optimize round 3
SYN-1032 : 19853/0 useful/useless nets, 19619/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  6.239626s wall, 5.921875s user + 0.406250s system = 6.328125s CPU (101.4%)

RUN-1004 : used memory is 952 MB, reserved memory is 1042 MB, peak memory is 1756 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Gate Statistics
#Basic gates            19759
  #and                   9433
  #nand                     0
  #or                    1942
  #nor                      0
  #xor                     72
  #xnor                     0
  #buf                      0
  #not                   6404
  #bufif1                   1
  #MX21                   503
  #FADD                     0
  #DFF                   1404
  #LATCH                    0
#MACRO_ADD                  8
#MACRO_EQ                  41
#MACRO_MULT                 1
#MACRO_MUX                128

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18355  |1404   |58     |
|  u_logic |cortexm0ds_logic |18277  |1297   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  3.932320s wall, 3.546875s user + 0.234375s system = 3.781250s CPU (96.2%)

RUN-1004 : used memory is 960 MB, reserved memory is 1049 MB, peak memory is 1756 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 20 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 114 instances.
SYN-2501 : Optimize round 1, 406 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1019 : Optimized 236 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1032 : 20810/236 useful/useless nets, 20438/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 19946/68 useful/useless nets, 19624/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20380/2 useful/useless nets, 20126/0 useful/useless insts
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21017/4 useful/useless nets, 20763/4 useful/useless insts
SYN-1032 : 21284/48 useful/useless nets, 20892/48 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 65598, tnet num: 21291, tinst num: 20892, tnode num: 89576, tedge num: 100332.
TMR-2508 : Levelizing timing graph completed, there are 279 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.197515s wall, 1.156250s user + 0.046875s system = 1.203125s CPU (100.5%)

RUN-1004 : used memory is 1035 MB, reserved memory is 1135 MB, peak memory is 1756 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 21291 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 184 (3.52), #lev = 5 (3.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 187 (3.46), #lev = 5 (3.19)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 600 instances into 189 LUTs, name keeping = 67%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5122 (4.00), #lev = 21 (8.13)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5174 (3.88), #lev = 18 (7.70)
SYN-3001 : Logic optimization runtime opt =   1.60 sec, map = 5070.23 sec
SYN-3001 : Mapper mapped 18626 instances into 5174 LUTs, name keeping = 30%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

LUT Statistics
#Total_luts              5569
  #lut4                  3629
  #lut5                  1734
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             206

Utilization Statistics
#lut                     5569   out of  19600   28.41%
#reg                     1399   out of  19600    7.14%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       20   out of    188   10.64%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |5363   |206    |1403   |32     |3      |
|  u_logic |cortexm0ds_logic |5174   |173    |1296   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 103 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1296 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  26.734345s wall, 26.421875s user + 0.484375s system = 26.906250s CPU (100.6%)

RUN-1004 : used memory is 1183 MB, reserved memory is 1282 MB, peak memory is 1756 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  3.607096s wall, 3.375000s user + 0.109375s system = 3.484375s CPU (96.6%)

RUN-1004 : used memory is 1184 MB, reserved memory is 1282 MB, peak memory is 1756 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "System_clk_pad" drive clk pins.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 6890 instances
RUN-1001 : 5357 luts, 1399 seqs, 40 mslices, 34 lslices, 20 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7172 nets
RUN-1001 : 3633 nets have 2 pins
RUN-1001 : 2560 nets have [3 - 5] pins
RUN-1001 : 607 nets have [6 - 10] pins
RUN-1001 : 198 nets have [11 - 20] pins
RUN-1001 : 160 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6888 instances, 5357 luts, 1399 seqs, 74 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 28%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 33468, tnet num: 7170, tinst num: 6888, tnode num: 37852, tedge num: 54479.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7170 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.078763s wall, 1.437500s user + 0.046875s system = 1.484375s CPU (137.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.7094e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6888.
PHY-3001 : End clustering;  0.000022s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1341): len = 1.51138e+06, overlap = 78.75
PHY-3002 : Step(1342): len = 1.32005e+06, overlap = 78.75
PHY-3002 : Step(1343): len = 1.21444e+06, overlap = 78.75
PHY-3002 : Step(1344): len = 1.12933e+06, overlap = 74.75
PHY-3002 : Step(1345): len = 1.11467e+06, overlap = 79.4375
PHY-3002 : Step(1346): len = 1.09949e+06, overlap = 79.9375
PHY-3002 : Step(1347): len = 1.08393e+06, overlap = 78.4063
PHY-3002 : Step(1348): len = 987407, overlap = 101.219
PHY-3002 : Step(1349): len = 893288, overlap = 110.688
PHY-3002 : Step(1350): len = 873083, overlap = 108.375
PHY-3002 : Step(1351): len = 858474, overlap = 114.563
PHY-3002 : Step(1352): len = 845759, overlap = 119.813
PHY-3002 : Step(1353): len = 821976, overlap = 127.031
PHY-3002 : Step(1354): len = 811155, overlap = 131.156
PHY-3002 : Step(1355): len = 803732, overlap = 132.688
PHY-3002 : Step(1356): len = 756625, overlap = 157.531
PHY-3002 : Step(1357): len = 739202, overlap = 165.406
PHY-3002 : Step(1358): len = 728627, overlap = 167.469
PHY-3002 : Step(1359): len = 723900, overlap = 167.5
PHY-3002 : Step(1360): len = 706757, overlap = 176.531
PHY-3002 : Step(1361): len = 698911, overlap = 181.844
PHY-3002 : Step(1362): len = 694384, overlap = 183.031
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.09848e-05
PHY-3002 : Step(1363): len = 713922, overlap = 178.094
PHY-3002 : Step(1364): len = 714595, overlap = 169.5
PHY-3002 : Step(1365): len = 703118, overlap = 165
PHY-3002 : Step(1366): len = 700846, overlap = 165.25
PHY-3002 : Step(1367): len = 696803, overlap = 162.031
PHY-3002 : Step(1368): len = 691113, overlap = 155.406
PHY-3002 : Step(1369): len = 688439, overlap = 159.406
PHY-3002 : Step(1370): len = 685417, overlap = 160.406
PHY-3002 : Step(1371): len = 681166, overlap = 158.219
PHY-3002 : Step(1372): len = 678161, overlap = 162.094
PHY-3002 : Step(1373): len = 675053, overlap = 159.281
PHY-3002 : Step(1374): len = 668061, overlap = 164.781
PHY-3002 : Step(1375): len = 663595, overlap = 168.313
PHY-3002 : Step(1376): len = 661710, overlap = 168.344
PHY-3002 : Step(1377): len = 656209, overlap = 166.813
PHY-3002 : Step(1378): len = 648844, overlap = 169.063
PHY-3002 : Step(1379): len = 645823, overlap = 165.688
PHY-3002 : Step(1380): len = 643213, overlap = 170.906
PHY-3002 : Step(1381): len = 636722, overlap = 167.531
PHY-3002 : Step(1382): len = 632805, overlap = 169.375
PHY-3002 : Step(1383): len = 630009, overlap = 166.594
PHY-3002 : Step(1384): len = 627805, overlap = 166.656
PHY-3002 : Step(1385): len = 623306, overlap = 162.656
PHY-3002 : Step(1386): len = 619090, overlap = 165.688
PHY-3002 : Step(1387): len = 616359, overlap = 164.625
PHY-3002 : Step(1388): len = 612920, overlap = 166.875
PHY-3002 : Step(1389): len = 606563, overlap = 168.031
PHY-3002 : Step(1390): len = 603336, overlap = 169.313
PHY-3002 : Step(1391): len = 601295, overlap = 167.625
PHY-3002 : Step(1392): len = 597008, overlap = 168.094
PHY-3002 : Step(1393): len = 592776, overlap = 169.156
PHY-3002 : Step(1394): len = 589784, overlap = 171.563
PHY-3002 : Step(1395): len = 587015, overlap = 168.813
PHY-3002 : Step(1396): len = 583090, overlap = 169.875
PHY-3002 : Step(1397): len = 577722, overlap = 171.313
PHY-3002 : Step(1398): len = 575135, overlap = 172.781
PHY-3002 : Step(1399): len = 572906, overlap = 175.25
PHY-3002 : Step(1400): len = 565888, overlap = 167.656
PHY-3002 : Step(1401): len = 562537, overlap = 167.656
PHY-3002 : Step(1402): len = 560438, overlap = 163.469
PHY-3002 : Step(1403): len = 556029, overlap = 170.844
PHY-3002 : Step(1404): len = 553724, overlap = 166.625
PHY-3002 : Step(1405): len = 550398, overlap = 165.094
PHY-3002 : Step(1406): len = 547301, overlap = 161.281
PHY-3002 : Step(1407): len = 544333, overlap = 166.469
PHY-3002 : Step(1408): len = 540785, overlap = 157.094
PHY-3002 : Step(1409): len = 538295, overlap = 158
PHY-3002 : Step(1410): len = 535527, overlap = 154.844
PHY-3002 : Step(1411): len = 529789, overlap = 155.844
PHY-3002 : Step(1412): len = 526000, overlap = 156.781
PHY-3002 : Step(1413): len = 524651, overlap = 156.719
PHY-3002 : Step(1414): len = 520158, overlap = 160.188
PHY-3002 : Step(1415): len = 511546, overlap = 173.688
PHY-3002 : Step(1416): len = 508898, overlap = 174.563
PHY-3002 : Step(1417): len = 507876, overlap = 167.938
PHY-3002 : Step(1418): len = 505400, overlap = 166.531
PHY-3002 : Step(1419): len = 501559, overlap = 164.281
PHY-3002 : Step(1420): len = 496695, overlap = 164.906
PHY-3002 : Step(1421): len = 493853, overlap = 162.219
PHY-3002 : Step(1422): len = 491539, overlap = 166.094
PHY-3002 : Step(1423): len = 490102, overlap = 163.594
PHY-3002 : Step(1424): len = 485461, overlap = 161.531
PHY-3002 : Step(1425): len = 481729, overlap = 157.625
PHY-3002 : Step(1426): len = 477975, overlap = 164.531
PHY-3002 : Step(1427): len = 476876, overlap = 161.5
PHY-3002 : Step(1428): len = 473582, overlap = 156.969
PHY-3002 : Step(1429): len = 471053, overlap = 152
PHY-3002 : Step(1430): len = 469824, overlap = 147.063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.19696e-05
PHY-3002 : Step(1431): len = 470883, overlap = 146.844
PHY-3002 : Step(1432): len = 474634, overlap = 147.344
PHY-3002 : Step(1433): len = 479740, overlap = 148.375
PHY-3002 : Step(1434): len = 482221, overlap = 133.531
PHY-3002 : Step(1435): len = 483644, overlap = 138.469
PHY-3002 : Step(1436): len = 486404, overlap = 138.938
PHY-3002 : Step(1437): len = 489947, overlap = 130.813
PHY-3002 : Step(1438): len = 491945, overlap = 128.844
PHY-3002 : Step(1439): len = 493034, overlap = 126.688
PHY-3002 : Step(1440): len = 495422, overlap = 125.156
PHY-3002 : Step(1441): len = 498689, overlap = 121.531
PHY-3002 : Step(1442): len = 499571, overlap = 121.094
PHY-3002 : Step(1443): len = 500120, overlap = 118.125
PHY-3002 : Step(1444): len = 510206, overlap = 106.156
PHY-3002 : Step(1445): len = 512941, overlap = 103.719
PHY-3002 : Step(1446): len = 512592, overlap = 101.438
PHY-3002 : Step(1447): len = 511328, overlap = 104.156
PHY-3002 : Step(1448): len = 511249, overlap = 104.813
PHY-3002 : Step(1449): len = 510861, overlap = 101.656
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000156501
PHY-3002 : Step(1450): len = 513348, overlap = 104.281
PHY-3002 : Step(1451): len = 515873, overlap = 97.1875
PHY-3002 : Step(1452): len = 519765, overlap = 98.9375
PHY-3002 : Step(1453): len = 523666, overlap = 98.0938
PHY-3002 : Step(1454): len = 526970, overlap = 93.7813
PHY-3002 : Step(1455): len = 528595, overlap = 91.6875
PHY-3002 : Step(1456): len = 530667, overlap = 93.125
PHY-3002 : Step(1457): len = 534449, overlap = 92.2188
PHY-3002 : Step(1458): len = 538862, overlap = 89.625
PHY-3002 : Step(1459): len = 540413, overlap = 90.375
PHY-3002 : Step(1460): len = 552109, overlap = 90.0938
PHY-3002 : Step(1461): len = 554868, overlap = 86.625
PHY-3002 : Step(1462): len = 554120, overlap = 87
PHY-3002 : Step(1463): len = 553695, overlap = 86.875
PHY-3002 : Step(1464): len = 553590, overlap = 86.5625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000258786
PHY-3002 : Step(1465): len = 554508, overlap = 86.4375
PHY-3002 : Step(1466): len = 558629, overlap = 83.125
PHY-3002 : Step(1467): len = 570374, overlap = 72.5
PHY-3002 : Step(1468): len = 571366, overlap = 74.7813
PHY-3002 : Step(1469): len = 572006, overlap = 76.6563
PHY-3002 : Step(1470): len = 572552, overlap = 75.8438
PHY-3002 : Step(1471): len = 574345, overlap = 81.5938
PHY-3002 : Step(1472): len = 577657, overlap = 81.3438
PHY-3002 : Step(1473): len = 582412, overlap = 75.3125
PHY-3002 : Step(1474): len = 583325, overlap = 74.75
PHY-3002 : Step(1475): len = 584307, overlap = 71.8125
PHY-3002 : Step(1476): len = 586473, overlap = 74.875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.074186s wall, 0.031250s user + 0.062500s system = 0.093750s CPU (126.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36782e+06, over cnt = 1278(3%), over = 1848, worst = 12
PHY-1002 : len = 1.3724e+06, over cnt = 1126(3%), over = 1529, worst = 12
PHY-1002 : len = 1.3805e+06, over cnt = 874(2%), over = 1148, worst = 11
PHY-1002 : len = 1.39886e+06, over cnt = 523(1%), over = 707, worst = 11
PHY-1002 : len = 1.40637e+06, over cnt = 359(1%), over = 507, worst = 11
PHY-1001 : End global iterations;  1.922147s wall, 2.937500s user + 0.156250s system = 3.093750s CPU (161.0%)

PHY-1001 : Congestion index: top1 = 90.63, top5 = 81.25, top10 = 73.13, top15 = 65.00.
PHY-3001 : End congestion estimation;  2.725110s wall, 3.750000s user + 0.187500s system = 3.937500s CPU (144.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7170 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.618459s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (108.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.96164e-05
PHY-3002 : Step(1477): len = 556914, overlap = 63.2188
PHY-3002 : Step(1478): len = 526011, overlap = 90.625
PHY-3002 : Step(1479): len = 503480, overlap = 112.031
PHY-3002 : Step(1480): len = 481237, overlap = 131.281
PHY-3002 : Step(1481): len = 459436, overlap = 143.531
PHY-3002 : Step(1482): len = 437963, overlap = 158.125
PHY-3002 : Step(1483): len = 414524, overlap = 174.813
PHY-3002 : Step(1484): len = 397305, overlap = 185.469
PHY-3002 : Step(1485): len = 386114, overlap = 189.031
PHY-3002 : Step(1486): len = 371374, overlap = 195.938
PHY-3002 : Step(1487): len = 361409, overlap = 200.125
PHY-3002 : Step(1488): len = 352849, overlap = 201.656
PHY-3002 : Step(1489): len = 344563, overlap = 206.813
PHY-3002 : Step(1490): len = 340494, overlap = 206.375
PHY-3002 : Step(1491): len = 335479, overlap = 208.313
PHY-3002 : Step(1492): len = 332240, overlap = 209.906
PHY-3002 : Step(1493): len = 329294, overlap = 212.438
PHY-3002 : Step(1494): len = 327342, overlap = 213.031
PHY-3002 : Step(1495): len = 325454, overlap = 210.781
PHY-3002 : Step(1496): len = 324621, overlap = 210.531
PHY-3002 : Step(1497): len = 322876, overlap = 209.063
PHY-3002 : Step(1498): len = 322297, overlap = 203.031
PHY-3002 : Step(1499): len = 320212, overlap = 201.938
PHY-3002 : Step(1500): len = 318039, overlap = 200.031
PHY-3002 : Step(1501): len = 317202, overlap = 200.844
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.92327e-05
PHY-3002 : Step(1502): len = 325574, overlap = 189.625
PHY-3002 : Step(1503): len = 341700, overlap = 165.438
PHY-3002 : Step(1504): len = 345405, overlap = 150.813
PHY-3002 : Step(1505): len = 348855, overlap = 144.969
PHY-3002 : Step(1506): len = 355180, overlap = 137.563
PHY-3002 : Step(1507): len = 361302, overlap = 125.563
PHY-3002 : Step(1508): len = 365646, overlap = 114.594
PHY-3002 : Step(1509): len = 368152, overlap = 108.5
PHY-3002 : Step(1510): len = 368830, overlap = 102.406
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000118465
PHY-3002 : Step(1511): len = 381928, overlap = 84.5313
PHY-3002 : Step(1512): len = 400314, overlap = 65.7813
PHY-3002 : Step(1513): len = 401146, overlap = 60.0313
PHY-3002 : Step(1514): len = 403990, overlap = 55.0313
PHY-3002 : Step(1515): len = 406428, overlap = 50.5
PHY-3002 : Step(1516): len = 410135, overlap = 44.875
PHY-3002 : Step(1517): len = 414439, overlap = 39.8125
PHY-3002 : Step(1518): len = 416757, overlap = 35
PHY-3002 : Step(1519): len = 417678, overlap = 34.2813
PHY-3002 : Step(1520): len = 417865, overlap = 32.0938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000236931
PHY-3002 : Step(1521): len = 432838, overlap = 24.0313
PHY-3002 : Step(1522): len = 443767, overlap = 19.3125
PHY-3002 : Step(1523): len = 452284, overlap = 14.8125
PHY-3002 : Step(1524): len = 456638, overlap = 12.5938
PHY-3002 : Step(1525): len = 459669, overlap = 11.1563
PHY-3002 : Step(1526): len = 462121, overlap = 10.0625
PHY-3002 : Step(1527): len = 464092, overlap = 9.65625
PHY-3002 : Step(1528): len = 465285, overlap = 9.28125
PHY-3002 : Step(1529): len = 465029, overlap = 8.03125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000473862
PHY-3002 : Step(1530): len = 478002, overlap = 2.5
PHY-3002 : Step(1531): len = 486522, overlap = 0.375
PHY-3002 : Step(1532): len = 494605, overlap = 0.25
PHY-3002 : Step(1533): len = 497270, overlap = 0.25
PHY-3002 : Step(1534): len = 501712, overlap = 0.8125
PHY-3002 : Step(1535): len = 502953, overlap = 1.03125
PHY-3002 : Step(1536): len = 503964, overlap = 0.125
PHY-3002 : Step(1537): len = 505126, overlap = 0.0625
PHY-3002 : Step(1538): len = 503873, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.2907e+06, over cnt = 454(1%), over = 624, worst = 6
PHY-1002 : len = 1.29358e+06, over cnt = 263(0%), over = 359, worst = 6
PHY-1002 : len = 1.29542e+06, over cnt = 120(0%), over = 175, worst = 6
PHY-1002 : len = 1.29478e+06, over cnt = 68(0%), over = 107, worst = 6
PHY-1002 : len = 1.29426e+06, over cnt = 50(0%), over = 88, worst = 6
PHY-1001 : End global iterations;  1.361013s wall, 2.187500s user + 0.062500s system = 2.250000s CPU (165.3%)

PHY-1001 : Congestion index: top1 = 61.25, top5 = 51.25, top10 = 46.25, top15 = 43.75.
PHY-3001 : End congestion estimation;  2.163110s wall, 3.015625s user + 0.078125s system = 3.093750s CPU (143.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7170 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.593556s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (107.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000544725
PHY-3002 : Step(1539): len = 498325, overlap = 14.9063
PHY-3002 : Step(1540): len = 488849, overlap = 13.3438
PHY-3002 : Step(1541): len = 479663, overlap = 12.1875
PHY-3002 : Step(1542): len = 469603, overlap = 12.5313
PHY-3002 : Step(1543): len = 462148, overlap = 14.5625
PHY-3002 : Step(1544): len = 456614, overlap = 16.5625
PHY-3002 : Step(1545): len = 450707, overlap = 19.4688
PHY-3002 : Step(1546): len = 444092, overlap = 21.8438
PHY-3002 : Step(1547): len = 439502, overlap = 22.3438
PHY-3002 : Step(1548): len = 435767, overlap = 25.9688
PHY-3002 : Step(1549): len = 432595, overlap = 25.3438
PHY-3002 : Step(1550): len = 430064, overlap = 25.125
PHY-3002 : Step(1551): len = 428251, overlap = 24.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00108945
PHY-3002 : Step(1552): len = 438054, overlap = 17.3438
PHY-3002 : Step(1553): len = 444490, overlap = 21.2813
PHY-3002 : Step(1554): len = 449818, overlap = 15.6563
PHY-3002 : Step(1555): len = 453567, overlap = 14.8125
PHY-3002 : Step(1556): len = 457704, overlap = 14.1875
PHY-3002 : Step(1557): len = 459338, overlap = 12.0313
PHY-3002 : Step(1558): len = 460659, overlap = 10.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0021789
PHY-3002 : Step(1559): len = 466058, overlap = 10.3125
PHY-3002 : Step(1560): len = 471005, overlap = 12.2813
PHY-3002 : Step(1561): len = 475543, overlap = 9.34375
PHY-3002 : Step(1562): len = 480691, overlap = 8.75
PHY-3002 : Step(1563): len = 483816, overlap = 8.3125
PHY-3002 : Step(1564): len = 486699, overlap = 6.9375
PHY-3002 : Step(1565): len = 490912, overlap = 8.875
PHY-3002 : Step(1566): len = 494492, overlap = 7.1875
PHY-3002 : Step(1567): len = 496087, overlap = 7.46875
PHY-3002 : Step(1568): len = 497580, overlap = 6.78125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00413092
PHY-3002 : Step(1569): len = 499882, overlap = 6.6875
PHY-3002 : Step(1570): len = 503280, overlap = 5.875
PHY-3002 : Step(1571): len = 506972, overlap = 6.09375
PHY-3002 : Step(1572): len = 511312, overlap = 5.1875
PHY-3002 : Step(1573): len = 514480, overlap = 4.59375
PHY-3002 : Step(1574): len = 516708, overlap = 2.6875
PHY-3002 : Step(1575): len = 519299, overlap = 4.3125
PHY-3002 : Step(1576): len = 521150, overlap = 3.90625
PHY-3002 : Step(1577): len = 523948, overlap = 4.75
PHY-3002 : Step(1578): len = 525524, overlap = 4.375
PHY-3002 : Step(1579): len = 526658, overlap = 4.78125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00789497
PHY-3002 : Step(1580): len = 528369, overlap = 3.3125
PHY-3002 : Step(1581): len = 531044, overlap = 2.84375
PHY-3002 : Step(1582): len = 533428, overlap = 2.71875
PHY-3002 : Step(1583): len = 535291, overlap = 2.8125
PHY-3002 : Step(1584): len = 537901, overlap = 3
PHY-3002 : Step(1585): len = 540054, overlap = 2.6875
PHY-3002 : Step(1586): len = 541754, overlap = 2.53125
PHY-3002 : Step(1587): len = 544093, overlap = 2.5625
PHY-3002 : Step(1588): len = 545882, overlap = 2.8125
PHY-3002 : Step(1589): len = 546633, overlap = 2.625
PHY-3002 : Step(1590): len = 548044, overlap = 3.34375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0129513
PHY-3002 : Step(1591): len = 548833, overlap = 2.46875
PHY-3002 : Step(1592): len = 551609, overlap = 2.375
PHY-3002 : Step(1593): len = 553775, overlap = 2.0625
PHY-3002 : Step(1594): len = 554404, overlap = 2.4375
PHY-3002 : Step(1595): len = 555083, overlap = 2.3125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 72.06 peak overflow 1.16
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.45161e+06, over cnt = 234(0%), over = 288, worst = 4
PHY-1002 : len = 1.45262e+06, over cnt = 140(0%), over = 167, worst = 4
PHY-1002 : len = 1.45272e+06, over cnt = 103(0%), over = 121, worst = 4
PHY-1002 : len = 1.45141e+06, over cnt = 63(0%), over = 74, worst = 4
PHY-1002 : len = 1.45005e+06, over cnt = 52(0%), over = 61, worst = 4
PHY-1001 : End global iterations;  1.793181s wall, 2.718750s user + 0.093750s system = 2.812500s CPU (156.8%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 50.63, top10 = 45.00, top15 = 41.25.
PHY-1001 : End incremental global routing;  2.833907s wall, 3.734375s user + 0.109375s system = 3.843750s CPU (135.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7170 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  1.064840s wall, 1.015625s user + 0.046875s system = 1.062500s CPU (99.8%)

OPT-1001 : 20 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 6845 has valid locations, 147 needs to be replaced
PHY-3001 : design contains 7015 instances, 5367 luts, 1516 seqs, 74 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 572533
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.3548e+06, over cnt = 301(0%), over = 364, worst = 4
PHY-1002 : len = 1.35629e+06, over cnt = 172(0%), over = 203, worst = 4
PHY-1002 : len = 1.35598e+06, over cnt = 126(0%), over = 149, worst = 4
PHY-1002 : len = 1.35424e+06, over cnt = 69(0%), over = 82, worst = 4
PHY-1002 : len = 1.35314e+06, over cnt = 46(0%), over = 54, worst = 4
PHY-1001 : End global iterations;  1.657145s wall, 2.703125s user + 0.015625s system = 2.718750s CPU (164.1%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 48.75, top10 = 43.75, top15 = 40.63.
PHY-3001 : End congestion estimation;  3.930084s wall, 4.921875s user + 0.031250s system = 4.953125s CPU (126.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7297 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.686911s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (95.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1596): len = 571726, overlap = 0
PHY-3002 : Step(1597): len = 571722, overlap = 0
PHY-3002 : Step(1598): len = 571575, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36002e+06, over cnt = 103(0%), over = 111, worst = 4
PHY-1002 : len = 1.36008e+06, over cnt = 72(0%), over = 79, worst = 4
PHY-1002 : len = 1.35948e+06, over cnt = 53(0%), over = 60, worst = 4
PHY-1002 : len = 1.35937e+06, over cnt = 49(0%), over = 56, worst = 4
PHY-1002 : len = 1.3593e+06, over cnt = 47(0%), over = 54, worst = 4
PHY-1001 : End global iterations;  0.839488s wall, 0.843750s user + 0.031250s system = 0.875000s CPU (104.2%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 48.75, top10 = 44.38, top15 = 40.63.
PHY-3001 : End congestion estimation;  1.542755s wall, 1.531250s user + 0.046875s system = 1.578125s CPU (102.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7297 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.633157s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (98.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0122445
PHY-3002 : Step(1599): len = 571427, overlap = 2.375
PHY-3002 : Step(1600): len = 571427, overlap = 2.375
PHY-3002 : Step(1601): len = 571278, overlap = 2.46875
PHY-3001 : Final: Len = 571278, Over = 2.46875
PHY-3001 : End incremental placement;  7.733201s wall, 8.906250s user + 0.390625s system = 9.296875s CPU (120.2%)

OPT-1001 : End high-fanout net optimization;  13.619017s wall, 15.406250s user + 0.562500s system = 15.968750s CPU (117.3%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36274e+06, over cnt = 296(0%), over = 366, worst = 4
PHY-1002 : len = 1.36389e+06, over cnt = 183(0%), over = 215, worst = 4
PHY-1002 : len = 1.36287e+06, over cnt = 121(0%), over = 144, worst = 4
PHY-1002 : len = 1.36095e+06, over cnt = 65(0%), over = 79, worst = 4
PHY-1002 : len = 1.35962e+06, over cnt = 48(0%), over = 59, worst = 4
PHY-1001 : End global iterations;  1.884650s wall, 2.656250s user + 0.046875s system = 2.703125s CPU (143.4%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 49.38, top10 = 43.75, top15 = 40.63.
OPT-1001 : End congestion update;  2.717135s wall, 3.468750s user + 0.046875s system = 3.515625s CPU (129.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7297 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.496946s wall, 0.531250s user + 0.031250s system = 0.562500s CPU (113.2%)

OPT-1001 : Start: WNS 1390 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 1634 TNS 0 NUM_FEPS 0 with 11 cells processed and 12616 slack improved
OPT-1001 : Iter 2: improved WNS 2029 TNS 0 NUM_FEPS 0 with 4 cells processed and 4500 slack improved
OPT-1001 : Iter 3: improved WNS 2442 TNS 0 NUM_FEPS 0 with 10 cells processed and 5216 slack improved
OPT-1001 : Iter 4: improved WNS 2619 TNS 0 NUM_FEPS 0 with 13 cells processed and 9335 slack improved
OPT-1001 : Iter 5: improved WNS 2849 TNS 0 NUM_FEPS 0 with 16 cells processed and 5532 slack improved
OPT-1001 : Iter 6: improved WNS 2952 TNS 0 NUM_FEPS 0 with 8 cells processed and 3458 slack improved
OPT-1001 : Iter 7: improved WNS 2998 TNS 0 NUM_FEPS 0 with 15 cells processed and 4766 slack improved
OPT-1001 : Iter 8: improved WNS 2998 TNS 0 NUM_FEPS 0 with 12 cells processed and 4600 slack improved
OPT-1001 : Iter 9: improved WNS 2998 TNS 0 NUM_FEPS 0 with 11 cells processed and 3100 slack improved
OPT-1001 : End global optimization;  5.940739s wall, 6.750000s user + 0.093750s system = 6.843750s CPU (115.2%)

OPT-1001 : End physical optimization;  19.578278s wall, 22.281250s user + 0.656250s system = 22.937500s CPU (117.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5367 LUT to BLE ...
SYN-4008 : Packed 5367 LUT and 575 SEQ to BLE.
SYN-4003 : Packing 941 remaining SEQ's ...
SYN-4005 : Packed 937 SEQ with LUT/SLICE
SYN-4006 : 3857 single LUT's are left
SYN-4006 : 4 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5371/5505 primitive instances ...
PHY-3001 : End packing;  1.649001s wall, 1.640625s user + 0.046875s system = 1.687500s CPU (102.3%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3318 instances
RUN-1001 : 1629 mslices, 1629 lslices, 20 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6901 nets
RUN-1001 : 2643 nets have 2 pins
RUN-1001 : 2978 nets have [3 - 5] pins
RUN-1001 : 723 nets have [6 - 10] pins
RUN-1001 : 304 nets have [11 - 20] pins
RUN-1001 : 251 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 3316 instances, 3258 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : After packing: Len = 606484, Over = 20.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41276e+06, over cnt = 207(0%), over = 254, worst = 3
PHY-1002 : len = 1.41349e+06, over cnt = 125(0%), over = 150, worst = 3
PHY-1002 : len = 1.41354e+06, over cnt = 65(0%), over = 76, worst = 2
PHY-1002 : len = 1.4135e+06, over cnt = 40(0%), over = 47, worst = 2
PHY-1002 : len = 1.41186e+06, over cnt = 32(0%), over = 39, worst = 2
PHY-1001 : End global iterations;  1.624358s wall, 2.453125s user + 0.031250s system = 2.484375s CPU (152.9%)

PHY-1001 : Congestion index: top1 = 61.88, top5 = 50.63, top10 = 45.63, top15 = 41.88.
PHY-3001 : End congestion estimation;  3.861585s wall, 4.718750s user + 0.046875s system = 4.765625s CPU (123.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6899 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.725105s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (105.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000252402
PHY-3002 : Step(1602): len = 586595, overlap = 25.25
PHY-3002 : Step(1603): len = 575185, overlap = 22
PHY-3002 : Step(1604): len = 568027, overlap = 25.25
PHY-3002 : Step(1605): len = 561157, overlap = 27.5
PHY-3002 : Step(1606): len = 555701, overlap = 31.5
PHY-3002 : Step(1607): len = 549622, overlap = 41
PHY-3002 : Step(1608): len = 545214, overlap = 38.75
PHY-3002 : Step(1609): len = 540125, overlap = 42.5
PHY-3002 : Step(1610): len = 536524, overlap = 44.75
PHY-3002 : Step(1611): len = 533186, overlap = 47.75
PHY-3002 : Step(1612): len = 528992, overlap = 56
PHY-3002 : Step(1613): len = 526374, overlap = 53.75
PHY-3002 : Step(1614): len = 523908, overlap = 52.5
PHY-3002 : Step(1615): len = 521583, overlap = 54
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000504805
PHY-3002 : Step(1616): len = 535580, overlap = 44.5
PHY-3002 : Step(1617): len = 538706, overlap = 40
PHY-3002 : Step(1618): len = 542195, overlap = 40.25
PHY-3002 : Step(1619): len = 548675, overlap = 33.5
PHY-3002 : Step(1620): len = 552493, overlap = 31.75
PHY-3002 : Step(1621): len = 555802, overlap = 27.25
PHY-3002 : Step(1622): len = 559282, overlap = 25.5
PHY-3002 : Step(1623): len = 562249, overlap = 22.25
PHY-3002 : Step(1624): len = 564684, overlap = 21.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000987043
PHY-3002 : Step(1625): len = 576311, overlap = 12.75
PHY-3002 : Step(1626): len = 579090, overlap = 13.75
PHY-3002 : Step(1627): len = 582001, overlap = 12.75
PHY-3002 : Step(1628): len = 586981, overlap = 13.25
PHY-3002 : Step(1629): len = 591670, overlap = 14.25
PHY-3002 : Step(1630): len = 594325, overlap = 10.5
PHY-3002 : Step(1631): len = 596366, overlap = 11
PHY-3002 : Step(1632): len = 601060, overlap = 7.25
PHY-3002 : Step(1633): len = 602985, overlap = 8.5
PHY-3002 : Step(1634): len = 603833, overlap = 9
PHY-3002 : Step(1635): len = 605944, overlap = 9.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00192332
PHY-3002 : Step(1636): len = 613410, overlap = 6.75
PHY-3002 : Step(1637): len = 615799, overlap = 5.75
PHY-3002 : Step(1638): len = 618517, overlap = 5.75
PHY-3002 : Step(1639): len = 622611, overlap = 6
PHY-3002 : Step(1640): len = 625309, overlap = 5.25
PHY-3002 : Step(1641): len = 626932, overlap = 5.5
PHY-3002 : Step(1642): len = 628841, overlap = 4.5
PHY-3002 : Step(1643): len = 630798, overlap = 4.75
PHY-3002 : Step(1644): len = 631683, overlap = 3.75
PHY-3002 : Step(1645): len = 633164, overlap = 4.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00367655
PHY-3002 : Step(1646): len = 636735, overlap = 3.25
PHY-3002 : Step(1647): len = 639368, overlap = 2.75
PHY-3002 : Step(1648): len = 641628, overlap = 3.5
PHY-3002 : Step(1649): len = 643764, overlap = 3.25
PHY-3002 : Step(1650): len = 645508, overlap = 3.75
PHY-3002 : Step(1651): len = 647118, overlap = 4
PHY-3002 : Step(1652): len = 648303, overlap = 4.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00645521
PHY-3002 : Step(1653): len = 650482, overlap = 4.75
PHY-3002 : Step(1654): len = 652437, overlap = 4.5
PHY-3002 : Step(1655): len = 654191, overlap = 4.5
PHY-3002 : Step(1656): len = 655706, overlap = 4.25
PHY-3002 : Step(1657): len = 656939, overlap = 4
PHY-3002 : Step(1658): len = 657956, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  6.453808s wall, 4.718750s user + 4.046875s system = 8.765625s CPU (135.8%)

PHY-3001 : Trial Legalized: Len = 667828
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.56556e+06, over cnt = 239(0%), over = 274, worst = 3
PHY-1002 : len = 1.56598e+06, over cnt = 160(0%), over = 178, worst = 2
PHY-1002 : len = 1.56558e+06, over cnt = 101(0%), over = 113, worst = 2
PHY-1002 : len = 1.5617e+06, over cnt = 58(0%), over = 64, worst = 2
PHY-1002 : len = 1.56063e+06, over cnt = 29(0%), over = 34, worst = 2
PHY-1001 : End global iterations;  1.692647s wall, 2.656250s user + 0.015625s system = 2.671875s CPU (157.9%)

PHY-1001 : Congestion index: top1 = 72.50, top5 = 55.63, top10 = 48.75, top15 = 43.13.
PHY-3001 : End congestion estimation;  2.948269s wall, 3.906250s user + 0.015625s system = 3.921875s CPU (133.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6899 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.843100s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (98.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000639926
PHY-3002 : Step(1659): len = 640993, overlap = 4
PHY-3002 : Step(1660): len = 631608, overlap = 4.5
PHY-3002 : Step(1661): len = 623513, overlap = 8.5
PHY-3002 : Step(1662): len = 616798, overlap = 8
PHY-3002 : Step(1663): len = 610714, overlap = 13.25
PHY-3002 : Step(1664): len = 606431, overlap = 11
PHY-3002 : Step(1665): len = 602064, overlap = 12.75
PHY-3002 : Step(1666): len = 598882, overlap = 10.25
PHY-3002 : Step(1667): len = 597063, overlap = 14.25
PHY-3002 : Step(1668): len = 595577, overlap = 16.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.053534s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (145.9%)

PHY-3001 : Legalized: Len = 602215, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.039690s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (118.1%)

PHY-3001 : 16 instances has been re-located, deltaX = 3, deltaY = 11, maxDist = 2.
PHY-3001 : Final: Len = 602397, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43414e+06, over cnt = 250(0%), over = 288, worst = 3
PHY-1002 : len = 1.43507e+06, over cnt = 151(0%), over = 165, worst = 2
PHY-1002 : len = 1.43492e+06, over cnt = 102(0%), over = 106, worst = 2
PHY-1002 : len = 1.4327e+06, over cnt = 55(0%), over = 57, worst = 2
PHY-1002 : len = 1.43002e+06, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : End global iterations;  2.130382s wall, 2.937500s user + 0.046875s system = 2.984375s CPU (140.1%)

PHY-1001 : Congestion index: top1 = 70.63, top5 = 56.88, top10 = 48.13, top15 = 43.13.
PHY-1001 : End incremental global routing;  3.395837s wall, 4.203125s user + 0.093750s system = 4.296875s CPU (126.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6899 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  1.291958s wall, 1.250000s user + 0.125000s system = 1.375000s CPU (106.4%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3292 has valid locations, 6 needs to be replaced
PHY-3001 : design contains 3321 instances, 3263 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 603676
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43574e+06, over cnt = 250(0%), over = 287, worst = 3
PHY-1002 : len = 1.43667e+06, over cnt = 154(0%), over = 168, worst = 2
PHY-1002 : len = 1.43642e+06, over cnt = 103(0%), over = 107, worst = 2
PHY-1002 : len = 1.43487e+06, over cnt = 65(0%), over = 66, worst = 2
PHY-1002 : len = 1.4289e+06, over cnt = 38(0%), over = 38, worst = 1
PHY-1001 : End global iterations;  1.901463s wall, 2.546875s user + 0.015625s system = 2.562500s CPU (134.8%)

PHY-1001 : Congestion index: top1 = 70.63, top5 = 56.25, top10 = 48.13, top15 = 43.13.
PHY-3001 : End congestion estimation;  4.612924s wall, 5.234375s user + 0.031250s system = 5.265625s CPU (114.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6904 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.942259s wall, 0.921875s user + 0.015625s system = 0.937500s CPU (99.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1669): len = 603162, overlap = 0
PHY-3002 : Step(1670): len = 603162, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42776e+06, over cnt = 39(0%), over = 39, worst = 1
PHY-1002 : len = 1.42784e+06, over cnt = 29(0%), over = 29, worst = 1
PHY-1002 : len = 1.42778e+06, over cnt = 23(0%), over = 23, worst = 1
PHY-1002 : len = 1.42644e+06, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 1.42553e+06, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End global iterations;  0.780046s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (100.2%)

PHY-1001 : Congestion index: top1 = 70.00, top5 = 56.88, top10 = 47.50, top15 = 43.13.
PHY-3001 : End congestion estimation;  1.498949s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (100.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6904 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.659045s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (101.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000926474
PHY-3002 : Step(1671): len = 603140, overlap = 0
PHY-3002 : Step(1672): len = 603140, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011441s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 603162, Over = 0
PHY-3001 : End spreading;  0.023003s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.9%)

PHY-3001 : Final: Len = 603162, Over = 0
PHY-3001 : End incremental placement;  8.343216s wall, 9.062500s user + 0.296875s system = 9.359375s CPU (112.2%)

OPT-1001 : End high-fanout net optimization;  15.078188s wall, 16.656250s user + 0.656250s system = 17.312500s CPU (114.8%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43412e+06, over cnt = 254(0%), over = 291, worst = 3
PHY-1002 : len = 1.43506e+06, over cnt = 158(0%), over = 172, worst = 2
PHY-1002 : len = 1.43475e+06, over cnt = 106(0%), over = 110, worst = 2
PHY-1002 : len = 1.4329e+06, over cnt = 67(0%), over = 68, worst = 2
PHY-1002 : len = 1.4269e+06, over cnt = 39(0%), over = 39, worst = 1
PHY-1001 : End global iterations;  1.464313s wall, 2.078125s user + 0.062500s system = 2.140625s CPU (146.2%)

PHY-1001 : Congestion index: top1 = 70.63, top5 = 56.25, top10 = 48.75, top15 = 43.13.
OPT-1001 : End congestion update;  2.338358s wall, 3.000000s user + 0.062500s system = 3.062500s CPU (131.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6904 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.533329s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (108.4%)

OPT-1001 : Start: WNS 1526 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3298 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3321 instances, 3263 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Initial: Len = 605491, Over = 0
PHY-3001 : End spreading;  0.037780s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (124.1%)

PHY-3001 : Final: Len = 605491, Over = 0
PHY-3001 : End incremental legalization;  0.378366s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (103.2%)

OPT-1001 : Iter 1: improved WNS 2159 TNS 0 NUM_FEPS 0 with 12 cells processed and 3515 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3298 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3321 instances, 3263 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Initial: Len = 606325, Over = 0
PHY-3001 : End spreading;  0.038606s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (80.9%)

PHY-3001 : Final: Len = 606325, Over = 0
PHY-3001 : End incremental legalization;  0.390551s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (104.0%)

OPT-1001 : Iter 2: improved WNS 2568 TNS 0 NUM_FEPS 0 with 4 cells processed and 2734 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3298 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3321 instances, 3263 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Initial: Len = 608553, Over = 0
PHY-3001 : End spreading;  0.030672s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (152.8%)

PHY-3001 : Final: Len = 608553, Over = 0
PHY-3001 : End incremental legalization;  0.301255s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (134.9%)

OPT-1001 : Iter 3: improved WNS 2857 TNS 0 NUM_FEPS 0 with 10 cells processed and 4025 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3298 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3321 instances, 3263 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Initial: Len = 611075, Over = 0
PHY-3001 : End spreading;  0.036856s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (127.2%)

PHY-3001 : Final: Len = 611075, Over = 0
PHY-3001 : End incremental legalization;  0.330305s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (123.0%)

OPT-1001 : Iter 4: improved WNS 3041 TNS 0 NUM_FEPS 0 with 8 cells processed and 3519 slack improved
OPT-1001 : End path based optimization;  13.727360s wall, 14.656250s user + 0.265625s system = 14.921875s CPU (108.7%)

OPT-1001 : End physical optimization;  28.816718s wall, 31.312500s user + 0.921875s system = 32.234375s CPU (111.9%)

RUN-1003 : finish command "place" in  106.054540s wall, 159.078125s user + 21.609375s system = 180.687500s CPU (170.4%)

RUN-1004 : used memory is 1204 MB, reserved memory is 1302 MB, peak memory is 1756 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Utilization Statistics
#lut                     6170   out of  19600   31.48%
#reg                     1521   out of  19600    7.76%
#le                      6174
  #lut only              4653   out of   6174   75.36%
  #reg only                 4   out of   6174    0.06%
  #lut&reg               1517   out of   6174   24.57%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       20   out of    188   10.64%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]        INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]        INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]        INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]        INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk      INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]       OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    LED[6]       OUTPUT        E16        LVCMOS33           8            NONE       NONE    
    LED[5]       OUTPUT        E13        LVCMOS33           8            NONE       NONE    
    LED[4]       OUTPUT        C16        LVCMOS33           8            NONE       NONE    
    LED[3]       OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    LED[2]       OUTPUT        B16        LVCMOS33           8            NONE       NONE    
    LED[1]       OUTPUT        B15        LVCMOS33           8            NONE       NONE    
    LED[0]       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
    Row[3]       OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]       OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]       OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]       OUTPUT        E10        LVCMOS33           8            NONE       OREG    
    SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6174  |6096   |74     |1525   |32     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3323 instances
RUN-1001 : 1634 mslices, 1629 lslices, 20 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6906 nets
RUN-1001 : 2644 nets have 2 pins
RUN-1001 : 2976 nets have [3 - 5] pins
RUN-1001 : 725 nets have [6 - 10] pins
RUN-1001 : 307 nets have [11 - 20] pins
RUN-1001 : 252 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.4436e+06, over cnt = 258(0%), over = 301, worst = 2
PHY-1002 : len = 1.44457e+06, over cnt = 154(0%), over = 172, worst = 2
PHY-1002 : len = 1.44326e+06, over cnt = 76(0%), over = 82, worst = 2
PHY-1002 : len = 1.44069e+06, over cnt = 49(0%), over = 55, worst = 2
PHY-1002 : len = 1.42426e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.745789s wall, 2.671875s user + 0.046875s system = 2.718750s CPU (155.7%)

PHY-1001 : Congestion index: top1 = 68.75, top5 = 55.63, top10 = 48.13, top15 = 43.75.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6904 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 25 out of 6906 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6904 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 622 to 6
PHY-1001 : End pin swap;  0.869916s wall, 0.859375s user + 0.015625s system = 0.875000s CPU (100.6%)

PHY-1001 : End global routing;  7.604948s wall, 8.531250s user + 0.109375s system = 8.640625s CPU (113.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 75880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.220017s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (106.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 98528, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 1.810470s wall, 1.750000s user + 0.000000s system = 1.750000s CPU (96.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 98424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.011883s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (131.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 98% nets.
PHY-1002 : len = 1.11636e+06, over cnt = 661(0%), over = 667, worst = 2
PHY-1001 : End Routed; 65.496187s wall, 95.937500s user + 1.390625s system = 97.328125s CPU (148.6%)

PHY-1001 : Update timing.....
PHY-1001 : 2840/6819(41%) critical/total net(s), WNS -3.344ns, TNS -584.836ns, False end point 563.
PHY-1001 : End update timing;  2.390726s wall, 2.437500s user + 0.015625s system = 2.453125s CPU (102.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.12282e+06, over cnt = 220(0%), over = 222, worst = 2
PHY-1001 : End DR Iter 1; 4.205186s wall, 5.562500s user + 0.359375s system = 5.921875s CPU (140.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.12445e+06, over cnt = 96(0%), over = 97, worst = 2
PHY-1001 : End DR Iter 2; 1.049341s wall, 1.265625s user + 0.062500s system = 1.328125s CPU (126.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.12566e+06, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 3; 0.767912s wall, 0.812500s user + 0.109375s system = 0.921875s CPU (120.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.12589e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.12589e+06
PHY-1001 : End DR Iter 4; 0.241038s wall, 0.296875s user + 0.171875s system = 0.468750s CPU (194.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  83.685102s wall, 116.312500s user + 3.625000s system = 119.937500s CPU (143.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  92.214945s wall, 125.703125s user + 3.875000s system = 129.578125s CPU (140.5%)

RUN-1004 : used memory is 1287 MB, reserved memory is 1385 MB, peak memory is 1756 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Utilization Statistics
#lut                     6170   out of  19600   31.48%
#reg                     1521   out of  19600    7.76%
#le                      6174
  #lut only              4653   out of   6174   75.36%
  #reg only                 4   out of   6174    0.06%
  #lut&reg               1517   out of   6174   24.57%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       20   out of    188   10.64%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]        INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]        INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]        INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]        INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk      INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]       OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    LED[6]       OUTPUT        E16        LVCMOS33           8            NONE       NONE    
    LED[5]       OUTPUT        E13        LVCMOS33           8            NONE       NONE    
    LED[4]       OUTPUT        C16        LVCMOS33           8            NONE       NONE    
    LED[3]       OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    LED[2]       OUTPUT        B16        LVCMOS33           8            NONE       NONE    
    LED[1]       OUTPUT        B15        LVCMOS33           8            NONE       NONE    
    LED[0]       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
    Row[3]       OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]       OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]       OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]       OUTPUT        E10        LVCMOS33           8            NONE       OREG    
    SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6174  |6096   |74     |1525   |32     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       2624  
    #2         2       1893  
    #3         3       675   
    #4         4       408   
    #5        5-10     779   
    #6       11-50     486   
    #7       51-100     16   
  Average     3.91           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1002 : start command "download -bit ..\..\Anlogic_M0\M0 Experiments\Experiments\Task4\TD\Task4.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../Anlogic_M0/M0 Experiments/Experiments/Task4/TD/Task4.bit"
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  6.511802s wall, 8.000000s user + 1.250000s system = 9.250000s CPU (142.0%)

RUN-1004 : used memory is 1294 MB, reserved memory is 1391 MB, peak memory is 1756 MB
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 35231, tnet num: 6904, tinst num: 3321, tnode num: 39554, tedge num: 59772.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.654532s wall, 1.828125s user + 0.046875s system = 1.875000s CPU (113.3%)

RUN-1004 : used memory is 1361 MB, reserved memory is 1445 MB, peak memory is 1756 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 6904 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 1. Number of clock nets = 3 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
	LED_Interface/light_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  3.275026s wall, 3.531250s user + 0.125000s system = 3.656250s CPU (111.6%)

RUN-1004 : used memory is 1756 MB, reserved memory is 1845 MB, peak memory is 1756 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:101000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.210447s wall, 10.546875s user + 0.265625s system = 10.812500s CPU (150.0%)

RUN-1004 : used memory is 1881 MB, reserved memory is 1970 MB, peak memory is 1881 MB
BIT-1002 : Init instances completely, inst num: 3323
BIT-1002 : Init pips with 8 threads.
RUN-1003 : finish command "download -bit ..\..\Anlogic_M0\M0 Experiments\Experiments\Task4\TD\Task4.bit -mode jtag -spd 6 -sec 64 -cable 0" in  13.833815s wall, 38.890625s user + 0.562500s system = 39.453125s CPU (285.2%)

RUN-1004 : used memory is 1884 MB, reserved memory is 1973 MB, peak memory is 1926 MB
GUI-1001 : Download success!
BIT-1002 : Init pips completely, net num: 6906, pip num: 87605
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2831 valid insts, and 230038 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:101000000000000000000000" in  17.642590s wall, 115.375000s user + 0.359375s system = 115.734375s CPU (656.0%)

RUN-1004 : used memory is 1755 MB, reserved memory is 1843 MB, peak memory is 1926 MB
RUN-1002 : start command "download -bit ..\..\Anlogic_M0\M0 Experiments\Experiments\Task4\TD\Task4.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../Anlogic_M0/M0 Experiments/Experiments/Task4/TD/Task4.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../Anlogic_M0/M0 Experiments/Experiments/Task4/TD/Task4.bit" in  2.132639s wall, 2.156250s user + 0.062500s system = 2.218750s CPU (104.0%)

RUN-1004 : used memory is 1789 MB, reserved memory is 1877 MB, peak memory is 1926 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.941907s wall, 0.437500s user + 0.187500s system = 0.625000s CPU (9.0%)

RUN-1004 : used memory is 1811 MB, reserved memory is 1900 MB, peak memory is 1926 MB
RUN-1003 : finish command "download -bit ..\..\Anlogic_M0\M0 Experiments\Experiments\Task4\TD\Task4.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.714395s wall, 2.890625s user + 0.296875s system = 3.187500s CPU (32.8%)

RUN-1004 : used memory is 1769 MB, reserved memory is 1858 MB, peak memory is 1926 MB
GUI-1001 : Download success!
PRG-9505 ERROR: USB device open error, please re-connect the USB cable!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  2.416932s wall, 2.203125s user + 0.328125s system = 2.531250s CPU (104.7%)

RUN-1004 : used memory is 358 MB, reserved memory is 1892 MB, peak memory is 1926 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.941253s wall, 0.609375s user + 0.453125s system = 1.062500s CPU (15.3%)

RUN-1004 : used memory is 387 MB, reserved memory is 1900 MB, peak memory is 1926 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.965450s wall, 3.031250s user + 0.781250s system = 3.812500s CPU (38.3%)

RUN-1004 : used memory is 346 MB, reserved memory is 1857 MB, peak memory is 1926 MB
GUI-1001 : Download success!
PRG-9505 ERROR: USB device open error, please re-connect the USB cable!
PRG-9505 ERROR: USB device open error, please re-connect the USB cable!
PRG-9505 ERROR: USB device open error, please re-connect the USB cable!
PRG-9500 ERROR: USB Error: read data failed

PRG-9505 ERROR: USB device open error, please re-connect the USB cable!
PRG-9505 ERROR: USB device open error, please re-connect the USB cable!
PRG-9505 ERROR: USB device open error, please re-connect the USB cable!
PRG-9500 ERROR: USB Error: read data failed

PRG-9500 ERROR: USB Error: read data failed

PRG-9500 ERROR: USB Error: read data failed

PRG-9500 ERROR: USB Error: read data failed

PRG-9500 ERROR: USB Error: read data failed

PRG-9500 ERROR: USB Error: read data failed

PRG-9500 ERROR: USB Error: read data failed

PRG-9500 ERROR: USB Error: read data failed

PRG-9500 ERROR: USB Error: read data failed

PRG-9500 ERROR: USB Error: read data failed

PRG-9500 ERROR: USB Error: read data failed

PRG-9500 ERROR: USB Error: read data failed

PRG-9500 ERROR: USB Error: read data failed

PRG-9500 ERROR: USB Error: read data failed

PRG-9500 ERROR: USB Error: read data failed

PRG-9500 ERROR: USB Error: read data failed

PRG-9500 ERROR: USB Error: read data failed

PRG-9500 ERROR: USB Error: read data failed

PRG-9500 ERROR: USB Error: read data failed

PRG-9500 ERROR: USB Error: read data failed

PRG-9500 ERROR: USB Error: read data failed

PRG-9500 ERROR: USB Error: read data failed

PRG-9500 ERROR: USB Error: read data failed

PRG-9500 ERROR: USB Error: read data failed

