Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Mar 16 00:12:56 2022
| Host         : AsusP8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_2_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-17  Critical Warning  Non-clocked sequential cell    315         
LUTAR-1    Warning           LUT drives async reset alert   246         
TIMING-18  Warning           Missing input or output delay  13          
TIMING-20  Warning           Non-clocked latch              121         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2571)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (747)
5. checking no_input_delay (3)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2571)
---------------------------
 There are 48 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]_rep/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/CLK_DIV2/ff0/Q_reg/Q (HIGH)

 There are 198 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/CLK_DIV4/ff0/Q_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/MASK_HSCK/ff0/Q_reg/Q (HIGH)

 There are 288 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/MASK_HSCK/ff1/Q_reg/Q (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/r_reg_reg[0]/Q (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/r_reg_reg[1]/Q (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/r_reg_reg[2]/Q (HIGH)

 There are 302 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/r_reg_reg[3]/Q (HIGH)

 There are 302 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/r_reg_reg[4]/Q (HIGH)

 There are 302 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/r_reg_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/X0/X1/Q_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/X1/X1/Q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_2_i/BiDirChannels_0/inst/X1/X20/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg3_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff1/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff2/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff3/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff4/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff5/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff6/Q_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff7/Q_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_axis_tvalid_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m00_data_reg_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[9]/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (747)
--------------------------------------------------
 There are 747 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.111       -0.141                      2                32057        0.049        0.000                      0                32057        3.750        0.000                       0                 10811  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.111       -0.141                      2                31882        0.049        0.000                      0                31882        3.750        0.000                       0                 10811  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               0.957        0.000                      0                  175        0.323        0.000                      0                  175  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.111ns,  Total Violation       -0.141ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.111ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_5/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        4.166ns  (logic 0.825ns (19.805%)  route 3.341ns (80.195%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 12.763 - 10.000 ) 
    Source Clock Delay      (SCD):    3.038ns = ( 8.038 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.744     8.038    design_2_i/BiDirChannels_0/inst/X1/X0/X0/clk0
    SLICE_X27Y36         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDCE (Prop_fdce_C_Q)         0.459     8.497 r  design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/Q
                         net (fo=5, routed)           0.593     9.090    design_2_i/BiDirChannels_0/inst/X1/X0/X0/a
    SLICE_X27Y36         LUT4 (Prop_lut4_I2_O)        0.124     9.214 r  design_2_i/BiDirChannels_0/inst/X1/X0/X0/s00_axis_tready_INST_0/O
                         net (fo=98, routed)          0.759     9.974    design_2_i/axis_stream_txfifo_0/inst/m00_axis_tready
    SLICE_X26Y22         LUT3 (Prop_lut3_I1_O)        0.124    10.098 r  design_2_i/axis_stream_txfifo_0/inst/mem_read_data_valid_reg_i_1/O
                         net (fo=14, routed)          0.464    10.561    design_2_i/axis_stream_txfifo_0/inst/read
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.118    10.679 r  design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_0_i_1/O
                         net (fo=24, routed)          1.524    12.204    design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_0_i_1_n_0
    RAMB36_X3Y4          RAMB36E1                                     r  design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_5/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.584    12.763    design_2_i/axis_stream_txfifo_0/inst/clk
    RAMB36_X3Y4          RAMB36E1                                     r  design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_5/CLKBWRCLK
                         clock pessimism              0.129    12.892    
                         clock uncertainty           -0.154    12.738    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    12.093    design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_5
  -------------------------------------------------------------------
                         required time                         12.093    
                         arrival time                         -12.204    
  -------------------------------------------------------------------
                         slack                                 -0.111    

Slack (VIOLATED) :        -0.030ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_stream_txfifo_0/inst/mem_reg_3_7/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        4.089ns  (logic 0.825ns (20.174%)  route 3.264ns (79.826%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 12.768 - 10.000 ) 
    Source Clock Delay      (SCD):    3.038ns = ( 8.038 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.744     8.038    design_2_i/BiDirChannels_0/inst/X1/X0/X0/clk0
    SLICE_X27Y36         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDCE (Prop_fdce_C_Q)         0.459     8.497 r  design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/Q
                         net (fo=5, routed)           0.593     9.090    design_2_i/BiDirChannels_0/inst/X1/X0/X0/a
    SLICE_X27Y36         LUT4 (Prop_lut4_I2_O)        0.124     9.214 r  design_2_i/BiDirChannels_0/inst/X1/X0/X0/s00_axis_tready_INST_0/O
                         net (fo=98, routed)          0.759     9.974    design_2_i/axis_stream_txfifo_0/inst/m00_axis_tready
    SLICE_X26Y22         LUT3 (Prop_lut3_I1_O)        0.124    10.098 r  design_2_i/axis_stream_txfifo_0/inst/mem_read_data_valid_reg_i_1/O
                         net (fo=14, routed)          0.464    10.561    design_2_i/axis_stream_txfifo_0/inst/read
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.118    10.679 r  design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_0_i_1/O
                         net (fo=24, routed)          1.448    12.127    design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_0_i_1_n_0
    RAMB36_X3Y3          RAMB36E1                                     r  design_2_i/axis_stream_txfifo_0/inst/mem_reg_3_7/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.589    12.768    design_2_i/axis_stream_txfifo_0/inst/clk
    RAMB36_X3Y3          RAMB36E1                                     r  design_2_i/axis_stream_txfifo_0/inst/mem_reg_3_7/CLKBWRCLK
                         clock pessimism              0.129    12.897    
                         clock uncertainty           -0.154    12.743    
    RAMB36_X3Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    12.098    design_2_i/axis_stream_txfifo_0/inst/mem_reg_3_7
  -------------------------------------------------------------------
                         required time                         12.098    
                         arrival time                         -12.127    
  -------------------------------------------------------------------
                         slack                                 -0.030    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_stream_txfifo_0/inst/mem_reg_3_1/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        4.165ns  (logic 0.825ns (19.810%)  route 3.340ns (80.190%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 12.797 - 10.000 ) 
    Source Clock Delay      (SCD):    3.038ns = ( 8.038 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.744     8.038    design_2_i/BiDirChannels_0/inst/X1/X0/X0/clk0
    SLICE_X27Y36         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDCE (Prop_fdce_C_Q)         0.459     8.497 r  design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/Q
                         net (fo=5, routed)           0.593     9.090    design_2_i/BiDirChannels_0/inst/X1/X0/X0/a
    SLICE_X27Y36         LUT4 (Prop_lut4_I2_O)        0.124     9.214 r  design_2_i/BiDirChannels_0/inst/X1/X0/X0/s00_axis_tready_INST_0/O
                         net (fo=98, routed)          0.759     9.974    design_2_i/axis_stream_txfifo_0/inst/m00_axis_tready
    SLICE_X26Y22         LUT3 (Prop_lut3_I1_O)        0.124    10.098 r  design_2_i/axis_stream_txfifo_0/inst/mem_read_data_valid_reg_i_1/O
                         net (fo=14, routed)          0.464    10.561    design_2_i/axis_stream_txfifo_0/inst/read
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.118    10.679 r  design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_0_i_1/O
                         net (fo=24, routed)          1.523    12.203    design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_0_i_1_n_0
    RAMB36_X0Y7          RAMB36E1                                     r  design_2_i/axis_stream_txfifo_0/inst/mem_reg_3_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.618    12.797    design_2_i/axis_stream_txfifo_0/inst/clk
    RAMB36_X0Y7          RAMB36E1                                     r  design_2_i/axis_stream_txfifo_0/inst/mem_reg_3_1/CLKBWRCLK
                         clock pessimism              0.230    13.026    
                         clock uncertainty           -0.154    12.872    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    12.227    design_2_i/axis_stream_txfifo_0/inst/mem_reg_3_1
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                         -12.203    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_stream_txfifo_0/inst/mem_reg_3_3/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        4.082ns  (logic 0.825ns (20.211%)  route 3.257ns (79.789%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    3.038ns = ( 8.038 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.744     8.038    design_2_i/BiDirChannels_0/inst/X1/X0/X0/clk0
    SLICE_X27Y36         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDCE (Prop_fdce_C_Q)         0.459     8.497 r  design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/Q
                         net (fo=5, routed)           0.593     9.090    design_2_i/BiDirChannels_0/inst/X1/X0/X0/a
    SLICE_X27Y36         LUT4 (Prop_lut4_I2_O)        0.124     9.214 r  design_2_i/BiDirChannels_0/inst/X1/X0/X0/s00_axis_tready_INST_0/O
                         net (fo=98, routed)          0.759     9.974    design_2_i/axis_stream_txfifo_0/inst/m00_axis_tready
    SLICE_X26Y22         LUT3 (Prop_lut3_I1_O)        0.124    10.098 r  design_2_i/axis_stream_txfifo_0/inst/mem_read_data_valid_reg_i_1/O
                         net (fo=14, routed)          0.464    10.561    design_2_i/axis_stream_txfifo_0/inst/read
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.118    10.679 r  design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_0_i_1/O
                         net (fo=24, routed)          1.441    12.120    design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_0_i_1_n_0
    RAMB36_X2Y0          RAMB36E1                                     r  design_2_i/axis_stream_txfifo_0/inst/mem_reg_3_3/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.539    12.718    design_2_i/axis_stream_txfifo_0/inst/clk
    RAMB36_X2Y0          RAMB36E1                                     r  design_2_i/axis_stream_txfifo_0/inst/mem_reg_3_3/CLKBWRCLK
                         clock pessimism              0.230    12.947    
                         clock uncertainty           -0.154    12.793    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    12.148    design_2_i/axis_stream_txfifo_0/inst/mem_reg_3_3
  -------------------------------------------------------------------
                         required time                         12.148    
                         arrival time                         -12.120    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.066ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_stream_txfifo_0/inst/mem_reg_3_0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        4.042ns  (logic 0.825ns (20.409%)  route 3.217ns (79.591%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.038ns = ( 8.038 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.744     8.038    design_2_i/BiDirChannels_0/inst/X1/X0/X0/clk0
    SLICE_X27Y36         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDCE (Prop_fdce_C_Q)         0.459     8.497 r  design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/Q
                         net (fo=5, routed)           0.593     9.090    design_2_i/BiDirChannels_0/inst/X1/X0/X0/a
    SLICE_X27Y36         LUT4 (Prop_lut4_I2_O)        0.124     9.214 r  design_2_i/BiDirChannels_0/inst/X1/X0/X0/s00_axis_tready_INST_0/O
                         net (fo=98, routed)          0.759     9.974    design_2_i/axis_stream_txfifo_0/inst/m00_axis_tready
    SLICE_X26Y22         LUT3 (Prop_lut3_I1_O)        0.124    10.098 r  design_2_i/axis_stream_txfifo_0/inst/mem_read_data_valid_reg_i_1/O
                         net (fo=14, routed)          0.464    10.561    design_2_i/axis_stream_txfifo_0/inst/read
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.118    10.679 r  design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_0_i_1/O
                         net (fo=24, routed)          1.401    12.080    design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_0_i_1_n_0
    RAMB36_X2Y8          RAMB36E1                                     r  design_2_i/axis_stream_txfifo_0/inst/mem_reg_3_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.537    12.716    design_2_i/axis_stream_txfifo_0/inst/clk
    RAMB36_X2Y8          RAMB36E1                                     r  design_2_i/axis_stream_txfifo_0/inst/mem_reg_3_0/CLKBWRCLK
                         clock pessimism              0.230    12.945    
                         clock uncertainty           -0.154    12.791    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    12.146    design_2_i/axis_stream_txfifo_0/inst/mem_reg_3_0
  -------------------------------------------------------------------
                         required time                         12.146    
                         arrival time                         -12.080    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_stream_txfifo_0/inst/mem_reg_3_2/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        4.109ns  (logic 0.825ns (20.078%)  route 3.284ns (79.922%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 12.799 - 10.000 ) 
    Source Clock Delay      (SCD):    3.038ns = ( 8.038 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.744     8.038    design_2_i/BiDirChannels_0/inst/X1/X0/X0/clk0
    SLICE_X27Y36         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDCE (Prop_fdce_C_Q)         0.459     8.497 r  design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/Q
                         net (fo=5, routed)           0.593     9.090    design_2_i/BiDirChannels_0/inst/X1/X0/X0/a
    SLICE_X27Y36         LUT4 (Prop_lut4_I2_O)        0.124     9.214 r  design_2_i/BiDirChannels_0/inst/X1/X0/X0/s00_axis_tready_INST_0/O
                         net (fo=98, routed)          0.759     9.974    design_2_i/axis_stream_txfifo_0/inst/m00_axis_tready
    SLICE_X26Y22         LUT3 (Prop_lut3_I1_O)        0.124    10.098 r  design_2_i/axis_stream_txfifo_0/inst/mem_read_data_valid_reg_i_1/O
                         net (fo=14, routed)          0.464    10.561    design_2_i/axis_stream_txfifo_0/inst/read
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.118    10.679 r  design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_0_i_1/O
                         net (fo=24, routed)          1.468    12.147    design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_0_i_1_n_0
    RAMB36_X1Y8          RAMB36E1                                     r  design_2_i/axis_stream_txfifo_0/inst/mem_reg_3_2/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.620    12.799    design_2_i/axis_stream_txfifo_0/inst/clk
    RAMB36_X1Y8          RAMB36E1                                     r  design_2_i/axis_stream_txfifo_0/inst/mem_reg_3_2/CLKBWRCLK
                         clock pessimism              0.230    13.028    
                         clock uncertainty           -0.154    12.874    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    12.229    design_2_i/axis_stream_txfifo_0/inst/mem_reg_3_2
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                         -12.147    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        4.034ns  (logic 0.825ns (20.450%)  route 3.209ns (79.550%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    3.038ns = ( 8.038 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.744     8.038    design_2_i/BiDirChannels_0/inst/X1/X0/X0/clk0
    SLICE_X27Y36         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDCE (Prop_fdce_C_Q)         0.459     8.497 r  design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/Q
                         net (fo=5, routed)           0.593     9.090    design_2_i/BiDirChannels_0/inst/X1/X0/X0/a
    SLICE_X27Y36         LUT4 (Prop_lut4_I2_O)        0.124     9.214 r  design_2_i/BiDirChannels_0/inst/X1/X0/X0/s00_axis_tready_INST_0/O
                         net (fo=98, routed)          0.759     9.974    design_2_i/axis_stream_txfifo_0/inst/m00_axis_tready
    SLICE_X26Y22         LUT3 (Prop_lut3_I1_O)        0.124    10.098 r  design_2_i/axis_stream_txfifo_0/inst/mem_read_data_valid_reg_i_1/O
                         net (fo=14, routed)          0.464    10.561    design_2_i/axis_stream_txfifo_0/inst/read
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.118    10.679 r  design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_0_i_1/O
                         net (fo=24, routed)          1.393    12.072    design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_0_i_1_n_0
    RAMB36_X0Y5          RAMB36E1                                     r  design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.608    12.787    design_2_i/axis_stream_txfifo_0/inst/clk
    RAMB36_X0Y5          RAMB36E1                                     r  design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_0/CLKBWRCLK
                         clock pessimism              0.230    13.016    
                         clock uncertainty           -0.154    12.862    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    12.217    design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_0
  -------------------------------------------------------------------
                         required time                         12.217    
                         arrival time                         -12.072    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_7/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        4.043ns  (logic 0.825ns (20.406%)  route 3.218ns (79.594%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 12.801 - 10.000 ) 
    Source Clock Delay      (SCD):    3.038ns = ( 8.038 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.744     8.038    design_2_i/BiDirChannels_0/inst/X1/X0/X0/clk0
    SLICE_X27Y36         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDCE (Prop_fdce_C_Q)         0.459     8.497 r  design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/Q
                         net (fo=5, routed)           0.593     9.090    design_2_i/BiDirChannels_0/inst/X1/X0/X0/a
    SLICE_X27Y36         LUT4 (Prop_lut4_I2_O)        0.124     9.214 r  design_2_i/BiDirChannels_0/inst/X1/X0/X0/s00_axis_tready_INST_0/O
                         net (fo=98, routed)          0.759     9.974    design_2_i/axis_stream_txfifo_0/inst/m00_axis_tready
    SLICE_X26Y22         LUT3 (Prop_lut3_I1_O)        0.124    10.098 r  design_2_i/axis_stream_txfifo_0/inst/mem_read_data_valid_reg_i_1/O
                         net (fo=14, routed)          0.464    10.561    design_2_i/axis_stream_txfifo_0/inst/read
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.118    10.679 r  design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_0_i_1/O
                         net (fo=24, routed)          1.402    12.081    design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_0_i_1_n_0
    RAMB36_X1Y0          RAMB36E1                                     r  design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_7/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.622    12.801    design_2_i/axis_stream_txfifo_0/inst/clk
    RAMB36_X1Y0          RAMB36E1                                     r  design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_7/CLKBWRCLK
                         clock pessimism              0.230    13.030    
                         clock uncertainty           -0.154    12.876    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    12.231    design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_7
  -------------------------------------------------------------------
                         required time                         12.231    
                         arrival time                         -12.081    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_stream_txfifo_0/inst/mem_reg_2_7/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.940ns  (logic 0.825ns (20.940%)  route 3.115ns (79.060%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.038ns = ( 8.038 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.744     8.038    design_2_i/BiDirChannels_0/inst/X1/X0/X0/clk0
    SLICE_X27Y36         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDCE (Prop_fdce_C_Q)         0.459     8.497 r  design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/Q
                         net (fo=5, routed)           0.593     9.090    design_2_i/BiDirChannels_0/inst/X1/X0/X0/a
    SLICE_X27Y36         LUT4 (Prop_lut4_I2_O)        0.124     9.214 r  design_2_i/BiDirChannels_0/inst/X1/X0/X0/s00_axis_tready_INST_0/O
                         net (fo=98, routed)          0.759     9.974    design_2_i/axis_stream_txfifo_0/inst/m00_axis_tready
    SLICE_X26Y22         LUT3 (Prop_lut3_I1_O)        0.124    10.098 r  design_2_i/axis_stream_txfifo_0/inst/mem_read_data_valid_reg_i_1/O
                         net (fo=14, routed)          0.464    10.561    design_2_i/axis_stream_txfifo_0/inst/read
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.118    10.679 r  design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_0_i_1/O
                         net (fo=24, routed)          1.298    11.978    design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_0_i_1_n_0
    RAMB36_X2Y1          RAMB36E1                                     r  design_2_i/axis_stream_txfifo_0/inst/mem_reg_2_7/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.538    12.717    design_2_i/axis_stream_txfifo_0/inst/clk
    RAMB36_X2Y1          RAMB36E1                                     r  design_2_i/axis_stream_txfifo_0/inst/mem_reg_2_7/CLKBWRCLK
                         clock pessimism              0.230    12.946    
                         clock uncertainty           -0.154    12.792    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    12.147    design_2_i/axis_stream_txfifo_0/inst/mem_reg_2_7
  -------------------------------------------------------------------
                         required time                         12.147    
                         arrival time                         -11.978    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_stream_txfifo_0/inst/mem_reg_3_6/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        4.015ns  (logic 0.825ns (20.547%)  route 3.190ns (79.453%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 12.799 - 10.000 ) 
    Source Clock Delay      (SCD):    3.038ns = ( 8.038 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.744     8.038    design_2_i/BiDirChannels_0/inst/X1/X0/X0/clk0
    SLICE_X27Y36         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDCE (Prop_fdce_C_Q)         0.459     8.497 r  design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/Q
                         net (fo=5, routed)           0.593     9.090    design_2_i/BiDirChannels_0/inst/X1/X0/X0/a
    SLICE_X27Y36         LUT4 (Prop_lut4_I2_O)        0.124     9.214 r  design_2_i/BiDirChannels_0/inst/X1/X0/X0/s00_axis_tready_INST_0/O
                         net (fo=98, routed)          0.759     9.974    design_2_i/axis_stream_txfifo_0/inst/m00_axis_tready
    SLICE_X26Y22         LUT3 (Prop_lut3_I1_O)        0.124    10.098 r  design_2_i/axis_stream_txfifo_0/inst/mem_read_data_valid_reg_i_1/O
                         net (fo=14, routed)          0.464    10.561    design_2_i/axis_stream_txfifo_0/inst/read
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.118    10.679 r  design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_0_i_1/O
                         net (fo=24, routed)          1.374    12.053    design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_0_i_1_n_0
    RAMB36_X0Y2          RAMB36E1                                     r  design_2_i/axis_stream_txfifo_0/inst/mem_reg_3_6/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.620    12.799    design_2_i/axis_stream_txfifo_0/inst/clk
    RAMB36_X0Y2          RAMB36E1                                     r  design_2_i/axis_stream_txfifo_0/inst/mem_reg_3_6/CLKBWRCLK
                         clock pessimism              0.230    13.028    
                         clock uncertainty           -0.154    12.874    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    12.229    design_2_i/axis_stream_txfifo_0/inst/mem_reg_3_6
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                         -12.053    
  -------------------------------------------------------------------
                         slack                                  0.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1070]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1070]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.180%)  route 0.249ns (63.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       0.557     0.893    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/aclk
    SLICE_X39Y51         FDRE                                         r  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1070]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1070]/Q
                         net (fo=2, routed)           0.249     1.282    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/Q[12]
    SLICE_X35Y49         FDRE                                         r  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1070]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       0.831     1.197    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/aclk
    SLICE_X35Y49         FDRE                                         r  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1070]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.066     1.233    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1070]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.389%)  route 0.128ns (47.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       0.578     0.914    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X65Y59         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[0]/Q
                         net (fo=2, routed)           0.128     1.183    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[0]
    SLICE_X62Y59         SRL16E                                       r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       0.847     1.213    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X62Y59         SRL16E                                       r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4/CLK
                         clock pessimism             -0.264     0.949    
    SLICE_X62Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.132    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][79]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (50.980%)  route 0.201ns (49.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       0.552     0.888    design_2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y55         FDRE                                         r  design_2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[79]/Q
                         net (fo=1, routed)           0.201     1.253    design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_mux_payld/s_sc_payld[91]
    SLICE_X47Y55         LUT3 (Prop_lut3_I2_O)        0.045     1.298 r  design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_mux_payld/gen_pipe[1].pipe[1][79]_i_1/O
                         net (fo=1, routed)           0.000     1.298    design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/pipe[0][18]
    SLICE_X47Y55         FDRE                                         r  design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       0.824     1.190    design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X47Y55         FDRE                                         r  design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][79]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y55         FDRE (Hold_fdre_C_D)         0.091     1.246    design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][79]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1075]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1075]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.687%)  route 0.221ns (63.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       0.556     0.892    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X48Y50         FDRE                                         r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1075]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1075]/Q
                         net (fo=2, routed)           0.221     1.241    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1144]_0[17]
    SLICE_X44Y46         FDRE                                         r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1075]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       0.829     1.195    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X44Y46         FDRE                                         r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1075]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X44Y46         FDRE (Hold_fdre_C_D)         0.022     1.187    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1075]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][97]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.690%)  route 0.203ns (49.310%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       0.551     0.887    design_2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y57         FDRE                                         r  design_2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[97]/Q
                         net (fo=1, routed)           0.203     1.254    design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_mux_payld/s_sc_payld[103]
    SLICE_X47Y57         LUT3 (Prop_lut3_I2_O)        0.045     1.299 r  design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_mux_payld/gen_pipe[1].pipe[1][97]_i_1/O
                         net (fo=1, routed)           0.000     1.299    design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/pipe[0][30]
    SLICE_X47Y57         FDRE                                         r  design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       0.823     1.189    design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X47Y57         FDRE                                         r  design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][97]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X47Y57         FDRE (Hold_fdre_C_D)         0.091     1.245    design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][97]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_2_i/Switch_Fabric/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Switch_Fabric/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.732%)  route 0.223ns (61.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       0.559     0.895    design_2_i/Switch_Fabric/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X33Y99         FDRE                                         r  design_2_i/Switch_Fabric/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_2_i/Switch_Fabric/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/Q
                         net (fo=99, routed)          0.223     1.259    design_2_i/Switch_Fabric/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0
    SLICE_X33Y100        FDRE                                         r  design_2_i/Switch_Fabric/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       0.912     1.278    design_2_i/Switch_Fabric/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X33Y100        FDRE                                         r  design_2_i/Switch_Fabric/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[39]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.204    design_2_i/Switch_Fabric/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_2_i/Switch_Fabric/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Switch_Fabric/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.732%)  route 0.223ns (61.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       0.559     0.895    design_2_i/Switch_Fabric/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X33Y99         FDRE                                         r  design_2_i/Switch_Fabric/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_2_i/Switch_Fabric/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/Q
                         net (fo=99, routed)          0.223     1.259    design_2_i/Switch_Fabric/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0
    SLICE_X33Y100        FDRE                                         r  design_2_i/Switch_Fabric/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       0.912     1.278    design_2_i/Switch_Fabric/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X33Y100        FDRE                                         r  design_2_i/Switch_Fabric/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[3]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.204    design_2_i/Switch_Fabric/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_2_i/Switch_Fabric/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Switch_Fabric/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.732%)  route 0.223ns (61.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       0.559     0.895    design_2_i/Switch_Fabric/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X33Y99         FDRE                                         r  design_2_i/Switch_Fabric/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_2_i/Switch_Fabric/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/Q
                         net (fo=99, routed)          0.223     1.259    design_2_i/Switch_Fabric/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0
    SLICE_X33Y100        FDRE                                         r  design_2_i/Switch_Fabric/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       0.912     1.278    design_2_i/Switch_Fabric/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X33Y100        FDRE                                         r  design_2_i/Switch_Fabric/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[46]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.204    design_2_i/Switch_Fabric/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_2_i/Switch_Fabric/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Switch_Fabric/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.732%)  route 0.223ns (61.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       0.559     0.895    design_2_i/Switch_Fabric/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X33Y99         FDRE                                         r  design_2_i/Switch_Fabric/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_2_i/Switch_Fabric/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/Q
                         net (fo=99, routed)          0.223     1.259    design_2_i/Switch_Fabric/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0
    SLICE_X33Y100        FDRE                                         r  design_2_i/Switch_Fabric/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       0.912     1.278    design_2_i/Switch_Fabric/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X33Y100        FDRE                                         r  design_2_i/Switch_Fabric/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[4]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.204    design_2_i/Switch_Fabric/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.557%)  route 0.231ns (58.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       0.586     0.922    design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X66Y49         FDRE                                         r  design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.164     1.086 r  design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[19]/Q
                         net (fo=1, routed)           0.231     1.316    design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/reg2[19]
    SLICE_X66Y50         FDRE                                         r  design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       0.849     1.215    design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X66Y50         FDRE                                         r  design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[19]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X66Y50         FDRE (Hold_fdre_C_D)         0.076     1.261    design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y5   design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y3   design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y6   design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7   design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y5   design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y4   design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y7   design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y0   design_2_i/axis_stream_txfifo_0/inst/mem_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y1   design_2_i/axis_stream_txfifo_0/inst/mem_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4   design_2_i/axis_stream_txfifo_0/inst/mem_reg_2_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y76  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y76  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y76  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y76  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y76  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y76  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y76  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y76  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y76  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y76  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y76  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y76  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y76  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y76  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y76  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y76  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y76  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y76  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y76  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y76  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.323ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 0.718ns (21.059%)  route 2.691ns (78.941%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 7.746 - 5.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.645     2.939    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y84         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.419     3.358 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=99, routed)          1.208     4.566    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]_0[7]
    SLICE_X31Y73         LUT2 (Prop_lut2_I0_O)        0.299     4.865 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/out_clock_int_i_2/O
                         net (fo=72, routed)          1.483     6.348    design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg_0
    SLICE_X27Y36         FDCE                                         f  design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.567     7.747    design_2_i/BiDirChannels_0/inst/X1/X0/X0/clk0
    SLICE_X27Y36         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg/C  (IS_INVERTED)
                         clock pessimism              0.115     7.861    
                         clock uncertainty           -0.154     7.707    
    SLICE_X27Y36         FDCE (Recov_fdce_C_CLR)     -0.402     7.305    design_2_i/BiDirChannels_0/inst/X1/X0/X0/Q_reg
  -------------------------------------------------------------------
                         required time                          7.305    
                         arrival time                          -6.348    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/X1/X0/X1/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 0.718ns (21.059%)  route 2.691ns (78.941%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 7.746 - 5.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.645     2.939    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y84         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.419     3.358 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=99, routed)          1.208     4.566    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]_0[7]
    SLICE_X31Y73         LUT2 (Prop_lut2_I0_O)        0.299     4.865 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/out_clock_int_i_2/O
                         net (fo=72, routed)          1.483     6.348    design_2_i/BiDirChannels_0/inst/X1/X0/X1/Q_reg_0
    SLICE_X27Y36         FDCE                                         f  design_2_i/BiDirChannels_0/inst/X1/X0/X1/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.567     7.747    design_2_i/BiDirChannels_0/inst/X1/X0/X1/clk0
    SLICE_X27Y36         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X0/X1/Q_reg/C  (IS_INVERTED)
                         clock pessimism              0.115     7.861    
                         clock uncertainty           -0.154     7.707    
    SLICE_X27Y36         FDCE (Recov_fdce_C_CLR)     -0.402     7.305    design_2_i/BiDirChannels_0/inst/X1/X0/X1/Q_reg
  -------------------------------------------------------------------
                         required time                          7.305    
                         arrival time                          -6.348    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.718ns (22.529%)  route 2.469ns (77.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 7.631 - 5.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.645     2.939    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y84         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.419     3.358 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=99, routed)          1.208     4.566    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]_0[7]
    SLICE_X31Y73         LUT2 (Prop_lut2_I0_O)        0.299     4.865 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/out_clock_int_i_2/O
                         net (fo=72, routed)          1.261     6.126    design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg_0
    SLICE_X51Y77         FDCE                                         f  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.452     7.631    design_2_i/BiDirChannels_0/inst/X1/X1/X0/clk0
    SLICE_X51Y77         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg/C  (IS_INVERTED)
                         clock pessimism              0.129     7.760    
                         clock uncertainty           -0.154     7.606    
    SLICE_X51Y77         FDCE (Recov_fdce_C_CLR)     -0.402     7.204    design_2_i/BiDirChannels_0/inst/X1/X1/X0/Q_reg
  -------------------------------------------------------------------
                         required time                          7.204    
                         arrival time                          -6.126    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/X1/X1/X1/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.718ns (22.529%)  route 2.469ns (77.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 7.631 - 5.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.645     2.939    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y84         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.419     3.358 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=99, routed)          1.208     4.566    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]_0[7]
    SLICE_X31Y73         LUT2 (Prop_lut2_I0_O)        0.299     4.865 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/out_clock_int_i_2/O
                         net (fo=72, routed)          1.261     6.126    design_2_i/BiDirChannels_0/inst/X1/X1/X1/Q_reg_1
    SLICE_X51Y77         FDCE                                         f  design_2_i/BiDirChannels_0/inst/X1/X1/X1/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.452     7.631    design_2_i/BiDirChannels_0/inst/X1/X1/X1/clk0
    SLICE_X51Y77         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/X1/X1/Q_reg/C  (IS_INVERTED)
                         clock pessimism              0.129     7.760    
                         clock uncertainty           -0.154     7.606    
    SLICE_X51Y77         FDCE (Recov_fdce_C_CLR)     -0.402     7.204    design_2_i/BiDirChannels_0/inst/X1/X1/X1/Q_reg
  -------------------------------------------------------------------
                         required time                          7.204    
                         arrival time                          -6.126    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 0.580ns (10.722%)  route 4.829ns (89.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.652     2.946    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y96         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=265, routed)         3.502     6.904    design_2_i/axis_stream_txfifo_0/inst/rstn
    SLICE_X24Y22         LUT1 (Prop_lut1_I0_O)        0.124     7.028 f  design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1/O
                         net (fo=123, routed)         1.328     8.355    design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1_n_0
    SLICE_X23Y32         FDCE                                         f  design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.570    12.750    design_2_i/axis_stream_txfifo_0/inst/clk
    SLICE_X23Y32         FDCE                                         r  design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[25]/C
                         clock pessimism              0.115    12.864    
                         clock uncertainty           -0.154    12.710    
    SLICE_X23Y32         FDCE (Recov_fdce_C_CLR)     -0.405    12.305    design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         12.305    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 0.580ns (10.722%)  route 4.829ns (89.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.652     2.946    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y96         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=265, routed)         3.502     6.904    design_2_i/axis_stream_txfifo_0/inst/rstn
    SLICE_X24Y22         LUT1 (Prop_lut1_I0_O)        0.124     7.028 f  design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1/O
                         net (fo=123, routed)         1.328     8.355    design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1_n_0
    SLICE_X23Y32         FDCE                                         f  design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.570    12.750    design_2_i/axis_stream_txfifo_0/inst/clk
    SLICE_X23Y32         FDCE                                         r  design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[26]/C
                         clock pessimism              0.115    12.864    
                         clock uncertainty           -0.154    12.710    
    SLICE_X23Y32         FDCE (Recov_fdce_C_CLR)     -0.405    12.305    design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         12.305    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 0.580ns (10.722%)  route 4.829ns (89.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.652     2.946    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y96         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=265, routed)         3.502     6.904    design_2_i/axis_stream_txfifo_0/inst/rstn
    SLICE_X24Y22         LUT1 (Prop_lut1_I0_O)        0.124     7.028 f  design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1/O
                         net (fo=123, routed)         1.328     8.355    design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1_n_0
    SLICE_X23Y32         FDCE                                         f  design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.570    12.750    design_2_i/axis_stream_txfifo_0/inst/clk
    SLICE_X23Y32         FDCE                                         r  design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[27]/C
                         clock pessimism              0.115    12.864    
                         clock uncertainty           -0.154    12.710    
    SLICE_X23Y32         FDCE (Recov_fdce_C_CLR)     -0.405    12.305    design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         12.305    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 0.580ns (10.722%)  route 4.829ns (89.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.652     2.946    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y96         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=265, routed)         3.502     6.904    design_2_i/axis_stream_txfifo_0/inst/rstn
    SLICE_X24Y22         LUT1 (Prop_lut1_I0_O)        0.124     7.028 f  design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1/O
                         net (fo=123, routed)         1.328     8.355    design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1_n_0
    SLICE_X23Y32         FDCE                                         f  design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.570    12.750    design_2_i/axis_stream_txfifo_0/inst/clk
    SLICE_X23Y32         FDCE                                         r  design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[2]/C
                         clock pessimism              0.115    12.864    
                         clock uncertainty           -0.154    12.710    
    SLICE_X23Y32         FDCE (Recov_fdce_C_CLR)     -0.405    12.305    design_2_i/axis_stream_txfifo_0/inst/m02_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.305    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.383ns  (logic 0.580ns (10.774%)  route 4.803ns (89.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.652     2.946    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y96         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=265, routed)         3.502     6.904    design_2_i/axis_stream_txfifo_0/inst/rstn
    SLICE_X24Y22         LUT1 (Prop_lut1_I0_O)        0.124     7.028 f  design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1/O
                         net (fo=123, routed)         1.302     8.329    design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1_n_0
    SLICE_X24Y35         FDCE                                         f  design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.567    12.747    design_2_i/axis_stream_txfifo_0/inst/clk
    SLICE_X24Y35         FDCE                                         r  design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[10]/C
                         clock pessimism              0.115    12.861    
                         clock uncertainty           -0.154    12.707    
    SLICE_X24Y35         FDCE (Recov_fdce_C_CLR)     -0.405    12.302    design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         12.302    
                         arrival time                          -8.329    
  -------------------------------------------------------------------
                         slack                                  3.973    

Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.383ns  (logic 0.580ns (10.774%)  route 4.803ns (89.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.652     2.946    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y96         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=265, routed)         3.502     6.904    design_2_i/axis_stream_txfifo_0/inst/rstn
    SLICE_X24Y22         LUT1 (Prop_lut1_I0_O)        0.124     7.028 f  design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1/O
                         net (fo=123, routed)         1.302     8.329    design_2_i/axis_stream_txfifo_0/inst/m01_data_reg[31]_i_1_n_0
    SLICE_X24Y35         FDCE                                         f  design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.567    12.747    design_2_i/axis_stream_txfifo_0/inst/clk
    SLICE_X24Y35         FDCE                                         r  design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[8]/C
                         clock pessimism              0.115    12.861    
                         clock uncertainty           -0.154    12.707    
    SLICE_X24Y35         FDCE (Recov_fdce_C_CLR)     -0.405    12.302    design_2_i/axis_stream_txfifo_0/inst/m01_data_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         12.302    
                         arrival time                          -8.329    
  -------------------------------------------------------------------
                         slack                                  3.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/X1/CLK_DIV2/ff0/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.227ns (16.019%)  route 1.190ns (83.981%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       0.554     0.890    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y84         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.128     1.018 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=99, routed)          0.527     1.545    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]_0[7]
    SLICE_X31Y73         LUT2 (Prop_lut2_I0_O)        0.099     1.644 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/out_clock_int_i_2/O
                         net (fo=72, routed)          0.663     2.307    design_2_i/BiDirChannels_0/inst/X1/CLK_DIV2/ff0/Q_reg_1
    SLICE_X36Y80         FDCE                                         f  design_2_i/BiDirChannels_0/inst/X1/CLK_DIV2/ff0/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       1.092     1.458    design_2_i/BiDirChannels_0/inst/X1/CLK_DIV_CNTR/s00_axi_aclk
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.056     1.514 r  design_2_i/BiDirChannels_0/inst/X1/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.514    design_2_i/BiDirChannels_0/inst/X1/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X49Y84         MUXF7 (Prop_muxf7_I0_O)      0.078     1.592 r  design_2_i/BiDirChannels_0/inst/X1/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.410     2.002    design_2_i/BiDirChannels_0/inst/X1/CLK_DIV2/ff0/mux_out
    SLICE_X36Y80         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/CLK_DIV2/ff0/Q_reg/C
                         clock pessimism             -0.030     1.972    
    SLICE_X36Y80         FDCE (Remov_fdce_C_CLR)      0.012     1.984    design_2_i/BiDirChannels_0/inst/X1/CLK_DIV2/ff0/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             1.460ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/m00_data_reg_reg[32]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.187ns (11.643%)  route 1.419ns (88.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       0.558     0.894    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y96         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=265, routed)         1.206     2.240    design_2_i/RxFIFO/inst/m00_axis_aresetn
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.046     2.286 f  design_2_i/RxFIFO/inst/m00_data_reg[31]_i_1/O
                         net (fo=33, routed)          0.213     2.500    design_2_i/RxFIFO/inst/m00_data_reg[31]_i_1_n_0
    SLICE_X54Y83         FDCE                                         f  design_2_i/RxFIFO/inst/m00_data_reg_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       0.838     1.204    design_2_i/RxFIFO/inst/m00_axis_aclk
    SLICE_X54Y83         FDCE                                         r  design_2_i/RxFIFO/inst/m00_data_reg_reg[32]/C
                         clock pessimism             -0.035     1.169    
    SLICE_X54Y83         FDCE (Remov_fdce_C_CLR)     -0.129     1.040    design_2_i/RxFIFO/inst/m00_data_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  1.460    

Slack (MET) :             1.460ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/m00_data_reg_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.187ns (11.631%)  route 1.421ns (88.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       0.558     0.894    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y96         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=265, routed)         1.206     2.240    design_2_i/RxFIFO/inst/m00_axis_aresetn
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.046     2.286 f  design_2_i/RxFIFO/inst/m00_data_reg[31]_i_1/O
                         net (fo=33, routed)          0.215     2.501    design_2_i/RxFIFO/inst/m00_data_reg[31]_i_1_n_0
    SLICE_X54Y84         FDCE                                         f  design_2_i/RxFIFO/inst/m00_data_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       0.839     1.205    design_2_i/RxFIFO/inst/m00_axis_aclk
    SLICE_X54Y84         FDCE                                         r  design_2_i/RxFIFO/inst/m00_data_reg_reg[18]/C
                         clock pessimism             -0.035     1.170    
    SLICE_X54Y84         FDCE (Remov_fdce_C_CLR)     -0.129     1.041    design_2_i/RxFIFO/inst/m00_data_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  1.460    

Slack (MET) :             1.460ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/m00_data_reg_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.187ns (11.631%)  route 1.421ns (88.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       0.558     0.894    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y96         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=265, routed)         1.206     2.240    design_2_i/RxFIFO/inst/m00_axis_aresetn
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.046     2.286 f  design_2_i/RxFIFO/inst/m00_data_reg[31]_i_1/O
                         net (fo=33, routed)          0.215     2.501    design_2_i/RxFIFO/inst/m00_data_reg[31]_i_1_n_0
    SLICE_X54Y84         FDCE                                         f  design_2_i/RxFIFO/inst/m00_data_reg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       0.839     1.205    design_2_i/RxFIFO/inst/m00_axis_aclk
    SLICE_X54Y84         FDCE                                         r  design_2_i/RxFIFO/inst/m00_data_reg_reg[25]/C
                         clock pessimism             -0.035     1.170    
    SLICE_X54Y84         FDCE (Remov_fdce_C_CLR)     -0.129     1.041    design_2_i/RxFIFO/inst/m00_data_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  1.460    

Slack (MET) :             1.460ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/m00_data_reg_reg[26]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.187ns (11.631%)  route 1.421ns (88.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       0.558     0.894    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y96         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=265, routed)         1.206     2.240    design_2_i/RxFIFO/inst/m00_axis_aresetn
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.046     2.286 f  design_2_i/RxFIFO/inst/m00_data_reg[31]_i_1/O
                         net (fo=33, routed)          0.215     2.501    design_2_i/RxFIFO/inst/m00_data_reg[31]_i_1_n_0
    SLICE_X54Y84         FDCE                                         f  design_2_i/RxFIFO/inst/m00_data_reg_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       0.839     1.205    design_2_i/RxFIFO/inst/m00_axis_aclk
    SLICE_X54Y84         FDCE                                         r  design_2_i/RxFIFO/inst/m00_data_reg_reg[26]/C
                         clock pessimism             -0.035     1.170    
    SLICE_X54Y84         FDCE (Remov_fdce_C_CLR)     -0.129     1.041    design_2_i/RxFIFO/inst/m00_data_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  1.460    

Slack (MET) :             1.460ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/m00_data_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.187ns (11.631%)  route 1.421ns (88.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       0.558     0.894    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y96         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=265, routed)         1.206     2.240    design_2_i/RxFIFO/inst/m00_axis_aresetn
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.046     2.286 f  design_2_i/RxFIFO/inst/m00_data_reg[31]_i_1/O
                         net (fo=33, routed)          0.215     2.501    design_2_i/RxFIFO/inst/m00_data_reg[31]_i_1_n_0
    SLICE_X54Y84         FDCE                                         f  design_2_i/RxFIFO/inst/m00_data_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       0.839     1.205    design_2_i/RxFIFO/inst/m00_axis_aclk
    SLICE_X54Y84         FDCE                                         r  design_2_i/RxFIFO/inst/m00_data_reg_reg[2]/C
                         clock pessimism             -0.035     1.170    
    SLICE_X54Y84         FDCE (Remov_fdce_C_CLR)     -0.129     1.041    design_2_i/RxFIFO/inst/m00_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  1.460    

Slack (MET) :             1.460ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/m00_data_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.187ns (11.631%)  route 1.421ns (88.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       0.558     0.894    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y96         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=265, routed)         1.206     2.240    design_2_i/RxFIFO/inst/m00_axis_aresetn
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.046     2.286 f  design_2_i/RxFIFO/inst/m00_data_reg[31]_i_1/O
                         net (fo=33, routed)          0.215     2.501    design_2_i/RxFIFO/inst/m00_data_reg[31]_i_1_n_0
    SLICE_X54Y84         FDCE                                         f  design_2_i/RxFIFO/inst/m00_data_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       0.839     1.205    design_2_i/RxFIFO/inst/m00_axis_aclk
    SLICE_X54Y84         FDCE                                         r  design_2_i/RxFIFO/inst/m00_data_reg_reg[6]/C
                         clock pessimism             -0.035     1.170    
    SLICE_X54Y84         FDCE (Remov_fdce_C_CLR)     -0.129     1.041    design_2_i/RxFIFO/inst/m00_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  1.460    

Slack (MET) :             1.492ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/m00_data_reg_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.187ns (11.563%)  route 1.430ns (88.437%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       0.558     0.894    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y96         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=265, routed)         1.206     2.240    design_2_i/RxFIFO/inst/m00_axis_aresetn
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.046     2.286 f  design_2_i/RxFIFO/inst/m00_data_reg[31]_i_1/O
                         net (fo=33, routed)          0.224     2.511    design_2_i/RxFIFO/inst/m00_data_reg[31]_i_1_n_0
    SLICE_X60Y84         FDCE                                         f  design_2_i/RxFIFO/inst/m00_data_reg_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       0.842     1.208    design_2_i/RxFIFO/inst/m00_axis_aclk
    SLICE_X60Y84         FDCE                                         r  design_2_i/RxFIFO/inst/m00_data_reg_reg[20]/C
                         clock pessimism             -0.035     1.173    
    SLICE_X60Y84         FDCE (Remov_fdce_C_CLR)     -0.154     1.019    design_2_i/RxFIFO/inst/m00_data_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/m00_data_reg_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.187ns (11.563%)  route 1.430ns (88.437%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       0.558     0.894    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y96         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=265, routed)         1.206     2.240    design_2_i/RxFIFO/inst/m00_axis_aresetn
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.046     2.286 f  design_2_i/RxFIFO/inst/m00_data_reg[31]_i_1/O
                         net (fo=33, routed)          0.224     2.511    design_2_i/RxFIFO/inst/m00_data_reg[31]_i_1_n_0
    SLICE_X60Y84         FDCE                                         f  design_2_i/RxFIFO/inst/m00_data_reg_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       0.842     1.208    design_2_i/RxFIFO/inst/m00_axis_aclk
    SLICE_X60Y84         FDCE                                         r  design_2_i/RxFIFO/inst/m00_data_reg_reg[22]/C
                         clock pessimism             -0.035     1.173    
    SLICE_X60Y84         FDCE (Remov_fdce_C_CLR)     -0.154     1.019    design_2_i/RxFIFO/inst/m00_data_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.540ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/X1/CLK_DIV_CNTR/r_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.227ns (15.367%)  route 1.250ns (84.633%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       0.554     0.890    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y84         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.128     1.018 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=99, routed)          0.527     1.545    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]_0[7]
    SLICE_X31Y73         LUT2 (Prop_lut2_I0_O)        0.099     1.644 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/out_clock_int_i_2/O
                         net (fo=72, routed)          0.723     2.367    design_2_i/BiDirChannels_0/inst/X1/CLK_DIV_CNTR/r_reg_reg[6]_0
    SLICE_X49Y83         FDCE                                         f  design_2_i/BiDirChannels_0/inst/X1/CLK_DIV_CNTR/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10812, routed)       0.817     1.183    design_2_i/BiDirChannels_0/inst/X1/CLK_DIV_CNTR/s00_axi_aclk
    SLICE_X49Y83         FDCE                                         r  design_2_i/BiDirChannels_0/inst/X1/CLK_DIV_CNTR/r_reg_reg[0]/C
                         clock pessimism             -0.264     0.919    
    SLICE_X49Y83         FDCE (Remov_fdce_C_CLR)     -0.092     0.827    design_2_i/BiDirChannels_0/inst/X1/CLK_DIV_CNTR/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  1.540    





