
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/new/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/new/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zqy' on host 'hacchead' (Linux_x86_64 version 5.15.0-134-generic) on Fri May 02 19:57:23 CST 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project linear_search 
INFO: [HLS 200-10] Creating and opening project '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search'.
INFO: [HLS 200-1510] Running: add_files /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp 
INFO: [HLS 200-10] Adding design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp' to the project
INFO: [HLS 200-1510] Running: set_top linear_search 
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search/solution1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 40277
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.06 seconds. Elapsed time: 10.11 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp' ... 
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:53:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:54:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:55:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:65:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:87:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.61 seconds. CPU system time: 1.27 seconds. Elapsed time: 7.57 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'linear_search_compute_elem(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)' into 'linear_search_compute(unsigned int (*) [16][3], unsigned int (*) [16][3], unsigned int (*) [16])' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:132:29)
INFO: [HLS 214-131] Inlining function 'linear_search_compute(unsigned int (*) [16][3], unsigned int (*) [16][3], unsigned int (*) [16])' into 'linear_search(float*, float*, unsigned int*)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:198:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:119:20) in function 'linear_search' completely with a factor of 16 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:121:20) in function 'linear_search' completely with a factor of 3 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:162:0)
INFO: [HLS 214-248] Applying array_partition to 'dists.i': Complete partitioning on dimension 2. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:79:9)
INFO: [HLS 214-248] Applying array_partition to 'ldists.i': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:89:9)
INFO: [HLS 214-248] Applying array_partition to 'min_dist.i': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:92:9)
INFO: [HLS 214-248] Applying array_partition to 'min_indices.i': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:93:26)
INFO: [HLS 214-248] Applying array_partition to 'lqueries.i': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:107:26)
INFO: [HLS 214-248] Applying array_partition to 'ltargets.i': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:116:26)
INFO: [HLS 214-248] Applying array_partition to 'queries_buf': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:164:18)
INFO: [HLS 214-248] Applying array_partition to 'targets_buf': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:179:18)
INFO: [HLS 214-248] Applying array_partition to 'indices_buf': Complete partitioning on dimension 2. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:194:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.9 seconds. CPU system time: 1.16 seconds. Elapsed time: 9.39 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-302] Region 'fpga_resource_hint.if.then96.i.4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5) overlaps with another region 'fpga_resource_hint.if.then96.i.5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5), which may result in unpredictable synthesis results.
WARNING: [XFORM 203-302] Region 'fpga_resource_hint.if.then96.i.4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5) overlaps with another region 'fpga_resource_hint.if.then96.i.5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5), which may result in unpredictable synthesis results.
WARNING: [XFORM 203-302] Region 'fpga_resource_hint.if.then96.i.4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5) overlaps with another region 'fpga_resource_hint.if.then96.i.5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5), which may result in unpredictable synthesis results.
WARNING: [XFORM 203-302] Region 'fpga_resource_hint.if.then96.i.4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5) overlaps with another region 'fpga_resource_hint.if.then96.i.5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5), which may result in unpredictable synthesis results.
WARNING: [XFORM 203-302] Region 'fpga_resource_hint.if.then96.i.4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5) overlaps with another region 'fpga_resource_hint.if.then96.i.5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5), which may result in unpredictable synthesis results.
WARNING: [XFORM 203-302] Region 'fpga_resource_hint.if.then96.i.4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5) overlaps with another region 'fpga_resource_hint.if.then96.i.5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5), which may result in unpredictable synthesis results.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.07 seconds; current allocated memory: 1.233 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [XFORM 203-302] Region 'fpga_resource_hint.if.then96.i.4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5) overlaps with another region 'fpga_resource_hint.if.then96.i.5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5), which may result in unpredictable synthesis results.
WARNING: [XFORM 203-302] Region 'fpga_resource_hint.if.then96.i.4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5) overlaps with another region 'fpga_resource_hint.if.then96.i.5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5), which may result in unpredictable synthesis results.
WARNING: [XFORM 203-302] Region 'fpga_resource_hint.if.then96.i.4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5) overlaps with another region 'fpga_resource_hint.if.then96.i.5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5), which may result in unpredictable synthesis results.
WARNING: [XFORM 203-302] Region 'fpga_resource_hint.if.then96.i.4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5) overlaps with another region 'fpga_resource_hint.if.then96.i.5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5), which may result in unpredictable synthesis results.
WARNING: [SYNCHK 200-23] /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:612: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.9 seconds; current allocated memory: 1.256 GB.
WARNING: [XFORM 203-302] Region 'fpga_resource_hint.if.then96.i.4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5) overlaps with another region 'fpga_resource_hint.if.then96.i.5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5), which may result in unpredictable synthesis results.
WARNING: [XFORM 203-302] Region 'fpga_resource_hint.if.then96.i.4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5) overlaps with another region 'fpga_resource_hint.if.then96.i.5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5), which may result in unpredictable synthesis results.
WARNING: [XFORM 203-302] Region 'fpga_resource_hint.if.then96.i.4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5) overlaps with another region 'fpga_resource_hint.if.then96.i.5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5), which may result in unpredictable synthesis results.
WARNING: [XFORM 203-302] Region 'fpga_resource_hint.if.then96.i.4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5) overlaps with another region 'fpga_resource_hint.if.then96.i.5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5), which may result in unpredictable synthesis results.
WARNING: [XFORM 203-302] Region 'fpga_resource_hint.if.then96.i.4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5) overlaps with another region 'fpga_resource_hint.if.then96.i.5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5), which may result in unpredictable synthesis results.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:89) in function 'linear_search' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_145_8' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:92) in function 'linear_search' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_154_10' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:154) in function 'linear_search' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_97_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:92) in function 'linear_search' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:107) in function 'linear_search' automatically.
WARNING: [XFORM 203-302] Region 'fpga_resource_hint.if.then96.i.4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5) overlaps with another region 'fpga_resource_hint.if.then96.i.5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5), which may result in unpredictable synthesis results.
WARNING: [XFORM 203-302] Region 'fpga_resource_hint.if.then96.i.4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5) overlaps with another region 'fpga_resource_hint.if.then96.i.5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5), which may result in unpredictable synthesis results.
WARNING: [XFORM 203-302] Region 'fpga_resource_hint.if.then96.i.4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5) overlaps with another region 'fpga_resource_hint.if.then96.i.5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5), which may result in unpredictable synthesis results.
WARNING: [XFORM 203-302] Region 'fpga_resource_hint.if.then96.i.4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5) overlaps with another region 'fpga_resource_hint.if.then96.i.5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5), which may result in unpredictable synthesis results.
WARNING: [XFORM 203-302] Region 'fpga_resource_hint.if.then96.i.4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5) overlaps with another region 'fpga_resource_hint.if.then96.i.5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5), which may result in unpredictable synthesis results.
WARNING: [XFORM 203-302] Region 'fpga_resource_hint.if.then96.i.4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5) overlaps with another region 'fpga_resource_hint.if.then96.i.5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5), which may result in unpredictable synthesis results.
WARNING: [XFORM 203-302] Region 'fpga_resource_hint.if.then96.i.4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5) overlaps with another region 'fpga_resource_hint.if.then96.i.5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5), which may result in unpredictable synthesis results.
WARNING: [XFORM 203-302] Region 'fpga_resource_hint.if.then96.i.4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5) overlaps with another region 'fpga_resource_hint.if.then96.i.5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5), which may result in unpredictable synthesis results.
WARNING: [XFORM 203-302] Region 'fpga_resource_hint.if.then96.i.4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5) overlaps with another region 'fpga_resource_hint.if.then96.i.5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5), which may result in unpredictable synthesis results.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_145_8' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:92) in function 'linear_search' for pipelining.
WARNING: [XFORM 203-302] Region 'fpga_resource_hint.if.then96.i.4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5) overlaps with another region 'fpga_resource_hint.if.then96.i.5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5), which may result in unpredictable synthesis results.
WARNING: [XFORM 203-302] Region 'fpga_resource_hint.if.then96.i.4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5) overlaps with another region 'fpga_resource_hint.if.then96.i.5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5), which may result in unpredictable synthesis results.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_146_9' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:93) in function 'linear_search' completely with a factor of 16.
WARNING: [XFORM 203-302] Region 'fpga_resource_hint.if.then96.i.4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5) overlaps with another region 'fpga_resource_hint.if.then96.i.5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:62:5), which may result in unpredictable synthesis results.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:171:9) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:176:30) in function 'linear_search'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:186:9) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:191:30) in function 'linear_search'... converting 22 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6.6 seconds. CPU system time: 0.07 seconds. Elapsed time: 7.79 seconds; current allocated memory: 1.327 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_110_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:107:26) in function 'linear_search'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_127_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:89:9) in function 'linear_search'.
WARNING: [HLS 200-960] Cannot flatten loop 'COMPUTE_LOOP' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:83:17) in function 'linear_search' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'queries_buf' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:176:30)
INFO: [HLS 200-472] Inferring partial write operation for 'targets_buf' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:191:30)
INFO: [HLS 200-472] Inferring partial write operation for 'dists.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:155:29)
INFO: [HLS 200-472] Inferring partial write operation for 'indices_buf' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:156:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.87 seconds. CPU system time: 0.07 seconds. Elapsed time: 5.37 seconds; current allocated memory: 1.427 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'linear_search' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_search_Pipeline_QUERIES_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QUERIES_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'QUERIES_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.06 seconds; current allocated memory: 1.433 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.433 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_search_Pipeline_TARGETS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'TARGETS_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'TARGETS_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.19 seconds; current allocated memory: 1.435 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_search_Pipeline_VITIS_LOOP_97_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_97_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.39 seconds; current allocated memory: 1.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_search_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_110_2_VITIS_LOOP_111_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_110_2_VITIS_LOOP_111_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 1.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_search_Pipeline_VITIS_LOOP_127_6_VITIS_LOOP_128_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_127_6_VITIS_LOOP_128_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_127_6_VITIS_LOOP_128_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.56 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.26 seconds; current allocated memory: 1.469 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.469 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_search_Pipeline_VITIS_LOOP_145_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_145_8'.
WARNING: [HLS 200-880] The II Violation in module 'linear_search_Pipeline_VITIS_LOOP_145_8' (loop 'VITIS_LOOP_145_8'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('min_indices_write_ln145', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:145) of variable 'min_indices_66_15' on local variable 'min_indices' and 'load' operation ('min_indices') on local variable 'min_indices'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'linear_search_Pipeline_VITIS_LOOP_145_8' (loop 'VITIS_LOOP_145_8'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('min_indices_write_ln145', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:145) of variable 'min_indices_66_15' on local variable 'min_indices' and 'load' operation ('min_indices') on local variable 'min_indices'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'linear_search_Pipeline_VITIS_LOOP_145_8' (loop 'VITIS_LOOP_145_8'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('min_indices_write_ln145', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:145) of variable 'min_indices_66_15' on local variable 'min_indices' and 'load' operation ('min_indices') on local variable 'min_indices'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'linear_search_Pipeline_VITIS_LOOP_145_8' (loop 'VITIS_LOOP_145_8'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('min_indices_write_ln145', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:145) of variable 'min_indices_66_15' on local variable 'min_indices' and 'load' operation ('min_indices') on local variable 'min_indices'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'linear_search_Pipeline_VITIS_LOOP_145_8' (loop 'VITIS_LOOP_145_8'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('min_indices_write_ln145', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:145) of variable 'min_indices_66_15' on local variable 'min_indices' and 'load' operation ('min_indices') on local variable 'min_indices'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'linear_search_Pipeline_VITIS_LOOP_145_8' (loop 'VITIS_LOOP_145_8'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('min_indices_write_ln145', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_search/linear_search_fast.cpp:145) of variable 'min_indices_66_15' on local variable 'min_indices' and 'load' operation ('min_indices') on local variable 'min_indices'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 9, loop 'VITIS_LOOP_145_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.58 seconds. CPU system time: 0.17 seconds. Elapsed time: 12.47 seconds; current allocated memory: 1.518 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.518 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_search_Pipeline_VITIS_LOOP_154_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_154_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_154_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.518 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.518 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_search_Pipeline_INDICES_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INDICES_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'INDICES_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.518 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.518 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_search' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0 seconds. Elapsed time: 1.39 seconds; current allocated memory: 1.518 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.24 seconds; current allocated memory: 1.518 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_search_Pipeline_QUERIES_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'linear_search_Pipeline_QUERIES_LOOP' pipeline 'QUERIES_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_search_Pipeline_QUERIES_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.6 seconds; current allocated memory: 1.518 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_search_Pipeline_TARGETS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'linear_search_Pipeline_TARGETS_LOOP' pipeline 'TARGETS_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_search_Pipeline_TARGETS_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.83 seconds; current allocated memory: 1.518 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_search_Pipeline_VITIS_LOOP_97_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_38_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_search_Pipeline_VITIS_LOOP_97_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.74 seconds; current allocated memory: 1.518 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_search_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_search_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.32 seconds; current allocated memory: 1.518 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_search_Pipeline_VITIS_LOOP_127_6_VITIS_LOOP_128_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'linear_search_Pipeline_VITIS_LOOP_127_6_VITIS_LOOP_128_7' pipeline 'VITIS_LOOP_127_6_VITIS_LOOP_128_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'linear_search_Pipeline_VITIS_LOOP_127_6_VITIS_LOOP_128_7' is 9748 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'add_37ns_37ns_37_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_38ns_38ns_38_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_18s_18s_36_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_18s_18s_18_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_search_Pipeline_VITIS_LOOP_127_6_VITIS_LOOP_128_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.95 seconds; current allocated memory: 1.518 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_search_Pipeline_VITIS_LOOP_145_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'linear_search_Pipeline_VITIS_LOOP_145_8' pipeline 'VITIS_LOOP_145_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_38_1_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_search_Pipeline_VITIS_LOOP_145_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.42 seconds. CPU system time: 0.15 seconds. Elapsed time: 5.8 seconds; current allocated memory: 1.564 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_search_Pipeline_VITIS_LOOP_154_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_38_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_search_Pipeline_VITIS_LOOP_154_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.82 seconds; current allocated memory: 1.598 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_search_Pipeline_INDICES_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'linear_search_Pipeline_INDICES_LOOP' pipeline 'INDICES_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_search_Pipeline_INDICES_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.39 seconds; current allocated memory: 1.598 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_search' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'linear_search/targets' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'linear_search/queries' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'linear_search/indices' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'linear_search' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_search'.
INFO: [RTMG 210-278] Implementing memory 'linear_search_dists_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'linear_search_queries_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'linear_search_targets_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.66 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-1622] Generating adder/subtractor implemented with DSP-unit(s): 'linear_search_sub_18s_18s_18_1_1_AddSub_DSP_0'
INFO: [HLS 200-1622] Generating adder/subtractor implemented with DSP-unit(s): 'linear_search_add_37ns_37ns_37_1_1_AddSub_DSP_1'
INFO: [HLS 200-1622] Generating adder/subtractor implemented with DSP-unit(s): 'linear_search_add_38ns_38ns_38_1_1_AddSub_DSP_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 9.36 seconds. CPU system time: 0.25 seconds. Elapsed time: 24.09 seconds; current allocated memory: 1.631 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.6 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.54 seconds; current allocated memory: 1.639 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for linear_search.
INFO: [VLOG 209-307] Generating Verilog RTL for linear_search.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 280.31 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 67.11 seconds. CPU system time: 4.08 seconds. Elapsed time: 115.86 seconds; current allocated memory: 454.191 MB.
INFO: [HLS 200-112] Total CPU user time: 70.91 seconds. Total CPU system time: 5.23 seconds. Total elapsed time: 132.4 seconds; peak allocated memory: 1.640 GB.
INFO: [Common 17-206] Exiting vitis_hls at Fri May  2 19:59:34 2025...
