
# WELCOME TO MY 100-DAYS-OF-RTL
My Name is RAAVI.PAVAN KUMAR, I mostly use Xilinx(vivado) ISE 14.7 Design Suite  software for the simulation of RTL Codes.

PART 1: VERILOG(First 50 Days)

Here is the list of Day wise RTL Codes:

Day 1: Half Adder

Day 2: Full Adder

Day 3: Half Subtractor

Day 4: Full Subtractor

Day 5: Multiplexer(8x1)

Day 6: Demultiplexer(1x8)

Day 7: N-bit Parallel Adder

Day 8: Decoder(3x8)

Day 9: BCD to 7-Segment display

Day 10: Priority Encoder(8x3)

Day 11: 4-Bit CarrylookAhead Adder

Day 12: N-bit Comparator

Day 13: SR-Latch

Day 14: SR-FlipFlop

Day 15: JK-FlipFlop

Day 16: D-FlipFlop

Day 17: T-FlipFlop

Day 18: Master slave JK-FlipFlop

Day 19: 4-Bit Synchronous Up Counter

Day 20: 4-Bit Synchronous Down Counter

Day 21: 4-Bit UpDown Counter

Day 22: 4-bit MODN-UpDown Counter

Day 23: Bi-Directional Shift Register

Day 24: 5-Input Majority Circuit

Day 25: Clock Divider

Day 26: Serial-In-Serial-Out Shift Register

Day 27: Serial-In-Parallel-Out Shift Register

Day 28: Parallel-In-Serial-Out Shift Register

Day 29: Parallel-In-Parallel-Out Shift Register

Day 30: Binary to One Hot Encoder

Day 31: Clock Buffer

Day 32: Positive Edge Detector

Day 33: 4-Bit BCD Adder

Day 34: 4-Bit Carry Select Adder

Day 35: 4-Bit Carry Skip Adder

Day 36: 4-Bit Ripple Carry Adder

Day 37: Universal Shift Register

Day 38: Universal Binary Counter

Day 39: 8-Bit Barrel Shifter

Day 40: 8-Bit ALU

Day 41: Moore FSM 1010 Sequence Detector

Day 42: Greatest Common Divisor Using Behavioural Modelling

Day 43: Round Robin Arbiter

Day 44: Fixed Priority Arbiter

Day 45: Single Port RAM

Day 46: Dual Port RAM

Day 47: Synchronous FIFO(First-in-First-Out)

Day 48: Johnson Counter

Day 49: Serial Adder

Day 50: Seven Segment Display Using ROM(Read Only Memory)


                                                                           SYSTEM VERILOG
                                                                           
 Day 51:Test Bench(Tb) for Hello World ->> https://edaplayground.com/x/s3JL
 
 Day 52: Test Bench(Tb) for String Data type-->>>https://edaplayground.com/x/Hdkt
 
 Day 53:Test Bench(Tb) for Fixed Array Delcaration and manipulation ---->>>https://edaplayground.com/x/gmws
 
 Day 54:Test Bench(Tb) for Dynamic Array Delcaration and Allocation--->>>https://www.edaplayground.com/x/YaB
 
 Day 55: Test Bench(Tb) for Associative Array ------->>>https://edaplayground.com/x/f3Yx
 











