digraph "CFG for '_Z17compress_file_gpuPhPbPiS1_S1_S1_S1_i' function" {
	label="CFG for '_Z17compress_file_gpuPhPbPiS1_S1_S1_S1_i' function";

	Node0x4bf94d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8d6cc70",label="{%8:\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %10 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %11 = getelementptr i8, i8 addrspace(4)* %10, i64 4\l  %12 = bitcast i8 addrspace(4)* %11 to i16 addrspace(4)*\l  %13 = load i16, i16 addrspace(4)* %12, align 4, !range !4, !invariant.load !5\l  %14 = zext i16 %13 to i32\l  %15 = mul i32 %9, %14\l  %16 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %17 = add i32 %15, %16\l  %18 = mul i32 %17, 255\l  %19 = icmp slt i32 %17, %7\l  br i1 %19, label %20, label %99\l|{<s0>T|<s1>F}}"];
	Node0x4bf94d0:s0 -> Node0x4bfca40;
	Node0x4bf94d0:s1 -> Node0x4bfca90;
	Node0x4bfca40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c5d6f270",label="{%20:\l20:                                               \l  %21 = sext i32 %17 to i64\l  %22 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %21\l  %23 = load i8, i8 addrspace(1)* %22, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %24 = zext i8 %23 to i32\l  %25 = mul nuw nsw i32 %24, 255\l  br label %26\l}"];
	Node0x4bfca40 -> Node0x4bfcf90;
	Node0x4bfcf90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e5705870",label="{%26:\l26:                                               \l  %27 = phi i32 [ 0, %20 ], [ %82, %77 ]\l  %28 = add nuw nsw i32 %27, %25\l  %29 = zext i32 %28 to i64\l  %30 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %29\l  %31 = load i32, i32 addrspace(1)* %30, align 4, !tbaa !10, !amdgpu.noclobber\l... !5\l  switch i32 %31, label %84 [\l    i32 0, label %33\l    i32 1, label %32\l  ]\l|{<s0>def|<s1>0|<s2>1}}"];
	Node0x4bfcf90:s0 -> Node0x4bfd420;
	Node0x4bfcf90:s1 -> Node0x4bfd4b0;
	Node0x4bfcf90:s2 -> Node0x4bfd540;
	Node0x4bfd540 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%32:\l32:                                               \l  br label %33\l}"];
	Node0x4bfd540 -> Node0x4bfd4b0;
	Node0x4bfd4b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e5705870",label="{%33:\l33:                                               \l  %34 = phi i8 [ 1, %32 ], [ 0, %26 ]\l  %35 = add nsw i32 %27, %18\l  %36 = sext i32 %35 to i64\l  %37 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %36\l  store i8 %34, i8 addrspace(1)* %37, align 1, !tbaa !12\l  %38 = add nuw nsw i32 %27, 1\l  %39 = add nuw nsw i32 %38, %25\l  %40 = zext i32 %39 to i64\l  %41 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %40\l  %42 = load i32, i32 addrspace(1)* %41, align 4, !tbaa !10, !amdgpu.noclobber\l... !5\l  switch i32 %42, label %84 [\l    i32 0, label %44\l    i32 1, label %43\l  ]\l|{<s0>def|<s1>0|<s2>1}}"];
	Node0x4bfd4b0:s0 -> Node0x4bfd420;
	Node0x4bfd4b0:s1 -> Node0x4bfde60;
	Node0x4bfd4b0:s2 -> Node0x4bfdeb0;
	Node0x4bfdeb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7ac8e70",label="{%43:\l43:                                               \l  br label %44\l}"];
	Node0x4bfdeb0 -> Node0x4bfde60;
	Node0x4bfde60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e5705870",label="{%44:\l44:                                               \l  %45 = phi i8 [ 1, %43 ], [ 0, %33 ]\l  %46 = add nsw i32 %38, %18\l  %47 = sext i32 %46 to i64\l  %48 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %47\l  store i8 %45, i8 addrspace(1)* %48, align 1, !tbaa !12\l  %49 = add nuw nsw i32 %27, 2\l  %50 = add nuw nsw i32 %49, %25\l  %51 = zext i32 %50 to i64\l  %52 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %51\l  %53 = load i32, i32 addrspace(1)* %52, align 4, !tbaa !10, !amdgpu.noclobber\l... !5\l  switch i32 %53, label %84 [\l    i32 0, label %55\l    i32 1, label %54\l  ]\l|{<s0>def|<s1>0|<s2>1}}"];
	Node0x4bfde60:s0 -> Node0x4bfd420;
	Node0x4bfde60:s1 -> Node0x4bfe650;
	Node0x4bfde60:s2 -> Node0x4bfe6a0;
	Node0x4bfe6a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7ac8e70",label="{%54:\l54:                                               \l  br label %55\l}"];
	Node0x4bfe6a0 -> Node0x4bfe650;
	Node0x4bfe650 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e5705870",label="{%55:\l55:                                               \l  %56 = phi i8 [ 1, %54 ], [ 0, %44 ]\l  %57 = add nsw i32 %49, %18\l  %58 = sext i32 %57 to i64\l  %59 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %58\l  store i8 %56, i8 addrspace(1)* %59, align 1, !tbaa !12\l  %60 = add nuw nsw i32 %27, 3\l  %61 = add nuw nsw i32 %60, %25\l  %62 = zext i32 %61 to i64\l  %63 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %62\l  %64 = load i32, i32 addrspace(1)* %63, align 4, !tbaa !10, !amdgpu.noclobber\l... !5\l  switch i32 %64, label %84 [\l    i32 0, label %66\l    i32 1, label %65\l  ]\l|{<s0>def|<s1>0|<s2>1}}"];
	Node0x4bfe650:s0 -> Node0x4bfd420;
	Node0x4bfe650:s1 -> Node0x4bfd6f0;
	Node0x4bfe650:s2 -> Node0x4bfd740;
	Node0x4bfd740 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7af9170",label="{%65:\l65:                                               \l  br label %66\l}"];
	Node0x4bfd740 -> Node0x4bfd6f0;
	Node0x4bfd6f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%66:\l66:                                               \l  %67 = phi i8 [ 1, %65 ], [ 0, %55 ]\l  %68 = add nsw i32 %60, %18\l  %69 = sext i32 %68 to i64\l  %70 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %69\l  store i8 %67, i8 addrspace(1)* %70, align 1, !tbaa !12\l  %71 = add nuw nsw i32 %27, 4\l  %72 = add nuw nsw i32 %71, %25\l  %73 = zext i32 %72 to i64\l  %74 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %73\l  %75 = load i32, i32 addrspace(1)* %74, align 4, !tbaa !10, !amdgpu.noclobber\l... !5\l  switch i32 %75, label %84 [\l    i32 0, label %77\l    i32 1, label %76\l  ]\l|{<s0>def|<s1>0|<s2>1}}"];
	Node0x4bfd6f0:s0 -> Node0x4bfd420;
	Node0x4bfd6f0:s1 -> Node0x4bfd090;
	Node0x4bfd6f0:s2 -> Node0x4bff840;
	Node0x4bff840 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7af9170",label="{%76:\l76:                                               \l  br label %77\l}"];
	Node0x4bff840 -> Node0x4bfd090;
	Node0x4bfd090 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%77:\l77:                                               \l  %78 = phi i8 [ 1, %76 ], [ 0, %66 ]\l  %79 = add nsw i32 %71, %18\l  %80 = sext i32 %79 to i64\l  %81 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %80\l  store i8 %78, i8 addrspace(1)* %81, align 1, !tbaa !12\l  %82 = add nuw nsw i32 %27, 5\l  %83 = icmp eq i32 %82, 255\l  br i1 %83, label %84, label %26, !llvm.loop !14\l|{<s0>T|<s1>F}}"];
	Node0x4bfd090:s0 -> Node0x4bfd420;
	Node0x4bfd090:s1 -> Node0x4bfcf90;
	Node0x4bfd420 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c5d6f270",label="{%84:\l84:                                               \l  %85 = phi i32 [ %27, %26 ], [ %38, %33 ], [ %49, %44 ], [ %60, %55 ], [ %71,\l... %66 ], [ 255, %77 ]\l  %86 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %21\l  store i32 %85, i32 addrspace(1)* %86, align 4, !tbaa !10\l  store i32 0, i32 addrspace(1)* %5, align 4, !tbaa !10\l  %87 = load i32, i32 addrspace(1)* %6, align 4, !tbaa !10\l  %88 = icmp sgt i32 %87, 0\l  br i1 %88, label %89, label %99\l|{<s0>T|<s1>F}}"];
	Node0x4bfd420:s0 -> Node0x4bf11c0;
	Node0x4bfd420:s1 -> Node0x4bfca90;
	Node0x4bf11c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%89:\l89:                                               \l  %90 = phi i32 [ %95, %89 ], [ 0, %84 ]\l  %91 = phi i32 [ %96, %89 ], [ 0, %84 ]\l  %92 = zext i32 %91 to i64\l  %93 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %92\l  %94 = load i32, i32 addrspace(1)* %93, align 4, !tbaa !10\l  %95 = add nsw i32 %94, %90\l  store i32 %95, i32 addrspace(1)* %5, align 4, !tbaa !10\l  %96 = add nuw nsw i32 %91, 1\l  %97 = load i32, i32 addrspace(1)* %6, align 4, !tbaa !10\l  %98 = icmp slt i32 %96, %97\l  br i1 %98, label %89, label %99, !llvm.loop !16\l|{<s0>T|<s1>F}}"];
	Node0x4bf11c0:s0 -> Node0x4bf11c0;
	Node0x4bf11c0:s1 -> Node0x4bfca90;
	Node0x4bfca90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8d6cc70",label="{%99:\l99:                                               \l  ret void\l}"];
}
