# Reading pref.tcl
# do adder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/fullAdder_generic/adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:04:41 on May 08,2021
# vcom -reportprogress 300 -93 -work work C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/fullAdder_generic/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder
# -- Compiling architecture adder of adder
# End time: 22:04:41 on May 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/fullAdder_generic/adder_1bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:04:42 on May 08,2021
# vcom -reportprogress 300 -93 -work work C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/fullAdder_generic/adder_1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder_1bit
# -- Compiling architecture adder_1bit of adder_1bit
# End time: 22:04:42 on May 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/fullAdder_generic/simulation/modelsim/adder.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:04:42 on May 08,2021
# vcom -reportprogress 300 -93 -work work C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/fullAdder_generic/simulation/modelsim/adder.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder_vhd_tst
# -- Compiling architecture adder_arch of adder_vhd_tst
# End time: 22:04:42 on May 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  adder_test
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" adder_test 
# Start time: 22:04:42 on May 08,2021
# ** Error: (vsim-3170) Could not find 'adder_test'.
#         Searched libraries:
#             C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/altera
#             C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/220model
#             C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/sgate
#             C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/altera_mf
#             C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/altera_lnsim
#             C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/cyclonev
#             C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/fullAdder_generic/simulation/modelsim/rtl_work
#             C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/fullAdder_generic/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./adder_run_msim_rtl_vhdl.do PAUSED at line 13
vsim work.adder_vhd_tst
# vsim work.adder_vhd_tst 
# Start time: 22:04:42 on May 08,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.adder_vhd_tst(adder_arch)
# Loading work.adder(adder)
# Loading work.adder_1bit(adder_1bit)
# ** Warning: (vsim-8683) Uninitialized out port /adder_vhd_tst/i1/cout has no driver.
# This port will contribute value (U) to the signal network.
add wave -position end  sim:/adder_vhd_tst/a
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: dayan  Hostname: DAYANE  ProcessID: 16348
#           Attempting to use alternate WLF file "./wlftq8bzv0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftq8bzv0
add wave -position end  sim:/adder_vhd_tst/b
add wave -position 1  sim:/adder_vhd_tst/b
add wave -position end  sim:/adder_vhd_tst/cout
add wave -position end  sim:/adder_vhd_tst/sum
run
force -freeze sim:/adder_vhd_tst/a 00000000 0
force -freeze sim:/adder_vhd_tst/b 00000001 0
run
force -freeze sim:/adder_vhd_tst/cout 0 0
run
force -freeze sim:/adder_vhd_tst/b 00000001 0
force -freeze sim:/adder_vhd_tst/a 00000001 0
run
# End time: 22:26:57 on May 08,2021, Elapsed time: 0:22:15
# Errors: 1, Warnings: 3
