Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: MB_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MB_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MB_top"
Output Format                      : NGC
Target Device                      : xc6slx25t-3-fgg484

---- Source Options
Top Module Name                    : MB_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:/MBImager/MBImager_full/MB_SPI/hdl/MB_SPI.v" into library work
Parsing module <MB_SPI>.
Parsing module <MB_SPI_proc_sys_reset_0_wrapper>.
Parsing module <MB_SPI_microblaze_0_ilmb_wrapper>.
Parsing module <MB_SPI_microblaze_0_i_bram_ctrl_wrapper>.
Parsing module <MB_SPI_microblaze_0_dlmb_wrapper>.
Parsing module <MB_SPI_microblaze_0_d_bram_ctrl_wrapper>.
Parsing module <MB_SPI_microblaze_0_bram_block_wrapper>.
Parsing module <MB_SPI_microblaze_0_wrapper>.
Parsing module <MB_SPI_debug_module_wrapper>.
Parsing module <MB_SPI_clock_generator_0_wrapper>.
Parsing module <MB_SPI_axi4lite_0_wrapper>.
Parsing module <MB_SPI_generic_spi_wrapper>.
Analyzing Verilog file "D:\MBImager\MBImager_full\freqchng_clkgen.v" into library work
Parsing module <freqchng_clkgen>.
Analyzing Verilog file "D:\MBImager\MBImager_full\counter_nonoverlap_clkgen_highfreq.v" into library work
Parsing module <counter_nonoverlap_clkgen>.
Analyzing Verilog file "D:\MBImager\MBImager_full\TI_ADC_RO.v" into library work
Parsing module <TI_ADC_RO>.
Analyzing Verilog file "D:\MBImager\MBImager_full\ROImager.v" into library work
Parsing module <ROImager>.
Analyzing Verilog file "D:\MBImager\MBImager_full\mod_signal_gen.v" into library work
Parsing module <mod_signal_gen>.
WARNING:HDLCompiler:568 - "D:\MBImager\MBImager_full\mod_signal_gen.v" Line 63: Constant value is truncated to fit in <1> bits.
Analyzing Verilog file "D:\MBImager\MBImager_full\MB_SPI\MB_SPI_top.v" into library work
Parsing module <MB_SPI_top>.
Analyzing Verilog file "D:\MBImager\MBImager_full\ipcore_dir\fifo_4kB.v" into library work
Parsing module <fifo_4kB>.
Analyzing Verilog file "D:\MBImager\MBImager_full\Imager_SPI.v" into library work
Parsing module <Imager_SPI>.
Analyzing Verilog file "D:\MBImager\MBImager_full\MB_top.v" into library work
Parsing module <MB_top>.
Parsing module <ACLK_GENERATOR>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <MB_top>.

Elaborating module <mod_signal_gen>.

Elaborating module <freqchng_clkgen>.

Elaborating module <BUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=4,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=125,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=63,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DIVIDE=25,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DIVIDE=13,CLKOUT3_PHASE=0.0,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT4_DIVIDE=6,CLKOUT4_PHASE=0.0,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT5_DIVIDE=3,CLKOUT5_PHASE=0.0,CLKOUT5_DUTY_CYCLE=0.5,CLKIN_PERIOD=10.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "D:\MBImager\MBImager_full\mod_signal_gen.v" Line 42: Assignment to LOCKED ignored, since the identifier is never used

Elaborating module <counter_nonoverlap_clkgen>.
WARNING:HDLCompiler:413 - "D:\MBImager\MBImager_full\counter_nonoverlap_clkgen_highfreq.v" Line 73: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\MBImager\MBImager_full\counter_nonoverlap_clkgen_highfreq.v" Line 74: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\MBImager\MBImager_full\counter_nonoverlap_clkgen_highfreq.v" Line 75: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:189 - "D:\MBImager\MBImager_full\mod_signal_gen.v" Line 63: Size mismatch in connection of port <DUTY_SEL>. Formal port size is 4-bit while actual signal size is 1-bit.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <MB_SPI_top>.

Elaborating module <MB_SPI>.
WARNING:HDLCompiler:1499 - "D:/MBImager/MBImager_full/MB_SPI/hdl/MB_SPI.v" Line 5: Empty module <MB_SPI> remains a black box.

Elaborating module <ROImager>.
WARNING:HDLCompiler:413 - "D:\MBImager\MBImager_full\ROImager.v" Line 222: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\MBImager\MBImager_full\ROImager.v" Line 225: Result of 32-bit expression is truncated to fit in 6-bit target.

Elaborating module <ACLK_GENERATOR>.
WARNING:HDLCompiler:413 - "D:\MBImager\MBImager_full\MB_top.v" Line 458: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:1127 - "D:\MBImager\MBImager_full\MB_top.v" Line 180: Assignment to ADC_CLK90_n ignored, since the identifier is never used

Elaborating module <TI_ADC_RO>.

Elaborating module <IBUF(IOSTANDARD="LVCMOS33")>.

Elaborating module <IDDR2(DDR_ALIGNMENT="C0",INIT_Q0=1'b0,INIT_Q1=1'b0,SRTYPE="ASYNC")>.

Elaborating module <fifo_4kB>.
WARNING:HDLCompiler:1499 - "D:\MBImager\MBImager_full\ipcore_dir\fifo_4kB.v" Line 39: Empty module <fifo_4kB> remains a black box.
WARNING:HDLCompiler:1127 - "D:\MBImager\MBImager_full\MB_top.v" Line 220: Assignment to full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\MBImager\MBImager_full\MB_top.v" Line 221: Assignment to empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\MBImager\MBImager_full\MB_top.v" Line 222: Assignment to almost_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\MBImager\MBImager_full\MB_top.v" Line 224: Assignment to flag_138cols ignored, since the identifier is never used

Elaborating module <DCM_SP(CLKDV_DIVIDE=4,CLKFX_DIVIDE=10,CLKFX_MULTIPLY=5,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=10.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",DFS_FREQUENCY_MODE="LOW",DLL_FREQUENCY_MODE="LOW",DSS_MODE="NONE",DUTY_CYCLE_CORRECTION="TRUE",FACTORY_JF=16'b1100000010000000,PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "D:\MBImager\MBImager_full\MB_top.v" Line 254: Assignment to CLK180_2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\MBImager\MBImager_full\MB_top.v" Line 255: Assignment to CLK270_2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\MBImager\MBImager_full\MB_top.v" Line 256: Assignment to CLK2X_2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\MBImager\MBImager_full\MB_top.v" Line 257: Assignment to CLK2X180_2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\MBImager\MBImager_full\MB_top.v" Line 258: Assignment to CLK90_2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\MBImager\MBImager_full\MB_top.v" Line 260: Assignment to CLK_HS ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\MBImager\MBImager_full\MB_top.v" Line 261: Assignment to CLK_HS180 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\MBImager\MBImager_full\MB_top.v" Line 262: Assignment to LOCKED_2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\MBImager\MBImager_full\MB_top.v" Line 263: Assignment to PSDONE_2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\MBImager\MBImager_full\MB_top.v" Line 264: Assignment to STATUS_2 ignored, since the identifier is never used

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2.0,CLKFX_DIVIDE=48.0,CLKFX_MD_MAX=1.0,CLKFX_MULTIPLY=4.0,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:413 - "N:/P.20131013/rtf/devlib/verilog/src/iSE/unisim_comp.v" Line 1246: Result of 64-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:1843 - "D:\MBImager\MBImager_full\MB_top.v" Line 280: Possible conversion of parameter value of CLKFXDV_DIVIDE to fit the type of formal
WARNING:HDLCompiler:413 - "N:/P.20131013/rtf/devlib/verilog/src/iSE/unisim_comp.v" Line 1247: Result of 64-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:1843 - "D:\MBImager\MBImager_full\MB_top.v" Line 281: Possible conversion of parameter value of CLKFX_DIVIDE to fit the type of formal
WARNING:HDLCompiler:413 - "N:/P.20131013/rtf/devlib/verilog/src/iSE/unisim_comp.v" Line 1248: Result of 64-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:1843 - "D:\MBImager\MBImager_full\MB_top.v" Line 283: Possible conversion of parameter value of CLKFX_MULTIPLY to fit the type of formal
WARNING:HDLCompiler:1127 - "D:\MBImager\MBImager_full\MB_top.v" Line 291: Assignment to ADC_CLK180 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\MBImager\MBImager_full\MB_top.v" Line 292: Assignment to CLKFXDV_1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\MBImager\MBImager_full\MB_top.v" Line 293: Assignment to LOCKED_1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\MBImager\MBImager_full\MB_top.v" Line 294: Assignment to PROGDONE_1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\MBImager\MBImager_full\MB_top.v" Line 295: Assignment to STATUS_1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\MBImager\MBImager_full\MB_top.v" Line 305: Assignment to ADC_CLK_n ignored, since the identifier is never used

Elaborating module <DCM_SP(CLKDV_DIVIDE=3,CLKFX_DIVIDE=4,CLKFX_MULTIPLY=2,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=10.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",DFS_FREQUENCY_MODE="LOW",DLL_FREQUENCY_MODE="LOW",DSS_MODE="NONE",DUTY_CYCLE_CORRECTION="TRUE",FACTORY_JF=16'b1100000010000000,PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "D:\MBImager\MBImager_full\MB_top.v" Line 331: Assignment to CLK180 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\MBImager\MBImager_full\MB_top.v" Line 332: Assignment to ADC_CLK270 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\MBImager\MBImager_full\MB_top.v" Line 333: Assignment to CLK2X ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\MBImager\MBImager_full\MB_top.v" Line 334: Assignment to CLK2X180 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\MBImager\MBImager_full\MB_top.v" Line 337: Assignment to CLKFX ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\MBImager\MBImager_full\MB_top.v" Line 338: Assignment to CLKFX180 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\MBImager\MBImager_full\MB_top.v" Line 339: Assignment to LOCKED ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\MBImager\MBImager_full\MB_top.v" Line 340: Assignment to PSDONE ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\MBImager\MBImager_full\MB_top.v" Line 341: Size mismatch in connection of port <STATUS>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\MBImager\MBImager_full\MB_top.v" Line 341: Assignment to STATUS ignored, since the identifier is never used

Elaborating module <Imager_SPI>.
WARNING:HDLCompiler:872 - "D:\MBImager\MBImager_full\Imager_SPI.v" Line 35: Using initial value of regs since it is never assigned

Elaborating module <BUFGCE>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MB_top>.
    Related source file is "D:\MBImager\MBImager_full\MB_top.v".
        C_ADCCLK_R = 12
        C_CLKHS_D = 10
        C_CLKHS_M = 5
        C_FIFOREAD_R = 4
INFO:Xst:3210 - "D:\MBImager\MBImager_full\MB_top.v" line 212: Output port <full> of the instance <fifo_inst_4kB> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MBImager\MBImager_full\MB_top.v" line 212: Output port <empty> of the instance <fifo_inst_4kB> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MBImager\MBImager_full\MB_top.v" line 212: Output port <almost_empty> of the instance <fifo_inst_4kB> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MBImager\MBImager_full\MB_top.v" line 212: Output port <prog_full> of the instance <fifo_inst_4kB> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <MB_top> synthesized.

Synthesizing Unit <mod_signal_gen>.
    Related source file is "D:\MBImager\MBImager_full\mod_signal_gen.v".
WARNING:Xst:647 - Input <DUTY_SEL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DRAIN_B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\MBImager\MBImager_full\mod_signal_gen.v" line 39: Output port <LOCKED> of the instance <freqchng> is unconnected or connected to loadless signal.
    Found 1-bit 6-to-1 multiplexer for signal <FREQ_SEL[2]_X_2_o_Mux_0_o> created at line 54.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mod_signal_gen> synthesized.

Synthesizing Unit <freqchng_clkgen>.
    Related source file is "D:\MBImager\MBImager_full\freqchng_clkgen.v".
    Summary:
	no macro.
Unit <freqchng_clkgen> synthesized.

Synthesizing Unit <counter_nonoverlap_clkgen>.
    Related source file is "D:\MBImager\MBImager_full\counter_nonoverlap_clkgen_highfreq.v".
WARNING:Xst:647 - Input <FREQ_SEL<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FREQ_SEL<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <R_CLK_OUT_MOD<0>>.
    Found 1-bit register for signal <R_CLK_OUT_MODN<0>>.
    Found 5-bit register for signal <count_32>.
    Found 1-bit register for signal <R_CLK_OUT_MODL<1>>.
    Found 1-bit register for signal <R_CLK_OUT_MOD<1>>.
    Found 1-bit register for signal <R_CLK_OUT_MODN<1>>.
    Found 4-bit register for signal <count_16>.
    Found 1-bit register for signal <R_CLK_OUT_MODL<2>>.
    Found 1-bit register for signal <R_CLK_OUT_MOD<2>>.
    Found 1-bit register for signal <R_CLK_OUT_MODN<2>>.
    Found 3-bit register for signal <count_8>.
    Found 1-bit register for signal <R_CLK_OUT_MODL<0>>.
    Found 5-bit subtractor for signal <PHASE_SEL[4]_PWR_6_o_sub_8_OUT> created at line 45.
    Found 5-bit subtractor for signal <count_32[4]_GND_6_o_sub_15_OUT> created at line 48.
    Found 4-bit subtractor for signal <PHASE_SEL[4]_PWR_6_o_sub_25_OUT> created at line 56.
    Found 4-bit subtractor for signal <count_16[3]_GND_6_o_sub_32_OUT> created at line 59.
    Found 3-bit subtractor for signal <PHASE_SEL[4]_PWR_6_o_sub_42_OUT> created at line 67.
    Found 3-bit subtractor for signal <count_8[2]_GND_6_o_sub_49_OUT> created at line 70.
    Found 5-bit subtractor for signal <PHASE_SEL[4]_GND_6_o_sub_6_OUT> created at line 44.
    Found 5-bit subtractor for signal <PHASE_SEL[4]_GND_6_o_sub_12_OUT> created at line 46.
    Found 4-bit subtractor for signal <PHASE_SEL[4]_GND_6_o_sub_23_OUT> created at line 55.
    Found 4-bit subtractor for signal <PHASE_SEL[4]_GND_6_o_sub_29_OUT> created at line 57.
    Found 3-bit subtractor for signal <PHASE_SEL[4]_GND_6_o_sub_40_OUT> created at line 66.
    Found 3-bit subtractor for signal <PHASE_SEL[4]_GND_6_o_sub_46_OUT> created at line 68.
    Found 5-bit comparator equal for signal <count_32[4]_PHASE_SEL[4]_equal_4_o> created at line 43
    Found 5-bit comparator equal for signal <count_32[4]_PHASE_SEL[4]_equal_7_o> created at line 44
    Found 5-bit comparator equal for signal <count_32[4]_PHASE_SEL[4]_equal_9_o> created at line 45
    Found 5-bit comparator equal for signal <count_32[4]_PHASE_SEL[4]_equal_13_o> created at line 46
    Found 4-bit comparator equal for signal <count_16[3]_PHASE_SEL[4]_equal_21_o> created at line 54
    Found 4-bit comparator equal for signal <count_16[3]_PHASE_SEL[4]_equal_24_o> created at line 55
    Found 4-bit comparator equal for signal <count_16[3]_PHASE_SEL[4]_equal_26_o> created at line 56
    Found 4-bit comparator equal for signal <count_16[3]_PHASE_SEL[4]_equal_30_o> created at line 57
    Found 3-bit comparator equal for signal <count_8[2]_PHASE_SEL[4]_equal_38_o> created at line 65
    Found 3-bit comparator equal for signal <count_8[2]_PHASE_SEL[4]_equal_41_o> created at line 66
    Found 3-bit comparator equal for signal <count_8[2]_PHASE_SEL[4]_equal_43_o> created at line 67
    Found 3-bit comparator equal for signal <count_8[2]_PHASE_SEL[4]_equal_47_o> created at line 68
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <counter_nonoverlap_clkgen> synthesized.

Synthesizing Unit <MB_SPI_top>.
    Related source file is "D:\MBImager\MBImager_full\MB_SPI\MB_SPI_top.v".
    Set property "BOX_TYPE = user_black_box" for instance <MB_SPI_i>.
    Summary:
	no macro.
Unit <MB_SPI_top> synthesized.

Synthesizing Unit <ROImager>.
    Related source file is "D:\MBImager\MBImager_full\ROImager.v".
        phi1_cnt = 9
        phi2_cnt = 9
        C_NUM_MUX = 46
        C_PRECH_cnt = 1
        C_NUM_ROWS = 160
        tlat3 = 24
    Found 1-bit register for signal <DDR_DATA_VALID_int>.
    Found 1-bit register for signal <FSMIND1ACK_i>.
    Found 1-bit register for signal <FSMIND0_i>.
    Found 32-bit register for signal <countpix>.
    Found 1-bit register for signal <PHI1_i>.
    Found 1-bit register for signal <PRECHN_AMP_i>.
    Found 1-bit register for signal <PIXRES_i>.
    Found 32-bit register for signal <rowadd>.
    Found 32-bit register for signal <STATADC>.
    Found 32-bit register for signal <MUX_ADD_i>.
    Found 1-bit register for signal <PRECH_COL_i>.
    Found 24-bit register for signal <shiftreg<23:0>>.
    Found finite state machine <FSM_0> for signal <STATADC>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 16                                             |
    | Inputs             | 10                                             |
    | Outputs            | 6                                              |
    | Clock              | ADC_PIXCLK (rising_edge)                       |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000000000000000000000010011               |
    | Power Up State     | 00000000000000000000000000010011               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <rowadd[31]_GND_10_o_add_9_OUT> created at line 134.
    Found 32-bit adder for signal <countpix[31]_GND_10_o_add_15_OUT> created at line 147.
    Found 32-bit comparator greater for signal <n0008> created at line 138
    Found 32-bit comparator greater for signal <GND_10_o_countpix[31]_LessThan_13_o> created at line 138
    Found 32-bit comparator greater for signal <GND_10_o_countpix[31]_LessThan_35_o> created at line 168
    Found 32-bit comparator greater for signal <n0039> created at line 168
    Found 32-bit comparator greater for signal <GND_10_o_rowadd[31]_LessThan_38_o> created at line 171
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 127 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  14 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ROImager> synthesized.

Synthesizing Unit <ACLK_GENERATOR>.
    Related source file is "D:\MBImager\MBImager_full\MB_top.v".
    Found 1-bit register for signal <CLOCK_OUT>.
    Found 16-bit register for signal <counter>.
    Found 16-bit adder for signal <counter[15]_GND_11_o_add_2_OUT> created at line 458.
    Found 16-bit comparator greater for signal <GND_11_o_counter[15]_LessThan_2_o> created at line 451
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <ACLK_GENERATOR> synthesized.

Synthesizing Unit <TI_ADC_RO>.
    Related source file is "D:\MBImager\MBImager_full\TI_ADC_RO.v".
    Summary:
	no macro.
Unit <TI_ADC_RO> synthesized.

Synthesizing Unit <Imager_SPI>.
    Related source file is "D:\MBImager\MBImager_full\Imager_SPI.v".
    Found 1-bit register for signal <clk_en>.
    Found 1-bit register for signal <upload_i>.
    Found 40-bit register for signal <regdata>.
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count[31]_GND_19_o_add_8_OUT> created at line 69.
    Found 32-bit comparator greater for signal <GND_19_o_count[31]_LessThan_2_o> created at line 54
    Found 32-bit comparator greater for signal <GND_19_o_count[31]_LessThan_4_o> created at line 56
    Found 32-bit comparator greater for signal <GND_19_o_count[31]_LessThan_6_o> created at line 61
    Found 32-bit comparator greater for signal <GND_19_o_count[31]_LessThan_8_o> created at line 67
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  74 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <Imager_SPI> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 16
 16-bit adder                                          : 1
 3-bit subtractor                                      : 4
 32-bit adder                                          : 3
 4-bit subtractor                                      : 4
 5-bit subtractor                                      : 4
# Registers                                            : 29
 1-bit register                                        : 19
 16-bit register                                       : 1
 24-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 4
 4-bit register                                        : 1
 40-bit register                                       : 1
 5-bit register                                        : 1
# Comparators                                          : 22
 16-bit comparator greater                             : 1
 3-bit comparator equal                                : 4
 32-bit comparator greater                             : 9
 4-bit comparator equal                                : 4
 5-bit comparator equal                                : 4
# Multiplexers                                         : 21
 1-bit 2-to-1 multiplexer                              : 3
 1-bit 6-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 17
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/fifo_4kB.ngc>.
Reading core <MB_SPI.ngc>.
Reading core <MB_SPI_proc_sys_reset_0_wrapper.ngc>.
Reading core <MB_SPI_clock_generator_0_wrapper.ngc>.
Reading core <MB_SPI_generic_spi_wrapper.ngc>.
Reading core <MB_SPI_microblaze_0_ilmb_wrapper.ngc>.
Reading core <MB_SPI_microblaze_0_dlmb_wrapper.ngc>.
Reading core <MB_SPI_axi4lite_0_wrapper.ngc>.
Reading core <MB_SPI_microblaze_0_wrapper.ngc>.
Reading core <MB_SPI_microblaze_0_i_bram_ctrl_wrapper.ngc>.
Reading core <MB_SPI_microblaze_0_d_bram_ctrl_wrapper.ngc>.
Reading core <MB_SPI_debug_module_wrapper.ngc>.
Reading core <MB_SPI_microblaze_0_bram_block_wrapper.ngc>.
Loading core <fifo_4kB> for timing and area information for instance <fifo_inst_4kB>.
Loading core <MB_SPI_proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <MB_SPI_clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <MB_SPI_generic_spi_wrapper> for timing and area information for instance <Generic_SPI>.
Loading core <MB_SPI_microblaze_0_ilmb_wrapper> for timing and area information for instance <microblaze_0_ilmb>.
Loading core <MB_SPI_microblaze_0_dlmb_wrapper> for timing and area information for instance <microblaze_0_dlmb>.
Loading core <MB_SPI_axi4lite_0_wrapper> for timing and area information for instance <axi4lite_0>.
Loading core <MB_SPI_microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <MB_SPI_microblaze_0_i_bram_ctrl_wrapper> for timing and area information for instance <microblaze_0_i_bram_ctrl>.
Loading core <MB_SPI_microblaze_0_d_bram_ctrl_wrapper> for timing and area information for instance <microblaze_0_d_bram_ctrl>.
Loading core <MB_SPI_debug_module_wrapper> for timing and area information for instance <debug_module>.
Loading core <MB_SPI_microblaze_0_bram_block_wrapper> for timing and area information for instance <microblaze_0_bram_block>.
Loading core <MB_SPI> for timing and area information for instance <MB_SPI_i>.
WARNING:Xst:1710 - FF/Latch <regdata_0> (without init value) has a constant value of 0 in block <MBI_regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regdata_1> (without init value) has a constant value of 0 in block <MBI_regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <MUX_ADD_i_6> of sequential type is unconnected in block <imager_time>.
WARNING:Xst:2677 - Node <MUX_ADD_i_7> of sequential type is unconnected in block <imager_time>.
WARNING:Xst:2677 - Node <MUX_ADD_i_8> of sequential type is unconnected in block <imager_time>.
WARNING:Xst:2677 - Node <MUX_ADD_i_9> of sequential type is unconnected in block <imager_time>.
WARNING:Xst:2677 - Node <MUX_ADD_i_10> of sequential type is unconnected in block <imager_time>.
WARNING:Xst:2677 - Node <MUX_ADD_i_11> of sequential type is unconnected in block <imager_time>.
WARNING:Xst:2677 - Node <MUX_ADD_i_12> of sequential type is unconnected in block <imager_time>.
WARNING:Xst:2677 - Node <MUX_ADD_i_13> of sequential type is unconnected in block <imager_time>.
WARNING:Xst:2677 - Node <MUX_ADD_i_14> of sequential type is unconnected in block <imager_time>.
WARNING:Xst:2677 - Node <MUX_ADD_i_15> of sequential type is unconnected in block <imager_time>.
WARNING:Xst:2677 - Node <MUX_ADD_i_16> of sequential type is unconnected in block <imager_time>.
WARNING:Xst:2677 - Node <MUX_ADD_i_17> of sequential type is unconnected in block <imager_time>.
WARNING:Xst:2677 - Node <MUX_ADD_i_18> of sequential type is unconnected in block <imager_time>.
WARNING:Xst:2677 - Node <MUX_ADD_i_19> of sequential type is unconnected in block <imager_time>.
WARNING:Xst:2677 - Node <MUX_ADD_i_20> of sequential type is unconnected in block <imager_time>.
WARNING:Xst:2677 - Node <MUX_ADD_i_21> of sequential type is unconnected in block <imager_time>.
WARNING:Xst:2677 - Node <MUX_ADD_i_22> of sequential type is unconnected in block <imager_time>.
WARNING:Xst:2677 - Node <MUX_ADD_i_23> of sequential type is unconnected in block <imager_time>.
WARNING:Xst:2677 - Node <MUX_ADD_i_24> of sequential type is unconnected in block <imager_time>.
WARNING:Xst:2677 - Node <MUX_ADD_i_25> of sequential type is unconnected in block <imager_time>.
WARNING:Xst:2677 - Node <MUX_ADD_i_26> of sequential type is unconnected in block <imager_time>.
WARNING:Xst:2677 - Node <MUX_ADD_i_27> of sequential type is unconnected in block <imager_time>.
WARNING:Xst:2677 - Node <MUX_ADD_i_28> of sequential type is unconnected in block <imager_time>.
WARNING:Xst:2677 - Node <MUX_ADD_i_29> of sequential type is unconnected in block <imager_time>.
WARNING:Xst:2677 - Node <MUX_ADD_i_30> of sequential type is unconnected in block <imager_time>.
WARNING:Xst:2677 - Node <MUX_ADD_i_31> of sequential type is unconnected in block <imager_time>.

Synthesizing (advanced) Unit <ACLK_GENERATOR>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <ACLK_GENERATOR> synthesized (advanced).

Synthesizing (advanced) Unit <Imager_SPI>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Imager_SPI> synthesized (advanced).

Synthesizing (advanced) Unit <counter_nonoverlap_clkgen>.
The following registers are absorbed into counter <count_32>: 1 register on signal <count_32>.
The following registers are absorbed into counter <count_16>: 1 register on signal <count_16>.
The following registers are absorbed into counter <count_8>: 1 register on signal <count_8>.
Unit <counter_nonoverlap_clkgen> synthesized (advanced).
WARNING:Xst:2677 - Node <MUX_ADD_i_6> of sequential type is unconnected in block <ROImager>.
WARNING:Xst:2677 - Node <MUX_ADD_i_7> of sequential type is unconnected in block <ROImager>.
WARNING:Xst:2677 - Node <MUX_ADD_i_8> of sequential type is unconnected in block <ROImager>.
WARNING:Xst:2677 - Node <MUX_ADD_i_9> of sequential type is unconnected in block <ROImager>.
WARNING:Xst:2677 - Node <MUX_ADD_i_10> of sequential type is unconnected in block <ROImager>.
WARNING:Xst:2677 - Node <MUX_ADD_i_11> of sequential type is unconnected in block <ROImager>.
WARNING:Xst:2677 - Node <MUX_ADD_i_12> of sequential type is unconnected in block <ROImager>.
WARNING:Xst:2677 - Node <MUX_ADD_i_13> of sequential type is unconnected in block <ROImager>.
WARNING:Xst:2677 - Node <MUX_ADD_i_14> of sequential type is unconnected in block <ROImager>.
WARNING:Xst:2677 - Node <MUX_ADD_i_15> of sequential type is unconnected in block <ROImager>.
WARNING:Xst:2677 - Node <MUX_ADD_i_16> of sequential type is unconnected in block <ROImager>.
WARNING:Xst:2677 - Node <MUX_ADD_i_17> of sequential type is unconnected in block <ROImager>.
WARNING:Xst:2677 - Node <MUX_ADD_i_18> of sequential type is unconnected in block <ROImager>.
WARNING:Xst:2677 - Node <MUX_ADD_i_19> of sequential type is unconnected in block <ROImager>.
WARNING:Xst:2677 - Node <MUX_ADD_i_20> of sequential type is unconnected in block <ROImager>.
WARNING:Xst:2677 - Node <MUX_ADD_i_21> of sequential type is unconnected in block <ROImager>.
WARNING:Xst:2677 - Node <MUX_ADD_i_22> of sequential type is unconnected in block <ROImager>.
WARNING:Xst:2677 - Node <MUX_ADD_i_23> of sequential type is unconnected in block <ROImager>.
WARNING:Xst:2677 - Node <MUX_ADD_i_24> of sequential type is unconnected in block <ROImager>.
WARNING:Xst:2677 - Node <MUX_ADD_i_25> of sequential type is unconnected in block <ROImager>.
WARNING:Xst:2677 - Node <MUX_ADD_i_26> of sequential type is unconnected in block <ROImager>.
WARNING:Xst:2677 - Node <MUX_ADD_i_27> of sequential type is unconnected in block <ROImager>.
WARNING:Xst:2677 - Node <MUX_ADD_i_28> of sequential type is unconnected in block <ROImager>.
WARNING:Xst:2677 - Node <MUX_ADD_i_29> of sequential type is unconnected in block <ROImager>.
WARNING:Xst:2677 - Node <MUX_ADD_i_30> of sequential type is unconnected in block <ROImager>.
WARNING:Xst:2677 - Node <MUX_ADD_i_31> of sequential type is unconnected in block <ROImager>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 11
 3-bit subtractor                                      : 3
 32-bit adder                                          : 2
 4-bit subtractor                                      : 3
 5-bit subtractor                                      : 3
# Counters                                             : 5
 16-bit up counter                                     : 1
 3-bit down counter                                    : 1
 32-bit up counter                                     : 1
 4-bit down counter                                    : 1
 5-bit down counter                                    : 1
# Registers                                            : 153
 Flip-Flops                                            : 153
# Comparators                                          : 22
 16-bit comparator greater                             : 1
 3-bit comparator equal                                : 4
 32-bit comparator greater                             : 9
 4-bit comparator equal                                : 4
 5-bit comparator equal                                : 4
# Multiplexers                                         : 21
 1-bit 2-to-1 multiplexer                              : 3
 1-bit 6-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 17
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <regdata_0> (without init value) has a constant value of 0 in block <Imager_SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regdata_1> (without init value) has a constant value of 0 in block <Imager_SPI>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <imager_time/FSM_0> on signal <STATADC[1:6]> with one-hot encoding.
----------------------------------------------
 State                            | Encoding
----------------------------------------------
 00000000000000000000000000010011 | 000001
 00000000000000000000000000001010 | 000010
 00000000000000000000000000001011 | 000100
 00000000000000000000000000001100 | 001000
 00000000000000000000000000010010 | 010000
 00000000000000000000000000010100 | 100000
----------------------------------------------
WARNING:Xst:2677 - Node <R_CLK_OUT_MODL_1> of sequential type is unconnected in block <counter_nonoverlap_clkgen>.
WARNING:Xst:2677 - Node <R_CLK_OUT_MODL_2> of sequential type is unconnected in block <counter_nonoverlap_clkgen>.
WARNING:Xst:2677 - Node <R_CLK_OUT_MOD_1> of sequential type is unconnected in block <counter_nonoverlap_clkgen>.
WARNING:Xst:2677 - Node <R_CLK_OUT_MOD_2> of sequential type is unconnected in block <counter_nonoverlap_clkgen>.
WARNING:Xst:2677 - Node <R_CLK_OUT_MODN_1> of sequential type is unconnected in block <counter_nonoverlap_clkgen>.
WARNING:Xst:2677 - Node <R_CLK_OUT_MODN_2> of sequential type is unconnected in block <counter_nonoverlap_clkgen>.
WARNING:Xst:2677 - Node <count_8_0> of sequential type is unconnected in block <counter_nonoverlap_clkgen>.
WARNING:Xst:2677 - Node <count_8_1> of sequential type is unconnected in block <counter_nonoverlap_clkgen>.
WARNING:Xst:2677 - Node <count_8_2> of sequential type is unconnected in block <counter_nonoverlap_clkgen>.
WARNING:Xst:2677 - Node <count_16_0> of sequential type is unconnected in block <counter_nonoverlap_clkgen>.
WARNING:Xst:2677 - Node <count_16_1> of sequential type is unconnected in block <counter_nonoverlap_clkgen>.
WARNING:Xst:2677 - Node <count_16_2> of sequential type is unconnected in block <counter_nonoverlap_clkgen>.
WARNING:Xst:2677 - Node <count_16_3> of sequential type is unconnected in block <counter_nonoverlap_clkgen>.
INFO:Xst:1901 - Instance freqchng/pll_base_inst in unit freqchng/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:1901 - Instance BUFGCE_inst in unit Imager_SPI of type BUFGCE has been replaced by BUFGMUX

Optimizing unit <MB_top> ...

Optimizing unit <TI_ADC_RO> ...

Optimizing unit <mod_signal_gen> ...

Optimizing unit <counter_nonoverlap_clkgen> ...

Optimizing unit <Imager_SPI> ...

Optimizing unit <ROImager> ...
WARNING:Xst:1293 - FF/Latch <imager_time/countpix_27> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <imager_time/countpix_26> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <imager_time/countpix_25> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <imager_time/countpix_24> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <imager_time/countpix_23> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <imager_time/countpix_22> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <imager_time/countpix_21> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <imager_time/countpix_20> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <imager_time/countpix_19> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <imager_time/countpix_18> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <imager_time/countpix_17> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <imager_time/countpix_16> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <imager_time/countpix_15> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <imager_time/countpix_14> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <imager_time/countpix_13> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <imager_time/countpix_12> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <imager_time/countpix_11> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <imager_time/countpix_10> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <imager_time/countpix_9> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <imager_time/countpix_8> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <imager_time/countpix_7> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <imager_time/countpix_6> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MBI_regs/count_31> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MBI_regs/count_30> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MBI_regs/count_29> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MBI_regs/count_28> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MBI_regs/count_27> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MBI_regs/count_26> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MBI_regs/count_25> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MBI_regs/count_24> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MBI_regs/count_23> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MBI_regs/count_22> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MBI_regs/count_21> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MBI_regs/count_20> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MBI_regs/count_19> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MBI_regs/count_18> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MBI_regs/count_17> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MBI_regs/count_16> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MBI_regs/count_15> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MBI_regs/count_14> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MBI_regs/count_13> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <imager_time/countpix_31> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <imager_time/countpix_30> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <imager_time/countpix_29> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <imager_time/countpix_28> has a constant value of 0 in block <MB_top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MB_top, actual ratio is 9.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> in Unit <fifo_inst_4kB> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_inst_4kB> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_inst_4kB> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_inst_4kB> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <fifo_inst_4kB> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_inst_4kB> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <Generic_SPI/bus2ip_reset_int_core> in Unit <Generic_SPI> is equivalent to the following 2 FFs/Latches : <Generic_SPI/bus2ip_reset_int_core_1> <Generic_SPI/bus2ip_reset_int_core_2> 
INFO:Xst:2260 - The FF/Latch <Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <Generic_SPI> is equivalent to the following FF/Latch : <Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/transfer_start> in Unit <Generic_SPI> is equivalent to the following FF/Latch : <Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/transfer_start_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_29> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_29_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> in Unit <fifo_inst_4kB> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_inst_4kB> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_inst_4kB> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_inst_4kB> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <fifo_inst_4kB> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_inst_4kB> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <Generic_SPI/bus2ip_reset_int_core> in Unit <Generic_SPI> is equivalent to the following 2 FFs/Latches : <Generic_SPI/bus2ip_reset_int_core_1> <Generic_SPI/bus2ip_reset_int_core_2> 
INFO:Xst:2260 - The FF/Latch <Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <Generic_SPI> is equivalent to the following FF/Latch : <Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/transfer_start> in Unit <Generic_SPI> is equivalent to the following FF/Latch : <Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/transfer_start_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_29> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_29_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc_1> 
INFO:Xst:2260 - The FF/Latch <Generic_SPI/bus2ip_reset_int_core> in Unit <Generic_SPI> is equivalent to the following 2 FFs/Latches : <Generic_SPI/bus2ip_reset_int_core_1> <Generic_SPI/bus2ip_reset_int_core_2> 
INFO:Xst:2260 - The FF/Latch <Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <Generic_SPI> is equivalent to the following FF/Latch : <Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/transfer_start> in Unit <Generic_SPI> is equivalent to the following FF/Latch : <Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/transfer_start_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_29> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_29_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc_1> 

Final Macro Processing ...

Processing Unit <MB_top> :
	Found 5-bit shift register for signal <MBI_regs/regdata_39>.
	Found 4-bit shift register for signal <MBI_regs/regdata_30>.
	Found 14-bit shift register for signal <MBI_regs/regdata_26>.
INFO:Xst:741 - HDL ADVISOR - A 24-bit shift register was found for signal <imager_time/shiftreg_23> and currently occupies 24 logic cells (12 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <MB_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 136
 Flip-Flops                                            : 136
# Shift Registers                                      : 3
 14-bit shift register                                 : 1
 4-bit shift register                                  : 1
 5-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MB_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3356
#      GND                         : 15
#      INV                         : 61
#      LUT1                        : 124
#      LUT2                        : 257
#      LUT3                        : 461
#      LUT4                        : 410
#      LUT5                        : 367
#      LUT6                        : 823
#      LUT6_2                      : 96
#      MULT_AND                    : 2
#      MUXCY                       : 223
#      MUXCY_L                     : 163
#      MUXF7                       : 122
#      VCC                         : 9
#      XORCY                       : 223
# FlipFlops/Latches                : 2521
#      FD                          : 340
#      FD_1                        : 1
#      FDC                         : 158
#      FDC_1                       : 5
#      FDCE                        : 91
#      FDE                         : 382
#      FDE_1                       : 9
#      FDP                         : 24
#      FDPE                        : 1
#      FDR                         : 740
#      FDRE                        : 668
#      FDRE_1                      : 1
#      FDS                         : 25
#      FDSE                        : 45
#      IDDR2                       : 24
#      ODDR2                       : 7
# RAMS                             : 48
#      RAM32M                      : 16
#      RAMB16BWER                  : 32
# Shift Registers                  : 133
#      SRL16                       : 1
#      SRL16E                      : 50
#      SRLC16E                     : 82
# Clock Buffers                    : 14
#      BUFG                        : 13
#      BUFGMUX                     : 1
# IO Buffers                       : 96
#      IBUF                        : 40
#      IBUFG                       : 1
#      OBUF                        : 55
# DCMs                             : 3
#      DCM_CLKGEN                  : 1
#      DCM_SP                      : 2
# DSPs                             : 3
#      DSP48A1                     : 3
# Others                           : 4
#      AND2B1L                     : 1
#      BSCAN_SPARTAN6              : 1
#      PLL_ADV                     : 2

Device utilization summary:
---------------------------

Selected Device : 6slx25tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:            2513  out of  30064     8%  
 Number of Slice LUTs:                 2796  out of  15032    18%  
    Number used as Logic:              2599  out of  15032    17%  
    Number used as Memory:              197  out of   3664     5%  
       Number used as RAM:               64
       Number used as SRL:              133

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4104
   Number with an unused Flip Flop:    1591  out of   4104    38%  
   Number with an unused LUT:          1308  out of   4104    31%  
   Number of fully used LUT-FF pairs:  1205  out of   4104    29%  
   Number of unique control sets:       136

IO Utilization: 
 Number of IOs:                         100
 Number of bonded IOBs:                  96  out of    250    38%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of Block RAM/FIFO:               32  out of     52    61%  
    Number using Block RAM only:         32
 Number of BUFG/BUFGCTRLs:               14  out of     16    87%  
 Number of DSP48A1s:                      3  out of     38     7%  
 Number of PLL_ADVs:                      2  out of      2   100%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                        | Clock buffer(FF name)                                                                                                                 | Load  |
----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------+
USER_CLOCK                                                                                          | IBUFG                                                                                                                                 | 2027  |
ADC_READ_ACLK_int_INV_38_o(ADC_READ_ACLK_int_INV_38_o1_INV_0:O)                                     | BUFGMUX(*)(ODDR2_ISPI_REGCLK_buf)                                                                                                     | 2     |
clk_gen/CLOCK_OUT                                                                                   | NONE(ODDR2_ADC_READ_ACLK_buf)                                                                                                         | 56    |
USER_CLOCK                                                                                          | DCM_SP:CLKDV                                                                                                                          | 137   |
ADC_CLK                                                                                             | DCM_SP:CLKDV                                                                                                                          | 58    |
ADC_CLK                                                                                             | DCM_SP:CLK90                                                                                                                          | 48    |
mod_signal_gen_inst/nonoverlap_clkgen/R_CLK_OUT_MODL_0                                              | NONE(mod_signal_gen_inst/ODDR2_CLKL_MOD_buf)                                                                                          | 2     |
mod_signal_gen_inst/nonoverlap_clkgen/R_CLK_OUT_MODN_0                                              | NONE(mod_signal_gen_inst/ODDR2_CLKN_MOD_buf)                                                                                          | 2     |
mod_signal_gen_inst/nonoverlap_clkgen/R_CLK_OUT_MOD_0                                               | NONE(mod_signal_gen_inst/ODDR2_CLK_MOD_buf)                                                                                           | 2     |
mod_signal_gen_inst/FREQ_SEL[2]_X_2_o_Mux_0_o(mod_signal_gen_inst/Mmux_FREQ_SEL[2]_X_2_o_Mux_0_o1:O)| BUFG(*)(mod_signal_gen_inst/nonoverlap_clkgen/count_32_4)                                                                             | 8     |
ADC_CLK                                                                                             | BUFG                                                                                                                                  | 158   |
uBlaze_SPI/MB_SPI_i/debug_module/debug_module/drck_i                                                | BUFG                                                                                                                                  | 209   |
uBlaze_SPI/MB_SPI_i/debug_module/Ext_JTAG_UPDATE                                                    | NONE(uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_0)| 43    |
----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 10.418ns (Maximum Frequency: 95.988MHz)
   Minimum input arrival time before clock: 7.268ns
   Maximum output required time after clock: 9.715ns
   Maximum combinational path delay: 4.372ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_CLOCK'
  Clock period: 10.418ns (frequency: 95.988MHz)
  Total number of paths / destination ports: 372624 / 6070
-------------------------------------------------------------------------
Delay:               10.418ns (Levels of Logic = 11)
  Source:            uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:       uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Source Clock:      USER_CLOCK rising
  Destination Clock: USER_CLOCK rising

  Data Path: uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.447   0.934  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d<1>)
     LUT4:I2->O            5   0.203   1.059  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1 (axi4lite_0/cb_mf_arvalid<1>)
     LUT5:I0->O           23   0.203   1.258  axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1 (M_AXI_ARVALID<1>)
     end scope: 'uBlaze_SPI/MB_SPI_i/axi4lite_0:M_AXI_ARVALID<1>'
     begin scope: 'uBlaze_SPI/MB_SPI_i/Generic_SPI:S_AXI_ARVALID'
     LUT6:I4->O            2   0.203   0.981  Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_int_SW0 (N16)
     LUT6:I0->O            5   0.203   0.715  Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1 (S_AXI_WREADY)
     end scope: 'uBlaze_SPI/MB_SPI_i/Generic_SPI:S_AXI_WREADY'
     begin scope: 'uBlaze_SPI/MB_SPI_i/axi4lite_0:M_AXI_WREADY<1>'
     LUT2:I1->O            1   0.205   0.944  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i_SW0 (N10)
     LUT6:I0->O            3   0.203   0.651  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i)
     LUT5:I4->O            4   0.205   0.912  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1 (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux)
     LUT6:I3->O            1   0.205   0.580  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1 (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready)
     LUT6:I5->O            1   0.205   0.000  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set)
     FDR:D                     0.102          axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    ----------------------------------------
    Total                     10.418ns (2.384ns logic, 8.034ns route)
                                       (22.9% logic, 77.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ADC_CLK'
  Clock period: 7.177ns (frequency: 139.328MHz)
  Total number of paths / destination ports: 7321 / 627
-------------------------------------------------------------------------
Delay:               3.589ns (Levels of Logic = 2)
  Source:            imager_time/DDR_DATA_VALID_int (FF)
  Destination:       fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_12 (FF)
  Source Clock:      ADC_CLK falling
  Destination Clock: ADC_CLK rising

  Data Path: imager_time/DDR_DATA_VALID_int to fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             5   0.447   0.819  imager_time/DDR_DATA_VALID_int (imager_time/DDR_DATA_VALID_int)
     begin scope: 'fifo_inst_4kB:wr_en'
     LUT2:I0->O           88   0.203   1.798  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en)
     FDPE:CE                   0.322          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1
    ----------------------------------------
    Total                      3.589ns (0.972ns logic, 2.617ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mod_signal_gen_inst/FREQ_SEL[2]_X_2_o_Mux_0_o'
  Clock period: 4.156ns (frequency: 240.593MHz)
  Total number of paths / destination ports: 74 / 13
-------------------------------------------------------------------------
Delay:               4.156ns (Levels of Logic = 3)
  Source:            mod_signal_gen_inst/nonoverlap_clkgen/count_32_0 (FF)
  Destination:       mod_signal_gen_inst/nonoverlap_clkgen/R_CLK_OUT_MODN_0 (FF)
  Source Clock:      mod_signal_gen_inst/FREQ_SEL[2]_X_2_o_Mux_0_o rising
  Destination Clock: mod_signal_gen_inst/FREQ_SEL[2]_X_2_o_Mux_0_o rising

  Data Path: mod_signal_gen_inst/nonoverlap_clkgen/count_32_0 to mod_signal_gen_inst/nonoverlap_clkgen/R_CLK_OUT_MODN_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             11   0.447   1.227  mod_signal_gen_inst/nonoverlap_clkgen/count_32_0 (mod_signal_gen_inst/nonoverlap_clkgen/count_32_0)
     LUT6:I1->O            2   0.203   0.961  mod_signal_gen_inst/nonoverlap_clkgen/count_32[4]_PHASE_SEL[4]_equal_13_o53_SW0 (N9)
     LUT6:I1->O            1   0.203   0.808  mod_signal_gen_inst/nonoverlap_clkgen/count_32[4]_PHASE_SEL[4]_equal_7_o51 (mod_signal_gen_inst/nonoverlap_clkgen/count_32[4]_PHASE_SEL[4]_equal_7_o)
     LUT3:I0->O            1   0.205   0.000  mod_signal_gen_inst/nonoverlap_clkgen/R_CLK_OUT_MOD_0_rstpot (mod_signal_gen_inst/nonoverlap_clkgen/R_CLK_OUT_MOD_0_rstpot)
     FD:D                      0.102          mod_signal_gen_inst/nonoverlap_clkgen/R_CLK_OUT_MOD_0
    ----------------------------------------
    Total                      4.156ns (1.160ns logic, 2.996ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_gen/CLOCK_OUT'
  Clock period: 4.640ns (frequency: 215.496MHz)
  Total number of paths / destination ports: 1328 / 98
-------------------------------------------------------------------------
Delay:               4.640ns (Levels of Logic = 8)
  Source:            MBI_regs/count_7 (FF)
  Destination:       MBI_regs/count_12 (FF)
  Source Clock:      clk_gen/CLOCK_OUT rising
  Destination Clock: clk_gen/CLOCK_OUT rising

  Data Path: MBI_regs/count_7 to MBI_regs/count_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             9   0.447   1.174  MBI_regs/count_7 (MBI_regs/count_7)
     LUT5:I0->O            1   0.203   0.000  MBI_regs/Mcompar_GND_19_o_count[31]_LessThan_6_o_lut<1> (MBI_regs/Mcompar_GND_19_o_count[31]_LessThan_6_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  MBI_regs/Mcompar_GND_19_o_count[31]_LessThan_6_o_cy<1> (MBI_regs/Mcompar_GND_19_o_count[31]_LessThan_6_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  MBI_regs/Mcompar_GND_19_o_count[31]_LessThan_6_o_cy<2> (MBI_regs/Mcompar_GND_19_o_count[31]_LessThan_6_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  MBI_regs/Mcompar_GND_19_o_count[31]_LessThan_6_o_cy<3> (MBI_regs/Mcompar_GND_19_o_count[31]_LessThan_6_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  MBI_regs/Mcompar_GND_19_o_count[31]_LessThan_6_o_cy<4> (MBI_regs/Mcompar_GND_19_o_count[31]_LessThan_6_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  MBI_regs/Mcompar_GND_19_o_count[31]_LessThan_6_o_cy<5> (MBI_regs/Mcompar_GND_19_o_count[31]_LessThan_6_o_cy<5>)
     MUXCY:CI->O           3   0.213   0.898  MBI_regs/Mcompar_GND_19_o_count[31]_LessThan_6_o_cy<6> (MBI_regs/Mcompar_GND_19_o_count[31]_LessThan_6_o_cy<6>)
     LUT4:I0->O           13   0.203   0.932  MBI_regs/_n0075_inv1 (MBI_regs/_n0075_inv)
     FDRE:CE                   0.322          MBI_regs/count_0
    ----------------------------------------
    Total                      4.640ns (1.636ns logic, 3.004ns route)
                                       (35.3% logic, 64.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'uBlaze_SPI/MB_SPI_i/debug_module/debug_module/drck_i'
  Clock period: 6.953ns (frequency: 143.817MHz)
  Total number of paths / destination ports: 345 / 249
-------------------------------------------------------------------------
Delay:               3.477ns (Levels of Logic = 11)
  Source:            uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Source Clock:      uBlaze_SPI/MB_SPI_i/debug_module/debug_module/drck_i falling
  Destination Clock: uBlaze_SPI/MB_SPI_i/debug_module/debug_module/drck_i rising

  Data Path: uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.447   0.924  debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (debug_module/MDM_Core_I1/JTAG_CONTROL_I/sync)
     LUT6:I1->O           17   0.203   1.132  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data11 (Dbg_Shift_31)
     end scope: 'uBlaze_SPI/MB_SPI_i/debug_module:Dbg_Shift_0'
     begin scope: 'uBlaze_SPI/MB_SPI_i/microblaze_0:DBG_SHIFT'
     LUT2:I0->O            1   0.203   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_lut<0> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_lut<0>)
     MUXCY:S->O            1   0.172   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<0> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<1> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<2> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<3> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<4> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<5> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<5>)
     MUXCY:CI->O           0   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<6> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<6>)
     XORCY:CI->O           1   0.180   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_xor<7> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count7)
     FD:D                      0.102          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
    ----------------------------------------
    Total                      3.477ns (1.421ns logic, 2.056ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'uBlaze_SPI/MB_SPI_i/debug_module/Ext_JTAG_UPDATE'
  Clock period: 9.886ns (frequency: 101.156MHz)
  Total number of paths / destination ports: 350 / 53
-------------------------------------------------------------------------
Delay:               4.943ns (Levels of Logic = 4)
  Source:            uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk (FF)
  Source Clock:      uBlaze_SPI/MB_SPI_i/debug_module/Ext_JTAG_UPDATE falling
  Destination Clock: uBlaze_SPI/MB_SPI_i/debug_module/Ext_JTAG_UPDATE rising

  Data Path: uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.447   1.062  debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (debug_module/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            2   0.203   0.961  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I41 (Dbg_Reg_En_0<3>)
     end scope: 'uBlaze_SPI/MB_SPI_i/debug_module:Dbg_Reg_En_0<3>'
     begin scope: 'uBlaze_SPI/MB_SPI_i/microblaze_0:DBG_REG_EN<3>'
     LUT5:I0->O            4   0.203   0.684  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_GND_254_o_PWR_117_o_MUX_5031_o111 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_GND_254_o_PWR_117_o_MUX_5031_o11)
     LUT4:I3->O           10   0.205   0.856  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En<0>1 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En)
     FDCE:CE                   0.322          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk
    ----------------------------------------
    Total                      4.943ns (1.380ns logic, 3.563ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ADC_CLK'
  Total number of paths / destination ports: 120 / 118
-------------------------------------------------------------------------
Offset:              4.343ns (Levels of Logic = 2)
  Source:            EXT_RESET_N (PAD)
  Destination:       imager_time/STATADC_FSM_FFd2 (FF)
  Destination Clock: ADC_CLK rising 0.3X

  Data Path: EXT_RESET_N to imager_time/STATADC_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   0.714  EXT_RESET_N_IBUF (EXT_RESET_N_IBUF)
     INV:I->O             84   0.206   1.771  EXT_RESET1_INV_0 (EXT_RESET)
     FDR:R                     0.430          imager_time/PIXRES_i
    ----------------------------------------
    Total                      4.343ns (1.858ns logic, 2.485ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_gen/CLOCK_OUT'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              3.441ns (Levels of Logic = 2)
  Source:            EXT_RESET_N_spi (PAD)
  Destination:       MBI_regs/count_12 (FF)
  Destination Clock: clk_gen/CLOCK_OUT rising

  Data Path: EXT_RESET_N_spi to MBI_regs/count_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  EXT_RESET_N_spi_IBUF (EXT_RESET_N_spi_IBUF)
     INV:I->O             13   0.206   0.932  MBI_regs/RESETN_spi_inv1_INV_0 (MBI_regs/RESETN_spi_inv)
     FDRE:R                    0.430          MBI_regs/count_0
    ----------------------------------------
    Total                      3.441ns (1.858ns logic, 1.583ns route)
                                       (54.0% logic, 46.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'USER_CLOCK'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              4.343ns (Levels of Logic = 3)
  Source:            EXT_RESET_N (PAD)
  Destination:       fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Destination Clock: USER_CLOCK rising 0.3X

  Data Path: EXT_RESET_N to fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   0.714  EXT_RESET_N_IBUF (EXT_RESET_N_IBUF)
     INV:I->O             84   0.206   1.771  EXT_RESET1_INV_0 (EXT_RESET)
     begin scope: 'fifo_inst_4kB:rst'
     FDP:PRE                   0.430          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    ----------------------------------------
    Total                      4.343ns (1.858ns logic, 2.485ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'uBlaze_SPI/MB_SPI_i/debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 182 / 126
-------------------------------------------------------------------------
Offset:              3.185ns (Levels of Logic = 11)
  Source:            uBlaze_SPI/MB_SPI_i/debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:SHIFT (PAD)
  Destination:       uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Destination Clock: uBlaze_SPI/MB_SPI_i/debug_module/debug_module/drck_i rising

  Data Path: uBlaze_SPI/MB_SPI_i/debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:SHIFT to uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    5   0.000   1.079  debug_module/Use_Spartan6.BSCAN_SPARTAN6_I (Ext_JTAG_SHIFT)
     LUT6:I0->O           17   0.203   1.132  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data11 (Dbg_Shift_31)
     end scope: 'uBlaze_SPI/MB_SPI_i/debug_module:Dbg_Shift_0'
     begin scope: 'uBlaze_SPI/MB_SPI_i/microblaze_0:DBG_SHIFT'
     LUT2:I0->O            1   0.203   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_lut<0> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_lut<0>)
     MUXCY:S->O            1   0.172   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<0> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<1> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<2> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<3> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<4> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<5> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<5>)
     MUXCY:CI->O           0   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<6> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<6>)
     XORCY:CI->O           1   0.180   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_xor<7> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count7)
     FD:D                      0.102          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
    ----------------------------------------
    Total                      3.185ns (0.974ns logic, 2.211ns route)
                                       (30.6% logic, 69.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'uBlaze_SPI/MB_SPI_i/debug_module/Ext_JTAG_UPDATE'
  Total number of paths / destination ports: 29 / 29
-------------------------------------------------------------------------
Offset:              7.268ns (Levels of Logic = 6)
  Source:            uBlaze_SPI/MB_SPI_i/debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:SEL (PAD)
  Destination:       uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination Clock: uBlaze_SPI/MB_SPI_i/debug_module/Ext_JTAG_UPDATE falling

  Data Path: uBlaze_SPI/MB_SPI_i/debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:SEL to uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SEL     8   0.000   0.907  debug_module/Use_Spartan6.BSCAN_SPARTAN6_I (debug_module/sel)
     LUT5:I3->O            1   0.203   0.827  debug_module/MDM_Core_I1/JTAG_CONTROL_I/_n01281 (debug_module/MDM_Core_I1/JTAG_CONTROL_I/_n0128)
     LUT4:I0->O            1   0.203   0.827  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay (debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].local_sel_n)
     LUT4:I0->O            1   0.203   0.827  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].LUT_Delay (debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].local_sel_n)
     LUT4:I0->O            1   0.203   0.827  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].LUT_Delay (debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].local_sel_n)
     LUT4:I0->O            1   0.203   0.827  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].LUT_Delay (debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].local_sel_n)
     LUT4:I0->O            1   0.203   0.579  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay (debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].local_sel_n)
     FDC_1:CLR                 0.430          debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
    ----------------------------------------
    Total                      7.268ns (1.648ns logic, 5.620ns route)
                                       (22.7% logic, 77.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mod_signal_gen_inst/FREQ_SEL[2]_X_2_o_Mux_0_o'
  Total number of paths / destination ports: 34 / 2
-------------------------------------------------------------------------
Offset:              4.669ns (Levels of Logic = 4)
  Source:            PHASE_SEL<0> (PAD)
  Destination:       mod_signal_gen_inst/nonoverlap_clkgen/R_CLK_OUT_MODN_0 (FF)
  Destination Clock: mod_signal_gen_inst/FREQ_SEL[2]_X_2_o_Mux_0_o rising

  Data Path: PHASE_SEL<0> to mod_signal_gen_inst/nonoverlap_clkgen/R_CLK_OUT_MODN_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   0.943  PHASE_SEL_0_IBUF (PHASE_SEL_0_IBUF)
     LUT5:I2->O            2   0.205   0.981  mod_signal_gen_inst/nonoverlap_clkgen/count_32[4]_PHASE_SEL[4]_equal_13_o31 (mod_signal_gen_inst/nonoverlap_clkgen/count_32[4]_PHASE_SEL[4]_equal_13_o4)
     LUT6:I0->O            1   0.203   0.808  mod_signal_gen_inst/nonoverlap_clkgen/count_32[4]_PHASE_SEL[4]_equal_7_o51 (mod_signal_gen_inst/nonoverlap_clkgen/count_32[4]_PHASE_SEL[4]_equal_7_o)
     LUT3:I0->O            1   0.205   0.000  mod_signal_gen_inst/nonoverlap_clkgen/R_CLK_OUT_MOD_0_rstpot (mod_signal_gen_inst/nonoverlap_clkgen/R_CLK_OUT_MOD_0_rstpot)
     FD:D                      0.102          mod_signal_gen_inst/nonoverlap_clkgen/R_CLK_OUT_MOD_0
    ----------------------------------------
    Total                      4.669ns (1.937ns logic, 2.732ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'USER_CLOCK'
  Total number of paths / destination ports: 38 / 24
-------------------------------------------------------------------------
Offset:              4.597ns (Levels of Logic = 7)
  Source:            uBlaze_SPI/MB_SPI_i/microblaze_0_d_bram_ctrl/microblaze_0_d_bram_ctrl/Sl_Rdy (FF)
  Destination:       uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1:DI (PAD)
  Source Clock:      USER_CLOCK rising

  Data Path: uBlaze_SPI/MB_SPI_i/microblaze_0_d_bram_ctrl/microblaze_0_d_bram_ctrl/Sl_Rdy to uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1:DI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.684  microblaze_0_d_bram_ctrl/Sl_Rdy (microblaze_0_d_bram_ctrl/Sl_Rdy)
     LUT2:I0->O            4   0.203   0.788  microblaze_0_d_bram_ctrl/Sl_Ready_i1 (Sl_Ready)
     end scope: 'uBlaze_SPI/MB_SPI_i/microblaze_0_d_bram_ctrl:Sl_Ready'
     begin scope: 'uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb:Sl_Ready<0>'
     end scope: 'uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb:LMB_Ready'
     begin scope: 'uBlaze_SPI/MB_SPI_i/microblaze_0:DREADY'
     LUT2:I0->O            1   0.203   0.000  microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.A_N1 (microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.A_N)
     MUXCY_L:S->LO         1   0.172   0.000  microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready)
     MUXCY_L:CI->LO        1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_wait_on_ready_N_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_wait_on_ready_N)
     MUXCY_L:CI->LO      238   0.019   2.062  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I (Trace_MEM_PipeRun)
    AND2B1L:DI                 0.000          microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1
    ----------------------------------------
    Total                      4.597ns (1.063ns logic, 3.534ns route)
                                       (23.1% logic, 76.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ADC_CLK'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              3.820ns (Levels of Logic = 1)
  Source:            imager_time/rowadd_7 (FF)
  Destination:       MBI_ROW_ADD<7> (PAD)
  Source Clock:      ADC_CLK rising 0.3X

  Data Path: imager_time/rowadd_7 to MBI_ROW_ADD<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              8   0.447   0.802  imager_time/rowadd_7 (imager_time/rowadd_7)
     OBUF:I->O                 2.571          MBI_ROW_ADD_7_OBUF (MBI_ROW_ADD<7>)
    ----------------------------------------
    Total                      3.820ns (3.018ns logic, 0.802ns route)
                                       (79.0% logic, 21.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_gen/CLOCK_OUT'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            MBI_regs/upload_i (FF)
  Destination:       ISPI_UPLOAD (PAD)
  Source Clock:      clk_gen/CLOCK_OUT rising

  Data Path: MBI_regs/upload_i to ISPI_UPLOAD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  MBI_regs/upload_i (MBI_regs/upload_i)
     OBUF:I->O                 2.571          ISPI_UPLOAD_OBUF (ISPI_UPLOAD)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'uBlaze_SPI/MB_SPI_i/debug_module/Ext_JTAG_UPDATE'
  Total number of paths / destination ports: 49 / 1
-------------------------------------------------------------------------
Offset:              6.767ns (Levels of Logic = 8)
  Source:            uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       uBlaze_SPI/MB_SPI_i/debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:TDO (PAD)
  Source Clock:      uBlaze_SPI/MB_SPI_i/debug_module/Ext_JTAG_UPDATE falling

  Data Path: uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to uBlaze_SPI/MB_SPI_i/debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.447   1.062  debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (debug_module/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            7   0.203   0.774  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I81 (Dbg_Reg_En_0<7>)
     end scope: 'uBlaze_SPI/MB_SPI_i/debug_module:Dbg_Reg_En_0<7>'
     begin scope: 'uBlaze_SPI/MB_SPI_i/microblaze_0:DBG_REG_EN<7>'
     LUT6:I5->O            1   0.205   0.684  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1215 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1214)
     LUT6:I4->O            1   0.203   0.808  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1223 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1222)
     LUT3:I0->O            1   0.205   0.944  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1224 (DBG_TDO)
     end scope: 'uBlaze_SPI/MB_SPI_i/microblaze_0:DBG_TDO'
     begin scope: 'uBlaze_SPI/MB_SPI_i/debug_module:Dbg_TDO_0'
     LUT6:I0->O            1   0.203   0.827  debug_module/MDM_Core_I1/Mmux_TDO_i13 (debug_module/MDM_Core_I1/Mmux_TDO_i12)
     LUT5:I1->O            0   0.203   0.000  debug_module/MDM_Core_I1/Mmux_TDO_i16 (debug_module/tdo)
    BSCAN_SPARTAN6:TDO         0.000          debug_module/Use_Spartan6.BSCAN_SPARTAN6_I
    ----------------------------------------
    Total                      6.767ns (1.669ns logic, 5.098ns route)
                                       (24.7% logic, 75.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'uBlaze_SPI/MB_SPI_i/debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 199 / 1
-------------------------------------------------------------------------
Offset:              9.715ns (Levels of Logic = 9)
  Source:            uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_3 (FF)
  Destination:       uBlaze_SPI/MB_SPI_i/debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:TDO (PAD)
  Source Clock:      uBlaze_SPI/MB_SPI_i/debug_module/debug_module/drck_i rising

  Data Path: uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_3 to uBlaze_SPI/MB_SPI_i/debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              30   0.447   1.608  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_3 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count<3>)
     LUT5:I0->O            1   0.203   0.924  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO125 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO124)
     LUT6:I1->O            1   0.203   0.924  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO126 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO125)
     LUT6:I1->O            1   0.203   0.924  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO127 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO126)
     LUT6:I1->O            1   0.203   0.684  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1215 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1214)
     LUT6:I4->O            1   0.203   0.808  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1223 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1222)
     LUT3:I0->O            1   0.205   0.944  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1224 (DBG_TDO)
     end scope: 'uBlaze_SPI/MB_SPI_i/microblaze_0:DBG_TDO'
     begin scope: 'uBlaze_SPI/MB_SPI_i/debug_module:Dbg_TDO_0'
     LUT6:I0->O            1   0.203   0.827  debug_module/MDM_Core_I1/Mmux_TDO_i13 (debug_module/MDM_Core_I1/Mmux_TDO_i12)
     LUT5:I1->O            0   0.203   0.000  debug_module/MDM_Core_I1/Mmux_TDO_i16 (debug_module/tdo)
    BSCAN_SPARTAN6:TDO         0.000          debug_module/Use_Spartan6.BSCAN_SPARTAN6_I
    ----------------------------------------
    Total                      9.715ns (2.073ns logic, 7.642ns route)
                                       (21.3% logic, 78.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               4.372ns (Levels of Logic = 2)
  Source:            OK_PIXRES_GLOB (PAD)
  Destination:       MBI_PIXRES_GLOB (PAD)

  Data Path: OK_PIXRES_GLOB to MBI_PIXRES_GLOB
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  OK_PIXRES_GLOB_IBUF (MBI_PIXRES_GLOB_OBUF)
     OBUF:I->O                 2.571          MBI_PIXRES_GLOB_OBUF (MBI_PIXRES_GLOB)
    ----------------------------------------
    Total                      4.372ns (3.793ns logic, 0.579ns route)
                                       (86.8% logic, 13.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ADC_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ADC_CLK        |    6.103|    3.589|    1.741|         |
USER_CLOCK     |    1.128|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock USER_CLOCK
----------------------------------------------------+---------+---------+---------+---------+
                                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------+---------+---------+---------+---------+
ADC_CLK                                             |    1.128|         |         |         |
USER_CLOCK                                          |   10.418|         |    4.235|         |
uBlaze_SPI/MB_SPI_i/debug_module/Ext_JTAG_UPDATE    |    3.711|    2.923|         |         |
uBlaze_SPI/MB_SPI_i/debug_module/debug_module/drck_i|    4.360|         |         |         |
----------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_gen/CLOCK_OUT
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk_gen/CLOCK_OUT|    4.640|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock mod_signal_gen_inst/FREQ_SEL[2]_X_2_o_Mux_0_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
mod_signal_gen_inst/FREQ_SEL[2]_X_2_o_Mux_0_o|    4.156|         |         |         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock uBlaze_SPI/MB_SPI_i/debug_module/Ext_JTAG_UPDATE
----------------------------------------------------+---------+---------+---------+---------+
                                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------+---------+---------+---------+---------+
USER_CLOCK                                          |    2.344|         |         |         |
uBlaze_SPI/MB_SPI_i/debug_module/Ext_JTAG_UPDATE    |         |    4.943|    7.982|         |
uBlaze_SPI/MB_SPI_i/debug_module/debug_module/drck_i|    1.263|         |         |         |
----------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock uBlaze_SPI/MB_SPI_i/debug_module/debug_module/drck_i
----------------------------------------------------+---------+---------+---------+---------+
                                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------+---------+---------+---------+---------+
USER_CLOCK                                          |    5.158|         |         |         |
uBlaze_SPI/MB_SPI_i/debug_module/Ext_JTAG_UPDATE    |         |    4.934|    2.873|         |
uBlaze_SPI/MB_SPI_i/debug_module/debug_module/drck_i|    2.427|    3.477|    3.249|         |
----------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 22.97 secs
 
--> 

Total memory usage is 350584 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  167 (   0 filtered)
Number of infos    :   57 (   0 filtered)

