
---------- Begin Simulation Statistics ----------
final_tick                                14459042500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    501                       # Simulator instruction rate (inst/s)
host_mem_usage                                7883992                       # Number of bytes of host memory used
host_op_rate                                      513                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14424.41                       # Real time elapsed on the host
host_tick_rate                                 763429                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7227632                       # Number of instructions simulated
sim_ops                                       7405593                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011012                       # Number of seconds simulated
sim_ticks                                 11012012500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.997947                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  233827                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               243575                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                533                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4551                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            246073                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3054                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3983                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              929                       # Number of indirect misses.
system.cpu.branchPred.lookups                  279542                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12204                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          596                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1654597                       # Number of instructions committed
system.cpu.committedOps                       1683334                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.059060                       # CPI: cycles per instruction
system.cpu.discardedOps                         11598                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             922967                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             89186                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           436015                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1576565                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.326898                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      346                       # number of quiesce instructions executed
system.cpu.numCycles                          5061512                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       346                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1147378     68.16%     68.16% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1614      0.10%     68.26% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::MemRead                  87769      5.21%     73.47% # Class of committed instruction
system.cpu.op_class_0::MemWrite                446573     26.53%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1683334                       # Class of committed instruction
system.cpu.quiesceCycles                     12557708                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3484947                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          684                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        391582                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              145024                       # Transaction distribution
system.membus.trans_dist::ReadResp             145702                       # Transaction distribution
system.membus.trans_dist::WriteReq              53833                       # Transaction distribution
system.membus.trans_dist::WriteResp             53833                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          360                       # Transaction distribution
system.membus.trans_dist::WriteClean               97                       # Transaction distribution
system.membus.trans_dist::CleanEvict              211                       # Transaction distribution
system.membus.trans_dist::ReadExReq               147                       # Transaction distribution
system.membus.trans_dist::ReadExResp              148                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            301                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           377                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       195090                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        195090                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          661                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          661                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           51                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       391787                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       399372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       390180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       390180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 790213                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        19264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        19264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        61440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8057                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        73833                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     12485500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     12485500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12578597                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            589940                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000041                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006378                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  589916    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      24      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              589940                       # Request fanout histogram
system.membus.reqLayer6.occupancy           937364357                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               8.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7692750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              596937                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1420250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7123105                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          847998535                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              7.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1514000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      5951319                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1487830                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      7439149                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1487830                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      5951319                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      7439149                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      7439149                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      7439149                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     14878298                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       112640                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       112640                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       304125                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       304125                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2590                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6070                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       753666                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       761858                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       833530                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4070                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8057                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12058628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     12189700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     13247221                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1428103500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             13.0                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1178940924                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         10.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    642813000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      5951319                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4463489                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5951319                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     16366127                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5951319                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4463489                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10414808                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      5951319                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10414808                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10414808                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     26780936                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4463489                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10414808                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14878298                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4463489                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1534688                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5998177                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4463489                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14878298                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1534688                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20876475                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       144658                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       144658                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        50432                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        50432                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       372738                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       390180                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11927556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     12485500                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       228816                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       228816    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       228816                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    482898875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          4.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    773711000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          7.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12374944                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3007720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1088059789                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     23805276                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     11902638                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1123767704                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     29756595                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     29790377                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     59546972                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1117816385                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     53595653                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     11902638                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1183314676                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17235972                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2883584                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20250628                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9175044                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     19267588                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4308993                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        90112                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4403201                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       286721                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2809857                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      5951319                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1565197279                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    261858039                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      5951319                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1838957956                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    916503137                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    833185033                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1749688170                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      5951319                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2481700416                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1095043072                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      5951319                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3588646126                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        19264                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        20672                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        19264                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        19264                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          301                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          323                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1749362                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       127860                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1877223                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1749362                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1749362                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1749362                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       127860                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1877223                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9043972                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          32192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9290044                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        29248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2883584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3256896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       141313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              145161                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          457                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        45056                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              50889                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     17887739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    821282395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1534688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2923353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             843628174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2656009                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     23805276                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    261858039                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5951319                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1487830                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            295758473                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2656009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     41693015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1083140434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5951319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1487830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1534688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2923353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1139386647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    186091.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       498.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003253508250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          100                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          100                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              262398                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              54017                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      145160                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      50889                       # Number of write requests accepted
system.mem_ctrls.readBursts                    145160                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    50889                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    282                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3177                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4683865825                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  724390000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8486913325                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32329.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58579.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        72                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   135041                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   47190                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                145158                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                50889                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  127102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    146                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        13543                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    925.110241                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   830.259132                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.444537                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          450      3.32%      3.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          416      3.07%      6.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          276      2.04%      8.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          175      1.29%      9.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          199      1.47%     11.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          178      1.31%     12.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          247      1.82%     14.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          211      1.56%     15.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11391     84.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13543                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          100                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1448.800000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1881.543086                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            55     55.00%     55.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      2.00%     57.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            5      5.00%     62.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      1.00%     63.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      1.00%     64.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            5      5.00%     69.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           16     16.00%     85.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      2.00%     87.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            8      8.00%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            5      5.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           100                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          100                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     508.920000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    186.461413                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    481.393173                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             32     32.00%     32.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             4      4.00%     36.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             8      8.00%     44.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      2.00%     46.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      1.00%     47.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      1.00%     48.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      3.00%     51.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      3.00%     54.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      1.00%     55.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      3.00%     58.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           42     42.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           100                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9272192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   18048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3257088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9289980                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3256896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       842.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       295.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    843.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    295.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11011868750                       # Total gap between requests
system.mem_ctrls.avgGap                      56168.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9026180                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        31872                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        30400                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2883584                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 17887738.503747612238                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 819666704.882508993149                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1534687.687650191132                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2894293.845016975887                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2760621.639323420823                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 23805276.283513117582                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 261858039.118644297123                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5951319.070878279395                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1400652.242267251480                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       141313                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          502                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          457                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        45056                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    176758975                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8259562035                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     28299045                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     22293270                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  20485319110                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  28049560375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 146230886125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2482854750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     75045375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57389.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58448.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    106788.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44408.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  44825643.57                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6848037.20                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3245536.36                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2424662.84                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    293146.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7828123765                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    595770000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2591586735                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 692                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           346                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     22684114.523121                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    134481105.818800                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          346    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1274125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545333500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             346                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6610338875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7848703625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       813713                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           813713                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       813713                       # number of overall hits
system.cpu.icache.overall_hits::total          813713                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          301                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            301                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          301                       # number of overall misses
system.cpu.icache.overall_misses::total           301                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     13086875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     13086875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     13086875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     13086875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       814014                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       814014                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       814014                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       814014                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000370                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000370                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000370                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000370                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43477.990033                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43477.990033                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43477.990033                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43477.990033                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          301                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          301                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          301                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          301                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12607875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12607875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12607875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12607875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000370                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000370                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000370                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000370                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41886.627907                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41886.627907                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41886.627907                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41886.627907                       # average overall mshr miss latency
system.cpu.icache.replacements                     59                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       813713                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          813713                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          301                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           301                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     13086875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     13086875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       814014                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       814014                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000370                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000370                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43477.990033                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43477.990033                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          301                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          301                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12607875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12607875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000370                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000370                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41886.627907                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41886.627907                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           441.787229                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              328837                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                59                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5573.508475                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   441.787229                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.862866                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.862866                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          442                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1628329                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1628329                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       140288                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           140288                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       140288                       # number of overall hits
system.cpu.dcache.overall_hits::total          140288                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          661                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            661                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          661                       # number of overall misses
system.cpu.dcache.overall_misses::total           661                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     52038625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     52038625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     52038625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     52038625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       140949                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       140949                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       140949                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       140949                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004690                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004690                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004690                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004690                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78727.118003                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78727.118003                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78727.118003                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78727.118003                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          360                       # number of writebacks
system.cpu.dcache.writebacks::total               360                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          137                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          137                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          137                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          137                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          524                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          524                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          524                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          524                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3767                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3767                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39760250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39760250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     39760250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39760250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7970000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7970000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003718                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003718                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003718                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003718                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75878.339695                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75878.339695                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75878.339695                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75878.339695                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2115.741970                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2115.741970                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    512                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        87989                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           87989                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          385                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           385                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     28707625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28707625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        88374                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        88374                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004356                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004356                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74565.259740                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74565.259740                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          377                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          377                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          366                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          366                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     27468875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     27468875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7970000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7970000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004266                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004266                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72861.737401                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72861.737401                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21775.956284                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21775.956284                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        52299                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          52299                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          276                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          276                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     23331000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     23331000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        52575                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        52575                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005250                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005250                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 84532.608696                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84532.608696                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          129                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          129                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          147                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          147                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3401                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3401                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12291375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12291375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002796                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002796                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 83614.795918                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83614.795918                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       195090                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       195090                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2027904375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2027904375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10394.712056                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10394.712056                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        52759                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        52759                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       142331                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       142331                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1971978232                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1971978232                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13854.875129                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13854.875129                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           462.691377                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                9019                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               609                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.809524                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   462.691377                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.903694                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.903694                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          428                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          278                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          133                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2125041                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2125041                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14459042500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                14459213125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    501                       # Simulator instruction rate (inst/s)
host_mem_usage                                7883992                       # Number of bytes of host memory used
host_op_rate                                      513                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14424.50                       # Real time elapsed on the host
host_tick_rate                                 763436                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7227641                       # Number of instructions simulated
sim_ops                                       7405608                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011012                       # Number of seconds simulated
sim_ticks                                 11012183125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.997192                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  233829                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               243579                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                534                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4553                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            246073                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3054                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3983                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              929                       # Number of indirect misses.
system.cpu.branchPred.lookups                  279548                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12206                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          596                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1654606                       # Number of instructions committed
system.cpu.committedOps                       1683349                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.059209                       # CPI: cycles per instruction
system.cpu.discardedOps                         11605                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             922984                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             89186                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           436016                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1576792                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.326882                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      346                       # number of quiesce instructions executed
system.cpu.numCycles                          5061785                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       346                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1147386     68.16%     68.16% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1614      0.10%     68.26% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.26% # Class of committed instruction
system.cpu.op_class_0::MemRead                  87775      5.21%     73.47% # Class of committed instruction
system.cpu.op_class_0::MemWrite                446573     26.53%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1683349                       # Class of committed instruction
system.cpu.quiesceCycles                     12557708                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3484993                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          687                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        391588                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              145024                       # Transaction distribution
system.membus.trans_dist::ReadResp             145705                       # Transaction distribution
system.membus.trans_dist::WriteReq              53833                       # Transaction distribution
system.membus.trans_dist::WriteResp             53833                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          360                       # Transaction distribution
system.membus.trans_dist::WriteClean               97                       # Transaction distribution
system.membus.trans_dist::CleanEvict              214                       # Transaction distribution
system.membus.trans_dist::ReadExReq               147                       # Transaction distribution
system.membus.trans_dist::ReadExResp              148                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            303                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           378                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       195090                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        195090                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          667                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          667                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           51                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       391790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       399375                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       390180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       390180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 790222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        19392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        19392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        61504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8057                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        73897                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     12485500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     12485500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12578789                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            589943                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000041                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006378                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  589919    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      24      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              589943                       # Request fanout histogram
system.membus.reqLayer6.occupancy           937367357                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               8.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7692750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              602812                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1420250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7128855                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          847998535                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              7.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1524000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      5951227                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1487807                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      7439034                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1487807                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      5951227                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      7439034                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      7439034                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      7439034                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     14878067                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       112640                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       112640                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       304125                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       304125                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2590                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6070                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       753666                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       761858                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       833530                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4070                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8057                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12058628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     12189700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     13247221                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1428103500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             13.0                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1178940924                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         10.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    642813000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      5951227                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4463420                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5951227                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     16365874                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5951227                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4463420                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10414647                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      5951227                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10414647                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10414647                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     26780521                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4463420                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10414647                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14878067                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4463420                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1534664                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5998084                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4463420                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14878067                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1534664                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20876151                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       144658                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       144658                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        50432                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        50432                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       372738                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       390180                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11927556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     12485500                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       228816                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       228816    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       228816                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    482898875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          4.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    773711000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          7.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12374944                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3007720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1088042931                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     23804907                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     11902454                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1123750292                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     29756134                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     29789915                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     59546049                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1117799065                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     53594823                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     11902454                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1183296341                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17235972                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2883584                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20250628                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9175044                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     19267588                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4308993                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        90112                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4403201                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       286721                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2809857                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      5951227                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1565173027                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    261853982                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      5951227                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1838929463                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    916488936                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    833172124                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1749661060                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      5951227                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2481661964                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1095026105                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      5951227                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3588590523                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        19392                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        20800                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        19392                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        19392                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          303                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          325                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1760959                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       127858                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1888817                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1760959                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1760959                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1760959                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       127858                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1888817                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9043972                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          32256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9290108                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        29248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2883584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3256896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       141313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              145162                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          457                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        45056                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              50889                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     17887461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    821269670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1534664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2929119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             843620915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2655967                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     23804907                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    261853982                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5951227                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1487807                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            295753890                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2655967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     41692369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1083123652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5951227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1487807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1534664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2929119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1139374805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    186091.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       499.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003253508250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          100                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          100                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              262400                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              54017                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      145161                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      50889                       # Number of write requests accepted
system.mem_ctrls.readBursts                    145161                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    50889                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    282                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3177                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4683865825                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  724395000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8486939575                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32329.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58579.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        72                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   135042                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   47190                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                145159                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                50889                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  127102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    146                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        13543                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    925.110241                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   830.259132                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.444537                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          450      3.32%      3.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          416      3.07%      6.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          276      2.04%      8.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          175      1.29%      9.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          199      1.47%     11.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          178      1.31%     12.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          247      1.82%     14.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          211      1.56%     15.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11391     84.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13543                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          100                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1448.800000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1881.543086                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            55     55.00%     55.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      2.00%     57.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            5      5.00%     62.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      1.00%     63.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      1.00%     64.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            5      5.00%     69.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           16     16.00%     85.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      2.00%     87.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            8      8.00%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            5      5.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           100                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          100                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     508.920000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    186.461413                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    481.393173                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             32     32.00%     32.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             4      4.00%     36.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             8      8.00%     44.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      2.00%     46.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      1.00%     47.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      1.00%     48.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      3.00%     51.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      3.00%     54.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      1.00%     55.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      3.00%     58.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           42     42.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           100                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9272256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   18048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3257088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9290044                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3256896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       842.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       295.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    843.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    295.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11012068125                       # Total gap between requests
system.mem_ctrls.avgGap                      56169.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9026180                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        31936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        30400                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2883584                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 17887461.347497344017                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 819654004.800251603127                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1534663.908887730213                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2900060.745221216232                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2760578.865691538434                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 23804907.439731664956                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 261853981.837048321962                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5951226.859932916239                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1400630.540277180495                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       141313                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          503                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          457                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        45056                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    176758975                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8259562035                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     28299045                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     22319520                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  20485319110                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  28049560375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 146230886125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2482854750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     75045375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57389.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58448.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    106788.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44372.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  44825643.57                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6848037.20                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3245536.36                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2424662.84                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    293146.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7828123765                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    595770000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2591757360                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 692                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           346                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     22684114.523121                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    134481105.818800                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          346    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1274125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545333500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             346                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6610509500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7848703625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       813722                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           813722                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       813722                       # number of overall hits
system.cpu.icache.overall_hits::total          813722                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          303                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            303                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          303                       # number of overall misses
system.cpu.icache.overall_misses::total           303                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     13173750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     13173750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     13173750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     13173750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       814025                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       814025                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       814025                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       814025                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000372                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000372                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000372                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000372                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43477.722772                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43477.722772                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43477.722772                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43477.722772                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          303                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          303                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          303                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          303                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12691500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12691500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12691500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12691500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000372                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000372                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000372                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000372                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41886.138614                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41886.138614                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41886.138614                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41886.138614                       # average overall mshr miss latency
system.cpu.icache.replacements                     61                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       813722                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          813722                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          303                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           303                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     13173750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     13173750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       814025                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       814025                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000372                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000372                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43477.722772                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43477.722772                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          303                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          303                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12691500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12691500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000372                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000372                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41886.138614                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41886.138614                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           441.787403                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2296355                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               514                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4467.616732                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   441.787403                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.862866                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.862866                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          440                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1628353                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1628353                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       140293                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           140293                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       140293                       # number of overall hits
system.cpu.dcache.overall_hits::total          140293                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          662                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            662                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          662                       # number of overall misses
system.cpu.dcache.overall_misses::total           662                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     52098625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     52098625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     52098625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     52098625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       140955                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       140955                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       140955                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       140955                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004697                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004697                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004697                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004697                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78698.829305                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78698.829305                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78698.829305                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78698.829305                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          360                       # number of writebacks
system.cpu.dcache.writebacks::total               360                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          137                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          137                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          137                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          137                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          525                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          525                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          525                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          525                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3767                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3767                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39818875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39818875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     39818875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39818875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7970000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7970000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003725                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003725                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003725                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003725                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75845.476190                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75845.476190                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75845.476190                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75845.476190                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2115.741970                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2115.741970                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    513                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        87994                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           87994                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          386                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           386                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     28767625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28767625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        88380                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        88380                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004368                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004368                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74527.525907                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74527.525907                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          378                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          378                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          366                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          366                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     27527500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     27527500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7970000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7970000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004277                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004277                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72824.074074                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72824.074074                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21775.956284                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21775.956284                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        52299                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          52299                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          276                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          276                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     23331000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     23331000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        52575                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        52575                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005250                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005250                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 84532.608696                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84532.608696                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          129                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          129                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          147                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          147                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3401                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3401                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12291375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12291375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002796                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002796                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 83614.795918                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83614.795918                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       195090                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       195090                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2027904375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2027904375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10394.712056                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10394.712056                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        52759                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        52759                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       142331                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       142331                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1971978232                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1971978232                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13854.875129                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13854.875129                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           462.690839                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              144567                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1038                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            139.274566                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   462.690839                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.903693                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.903693                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          428                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          277                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          133                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2125066                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2125066                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14459213125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
