{
   "ActiveEmotionalView":"Reduced Jogs",
   "Default View_ScaleFactor":"1.32437",
   "Default View_TopLeft":"1285,-196",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/okAXI4LiteInterface_0_m_axi_aclk:false|/jesd204_0_rx_core_clk_out:false|/wireoutbreakout_0_rx_reset:false|/okAXI4LiteInterface_0_m_axi_aresetn:false|/util_ds_buf_0_IBUF_OUT:false|",
   "Interfaces View_ScaleFactor":"0.909232",
   "Interfaces View_TopLeft":"-201,-236",
   "No Loops_ScaleFactor":"0.71946",
   "No Loops_TopLeft":"-202,-234",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layers":"/okAXI4LiteInterface_0_m_axi_aclk:true|/jesd204_0_rx_core_clk_out:true|/wireoutbreakout_0_rx_reset:true|/okAXI4LiteInterface_0_m_axi_aresetn:true|/util_ds_buf_0_IBUF_OUT:true|",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port host_interface -pg 1 -lvl 0 -x -100 -y 480 -defaultsOSRD
preplace port FPGA_JESD_CLKP -pg 1 -lvl 0 -x -100 -y 900 -defaultsOSRD
preplace port FPGA_JESD_CLKM -pg 1 -lvl 0 -x -100 -y 920 -defaultsOSRD
preplace port FPGA_JESD_SYSREFP -pg 1 -lvl 0 -x -100 -y 800 -defaultsOSRD
preplace port FPGA_JESD_SYSREFM -pg 1 -lvl 0 -x -100 -y 820 -defaultsOSRD
preplace port JESD_SYNC -pg 1 -lvl 7 -x 2660 -y 900 -defaultsOSRD
preplace portBus rxp -pg 1 -lvl 0 -x -100 -y 1040 -defaultsOSRD
preplace portBus rxn -pg 1 -lvl 0 -x -100 -y 1060 -defaultsOSRD
preplace portBus SYNCbABP -pg 1 -lvl 7 -x 2660 -y 820 -defaultsOSRD
preplace portBus SYNCbABM -pg 1 -lvl 7 -x 2660 -y 840 -defaultsOSRD
preplace portBus SYNCbCDP -pg 1 -lvl 7 -x 2660 -y 960 -defaultsOSRD
preplace portBus SYNCbCDM -pg 1 -lvl 7 -x 2660 -y 980 -defaultsOSRD
preplace inst frontpanel_0 -pg 1 -lvl 1 -x 220 -y 480 -swap {0 1 2 3 4 15 6 7 8 9 10 11 12 13 14 5 16 17 18 19 20} -defaultsOSRD -pinY host_interface 0L -pinY wirein00 240R -pinY wirein01 20R -pinY wirein01.wi01_ep_dataout 40R -pinY wirein02 60R -pinY wirein02.wi02_ep_dataout 80R -pinY wirein03 100R -pinY wirein03.wi03_ep_dataout 120R -pinY wireout20 140R -pinY btpipein80 0R -pinY okClk 260R
preplace inst jesd204_0 -pg 1 -lvl 3 -x 1310 -y 580 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 25 26 29 21 22 27 35 28 31 34 30 33 23 32 24 36} -defaultsOSRD -pinY s_axi 0L -pinY m_axis_rx 0R -pinY refclk_p 320L -pinY refclk_n 340L -pinY rx_core_clk_out 40R -pinY s_axi_aclk 40L -pinY s_axi_aresetn 60L -pinY rx_reset 400L -pinBusY rxp 480L -pinBusY rxn 460L -pinY rx_aresetn 80R -pinBusY rx_start_of_frame 140R -pinBusY rx_end_of_frame 60R -pinBusY rx_start_of_multiframe 120R -pinBusY rx_end_of_multiframe 20R -pinBusY rx_frame_error 100R -pinY rx_sysref 200L -pinY rx_sync 380R
preplace inst okAXI4LiteInterface_0 -pg 1 -lvl 2 -x 800 -y 380 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 26 27 25} -defaultsOSRD -pinY btpipein_DATA 0L -pinY wireout_READDATA 140L -pinY m_axi 100R -pinY okClkIn 160L -pinY m_axi_aclk 140R -pinY m_axi_aresetn 160R -pinY activity_mon 120R
preplace inst util_ds_buf_0 -pg 1 -lvl 2 -x 800 -y 780 -defaultsOSRD -pinY CLK_IN_D 0L -pinY CLK_IN_D.IBUF_DS_P 20L -pinY CLK_IN_D.IBUF_DS_N 40L -pinBusY IBUF_OUT 0R
preplace inst wireoutbreakout_0 -pg 1 -lvl 2 -x 800 -y 980 -defaultsOSRD -pinY wirein_READDATA 0L -pinY rx_reset 0R
preplace inst util_ds_buf_1 -pg 1 -lvl 6 -x 2500 -y 820 -defaultsOSRD -pinBusY OBUF_IN 20L -pinBusY OBUF_DS_P 0R -pinBusY OBUF_DS_N 20R
preplace inst util_ds_buf_2 -pg 1 -lvl 6 -x 2500 -y 960 -defaultsOSRD -pinBusY OBUF_IN 0L -pinBusY OBUF_DS_P 0R -pinBusY OBUF_DS_N 20R
preplace inst ila_0 -pg 1 -lvl 6 -x 2500 -y 60 -swap {0 1 13 14 2 4 9 12 10 3 11 5 6 7 8} -defaultsOSRD -pinY clk 0L -pinBusY probe0 20L -pinBusY probe1 640L -pinBusY probe2 660L -pinBusY probe3 40L -pinBusY probe4 120L -pinBusY probe5 560L -pinBusY probe6 620L -pinBusY probe7 580L -pinBusY probe8 60L -pinBusY probe9 600L -pinBusY probe10 140L -pinBusY probe11 160L -pinBusY probe12 180L -pinBusY probe13 200L
preplace inst jesd204_0_transport_0 -pg 1 -lvl 4 -x 1730 -y 80 -swap {0 1 2 3 4 7 6 8 9 10 11 12 13 14 15 16 17 18 19 20 21 5} -defaultsOSRD -pinY rx 280L -pinY clk 300L -pinY rst_n 320L -pinBusY signalA_sampl0 40R -pinBusY signalA_sampl1 20R -pinY signalA_cntrl0 60R -pinY signalA_cntrl1 80R -pinBusY signalB_sampl0 100R -pinBusY signalB_sampl1 120R -pinY signalB_cntrl0 140R -pinY signalB_cntrl1 160R -pinBusY signalC_sampl0 180R -pinBusY signalC_sampl1 200R -pinY signalC_cntrl0 220R -pinY signalC_cntrl1 240R -pinBusY signalD_sampl0 260R -pinBusY signalD_sampl1 280R -pinY signalD_cntrl0 300R -pinY signalD_cntrl1 320R -pinY ready_out 0R
preplace inst data_processing_unit_0 -pg 1 -lvl 5 -x 2120 -y 180 -swap {4 5 6 3 2 0 1 7 11 10 9 8} -defaultsOSRD -pinBusY V_threshold 320L -pinBusY time_min 340L -pinBusY time_max 380L -pinY clk 300L -pinY RESET_N 280L -pinBusY sample0 0L -pinBusY sample1 20L -pinY valid 0R -pinBusY V_peak 80R -pinBusY AUC 60R -pinBusY dt 40R -pinBusY IPI 20R
preplace netloc frontpanel_0_okClk 1 1 1 480 540n
preplace netloc okAXI4LiteInterface_0_m_axi_aresetn 1 2 1 1140 540n
preplace netloc okAXI4LiteInterface_0_m_axi_aclk 1 2 1 1100 520n
preplace netloc rxp_1 1 0 3 -20J 800 560J 720 980J
preplace netloc rxn_1 1 0 3 NJ 1060 580J 700 1000J
preplace netloc FPGA_JESD_CLKP_1 1 0 3 -40J 820 520J 660 1060J
preplace netloc FPGA_JESD_CLKM_1 1 0 3 0J 840 540J 680 1040J
preplace netloc util_ds_buf_0_IBUF_OUT 1 2 4 1080 480 NJ 480 1920J 640 2320
preplace netloc FPGA_JESD_SYSREFP_1 1 0 2 -60J 860 600J
preplace netloc FPGA_JESD_SYSREFM_1 1 0 2 -80J 880 620J
preplace netloc jesd204_0_rx_sync 1 3 4 NJ 960 NJ 960 2320 900 NJ
preplace netloc jesd204_0_rx_core_clk_out 1 3 3 1540 20 1940 60 NJ
preplace netloc wireoutbreakout_0_rx_reset 1 2 1 NJ 980
preplace netloc util_ds_buf_1_OBUF_DS_P 1 6 1 NJ 820
preplace netloc util_ds_buf_1_OBUF_DS_N 1 6 1 NJ 840
preplace netloc util_ds_buf_2_OBUF_DS_P 1 6 1 NJ 960
preplace netloc util_ds_buf_2_OBUF_DS_N 1 6 1 NJ 980
preplace netloc jesd204_0_rx_start_of_frame 1 3 3 1580J 700 NJ 700 2280
preplace netloc jesd204_0_rx_end_of_frame 1 3 3 NJ 640 1900J 660 2300
preplace netloc jesd204_0_rx_end_of_multiframe 1 3 3 1480J -20 NJ -20 2360
preplace netloc jesd204_0_rx_start_of_multiframe 1 3 3 1560J 680 NJ 680 N
preplace netloc jesd204_0_rx_frame_error 1 3 3 1540J 660 1880J 620 2340
preplace netloc jesd204_0_rx_aresetn 1 3 3 1520 0 1960 120 NJ
preplace netloc jesd204_0_transport_0_signalA_sampl1 1 4 2 N 100 NJ
preplace netloc jesd204_0_transport_0_ready_out 1 4 2 N 80 NJ
preplace netloc data_processing_unit_0_valid 1 5 1 N 180
preplace netloc data_processing_unit_0_dt 1 5 1 N 220
preplace netloc data_processing_unit_0_IPI 1 5 1 N 200
preplace netloc frontpanel_0_wi01_ep_dataout 1 1 4 440 600 980J 500 NJ 500 NJ
preplace netloc frontpanel_0_wi02_ep_dataout 1 1 4 580 620 1120J 520 NJ 520 NJ
preplace netloc frontpanel_0_wi03_ep_dataout 1 1 4 420 640 1020J 1120 NJ 1120 1960J
preplace netloc data_processing_unit_0_AUC 1 5 1 N 240
preplace netloc data_processing_unit_0_V_peak 1 5 1 N 260
preplace netloc jesd204_0_transport_0_signalB_sampl0 1 4 1 N 180
preplace netloc jesd204_0_transport_0_signalB_sampl1 1 4 1 N 200
preplace netloc frontpanel_0_btpipein80 1 1 1 420 380n
preplace netloc host_interface_1 1 0 1 NJ 480
preplace netloc okAXI4LiteInterface_0_m_axi 1 2 1 1020 480n
preplace netloc frontpanel_0_wireout20 1 1 1 460 520n
preplace netloc frontpanel_0_wirein00 1 1 1 500 720n
preplace netloc jesd204_0_m_axis_rx 1 3 1 1500 360n
levelinfo -pg 1 -100 220 800 1310 1730 2120 2500 2660
pagesize -pg 1 -db -bbox -sgen -310 -50 2830 1170
",
   "Reduced Jogs_ScaleFactor":"0.506455",
   "Reduced Jogs_TopLeft":"1090,-4",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port host_interface -pg 1 -lvl 0 -x -20 -y 340 -defaultsOSRD
preplace port FPGA_JESD_CLKP -pg 1 -lvl 0 -x -20 -y 290 -defaultsOSRD
preplace port FPGA_JESD_CLKM -pg 1 -lvl 0 -x -20 -y 310 -defaultsOSRD
preplace port FPGA_JESD_SYSREFP -pg 1 -lvl 0 -x -20 -y 620 -defaultsOSRD
preplace port FPGA_JESD_SYSREFM -pg 1 -lvl 0 -x -20 -y 640 -defaultsOSRD
preplace port JESD_SYNC -pg 1 -lvl 6 -x 2080 -y 430 -defaultsOSRD
preplace port CLK_LAO_0P -pg 1 -lvl 0 -x -20 -y 1000 -defaultsOSRD
preplace port CLK_LAO_0M -pg 1 -lvl 0 -x -20 -y 1020 -defaultsOSRD
preplace portBus rxp -pg 1 -lvl 0 -x -20 -y 390 -defaultsOSRD
preplace portBus rxn -pg 1 -lvl 0 -x -20 -y 410 -defaultsOSRD
preplace portBus SYNCbABP -pg 1 -lvl 6 -x 2080 -y 780 -defaultsOSRD
preplace portBus SYNCbABM -pg 1 -lvl 6 -x 2080 -y 800 -defaultsOSRD
preplace portBus SYNCbCDP -pg 1 -lvl 6 -x 2080 -y 660 -defaultsOSRD
preplace portBus SYNCbCDM -pg 1 -lvl 6 -x 2080 -y 680 -defaultsOSRD
preplace inst frontpanel_0 -pg 1 -lvl 2 -x 550 -y 200 -swap {0 1 2 3 4 16 6 7 8 9 10 11 12 13 14 15 5 17 18 19 20 21} -defaultsOSRD
preplace inst jesd204_0 -pg 1 -lvl 4 -x 1510 -y 570 -swap {21 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 0 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 198 194 193 204 195 197 201 199 200 206 196 202 203 205 209 208 207 211 210 212 213} -defaultsOSRD
preplace inst okAXI4LiteInterface_0 -pg 1 -lvl 3 -x 1020 -y 340 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 26 27 25} -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 1 -x 160 -y 620 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 5 -x 1920 -y 170 -swap {6 4 0 8 10 12 14 15 1 2 3 5 7 9 11 13} -defaultsOSRD
preplace inst wireoutbreakout_0 -pg 1 -lvl 2 -x 550 -y 540 -defaultsOSRD
preplace inst util_ds_buf_1 -pg 1 -lvl 5 -x 1920 -y 780 -defaultsOSRD
preplace inst util_ds_buf_2 -pg 1 -lvl 5 -x 1920 -y 660 -defaultsOSRD
preplace inst c_counter_binary_0 -pg 1 -lvl 4 -x 1510 -y 890 -defaultsOSRD
preplace inst util_ds_buf_3 -pg 1 -lvl 2 -x 550 -y 980 -defaultsOSRD
preplace inst c_counter_binary_1 -pg 1 -lvl 3 -x 1020 -y 880 -swap {2 0 1 3} -defaultsOSRD
preplace inst clock_control_0 -pg 1 -lvl 2 -x 550 -y 680 -defaultsOSRD
preplace inst jesd_4421_data_split_0 -pg 1 -lvl 4 -x 1510 -y 60 -defaultsOSRD
preplace netloc frontpanel_0_okClk 1 1 2 330 360 770
preplace netloc okAXI4LiteInterface_0_m_axi_aresetn 1 3 1 1270 370n
preplace netloc okAXI4LiteInterface_0_m_axi_aclk 1 3 1 1290 350n
preplace netloc rxp_1 1 0 4 10J 450 NJ 450 780J 500 1240
preplace netloc rxn_1 1 0 4 0J 460 NJ 460 760J 490 1250
preplace netloc FPGA_JESD_CLKP_1 1 0 4 10J 350 320J 480 NJ 480 1260
preplace netloc FPGA_JESD_CLKM_1 1 0 4 0J 360 310J 470 NJ 470 1280
preplace netloc util_ds_buf_0_IBUF_OUT 1 1 3 310J 600 NJ 600 1210
preplace netloc FPGA_JESD_SYSREFP_1 1 0 1 N 620
preplace netloc FPGA_JESD_SYSREFM_1 1 0 1 N 640
preplace netloc jesd204_0_rx_sync 1 4 2 1770 430 N
preplace netloc jesd204_0_rx_core_clk_out 1 3 2 1260 810 1750
preplace netloc jesd204_0_rx_tvalid 1 3 2 1300 190 1720
preplace netloc wireoutbreakout_0_rx_reset 1 2 2 NJ 540 1230
preplace netloc jesd204_0_rx_tdata 1 3 2 1290 210 1680
preplace netloc jesd204_0_rx_aresetn 1 4 1 1740J 180n
preplace netloc util_ds_buf_1_OBUF_DS_P 1 5 1 2060J 770n
preplace netloc util_ds_buf_1_OBUF_DS_N 1 5 1 2060J 790n
preplace netloc util_ds_buf_2_OBUF_DS_P 1 5 1 2060J 650n
preplace netloc util_ds_buf_2_OBUF_DS_N 1 5 1 2060J 670n
preplace netloc jesd204_0_gt_rxdata 1 4 1 1780J 300n
preplace netloc jesd204_0_gt_rxcharisk 1 4 1 1760J 260n
preplace netloc util_ds_buf_3_IBUF_OUT 1 2 1 770 900n
preplace netloc CLK_LAO_0M_1 1 0 2 NJ 1020 330J
preplace netloc CLK_LAO_0P_1 1 0 2 10J 980 NJ
preplace netloc c_counter_binary_1_Q 1 2 2 NJ 160 1200
preplace netloc c_counter_binary_0_Q 1 2 3 NJ 200 NJ 200 1690
preplace netloc frontpanel_0_ti40_ep_trigger 1 1 2 340 370 760
preplace netloc clock_control_0_clock_reset 1 2 2 760 800 1210J
preplace netloc clock_control_0_CE 1 2 3 780 680 1220 320 NJ
preplace netloc jesd_4421_data_split_0_A0 1 4 1 1780 -10n
preplace netloc jesd_4421_data_split_0_A1 1 4 1 1770 10n
preplace netloc jesd_4421_data_split_0_B0 1 4 1 1760 30n
preplace netloc jesd_4421_data_split_0_B1 1 4 1 1750 50n
preplace netloc jesd_4421_data_split_0_C0 1 4 1 1740 70n
preplace netloc jesd_4421_data_split_0_C1 1 4 1 1730 90n
preplace netloc jesd_4421_data_split_0_D0 1 4 1 1710 110n
preplace netloc jesd_4421_data_split_0_D1 1 4 1 1700 130n
preplace netloc frontpanel_0_btpipein80 1 2 1 790 100n
preplace netloc host_interface_1 1 0 2 NJ 340 310
preplace netloc okAXI4LiteInterface_0_m_axi 1 3 1 1300 310n
preplace netloc frontpanel_0_wireout20 1 2 1 780 120n
preplace netloc frontpanel_0_wirein00 1 1 2 350J 440 750
levelinfo -pg 1 -20 160 550 1020 1510 1920 2080
pagesize -pg 1 -db -bbox -sgen -230 -70 2250 1060
"
}
{
   "da_axi4_cnt":"1",
   "da_axi4_s2mm_cnt":"1"
}
