# Compile of controller.v failed with 1 errors.
# Compile of datapath.v was successful.
# Compile of multiplexer.v was successful.
# Compile of register.v was successful.
# Compile of memory.v was successful.
# Compile of register_file.v was successful.
# Compile of alu.v was successful.
# Compile of immediate_extender.v was successful.
# Compile of controlled_register.v was successful.
# Compile of controller_main.v failed with 17 errors.
# Compile of controller_alu.v was successful.
# Compile of controller_pc_source.v was successful.
# Compile of riscv_multi_cycle.v was successful.
# Compile of riscv_multi_cycle_testbench.v was successful.
# 14 compiles, 2 failed with 18 errors.
# Compile of controller_main.v failed with 17 errors.
# Compile of controller_main.v failed with 14 errors.
# Compile of controller_main.v failed with 8 errors.
# Compile of controller_main.v failed with 2 errors.
# Compile of controller_main.v failed with 1 errors.
# Compile of controller_main.v was successful.
# Compile of controller.v failed with 1 errors.
# Compile of controller.v was successful.
# Compile of riscv_multi_cycle.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of multiplexer.v was successful.
# Compile of register.v was successful.
# Compile of memory.v was successful.
# Compile of register_file.v was successful.
# Compile of alu.v was successful.
# Compile of immediate_extender.v was successful.
# Compile of controlled_register.v was successful.
# Compile of controller_main.v was successful.
# Compile of controller_alu.v was successful.
# Compile of controller_pc_source.v was successful.
# Compile of riscv_multi_cycle.v was successful.
# Compile of riscv_multi_cycle_testbench.v was successful.
# 14 compiles, 0 failed with no errors.
# Compile of riscv_multi_cycle_testbench.v was successful.
vsim -gui work.riscv_multi_cycle_testbench
# vsim -gui work.riscv_multi_cycle_testbench 
# Start time: 13:11:50 on Dec 15,2024
# Loading work.riscv_multi_cycle_testbench
# Loading work.riscv_multi_cycle
# Loading work.controller
# Loading work.controller_main
# Loading work.controller_pc_source
# Loading work.controller_alu
# Loading work.datapath
# ** Error: (vsim-3033) Instantiation of 'controlled_register' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench/rsc/dp File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/datapath.v Line: 38
#         Searched libraries:
#             C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/work
# ** Error: (vsim-3033) Instantiation of 'controlled_register' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench/rsc/dp File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/datapath.v Line: 47
#         Searched libraries:
#             C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/work
# Loading work.multiplexer
# Loading work.memory
# ** Error: (vsim-3033) Instantiation of 'controlled_register' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench/rsc/dp File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/datapath.v Line: 78
#         Searched libraries:
#             C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/work
# Loading work.register
# Loading work.register_file
# Loading work.immediate_extender
# Loading work.alu
# Error loading design
# End time: 13:11:51 on Dec 15,2024, Elapsed time: 0:00:01
# Errors: 3, Warnings: 15
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of multiplexer.v was successful.
# Compile of register.v was successful.
# Compile of memory.v was successful.
# Compile of register_file.v was successful.
# Compile of alu.v was successful.
# Compile of immediate_extender.v was successful.
# Compile of controlled_register.v was successful.
# Compile of controller_main.v was successful.
# Compile of controller_alu.v was successful.
# Compile of controller_pc_source.v was successful.
# Compile of riscv_multi_cycle.v was successful.
# Compile of riscv_multi_cycle_testbench.v was successful.
# 14 compiles, 0 failed with no errors.
vsim -gui work.riscv_multi_cycle_testbench
# vsim -gui work.riscv_multi_cycle_testbench 
# Start time: 13:15:06 on Dec 15,2024
# Loading work.riscv_multi_cycle_testbench
# Loading work.riscv_multi_cycle
# Loading work.controller
# Loading work.controller_main
# Loading work.controller_pc_source
# Loading work.controller_alu
# Loading work.datapath
# Loading work.controlled_register
# Loading work.multiplexer
# Loading work.memory
# Loading work.register
# Loading work.register_file
# Loading work.immediate_extender
# Loading work.alu
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (2) for port 'alu_src_a'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/datapath.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench/rsc/dp File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (2) for port 'alu_src_b'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/datapath.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench/rsc/dp File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle.v Line: 46
# ** Error: (vsim-3906) Connection type 'wire[63:0]' is incompatible with 'wire[31:0]$[0:1]' for  port (inputs):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench/rsc/dp/memory_src_mux File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/datapath.v Line: 57
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'select'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/multiplexer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench/rsc/dp/alu_src_a_mux File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/datapath.v Line: 135
# ** Error: (vsim-3906) Connection type 'wire[31:0]$[0:2]' is incompatible with 'wire[31:0]$[0:3]' for  port (inputs):  Array ranges [0:3] & [0:2] have different lengths.
#    Time: 0 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench/rsc/dp/alu_src_a_mux File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/datapath.v Line: 135
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'select'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/multiplexer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench/rsc/dp/alu_src_b_mux File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/datapath.v Line: 148
# ** Error: (vsim-3906) Connection type 'wire[31:0]$[0:2]' is incompatible with 'wire[31:0]$[0:3]' for  port (inputs):  Array ranges [0:3] & [0:2] have different lengths.
#    Time: 0 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench/rsc/dp/alu_src_b_mux File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/datapath.v Line: 148
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_in'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/register.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench/rsc/dp/alu_out_register File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/datapath.v Line: 170
# Error loading design
# End time: 13:15:07 on Dec 15,2024, Elapsed time: 0:00:01
# Errors: 3, Warnings: 7
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of multiplexer.v was successful.
# Compile of register.v was successful.
# Compile of memory.v was successful.
# Compile of register_file.v was successful.
# Compile of alu.v was successful.
# Compile of immediate_extender.v was successful.
# Compile of controlled_register.v was successful.
# Compile of controller_main.v was successful.
# Compile of controller_alu.v was successful.
# Compile of controller_pc_source.v was successful.
# Compile of riscv_multi_cycle.v was successful.
# Compile of riscv_multi_cycle_testbench.v was successful.
# 14 compiles, 0 failed with no errors.
vsim -gui work.riscv_multi_cycle_testbench
# vsim -gui work.riscv_multi_cycle_testbench 
# Start time: 13:16:51 on Dec 15,2024
# Loading work.riscv_multi_cycle_testbench
# Loading work.riscv_multi_cycle
# Loading work.controller
# Loading work.controller_main
# Loading work.controller_pc_source
# Loading work.controller_alu
# Loading work.datapath
# Loading work.controlled_register
# Loading work.multiplexer
# Loading work.memory
# Loading work.register
# Loading work.register_file
# Loading work.immediate_extender
# Loading work.alu
# ** Error: (vsim-3906) Connection type 'wire[63:0]' is incompatible with 'wire[31:0]$[0:1]' for  port (inputs):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench/rsc/dp/memory_src_mux File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/datapath.v Line: 57
# ** Error: (vsim-3906) Connection type 'wire[31:0]$[0:2]' is incompatible with 'wire[31:0]$[0:3]' for  port (inputs):  Array ranges [0:3] & [0:2] have different lengths.
#    Time: 0 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench/rsc/dp/alu_src_a_mux File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/datapath.v Line: 135
# ** Error: (vsim-3906) Connection type 'wire[31:0]$[0:2]' is incompatible with 'wire[31:0]$[0:3]' for  port (inputs):  Array ranges [0:3] & [0:2] have different lengths.
#    Time: 0 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench/rsc/dp/alu_src_b_mux File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/datapath.v Line: 148
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_in'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/register.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench/rsc/dp/alu_out_register File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/datapath.v Line: 170
# Error loading design
# End time: 13:16:52 on Dec 15,2024, Elapsed time: 0:00:01
# Errors: 3, Warnings: 3
# Compile of controller.v was successful.
# Compile of datapath.v failed with 2 errors.
# Compile of multiplexer.v was successful.
# Compile of register.v was successful.
# Compile of memory.v was successful.
# Compile of register_file.v was successful.
# Compile of alu.v was successful.
# Compile of immediate_extender.v was successful.
# Compile of controlled_register.v was successful.
# Compile of controller_main.v was successful.
# Compile of controller_alu.v was successful.
# Compile of controller_pc_source.v was successful.
# Compile of riscv_multi_cycle.v was successful.
# Compile of riscv_multi_cycle_testbench.v was successful.
# 14 compiles, 1 failed with 2 errors.
# Compile of datapath.v failed with 2 errors.
# Compile of datapath.v was successful.
vsim -gui work.riscv_multi_cycle_testbench
# vsim -gui work.riscv_multi_cycle_testbench 
# Start time: 13:19:26 on Dec 15,2024
# Loading work.riscv_multi_cycle_testbench
# Loading work.riscv_multi_cycle
# Loading work.controller
# Loading work.controller_main
# Loading work.controller_pc_source
# Loading work.controller_alu
# Loading work.datapath
# Loading work.controlled_register
# Loading work.multiplexer
# Loading work.memory
# Loading work.register
# Loading work.register_file
# Loading work.immediate_extender
# Loading work.alu
# ** Error: (vsim-3906) Connection type 'wire[31:0]$[0:2]' is incompatible with 'wire[31:0]$[0:3]' for  port (inputs):  Array ranges [0:3] & [0:2] have different lengths.
#    Time: 0 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench/rsc/dp/alu_src_a_mux File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/datapath.v Line: 136
# ** Error: (vsim-3906) Connection type 'wire[31:0]$[0:2]' is incompatible with 'wire[31:0]$[0:3]' for  port (inputs):  Array ranges [0:3] & [0:2] have different lengths.
#    Time: 0 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench/rsc/dp/alu_src_b_mux File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/datapath.v Line: 149
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_in'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/register.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench/rsc/dp/alu_out_register File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/datapath.v Line: 171
# Error loading design
# End time: 13:19:27 on Dec 15,2024, Elapsed time: 0:00:01
# Errors: 2, Warnings: 5
# Compile of datapath.v was successful.
vsim -gui work.riscv_multi_cycle_testbench
# vsim -gui work.riscv_multi_cycle_testbench 
# Start time: 13:21:01 on Dec 15,2024
# Loading work.riscv_multi_cycle_testbench
# Loading work.riscv_multi_cycle
# Loading work.controller
# Loading work.controller_main
# Loading work.controller_pc_source
# Loading work.controller_alu
# Loading work.datapath
# Loading work.controlled_register
# Loading work.multiplexer
# Loading work.memory
# Loading work.register
# Loading work.register_file
# Loading work.immediate_extender
# Loading work.alu
# ** Error: (vsim-3906) Connection type 'wire[31:0]$[0:2]' is incompatible with 'wire[31:0]$[0:3]' for  port (inputs):  Array ranges [0:3] & [0:2] have different lengths.
#    Time: 0 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench/rsc/dp/alu_src_b_mux File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/datapath.v Line: 149
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_in'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/register.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench/rsc/dp/alu_out_register File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/datapath.v Line: 171
# Error loading design
# End time: 13:21:01 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 3
# Compile of datapath.v was successful.
vsim -gui work.riscv_multi_cycle_testbench
# vsim -gui work.riscv_multi_cycle_testbench 
# Start time: 13:21:28 on Dec 15,2024
# Loading work.riscv_multi_cycle_testbench
# Loading work.riscv_multi_cycle
# Loading work.controller
# Loading work.controller_main
# Loading work.controller_pc_source
# Loading work.controller_alu
# Loading work.datapath
# Loading work.controlled_register
# Loading work.multiplexer
# Loading work.memory
# Loading work.register
# Loading work.register_file
# Loading work.immediate_extender
# Loading work.alu
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_in'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/register.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench/rsc/dp/alu_out_register File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/datapath.v Line: 171
add wave -position insertpoint  \
sim:/riscv_multi_cycle_testbench/clk \
sim:/riscv_multi_cycle_testbench/reset
add wave -position insertpoint  \
sim:/riscv_multi_cycle_testbench/rsc/dp/rf/register_file_data
run -all
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v(21)
#    Time: 1650 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench
# Break in Module riscv_multi_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v line 21
add wave -position insertpoint  \
sim:/riscv_multi_cycle_testbench/rsc/dp/pc/data_in
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_in'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/register.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench/rsc/dp/alu_out_register File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/datapath.v Line: 171
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v(21)
#    Time: 1650 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench
# Break in Module riscv_multi_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v line 21
add wave -position insertpoint  \
sim:/riscv_multi_cycle_testbench/rsc/dp/pc/data_out
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_in'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/register.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench/rsc/dp/alu_out_register File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/datapath.v Line: 171
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v(21)
#    Time: 1650 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench
# Break in Module riscv_multi_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v line 21
add wave -position insertpoint  \
sim:/riscv_multi_cycle_testbench/rsc/dp/alu_src_b
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_in'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/register.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench/rsc/dp/alu_out_register File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/datapath.v Line: 171
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v(21)
#    Time: 1650 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench
# Break in Module riscv_multi_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v line 21
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of multiplexer.v was successful.
# Compile of register.v was successful.
# Compile of memory.v was successful.
# Compile of register_file.v was successful.
# Compile of alu.v was successful.
# Compile of immediate_extender.v was successful.
# Compile of controlled_register.v was successful.
# Compile of controller_main.v was successful.
# Compile of controller_alu.v was successful.
# Compile of controller_pc_source.v was successful.
# Compile of riscv_multi_cycle.v was successful.
# Compile of riscv_multi_cycle_testbench.v was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_multi_cycle_testbench
# Loading work.riscv_multi_cycle
# Loading work.controller
# Loading work.controller_main
# Loading work.controller_pc_source
# Loading work.controller_alu
# Loading work.datapath
# Loading work.controlled_register
# Loading work.multiplexer
# Loading work.memory
# Loading work.register
# Loading work.register_file
# Loading work.immediate_extender
# Loading work.alu
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_in'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/register.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench/rsc/dp/alu_out_register File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/datapath.v Line: 171
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v(21)
#    Time: 1650 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench
# Break in Module riscv_multi_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v line 21
add wave -position insertpoint  \
sim:/riscv_multi_cycle_testbench/rsc/c/cm/present_state
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_in'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/register.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench/rsc/dp/alu_out_register File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/datapath.v Line: 171
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v(21)
#    Time: 1650 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench
# Break in Module riscv_multi_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v line 21
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of multiplexer.v was successful.
# Compile of register.v was successful.
# Compile of memory.v was successful.
# Compile of register_file.v was successful.
# Compile of alu.v was successful.
# Compile of immediate_extender.v was successful.
# Compile of controlled_register.v was successful.
# Compile of controller_main.v was successful.
# Compile of controller_alu.v was successful.
# Compile of controller_pc_source.v was successful.
# Compile of riscv_multi_cycle.v was successful.
quit -sim
# End time: 13:33:06 on Dec 15,2024, Elapsed time: 0:11:38
# Errors: 0, Warnings: 2
# Compile of riscv_multi_cycle_testbench.v was successful.
# 14 compiles, 0 failed with no errors.
vsim -gui work.riscv_multi_cycle_testbench
# vsim -gui work.riscv_multi_cycle_testbench 
# Start time: 13:33:36 on Dec 15,2024
# Loading work.riscv_multi_cycle_testbench
# Loading work.riscv_multi_cycle
# Loading work.controller
# Loading work.controller_main
# Loading work.controller_pc_source
# Loading work.controller_alu
# Loading work.datapath
# Loading work.controlled_register
# Loading work.multiplexer
# Loading work.memory
# Loading work.register
# Loading work.register_file
# Loading work.immediate_extender
# Loading work.alu
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_in'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/register.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench/rsc/dp/alu_out_register File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/datapath.v Line: 171
add wave -position insertpoint  \
sim:/riscv_multi_cycle_testbench/clk \
sim:/riscv_multi_cycle_testbench/reset
add wave -position insertpoint  \
sim:/riscv_multi_cycle_testbench/rsc/dp/pc/data_out
add wave -position insertpoint  \
sim:/riscv_multi_cycle_testbench/rsc/c/cm/present_state
run -all
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v(21)
#    Time: 1650 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench
# Break in Module riscv_multi_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v line 21
add wave -position insertpoint  \
sim:/riscv_multi_cycle_testbench/rsc/dp/alu_a_mux_output
add wave -position insertpoint  \
sim:/riscv_multi_cycle_testbench/rsc/dp/alu_b_mux_output
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_in'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/register.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench/rsc/dp/alu_out_register File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/datapath.v Line: 171
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run -all
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v(21)
#    Time: 1650 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench
# Break in Module riscv_multi_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v line 21
add wave -position insertpoint  \
sim:/riscv_multi_cycle_testbench/rsc/dp/alu_src_b
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_in'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/register.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench/rsc/dp/alu_out_register File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/datapath.v Line: 171
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v(21)
#    Time: 1650 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench
# Break in Module riscv_multi_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v line 21
add wave -position insertpoint  \
sim:/riscv_multi_cycle_testbench/rsc/c/result_src
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_in'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/register.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench/rsc/dp/alu_out_register File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/datapath.v Line: 171
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v(21)
#    Time: 1650 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench
# Break in Module riscv_multi_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v line 21
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of multiplexer.v was successful.
# Compile of register.v was successful.
# Compile of memory.v was successful.
# Compile of register_file.v was successful.
# Compile of alu.v was successful.
# Compile of immediate_extender.v was successful.
# Compile of controlled_register.v was successful.
# Compile of controller_main.v was successful.
quit -sim
# End time: 13:40:54 on Dec 15,2024, Elapsed time: 0:07:18
# Errors: 0, Warnings: 2
# Compile of controller_alu.v was successful.
# Compile of controller_pc_source.v was successful.
# Compile of riscv_multi_cycle.v was successful.
# Compile of riscv_multi_cycle_testbench.v was successful.
# 14 compiles, 0 failed with no errors.
vsim -gui work.riscv_multi_cycle_testbench
# vsim -gui work.riscv_multi_cycle_testbench 
# Start time: 13:41:01 on Dec 15,2024
# Loading work.riscv_multi_cycle_testbench
# Loading work.riscv_multi_cycle
# Loading work.controller
# Loading work.controller_main
# Loading work.controller_pc_source
# Loading work.controller_alu
# Loading work.datapath
# Loading work.controlled_register
# Loading work.multiplexer
# Loading work.memory
# Loading work.register
# Loading work.register_file
# Loading work.immediate_extender
# Loading work.alu
add wave -position insertpoint  \
sim:/riscv_multi_cycle_testbench/clk \
sim:/riscv_multi_cycle_testbench/reset
add wave -position insertpoint  \
sim:/riscv_multi_cycle_testbench/rsc/dp/pc/data_out
run -all
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v(21)
#    Time: 1650 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench
# Break in Module riscv_multi_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v line 21
add wave -position insertpoint  \
sim:/riscv_multi_cycle_testbench/rsc/dp/rf/register_file_data
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v(21)
#    Time: 1650 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench
# Break in Module riscv_multi_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v line 21
add wave -position insertpoint  \
sim:/riscv_multi_cycle_testbench/rsc/c/cm/present_state
restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v(21)
#    Time: 1650 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench
# Break in Module riscv_multi_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v line 21
add wave -position insertpoint  \
sim:/riscv_multi_cycle_testbench/rsc/dp/opcode
restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v(21)
#    Time: 1650 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench
# Break in Module riscv_multi_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v line 21
# Load canceled
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of multiplexer.v was successful.
# Compile of register.v was successful.
# Compile of memory.v was successful.
# Compile of register_file.v was successful.
# Compile of alu.v was successful.
# Compile of immediate_extender.v was successful.
# Compile of controlled_register.v was successful.
# Compile of controller_main.v was successful.
# Compile of controller_alu.v was successful.
# Compile of controller_pc_source.v was successful.
# Compile of riscv_multi_cycle.v was successful.
# Compile of riscv_multi_cycle_testbench.v was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_multi_cycle_testbench
# Loading work.riscv_multi_cycle
# Loading work.controller
# Loading work.controller_main
# Loading work.controller_pc_source
# Loading work.controller_alu
# Loading work.datapath
# Loading work.controlled_register
# Loading work.multiplexer
# Loading work.memory
# Loading work.register
# Loading work.register_file
# Loading work.immediate_extender
# Loading work.alu
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v(21)
#    Time: 1650 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench
# Break in Module riscv_multi_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v line 21
add wave -position insertpoint  \
sim:/riscv_multi_cycle_testbench/rsc/dp/instruction
restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v(21)
#    Time: 1650 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench
# Break in Module riscv_multi_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v line 21
add wave -position insertpoint  \
sim:/riscv_multi_cycle_testbench/rsc/dp/mem/address
restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v(21)
#    Time: 1650 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench
# Break in Module riscv_multi_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v line 21
add wave -position insertpoint  \
sim:/riscv_multi_cycle_testbench/rsc/dp/mem/memory_data
restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v(21)
#    Time: 1650 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench
# Break in Module riscv_multi_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v line 21
restart -f
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of multiplexer.v was successful.
# Compile of register.v was successful.
# Compile of memory.v was successful.
# Compile of register_file.v was successful.
# Compile of alu.v was successful.
# Compile of immediate_extender.v was successful.
# Compile of controlled_register.v was successful.
# Compile of controller_main.v was successful.
# Compile of controller_alu.v was successful.
# Compile of controller_pc_source.v was successful.
# Compile of riscv_multi_cycle.v was successful.
# Compile of riscv_multi_cycle_testbench.v was successful.
# 14 compiles, 0 failed with no errors.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v(21)
#    Time: 1650 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench
# Break in Module riscv_multi_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v line 21
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_multi_cycle_testbench
# Loading work.riscv_multi_cycle
# Loading work.controller
# Loading work.controller_main
# Loading work.controller_pc_source
# Loading work.controller_alu
# Loading work.datapath
# Loading work.controlled_register
# Loading work.multiplexer
# Loading work.memory
# Loading work.register
# Loading work.register_file
# Loading work.immediate_extender
# Loading work.alu
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v(21)
#    Time: 1650 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench
# Break in Module riscv_multi_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v line 21
quit -sim
# End time: 14:36:09 on Dec 15,2024, Elapsed time: 0:55:08
# Errors: 0, Warnings: 1
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of multiplexer.v was successful.
# Compile of register.v was successful.
# Compile of memory.v was successful.
# Compile of register_file.v was successful.
# Compile of alu.v was successful.
# Compile of immediate_extender.v was successful.
# Compile of controlled_register.v was successful.
# Compile of controller_main.v was successful.
# Compile of controller_alu.v was successful.
# Compile of controller_pc_source.v was successful.
# Compile of riscv_multi_cycle.v was successful.
# Compile of riscv_multi_cycle_testbench.v was successful.
# 14 compiles, 0 failed with no errors.
vsim -gui work.riscv_multi_cycle_testbench
# vsim -gui work.riscv_multi_cycle_testbench 
# Start time: 14:37:52 on Dec 15,2024
# Loading work.riscv_multi_cycle_testbench
# Loading work.riscv_multi_cycle
# Loading work.controller
# Loading work.controller_main
# Loading work.controller_pc_source
# Loading work.controller_alu
# Loading work.datapath
# Loading work.controlled_register
# Loading work.multiplexer
# Loading work.memory
# Loading work.register
# Loading work.register_file
# Loading work.immediate_extender
# Loading work.alu
add wave -position insertpoint  \
sim:/riscv_multi_cycle_testbench/clk \
sim:/riscv_multi_cycle_testbench/reset
add wave -position insertpoint  \
sim:/riscv_multi_cycle_testbench/rsc/dp/memory_address
add wave -position insertpoint  \
sim:/riscv_multi_cycle_testbench/rsc/dp/mem/memory_data
run -all
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v(21)
#    Time: 1650 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench
# Break in Module riscv_multi_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v line 21
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of multiplexer.v was successful.
# Compile of register.v was successful.
# Compile of memory.v was successful.
# Compile of register_file.v was successful.
# Compile of alu.v was successful.
# Compile of immediate_extender.v was successful.
# Compile of controlled_register.v was successful.
# Compile of controller_main.v was successful.
# Compile of controller_alu.v was successful.
# Compile of controller_pc_source.v was successful.
# Compile of riscv_multi_cycle.v was successful.
# Compile of riscv_multi_cycle_testbench.v was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_multi_cycle_testbench
# Loading work.riscv_multi_cycle
# Loading work.controller
# Loading work.controller_main
# Loading work.controller_pc_source
# Loading work.controller_alu
# Loading work.datapath
# Loading work.controlled_register
# Loading work.multiplexer
# Loading work.memory
# Loading work.register
# Loading work.register_file
# Loading work.immediate_extender
# Loading work.alu
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v(21)
#    Time: 1650 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench
# Break in Module riscv_multi_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v line 21
add wave -position insertpoint  \
sim:/riscv_multi_cycle_testbench/rsc/dp/instruction
restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v(21)
#    Time: 1650 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench
# Break in Module riscv_multi_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v line 21
add wave -position insertpoint  \
sim:/riscv_multi_cycle_testbench/rsc/c/cm/present_state
restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v(21)
#    Time: 1650 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench
# Break in Module riscv_multi_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v line 21
add wave -position insertpoint  \
sim:/riscv_multi_cycle_testbench/rsc/dp/opcode
restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v(21)
#    Time: 1650 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench
# Break in Module riscv_multi_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v line 21
restart -f
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of multiplexer.v was successful.
# Compile of register.v was successful.
# Compile of memory.v was successful.
# Compile of register_file.v was successful.
# Compile of alu.v was successful.
# Compile of immediate_extender.v was successful.
# Compile of controlled_register.v was successful.
# Compile of controller_main.v was successful.
# Compile of controller_alu.v was successful.
# Compile of controller_pc_source.v was successful.
# Compile of riscv_multi_cycle.v was successful.
# Compile of riscv_multi_cycle_testbench.v was successful.
# 14 compiles, 0 failed with no errors.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v(21)
#    Time: 1650 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench
# Break in Module riscv_multi_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v line 21
add wave -position insertpoint  \
sim:/riscv_multi_cycle_testbench/rsc/c/cm/I_TYPE
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_multi_cycle_testbench
# Loading work.riscv_multi_cycle
# Loading work.controller
# Loading work.controller_main
# Loading work.controller_pc_source
# Loading work.controller_alu
# Loading work.datapath
# Loading work.controlled_register
# Loading work.multiplexer
# Loading work.memory
# Loading work.register
# Loading work.register_file
# Loading work.immediate_extender
# Loading work.alu
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v(21)
#    Time: 1650 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench
# Break in Module riscv_multi_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v line 21
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of multiplexer.v was successful.
# Compile of register.v was successful.
# Compile of memory.v was successful.
# Compile of register_file.v was successful.
# Compile of alu.v was successful.
# Compile of immediate_extender.v was successful.
# Compile of controlled_register.v was successful.
# Compile of controller_main.v was successful.
# Compile of controller_alu.v was successful.
# Compile of controller_pc_source.v was successful.
# Compile of riscv_multi_cycle.v was successful.
# Compile of riscv_multi_cycle_testbench.v was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# Loading work.riscv_multi_cycle_testbench
# Loading work.riscv_multi_cycle
# Loading work.controller
# Loading work.controller_main
# Loading work.controller_pc_source
# Loading work.controller_alu
# Loading work.datapath
# Loading work.controlled_register
# Loading work.multiplexer
# Loading work.memory
# Loading work.register
# Loading work.register_file
# Loading work.immediate_extender
# Loading work.alu
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v(21)
#    Time: 1650 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench
# Break in Module riscv_multi_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v line 21
add wave -position insertpoint  \
sim:/riscv_multi_cycle_testbench/rsc/dp/rf/register_file_data
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v(21)
#    Time: 1650 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench
# Break in Module riscv_multi_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v line 21
run -all
add wave -position insertpoint  \
sim:/riscv_multi_cycle_testbench/rsc/dp/old_pc_write
restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v(21)
#    Time: 1650 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench
# Break in Module riscv_multi_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v line 21
run -all
add wave -position insertpoint  \
sim:/riscv_multi_cycle_testbench/rsc/dp/old_pc/data_out
restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v(21)
#    Time: 1650 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench
# Break in Module riscv_multi_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v line 21
run -all
add wave -position insertpoint  \
sim:/riscv_multi_cycle_testbench/rsc/dp/mem/memory_data
restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v(21)
#    Time: 1650 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench
# Break in Module riscv_multi_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v line 21
add wave -position insertpoint  \
sim:/riscv_multi_cycle_testbench/rsc/dp/mem/address
restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v(21)
#    Time: 1650 ps  Iteration: 0  Instance: /riscv_multi_cycle_testbench
# Break in Module riscv_multi_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA3/multi-cycle/code/riscv_multi_cycle_testbench.v line 21
run -all
