
*** Running vivado
    with args -log Computer_tp.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Computer_tp.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Computer_tp.tcl -notrace
Command: synth_design -top Computer_tp -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2572 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 408.984 ; gain = 101.719
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Computer_tp' [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer_tp.v:23]
INFO: [Synth 8-6157] synthesizing module 'Computer' [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:23]
WARNING: [Synth 8-6104] Input port 'CLK' has an internal driver [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:86]
WARNING: [Synth 8-6104] Input port 'INPR' has an internal driver [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:87]
INFO: [Synth 8-6157] synthesizing module 'Secounce_Counter' [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/Secounce_Counter.v:23]
INFO: [Synth 8-226] default block is never used [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/Secounce_Counter.v:67]
INFO: [Synth 8-6155] done synthesizing module 'Secounce_Counter' (1#1) [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/Secounce_Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Accumulator' [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/Accumulator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Accumulator' (2#1) [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/Accumulator.v:23]
INFO: [Synth 8-6157] synthesizing module 'DR' [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/DR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DR' (3#1) [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/DR.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Register' [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/Instruction_Register.v:23]
INFO: [Synth 8-226] default block is never used [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/Instruction_Register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Register' (5#1) [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/Instruction_Register.v:23]
INFO: [Synth 8-6157] synthesizing module 'CommonBus' [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/CommonBus.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/CommonBus.v:63]
INFO: [Synth 8-155] case statement is not full and has no default [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/CommonBus.v:75]
INFO: [Synth 8-6155] done synthesizing module 'CommonBus' (6#1) [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/CommonBus.v:23]
WARNING: [Synth 8-689] width (3) of port connection 'AR' does not match port width (4) of module 'CommonBus' [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:226]
WARNING: [Synth 8-689] width (3) of port connection 'PC' does not match port width (4) of module 'CommonBus' [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:227]
INFO: [Synth 8-6157] synthesizing module 'RAM' [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/RAM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (7#1) [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/RAM.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (8#1) [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/PC.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'comm_bus' does not match port width (3) of module 'PC' [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:261]
INFO: [Synth 8-6157] synthesizing module 'TR' [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/TR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TR' (9#1) [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/TR.v:23]
INFO: [Synth 8-6157] synthesizing module 'AR' [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/AR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AR' (10#1) [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/AR.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'comm_bus' does not match port width (3) of module 'AR' [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:287]
INFO: [Synth 8-6157] synthesizing module 'Interrupt' [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/Interrupt.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Interrupt' (11#1) [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/Interrupt.v:23]
INFO: [Synth 8-6157] synthesizing module 'OUTPR' [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/OUTPR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'OUTPR' (12#1) [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/OUTPR.v:23]
INFO: [Synth 8-6157] synthesizing module 'INPR' [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/INPR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'INPR' (13#1) [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/INPR.v:23]
WARNING: [Synth 8-3848] Net wire_clk in module/entity Computer does not have driver. [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:50]
INFO: [Synth 8-6155] done synthesizing module 'Computer' (14#1) [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer.v:23]
WARNING: [Synth 8-85] always block has no event control specified [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer_tp.v:74]
INFO: [Synth 8-6155] done synthesizing module 'Computer_tp' (15#1) [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer_tp.v:23]
WARNING: [Synth 8-3331] design PC has unconnected port D6
WARNING: [Synth 8-3331] design PC has unconnected port T6
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 459.355 ; gain = 152.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 459.355 ; gain = 152.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 459.355 ; gain = 152.090
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Z" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'alu_out_reg' [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/ALU.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'E_reg' [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/ALU.v:73]
WARNING: [Synth 8-327] inferring latch for variable 'comm_bus_reg' [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/CommonBus.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'Z_reg' [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/CommonBus.v:65]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 563.434 ; gain = 256.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 7     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Secounce_Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Accumulator 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module DR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Instruction_Register 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module CommonBus 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
Module RAM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module PC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TR 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Interrupt 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 3     
Module OUTPR 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module INPR 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element cr/outpr/OUTPR_reg was removed.  [K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.srcs/sources_1/new/OUTPR.v:43]
INFO: [Synth 8-5546] ROM "cr/bus/Z" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (cr/alu/alu_out_reg[7]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/alu/alu_out_reg[6]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/alu/alu_out_reg[5]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/alu/alu_out_reg[4]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/alu/alu_out_reg[3]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/alu/alu_out_reg[2]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/alu/alu_out_reg[1]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/alu/alu_out_reg[0]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (alu_out_reg__0i_8) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (alu_out_reg__0i_9) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (alu_out_reg__0i_10) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (alu_out_reg__0i_11) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (alu_out_reg__0i_12) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (alu_out_reg__0i_13) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (alu_out_reg__0i_14) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (alu_out_reg__0i_15) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/alu/E_reg) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/bus/comm_bus_reg[7]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/bus/comm_bus_reg[6]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/bus/comm_bus_reg[5]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/bus/comm_bus_reg[4]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/bus/comm_bus_reg[3]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/bus/comm_bus_reg[2]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/bus/comm_bus_reg[1]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/bus/comm_bus_reg[0]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/bus/Z_reg[2]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/bus/Z_reg[1]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/bus/Z_reg[0]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/inpr/INPR_reg[7]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/inpr/INPR_reg[6]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/inpr/INPR_reg[5]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/inpr/INPR_reg[4]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/inpr/INPR_reg[3]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/inpr/INPR_reg[2]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/inpr/INPR_reg[1]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/inpr/INPR_reg[0]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/sc/count_reg[2]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/sc/count_reg[1]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/sc/count_reg[0]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/ac/AC_reg[7]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/ac/AC_reg[6]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/ac/AC_reg[5]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/ac/AC_reg[4]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/ac/AC_reg[3]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/ac/AC_reg[2]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/ac/AC_reg[1]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/ac/AC_reg[0]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/ir/IR_reg[7]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/ir/IR_reg[6]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/ir/IR_reg[5]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/ir/IR_reg[4]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/ir/IR_reg[3]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/ir/IR_reg[2]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/ir/IR_reg[1]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/ir/IR_reg[0]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/ir/J_reg) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/ar/AR_reg[2]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/ar/AR_reg[1]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/ar/AR_reg[0]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/pc/PC_reg[2]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/pc/PC_reg[1]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/pc/PC_reg[0]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/tr/TR_reg[7]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/tr/TR_reg[6]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/tr/TR_reg[5]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/tr/TR_reg[4]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/tr/TR_reg[3]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/tr/TR_reg[2]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/tr/TR_reg[1]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/tr/TR_reg[0]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/ram/RAM_out_retimed_reg[7]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/ram/RAM_out_retimed_reg[6]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/ram/RAM_out_retimed_reg[5]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/ram/RAM_out_retimed_reg[4]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/ram/RAM_out_retimed_reg[3]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/ram/RAM_out_retimed_reg[2]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/ram/RAM_out_retimed_reg[1]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/ram/RAM_out_retimed_reg[0]) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/ram/i_0) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/ram/i_1) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/ram/i_2) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/ram/i_3) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/ram/i_4) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/ram/i_5) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/ram/i_6) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/ram/i_7) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/IN/R_reg) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/IN/FGO_reg) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/IN/FGI_reg) is unused and will be removed from module Computer_tp.
WARNING: [Synth 8-3332] Sequential element (cr/IN/Q_reg) is unused and will be removed from module Computer_tp.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:46 . Memory (MB): peak = 738.395 ; gain = 431.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:46 . Memory (MB): peak = 738.395 ; gain = 431.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:46 . Memory (MB): peak = 738.395 ; gain = 431.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:47 . Memory (MB): peak = 738.395 ; gain = 431.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:47 . Memory (MB): peak = 738.395 ; gain = 431.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:47 . Memory (MB): peak = 738.395 ; gain = 431.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:47 . Memory (MB): peak = 738.395 ; gain = 431.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:47 . Memory (MB): peak = 738.395 ; gain = 431.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:47 . Memory (MB): peak = 738.395 ; gain = 431.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:47 . Memory (MB): peak = 738.395 ; gain = 431.129
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 105 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:47 . Memory (MB): peak = 738.395 ; gain = 431.129
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:47 . Memory (MB): peak = 738.395 ; gain = 431.129
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:55 . Memory (MB): peak = 860.102 ; gain = 565.926
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'K:/Users/mohammed/Downloads/8_bit_computer/8_bit_computer.runs/synth_1/Computer_tp.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Computer_tp_utilization_synth.rpt -pb Computer_tp_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.844 . Memory (MB): peak = 860.102 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May  7 18:15:07 2024...
