##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for UART_USB_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_USB_IntClock:R)
		5.2::Critical Path Report for (UART_USB_IntClock:R vs. UART_USB_IntClock:R)
		5.3::Critical Path Report for (Clock:R vs. Clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: Clock              | Frequency: 41.60 MHz  | Target: 0.03 MHz   | 
Clock: CyBUS_CLK          | Frequency: 58.96 MHz  | Target: 24.00 MHz  | 
Clock: CyILO              | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO              | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK       | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT          | N/A                   | Target: 24.00 MHz  | 
Clock: UART_USB_IntClock  | Frequency: 54.61 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock              Clock              3.125e+007       31225961    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          UART_USB_IntClock  41666.7          24706       N/A              N/A         N/A              N/A         N/A              N/A         
UART_USB_IntClock  UART_USB_IntClock  1.30417e+007     13023355    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name    Setup to Clk  Clock Name:Phase  
-----------  ------------  ----------------  
miso(0)_PAD  17256         Clock:R           


                       3.2::Clock to Out
                       -----------------

Port Name    Clock to Out  Clock Name:Phase     
-----------  ------------  -------------------  
Tx_1(0)_PAD  32420         UART_USB_IntClock:R  
mosi(0)_PAD  23603         Clock:R              
sclk(0)_PAD  23534         Clock:R              
ss(0)_PAD    22273         Clock:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock
***********************************
Clock: Clock
Frequency: 41.60 MHz | Target: 0.03 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 31225961p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -2850
----------------------------------------   -------- 
End-of-path required time (ps)             31247150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21189
-------------------------------------   ----- 
End-of-path arrival time (ps)           21189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name     delay     AT     slack  edge  Fanout
--------------------------------  -------------  -----  -----  --------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1   count7cell      1940   1940  31225961  RISE       1
\SPIM:BSPIM:load_rx_data\/main_3  macrocell9      8457  10397  31225961  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell9      3350  13747  31225961  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell4   7442  21189  31225961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 58.96 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24706p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13491
-------------------------------------   ----- 
End-of-path arrival time (ps)           13491
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                  iocell5         2009   2009  24706  RISE       1
\UART_USB:BUART:rx_postpoll\/main_1         macrocell6      5282   7291  24706  RISE       1
\UART_USB:BUART:rx_postpoll\/q              macrocell6      3350  10641  24706  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2850  13491  24706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_USB_IntClock
***********************************************
Clock: UART_USB_IntClock
Frequency: 54.61 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13023355p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -6190
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12122
-------------------------------------   ----- 
End-of-path arrival time (ps)           12122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_state_0\/q                      macrocell15     1250   1250  13023355  RISE       1
\UART_USB:BUART:counter_load_not\/main_1           macrocell2      4654   5904  13023355  RISE       1
\UART_USB:BUART:counter_load_not\/q                macrocell2      3350   9254  13023355  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2867  12122  13023355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_USB_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24706p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13491
-------------------------------------   ----- 
End-of-path arrival time (ps)           13491
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                  iocell5         2009   2009  24706  RISE       1
\UART_USB:BUART:rx_postpoll\/main_1         macrocell6      5282   7291  24706  RISE       1
\UART_USB:BUART:rx_postpoll\/q              macrocell6      3350  10641  24706  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2850  13491  24706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (UART_USB_IntClock:R vs. UART_USB_IntClock:R)
***************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13023355p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -6190
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12122
-------------------------------------   ----- 
End-of-path arrival time (ps)           12122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_state_0\/q                      macrocell15     1250   1250  13023355  RISE       1
\UART_USB:BUART:counter_load_not\/main_1           macrocell2      4654   5904  13023355  RISE       1
\UART_USB:BUART:counter_load_not\/q                macrocell2      3350   9254  13023355  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2867  12122  13023355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1


5.3::Critical Path Report for (Clock:R vs. Clock:R)
***************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 31225961p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -2850
----------------------------------------   -------- 
End-of-path required time (ps)             31247150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21189
-------------------------------------   ----- 
End-of-path arrival time (ps)           21189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name     delay     AT     slack  edge  Fanout
--------------------------------  -------------  -----  -----  --------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1   count7cell      1940   1940  31225961  RISE       1
\SPIM:BSPIM:load_rx_data\/main_3  macrocell9      8457  10397  31225961  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell9      3350  13747  31225961  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell4   7442  21189  31225961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24706p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13491
-------------------------------------   ----- 
End-of-path arrival time (ps)           13491
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                  iocell5         2009   2009  24706  RISE       1
\UART_USB:BUART:rx_postpoll\/main_1         macrocell6      5282   7291  24706  RISE       1
\UART_USB:BUART:rx_postpoll\/q              macrocell6      3350  10641  24706  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2850  13491  24706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_USB:BUART:rx_status_3\/main_6
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 30104p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8053
-------------------------------------   ---- 
End-of-path arrival time (ps)           8053
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell5       2009   2009  24706  RISE       1
\UART_USB:BUART:rx_status_3\/main_6  macrocell27   6044   8053  30104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_USB:BUART:rx_state_0\/main_9
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 30112p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8044
-------------------------------------   ---- 
End-of-path arrival time (ps)           8044
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                          iocell5       2009   2009  24706  RISE       1
\UART_USB:BUART:rx_state_0\/main_9  macrocell19   6035   8044  30112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_USB:BUART:rx_state_2\/main_8
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 30112p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8044
-------------------------------------   ---- 
End-of-path arrival time (ps)           8044
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                          iocell5       2009   2009  24706  RISE       1
\UART_USB:BUART:rx_state_2\/main_8  macrocell22   6035   8044  30112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_USB:BUART:pollcount_1\/main_3
Capture Clock  : \UART_USB:BUART:pollcount_1\/clock_0
Path slack     : 30866p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7291
-------------------------------------   ---- 
End-of-path arrival time (ps)           7291
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell5       2009   2009  24706  RISE       1
\UART_USB:BUART:pollcount_1\/main_3  macrocell25   5282   7291  30866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:pollcount_1\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_USB:BUART:pollcount_0\/main_2
Capture Clock  : \UART_USB:BUART:pollcount_0\/clock_0
Path slack     : 30866p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7291
-------------------------------------   ---- 
End-of-path arrival time (ps)           7291
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell5       2009   2009  24706  RISE       1
\UART_USB:BUART:pollcount_0\/main_2  macrocell26   5282   7291  30866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:pollcount_0\/clock_0                       macrocell26         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_USB:BUART:rx_last\/main_0
Capture Clock  : \UART_USB:BUART:rx_last\/clock_0
Path slack     : 30866p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7291
-------------------------------------   ---- 
End-of-path arrival time (ps)           7291
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell5       2009   2009  24706  RISE       1
\UART_USB:BUART:rx_last\/main_0  macrocell28   5282   7291  30866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_last\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13023355p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -6190
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12122
-------------------------------------   ----- 
End-of-path arrival time (ps)           12122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_state_0\/q                      macrocell15     1250   1250  13023355  RISE       1
\UART_USB:BUART:counter_load_not\/main_1           macrocell2      4654   5904  13023355  RISE       1
\UART_USB:BUART:counter_load_not\/q                macrocell2      3350   9254  13023355  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2867  12122  13023355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_USB:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_USB:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024259p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12048
-------------------------------------   ----- 
End-of-path arrival time (ps)           12048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_ctrl_mark_last\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_ctrl_mark_last\/q     macrocell18   1250   1250  13024259  RISE       1
\UART_USB:BUART:rx_counter_load\/main_0  macrocell5    5136   6386  13024259  RISE       1
\UART_USB:BUART:rx_counter_load\/q       macrocell5    3350   9736  13024259  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/load   count7cell    2312  12048  13024259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_USB:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_USB:BUART:sTX:TxSts\/clock
Path slack     : 13028651p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12515
-------------------------------------   ----- 
End-of-path arrival time (ps)           12515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13028651  RISE       1
\UART_USB:BUART:tx_status_0\/main_3                 macrocell3      3260   6840  13028651  RISE       1
\UART_USB:BUART:tx_status_0\/q                      macrocell3      3350  10190  13028651  RISE       1
\UART_USB:BUART:sTX:TxSts\/status_0                 statusicell1    2325  12515  13028651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028705p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6951
-------------------------------------   ---- 
End-of-path arrival time (ps)           6951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_ctrl_mark_last\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_ctrl_mark_last\/q         macrocell18     1250   1250  13024259  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5701   6951  13028705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_USB:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_USB:BUART:sRX:RxSts\/clock
Path slack     : 13029037p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12130
-------------------------------------   ----- 
End-of-path arrival time (ps)           12130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  13029037  RISE       1
\UART_USB:BUART:rx_status_4\/main_1                 macrocell7      2883   6463  13029037  RISE       1
\UART_USB:BUART:rx_status_4\/q                      macrocell7      3350   9813  13029037  RISE       1
\UART_USB:BUART:sRX:RxSts\/status_4                 statusicell2    2317  12130  13029037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029407p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6250
-------------------------------------   ---- 
End-of-path arrival time (ps)           6250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell23         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_bitclk_enable\/q          macrocell23     1250   1250  13029407  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   5000   6250  13029407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_USB:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029621p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6036
-------------------------------------   ---- 
End-of-path arrival time (ps)           6036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_state_0\/q                macrocell15     1250   1250  13023355  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4786   6036  13029621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_USB:BUART:rx_status_3\/main_2
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 13030207p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7950
-------------------------------------   ---- 
End-of-path arrival time (ps)           7950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  13029407  RISE       1
\UART_USB:BUART:rx_status_3\/main_2  macrocell27   6700   7950  13030207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_USB:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_USB:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030219p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5438
-------------------------------------   ---- 
End-of-path arrival time (ps)           5438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13025326  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   5248   5438  13030219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_USB:BUART:rx_state_0\/main_2
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 13030222p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7935
-------------------------------------   ---- 
End-of-path arrival time (ps)           7935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  13029407  RISE       1
\UART_USB:BUART:rx_state_0\/main_2   macrocell19   6685   7935  13030222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_USB:BUART:rx_state_2\/main_2
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 13030222p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7935
-------------------------------------   ---- 
End-of-path arrival time (ps)           7935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  13029407  RISE       1
\UART_USB:BUART:rx_state_2\/main_2   macrocell22   6685   7935  13030222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030504p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5152
-------------------------------------   ---- 
End-of-path arrival time (ps)           5152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_state_0\/q                macrocell19     1250   1250  13025929  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3902   5152  13030504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_1\/q
Path End       : \UART_USB:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_USB:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030505p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5151
-------------------------------------   ---- 
End-of-path arrival time (ps)           5151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_state_1\/q                macrocell14     1250   1250  13025711  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3901   5151  13030505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_USB:BUART:tx_bitclk\/clock_0
Path slack     : 13030950p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7207
-------------------------------------   ---- 
End-of-path arrival time (ps)           7207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_state_0\/q      macrocell15   1250   1250  13023355  RISE       1
\UART_USB:BUART:tx_bitclk\/main_1  macrocell17   5957   7207  13030950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_USB:BUART:rx_status_3\/main_0
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 13031204p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6953
-------------------------------------   ---- 
End-of-path arrival time (ps)           6953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_ctrl_mark_last\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  13024259  RISE       1
\UART_USB:BUART:rx_status_3\/main_0   macrocell27   5703   6953  13031204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_USB:BUART:tx_state_0\/main_3
Capture Clock  : \UART_USB:BUART:tx_state_0\/clock_0
Path slack     : 13031317p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6840
-------------------------------------   ---- 
End-of-path arrival time (ps)           6840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13028651  RISE       1
\UART_USB:BUART:tx_state_0\/main_3                  macrocell15     3260   6840  13031317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_USB:BUART:txn\/main_3
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 13031484p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6673
-------------------------------------   ---- 
End-of-path arrival time (ps)           6673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  13031484  RISE       1
\UART_USB:BUART:txn\/main_3                macrocell13     2303   6673  13031484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_2\/q
Path End       : \UART_USB:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 13031624p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6532
-------------------------------------   ---- 
End-of-path arrival time (ps)           6532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_state_2\/q         macrocell22   1250   1250  13025728  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_4  macrocell20   5282   6532  13031624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_2\/q
Path End       : \UART_USB:BUART:rx_state_3\/main_4
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 13031624p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6532
-------------------------------------   ---- 
End-of-path arrival time (ps)           6532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_state_2\/q       macrocell22   1250   1250  13025728  RISE       1
\UART_USB:BUART:rx_state_3\/main_4  macrocell21   5282   6532  13031624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_2\/q
Path End       : \UART_USB:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_USB:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031624p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6532
-------------------------------------   ---- 
End-of-path arrival time (ps)           6532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_state_2\/q               macrocell22   1250   1250  13025728  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/main_3  macrocell24   5282   6532  13031624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/clock_0                macrocell24         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_USB:BUART:rx_state_0\/main_0
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 13031771p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6386
-------------------------------------   ---- 
End-of-path arrival time (ps)           6386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_ctrl_mark_last\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  13024259  RISE       1
\UART_USB:BUART:rx_state_0\/main_0    macrocell19   5136   6386  13031771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_USB:BUART:rx_state_2\/main_0
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 13031771p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6386
-------------------------------------   ---- 
End-of-path arrival time (ps)           6386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_ctrl_mark_last\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  13024259  RISE       1
\UART_USB:BUART:rx_state_2\/main_0    macrocell22   5136   6386  13031771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_1\/q
Path End       : \UART_USB:BUART:txn\/main_1
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 13032046p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6111
-------------------------------------   ---- 
End-of-path arrival time (ps)           6111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_state_1\/q  macrocell14   1250   1250  13025711  RISE       1
\UART_USB:BUART:txn\/main_1    macrocell13   4861   6111  13032046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_USB:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 13032215p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5942
-------------------------------------   ---- 
End-of-path arrival time (ps)           5942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_bitclk_enable\/q   macrocell23   1250   1250  13029407  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_2  macrocell20   4692   5942  13032215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_USB:BUART:rx_state_3\/main_2
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 13032215p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5942
-------------------------------------   ---- 
End-of-path arrival time (ps)           5942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  13029407  RISE       1
\UART_USB:BUART:rx_state_3\/main_2   macrocell21   4692   5942  13032215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:tx_state_1\/main_1
Capture Clock  : \UART_USB:BUART:tx_state_1\/clock_0
Path slack     : 13032252p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5904
-------------------------------------   ---- 
End-of-path arrival time (ps)           5904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_state_0\/q       macrocell15   1250   1250  13023355  RISE       1
\UART_USB:BUART:tx_state_1\/main_1  macrocell14   4654   5904  13032252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:tx_state_2\/main_1
Capture Clock  : \UART_USB:BUART:tx_state_2\/clock_0
Path slack     : 13032252p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5904
-------------------------------------   ---- 
End-of-path arrival time (ps)           5904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_state_0\/q       macrocell15   1250   1250  13023355  RISE       1
\UART_USB:BUART:tx_state_2\/main_1  macrocell16   4654   5904  13032252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:pollcount_0\/q
Path End       : \UART_USB:BUART:rx_status_3\/main_7
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 13032413p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5743
-------------------------------------   ---- 
End-of-path arrival time (ps)           5743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:pollcount_0\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:pollcount_0\/q       macrocell26   1250   1250  13027711  RISE       1
\UART_USB:BUART:rx_status_3\/main_7  macrocell27   4493   5743  13032413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:pollcount_0\/q
Path End       : \UART_USB:BUART:rx_state_0\/main_10
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 13032424p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5733
-------------------------------------   ---- 
End-of-path arrival time (ps)           5733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:pollcount_0\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:pollcount_0\/q       macrocell26   1250   1250  13027711  RISE       1
\UART_USB:BUART:rx_state_0\/main_10  macrocell19   4483   5733  13032424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:rx_status_3\/main_1
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 13032451p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5705
-------------------------------------   ---- 
End-of-path arrival time (ps)           5705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_state_0\/q        macrocell19   1250   1250  13025929  RISE       1
\UART_USB:BUART:rx_status_3\/main_1  macrocell27   4455   5705  13032451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 13032521p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5636
-------------------------------------   ---- 
End-of-path arrival time (ps)           5636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_state_0\/q         macrocell19   1250   1250  13025929  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_1  macrocell20   4386   5636  13032521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:rx_state_3\/main_1
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 13032521p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5636
-------------------------------------   ---- 
End-of-path arrival time (ps)           5636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_state_0\/q       macrocell19   1250   1250  13025929  RISE       1
\UART_USB:BUART:rx_state_3\/main_1  macrocell21   4386   5636  13032521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_USB:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032521p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5636
-------------------------------------   ---- 
End-of-path arrival time (ps)           5636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_state_0\/q               macrocell19   1250   1250  13025929  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/main_1  macrocell24   4386   5636  13032521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/clock_0                macrocell24         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_1\/q
Path End       : \UART_USB:BUART:tx_state_0\/main_0
Capture Clock  : \UART_USB:BUART:tx_state_0\/clock_0
Path slack     : 13032603p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5553
-------------------------------------   ---- 
End-of-path arrival time (ps)           5553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_state_1\/q       macrocell14   1250   1250  13025711  RISE       1
\UART_USB:BUART:tx_state_0\/main_0  macrocell15   4303   5553  13032603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:tx_state_0\/main_1
Capture Clock  : \UART_USB:BUART:tx_state_0\/clock_0
Path slack     : 13032674p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5482
-------------------------------------   ---- 
End-of-path arrival time (ps)           5482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_state_0\/q       macrocell15   1250   1250  13023355  RISE       1
\UART_USB:BUART:tx_state_0\/main_1  macrocell15   4232   5482  13032674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_USB:BUART:tx_state_0\/main_2
Capture Clock  : \UART_USB:BUART:tx_state_0\/clock_0
Path slack     : 13032727p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5429
-------------------------------------   ---- 
End-of-path arrival time (ps)           5429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13025326  RISE       1
\UART_USB:BUART:tx_state_0\/main_2               macrocell15     5239   5429  13032727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_USB:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 13032844p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5312
-------------------------------------   ---- 
End-of-path arrival time (ps)           5312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032844  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_5       macrocell20   3372   5312  13032844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_USB:BUART:rx_state_3\/main_5
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 13032844p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5312
-------------------------------------   ---- 
End-of-path arrival time (ps)           5312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032844  RISE       1
\UART_USB:BUART:rx_state_3\/main_5         macrocell21   3372   5312  13032844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_bitclk\/q
Path End       : \UART_USB:BUART:tx_state_0\/main_5
Capture Clock  : \UART_USB:BUART:tx_state_0\/clock_0
Path slack     : 13032974p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5182
-------------------------------------   ---- 
End-of-path arrival time (ps)           5182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_bitclk\/q        macrocell17   1250   1250  13032974  RISE       1
\UART_USB:BUART:tx_state_0\/main_5  macrocell15   3932   5182  13032974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_bitclk\/q
Path End       : \UART_USB:BUART:txn\/main_6
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 13032992p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5165
-------------------------------------   ---- 
End-of-path arrival time (ps)           5165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_bitclk\/q  macrocell17   1250   1250  13032974  RISE       1
\UART_USB:BUART:txn\/main_6   macrocell13   3915   5165  13032992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_USB:BUART:pollcount_1\/main_1
Capture Clock  : \UART_USB:BUART:pollcount_1\/clock_0
Path slack     : 13033023p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5133
-------------------------------------   ---- 
End-of-path arrival time (ps)           5133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033023  RISE       1
\UART_USB:BUART:pollcount_1\/main_1        macrocell25   3193   5133  13033023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:pollcount_1\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_USB:BUART:pollcount_0\/main_1
Capture Clock  : \UART_USB:BUART:pollcount_0\/clock_0
Path slack     : 13033023p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5133
-------------------------------------   ---- 
End-of-path arrival time (ps)           5133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033023  RISE       1
\UART_USB:BUART:pollcount_0\/main_1        macrocell26   3193   5133  13033023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:pollcount_0\/clock_0                       macrocell26         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_USB:BUART:pollcount_1\/main_0
Capture Clock  : \UART_USB:BUART:pollcount_1\/clock_0
Path slack     : 13033026p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033026  RISE       1
\UART_USB:BUART:pollcount_1\/main_0        macrocell25   3191   5131  13033026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:pollcount_1\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_USB:BUART:pollcount_0\/main_0
Capture Clock  : \UART_USB:BUART:pollcount_0\/clock_0
Path slack     : 13033026p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033026  RISE       1
\UART_USB:BUART:pollcount_0\/main_0        macrocell26   3191   5131  13033026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:pollcount_0\/clock_0                       macrocell26         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_USB:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 13033027p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5129
-------------------------------------   ---- 
End-of-path arrival time (ps)           5129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033027  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_6       macrocell20   3189   5129  13033027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_USB:BUART:rx_state_3\/main_6
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 13033027p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5129
-------------------------------------   ---- 
End-of-path arrival time (ps)           5129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033027  RISE       1
\UART_USB:BUART:rx_state_3\/main_6         macrocell21   3189   5129  13033027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_USB:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 13033037p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5120
-------------------------------------   ---- 
End-of-path arrival time (ps)           5120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033037  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_7       macrocell20   3180   5120  13033037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_USB:BUART:rx_state_3\/main_7
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 13033037p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5120
-------------------------------------   ---- 
End-of-path arrival time (ps)           5120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033037  RISE       1
\UART_USB:BUART:rx_state_3\/main_7         macrocell21   3180   5120  13033037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:txn\/main_2
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 13033097p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5060
-------------------------------------   ---- 
End-of-path arrival time (ps)           5060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_state_0\/q  macrocell15   1250   1250  13023355  RISE       1
\UART_USB:BUART:txn\/main_2    macrocell13   3810   5060  13033097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_2\/q
Path End       : \UART_USB:BUART:rx_state_0\/main_4
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 13033240p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4917
-------------------------------------   ---- 
End-of-path arrival time (ps)           4917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_state_2\/q       macrocell22   1250   1250  13025728  RISE       1
\UART_USB:BUART:rx_state_0\/main_4  macrocell19   3667   4917  13033240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_2\/q
Path End       : \UART_USB:BUART:rx_state_2\/main_4
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 13033240p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4917
-------------------------------------   ---- 
End-of-path arrival time (ps)           4917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_state_2\/q       macrocell22   1250   1250  13025728  RISE       1
\UART_USB:BUART:rx_state_2\/main_4  macrocell22   3667   4917  13033240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_2\/q
Path End       : \UART_USB:BUART:txn\/main_4
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 13033387p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_state_2\/q  macrocell16   1250   1250  13025391  RISE       1
\UART_USB:BUART:txn\/main_4    macrocell13   3519   4769  13033387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_2\/q
Path End       : \UART_USB:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_USB:BUART:tx_bitclk\/clock_0
Path slack     : 13033402p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_state_2\/q      macrocell16   1250   1250  13025391  RISE       1
\UART_USB:BUART:tx_bitclk\/main_3  macrocell17   3505   4755  13033402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:rx_state_0\/main_1
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 13033440p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4716
-------------------------------------   ---- 
End-of-path arrival time (ps)           4716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_state_0\/q       macrocell19   1250   1250  13025929  RISE       1
\UART_USB:BUART:rx_state_0\/main_1  macrocell19   3466   4716  13033440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:rx_state_2\/main_1
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 13033440p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4716
-------------------------------------   ---- 
End-of-path arrival time (ps)           4716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_state_0\/q       macrocell19   1250   1250  13025929  RISE       1
\UART_USB:BUART:rx_state_2\/main_1  macrocell22   3466   4716  13033440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_2\/q
Path End       : \UART_USB:BUART:tx_state_0\/main_4
Capture Clock  : \UART_USB:BUART:tx_state_0\/clock_0
Path slack     : 13033493p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_state_2\/q       macrocell16   1250   1250  13025391  RISE       1
\UART_USB:BUART:tx_state_0\/main_4  macrocell15   3414   4664  13033493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_3\/q
Path End       : \UART_USB:BUART:rx_state_0\/main_3
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 13033498p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4658
-------------------------------------   ---- 
End-of-path arrival time (ps)           4658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_state_3\/q       macrocell21   1250   1250  13025987  RISE       1
\UART_USB:BUART:rx_state_0\/main_3  macrocell19   3408   4658  13033498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_3\/q
Path End       : \UART_USB:BUART:rx_state_2\/main_3
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 13033498p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4658
-------------------------------------   ---- 
End-of-path arrival time (ps)           4658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_state_3\/q       macrocell21   1250   1250  13025987  RISE       1
\UART_USB:BUART:rx_state_2\/main_3  macrocell22   3408   4658  13033498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_3\/q
Path End       : \UART_USB:BUART:rx_status_3\/main_3
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 13033509p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_state_3\/q        macrocell21   1250   1250  13025987  RISE       1
\UART_USB:BUART:rx_status_3\/main_3  macrocell27   3398   4648  13033509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_USB:BUART:rx_state_0\/main_5
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 13033580p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4577
-------------------------------------   ---- 
End-of-path arrival time (ps)           4577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032844  RISE       1
\UART_USB:BUART:rx_state_0\/main_5         macrocell19   2637   4577  13033580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_USB:BUART:rx_state_2\/main_5
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 13033580p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4577
-------------------------------------   ---- 
End-of-path arrival time (ps)           4577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032844  RISE       1
\UART_USB:BUART:rx_state_2\/main_5         macrocell22   2637   4577  13033580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:pollcount_1\/q
Path End       : \UART_USB:BUART:rx_status_3\/main_5
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 13033592p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:pollcount_1\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:pollcount_1\/q       macrocell25   1250   1250  13028509  RISE       1
\UART_USB:BUART:rx_status_3\/main_5  macrocell27   3315   4565  13033592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:pollcount_1\/q
Path End       : \UART_USB:BUART:rx_state_0\/main_8
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 13033609p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4547
-------------------------------------   ---- 
End-of-path arrival time (ps)           4547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:pollcount_1\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:pollcount_1\/q      macrocell25   1250   1250  13028509  RISE       1
\UART_USB:BUART:rx_state_0\/main_8  macrocell19   3297   4547  13033609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_2\/q
Path End       : \UART_USB:BUART:rx_status_3\/main_4
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 13033635p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4521
-------------------------------------   ---- 
End-of-path arrival time (ps)           4521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_state_2\/q        macrocell22   1250   1250  13025728  RISE       1
\UART_USB:BUART:rx_status_3\/main_4  macrocell27   3271   4521  13033635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_1\/q
Path End       : \UART_USB:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_USB:BUART:tx_bitclk\/clock_0
Path slack     : 13033723p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_state_1\/q      macrocell14   1250   1250  13025711  RISE       1
\UART_USB:BUART:tx_bitclk\/main_0  macrocell17   3183   4433  13033723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:pollcount_0\/q
Path End       : \UART_USB:BUART:pollcount_1\/main_4
Capture Clock  : \UART_USB:BUART:pollcount_1\/clock_0
Path slack     : 13033871p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4286
-------------------------------------   ---- 
End-of-path arrival time (ps)           4286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:pollcount_0\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:pollcount_0\/q       macrocell26   1250   1250  13027711  RISE       1
\UART_USB:BUART:pollcount_1\/main_4  macrocell25   3036   4286  13033871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:pollcount_1\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:pollcount_0\/q
Path End       : \UART_USB:BUART:pollcount_0\/main_3
Capture Clock  : \UART_USB:BUART:pollcount_0\/clock_0
Path slack     : 13033871p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4286
-------------------------------------   ---- 
End-of-path arrival time (ps)           4286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:pollcount_0\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:pollcount_0\/q       macrocell26   1250   1250  13027711  RISE       1
\UART_USB:BUART:pollcount_0\/main_3  macrocell26   3036   4286  13033871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:pollcount_0\/clock_0                       macrocell26         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_USB:BUART:rx_state_0\/main_6
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 13033884p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4273
-------------------------------------   ---- 
End-of-path arrival time (ps)           4273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033027  RISE       1
\UART_USB:BUART:rx_state_0\/main_6         macrocell19   2333   4273  13033884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_USB:BUART:rx_state_2\/main_6
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 13033884p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4273
-------------------------------------   ---- 
End-of-path arrival time (ps)           4273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033027  RISE       1
\UART_USB:BUART:rx_state_2\/main_6         macrocell22   2333   4273  13033884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_USB:BUART:rx_state_0\/main_7
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 13033898p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033037  RISE       1
\UART_USB:BUART:rx_state_0\/main_7         macrocell19   2319   4259  13033898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_USB:BUART:rx_state_2\/main_7
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 13033898p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033037  RISE       1
\UART_USB:BUART:rx_state_2\/main_7         macrocell22   2319   4259  13033898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_USB:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_USB:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033904p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033904  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/main_2   macrocell23   2313   4253  13033904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_USB:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_USB:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033907p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033023  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/main_1   macrocell23   2310   4250  13033907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_USB:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_USB:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033909p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033026  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/main_0   macrocell23   2307   4247  13033909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_bitclk\/q
Path End       : \UART_USB:BUART:tx_state_1\/main_5
Capture Clock  : \UART_USB:BUART:tx_state_1\/clock_0
Path slack     : 13034049p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4107
-------------------------------------   ---- 
End-of-path arrival time (ps)           4107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_bitclk\/q        macrocell17   1250   1250  13032974  RISE       1
\UART_USB:BUART:tx_state_1\/main_5  macrocell14   2857   4107  13034049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_bitclk\/q
Path End       : \UART_USB:BUART:tx_state_2\/main_5
Capture Clock  : \UART_USB:BUART:tx_state_2\/clock_0
Path slack     : 13034049p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4107
-------------------------------------   ---- 
End-of-path arrival time (ps)           4107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_bitclk\/q        macrocell17   1250   1250  13032974  RISE       1
\UART_USB:BUART:tx_state_2\/main_5  macrocell16   2857   4107  13034049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_last\/q
Path End       : \UART_USB:BUART:rx_state_2\/main_9
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 13034060p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4097
-------------------------------------   ---- 
End-of-path arrival time (ps)           4097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_last\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_last\/q          macrocell28   1250   1250  13034060  RISE       1
\UART_USB:BUART:rx_state_2\/main_9  macrocell22   2847   4097  13034060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_load_fifo\/q
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034080p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3130
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4456
-------------------------------------   ---- 
End-of-path arrival time (ps)           4456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_load_fifo\/q            macrocell20     1250   1250  13031951  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3206   4456  13034080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_USB:BUART:txn\/main_5
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 13034221p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3935
-------------------------------------   ---- 
End-of-path arrival time (ps)           3935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13034221  RISE       1
\UART_USB:BUART:txn\/main_5                      macrocell13     3745   3935  13034221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_USB:BUART:tx_state_1\/main_2
Capture Clock  : \UART_USB:BUART:tx_state_1\/clock_0
Path slack     : 13034224p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3933
-------------------------------------   ---- 
End-of-path arrival time (ps)           3933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13025326  RISE       1
\UART_USB:BUART:tx_state_1\/main_2               macrocell14     3743   3933  13034224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_USB:BUART:tx_state_2\/main_2
Capture Clock  : \UART_USB:BUART:tx_state_2\/clock_0
Path slack     : 13034224p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3933
-------------------------------------   ---- 
End-of-path arrival time (ps)           3933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13025326  RISE       1
\UART_USB:BUART:tx_state_2\/main_2               macrocell16     3743   3933  13034224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_2\/q
Path End       : \UART_USB:BUART:tx_state_1\/main_3
Capture Clock  : \UART_USB:BUART:tx_state_1\/clock_0
Path slack     : 13034288p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_state_2\/q       macrocell16   1250   1250  13025391  RISE       1
\UART_USB:BUART:tx_state_1\/main_3  macrocell14   2618   3868  13034288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_2\/q
Path End       : \UART_USB:BUART:tx_state_2\/main_3
Capture Clock  : \UART_USB:BUART:tx_state_2\/clock_0
Path slack     : 13034288p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_state_2\/q       macrocell16   1250   1250  13025391  RISE       1
\UART_USB:BUART:tx_state_2\/main_3  macrocell16   2618   3868  13034288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_3\/q
Path End       : \UART_USB:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 13034599p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_state_3\/q         macrocell21   1250   1250  13025987  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_3  macrocell20   2308   3558  13034599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_3\/q
Path End       : \UART_USB:BUART:rx_state_3\/main_3
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 13034599p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_state_3\/q       macrocell21   1250   1250  13025987  RISE       1
\UART_USB:BUART:rx_state_3\/main_3  macrocell21   2308   3558  13034599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_3\/q
Path End       : \UART_USB:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_USB:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034599p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_state_3\/q               macrocell21   1250   1250  13025987  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/main_2  macrocell24   2308   3558  13034599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/clock_0                macrocell24         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_USB:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 13034607p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_ctrl_mark_last\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  13024259  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_0  macrocell20   2300   3550  13034607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_USB:BUART:rx_state_3\/main_0
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 13034607p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_ctrl_mark_last\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  13024259  RISE       1
\UART_USB:BUART:rx_state_3\/main_0    macrocell21   2300   3550  13034607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_USB:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_USB:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034607p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_ctrl_mark_last\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_ctrl_mark_last\/q        macrocell18   1250   1250  13024259  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/main_0  macrocell24   2300   3550  13034607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/clock_0                macrocell24         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_1\/q
Path End       : \UART_USB:BUART:tx_state_1\/main_0
Capture Clock  : \UART_USB:BUART:tx_state_1\/clock_0
Path slack     : 13034609p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_state_1\/q       macrocell14   1250   1250  13025711  RISE       1
\UART_USB:BUART:tx_state_1\/main_0  macrocell14   2298   3548  13034609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_1\/q
Path End       : \UART_USB:BUART:tx_state_2\/main_0
Capture Clock  : \UART_USB:BUART:tx_state_2\/clock_0
Path slack     : 13034609p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_state_1\/q       macrocell14   1250   1250  13025711  RISE       1
\UART_USB:BUART:tx_state_2\/main_0  macrocell16   2298   3548  13034609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:txn\/q
Path End       : \UART_USB:BUART:txn\/main_0
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 13034614p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell13         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:txn\/q       macrocell13   1250   1250  13034614  RISE       1
\UART_USB:BUART:txn\/main_0  macrocell13   2293   3543  13034614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:pollcount_1\/q
Path End       : \UART_USB:BUART:pollcount_1\/main_2
Capture Clock  : \UART_USB:BUART:pollcount_1\/clock_0
Path slack     : 13034669p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:pollcount_1\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:pollcount_1\/q       macrocell25   1250   1250  13028509  RISE       1
\UART_USB:BUART:pollcount_1\/main_2  macrocell25   2237   3487  13034669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:pollcount_1\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_USB:BUART:tx_state_1\/main_4
Capture Clock  : \UART_USB:BUART:tx_state_1\/clock_0
Path slack     : 13035120p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3037
-------------------------------------   ---- 
End-of-path arrival time (ps)           3037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13034221  RISE       1
\UART_USB:BUART:tx_state_1\/main_4               macrocell14     2847   3037  13035120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_USB:BUART:tx_state_2\/main_4
Capture Clock  : \UART_USB:BUART:tx_state_2\/clock_0
Path slack     : 13035120p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3037
-------------------------------------   ---- 
End-of-path arrival time (ps)           3037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13034221  RISE       1
\UART_USB:BUART:tx_state_2\/main_4               macrocell16     2847   3037  13035120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_USB:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_USB:BUART:tx_bitclk\/clock_0
Path slack     : 13035719p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2438
-------------------------------------   ---- 
End-of-path arrival time (ps)           2438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13025326  RISE       1
\UART_USB:BUART:tx_bitclk\/main_2                macrocell17     2248   2438  13035719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_status_3\/q
Path End       : \UART_USB:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_USB:BUART:sRX:RxSts\/clock
Path slack     : 13036976p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4190
-------------------------------------   ---- 
End-of-path arrival time (ps)           4190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell27         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_status_3\/q       macrocell27    1250   1250  13036976  RISE       1
\UART_USB:BUART:sRX:RxSts\/status_3  statusicell2   2940   4190  13036976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 31225961p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -2850
----------------------------------------   -------- 
End-of-path required time (ps)             31247150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21189
-------------------------------------   ----- 
End-of-path arrival time (ps)           21189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name     delay     AT     slack  edge  Fanout
--------------------------------  -------------  -----  -----  --------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1   count7cell      1940   1940  31225961  RISE       1
\SPIM:BSPIM:load_rx_data\/main_3  macrocell9      8457  10397  31225961  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell9      3350  13747  31225961  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell4   7442  21189  31225961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell4       0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 31229882p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                   -500
----------------------------------------   -------- 
End-of-path required time (ps)             31249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19618
-------------------------------------   ----- 
End-of-path arrival time (ps)           19618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1   count7cell     1940   1940  31225961  RISE       1
\SPIM:BSPIM:load_rx_data\/main_3  macrocell9     8457  10397  31225961  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell9     3350  13747  31225961  RISE       1
\SPIM:BSPIM:TxStsReg\/status_3    statusicell3   5871  19618  31229882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell3        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 31230517p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -8480
----------------------------------------   -------- 
End-of-path required time (ps)             31241520

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11003
-------------------------------------   ----- 
End-of-path arrival time (ps)           11003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell31         0      0  RISE       1

Data path
pin name                          model name     delay     AT     slack  edge  Fanout
--------------------------------  -------------  -----  -----  --------  ----  ------
\SPIM:BSPIM:state_2\/q            macrocell31     1250   1250  31230517  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell4   9753  11003  31230517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell4       0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 31231503p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -8480
----------------------------------------   -------- 
End-of-path required time (ps)             31241520

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10017
-------------------------------------   ----- 
End-of-path arrival time (ps)           10017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell33         0      0  RISE       1

Data path
pin name                          model name     delay     AT     slack  edge  Fanout
--------------------------------  -------------  -----  -----  --------  ----  ------
\SPIM:BSPIM:state_0\/q            macrocell33     1250   1250  31231503  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell4   8767  10017  31231503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell4       0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 31231669p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                   -500
----------------------------------------   -------- 
End-of-path required time (ps)             31249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17831
-------------------------------------   ----- 
End-of-path arrival time (ps)           17831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell32         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\SPIM:BSPIM:state_1\/q           macrocell32    1250   1250  31231669  RISE       1
\SPIM:BSPIM:tx_status_0\/main_1  macrocell10    9220  10470  31231669  RISE       1
\SPIM:BSPIM:tx_status_0\/q       macrocell10    3350  13820  31231669  RISE       1
\SPIM:BSPIM:TxStsReg\/status_0   statusicell3   4012  17831  31231669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell3        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 31233121p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -8480
----------------------------------------   -------- 
End-of-path required time (ps)             31241520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8399
-------------------------------------   ---- 
End-of-path arrival time (ps)           8399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell32         0      0  RISE       1

Data path
pin name                          model name     delay     AT     slack  edge  Fanout
--------------------------------  -------------  -----  -----  --------  ----  ------
\SPIM:BSPIM:state_1\/q            macrocell32     1250   1250  31231669  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell4   7149   8399  31233121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell4       0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_15/main_1
Capture Clock  : Net_15/clock_0
Path slack     : 31235478p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11012
-------------------------------------   ----- 
End-of-path arrival time (ps)           11012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell31         0      0  RISE       1

Data path
pin name                model name   delay     AT     slack  edge  Fanout
----------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell31   1250   1250  31230517  RISE       1
Net_15/main_1           macrocell29   9762  11012  31235478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_15/clock_0                                             macrocell29         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_30/main_1
Capture Clock  : Net_30/clock_0
Path slack     : 31235478p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11012
-------------------------------------   ----- 
End-of-path arrival time (ps)           11012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell31         0      0  RISE       1

Data path
pin name                model name   delay     AT     slack  edge  Fanout
----------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell31   1250   1250  31230517  RISE       1
Net_30/main_1           macrocell30   9762  11012  31235478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_30/clock_0                                             macrocell30         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_31/main_0
Capture Clock  : Net_31/clock_0
Path slack     : 31235478p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11012
-------------------------------------   ----- 
End-of-path arrival time (ps)           11012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell31         0      0  RISE       1

Data path
pin name                model name   delay     AT     slack  edge  Fanout
----------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell31   1250   1250  31230517  RISE       1
Net_31/main_0           macrocell36   9762  11012  31235478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_31/clock_0                                             macrocell36         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_1\/main_0
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 31235478p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11012
-------------------------------------   ----- 
End-of-path arrival time (ps)           11012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell31         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell31   1250   1250  31230517  RISE       1
\SPIM:BSPIM:state_1\/main_0  macrocell32   9762  11012  31235478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell32         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_2\/main_6
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 31235557p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10933
-------------------------------------   ----- 
End-of-path arrival time (ps)           10933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  31225961  RISE       1
\SPIM:BSPIM:state_2\/main_6      macrocell31   8993  10933  31235557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell31         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_0\/main_6
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 31235557p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10933
-------------------------------------   ----- 
End-of-path arrival time (ps)           10933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  31225961  RISE       1
\SPIM:BSPIM:state_0\/main_6      macrocell33   8993  10933  31235557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell33         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 31235757p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10733
-------------------------------------   ----- 
End-of-path arrival time (ps)           10733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:state_2\/q          macrocell31   1250   1250  31230517  RISE       1
\SPIM:BSPIM:cnt_enable\/main_0  macrocell35   9483  10733  31235757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_2\/main_5
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 31235775p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10715
-------------------------------------   ----- 
End-of-path arrival time (ps)           10715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  31226178  RISE       1
\SPIM:BSPIM:state_2\/main_5      macrocell31   8775  10715  31235775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell31         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_0\/main_5
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 31235775p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10715
-------------------------------------   ----- 
End-of-path arrival time (ps)           10715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  31226178  RISE       1
\SPIM:BSPIM:state_0\/main_5      macrocell33   8775  10715  31235775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell33         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_2\/main_8
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 31235971p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10519
-------------------------------------   ----- 
End-of-path arrival time (ps)           10519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell4       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  31235971  RISE       1
\SPIM:BSPIM:state_2\/main_8              macrocell31     6939  10519  31235971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell31         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_0\/main_8
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 31235971p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10519
-------------------------------------   ----- 
End-of-path arrival time (ps)           10519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell4       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  31235971  RISE       1
\SPIM:BSPIM:state_0\/main_8              macrocell33     6939  10519  31235971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell33         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 31236020p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10470
-------------------------------------   ----- 
End-of-path arrival time (ps)           10470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell32         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:state_1\/q         macrocell32   1250   1250  31231669  RISE       1
\SPIM:BSPIM:load_cond\/main_1  macrocell34   9220  10470  31236020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell34         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_2\/main_1
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 31236035p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10455
-------------------------------------   ----- 
End-of-path arrival time (ps)           10455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell32         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell32   1250   1250  31231669  RISE       1
\SPIM:BSPIM:state_2\/main_1  macrocell31   9205  10455  31236035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell31         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_0\/main_1
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 31236035p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10455
-------------------------------------   ----- 
End-of-path arrival time (ps)           10455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell32         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell32   1250   1250  31231669  RISE       1
\SPIM:BSPIM:state_0\/main_1  macrocell33   9205  10455  31236035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell33         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 31236093p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10397
-------------------------------------   ----- 
End-of-path arrival time (ps)           10397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  31225961  RISE       1
\SPIM:BSPIM:load_cond\/main_6    macrocell34   8457  10397  31236093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell34         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 31236310p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10180
-------------------------------------   ----- 
End-of-path arrival time (ps)           10180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  31226178  RISE       1
\SPIM:BSPIM:load_cond\/main_5    macrocell34   8240  10180  31236310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell34         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 31236452p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10038
-------------------------------------   ----- 
End-of-path arrival time (ps)           10038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:state_0\/q          macrocell33   1250   1250  31231503  RISE       1
\SPIM:BSPIM:cnt_enable\/main_2  macrocell35   8788  10038  31236452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_15/main_3
Capture Clock  : Net_15/clock_0
Path slack     : 31236459p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10031
-------------------------------------   ----- 
End-of-path arrival time (ps)           10031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell33         0      0  RISE       1

Data path
pin name                model name   delay     AT     slack  edge  Fanout
----------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell33   1250   1250  31231503  RISE       1
Net_15/main_3           macrocell29   8781  10031  31236459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_15/clock_0                                             macrocell29         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_30/main_3
Capture Clock  : Net_30/clock_0
Path slack     : 31236459p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10031
-------------------------------------   ----- 
End-of-path arrival time (ps)           10031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell33         0      0  RISE       1

Data path
pin name                model name   delay     AT     slack  edge  Fanout
----------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell33   1250   1250  31231503  RISE       1
Net_30/main_3           macrocell30   8781  10031  31236459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_30/clock_0                                             macrocell30         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_31/main_2
Capture Clock  : Net_31/clock_0
Path slack     : 31236459p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10031
-------------------------------------   ----- 
End-of-path arrival time (ps)           10031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell33         0      0  RISE       1

Data path
pin name                model name   delay     AT     slack  edge  Fanout
----------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell33   1250   1250  31231503  RISE       1
Net_31/main_2           macrocell36   8781  10031  31236459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_31/clock_0                                             macrocell36         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_1\/main_2
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 31236753p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9737
-------------------------------------   ---- 
End-of-path arrival time (ps)           9737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell33         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell33   1250   1250  31231503  RISE       1
\SPIM:BSPIM:state_1\/main_2  macrocell32   8487   9737  31236753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell32         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 31237187p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9303
-------------------------------------   ---- 
End-of-path arrival time (ps)           9303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  31227055  RISE       1
\SPIM:BSPIM:load_cond\/main_7    macrocell34   7363   9303  31237187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell34         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_2\/main_7
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 31237217p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9273
-------------------------------------   ---- 
End-of-path arrival time (ps)           9273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  31227055  RISE       1
\SPIM:BSPIM:state_2\/main_7      macrocell31   7333   9273  31237217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell31         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_0\/main_7
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 31237217p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9273
-------------------------------------   ---- 
End-of-path arrival time (ps)           9273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  31227055  RISE       1
\SPIM:BSPIM:state_0\/main_7      macrocell33   7333   9273  31237217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell33         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 31237323p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9167
-------------------------------------   ---- 
End-of-path arrival time (ps)           9167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  31227191  RISE       1
\SPIM:BSPIM:load_cond\/main_4    macrocell34   7227   9167  31237323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell34         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_2\/main_4
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 31237370p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9120
-------------------------------------   ---- 
End-of-path arrival time (ps)           9120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  31227191  RISE       1
\SPIM:BSPIM:state_2\/main_4      macrocell31   7180   9120  31237370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell31         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_0\/main_4
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 31237370p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9120
-------------------------------------   ---- 
End-of-path arrival time (ps)           9120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  31227191  RISE       1
\SPIM:BSPIM:state_0\/main_4      macrocell33   7180   9120  31237370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell33         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 31237475p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9015
-------------------------------------   ---- 
End-of-path arrival time (ps)           9015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  31227343  RISE       1
\SPIM:BSPIM:load_cond\/main_3    macrocell34   7075   9015  31237475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell34         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_2\/main_3
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 31237483p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9007
-------------------------------------   ---- 
End-of-path arrival time (ps)           9007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  31227343  RISE       1
\SPIM:BSPIM:state_2\/main_3      macrocell31   7067   9007  31237483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell31         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_0\/main_3
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 31237483p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9007
-------------------------------------   ---- 
End-of-path arrival time (ps)           9007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  31227343  RISE       1
\SPIM:BSPIM:state_0\/main_3      macrocell33   7067   9007  31237483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell33         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM:BSPIM:RxStsReg\/clock
Path slack     : 31237582p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                   -500
----------------------------------------   -------- 
End-of-path required time (ps)             31249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11918
-------------------------------------   ----- 
End-of-path arrival time (ps)           11918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell4       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell4   3580   3580  31237582  RISE       1
\SPIM:BSPIM:rx_status_6\/main_5          macrocell12     2721   6301  31237582  RISE       1
\SPIM:BSPIM:rx_status_6\/q               macrocell12     3350   9651  31237582  RISE       1
\SPIM:BSPIM:RxStsReg\/status_6           statusicell4    2267  11918  31237582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:RxStsReg\/clock                                statusicell4        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 31238518p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7972
-------------------------------------   ---- 
End-of-path arrival time (ps)           7972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell31         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:state_2\/q         macrocell31   1250   1250  31230517  RISE       1
\SPIM:BSPIM:load_cond\/main_0  macrocell34   6722   7972  31238518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell34         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_2\/main_0
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 31238542p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7948
-------------------------------------   ---- 
End-of-path arrival time (ps)           7948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell31         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell31   1250   1250  31230517  RISE       1
\SPIM:BSPIM:state_2\/main_0  macrocell31   6698   7948  31238542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell31         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_0\/main_0
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 31238542p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7948
-------------------------------------   ---- 
End-of-path arrival time (ps)           7948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell31         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell31   1250   1250  31230517  RISE       1
\SPIM:BSPIM:state_0\/main_0  macrocell33   6698   7948  31238542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell33         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_30/main_4
Capture Clock  : Net_30/clock_0
Path slack     : 31238883p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7607
-------------------------------------   ---- 
End-of-path arrival time (ps)           7607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell4       0      0  RISE       1

Data path
pin name                        model name     delay     AT     slack  edge  Fanout
------------------------------  -------------  -----  -----  --------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb  datapathcell4   5360   5360  31238883  RISE       1
Net_30/main_4                   macrocell30     2247   7607  31238883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_30/clock_0                                             macrocell30         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 31239085p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7405
-------------------------------------   ---- 
End-of-path arrival time (ps)           7405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell33         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:state_0\/q         macrocell33   1250   1250  31231503  RISE       1
\SPIM:BSPIM:load_cond\/main_2  macrocell34   6155   7405  31239085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell34         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_1\/main_8
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 31239159p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7331
-------------------------------------   ---- 
End-of-path arrival time (ps)           7331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell4       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  31235971  RISE       1
\SPIM:BSPIM:state_1\/main_8              macrocell32     3751   7331  31239159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell32         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_15/main_2
Capture Clock  : Net_15/clock_0
Path slack     : 31239724p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6766
-------------------------------------   ---- 
End-of-path arrival time (ps)           6766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell32         0      0  RISE       1

Data path
pin name                model name   delay     AT     slack  edge  Fanout
----------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell32   1250   1250  31231669  RISE       1
Net_15/main_2           macrocell29   5516   6766  31239724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_15/clock_0                                             macrocell29         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_30/main_2
Capture Clock  : Net_30/clock_0
Path slack     : 31239724p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6766
-------------------------------------   ---- 
End-of-path arrival time (ps)           6766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell32         0      0  RISE       1

Data path
pin name                model name   delay     AT     slack  edge  Fanout
----------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell32   1250   1250  31231669  RISE       1
Net_30/main_2           macrocell30   5516   6766  31239724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_30/clock_0                                             macrocell30         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_31/main_1
Capture Clock  : Net_31/clock_0
Path slack     : 31239724p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6766
-------------------------------------   ---- 
End-of-path arrival time (ps)           6766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell32         0      0  RISE       1

Data path
pin name                model name   delay     AT     slack  edge  Fanout
----------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell32   1250   1250  31231669  RISE       1
Net_31/main_1           macrocell36   5516   6766  31239724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_31/clock_0                                             macrocell36         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:cnt_enable\/main_7
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 31240331p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6159
-------------------------------------   ---- 
End-of-path arrival time (ps)           6159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  31227055  RISE       1
\SPIM:BSPIM:cnt_enable\/main_7   macrocell35   4219   6159  31240331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_1\/main_3
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 31240650p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5840
-------------------------------------   ---- 
End-of-path arrival time (ps)           5840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  31227343  RISE       1
\SPIM:BSPIM:state_1\/main_3      macrocell32   3900   5840  31240650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell32         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_2\/main_2
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 31240697p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5793
-------------------------------------   ---- 
End-of-path arrival time (ps)           5793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell33         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell33   1250   1250  31231503  RISE       1
\SPIM:BSPIM:state_2\/main_2  macrocell31   4543   5793  31240697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell31         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_0\/main_2
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 31240697p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5793
-------------------------------------   ---- 
End-of-path arrival time (ps)           5793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell33         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell33   1250   1250  31231503  RISE       1
\SPIM:BSPIM:state_0\/main_2  macrocell33   4543   5793  31240697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell33         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_1\/main_1
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 31240827p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5663
-------------------------------------   ---- 
End-of-path arrival time (ps)           5663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell32         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell32   1250   1250  31231669  RISE       1
\SPIM:BSPIM:state_1\/main_1  macrocell32   4413   5663  31240827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell32         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 31240829p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5661
-------------------------------------   ---- 
End-of-path arrival time (ps)           5661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:state_1\/q          macrocell32   1250   1250  31231669  RISE       1
\SPIM:BSPIM:cnt_enable\/main_1  macrocell35   4411   5661  31240829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:cnt_enable\/main_4
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 31240848p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5642
-------------------------------------   ---- 
End-of-path arrival time (ps)           5642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  31227191  RISE       1
\SPIM:BSPIM:cnt_enable\/main_4   macrocell35   3702   5642  31240848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_1\/main_4
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 31240859p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5631
-------------------------------------   ---- 
End-of-path arrival time (ps)           5631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  31227191  RISE       1
\SPIM:BSPIM:state_1\/main_4      macrocell32   3691   5631  31240859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell32         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_1\/main_7
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 31241037p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5453
-------------------------------------   ---- 
End-of-path arrival time (ps)           5453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  31227055  RISE       1
\SPIM:BSPIM:state_1\/main_7      macrocell32   3513   5453  31241037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell32         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 31241183p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5307
-------------------------------------   ---- 
End-of-path arrival time (ps)           5307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  31227343  RISE       1
\SPIM:BSPIM:cnt_enable\/main_3   macrocell35   3367   5307  31241183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_15/q
Path End       : Net_15/main_0
Capture Clock  : Net_15/clock_0
Path slack     : 31241784p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4706
-------------------------------------   ---- 
End-of-path arrival time (ps)           4706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_15/clock_0                                             macrocell29         0      0  RISE       1

Data path
pin name       model name   delay     AT     slack  edge  Fanout
-------------  -----------  -----  -----  --------  ----  ------
Net_15/q       macrocell29   1250   1250  31241784  RISE       1
Net_15/main_0  macrocell29   3456   4706  31241784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_15/clock_0                                             macrocell29         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:cnt_enable\/main_6
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 31241821p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  31225961  RISE       1
\SPIM:BSPIM:cnt_enable\/main_6   macrocell35   2729   4669  31241821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_1\/main_6
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 31241824p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  31225961  RISE       1
\SPIM:BSPIM:state_1\/main_6      macrocell32   2726   4666  31241824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell32         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_30/q
Path End       : Net_30/main_0
Capture Clock  : Net_30/clock_0
Path slack     : 31241918p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_30/clock_0                                             macrocell30         0      0  RISE       1

Data path
pin name       model name   delay     AT     slack  edge  Fanout
-------------  -----------  -----  -----  --------  ----  ------
Net_30/q       macrocell30   1250   1250  31241918  RISE       1
Net_30/main_0  macrocell30   3322   4572  31241918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_30/clock_0                                             macrocell30         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM:BSPIM:BitCounter\/clock
Path slack     : 31241994p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -4060
----------------------------------------   -------- 
End-of-path required time (ps)             31245940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell35   1250   1250  31241994  RISE       1
\SPIM:BSPIM:BitCounter\/enable  count7cell    2696   3946  31241994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:cnt_enable\/main_5
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 31241994p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  31226178  RISE       1
\SPIM:BSPIM:cnt_enable\/main_5   macrocell35   2556   4496  31241994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_1\/main_5
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 31242002p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4488
-------------------------------------   ---- 
End-of-path arrival time (ps)           4488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  31226178  RISE       1
\SPIM:BSPIM:state_1\/main_5      macrocell32   2548   4488  31242002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell32         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_8
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 31242557p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3933
-------------------------------------   ---- 
End-of-path arrival time (ps)           3933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell35   1250   1250  31241994  RISE       1
\SPIM:BSPIM:cnt_enable\/main_8  macrocell35   2683   3933  31242557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:load_cond\/q
Path End       : \SPIM:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 31242987p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   31250000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             31246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3503
-------------------------------------   ---- 
End-of-path arrival time (ps)           3503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell34         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\SPIM:BSPIM:load_cond\/q       macrocell34   1250   1250  31242987  RISE       1
\SPIM:BSPIM:load_cond\/main_8  macrocell34   2253   3503  31242987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell34         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

