# verilog-mips
This project implements a 32-bit 5-stage pipelined MIPS processor entirely in Verilog
