Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec  6 17:19:48 2023
| Host         : BAYERNchampions running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file leemujin_control_sets_placed.rpt
| Design       : leemujin
| Device       : xc7s75
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |              79 |           23 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              14 |            6 |
| Yes          | No                    | Yes                    |             139 |           43 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------+------------------+------------------+----------------+--------------+
|   Clock Signal   |      Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+-------------------------+------------------+------------------+----------------+--------------+
|  LCD_E_OBUF_BUFG | u0/hour_reg_3_sn_1      |                  |                1 |              1 |         1.00 |
|  LCD_E_OBUF_BUFG | u0/hour_reg_3_sn_1      | u0/hour_reg[3]_4 |                1 |              1 |         1.00 |
|  LCD_E_OBUF_BUFG | u0/E[0]                 | b2/rst           |                3 |              4 |         1.33 |
|  LCD_E_OBUF_BUFG | u0/btn_trig_reg[0]_1[0] |                  |                1 |              4 |         4.00 |
|  LCD_E_OBUF_BUFG | led_left[3]_i_1_n_0     |                  |                2 |              4 |         2.00 |
|  LCD_E_OBUF_BUFG | u0/hour_reg[3]_1        | b2/rst           |                1 |              5 |         5.00 |
|  LCD_E_OBUF_BUFG | u0/emergency_reg[0]     |                  |                2 |              5 |         2.50 |
|  LCD_E_OBUF_BUFG |                         |                  |                3 |              6 |         2.00 |
|  LCD_E_OBUF_BUFG | b2/E[0]                 | b2/rst           |                6 |             10 |         1.67 |
|  LCD_E_OBUF_BUFG | u0/hour_reg[3]_3[0]     | b2/rst           |                4 |             12 |         3.00 |
|  LCD_E_OBUF_BUFG | u0/hour_reg[3]_2[0]     | b2/rst           |                3 |             12 |         4.00 |
|  LCD_E_OBUF_BUFG | u0/hour_reg[3]_0        | b2/rst           |                8 |             32 |         4.00 |
|  LCD_E_OBUF_BUFG | u0/hour_reg[4][0]       | b2/rst           |                7 |             32 |         4.57 |
|  LCD_E_OBUF_BUFG | cnt_LCD__0              | b2/rst           |               11 |             32 |         2.91 |
|  LCD_E_OBUF_BUFG |                         | b2/rst           |               23 |             79 |         3.43 |
+------------------+-------------------------+------------------+------------------+----------------+--------------+


