#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Jun 19 20:14:56 2017
# Process ID: 14377
# Current directory: /home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ariel/Documents/VHDL/Vivado_prjts/ip_repo/TP_TD4_I2S_Structural_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ariel/Documents/VHDL/Vivado_prjts/ip_repo/TP_TD4_I2S_Behavioral_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ariel/Xilinx/Vivado/2017.1/data/ip'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ip/design_1_TP_TD4_I2S_Behavioral_0_0/design_1_TP_TD4_I2S_Behavioral_0_0.dcp' for cell 'design_1_i/TP_TD4_I2S_Behavioral_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ip/design_1_TP_TD4_I2S_Structural_0_0/design_1_TP_TD4_I2S_Structural_0_0.dcp' for cell 'design_1_i/TP_TD4_I2S_Structural_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/constrs_1/new/Zedboard.xdc]
Finished Parsing XDC File [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/constrs_1/new/Zedboard.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1472.648 ; gain = 383.293 ; free physical = 13460 ; free virtual = 17069
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1564.672 ; gain = 92.023 ; free physical = 13454 ; free virtual = 17063
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 22a0d3feb

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1995.160 ; gain = 0.000 ; free physical = 13111 ; free virtual = 16701
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 60 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 246222f82

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1995.160 ; gain = 0.000 ; free physical = 13111 ; free virtual = 16700
INFO: [Opt 31-389] Phase Constant propagation created 6 cells and removed 14 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 232ec66f0

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.59 . Memory (MB): peak = 1995.160 ; gain = 0.000 ; free physical = 13111 ; free virtual = 16700
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 320 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 232ec66f0

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1995.160 ; gain = 0.000 ; free physical = 13111 ; free virtual = 16700
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 232ec66f0

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1995.160 ; gain = 0.000 ; free physical = 13111 ; free virtual = 16700
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1995.160 ; gain = 0.000 ; free physical = 13111 ; free virtual = 16700
Ending Logic Optimization Task | Checksum: 232ec66f0

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.66 . Memory (MB): peak = 1995.160 ; gain = 0.000 ; free physical = 13111 ; free virtual = 16700

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a4e25fb4

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1995.164 ; gain = 0.004 ; free physical = 13111 ; free virtual = 16700
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.164 ; gain = 522.516 ; free physical = 13111 ; free virtual = 16700
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2019.172 ; gain = 0.000 ; free physical = 13104 ; free virtual = 16695
INFO: [Common 17-1381] The checkpoint '/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2059.203 ; gain = 0.000 ; free physical = 13095 ; free virtual = 16685
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10368bf83

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2059.203 ; gain = 0.000 ; free physical = 13095 ; free virtual = 16685
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2059.203 ; gain = 0.000 ; free physical = 13096 ; free virtual = 16686

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/toggle_lrclk_i_2' is driving clock pin of 6 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/counter_lrclk_reg[0] {FDRE}
	design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/counter_lrclk_reg[1] {FDRE}
	design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/counter_lrclk_reg[2] {FDRE}
	design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/counter_lrclk_reg[3] {FDRE}
	design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/delay_reg__0 {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/toggle_lrclk_i_2' is driving clock pin of 6 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/counter_lrclk_reg[0] {FDRE}
	design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/counter_lrclk_reg[1] {FDRE}
	design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/counter_lrclk_reg[2] {FDRE}
	design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/counter_lrclk_reg[3] {FDRE}
	design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/delay_reg {FDRE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1507a39c3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2059.203 ; gain = 0.000 ; free physical = 13090 ; free virtual = 16680

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a2f65f09

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2073.852 ; gain = 14.648 ; free physical = 13086 ; free virtual = 16676

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a2f65f09

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2073.852 ; gain = 14.648 ; free physical = 13086 ; free virtual = 16676
Phase 1 Placer Initialization | Checksum: 1a2f65f09

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2073.852 ; gain = 14.648 ; free physical = 13086 ; free virtual = 16676

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1afb356c9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2129.879 ; gain = 70.676 ; free physical = 13068 ; free virtual = 16658

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1afb356c9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2129.879 ; gain = 70.676 ; free physical = 13068 ; free virtual = 16658

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 25924738b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2129.879 ; gain = 70.676 ; free physical = 13114 ; free virtual = 16657

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 192e43e94

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2129.879 ; gain = 70.676 ; free physical = 13114 ; free virtual = 16657

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 192e43e94

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2129.879 ; gain = 70.676 ; free physical = 13114 ; free virtual = 16657

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 2367dbaaf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2129.879 ; gain = 70.676 ; free physical = 13114 ; free virtual = 16657

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 2367dbaaf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2129.879 ; gain = 70.676 ; free physical = 13114 ; free virtual = 16657

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1437bcbf6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2129.879 ; gain = 70.676 ; free physical = 13113 ; free virtual = 16656

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 16dac25be

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2129.879 ; gain = 70.676 ; free physical = 13113 ; free virtual = 16656

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 16dac25be

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2129.879 ; gain = 70.676 ; free physical = 13113 ; free virtual = 16656

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 16dac25be

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2129.879 ; gain = 70.676 ; free physical = 13113 ; free virtual = 16655
Phase 3 Detail Placement | Checksum: 16dac25be

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2129.879 ; gain = 70.676 ; free physical = 13113 ; free virtual = 16655

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13d44ef9f

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 13d44ef9f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2129.879 ; gain = 70.676 ; free physical = 13112 ; free virtual = 16654
INFO: [Place 30-746] Post Placement Timing Summary WNS=-9.553. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1cfa2783a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2129.879 ; gain = 70.676 ; free physical = 13111 ; free virtual = 16654
Phase 4.1 Post Commit Optimization | Checksum: 1cfa2783a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2129.879 ; gain = 70.676 ; free physical = 13111 ; free virtual = 16654

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1cfa2783a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2129.879 ; gain = 70.676 ; free physical = 13112 ; free virtual = 16655

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1cfa2783a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2129.879 ; gain = 70.676 ; free physical = 13112 ; free virtual = 16655

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 22b6fc1e2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2129.879 ; gain = 70.676 ; free physical = 13112 ; free virtual = 16655
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22b6fc1e2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2129.879 ; gain = 70.676 ; free physical = 13112 ; free virtual = 16655
Ending Placer Task | Checksum: 17f0029b0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2129.879 ; gain = 70.676 ; free physical = 13125 ; free virtual = 16668
50 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2129.879 ; gain = 70.676 ; free physical = 13125 ; free virtual = 16668
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2129.879 ; gain = 0.000 ; free physical = 13123 ; free virtual = 16669
INFO: [Common 17-1381] The checkpoint '/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2129.879 ; gain = 0.000 ; free physical = 13115 ; free virtual = 16659
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2129.879 ; gain = 0.000 ; free physical = 13124 ; free virtual = 16667
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2129.879 ; gain = 0.000 ; free physical = 13124 ; free virtual = 16667
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 820faa9c ConstDB: 0 ShapeSum: fcf07f14 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14db6d55b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2203.523 ; gain = 73.645 ; free physical = 12982 ; free virtual = 16526

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14db6d55b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2203.523 ; gain = 73.645 ; free physical = 12982 ; free virtual = 16526

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14db6d55b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2203.523 ; gain = 73.645 ; free physical = 12951 ; free virtual = 16496

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14db6d55b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2203.523 ; gain = 73.645 ; free physical = 12951 ; free virtual = 16496
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: e5642504

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2218.566 ; gain = 88.688 ; free physical = 12944 ; free virtual = 16488
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.798 | TNS=-19.596| WHS=-10.073| THS=-40.109|

Phase 2 Router Initialization | Checksum: 16b5bce01

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2218.566 ; gain = 88.688 ; free physical = 12943 ; free virtual = 16487

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1212cd4a2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2218.566 ; gain = 88.688 ; free physical = 12944 ; free virtual = 16488

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 138
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.798 | TNS=-19.596| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f889276c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2218.566 ; gain = 88.688 ; free physical = 12944 ; free virtual = 16488
Phase 4 Rip-up And Reroute | Checksum: 1f889276c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2218.566 ; gain = 88.688 ; free physical = 12944 ; free virtual = 16488

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17c29b6a1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2218.566 ; gain = 88.688 ; free physical = 12944 ; free virtual = 16488
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.798 | TNS=-19.596| WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 17c29b6a1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2218.566 ; gain = 88.688 ; free physical = 12944 ; free virtual = 16488

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17c29b6a1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2218.566 ; gain = 88.688 ; free physical = 12944 ; free virtual = 16488
Phase 5 Delay and Skew Optimization | Checksum: 17c29b6a1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2218.566 ; gain = 88.688 ; free physical = 12944 ; free virtual = 16488

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f8f2b5cb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2218.566 ; gain = 88.688 ; free physical = 12945 ; free virtual = 16489
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.798 | TNS=-19.596| WHS=-10.089| THS=-20.178|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 1798fca02

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2218.566 ; gain = 88.688 ; free physical = 12945 ; free virtual = 16489
Phase 6.1 Hold Fix Iter | Checksum: 1798fca02

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2218.566 ; gain = 88.688 ; free physical = 12945 ; free virtual = 16489

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.798 | TNS=-19.596| WHS=-10.089| THS=-20.178|

Phase 6.2 Additional Hold Fix | Checksum: d25620b9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2218.566 ; gain = 88.688 ; free physical = 12945 ; free virtual = 16489
WARNING: [Route 35-468] The router encountered 3 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/delay_sync_bclk_reg[1]/D
	design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/delay_sync_bclk_reg[1]/D
	design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I

Phase 6 Post Hold Fix | Checksum: d25620b9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2218.566 ; gain = 88.688 ; free physical = 12945 ; free virtual = 16489

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.211815 %
  Global Horizontal Routing Utilization  = 0.295808 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 33.3333%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 30.6306%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.
Phase 7 Route finalize | Checksum: 13984e14a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2218.566 ; gain = 88.688 ; free physical = 12945 ; free virtual = 16489

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13984e14a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2218.566 ; gain = 88.688 ; free physical = 12943 ; free virtual = 16488

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 124f49f15

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2218.566 ; gain = 88.688 ; free physical = 12943 ; free virtual = 16488

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 16f18615c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2218.566 ; gain = 88.688 ; free physical = 12943 ; free virtual = 16487
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.798 | TNS=-19.596| WHS=-10.089| THS=-20.178|

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 16f18615c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2218.566 ; gain = 88.688 ; free physical = 12943 ; free virtual = 16487
WARNING: [Route 35-419] Router was unable to fix hold violation on pin design_1_i/TP_TD4_I2S_Behavioral_0/U0/TP_TD4_I2S_Behavioral_v1_0_S00_AXI_inst/delay_sync_bclk_reg[1]/D driven by global clock buffer BUFGCTRL_X0Y17.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin design_1_i/TP_TD4_I2S_Structural_0/U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/delay_sync_bclk_reg[1]/D driven by global clock buffer BUFGCTRL_X0Y17.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-455] Router was unable to fix hold violation on 1 pins because of high hold requirement. Such pins are:
	design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I

Resolution: Run report_timing_summary to analyze the hold violations.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2218.566 ; gain = 88.688 ; free physical = 12977 ; free virtual = 16521

Routing Is Done.
63 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2218.566 ; gain = 88.688 ; free physical = 12977 ; free virtual = 16521
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2218.566 ; gain = 0.000 ; free physical = 12971 ; free virtual = 16519
INFO: [Common 17-1381] The checkpoint '/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
70 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Common 17-206] Exiting Vivado at Mon Jun 19 20:15:51 2017...
