{
  "name": "core_arch::x86::avx::_mm256_shuffle_pd",
  "safe": false,
  "callees": {
    "intrinsics::simd::simd_shuffle": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Shuffles two vectors by const indices.\n\n `T` must be a vector.\n\n `U` must be a **const** vector of `u32`s. This means it must either refer to a named\n const or be given as an inline const expression (`const { ... }`).\n\n `V` must be a vector with the same element type as `T` and the same length as `U`.\n\n Returns a new vector such that element `i` is selected from `xy[idx[i]]`, where `xy`\n is the concatenation of `x` and `y`. It is a compile-time error if `idx[i]` is out-of-bounds\n of `xy`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m256d": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx::_mm256_shuffle_pd"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx.rs:124:1: 138:2",
  "src": "pub fn _mm256_shuffle_pd<const MASK: i32>(a: __m256d, b: __m256d) -> __m256d {\n    static_assert_uimm_bits!(MASK, 8);\n    unsafe {\n        simd_shuffle!(\n            a,\n            b,\n            [\n                MASK as u32 & 0b1,\n                ((MASK as u32 >> 1) & 0b1) + 4,\n                ((MASK as u32 >> 2) & 0b1) + 2,\n                ((MASK as u32 >> 3) & 0b1) + 6,\n            ],\n        )\n    }\n}",
  "mir": "fn core_arch::x86::avx::_mm256_shuffle_pd(_1: core_arch::x86::__m256d, _2: core_arch::x86::__m256d) -> core_arch::x86::__m256d {\n    let mut _0: core_arch::x86::__m256d;\n    debug a => _1;\n    debug b => _2;\n    bb0: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::x86::__m256d, core_arch::macros::SimdShuffleIdx<4>, core_arch::x86::__m256d>(_1, _2, core_arch::x86::avx::_mm256_shuffle_pd::<MASK>::{constant#1}) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        return;\n    }\n}\n",
  "doc": " Shuffles double-precision (64-bit) floating-point elements within 128-bit\n lanes using the control in `imm8`.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_shuffle_pd)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}