INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8224201/Desktop/Lab3_MPSIS/Lab3_board_files/alu_opcodes_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8224201/Desktop/Lab1/Lab_1/Lab_1.srcs/sources_1/new/alu_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8224201/Desktop/Lab1/Lab_1/Lab_1.srcs/sources_1/new/cybercobra.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CYBERcobra
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8224201/Desktop/Lab1/Lab_1/Lab_1.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8224201/Desktop/Lab1/Lab_1/Lab_1.srcs/sources_1/new/fulladder32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8224201/Desktop/Lab1/Lab_1/Lab_1.srcs/sources_1/new/instr_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8224201/Desktop/Lab1/Lab_1/Lab_1.srcs/sources_1/new/rf_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8224201/Desktop/Lab1/tb_cybercobra.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CYBERcobra
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/8224201/Desktop/Lab1/tb_cybercobra.sv:14]
INFO: [VRFC 10-2458] undeclared symbol rstn, assumed default net type wire [C:/Users/8224201/Desktop/Lab1/tb_cybercobra.sv:15]
INFO: [VRFC 10-2458] undeclared symbol sw_i, assumed default net type wire [C:/Users/8224201/Desktop/Lab1/tb_cybercobra.sv:16]
INFO: [VRFC 10-2458] undeclared symbol OUT, assumed default net type wire [C:/Users/8224201/Desktop/Lab1/tb_cybercobra.sv:17]
WARNING: [VRFC 10-2938] 'OUT' is already implicitly declared on line 17 [C:/Users/8224201/Desktop/Lab1/tb_cybercobra.sv:20]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 14 [C:/Users/8224201/Desktop/Lab1/tb_cybercobra.sv:21]
WARNING: [VRFC 10-2938] 'rstn' is already implicitly declared on line 15 [C:/Users/8224201/Desktop/Lab1/tb_cybercobra.sv:22]
WARNING: [VRFC 10-2938] 'sw_i' is already implicitly declared on line 16 [C:/Users/8224201/Desktop/Lab1/tb_cybercobra.sv:23]
