`define UNIT_DELAY #1
`define FUNCTIONAL
`define USE_POWER_PINS
`include "/home/ignacio/zerotoasic/pdk/sky130A/libs.ref/sky130_fd_sc_hd/verilog/primitives.v"
`include "/home/ignacio/zerotoasic/pdk/sky130A/libs.ref/sky130_fd_sc_hd/verilog/sky130_fd_sc_hd.v"



iverilog -o sim_build/sim.vvp -s watchdog -s dump -g2012 ../gl/watchdog.v dump_watchdog.v -I /home/ignacio/zerotoasic/pdk/sky130A

