--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

G:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 10 -n
3 -fastpaths -xml plb_dac.twx plb_dac.ncd -o plb_dac.twr plb_dac.pcf

Design file:              plb_dac.ncd
Physical constraint file: plb_dac.pcf
Device,package,speed:     xc4vsx55,ff1148,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock SPLB_Clk
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
PLB_ABus<0>    |   -2.512(R)|    3.947(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<1>    |   -2.531(R)|    3.965(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<2>    |   -2.632(R)|    4.053(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<3>    |   -2.597(R)|    4.021(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<4>    |   -2.227(R)|    3.680(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<5>    |   -2.563(R)|    3.991(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<6>    |   -2.397(R)|    3.840(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<7>    |   -2.549(R)|    3.981(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<8>    |   -2.170(R)|    3.630(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<9>    |   -1.704(R)|    3.201(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<10>   |   -2.373(R)|    3.812(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<11>   |   -2.131(R)|    3.590(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<12>   |   -2.423(R)|    3.860(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<13>   |   -2.568(R)|    3.996(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<14>   |   -2.173(R)|    3.626(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<15>   |   -2.186(R)|    3.640(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<16>   |   -2.167(R)|    3.626(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<17>   |   -2.102(R)|    3.569(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<18>   |   -2.118(R)|    3.580(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<19>   |   -2.167(R)|    3.622(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<20>   |   -1.984(R)|    3.439(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<21>   |   -1.853(R)|    3.320(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<22>   |   -1.930(R)|    3.407(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<23>   |   -1.978(R)|    3.449(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<24>   |   -2.152(R)|    3.607(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<25>   |   -2.160(R)|    3.621(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<26>   |   -1.951(R)|    3.425(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<27>   |   -1.903(R)|    3.383(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<28>   |    2.678(R)|    3.860(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<29>   |    0.783(R)|    3.488(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<30>   |   -2.562(R)|    3.992(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_ABus<31>   |   -2.386(R)|    3.833(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_BE<0>      |   -2.027(R)|    3.597(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_BE<1>      |   -2.160(R)|    3.733(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_BE<2>      |    0.712(R)|    0.976(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_BE<3>      |   -2.223(R)|    3.778(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_BE<4>      |   -2.168(R)|    3.729(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_BE<5>      |   -2.065(R)|    3.649(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_BE<6>      |    0.418(R)|    1.247(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_BE<7>      |   -2.053(R)|    3.621(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_BE<8>      |   -2.007(R)|    3.580(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_BE<9>      |   -1.919(R)|    3.514(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_BE<10>     |    0.390(R)|    1.271(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_BE<11>     |   -2.043(R)|    3.609(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_BE<12>     |   -2.068(R)|    3.636(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_BE<13>     |   -2.012(R)|    3.596(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_BE<14>     |    0.505(R)|    1.167(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_BE<15>     |   -2.076(R)|    3.641(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_PAValid    |   -2.214(R)|    3.665(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_RNW        |   -1.866(R)|    3.327(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_masterID<0>|   -1.880(R)|    3.447(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_masterID<1>|   -2.169(R)|    3.711(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_masterID<2>|   -2.143(R)|    3.686(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_size<0>    |   -2.138(R)|    3.599(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_size<1>    |   -2.094(R)|    3.556(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_size<2>    |   -2.614(R)|    4.033(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_size<3>    |   -2.163(R)|    3.621(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_type<0>    |   -2.192(R)|    3.644(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_type<1>    |   -2.159(R)|    3.614(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_type<2>    |   -2.217(R)|    3.668(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_wrDBus<0>  |   -2.263(R)|    3.717(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_wrDBus<1>  |   -2.383(R)|    3.824(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_wrDBus<2>  |   -1.973(R)|    3.448(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_wrDBus<3>  |   -2.137(R)|    3.600(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_wrDBus<4>  |   -2.340(R)|    3.789(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_wrDBus<5>  |   -2.123(R)|    3.590(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_wrDBus<6>  |   -2.120(R)|    3.585(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_wrDBus<7>  |   -2.584(R)|    4.010(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_wrDBus<8>  |   -1.972(R)|    3.453(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_wrDBus<9>  |   -1.969(R)|    3.451(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_wrDBus<16> |   -2.144(R)|    3.610(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_wrDBus<17> |   -2.048(R)|    3.518(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_wrDBus<18> |   -2.573(R)|    4.005(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_wrDBus<19> |   -2.207(R)|    3.664(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_wrDBus<20> |   -2.146(R)|    3.609(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_wrDBus<21> |   -2.135(R)|    3.599(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_wrDBus<22> |   -2.602(R)|    4.019(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_wrDBus<23> |   -2.216(R)|    3.669(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_wrDBus<24> |   -1.939(R)|    3.413(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_wrDBus<25> |   -2.200(R)|    3.652(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_wrDBus<28> |   -1.682(R)|    3.179(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_wrDBus<29> |   -1.930(R)|    3.406(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_wrDBus<30> |   -2.380(R)|    3.818(R)|SPLB_Clk_BUFGP    |   0.000|
PLB_wrDBus<31> |   -1.718(R)|    3.209(R)|SPLB_Clk_BUFGP    |   0.000|
SPLB_Rst       |    3.244(R)|    3.081(R)|SPLB_Clk_BUFGP    |   0.000|
               |    0.943(F)|    1.167(F)|SPLB_Clk_BUFGP    |   0.000|
---------------+------------+------------+------------------+--------+

Clock SPLB_Clk to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
S_Clkout      |   12.781(R)|SPLB_Clk_BUFGP    |   0.000|
S_DCLKIO      |   12.525(R)|SPLB_Clk_BUFGP    |   0.000|
S_Data<0>     |   12.365(R)|SPLB_Clk_BUFGP    |   0.000|
              |   12.168(F)|SPLB_Clk_BUFGP    |   0.000|
S_Data<1>     |   12.729(R)|SPLB_Clk_BUFGP    |   0.000|
              |   12.238(F)|SPLB_Clk_BUFGP    |   0.000|
S_Data<2>     |   12.548(R)|SPLB_Clk_BUFGP    |   0.000|
              |   12.066(F)|SPLB_Clk_BUFGP    |   0.000|
S_Data<3>     |   12.570(R)|SPLB_Clk_BUFGP    |   0.000|
              |   12.195(F)|SPLB_Clk_BUFGP    |   0.000|
S_Data<4>     |   12.527(R)|SPLB_Clk_BUFGP    |   0.000|
              |   12.079(F)|SPLB_Clk_BUFGP    |   0.000|
S_Data<5>     |   12.471(R)|SPLB_Clk_BUFGP    |   0.000|
              |   12.214(F)|SPLB_Clk_BUFGP    |   0.000|
S_Data<6>     |   12.301(R)|SPLB_Clk_BUFGP    |   0.000|
              |   12.250(F)|SPLB_Clk_BUFGP    |   0.000|
S_Data<7>     |   12.096(R)|SPLB_Clk_BUFGP    |   0.000|
              |   12.174(F)|SPLB_Clk_BUFGP    |   0.000|
S_Data<8>     |   12.527(R)|SPLB_Clk_BUFGP    |   0.000|
              |   12.067(F)|SPLB_Clk_BUFGP    |   0.000|
S_Data<9>     |   12.529(R)|SPLB_Clk_BUFGP    |   0.000|
              |   12.309(F)|SPLB_Clk_BUFGP    |   0.000|
S_Format      |   11.641(R)|SPLB_Clk_BUFGP    |   0.000|
S_PWRDN       |   11.594(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MBusy<0>   |   11.252(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MBusy<1>   |   11.083(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MBusy<2>   |   10.868(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MBusy<3>   |   10.859(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MBusy<4>   |   11.267(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MBusy<5>   |   11.045(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MBusy<6>   |   11.751(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MBusy<7>   |   11.237(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MRdErr<0>  |   11.492(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MRdErr<1>  |   11.657(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MRdErr<2>  |   11.377(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MRdErr<3>  |   11.307(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MRdErr<4>  |   11.493(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MRdErr<5>  |   11.625(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MRdErr<6>  |   10.885(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MRdErr<7>  |   10.642(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MWrErr<0>  |   10.864(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MWrErr<1>  |   10.648(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MWrErr<2>  |   10.861(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MWrErr<3>  |   10.730(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MWrErr<4>  |   11.220(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MWrErr<5>  |   10.681(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MWrErr<6>  |   10.636(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_MWrErr<7>  |   10.806(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_addrAck    |   12.621(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_rdComp     |   11.425(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_rdDAck     |   11.154(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_rearbitrate|   10.498(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_wrComp     |   11.840(R)|SPLB_Clk_BUFGP    |   0.000|
Sl_wrDAck     |   12.113(R)|SPLB_Clk_BUFGP    |   0.000|
--------------+------------+------------------+--------+

Clock to Setup on destination clock SPLB_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SPLB_Clk       |    3.658|         |    1.827|         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Aug 09 10:34:37 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 323 MB



