"C:\Program Files\ModelSim\win64/vlib" D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/v_osd_v6_0_15
"C:\Program Files\ModelSim\win64/vmap" v_osd_v6_0_15 D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/v_osd_v6_0_15
"C:\Program Files\ModelSim\win64/vcom"  -64 -93 -work v_osd_v6_0_15 -f D:\fpga\24_ddr3_vivado\prj\ddr3.cache\compile_simlib\modelsim/v_osd_v6_0_15/.cxl.vhdl.v_osd_v6_0_15.v_osd_v6_0_15.nt64.cmf
