module sub_4bit_tst;
  reg [3:0] a;
  reg [3:0] b;
  reg bin;
  wire [3:0] d;
  wire bo;

    sub_4bit uut (
    .a(a),
    .b(b),
    .d(d),
    .bin(bin),
    .bo(bo)
  );

  initial begin
    $dumpfile("dump.vcd");
    $dumpvars(1);
    a = 4'b0000;
    b = 4'b0000;
    bin = 1'b0;

      end

    always #1 a = a + 1'b1;

    always #2 b = b + 1'b1;

    initial #100 $finish;
endmodule
