# do {encoder83_tb_simulate.do}
# vsim -voptargs=""+acc"" -L unisims_ver -L unimacro_ver -L secureip -L xil_defaultlib -lib xil_defaultlib xil_defaultlib.encoder83_tb xil_defaultlib.glbl 
# Start time: 22:14:40 on Oct 16,2023
# //  ModelSim PE 10.4c Jul 20 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading xil_defaultlib.encoder83_tb
# Loading xil_defaultlib.encoder83
# Loading xil_defaultlib.glbl
# ** Warning: (vsim-3015) ../../../6.3_3.srcs/sources_1/new/encoder83_tb.v(26): [PCDPC] - Port size (9) does not match connection size (8) for port 'iData'. The port definition is at: ../../../6.3_3.srcs/sources_1/new/encoder83.v(24).
#    Time: 0 ps  Iteration: 0  Instance: /encoder83_tb/ec File: ../../../6.3_3.srcs/sources_1/new/encoder83.v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# End time: 22:17:41 on Oct 16,2023, Elapsed time: 0:03:01
# Errors: 0, Warnings: 1
