version 3
C:/xilinx/vga/sys_ctrl.v
sys_ctrl
VERILOG
VERILOG
C:/xilinx/vga/test_sys_ctrl.xwv
Clocked
-
-
100000000000
ns
GSR:true
PRLD:false
100000000
CLOCK_LIST_BEGIN
clk
100000000
100000000
15000000
15000000
100000000
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
dram_ack
clk
dram_addr
clk
dram_idata
clk
dram_odata
clk
dram_stb
clk
dram_we
clk
reset
clk
rx_data
clk
rx_rd
clk
rx_rdy
clk
spim_ack
clk
spim_addr
clk
spim_idata
clk
spim_odata
clk
spim_stb
clk
spim_we
clk
tx_data
clk
tx_empty
clk
tx_load
clk
tx_stb
clk
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
dram_addr_DIFF
dram_odata_DIFF
dram_stb_DIFF
dram_we_DIFF
rx_rd_DIFF
spim_addr_DIFF
spim_odata_DIFF
spim_stb_DIFF
spim_we_DIFF
tx_data_DIFF
tx_stb_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
clk
reset
rx_rdy
spim_ack
tx_empty
rx_data
rx_rd
spim_stb
spim_we
spim_addr
spim_odata
tx_data
spim_idata
tx_stb
dram_ack
dram_addr
dram_idata
dram_odata
dram_stb
dram_we
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
SIGPROPS_END
GROUPS_HIER_BEGIN
GROUPS_HIER_END
GROUPS_CHILDREN_BEGIN
GROUPS_CHILDREN_END
