Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Tue Jun 20 15:32:19 2023
| Host         : strange running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -file xdma_0_utilization_synth.rpt -pb xdma_0_utilization_synth.pb
| Design       : xdma_0
| Device       : xcku040ffva1156-2
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs*                  | 11779 |     0 |          0 |    242400 |  4.86 |
|   LUT as Logic             | 10166 |     0 |          0 |    242400 |  4.19 |
|   LUT as Memory            |  1613 |     0 |          0 |    112800 |  1.43 |
|     LUT as Distributed RAM |  1607 |     0 |            |           |       |
|     LUT as Shift Register  |     6 |     0 |            |           |       |
| CLB Registers              | 13014 |     0 |          0 |    484800 |  2.68 |
|   Register as Flip Flop    | 13014 |     0 |          0 |    484800 |  2.68 |
|   Register as Latch        |     0 |     0 |          0 |    484800 |  0.00 |
| CARRY8                     |   243 |     0 |          0 |     30300 |  0.80 |
| F7 Muxes                   |   105 |     0 |          0 |    121200 |  0.09 |
| F8 Muxes                   |    20 |     0 |          0 |     60600 |  0.03 |
| F9 Muxes                   |     0 |     0 |          0 |     30300 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 30    |          Yes |           - |          Set |
| 80    |          Yes |           - |        Reset |
| 141   |          Yes |         Set |            - |
| 12763 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   18 |     0 |          0 |       600 |  3.00 |
|   RAMB36/FIFO*    |   10 |     0 |          0 |       600 |  1.67 |
|     RAMB36E2 only |   10 |       |            |           |       |
|   RAMB18          |   16 |     0 |          0 |      1200 |  1.33 |
|     RAMB18E2 only |   16 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1920 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |    0 |     0 |          0 |       520 |  0.00 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    5 |     0 |          0 |       480 |  1.04 |
|   BUFGCE             |    0 |     0 |          0 |       240 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        40 |  0.00 |
|   BUFG_GT            |    5 |     0 |          0 |       120 |  4.17 |
|   BUFGCTRL*          |    0 |     0 |          0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |          0 |        20 |  0.00 |
| MMCME3_ADV           |    0 |     0 |          0 |        10 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE3_CHANNEL   |    1 |     0 |          0 |        20 |  5.00 |
| GTHE3_COMMON    |    1 |     0 |          0 |         5 | 20.00 |
| IBUFDS_GTE3     |    0 |     0 |          0 |        10 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |          0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |          0 |        10 |  0.00 |
| PCIE_3_1        |    1 |     0 |          0 |         3 | 33.33 |
| SYSMONE1        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 12763 |            Register |
| LUT6          |  3629 |                 CLB |
| LUT3          |  2780 |                 CLB |
| RAMD32        |  2736 |                 CLB |
| LUT5          |  2245 |                 CLB |
| LUT4          |  1938 |                 CLB |
| LUT2          |   962 |                 CLB |
| LUT1          |   918 |                 CLB |
| RAMS32        |   398 |                 CLB |
| CARRY8        |   243 |                 CLB |
| FDSE          |   141 |            Register |
| MUXF7         |   105 |                 CLB |
| FDCE          |    80 |            Register |
| FDPE          |    30 |            Register |
| MUXF8         |    20 |                 CLB |
| RAMB18E2      |    16 |            BLOCKRAM |
| RAMB36E2      |    10 |            BLOCKRAM |
| RAMS64E       |     9 |                 CLB |
| SRL16E        |     6 |                 CLB |
| BUFG_GT       |     5 |               Clock |
| BUFG_GT_SYNC  |     2 |               Clock |
| PCIE_3_1      |     1 |            Advanced |
| GTHE3_COMMON  |     1 |            Advanced |
| GTHE3_CHANNEL |     1 |            Advanced |
+---------------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


