\hypertarget{group__SAME70N19__cmsis}{}\section{C\+M\+S\+IS Definitions}
\label{group__SAME70N19__cmsis}\index{CMSIS Definitions@{CMSIS Definitions}}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct__DeviceVectors}{\+\_\+\+Device\+Vectors}}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__SAME70N19__cmsis_ga8eb40c0d30a09a0ae388e56b21d8f22c}{\+\_\+\+\_\+\+C\+M7\+\_\+\+R\+EV}}~0x0000
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M7 Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__SAME70N19__cmsis_ga4127d1b31aaf336fab3d7329d117f448}{\+\_\+\+\_\+\+M\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT}}~1
\item 
\#define \mbox{\hyperlink{group__SAME70N19__cmsis_gae3fe3587d5100c787e02102ce3944460}{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+P\+R\+I\+O\+\_\+\+B\+I\+TS}}~3
\item 
\#define \mbox{\hyperlink{group__SAME70N19__cmsis_gac1ba8a48ca926bddc88be9bfd7d42641}{\+\_\+\+\_\+\+F\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT}}~1
\item 
\#define \mbox{\hyperlink{group__SAME70N19__cmsis_ga2a528de57b6217f9fc9d4487d0db6328}{\+\_\+\+\_\+\+F\+P\+U\+\_\+\+DP}}~1
\item 
\#define \mbox{\hyperlink{group__SAME70N19__cmsis_ga3580fa1aeb7c2ed580904f8f70f8a919}{\+\_\+\+\_\+\+I\+C\+A\+C\+H\+E\+\_\+\+P\+R\+E\+S\+E\+NT}}~1
\item 
\#define \mbox{\hyperlink{group__SAME70N19__cmsis_ga11d3ac679daeb58d0cec0a4e6ca59010}{\+\_\+\+\_\+\+D\+C\+A\+C\+H\+E\+\_\+\+P\+R\+E\+S\+E\+NT}}~1
\item 
\#define \mbox{\hyperlink{group__SAME70N19__cmsis_gacbb998663708df6626abb09378303019}{\+\_\+\+\_\+\+D\+T\+C\+M\+\_\+\+P\+R\+E\+S\+E\+NT}}~1
\item 
\#define \mbox{\hyperlink{group__SAME70N19__cmsis_ga1d1c8e522db0c3fd1ffe5aec10639b2d}{\+\_\+\+\_\+\+I\+T\+C\+M\+\_\+\+P\+R\+E\+S\+E\+NT}}~1
\item 
\#define \mbox{\hyperlink{group__SAME70N19__cmsis_gab58771b4ec03f9bdddc84770f7c95c68}{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}}~0
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef enum \mbox{\hyperlink{group__SAME70J19__cmsis_ga666eb0caeb12ec0e281415592ae89083}{I\+R\+Qn}} \mbox{\hyperlink{group__SAME70N19__cmsis_gac3af4a32370fb28c4ade8bf2add80251}{I\+R\+Qn\+\_\+\+Type}}
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_gab68dc58361a6bbb8db7664200fc9cdda}\label{group__SAME70N19__cmsis_gab68dc58361a6bbb8db7664200fc9cdda}} 
typedef struct \mbox{\hyperlink{struct__DeviceVectors}{\+\_\+\+Device\+Vectors}} {\bfseries Device\+Vectors}
\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group__SAME70N19__cmsis_ga666eb0caeb12ec0e281415592ae89083}{I\+R\+Qn}} \{ \newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+I\+R\+Qn}} = -\/14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+I\+R\+Qn}} = -\/13, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+I\+R\+Qn}} = -\/12, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+I\+R\+Qn}} = -\/11, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+I\+R\+Qn}} = -\/10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}{S\+V\+Call\+\_\+\+I\+R\+Qn}} = -\/5, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+I\+R\+Qn}} = -\/4, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}{Pend\+S\+V\+\_\+\+I\+R\+Qn}} = -\/2, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+I\+R\+Qn}} = -\/1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}{S\+U\+P\+C\+\_\+\+I\+R\+Qn}} = 0, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}{R\+S\+T\+C\+\_\+\+I\+R\+Qn}} = 1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}{R\+T\+C\+\_\+\+I\+R\+Qn}} = 2, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}{R\+T\+T\+\_\+\+I\+R\+Qn}} = 3, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}{W\+D\+T\+\_\+\+I\+R\+Qn}} = 4, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}{P\+M\+C\+\_\+\+I\+R\+Qn}} = 5, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}{E\+F\+C\+\_\+\+I\+R\+Qn}} = 6, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}{U\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 7, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}{U\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 8, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}{P\+I\+O\+A\+\_\+\+I\+R\+Qn}} = 10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}{P\+I\+O\+B\+\_\+\+I\+R\+Qn}} = 11, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}{U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 13, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}{U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}{U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 15, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}{P\+I\+O\+D\+\_\+\+I\+R\+Qn}} = 16, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}{T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn}} = 19, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}{T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn}} = 20, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}{S\+P\+I0\+\_\+\+I\+R\+Qn}} = 21, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}{S\+S\+C\+\_\+\+I\+R\+Qn}} = 22, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}{T\+C0\+\_\+\+I\+R\+Qn}} = 23, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}{T\+C1\+\_\+\+I\+R\+Qn}} = 24, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}{T\+C2\+\_\+\+I\+R\+Qn}} = 25, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}{A\+F\+E\+C0\+\_\+\+I\+R\+Qn}} = 29, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}{D\+A\+C\+C\+\_\+\+I\+R\+Qn}} = 30, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}{P\+W\+M0\+\_\+\+I\+R\+Qn}} = 31, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}{I\+C\+M\+\_\+\+I\+R\+Qn}} = 32, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}{A\+C\+C\+\_\+\+I\+R\+Qn}} = 33, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}{U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn}} = 34, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}{M\+C\+A\+N0\+\_\+\+I\+R\+Qn}} = 35, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}{M\+C\+A\+N1\+\_\+\+I\+R\+Qn}} = 37, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}{G\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 39, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}{A\+F\+E\+C1\+\_\+\+I\+R\+Qn}} = 40, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}{S\+P\+I1\+\_\+\+I\+R\+Qn}} = 42, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}{Q\+S\+P\+I\+\_\+\+I\+R\+Qn}} = 43, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}{U\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 44, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}{U\+A\+R\+T3\+\_\+\+I\+R\+Qn}} = 45, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}{U\+A\+R\+T4\+\_\+\+I\+R\+Qn}} = 46, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}{T\+C9\+\_\+\+I\+R\+Qn}} = 50, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}{T\+C10\+\_\+\+I\+R\+Qn}} = 51, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}{T\+C11\+\_\+\+I\+R\+Qn}} = 52, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}{A\+E\+S\+\_\+\+I\+R\+Qn}} = 56, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}{T\+R\+N\+G\+\_\+\+I\+R\+Qn}} = 57, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}{X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 58, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}{I\+S\+I\+\_\+\+I\+R\+Qn}} = 59, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}{P\+W\+M1\+\_\+\+I\+R\+Qn}} = 60, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}{R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn}} = 63, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}{P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn}} = 64, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+I\+R\+Qn}} = -\/14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+I\+R\+Qn}} = -\/13, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+I\+R\+Qn}} = -\/12, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+I\+R\+Qn}} = -\/11, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+I\+R\+Qn}} = -\/10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}{S\+V\+Call\+\_\+\+I\+R\+Qn}} = -\/5, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+I\+R\+Qn}} = -\/4, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}{Pend\+S\+V\+\_\+\+I\+R\+Qn}} = -\/2, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+I\+R\+Qn}} = -\/1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}{S\+U\+P\+C\+\_\+\+I\+R\+Qn}} = 0, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}{R\+S\+T\+C\+\_\+\+I\+R\+Qn}} = 1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}{R\+T\+C\+\_\+\+I\+R\+Qn}} = 2, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}{R\+T\+T\+\_\+\+I\+R\+Qn}} = 3, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}{W\+D\+T\+\_\+\+I\+R\+Qn}} = 4, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}{P\+M\+C\+\_\+\+I\+R\+Qn}} = 5, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}{E\+F\+C\+\_\+\+I\+R\+Qn}} = 6, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}{U\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 7, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}{U\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 8, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}{P\+I\+O\+A\+\_\+\+I\+R\+Qn}} = 10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}{P\+I\+O\+B\+\_\+\+I\+R\+Qn}} = 11, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}{U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 13, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}{U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}{U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 15, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}{P\+I\+O\+D\+\_\+\+I\+R\+Qn}} = 16, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}{H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn}} = 18, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}{T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn}} = 19, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}{T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn}} = 20, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}{S\+P\+I0\+\_\+\+I\+R\+Qn}} = 21, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}{S\+S\+C\+\_\+\+I\+R\+Qn}} = 22, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}{T\+C0\+\_\+\+I\+R\+Qn}} = 23, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}{T\+C1\+\_\+\+I\+R\+Qn}} = 24, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}{T\+C2\+\_\+\+I\+R\+Qn}} = 25, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}{A\+F\+E\+C0\+\_\+\+I\+R\+Qn}} = 29, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}{D\+A\+C\+C\+\_\+\+I\+R\+Qn}} = 30, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}{P\+W\+M0\+\_\+\+I\+R\+Qn}} = 31, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}{I\+C\+M\+\_\+\+I\+R\+Qn}} = 32, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}{A\+C\+C\+\_\+\+I\+R\+Qn}} = 33, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}{U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn}} = 34, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}{M\+C\+A\+N0\+\_\+\+I\+R\+Qn}} = 35, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}{M\+C\+A\+N1\+\_\+\+I\+R\+Qn}} = 37, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}{G\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 39, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}{A\+F\+E\+C1\+\_\+\+I\+R\+Qn}} = 40, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}{S\+P\+I1\+\_\+\+I\+R\+Qn}} = 42, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}{Q\+S\+P\+I\+\_\+\+I\+R\+Qn}} = 43, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}{U\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 44, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}{U\+A\+R\+T3\+\_\+\+I\+R\+Qn}} = 45, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}{U\+A\+R\+T4\+\_\+\+I\+R\+Qn}} = 46, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}{T\+C9\+\_\+\+I\+R\+Qn}} = 50, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}{T\+C10\+\_\+\+I\+R\+Qn}} = 51, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}{T\+C11\+\_\+\+I\+R\+Qn}} = 52, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}{A\+E\+S\+\_\+\+I\+R\+Qn}} = 56, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}{T\+R\+N\+G\+\_\+\+I\+R\+Qn}} = 57, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}{X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 58, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}{I\+S\+I\+\_\+\+I\+R\+Qn}} = 59, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}{P\+W\+M1\+\_\+\+I\+R\+Qn}} = 60, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}{R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn}} = 63, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}{P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn}} = 64, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+I\+R\+Qn}} = -\/14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+I\+R\+Qn}} = -\/13, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+I\+R\+Qn}} = -\/12, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+I\+R\+Qn}} = -\/11, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+I\+R\+Qn}} = -\/10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}{S\+V\+Call\+\_\+\+I\+R\+Qn}} = -\/5, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+I\+R\+Qn}} = -\/4, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}{Pend\+S\+V\+\_\+\+I\+R\+Qn}} = -\/2, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+I\+R\+Qn}} = -\/1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}{S\+U\+P\+C\+\_\+\+I\+R\+Qn}} = 0, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}{R\+S\+T\+C\+\_\+\+I\+R\+Qn}} = 1, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}{R\+T\+C\+\_\+\+I\+R\+Qn}} = 2, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}{R\+T\+T\+\_\+\+I\+R\+Qn}} = 3, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}{W\+D\+T\+\_\+\+I\+R\+Qn}} = 4, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}{P\+M\+C\+\_\+\+I\+R\+Qn}} = 5, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}{E\+F\+C\+\_\+\+I\+R\+Qn}} = 6, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}{U\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 7, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}{U\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 8, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}{P\+I\+O\+A\+\_\+\+I\+R\+Qn}} = 10, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}{P\+I\+O\+B\+\_\+\+I\+R\+Qn}} = 11, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}{U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 13, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}{U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}{U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 15, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}{P\+I\+O\+D\+\_\+\+I\+R\+Qn}} = 16, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}{H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn}} = 18, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}{T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn}} = 19, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}{T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn}} = 20, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}{S\+P\+I0\+\_\+\+I\+R\+Qn}} = 21, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}{S\+S\+C\+\_\+\+I\+R\+Qn}} = 22, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}{T\+C0\+\_\+\+I\+R\+Qn}} = 23, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}{T\+C1\+\_\+\+I\+R\+Qn}} = 24, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}{T\+C2\+\_\+\+I\+R\+Qn}} = 25, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}{A\+F\+E\+C0\+\_\+\+I\+R\+Qn}} = 29, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}{D\+A\+C\+C\+\_\+\+I\+R\+Qn}} = 30, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}{P\+W\+M0\+\_\+\+I\+R\+Qn}} = 31, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}{I\+C\+M\+\_\+\+I\+R\+Qn}} = 32, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}{A\+C\+C\+\_\+\+I\+R\+Qn}} = 33, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}{U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn}} = 34, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}{M\+C\+A\+N0\+\_\+\+I\+R\+Qn}} = 35, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}{M\+C\+A\+N1\+\_\+\+I\+R\+Qn}} = 37, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}{G\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 39, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}{A\+F\+E\+C1\+\_\+\+I\+R\+Qn}} = 40, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}{S\+P\+I1\+\_\+\+I\+R\+Qn}} = 42, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}{Q\+S\+P\+I\+\_\+\+I\+R\+Qn}} = 43, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}{U\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 44, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}{U\+A\+R\+T3\+\_\+\+I\+R\+Qn}} = 45, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}{U\+A\+R\+T4\+\_\+\+I\+R\+Qn}} = 46, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}{T\+C9\+\_\+\+I\+R\+Qn}} = 50, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}{T\+C10\+\_\+\+I\+R\+Qn}} = 51, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}{T\+C11\+\_\+\+I\+R\+Qn}} = 52, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}{A\+E\+S\+\_\+\+I\+R\+Qn}} = 56, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}{T\+R\+N\+G\+\_\+\+I\+R\+Qn}} = 57, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}{X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 58, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}{I\+S\+I\+\_\+\+I\+R\+Qn}} = 59, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}{P\+W\+M1\+\_\+\+I\+R\+Qn}} = 60, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}{R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn}} = 63, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}{P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn}} = 64, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+I\+R\+Qn}} = -\/14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+I\+R\+Qn}} = -\/13, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+I\+R\+Qn}} = -\/12, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+I\+R\+Qn}} = -\/11, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+I\+R\+Qn}} = -\/10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}{S\+V\+Call\+\_\+\+I\+R\+Qn}} = -\/5, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+I\+R\+Qn}} = -\/4, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}{Pend\+S\+V\+\_\+\+I\+R\+Qn}} = -\/2, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+I\+R\+Qn}} = -\/1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}{S\+U\+P\+C\+\_\+\+I\+R\+Qn}} = 0, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}{R\+S\+T\+C\+\_\+\+I\+R\+Qn}} = 1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}{R\+T\+C\+\_\+\+I\+R\+Qn}} = 2, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}{R\+T\+T\+\_\+\+I\+R\+Qn}} = 3, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}{W\+D\+T\+\_\+\+I\+R\+Qn}} = 4, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}{P\+M\+C\+\_\+\+I\+R\+Qn}} = 5, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}{E\+F\+C\+\_\+\+I\+R\+Qn}} = 6, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}{U\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 7, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}{U\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 8, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}{P\+I\+O\+A\+\_\+\+I\+R\+Qn}} = 10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}{P\+I\+O\+B\+\_\+\+I\+R\+Qn}} = 11, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}{U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 13, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}{U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 14, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}{U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 15, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}{P\+I\+O\+D\+\_\+\+I\+R\+Qn}} = 16, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}{H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn}} = 18, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}{T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn}} = 19, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}{T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn}} = 20, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}{S\+P\+I0\+\_\+\+I\+R\+Qn}} = 21, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}{S\+S\+C\+\_\+\+I\+R\+Qn}} = 22, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}{T\+C0\+\_\+\+I\+R\+Qn}} = 23, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}{T\+C1\+\_\+\+I\+R\+Qn}} = 24, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}{T\+C2\+\_\+\+I\+R\+Qn}} = 25, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}{A\+F\+E\+C0\+\_\+\+I\+R\+Qn}} = 29, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}{D\+A\+C\+C\+\_\+\+I\+R\+Qn}} = 30, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}{P\+W\+M0\+\_\+\+I\+R\+Qn}} = 31, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}{I\+C\+M\+\_\+\+I\+R\+Qn}} = 32, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}{A\+C\+C\+\_\+\+I\+R\+Qn}} = 33, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}{U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn}} = 34, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}{M\+C\+A\+N0\+\_\+\+I\+R\+Qn}} = 35, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}{M\+C\+A\+N1\+\_\+\+I\+R\+Qn}} = 37, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}{G\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 39, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}{A\+F\+E\+C1\+\_\+\+I\+R\+Qn}} = 40, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}{T\+W\+I\+H\+S2\+\_\+\+I\+R\+Qn}} = 41, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}{S\+P\+I1\+\_\+\+I\+R\+Qn}} = 42, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}{Q\+S\+P\+I\+\_\+\+I\+R\+Qn}} = 43, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}{U\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 44, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}{U\+A\+R\+T3\+\_\+\+I\+R\+Qn}} = 45, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}{U\+A\+R\+T4\+\_\+\+I\+R\+Qn}} = 46, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}{T\+C9\+\_\+\+I\+R\+Qn}} = 50, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}{T\+C10\+\_\+\+I\+R\+Qn}} = 51, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}{T\+C11\+\_\+\+I\+R\+Qn}} = 52, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}{A\+E\+S\+\_\+\+I\+R\+Qn}} = 56, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}{T\+R\+N\+G\+\_\+\+I\+R\+Qn}} = 57, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}{X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 58, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}{I\+S\+I\+\_\+\+I\+R\+Qn}} = 59, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}{P\+W\+M1\+\_\+\+I\+R\+Qn}} = 60, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}{R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn}} = 63, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}{P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn}} = 64, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+I\+R\+Qn}} = -\/14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+I\+R\+Qn}} = -\/13, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+I\+R\+Qn}} = -\/12, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+I\+R\+Qn}} = -\/11, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+I\+R\+Qn}} = -\/10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}{S\+V\+Call\+\_\+\+I\+R\+Qn}} = -\/5, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+I\+R\+Qn}} = -\/4, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}{Pend\+S\+V\+\_\+\+I\+R\+Qn}} = -\/2, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+I\+R\+Qn}} = -\/1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}{S\+U\+P\+C\+\_\+\+I\+R\+Qn}} = 0, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}{R\+S\+T\+C\+\_\+\+I\+R\+Qn}} = 1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}{R\+T\+C\+\_\+\+I\+R\+Qn}} = 2, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}{R\+T\+T\+\_\+\+I\+R\+Qn}} = 3, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}{W\+D\+T\+\_\+\+I\+R\+Qn}} = 4, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}{P\+M\+C\+\_\+\+I\+R\+Qn}} = 5, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}{E\+F\+C\+\_\+\+I\+R\+Qn}} = 6, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}{U\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 7, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}{U\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 8, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}{P\+I\+O\+A\+\_\+\+I\+R\+Qn}} = 10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}{P\+I\+O\+B\+\_\+\+I\+R\+Qn}} = 11, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}{U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 13, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}{U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}{U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 15, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}{P\+I\+O\+D\+\_\+\+I\+R\+Qn}} = 16, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}{H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn}} = 18, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}{T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn}} = 19, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}{T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn}} = 20, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}{S\+P\+I0\+\_\+\+I\+R\+Qn}} = 21, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}{S\+S\+C\+\_\+\+I\+R\+Qn}} = 22, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}{T\+C0\+\_\+\+I\+R\+Qn}} = 23, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}{T\+C1\+\_\+\+I\+R\+Qn}} = 24, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}{T\+C2\+\_\+\+I\+R\+Qn}} = 25, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}{A\+F\+E\+C0\+\_\+\+I\+R\+Qn}} = 29, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}{D\+A\+C\+C\+\_\+\+I\+R\+Qn}} = 30, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}{P\+W\+M0\+\_\+\+I\+R\+Qn}} = 31, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}{I\+C\+M\+\_\+\+I\+R\+Qn}} = 32, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}{A\+C\+C\+\_\+\+I\+R\+Qn}} = 33, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}{U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn}} = 34, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}{M\+C\+A\+N0\+\_\+\+I\+R\+Qn}} = 35, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}{M\+C\+A\+N1\+\_\+\+I\+R\+Qn}} = 37, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}{G\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 39, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}{A\+F\+E\+C1\+\_\+\+I\+R\+Qn}} = 40, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}{T\+W\+I\+H\+S2\+\_\+\+I\+R\+Qn}} = 41, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}{S\+P\+I1\+\_\+\+I\+R\+Qn}} = 42, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}{Q\+S\+P\+I\+\_\+\+I\+R\+Qn}} = 43, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}{U\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 44, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}{U\+A\+R\+T3\+\_\+\+I\+R\+Qn}} = 45, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}{U\+A\+R\+T4\+\_\+\+I\+R\+Qn}} = 46, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}{T\+C9\+\_\+\+I\+R\+Qn}} = 50, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}{T\+C10\+\_\+\+I\+R\+Qn}} = 51, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}{T\+C11\+\_\+\+I\+R\+Qn}} = 52, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}{A\+E\+S\+\_\+\+I\+R\+Qn}} = 56, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}{T\+R\+N\+G\+\_\+\+I\+R\+Qn}} = 57, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}{X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 58, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}{I\+S\+I\+\_\+\+I\+R\+Qn}} = 59, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}{P\+W\+M1\+\_\+\+I\+R\+Qn}} = 60, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}{R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn}} = 63, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}{P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn}} = 64, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+I\+R\+Qn}} = -\/14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+I\+R\+Qn}} = -\/13, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+I\+R\+Qn}} = -\/12, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+I\+R\+Qn}} = -\/11, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+I\+R\+Qn}} = -\/10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}{S\+V\+Call\+\_\+\+I\+R\+Qn}} = -\/5, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+I\+R\+Qn}} = -\/4, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}{Pend\+S\+V\+\_\+\+I\+R\+Qn}} = -\/2, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+I\+R\+Qn}} = -\/1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}{S\+U\+P\+C\+\_\+\+I\+R\+Qn}} = 0, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}{R\+S\+T\+C\+\_\+\+I\+R\+Qn}} = 1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}{R\+T\+C\+\_\+\+I\+R\+Qn}} = 2, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}{R\+T\+T\+\_\+\+I\+R\+Qn}} = 3, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}{W\+D\+T\+\_\+\+I\+R\+Qn}} = 4, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}{P\+M\+C\+\_\+\+I\+R\+Qn}} = 5, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}{E\+F\+C\+\_\+\+I\+R\+Qn}} = 6, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}{U\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 7, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}{U\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 8, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}{P\+I\+O\+A\+\_\+\+I\+R\+Qn}} = 10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}{P\+I\+O\+B\+\_\+\+I\+R\+Qn}} = 11, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}{U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 13, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}{U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 14, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}{U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 15, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}{P\+I\+O\+D\+\_\+\+I\+R\+Qn}} = 16, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}{H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn}} = 18, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}{T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn}} = 19, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}{T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn}} = 20, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}{S\+P\+I0\+\_\+\+I\+R\+Qn}} = 21, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}{S\+S\+C\+\_\+\+I\+R\+Qn}} = 22, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}{T\+C0\+\_\+\+I\+R\+Qn}} = 23, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}{T\+C1\+\_\+\+I\+R\+Qn}} = 24, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}{T\+C2\+\_\+\+I\+R\+Qn}} = 25, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}{A\+F\+E\+C0\+\_\+\+I\+R\+Qn}} = 29, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}{D\+A\+C\+C\+\_\+\+I\+R\+Qn}} = 30, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}{P\+W\+M0\+\_\+\+I\+R\+Qn}} = 31, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}{I\+C\+M\+\_\+\+I\+R\+Qn}} = 32, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}{A\+C\+C\+\_\+\+I\+R\+Qn}} = 33, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}{U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn}} = 34, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}{M\+C\+A\+N0\+\_\+\+I\+R\+Qn}} = 35, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}{M\+C\+A\+N1\+\_\+\+I\+R\+Qn}} = 37, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}{G\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 39, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}{A\+F\+E\+C1\+\_\+\+I\+R\+Qn}} = 40, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}{T\+W\+I\+H\+S2\+\_\+\+I\+R\+Qn}} = 41, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}{S\+P\+I1\+\_\+\+I\+R\+Qn}} = 42, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}{Q\+S\+P\+I\+\_\+\+I\+R\+Qn}} = 43, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}{U\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 44, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}{U\+A\+R\+T3\+\_\+\+I\+R\+Qn}} = 45, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}{U\+A\+R\+T4\+\_\+\+I\+R\+Qn}} = 46, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}{T\+C9\+\_\+\+I\+R\+Qn}} = 50, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}{T\+C10\+\_\+\+I\+R\+Qn}} = 51, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}{T\+C11\+\_\+\+I\+R\+Qn}} = 52, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}{A\+E\+S\+\_\+\+I\+R\+Qn}} = 56, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}{T\+R\+N\+G\+\_\+\+I\+R\+Qn}} = 57, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}{X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 58, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}{I\+S\+I\+\_\+\+I\+R\+Qn}} = 59, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}{P\+W\+M1\+\_\+\+I\+R\+Qn}} = 60, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}{R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn}} = 63, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}{P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn}} = 64, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+I\+R\+Qn}} = -\/14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+I\+R\+Qn}} = -\/13, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+I\+R\+Qn}} = -\/12, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+I\+R\+Qn}} = -\/11, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+I\+R\+Qn}} = -\/10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}{S\+V\+Call\+\_\+\+I\+R\+Qn}} = -\/5, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+I\+R\+Qn}} = -\/4, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}{Pend\+S\+V\+\_\+\+I\+R\+Qn}} = -\/2, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+I\+R\+Qn}} = -\/1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}{S\+U\+P\+C\+\_\+\+I\+R\+Qn}} = 0, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}{R\+S\+T\+C\+\_\+\+I\+R\+Qn}} = 1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}{R\+T\+C\+\_\+\+I\+R\+Qn}} = 2, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}{R\+T\+T\+\_\+\+I\+R\+Qn}} = 3, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}{W\+D\+T\+\_\+\+I\+R\+Qn}} = 4, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}{P\+M\+C\+\_\+\+I\+R\+Qn}} = 5, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}{E\+F\+C\+\_\+\+I\+R\+Qn}} = 6, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}{U\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 7, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}{U\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 8, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}{P\+I\+O\+A\+\_\+\+I\+R\+Qn}} = 10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}{P\+I\+O\+B\+\_\+\+I\+R\+Qn}} = 11, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4e1864370fbee9bd8c4c0cee352c15fc}{P\+I\+O\+C\+\_\+\+I\+R\+Qn}} = 12, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}{U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 13, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}{U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}{U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 15, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}{P\+I\+O\+D\+\_\+\+I\+R\+Qn}} = 16, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a819752a6802b89d9756e65e1b599bdd3}{P\+I\+O\+E\+\_\+\+I\+R\+Qn}} = 17, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}{H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn}} = 18, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}{T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn}} = 19, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}{T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn}} = 20, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}{S\+P\+I0\+\_\+\+I\+R\+Qn}} = 21, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}{S\+S\+C\+\_\+\+I\+R\+Qn}} = 22, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}{T\+C0\+\_\+\+I\+R\+Qn}} = 23, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}{T\+C1\+\_\+\+I\+R\+Qn}} = 24, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}{T\+C2\+\_\+\+I\+R\+Qn}} = 25, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9b195297aae3d4fffaf47d63f76dd54d}{T\+C3\+\_\+\+I\+R\+Qn}} = 26, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a5810a6df881ddcfe8347f6400c76fffb}{T\+C4\+\_\+\+I\+R\+Qn}} = 27, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a7d84acc2578d91161cb9cb56481cb71f}{T\+C5\+\_\+\+I\+R\+Qn}} = 28, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}{A\+F\+E\+C0\+\_\+\+I\+R\+Qn}} = 29, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}{D\+A\+C\+C\+\_\+\+I\+R\+Qn}} = 30, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}{P\+W\+M0\+\_\+\+I\+R\+Qn}} = 31, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}{I\+C\+M\+\_\+\+I\+R\+Qn}} = 32, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}{A\+C\+C\+\_\+\+I\+R\+Qn}} = 33, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}{U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn}} = 34, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}{M\+C\+A\+N0\+\_\+\+I\+R\+Qn}} = 35, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}{M\+C\+A\+N1\+\_\+\+I\+R\+Qn}} = 37, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}{G\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 39, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}{A\+F\+E\+C1\+\_\+\+I\+R\+Qn}} = 40, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}{T\+W\+I\+H\+S2\+\_\+\+I\+R\+Qn}} = 41, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}{S\+P\+I1\+\_\+\+I\+R\+Qn}} = 42, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}{Q\+S\+P\+I\+\_\+\+I\+R\+Qn}} = 43, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}{U\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 44, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}{U\+A\+R\+T3\+\_\+\+I\+R\+Qn}} = 45, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}{U\+A\+R\+T4\+\_\+\+I\+R\+Qn}} = 46, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a18da57ace992c87e49fa06a456516a43}{T\+C6\+\_\+\+I\+R\+Qn}} = 47, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a86f45ef73b0f9e601dd8854f22e729c8}{T\+C7\+\_\+\+I\+R\+Qn}} = 48, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa08b66fa4d281b4a5c111e39f49ba6e8}{T\+C8\+\_\+\+I\+R\+Qn}} = 49, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}{T\+C9\+\_\+\+I\+R\+Qn}} = 50, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}{T\+C10\+\_\+\+I\+R\+Qn}} = 51, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}{T\+C11\+\_\+\+I\+R\+Qn}} = 52, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}{A\+E\+S\+\_\+\+I\+R\+Qn}} = 56, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}{T\+R\+N\+G\+\_\+\+I\+R\+Qn}} = 57, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}{X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 58, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}{I\+S\+I\+\_\+\+I\+R\+Qn}} = 59, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}{P\+W\+M1\+\_\+\+I\+R\+Qn}} = 60, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6041aeaaeae59bf45e51bfb2b6a595f6}{S\+D\+R\+A\+M\+C\+\_\+\+I\+R\+Qn}} = 62, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}{R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn}} = 63, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}{P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn}} = 64, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+I\+R\+Qn}} = -\/14, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+I\+R\+Qn}} = -\/13, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+I\+R\+Qn}} = -\/12, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+I\+R\+Qn}} = -\/11, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+I\+R\+Qn}} = -\/10, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}{S\+V\+Call\+\_\+\+I\+R\+Qn}} = -\/5, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+I\+R\+Qn}} = -\/4, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}{Pend\+S\+V\+\_\+\+I\+R\+Qn}} = -\/2, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+I\+R\+Qn}} = -\/1, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}{S\+U\+P\+C\+\_\+\+I\+R\+Qn}} = 0, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}{R\+S\+T\+C\+\_\+\+I\+R\+Qn}} = 1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}{R\+T\+C\+\_\+\+I\+R\+Qn}} = 2, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}{R\+T\+T\+\_\+\+I\+R\+Qn}} = 3, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}{W\+D\+T\+\_\+\+I\+R\+Qn}} = 4, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}{P\+M\+C\+\_\+\+I\+R\+Qn}} = 5, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}{E\+F\+C\+\_\+\+I\+R\+Qn}} = 6, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}{U\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 7, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}{U\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 8, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}{P\+I\+O\+A\+\_\+\+I\+R\+Qn}} = 10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}{P\+I\+O\+B\+\_\+\+I\+R\+Qn}} = 11, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4e1864370fbee9bd8c4c0cee352c15fc}{P\+I\+O\+C\+\_\+\+I\+R\+Qn}} = 12, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}{U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 13, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}{U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}{U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 15, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}{P\+I\+O\+D\+\_\+\+I\+R\+Qn}} = 16, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a819752a6802b89d9756e65e1b599bdd3}{P\+I\+O\+E\+\_\+\+I\+R\+Qn}} = 17, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}{H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn}} = 18, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}{T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn}} = 19, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}{T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn}} = 20, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}{S\+P\+I0\+\_\+\+I\+R\+Qn}} = 21, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}{S\+S\+C\+\_\+\+I\+R\+Qn}} = 22, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}{T\+C0\+\_\+\+I\+R\+Qn}} = 23, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}{T\+C1\+\_\+\+I\+R\+Qn}} = 24, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}{T\+C2\+\_\+\+I\+R\+Qn}} = 25, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9b195297aae3d4fffaf47d63f76dd54d}{T\+C3\+\_\+\+I\+R\+Qn}} = 26, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a5810a6df881ddcfe8347f6400c76fffb}{T\+C4\+\_\+\+I\+R\+Qn}} = 27, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a7d84acc2578d91161cb9cb56481cb71f}{T\+C5\+\_\+\+I\+R\+Qn}} = 28, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}{A\+F\+E\+C0\+\_\+\+I\+R\+Qn}} = 29, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}{D\+A\+C\+C\+\_\+\+I\+R\+Qn}} = 30, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}{P\+W\+M0\+\_\+\+I\+R\+Qn}} = 31, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}{I\+C\+M\+\_\+\+I\+R\+Qn}} = 32, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}{A\+C\+C\+\_\+\+I\+R\+Qn}} = 33, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}{U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn}} = 34, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}{M\+C\+A\+N0\+\_\+\+I\+R\+Qn}} = 35, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}{M\+C\+A\+N1\+\_\+\+I\+R\+Qn}} = 37, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}{G\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 39, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}{A\+F\+E\+C1\+\_\+\+I\+R\+Qn}} = 40, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}{T\+W\+I\+H\+S2\+\_\+\+I\+R\+Qn}} = 41, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}{S\+P\+I1\+\_\+\+I\+R\+Qn}} = 42, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}{Q\+S\+P\+I\+\_\+\+I\+R\+Qn}} = 43, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}{U\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 44, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}{U\+A\+R\+T3\+\_\+\+I\+R\+Qn}} = 45, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}{U\+A\+R\+T4\+\_\+\+I\+R\+Qn}} = 46, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a18da57ace992c87e49fa06a456516a43}{T\+C6\+\_\+\+I\+R\+Qn}} = 47, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a86f45ef73b0f9e601dd8854f22e729c8}{T\+C7\+\_\+\+I\+R\+Qn}} = 48, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa08b66fa4d281b4a5c111e39f49ba6e8}{T\+C8\+\_\+\+I\+R\+Qn}} = 49, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}{T\+C9\+\_\+\+I\+R\+Qn}} = 50, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}{T\+C10\+\_\+\+I\+R\+Qn}} = 51, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}{T\+C11\+\_\+\+I\+R\+Qn}} = 52, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}{A\+E\+S\+\_\+\+I\+R\+Qn}} = 56, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}{T\+R\+N\+G\+\_\+\+I\+R\+Qn}} = 57, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}{X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 58, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}{I\+S\+I\+\_\+\+I\+R\+Qn}} = 59, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}{P\+W\+M1\+\_\+\+I\+R\+Qn}} = 60, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6041aeaaeae59bf45e51bfb2b6a595f6}{S\+D\+R\+A\+M\+C\+\_\+\+I\+R\+Qn}} = 62, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}{R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn}} = 63, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}{P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn}} = 64, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+I\+R\+Qn}} = -\/14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+I\+R\+Qn}} = -\/13, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+I\+R\+Qn}} = -\/12, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+I\+R\+Qn}} = -\/11, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+I\+R\+Qn}} = -\/10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}{S\+V\+Call\+\_\+\+I\+R\+Qn}} = -\/5, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+I\+R\+Qn}} = -\/4, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}{Pend\+S\+V\+\_\+\+I\+R\+Qn}} = -\/2, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+I\+R\+Qn}} = -\/1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}{S\+U\+P\+C\+\_\+\+I\+R\+Qn}} = 0, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}{R\+S\+T\+C\+\_\+\+I\+R\+Qn}} = 1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}{R\+T\+C\+\_\+\+I\+R\+Qn}} = 2, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}{R\+T\+T\+\_\+\+I\+R\+Qn}} = 3, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}{W\+D\+T\+\_\+\+I\+R\+Qn}} = 4, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}{P\+M\+C\+\_\+\+I\+R\+Qn}} = 5, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}{E\+F\+C\+\_\+\+I\+R\+Qn}} = 6, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}{U\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 7, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}{U\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 8, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}{P\+I\+O\+A\+\_\+\+I\+R\+Qn}} = 10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}{P\+I\+O\+B\+\_\+\+I\+R\+Qn}} = 11, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4e1864370fbee9bd8c4c0cee352c15fc}{P\+I\+O\+C\+\_\+\+I\+R\+Qn}} = 12, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}{U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 13, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}{U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}{U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 15, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}{P\+I\+O\+D\+\_\+\+I\+R\+Qn}} = 16, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a819752a6802b89d9756e65e1b599bdd3}{P\+I\+O\+E\+\_\+\+I\+R\+Qn}} = 17, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}{H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn}} = 18, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}{T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn}} = 19, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}{T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn}} = 20, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}{S\+P\+I0\+\_\+\+I\+R\+Qn}} = 21, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}{S\+S\+C\+\_\+\+I\+R\+Qn}} = 22, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}{T\+C0\+\_\+\+I\+R\+Qn}} = 23, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}{T\+C1\+\_\+\+I\+R\+Qn}} = 24, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}{T\+C2\+\_\+\+I\+R\+Qn}} = 25, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9b195297aae3d4fffaf47d63f76dd54d}{T\+C3\+\_\+\+I\+R\+Qn}} = 26, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a5810a6df881ddcfe8347f6400c76fffb}{T\+C4\+\_\+\+I\+R\+Qn}} = 27, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a7d84acc2578d91161cb9cb56481cb71f}{T\+C5\+\_\+\+I\+R\+Qn}} = 28, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}{A\+F\+E\+C0\+\_\+\+I\+R\+Qn}} = 29, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}{D\+A\+C\+C\+\_\+\+I\+R\+Qn}} = 30, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}{P\+W\+M0\+\_\+\+I\+R\+Qn}} = 31, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}{I\+C\+M\+\_\+\+I\+R\+Qn}} = 32, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}{A\+C\+C\+\_\+\+I\+R\+Qn}} = 33, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}{U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn}} = 34, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}{M\+C\+A\+N0\+\_\+\+I\+R\+Qn}} = 35, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a32a6907f13a7aeee6ac211fe17f73ff4}{M\+C\+A\+N0\+\_\+\+L\+I\+N\+E1\+\_\+\+I\+R\+Qn}} = 36, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}{M\+C\+A\+N1\+\_\+\+I\+R\+Qn}} = 37, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afa6208f412eb422443e1f3661b5e6728}{M\+C\+A\+N1\+\_\+\+L\+I\+N\+E1\+\_\+\+I\+R\+Qn}} = 38, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}{G\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 39, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}{A\+F\+E\+C1\+\_\+\+I\+R\+Qn}} = 40, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}{T\+W\+I\+H\+S2\+\_\+\+I\+R\+Qn}} = 41, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}{S\+P\+I1\+\_\+\+I\+R\+Qn}} = 42, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}{Q\+S\+P\+I\+\_\+\+I\+R\+Qn}} = 43, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}{U\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 44, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}{U\+A\+R\+T3\+\_\+\+I\+R\+Qn}} = 45, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}{U\+A\+R\+T4\+\_\+\+I\+R\+Qn}} = 46, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a18da57ace992c87e49fa06a456516a43}{T\+C6\+\_\+\+I\+R\+Qn}} = 47, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a86f45ef73b0f9e601dd8854f22e729c8}{T\+C7\+\_\+\+I\+R\+Qn}} = 48, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa08b66fa4d281b4a5c111e39f49ba6e8}{T\+C8\+\_\+\+I\+R\+Qn}} = 49, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}{T\+C9\+\_\+\+I\+R\+Qn}} = 50, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}{T\+C10\+\_\+\+I\+R\+Qn}} = 51, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}{T\+C11\+\_\+\+I\+R\+Qn}} = 52, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}{A\+E\+S\+\_\+\+I\+R\+Qn}} = 56, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}{T\+R\+N\+G\+\_\+\+I\+R\+Qn}} = 57, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}{X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 58, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}{I\+S\+I\+\_\+\+I\+R\+Qn}} = 59, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}{P\+W\+M1\+\_\+\+I\+R\+Qn}} = 60, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6041aeaaeae59bf45e51bfb2b6a595f6}{S\+D\+R\+A\+M\+C\+\_\+\+I\+R\+Qn}} = 62, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}{R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn}} = 63, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}{P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn}} = 64, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+I\+R\+Qn}} = -\/14, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+I\+R\+Qn}} = -\/13, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+I\+R\+Qn}} = -\/12, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+I\+R\+Qn}} = -\/11, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+I\+R\+Qn}} = -\/10, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}{S\+V\+Call\+\_\+\+I\+R\+Qn}} = -\/5, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+I\+R\+Qn}} = -\/4, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}{Pend\+S\+V\+\_\+\+I\+R\+Qn}} = -\/2, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+I\+R\+Qn}} = -\/1, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}{S\+U\+P\+C\+\_\+\+I\+R\+Qn}} = 0, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}{R\+S\+T\+C\+\_\+\+I\+R\+Qn}} = 1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}{R\+T\+C\+\_\+\+I\+R\+Qn}} = 2, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}{R\+T\+T\+\_\+\+I\+R\+Qn}} = 3, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}{W\+D\+T\+\_\+\+I\+R\+Qn}} = 4, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}{P\+M\+C\+\_\+\+I\+R\+Qn}} = 5, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}{E\+F\+C\+\_\+\+I\+R\+Qn}} = 6, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}{U\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 7, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}{U\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 8, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}{P\+I\+O\+A\+\_\+\+I\+R\+Qn}} = 10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}{P\+I\+O\+B\+\_\+\+I\+R\+Qn}} = 11, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}{U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 13, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}{U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}{U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 15, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}{P\+I\+O\+D\+\_\+\+I\+R\+Qn}} = 16, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}{H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn}} = 18, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}{T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn}} = 19, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}{T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn}} = 20, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}{S\+P\+I0\+\_\+\+I\+R\+Qn}} = 21, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}{S\+S\+C\+\_\+\+I\+R\+Qn}} = 22, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}{T\+C0\+\_\+\+I\+R\+Qn}} = 23, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}{T\+C1\+\_\+\+I\+R\+Qn}} = 24, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}{T\+C2\+\_\+\+I\+R\+Qn}} = 25, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}{A\+F\+E\+C0\+\_\+\+I\+R\+Qn}} = 29, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}{D\+A\+C\+C\+\_\+\+I\+R\+Qn}} = 30, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}{P\+W\+M0\+\_\+\+I\+R\+Qn}} = 31, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}{I\+C\+M\+\_\+\+I\+R\+Qn}} = 32, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}{A\+C\+C\+\_\+\+I\+R\+Qn}} = 33, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}{U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn}} = 34, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}{A\+F\+E\+C1\+\_\+\+I\+R\+Qn}} = 40, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}{S\+P\+I1\+\_\+\+I\+R\+Qn}} = 42, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}{Q\+S\+P\+I\+\_\+\+I\+R\+Qn}} = 43, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}{U\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 44, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}{U\+A\+R\+T3\+\_\+\+I\+R\+Qn}} = 45, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}{U\+A\+R\+T4\+\_\+\+I\+R\+Qn}} = 46, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}{T\+C9\+\_\+\+I\+R\+Qn}} = 50, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}{T\+C10\+\_\+\+I\+R\+Qn}} = 51, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}{T\+C11\+\_\+\+I\+R\+Qn}} = 52, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}{A\+E\+S\+\_\+\+I\+R\+Qn}} = 56, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}{T\+R\+N\+G\+\_\+\+I\+R\+Qn}} = 57, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}{X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 58, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}{I\+S\+I\+\_\+\+I\+R\+Qn}} = 59, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}{P\+W\+M1\+\_\+\+I\+R\+Qn}} = 60, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}{R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn}} = 63, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}{P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn}} = 64, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+I\+R\+Qn}} = -\/14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+I\+R\+Qn}} = -\/13, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+I\+R\+Qn}} = -\/12, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+I\+R\+Qn}} = -\/11, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+I\+R\+Qn}} = -\/10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}{S\+V\+Call\+\_\+\+I\+R\+Qn}} = -\/5, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+I\+R\+Qn}} = -\/4, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}{Pend\+S\+V\+\_\+\+I\+R\+Qn}} = -\/2, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+I\+R\+Qn}} = -\/1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}{S\+U\+P\+C\+\_\+\+I\+R\+Qn}} = 0, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}{R\+S\+T\+C\+\_\+\+I\+R\+Qn}} = 1, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}{R\+T\+C\+\_\+\+I\+R\+Qn}} = 2, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}{R\+T\+T\+\_\+\+I\+R\+Qn}} = 3, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}{W\+D\+T\+\_\+\+I\+R\+Qn}} = 4, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}{P\+M\+C\+\_\+\+I\+R\+Qn}} = 5, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}{E\+F\+C\+\_\+\+I\+R\+Qn}} = 6, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}{U\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 7, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}{U\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 8, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}{P\+I\+O\+A\+\_\+\+I\+R\+Qn}} = 10, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}{P\+I\+O\+B\+\_\+\+I\+R\+Qn}} = 11, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}{U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 13, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}{U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}{U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 15, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}{P\+I\+O\+D\+\_\+\+I\+R\+Qn}} = 16, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}{H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn}} = 18, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}{T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn}} = 19, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}{T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn}} = 20, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}{S\+P\+I0\+\_\+\+I\+R\+Qn}} = 21, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}{S\+S\+C\+\_\+\+I\+R\+Qn}} = 22, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}{T\+C0\+\_\+\+I\+R\+Qn}} = 23, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}{T\+C1\+\_\+\+I\+R\+Qn}} = 24, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}{T\+C2\+\_\+\+I\+R\+Qn}} = 25, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}{A\+F\+E\+C0\+\_\+\+I\+R\+Qn}} = 29, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}{D\+A\+C\+C\+\_\+\+I\+R\+Qn}} = 30, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}{P\+W\+M0\+\_\+\+I\+R\+Qn}} = 31, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}{I\+C\+M\+\_\+\+I\+R\+Qn}} = 32, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}{A\+C\+C\+\_\+\+I\+R\+Qn}} = 33, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}{U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn}} = 34, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}{A\+F\+E\+C1\+\_\+\+I\+R\+Qn}} = 40, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}{S\+P\+I1\+\_\+\+I\+R\+Qn}} = 42, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}{Q\+S\+P\+I\+\_\+\+I\+R\+Qn}} = 43, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}{U\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 44, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}{U\+A\+R\+T3\+\_\+\+I\+R\+Qn}} = 45, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}{U\+A\+R\+T4\+\_\+\+I\+R\+Qn}} = 46, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}{T\+C9\+\_\+\+I\+R\+Qn}} = 50, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}{T\+C10\+\_\+\+I\+R\+Qn}} = 51, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}{T\+C11\+\_\+\+I\+R\+Qn}} = 52, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}{A\+E\+S\+\_\+\+I\+R\+Qn}} = 56, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}{T\+R\+N\+G\+\_\+\+I\+R\+Qn}} = 57, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}{X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 58, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}{I\+S\+I\+\_\+\+I\+R\+Qn}} = 59, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}{P\+W\+M1\+\_\+\+I\+R\+Qn}} = 60, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}{R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn}} = 63, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}{P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn}} = 64, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+I\+R\+Qn}} = -\/14, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+I\+R\+Qn}} = -\/13, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+I\+R\+Qn}} = -\/12, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+I\+R\+Qn}} = -\/11, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+I\+R\+Qn}} = -\/10, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}{S\+V\+Call\+\_\+\+I\+R\+Qn}} = -\/5, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+I\+R\+Qn}} = -\/4, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}{Pend\+S\+V\+\_\+\+I\+R\+Qn}} = -\/2, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+I\+R\+Qn}} = -\/1, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}{S\+U\+P\+C\+\_\+\+I\+R\+Qn}} = 0, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}{R\+S\+T\+C\+\_\+\+I\+R\+Qn}} = 1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}{R\+T\+C\+\_\+\+I\+R\+Qn}} = 2, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}{R\+T\+T\+\_\+\+I\+R\+Qn}} = 3, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}{W\+D\+T\+\_\+\+I\+R\+Qn}} = 4, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}{P\+M\+C\+\_\+\+I\+R\+Qn}} = 5, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}{E\+F\+C\+\_\+\+I\+R\+Qn}} = 6, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}{U\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 7, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}{U\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 8, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}{P\+I\+O\+A\+\_\+\+I\+R\+Qn}} = 10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}{P\+I\+O\+B\+\_\+\+I\+R\+Qn}} = 11, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}{U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 13, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}{U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}{U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 15, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}{P\+I\+O\+D\+\_\+\+I\+R\+Qn}} = 16, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}{H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn}} = 18, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}{T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn}} = 19, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}{T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn}} = 20, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}{S\+P\+I0\+\_\+\+I\+R\+Qn}} = 21, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}{S\+S\+C\+\_\+\+I\+R\+Qn}} = 22, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}{T\+C0\+\_\+\+I\+R\+Qn}} = 23, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}{T\+C1\+\_\+\+I\+R\+Qn}} = 24, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}{T\+C2\+\_\+\+I\+R\+Qn}} = 25, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}{A\+F\+E\+C0\+\_\+\+I\+R\+Qn}} = 29, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}{D\+A\+C\+C\+\_\+\+I\+R\+Qn}} = 30, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}{P\+W\+M0\+\_\+\+I\+R\+Qn}} = 31, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}{I\+C\+M\+\_\+\+I\+R\+Qn}} = 32, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}{A\+C\+C\+\_\+\+I\+R\+Qn}} = 33, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}{U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn}} = 34, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}{A\+F\+E\+C1\+\_\+\+I\+R\+Qn}} = 40, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}{S\+P\+I1\+\_\+\+I\+R\+Qn}} = 42, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}{Q\+S\+P\+I\+\_\+\+I\+R\+Qn}} = 43, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}{U\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 44, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}{U\+A\+R\+T3\+\_\+\+I\+R\+Qn}} = 45, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}{U\+A\+R\+T4\+\_\+\+I\+R\+Qn}} = 46, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}{T\+C9\+\_\+\+I\+R\+Qn}} = 50, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}{T\+C10\+\_\+\+I\+R\+Qn}} = 51, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}{T\+C11\+\_\+\+I\+R\+Qn}} = 52, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}{A\+E\+S\+\_\+\+I\+R\+Qn}} = 56, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}{T\+R\+N\+G\+\_\+\+I\+R\+Qn}} = 57, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}{X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 58, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}{I\+S\+I\+\_\+\+I\+R\+Qn}} = 59, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}{P\+W\+M1\+\_\+\+I\+R\+Qn}} = 60, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}{R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn}} = 63, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}{P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn}} = 64, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+I\+R\+Qn}} = -\/14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+I\+R\+Qn}} = -\/13, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+I\+R\+Qn}} = -\/12, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+I\+R\+Qn}} = -\/11, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+I\+R\+Qn}} = -\/10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}{S\+V\+Call\+\_\+\+I\+R\+Qn}} = -\/5, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+I\+R\+Qn}} = -\/4, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}{Pend\+S\+V\+\_\+\+I\+R\+Qn}} = -\/2, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+I\+R\+Qn}} = -\/1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}{S\+U\+P\+C\+\_\+\+I\+R\+Qn}} = 0, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}{R\+S\+T\+C\+\_\+\+I\+R\+Qn}} = 1, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}{R\+T\+C\+\_\+\+I\+R\+Qn}} = 2, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}{R\+T\+T\+\_\+\+I\+R\+Qn}} = 3, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}{W\+D\+T\+\_\+\+I\+R\+Qn}} = 4, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}{P\+M\+C\+\_\+\+I\+R\+Qn}} = 5, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}{E\+F\+C\+\_\+\+I\+R\+Qn}} = 6, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}{U\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 7, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}{U\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 8, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}{P\+I\+O\+A\+\_\+\+I\+R\+Qn}} = 10, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}{P\+I\+O\+B\+\_\+\+I\+R\+Qn}} = 11, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}{U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 13, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}{U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}{U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 15, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}{P\+I\+O\+D\+\_\+\+I\+R\+Qn}} = 16, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}{H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn}} = 18, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}{T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn}} = 19, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}{T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn}} = 20, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}{S\+P\+I0\+\_\+\+I\+R\+Qn}} = 21, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}{S\+S\+C\+\_\+\+I\+R\+Qn}} = 22, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}{T\+C0\+\_\+\+I\+R\+Qn}} = 23, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}{T\+C1\+\_\+\+I\+R\+Qn}} = 24, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}{T\+C2\+\_\+\+I\+R\+Qn}} = 25, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}{A\+F\+E\+C0\+\_\+\+I\+R\+Qn}} = 29, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}{D\+A\+C\+C\+\_\+\+I\+R\+Qn}} = 30, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}{P\+W\+M0\+\_\+\+I\+R\+Qn}} = 31, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}{I\+C\+M\+\_\+\+I\+R\+Qn}} = 32, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}{A\+C\+C\+\_\+\+I\+R\+Qn}} = 33, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}{U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn}} = 34, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}{A\+F\+E\+C1\+\_\+\+I\+R\+Qn}} = 40, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}{T\+W\+I\+H\+S2\+\_\+\+I\+R\+Qn}} = 41, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}{S\+P\+I1\+\_\+\+I\+R\+Qn}} = 42, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}{Q\+S\+P\+I\+\_\+\+I\+R\+Qn}} = 43, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}{U\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 44, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}{U\+A\+R\+T3\+\_\+\+I\+R\+Qn}} = 45, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}{U\+A\+R\+T4\+\_\+\+I\+R\+Qn}} = 46, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}{T\+C9\+\_\+\+I\+R\+Qn}} = 50, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}{T\+C10\+\_\+\+I\+R\+Qn}} = 51, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}{T\+C11\+\_\+\+I\+R\+Qn}} = 52, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}{A\+E\+S\+\_\+\+I\+R\+Qn}} = 56, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}{T\+R\+N\+G\+\_\+\+I\+R\+Qn}} = 57, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}{X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 58, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}{I\+S\+I\+\_\+\+I\+R\+Qn}} = 59, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}{P\+W\+M1\+\_\+\+I\+R\+Qn}} = 60, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}{R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn}} = 63, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}{P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn}} = 64, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+I\+R\+Qn}} = -\/14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+I\+R\+Qn}} = -\/13, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+I\+R\+Qn}} = -\/12, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+I\+R\+Qn}} = -\/11, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+I\+R\+Qn}} = -\/10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}{S\+V\+Call\+\_\+\+I\+R\+Qn}} = -\/5, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+I\+R\+Qn}} = -\/4, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}{Pend\+S\+V\+\_\+\+I\+R\+Qn}} = -\/2, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+I\+R\+Qn}} = -\/1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}{S\+U\+P\+C\+\_\+\+I\+R\+Qn}} = 0, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}{R\+S\+T\+C\+\_\+\+I\+R\+Qn}} = 1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}{R\+T\+C\+\_\+\+I\+R\+Qn}} = 2, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}{R\+T\+T\+\_\+\+I\+R\+Qn}} = 3, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}{W\+D\+T\+\_\+\+I\+R\+Qn}} = 4, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}{P\+M\+C\+\_\+\+I\+R\+Qn}} = 5, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}{E\+F\+C\+\_\+\+I\+R\+Qn}} = 6, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}{U\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 7, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}{U\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 8, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}{P\+I\+O\+A\+\_\+\+I\+R\+Qn}} = 10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}{P\+I\+O\+B\+\_\+\+I\+R\+Qn}} = 11, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}{U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 13, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}{U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}{U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 15, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}{P\+I\+O\+D\+\_\+\+I\+R\+Qn}} = 16, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}{H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn}} = 18, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}{T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn}} = 19, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}{T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn}} = 20, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}{S\+P\+I0\+\_\+\+I\+R\+Qn}} = 21, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}{S\+S\+C\+\_\+\+I\+R\+Qn}} = 22, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}{T\+C0\+\_\+\+I\+R\+Qn}} = 23, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}{T\+C1\+\_\+\+I\+R\+Qn}} = 24, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}{T\+C2\+\_\+\+I\+R\+Qn}} = 25, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}{A\+F\+E\+C0\+\_\+\+I\+R\+Qn}} = 29, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}{D\+A\+C\+C\+\_\+\+I\+R\+Qn}} = 30, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}{P\+W\+M0\+\_\+\+I\+R\+Qn}} = 31, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}{I\+C\+M\+\_\+\+I\+R\+Qn}} = 32, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}{A\+C\+C\+\_\+\+I\+R\+Qn}} = 33, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}{U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn}} = 34, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}{A\+F\+E\+C1\+\_\+\+I\+R\+Qn}} = 40, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}{T\+W\+I\+H\+S2\+\_\+\+I\+R\+Qn}} = 41, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}{S\+P\+I1\+\_\+\+I\+R\+Qn}} = 42, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}{Q\+S\+P\+I\+\_\+\+I\+R\+Qn}} = 43, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}{U\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 44, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}{U\+A\+R\+T3\+\_\+\+I\+R\+Qn}} = 45, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}{U\+A\+R\+T4\+\_\+\+I\+R\+Qn}} = 46, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}{T\+C9\+\_\+\+I\+R\+Qn}} = 50, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}{T\+C10\+\_\+\+I\+R\+Qn}} = 51, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}{T\+C11\+\_\+\+I\+R\+Qn}} = 52, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}{A\+E\+S\+\_\+\+I\+R\+Qn}} = 56, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}{T\+R\+N\+G\+\_\+\+I\+R\+Qn}} = 57, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}{X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 58, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}{I\+S\+I\+\_\+\+I\+R\+Qn}} = 59, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}{P\+W\+M1\+\_\+\+I\+R\+Qn}} = 60, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}{R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn}} = 63, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}{P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn}} = 64, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+I\+R\+Qn}} = -\/14, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+I\+R\+Qn}} = -\/13, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+I\+R\+Qn}} = -\/12, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+I\+R\+Qn}} = -\/11, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+I\+R\+Qn}} = -\/10, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}{S\+V\+Call\+\_\+\+I\+R\+Qn}} = -\/5, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+I\+R\+Qn}} = -\/4, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}{Pend\+S\+V\+\_\+\+I\+R\+Qn}} = -\/2, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+I\+R\+Qn}} = -\/1, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}{S\+U\+P\+C\+\_\+\+I\+R\+Qn}} = 0, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}{R\+S\+T\+C\+\_\+\+I\+R\+Qn}} = 1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}{R\+T\+C\+\_\+\+I\+R\+Qn}} = 2, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}{R\+T\+T\+\_\+\+I\+R\+Qn}} = 3, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}{W\+D\+T\+\_\+\+I\+R\+Qn}} = 4, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}{P\+M\+C\+\_\+\+I\+R\+Qn}} = 5, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}{E\+F\+C\+\_\+\+I\+R\+Qn}} = 6, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}{U\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 7, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}{U\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 8, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}{P\+I\+O\+A\+\_\+\+I\+R\+Qn}} = 10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}{P\+I\+O\+B\+\_\+\+I\+R\+Qn}} = 11, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}{U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 13, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}{U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}{U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 15, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}{P\+I\+O\+D\+\_\+\+I\+R\+Qn}} = 16, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}{H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn}} = 18, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}{T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn}} = 19, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}{T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn}} = 20, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}{S\+P\+I0\+\_\+\+I\+R\+Qn}} = 21, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}{S\+S\+C\+\_\+\+I\+R\+Qn}} = 22, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}{T\+C0\+\_\+\+I\+R\+Qn}} = 23, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}{T\+C1\+\_\+\+I\+R\+Qn}} = 24, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}{T\+C2\+\_\+\+I\+R\+Qn}} = 25, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}{A\+F\+E\+C0\+\_\+\+I\+R\+Qn}} = 29, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}{D\+A\+C\+C\+\_\+\+I\+R\+Qn}} = 30, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}{P\+W\+M0\+\_\+\+I\+R\+Qn}} = 31, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}{I\+C\+M\+\_\+\+I\+R\+Qn}} = 32, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}{A\+C\+C\+\_\+\+I\+R\+Qn}} = 33, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}{U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn}} = 34, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}{A\+F\+E\+C1\+\_\+\+I\+R\+Qn}} = 40, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}{T\+W\+I\+H\+S2\+\_\+\+I\+R\+Qn}} = 41, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}{S\+P\+I1\+\_\+\+I\+R\+Qn}} = 42, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}{Q\+S\+P\+I\+\_\+\+I\+R\+Qn}} = 43, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}{U\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 44, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}{U\+A\+R\+T3\+\_\+\+I\+R\+Qn}} = 45, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}{U\+A\+R\+T4\+\_\+\+I\+R\+Qn}} = 46, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}{T\+C9\+\_\+\+I\+R\+Qn}} = 50, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}{T\+C10\+\_\+\+I\+R\+Qn}} = 51, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}{T\+C11\+\_\+\+I\+R\+Qn}} = 52, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}{A\+E\+S\+\_\+\+I\+R\+Qn}} = 56, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}{T\+R\+N\+G\+\_\+\+I\+R\+Qn}} = 57, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}{X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 58, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}{I\+S\+I\+\_\+\+I\+R\+Qn}} = 59, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}{P\+W\+M1\+\_\+\+I\+R\+Qn}} = 60, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}{R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn}} = 63, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}{P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn}} = 64, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+I\+R\+Qn}} = -\/14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+I\+R\+Qn}} = -\/13, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+I\+R\+Qn}} = -\/12, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+I\+R\+Qn}} = -\/11, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+I\+R\+Qn}} = -\/10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}{S\+V\+Call\+\_\+\+I\+R\+Qn}} = -\/5, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+I\+R\+Qn}} = -\/4, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}{Pend\+S\+V\+\_\+\+I\+R\+Qn}} = -\/2, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+I\+R\+Qn}} = -\/1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}{S\+U\+P\+C\+\_\+\+I\+R\+Qn}} = 0, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}{R\+S\+T\+C\+\_\+\+I\+R\+Qn}} = 1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}{R\+T\+C\+\_\+\+I\+R\+Qn}} = 2, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}{R\+T\+T\+\_\+\+I\+R\+Qn}} = 3, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}{W\+D\+T\+\_\+\+I\+R\+Qn}} = 4, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}{P\+M\+C\+\_\+\+I\+R\+Qn}} = 5, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}{E\+F\+C\+\_\+\+I\+R\+Qn}} = 6, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}{U\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 7, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}{U\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 8, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}{P\+I\+O\+A\+\_\+\+I\+R\+Qn}} = 10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}{P\+I\+O\+B\+\_\+\+I\+R\+Qn}} = 11, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4e1864370fbee9bd8c4c0cee352c15fc}{P\+I\+O\+C\+\_\+\+I\+R\+Qn}} = 12, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}{U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 13, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}{U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}{U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 15, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}{P\+I\+O\+D\+\_\+\+I\+R\+Qn}} = 16, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a819752a6802b89d9756e65e1b599bdd3}{P\+I\+O\+E\+\_\+\+I\+R\+Qn}} = 17, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}{H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn}} = 18, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}{T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn}} = 19, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}{T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn}} = 20, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}{S\+P\+I0\+\_\+\+I\+R\+Qn}} = 21, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}{S\+S\+C\+\_\+\+I\+R\+Qn}} = 22, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}{T\+C0\+\_\+\+I\+R\+Qn}} = 23, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}{T\+C1\+\_\+\+I\+R\+Qn}} = 24, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}{T\+C2\+\_\+\+I\+R\+Qn}} = 25, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9b195297aae3d4fffaf47d63f76dd54d}{T\+C3\+\_\+\+I\+R\+Qn}} = 26, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a5810a6df881ddcfe8347f6400c76fffb}{T\+C4\+\_\+\+I\+R\+Qn}} = 27, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a7d84acc2578d91161cb9cb56481cb71f}{T\+C5\+\_\+\+I\+R\+Qn}} = 28, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}{A\+F\+E\+C0\+\_\+\+I\+R\+Qn}} = 29, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}{D\+A\+C\+C\+\_\+\+I\+R\+Qn}} = 30, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}{P\+W\+M0\+\_\+\+I\+R\+Qn}} = 31, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}{I\+C\+M\+\_\+\+I\+R\+Qn}} = 32, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}{A\+C\+C\+\_\+\+I\+R\+Qn}} = 33, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}{U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn}} = 34, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}{A\+F\+E\+C1\+\_\+\+I\+R\+Qn}} = 40, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}{T\+W\+I\+H\+S2\+\_\+\+I\+R\+Qn}} = 41, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}{S\+P\+I1\+\_\+\+I\+R\+Qn}} = 42, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}{Q\+S\+P\+I\+\_\+\+I\+R\+Qn}} = 43, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}{U\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 44, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}{U\+A\+R\+T3\+\_\+\+I\+R\+Qn}} = 45, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}{U\+A\+R\+T4\+\_\+\+I\+R\+Qn}} = 46, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a18da57ace992c87e49fa06a456516a43}{T\+C6\+\_\+\+I\+R\+Qn}} = 47, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a86f45ef73b0f9e601dd8854f22e729c8}{T\+C7\+\_\+\+I\+R\+Qn}} = 48, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa08b66fa4d281b4a5c111e39f49ba6e8}{T\+C8\+\_\+\+I\+R\+Qn}} = 49, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}{T\+C9\+\_\+\+I\+R\+Qn}} = 50, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}{T\+C10\+\_\+\+I\+R\+Qn}} = 51, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}{T\+C11\+\_\+\+I\+R\+Qn}} = 52, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}{A\+E\+S\+\_\+\+I\+R\+Qn}} = 56, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}{T\+R\+N\+G\+\_\+\+I\+R\+Qn}} = 57, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}{X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 58, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}{I\+S\+I\+\_\+\+I\+R\+Qn}} = 59, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}{P\+W\+M1\+\_\+\+I\+R\+Qn}} = 60, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6041aeaaeae59bf45e51bfb2b6a595f6}{S\+D\+R\+A\+M\+C\+\_\+\+I\+R\+Qn}} = 62, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}{R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn}} = 63, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}{P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn}} = 64, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+I\+R\+Qn}} = -\/14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+I\+R\+Qn}} = -\/13, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+I\+R\+Qn}} = -\/12, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+I\+R\+Qn}} = -\/11, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+I\+R\+Qn}} = -\/10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}{S\+V\+Call\+\_\+\+I\+R\+Qn}} = -\/5, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+I\+R\+Qn}} = -\/4, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}{Pend\+S\+V\+\_\+\+I\+R\+Qn}} = -\/2, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+I\+R\+Qn}} = -\/1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}{S\+U\+P\+C\+\_\+\+I\+R\+Qn}} = 0, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}{R\+S\+T\+C\+\_\+\+I\+R\+Qn}} = 1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}{R\+T\+C\+\_\+\+I\+R\+Qn}} = 2, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}{R\+T\+T\+\_\+\+I\+R\+Qn}} = 3, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}{W\+D\+T\+\_\+\+I\+R\+Qn}} = 4, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}{P\+M\+C\+\_\+\+I\+R\+Qn}} = 5, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}{E\+F\+C\+\_\+\+I\+R\+Qn}} = 6, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}{U\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 7, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}{U\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 8, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}{P\+I\+O\+A\+\_\+\+I\+R\+Qn}} = 10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}{P\+I\+O\+B\+\_\+\+I\+R\+Qn}} = 11, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4e1864370fbee9bd8c4c0cee352c15fc}{P\+I\+O\+C\+\_\+\+I\+R\+Qn}} = 12, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}{U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 13, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}{U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}{U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 15, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}{P\+I\+O\+D\+\_\+\+I\+R\+Qn}} = 16, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a819752a6802b89d9756e65e1b599bdd3}{P\+I\+O\+E\+\_\+\+I\+R\+Qn}} = 17, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}{H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn}} = 18, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}{T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn}} = 19, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}{T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn}} = 20, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}{S\+P\+I0\+\_\+\+I\+R\+Qn}} = 21, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}{S\+S\+C\+\_\+\+I\+R\+Qn}} = 22, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}{T\+C0\+\_\+\+I\+R\+Qn}} = 23, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}{T\+C1\+\_\+\+I\+R\+Qn}} = 24, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}{T\+C2\+\_\+\+I\+R\+Qn}} = 25, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9b195297aae3d4fffaf47d63f76dd54d}{T\+C3\+\_\+\+I\+R\+Qn}} = 26, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a5810a6df881ddcfe8347f6400c76fffb}{T\+C4\+\_\+\+I\+R\+Qn}} = 27, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a7d84acc2578d91161cb9cb56481cb71f}{T\+C5\+\_\+\+I\+R\+Qn}} = 28, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}{A\+F\+E\+C0\+\_\+\+I\+R\+Qn}} = 29, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}{D\+A\+C\+C\+\_\+\+I\+R\+Qn}} = 30, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}{P\+W\+M0\+\_\+\+I\+R\+Qn}} = 31, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}{I\+C\+M\+\_\+\+I\+R\+Qn}} = 32, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}{A\+C\+C\+\_\+\+I\+R\+Qn}} = 33, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}{U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn}} = 34, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}{A\+F\+E\+C1\+\_\+\+I\+R\+Qn}} = 40, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}{T\+W\+I\+H\+S2\+\_\+\+I\+R\+Qn}} = 41, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}{S\+P\+I1\+\_\+\+I\+R\+Qn}} = 42, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}{Q\+S\+P\+I\+\_\+\+I\+R\+Qn}} = 43, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}{U\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 44, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}{U\+A\+R\+T3\+\_\+\+I\+R\+Qn}} = 45, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}{U\+A\+R\+T4\+\_\+\+I\+R\+Qn}} = 46, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a18da57ace992c87e49fa06a456516a43}{T\+C6\+\_\+\+I\+R\+Qn}} = 47, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a86f45ef73b0f9e601dd8854f22e729c8}{T\+C7\+\_\+\+I\+R\+Qn}} = 48, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa08b66fa4d281b4a5c111e39f49ba6e8}{T\+C8\+\_\+\+I\+R\+Qn}} = 49, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}{T\+C9\+\_\+\+I\+R\+Qn}} = 50, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}{T\+C10\+\_\+\+I\+R\+Qn}} = 51, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}{T\+C11\+\_\+\+I\+R\+Qn}} = 52, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}{A\+E\+S\+\_\+\+I\+R\+Qn}} = 56, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}{T\+R\+N\+G\+\_\+\+I\+R\+Qn}} = 57, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}{X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 58, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}{I\+S\+I\+\_\+\+I\+R\+Qn}} = 59, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}{P\+W\+M1\+\_\+\+I\+R\+Qn}} = 60, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6041aeaaeae59bf45e51bfb2b6a595f6}{S\+D\+R\+A\+M\+C\+\_\+\+I\+R\+Qn}} = 62, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}{R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn}} = 63, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}{P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn}} = 64, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+I\+R\+Qn}} = -\/14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+I\+R\+Qn}} = -\/13, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+I\+R\+Qn}} = -\/12, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+I\+R\+Qn}} = -\/11, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+I\+R\+Qn}} = -\/10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}{S\+V\+Call\+\_\+\+I\+R\+Qn}} = -\/5, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+I\+R\+Qn}} = -\/4, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}{Pend\+S\+V\+\_\+\+I\+R\+Qn}} = -\/2, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+I\+R\+Qn}} = -\/1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}{S\+U\+P\+C\+\_\+\+I\+R\+Qn}} = 0, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}{R\+S\+T\+C\+\_\+\+I\+R\+Qn}} = 1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}{R\+T\+C\+\_\+\+I\+R\+Qn}} = 2, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}{R\+T\+T\+\_\+\+I\+R\+Qn}} = 3, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}{W\+D\+T\+\_\+\+I\+R\+Qn}} = 4, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}{P\+M\+C\+\_\+\+I\+R\+Qn}} = 5, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}{E\+F\+C\+\_\+\+I\+R\+Qn}} = 6, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}{U\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 7, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}{U\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 8, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}{P\+I\+O\+A\+\_\+\+I\+R\+Qn}} = 10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}{P\+I\+O\+B\+\_\+\+I\+R\+Qn}} = 11, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4e1864370fbee9bd8c4c0cee352c15fc}{P\+I\+O\+C\+\_\+\+I\+R\+Qn}} = 12, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}{U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 13, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}{U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}{U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 15, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}{P\+I\+O\+D\+\_\+\+I\+R\+Qn}} = 16, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a819752a6802b89d9756e65e1b599bdd3}{P\+I\+O\+E\+\_\+\+I\+R\+Qn}} = 17, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}{H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn}} = 18, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}{T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn}} = 19, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}{T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn}} = 20, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}{S\+P\+I0\+\_\+\+I\+R\+Qn}} = 21, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}{S\+S\+C\+\_\+\+I\+R\+Qn}} = 22, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}{T\+C0\+\_\+\+I\+R\+Qn}} = 23, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}{T\+C1\+\_\+\+I\+R\+Qn}} = 24, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}{T\+C2\+\_\+\+I\+R\+Qn}} = 25, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9b195297aae3d4fffaf47d63f76dd54d}{T\+C3\+\_\+\+I\+R\+Qn}} = 26, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a5810a6df881ddcfe8347f6400c76fffb}{T\+C4\+\_\+\+I\+R\+Qn}} = 27, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a7d84acc2578d91161cb9cb56481cb71f}{T\+C5\+\_\+\+I\+R\+Qn}} = 28, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}{A\+F\+E\+C0\+\_\+\+I\+R\+Qn}} = 29, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}{D\+A\+C\+C\+\_\+\+I\+R\+Qn}} = 30, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}{P\+W\+M0\+\_\+\+I\+R\+Qn}} = 31, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}{I\+C\+M\+\_\+\+I\+R\+Qn}} = 32, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}{A\+C\+C\+\_\+\+I\+R\+Qn}} = 33, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}{U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn}} = 34, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}{A\+F\+E\+C1\+\_\+\+I\+R\+Qn}} = 40, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}{T\+W\+I\+H\+S2\+\_\+\+I\+R\+Qn}} = 41, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}{S\+P\+I1\+\_\+\+I\+R\+Qn}} = 42, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}{Q\+S\+P\+I\+\_\+\+I\+R\+Qn}} = 43, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}{U\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 44, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}{U\+A\+R\+T3\+\_\+\+I\+R\+Qn}} = 45, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}{U\+A\+R\+T4\+\_\+\+I\+R\+Qn}} = 46, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a18da57ace992c87e49fa06a456516a43}{T\+C6\+\_\+\+I\+R\+Qn}} = 47, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a86f45ef73b0f9e601dd8854f22e729c8}{T\+C7\+\_\+\+I\+R\+Qn}} = 48, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa08b66fa4d281b4a5c111e39f49ba6e8}{T\+C8\+\_\+\+I\+R\+Qn}} = 49, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}{T\+C9\+\_\+\+I\+R\+Qn}} = 50, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}{T\+C10\+\_\+\+I\+R\+Qn}} = 51, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}{T\+C11\+\_\+\+I\+R\+Qn}} = 52, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}{A\+E\+S\+\_\+\+I\+R\+Qn}} = 56, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}{T\+R\+N\+G\+\_\+\+I\+R\+Qn}} = 57, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}{X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 58, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}{I\+S\+I\+\_\+\+I\+R\+Qn}} = 59, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}{P\+W\+M1\+\_\+\+I\+R\+Qn}} = 60, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6041aeaaeae59bf45e51bfb2b6a595f6}{S\+D\+R\+A\+M\+C\+\_\+\+I\+R\+Qn}} = 62, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}{R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn}} = 63, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}{P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn}} = 64, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+I\+R\+Qn}} = -\/14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+I\+R\+Qn}} = -\/13, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+I\+R\+Qn}} = -\/12, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+I\+R\+Qn}} = -\/11, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+I\+R\+Qn}} = -\/10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}{S\+V\+Call\+\_\+\+I\+R\+Qn}} = -\/5, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+I\+R\+Qn}} = -\/4, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}{Pend\+S\+V\+\_\+\+I\+R\+Qn}} = -\/2, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+I\+R\+Qn}} = -\/1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}{S\+U\+P\+C\+\_\+\+I\+R\+Qn}} = 0, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}{R\+S\+T\+C\+\_\+\+I\+R\+Qn}} = 1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}{R\+T\+C\+\_\+\+I\+R\+Qn}} = 2, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}{R\+T\+T\+\_\+\+I\+R\+Qn}} = 3, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}{W\+D\+T\+\_\+\+I\+R\+Qn}} = 4, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}{P\+M\+C\+\_\+\+I\+R\+Qn}} = 5, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}{E\+F\+C\+\_\+\+I\+R\+Qn}} = 6, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}{U\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 7, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}{U\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 8, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}{P\+I\+O\+A\+\_\+\+I\+R\+Qn}} = 10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}{P\+I\+O\+B\+\_\+\+I\+R\+Qn}} = 11, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}{U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 13, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}{U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 14, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}{U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 15, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}{P\+I\+O\+D\+\_\+\+I\+R\+Qn}} = 16, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}{H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn}} = 18, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}{T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn}} = 19, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}{T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn}} = 20, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}{S\+P\+I0\+\_\+\+I\+R\+Qn}} = 21, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}{S\+S\+C\+\_\+\+I\+R\+Qn}} = 22, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}{T\+C0\+\_\+\+I\+R\+Qn}} = 23, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}{T\+C1\+\_\+\+I\+R\+Qn}} = 24, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}{T\+C2\+\_\+\+I\+R\+Qn}} = 25, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}{A\+F\+E\+C0\+\_\+\+I\+R\+Qn}} = 29, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}{D\+A\+C\+C\+\_\+\+I\+R\+Qn}} = 30, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}{P\+W\+M0\+\_\+\+I\+R\+Qn}} = 31, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}{I\+C\+M\+\_\+\+I\+R\+Qn}} = 32, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}{A\+C\+C\+\_\+\+I\+R\+Qn}} = 33, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}{U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn}} = 34, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}{M\+C\+A\+N0\+\_\+\+I\+R\+Qn}} = 35, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}{M\+C\+A\+N1\+\_\+\+I\+R\+Qn}} = 37, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}{G\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 39, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}{A\+F\+E\+C1\+\_\+\+I\+R\+Qn}} = 40, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}{S\+P\+I1\+\_\+\+I\+R\+Qn}} = 42, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}{Q\+S\+P\+I\+\_\+\+I\+R\+Qn}} = 43, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}{U\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 44, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}{U\+A\+R\+T3\+\_\+\+I\+R\+Qn}} = 45, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}{U\+A\+R\+T4\+\_\+\+I\+R\+Qn}} = 46, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}{T\+C9\+\_\+\+I\+R\+Qn}} = 50, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}{T\+C10\+\_\+\+I\+R\+Qn}} = 51, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}{T\+C11\+\_\+\+I\+R\+Qn}} = 52, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9d38969568b244642647229ff3ee5476}{M\+L\+B\+\_\+\+I\+R\+Qn}} = 53, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}{A\+E\+S\+\_\+\+I\+R\+Qn}} = 56, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}{T\+R\+N\+G\+\_\+\+I\+R\+Qn}} = 57, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}{X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 58, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}{I\+S\+I\+\_\+\+I\+R\+Qn}} = 59, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}{P\+W\+M1\+\_\+\+I\+R\+Qn}} = 60, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}{R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn}} = 63, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}{P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn}} = 64, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+I\+R\+Qn}} = -\/14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+I\+R\+Qn}} = -\/13, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+I\+R\+Qn}} = -\/12, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+I\+R\+Qn}} = -\/11, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+I\+R\+Qn}} = -\/10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}{S\+V\+Call\+\_\+\+I\+R\+Qn}} = -\/5, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+I\+R\+Qn}} = -\/4, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}{Pend\+S\+V\+\_\+\+I\+R\+Qn}} = -\/2, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+I\+R\+Qn}} = -\/1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}{S\+U\+P\+C\+\_\+\+I\+R\+Qn}} = 0, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}{R\+S\+T\+C\+\_\+\+I\+R\+Qn}} = 1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}{R\+T\+C\+\_\+\+I\+R\+Qn}} = 2, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}{R\+T\+T\+\_\+\+I\+R\+Qn}} = 3, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}{W\+D\+T\+\_\+\+I\+R\+Qn}} = 4, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}{P\+M\+C\+\_\+\+I\+R\+Qn}} = 5, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}{E\+F\+C\+\_\+\+I\+R\+Qn}} = 6, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}{U\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 7, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}{U\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 8, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}{P\+I\+O\+A\+\_\+\+I\+R\+Qn}} = 10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}{P\+I\+O\+B\+\_\+\+I\+R\+Qn}} = 11, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}{U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 13, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}{U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}{U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 15, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}{P\+I\+O\+D\+\_\+\+I\+R\+Qn}} = 16, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}{H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn}} = 18, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}{T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn}} = 19, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}{T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn}} = 20, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}{S\+P\+I0\+\_\+\+I\+R\+Qn}} = 21, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}{S\+S\+C\+\_\+\+I\+R\+Qn}} = 22, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}{T\+C0\+\_\+\+I\+R\+Qn}} = 23, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}{T\+C1\+\_\+\+I\+R\+Qn}} = 24, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}{T\+C2\+\_\+\+I\+R\+Qn}} = 25, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}{A\+F\+E\+C0\+\_\+\+I\+R\+Qn}} = 29, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}{D\+A\+C\+C\+\_\+\+I\+R\+Qn}} = 30, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}{P\+W\+M0\+\_\+\+I\+R\+Qn}} = 31, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}{I\+C\+M\+\_\+\+I\+R\+Qn}} = 32, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}{A\+C\+C\+\_\+\+I\+R\+Qn}} = 33, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}{U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn}} = 34, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}{M\+C\+A\+N0\+\_\+\+I\+R\+Qn}} = 35, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}{M\+C\+A\+N1\+\_\+\+I\+R\+Qn}} = 37, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}{G\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 39, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}{A\+F\+E\+C1\+\_\+\+I\+R\+Qn}} = 40, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}{S\+P\+I1\+\_\+\+I\+R\+Qn}} = 42, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}{Q\+S\+P\+I\+\_\+\+I\+R\+Qn}} = 43, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}{U\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 44, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}{U\+A\+R\+T3\+\_\+\+I\+R\+Qn}} = 45, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}{U\+A\+R\+T4\+\_\+\+I\+R\+Qn}} = 46, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}{T\+C9\+\_\+\+I\+R\+Qn}} = 50, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}{T\+C10\+\_\+\+I\+R\+Qn}} = 51, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}{T\+C11\+\_\+\+I\+R\+Qn}} = 52, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9d38969568b244642647229ff3ee5476}{M\+L\+B\+\_\+\+I\+R\+Qn}} = 53, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}{A\+E\+S\+\_\+\+I\+R\+Qn}} = 56, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}{T\+R\+N\+G\+\_\+\+I\+R\+Qn}} = 57, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}{X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 58, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}{I\+S\+I\+\_\+\+I\+R\+Qn}} = 59, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}{P\+W\+M1\+\_\+\+I\+R\+Qn}} = 60, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}{R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn}} = 63, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}{P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn}} = 64, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+I\+R\+Qn}} = -\/14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+I\+R\+Qn}} = -\/13, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+I\+R\+Qn}} = -\/12, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+I\+R\+Qn}} = -\/11, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+I\+R\+Qn}} = -\/10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}{S\+V\+Call\+\_\+\+I\+R\+Qn}} = -\/5, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+I\+R\+Qn}} = -\/4, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}{Pend\+S\+V\+\_\+\+I\+R\+Qn}} = -\/2, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+I\+R\+Qn}} = -\/1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}{S\+U\+P\+C\+\_\+\+I\+R\+Qn}} = 0, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}{R\+S\+T\+C\+\_\+\+I\+R\+Qn}} = 1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}{R\+T\+C\+\_\+\+I\+R\+Qn}} = 2, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}{R\+T\+T\+\_\+\+I\+R\+Qn}} = 3, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}{W\+D\+T\+\_\+\+I\+R\+Qn}} = 4, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}{P\+M\+C\+\_\+\+I\+R\+Qn}} = 5, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}{E\+F\+C\+\_\+\+I\+R\+Qn}} = 6, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}{U\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 7, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}{U\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 8, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}{P\+I\+O\+A\+\_\+\+I\+R\+Qn}} = 10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}{P\+I\+O\+B\+\_\+\+I\+R\+Qn}} = 11, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}{U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 13, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}{U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 14, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}{U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 15, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}{P\+I\+O\+D\+\_\+\+I\+R\+Qn}} = 16, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}{H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn}} = 18, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}{T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn}} = 19, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}{T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn}} = 20, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}{S\+P\+I0\+\_\+\+I\+R\+Qn}} = 21, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}{S\+S\+C\+\_\+\+I\+R\+Qn}} = 22, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}{T\+C0\+\_\+\+I\+R\+Qn}} = 23, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}{T\+C1\+\_\+\+I\+R\+Qn}} = 24, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}{T\+C2\+\_\+\+I\+R\+Qn}} = 25, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}{A\+F\+E\+C0\+\_\+\+I\+R\+Qn}} = 29, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}{D\+A\+C\+C\+\_\+\+I\+R\+Qn}} = 30, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}{P\+W\+M0\+\_\+\+I\+R\+Qn}} = 31, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}{I\+C\+M\+\_\+\+I\+R\+Qn}} = 32, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}{A\+C\+C\+\_\+\+I\+R\+Qn}} = 33, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}{U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn}} = 34, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}{M\+C\+A\+N0\+\_\+\+I\+R\+Qn}} = 35, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}{M\+C\+A\+N1\+\_\+\+I\+R\+Qn}} = 37, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}{G\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 39, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}{A\+F\+E\+C1\+\_\+\+I\+R\+Qn}} = 40, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}{S\+P\+I1\+\_\+\+I\+R\+Qn}} = 42, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}{Q\+S\+P\+I\+\_\+\+I\+R\+Qn}} = 43, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}{U\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 44, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}{U\+A\+R\+T3\+\_\+\+I\+R\+Qn}} = 45, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}{U\+A\+R\+T4\+\_\+\+I\+R\+Qn}} = 46, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}{T\+C9\+\_\+\+I\+R\+Qn}} = 50, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}{T\+C10\+\_\+\+I\+R\+Qn}} = 51, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}{T\+C11\+\_\+\+I\+R\+Qn}} = 52, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9d38969568b244642647229ff3ee5476}{M\+L\+B\+\_\+\+I\+R\+Qn}} = 53, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}{A\+E\+S\+\_\+\+I\+R\+Qn}} = 56, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}{T\+R\+N\+G\+\_\+\+I\+R\+Qn}} = 57, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}{X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 58, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}{I\+S\+I\+\_\+\+I\+R\+Qn}} = 59, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}{P\+W\+M1\+\_\+\+I\+R\+Qn}} = 60, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}{R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn}} = 63, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}{P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn}} = 64, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+I\+R\+Qn}} = -\/14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+I\+R\+Qn}} = -\/13, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+I\+R\+Qn}} = -\/12, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+I\+R\+Qn}} = -\/11, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+I\+R\+Qn}} = -\/10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}{S\+V\+Call\+\_\+\+I\+R\+Qn}} = -\/5, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+I\+R\+Qn}} = -\/4, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}{Pend\+S\+V\+\_\+\+I\+R\+Qn}} = -\/2, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+I\+R\+Qn}} = -\/1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}{S\+U\+P\+C\+\_\+\+I\+R\+Qn}} = 0, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}{R\+S\+T\+C\+\_\+\+I\+R\+Qn}} = 1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}{R\+T\+C\+\_\+\+I\+R\+Qn}} = 2, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}{R\+T\+T\+\_\+\+I\+R\+Qn}} = 3, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}{W\+D\+T\+\_\+\+I\+R\+Qn}} = 4, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}{P\+M\+C\+\_\+\+I\+R\+Qn}} = 5, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}{E\+F\+C\+\_\+\+I\+R\+Qn}} = 6, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}{U\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 7, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}{U\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 8, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}{P\+I\+O\+A\+\_\+\+I\+R\+Qn}} = 10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}{P\+I\+O\+B\+\_\+\+I\+R\+Qn}} = 11, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}{U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 13, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}{U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}{U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 15, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}{P\+I\+O\+D\+\_\+\+I\+R\+Qn}} = 16, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}{H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn}} = 18, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}{T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn}} = 19, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}{T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn}} = 20, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}{S\+P\+I0\+\_\+\+I\+R\+Qn}} = 21, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}{S\+S\+C\+\_\+\+I\+R\+Qn}} = 22, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}{T\+C0\+\_\+\+I\+R\+Qn}} = 23, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}{T\+C1\+\_\+\+I\+R\+Qn}} = 24, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}{T\+C2\+\_\+\+I\+R\+Qn}} = 25, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}{A\+F\+E\+C0\+\_\+\+I\+R\+Qn}} = 29, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}{D\+A\+C\+C\+\_\+\+I\+R\+Qn}} = 30, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}{P\+W\+M0\+\_\+\+I\+R\+Qn}} = 31, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}{I\+C\+M\+\_\+\+I\+R\+Qn}} = 32, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}{A\+C\+C\+\_\+\+I\+R\+Qn}} = 33, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}{U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn}} = 34, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}{M\+C\+A\+N0\+\_\+\+I\+R\+Qn}} = 35, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}{M\+C\+A\+N1\+\_\+\+I\+R\+Qn}} = 37, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}{G\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 39, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}{A\+F\+E\+C1\+\_\+\+I\+R\+Qn}} = 40, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}{T\+W\+I\+H\+S2\+\_\+\+I\+R\+Qn}} = 41, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}{S\+P\+I1\+\_\+\+I\+R\+Qn}} = 42, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}{Q\+S\+P\+I\+\_\+\+I\+R\+Qn}} = 43, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}{U\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 44, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}{U\+A\+R\+T3\+\_\+\+I\+R\+Qn}} = 45, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}{U\+A\+R\+T4\+\_\+\+I\+R\+Qn}} = 46, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}{T\+C9\+\_\+\+I\+R\+Qn}} = 50, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}{T\+C10\+\_\+\+I\+R\+Qn}} = 51, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}{T\+C11\+\_\+\+I\+R\+Qn}} = 52, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9d38969568b244642647229ff3ee5476}{M\+L\+B\+\_\+\+I\+R\+Qn}} = 53, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}{A\+E\+S\+\_\+\+I\+R\+Qn}} = 56, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}{T\+R\+N\+G\+\_\+\+I\+R\+Qn}} = 57, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}{X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 58, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}{I\+S\+I\+\_\+\+I\+R\+Qn}} = 59, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}{P\+W\+M1\+\_\+\+I\+R\+Qn}} = 60, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}{R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn}} = 63, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}{P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn}} = 64, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+I\+R\+Qn}} = -\/14, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+I\+R\+Qn}} = -\/13, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+I\+R\+Qn}} = -\/12, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+I\+R\+Qn}} = -\/11, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+I\+R\+Qn}} = -\/10, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}{S\+V\+Call\+\_\+\+I\+R\+Qn}} = -\/5, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+I\+R\+Qn}} = -\/4, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}{Pend\+S\+V\+\_\+\+I\+R\+Qn}} = -\/2, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+I\+R\+Qn}} = -\/1, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}{S\+U\+P\+C\+\_\+\+I\+R\+Qn}} = 0, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}{R\+S\+T\+C\+\_\+\+I\+R\+Qn}} = 1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}{R\+T\+C\+\_\+\+I\+R\+Qn}} = 2, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}{R\+T\+T\+\_\+\+I\+R\+Qn}} = 3, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}{W\+D\+T\+\_\+\+I\+R\+Qn}} = 4, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}{P\+M\+C\+\_\+\+I\+R\+Qn}} = 5, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}{E\+F\+C\+\_\+\+I\+R\+Qn}} = 6, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}{U\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 7, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}{U\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 8, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}{P\+I\+O\+A\+\_\+\+I\+R\+Qn}} = 10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}{P\+I\+O\+B\+\_\+\+I\+R\+Qn}} = 11, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}{U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 13, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}{U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}{U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 15, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}{P\+I\+O\+D\+\_\+\+I\+R\+Qn}} = 16, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}{H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn}} = 18, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}{T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn}} = 19, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}{T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn}} = 20, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}{S\+P\+I0\+\_\+\+I\+R\+Qn}} = 21, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}{S\+S\+C\+\_\+\+I\+R\+Qn}} = 22, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}{T\+C0\+\_\+\+I\+R\+Qn}} = 23, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}{T\+C1\+\_\+\+I\+R\+Qn}} = 24, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}{T\+C2\+\_\+\+I\+R\+Qn}} = 25, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}{A\+F\+E\+C0\+\_\+\+I\+R\+Qn}} = 29, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}{D\+A\+C\+C\+\_\+\+I\+R\+Qn}} = 30, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}{P\+W\+M0\+\_\+\+I\+R\+Qn}} = 31, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}{I\+C\+M\+\_\+\+I\+R\+Qn}} = 32, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}{A\+C\+C\+\_\+\+I\+R\+Qn}} = 33, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}{U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn}} = 34, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}{M\+C\+A\+N0\+\_\+\+I\+R\+Qn}} = 35, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}{M\+C\+A\+N1\+\_\+\+I\+R\+Qn}} = 37, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}{G\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 39, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}{A\+F\+E\+C1\+\_\+\+I\+R\+Qn}} = 40, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}{T\+W\+I\+H\+S2\+\_\+\+I\+R\+Qn}} = 41, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}{S\+P\+I1\+\_\+\+I\+R\+Qn}} = 42, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}{Q\+S\+P\+I\+\_\+\+I\+R\+Qn}} = 43, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}{U\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 44, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}{U\+A\+R\+T3\+\_\+\+I\+R\+Qn}} = 45, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}{U\+A\+R\+T4\+\_\+\+I\+R\+Qn}} = 46, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}{T\+C9\+\_\+\+I\+R\+Qn}} = 50, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}{T\+C10\+\_\+\+I\+R\+Qn}} = 51, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}{T\+C11\+\_\+\+I\+R\+Qn}} = 52, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9d38969568b244642647229ff3ee5476}{M\+L\+B\+\_\+\+I\+R\+Qn}} = 53, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}{A\+E\+S\+\_\+\+I\+R\+Qn}} = 56, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}{T\+R\+N\+G\+\_\+\+I\+R\+Qn}} = 57, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}{X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 58, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}{I\+S\+I\+\_\+\+I\+R\+Qn}} = 59, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}{P\+W\+M1\+\_\+\+I\+R\+Qn}} = 60, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}{R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn}} = 63, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}{P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn}} = 64, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+I\+R\+Qn}} = -\/14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+I\+R\+Qn}} = -\/13, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+I\+R\+Qn}} = -\/12, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+I\+R\+Qn}} = -\/11, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+I\+R\+Qn}} = -\/10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}{S\+V\+Call\+\_\+\+I\+R\+Qn}} = -\/5, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+I\+R\+Qn}} = -\/4, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}{Pend\+S\+V\+\_\+\+I\+R\+Qn}} = -\/2, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+I\+R\+Qn}} = -\/1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}{S\+U\+P\+C\+\_\+\+I\+R\+Qn}} = 0, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}{R\+S\+T\+C\+\_\+\+I\+R\+Qn}} = 1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}{R\+T\+C\+\_\+\+I\+R\+Qn}} = 2, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}{R\+T\+T\+\_\+\+I\+R\+Qn}} = 3, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}{W\+D\+T\+\_\+\+I\+R\+Qn}} = 4, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}{P\+M\+C\+\_\+\+I\+R\+Qn}} = 5, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}{E\+F\+C\+\_\+\+I\+R\+Qn}} = 6, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}{U\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 7, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}{U\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 8, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}{P\+I\+O\+A\+\_\+\+I\+R\+Qn}} = 10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}{P\+I\+O\+B\+\_\+\+I\+R\+Qn}} = 11, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}{U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 13, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}{U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 14, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}{U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 15, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}{P\+I\+O\+D\+\_\+\+I\+R\+Qn}} = 16, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}{H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn}} = 18, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}{T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn}} = 19, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}{T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn}} = 20, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}{S\+P\+I0\+\_\+\+I\+R\+Qn}} = 21, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}{S\+S\+C\+\_\+\+I\+R\+Qn}} = 22, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}{T\+C0\+\_\+\+I\+R\+Qn}} = 23, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}{T\+C1\+\_\+\+I\+R\+Qn}} = 24, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}{T\+C2\+\_\+\+I\+R\+Qn}} = 25, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}{A\+F\+E\+C0\+\_\+\+I\+R\+Qn}} = 29, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}{D\+A\+C\+C\+\_\+\+I\+R\+Qn}} = 30, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}{P\+W\+M0\+\_\+\+I\+R\+Qn}} = 31, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}{I\+C\+M\+\_\+\+I\+R\+Qn}} = 32, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}{A\+C\+C\+\_\+\+I\+R\+Qn}} = 33, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}{U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn}} = 34, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}{M\+C\+A\+N0\+\_\+\+I\+R\+Qn}} = 35, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}{M\+C\+A\+N1\+\_\+\+I\+R\+Qn}} = 37, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}{G\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 39, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}{A\+F\+E\+C1\+\_\+\+I\+R\+Qn}} = 40, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}{T\+W\+I\+H\+S2\+\_\+\+I\+R\+Qn}} = 41, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}{S\+P\+I1\+\_\+\+I\+R\+Qn}} = 42, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}{Q\+S\+P\+I\+\_\+\+I\+R\+Qn}} = 43, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}{U\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 44, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}{U\+A\+R\+T3\+\_\+\+I\+R\+Qn}} = 45, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}{U\+A\+R\+T4\+\_\+\+I\+R\+Qn}} = 46, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}{T\+C9\+\_\+\+I\+R\+Qn}} = 50, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}{T\+C10\+\_\+\+I\+R\+Qn}} = 51, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}{T\+C11\+\_\+\+I\+R\+Qn}} = 52, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9d38969568b244642647229ff3ee5476}{M\+L\+B\+\_\+\+I\+R\+Qn}} = 53, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}{A\+E\+S\+\_\+\+I\+R\+Qn}} = 56, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}{T\+R\+N\+G\+\_\+\+I\+R\+Qn}} = 57, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}{X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 58, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}{I\+S\+I\+\_\+\+I\+R\+Qn}} = 59, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}{P\+W\+M1\+\_\+\+I\+R\+Qn}} = 60, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}{R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn}} = 63, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}{P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn}} = 64, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+I\+R\+Qn}} = -\/14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+I\+R\+Qn}} = -\/13, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+I\+R\+Qn}} = -\/12, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+I\+R\+Qn}} = -\/11, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+I\+R\+Qn}} = -\/10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}{S\+V\+Call\+\_\+\+I\+R\+Qn}} = -\/5, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+I\+R\+Qn}} = -\/4, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}{Pend\+S\+V\+\_\+\+I\+R\+Qn}} = -\/2, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+I\+R\+Qn}} = -\/1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}{S\+U\+P\+C\+\_\+\+I\+R\+Qn}} = 0, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}{R\+S\+T\+C\+\_\+\+I\+R\+Qn}} = 1, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}{R\+T\+C\+\_\+\+I\+R\+Qn}} = 2, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}{R\+T\+T\+\_\+\+I\+R\+Qn}} = 3, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}{W\+D\+T\+\_\+\+I\+R\+Qn}} = 4, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}{P\+M\+C\+\_\+\+I\+R\+Qn}} = 5, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}{E\+F\+C\+\_\+\+I\+R\+Qn}} = 6, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}{U\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 7, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}{U\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 8, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}{P\+I\+O\+A\+\_\+\+I\+R\+Qn}} = 10, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}{P\+I\+O\+B\+\_\+\+I\+R\+Qn}} = 11, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4e1864370fbee9bd8c4c0cee352c15fc}{P\+I\+O\+C\+\_\+\+I\+R\+Qn}} = 12, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}{U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 13, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}{U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 14, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}{U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 15, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}{P\+I\+O\+D\+\_\+\+I\+R\+Qn}} = 16, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a819752a6802b89d9756e65e1b599bdd3}{P\+I\+O\+E\+\_\+\+I\+R\+Qn}} = 17, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}{H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn}} = 18, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}{T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn}} = 19, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}{T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn}} = 20, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}{S\+P\+I0\+\_\+\+I\+R\+Qn}} = 21, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}{S\+S\+C\+\_\+\+I\+R\+Qn}} = 22, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}{T\+C0\+\_\+\+I\+R\+Qn}} = 23, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}{T\+C1\+\_\+\+I\+R\+Qn}} = 24, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}{T\+C2\+\_\+\+I\+R\+Qn}} = 25, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9b195297aae3d4fffaf47d63f76dd54d}{T\+C3\+\_\+\+I\+R\+Qn}} = 26, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a5810a6df881ddcfe8347f6400c76fffb}{T\+C4\+\_\+\+I\+R\+Qn}} = 27, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a7d84acc2578d91161cb9cb56481cb71f}{T\+C5\+\_\+\+I\+R\+Qn}} = 28, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}{A\+F\+E\+C0\+\_\+\+I\+R\+Qn}} = 29, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}{D\+A\+C\+C\+\_\+\+I\+R\+Qn}} = 30, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}{P\+W\+M0\+\_\+\+I\+R\+Qn}} = 31, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}{I\+C\+M\+\_\+\+I\+R\+Qn}} = 32, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}{A\+C\+C\+\_\+\+I\+R\+Qn}} = 33, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}{U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn}} = 34, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}{M\+C\+A\+N0\+\_\+\+I\+R\+Qn}} = 35, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}{M\+C\+A\+N1\+\_\+\+I\+R\+Qn}} = 37, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}{G\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 39, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}{A\+F\+E\+C1\+\_\+\+I\+R\+Qn}} = 40, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}{T\+W\+I\+H\+S2\+\_\+\+I\+R\+Qn}} = 41, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}{S\+P\+I1\+\_\+\+I\+R\+Qn}} = 42, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}{Q\+S\+P\+I\+\_\+\+I\+R\+Qn}} = 43, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}{U\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 44, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}{U\+A\+R\+T3\+\_\+\+I\+R\+Qn}} = 45, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}{U\+A\+R\+T4\+\_\+\+I\+R\+Qn}} = 46, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a18da57ace992c87e49fa06a456516a43}{T\+C6\+\_\+\+I\+R\+Qn}} = 47, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a86f45ef73b0f9e601dd8854f22e729c8}{T\+C7\+\_\+\+I\+R\+Qn}} = 48, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa08b66fa4d281b4a5c111e39f49ba6e8}{T\+C8\+\_\+\+I\+R\+Qn}} = 49, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}{T\+C9\+\_\+\+I\+R\+Qn}} = 50, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}{T\+C10\+\_\+\+I\+R\+Qn}} = 51, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}{T\+C11\+\_\+\+I\+R\+Qn}} = 52, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9d38969568b244642647229ff3ee5476}{M\+L\+B\+\_\+\+I\+R\+Qn}} = 53, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}{A\+E\+S\+\_\+\+I\+R\+Qn}} = 56, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}{T\+R\+N\+G\+\_\+\+I\+R\+Qn}} = 57, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}{X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 58, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}{I\+S\+I\+\_\+\+I\+R\+Qn}} = 59, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}{P\+W\+M1\+\_\+\+I\+R\+Qn}} = 60, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6041aeaaeae59bf45e51bfb2b6a595f6}{S\+D\+R\+A\+M\+C\+\_\+\+I\+R\+Qn}} = 62, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}{R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn}} = 63, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}{P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn}} = 64, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+I\+R\+Qn}} = -\/14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+I\+R\+Qn}} = -\/13, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+I\+R\+Qn}} = -\/12, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+I\+R\+Qn}} = -\/11, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+I\+R\+Qn}} = -\/10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}{S\+V\+Call\+\_\+\+I\+R\+Qn}} = -\/5, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+I\+R\+Qn}} = -\/4, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}{Pend\+S\+V\+\_\+\+I\+R\+Qn}} = -\/2, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+I\+R\+Qn}} = -\/1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}{S\+U\+P\+C\+\_\+\+I\+R\+Qn}} = 0, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}{R\+S\+T\+C\+\_\+\+I\+R\+Qn}} = 1, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}{R\+T\+C\+\_\+\+I\+R\+Qn}} = 2, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}{R\+T\+T\+\_\+\+I\+R\+Qn}} = 3, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}{W\+D\+T\+\_\+\+I\+R\+Qn}} = 4, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}{P\+M\+C\+\_\+\+I\+R\+Qn}} = 5, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}{E\+F\+C\+\_\+\+I\+R\+Qn}} = 6, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}{U\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 7, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}{U\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 8, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}{P\+I\+O\+A\+\_\+\+I\+R\+Qn}} = 10, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}{P\+I\+O\+B\+\_\+\+I\+R\+Qn}} = 11, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4e1864370fbee9bd8c4c0cee352c15fc}{P\+I\+O\+C\+\_\+\+I\+R\+Qn}} = 12, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}{U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 13, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}{U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 14, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}{U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 15, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}{P\+I\+O\+D\+\_\+\+I\+R\+Qn}} = 16, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a819752a6802b89d9756e65e1b599bdd3}{P\+I\+O\+E\+\_\+\+I\+R\+Qn}} = 17, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}{H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn}} = 18, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}{T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn}} = 19, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}{T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn}} = 20, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}{S\+P\+I0\+\_\+\+I\+R\+Qn}} = 21, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}{S\+S\+C\+\_\+\+I\+R\+Qn}} = 22, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}{T\+C0\+\_\+\+I\+R\+Qn}} = 23, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}{T\+C1\+\_\+\+I\+R\+Qn}} = 24, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}{T\+C2\+\_\+\+I\+R\+Qn}} = 25, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9b195297aae3d4fffaf47d63f76dd54d}{T\+C3\+\_\+\+I\+R\+Qn}} = 26, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a5810a6df881ddcfe8347f6400c76fffb}{T\+C4\+\_\+\+I\+R\+Qn}} = 27, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a7d84acc2578d91161cb9cb56481cb71f}{T\+C5\+\_\+\+I\+R\+Qn}} = 28, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}{A\+F\+E\+C0\+\_\+\+I\+R\+Qn}} = 29, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}{D\+A\+C\+C\+\_\+\+I\+R\+Qn}} = 30, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}{P\+W\+M0\+\_\+\+I\+R\+Qn}} = 31, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}{I\+C\+M\+\_\+\+I\+R\+Qn}} = 32, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}{A\+C\+C\+\_\+\+I\+R\+Qn}} = 33, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}{U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn}} = 34, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}{M\+C\+A\+N0\+\_\+\+I\+R\+Qn}} = 35, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}{M\+C\+A\+N1\+\_\+\+I\+R\+Qn}} = 37, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}{G\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 39, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}{A\+F\+E\+C1\+\_\+\+I\+R\+Qn}} = 40, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}{T\+W\+I\+H\+S2\+\_\+\+I\+R\+Qn}} = 41, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}{S\+P\+I1\+\_\+\+I\+R\+Qn}} = 42, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}{Q\+S\+P\+I\+\_\+\+I\+R\+Qn}} = 43, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}{U\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 44, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}{U\+A\+R\+T3\+\_\+\+I\+R\+Qn}} = 45, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}{U\+A\+R\+T4\+\_\+\+I\+R\+Qn}} = 46, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a18da57ace992c87e49fa06a456516a43}{T\+C6\+\_\+\+I\+R\+Qn}} = 47, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a86f45ef73b0f9e601dd8854f22e729c8}{T\+C7\+\_\+\+I\+R\+Qn}} = 48, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa08b66fa4d281b4a5c111e39f49ba6e8}{T\+C8\+\_\+\+I\+R\+Qn}} = 49, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}{T\+C9\+\_\+\+I\+R\+Qn}} = 50, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}{T\+C10\+\_\+\+I\+R\+Qn}} = 51, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}{T\+C11\+\_\+\+I\+R\+Qn}} = 52, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9d38969568b244642647229ff3ee5476}{M\+L\+B\+\_\+\+I\+R\+Qn}} = 53, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}{A\+E\+S\+\_\+\+I\+R\+Qn}} = 56, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}{T\+R\+N\+G\+\_\+\+I\+R\+Qn}} = 57, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}{X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 58, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}{I\+S\+I\+\_\+\+I\+R\+Qn}} = 59, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}{P\+W\+M1\+\_\+\+I\+R\+Qn}} = 60, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6041aeaaeae59bf45e51bfb2b6a595f6}{S\+D\+R\+A\+M\+C\+\_\+\+I\+R\+Qn}} = 62, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}{R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn}} = 63, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}{P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn}} = 64, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+I\+R\+Qn}} = -\/14, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+I\+R\+Qn}} = -\/13, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+I\+R\+Qn}} = -\/12, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+I\+R\+Qn}} = -\/11, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+I\+R\+Qn}} = -\/10, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}{S\+V\+Call\+\_\+\+I\+R\+Qn}} = -\/5, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+I\+R\+Qn}} = -\/4, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}{Pend\+S\+V\+\_\+\+I\+R\+Qn}} = -\/2, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+I\+R\+Qn}} = -\/1, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}{S\+U\+P\+C\+\_\+\+I\+R\+Qn}} = 0, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}{R\+S\+T\+C\+\_\+\+I\+R\+Qn}} = 1, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}{R\+T\+C\+\_\+\+I\+R\+Qn}} = 2, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}{R\+T\+T\+\_\+\+I\+R\+Qn}} = 3, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}{W\+D\+T\+\_\+\+I\+R\+Qn}} = 4, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}{P\+M\+C\+\_\+\+I\+R\+Qn}} = 5, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}{E\+F\+C\+\_\+\+I\+R\+Qn}} = 6, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}{U\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 7, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}{U\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 8, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}{P\+I\+O\+A\+\_\+\+I\+R\+Qn}} = 10, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}{P\+I\+O\+B\+\_\+\+I\+R\+Qn}} = 11, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4e1864370fbee9bd8c4c0cee352c15fc}{P\+I\+O\+C\+\_\+\+I\+R\+Qn}} = 12, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}{U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn}} = 13, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}{U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn}} = 14, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}{U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 15, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}{P\+I\+O\+D\+\_\+\+I\+R\+Qn}} = 16, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a819752a6802b89d9756e65e1b599bdd3}{P\+I\+O\+E\+\_\+\+I\+R\+Qn}} = 17, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}{H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn}} = 18, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}{T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn}} = 19, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}{T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn}} = 20, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}{S\+P\+I0\+\_\+\+I\+R\+Qn}} = 21, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}{S\+S\+C\+\_\+\+I\+R\+Qn}} = 22, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}{T\+C0\+\_\+\+I\+R\+Qn}} = 23, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}{T\+C1\+\_\+\+I\+R\+Qn}} = 24, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}{T\+C2\+\_\+\+I\+R\+Qn}} = 25, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9b195297aae3d4fffaf47d63f76dd54d}{T\+C3\+\_\+\+I\+R\+Qn}} = 26, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a5810a6df881ddcfe8347f6400c76fffb}{T\+C4\+\_\+\+I\+R\+Qn}} = 27, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a7d84acc2578d91161cb9cb56481cb71f}{T\+C5\+\_\+\+I\+R\+Qn}} = 28, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}{A\+F\+E\+C0\+\_\+\+I\+R\+Qn}} = 29, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}{D\+A\+C\+C\+\_\+\+I\+R\+Qn}} = 30, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}{P\+W\+M0\+\_\+\+I\+R\+Qn}} = 31, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}{I\+C\+M\+\_\+\+I\+R\+Qn}} = 32, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}{A\+C\+C\+\_\+\+I\+R\+Qn}} = 33, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}{U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn}} = 34, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}{M\+C\+A\+N0\+\_\+\+I\+R\+Qn}} = 35, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a32a6907f13a7aeee6ac211fe17f73ff4}{M\+C\+A\+N0\+\_\+\+L\+I\+N\+E1\+\_\+\+I\+R\+Qn}} = 36, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}{M\+C\+A\+N1\+\_\+\+I\+R\+Qn}} = 37, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083afa6208f412eb422443e1f3661b5e6728}{M\+C\+A\+N1\+\_\+\+L\+I\+N\+E1\+\_\+\+I\+R\+Qn}} = 38, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}{G\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 39, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}{A\+F\+E\+C1\+\_\+\+I\+R\+Qn}} = 40, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}{T\+W\+I\+H\+S2\+\_\+\+I\+R\+Qn}} = 41, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}{S\+P\+I1\+\_\+\+I\+R\+Qn}} = 42, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}{Q\+S\+P\+I\+\_\+\+I\+R\+Qn}} = 43, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}{U\+A\+R\+T2\+\_\+\+I\+R\+Qn}} = 44, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}{U\+A\+R\+T3\+\_\+\+I\+R\+Qn}} = 45, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}{U\+A\+R\+T4\+\_\+\+I\+R\+Qn}} = 46, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a18da57ace992c87e49fa06a456516a43}{T\+C6\+\_\+\+I\+R\+Qn}} = 47, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a86f45ef73b0f9e601dd8854f22e729c8}{T\+C7\+\_\+\+I\+R\+Qn}} = 48, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa08b66fa4d281b4a5c111e39f49ba6e8}{T\+C8\+\_\+\+I\+R\+Qn}} = 49, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}{T\+C9\+\_\+\+I\+R\+Qn}} = 50, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}{T\+C10\+\_\+\+I\+R\+Qn}} = 51, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}{T\+C11\+\_\+\+I\+R\+Qn}} = 52, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a9d38969568b244642647229ff3ee5476}{M\+L\+B\+\_\+\+I\+R\+Qn}} = 53, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}{A\+E\+S\+\_\+\+I\+R\+Qn}} = 56, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}{T\+R\+N\+G\+\_\+\+I\+R\+Qn}} = 57, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}{X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn}} = 58, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}{I\+S\+I\+\_\+\+I\+R\+Qn}} = 59, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}{P\+W\+M1\+\_\+\+I\+R\+Qn}} = 60, 
\newline
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a6041aeaaeae59bf45e51bfb2b6a595f6}{S\+D\+R\+A\+M\+C\+\_\+\+I\+R\+Qn}} = 62, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}{R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn}} = 63, 
\mbox{\hyperlink{group__SAMV71Q21__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}{P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn}} = 64
 \}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_gae7ee340978f5c25f52f0cad1457c6616}\label{group__SAME70N19__cmsis_gae7ee340978f5c25f52f0cad1457c6616}} 
void {\bfseries Reset\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_ga6ad7a5e3ee69cb6db6a6b9111ba898bc}\label{group__SAME70N19__cmsis_ga6ad7a5e3ee69cb6db6a6b9111ba898bc}} 
void \mbox{\hyperlink{group__SAME70N19__cmsis_ga6ad7a5e3ee69cb6db6a6b9111ba898bc}{N\+M\+I\+\_\+\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em Default N\+MI interrupt handler. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_ga2bffc10d5bd4106753b7c30e86903bea}\label{group__SAME70N19__cmsis_ga2bffc10d5bd4106753b7c30e86903bea}} 
void \mbox{\hyperlink{group__SAME70N19__cmsis_ga2bffc10d5bd4106753b7c30e86903bea}{Hard\+Fault\+\_\+\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em Default Hard\+Fault interrupt handler. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_ga3150f74512510287a942624aa9b44cc5}\label{group__SAME70N19__cmsis_ga3150f74512510287a942624aa9b44cc5}} 
void \mbox{\hyperlink{group__SAME70N19__cmsis_ga3150f74512510287a942624aa9b44cc5}{Mem\+Manage\+\_\+\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em Default Mem\+Manage interrupt handler. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_ga850cefb17a977292ae5eb4cafa9976c3}\label{group__SAME70N19__cmsis_ga850cefb17a977292ae5eb4cafa9976c3}} 
void \mbox{\hyperlink{group__SAME70N19__cmsis_ga850cefb17a977292ae5eb4cafa9976c3}{Bus\+Fault\+\_\+\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em Default Bus\+Fault interrupt handler. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_ga1d98923de2ed6b7309b66f9ba2971647}\label{group__SAME70N19__cmsis_ga1d98923de2ed6b7309b66f9ba2971647}} 
void \mbox{\hyperlink{group__SAME70N19__cmsis_ga1d98923de2ed6b7309b66f9ba2971647}{Usage\+Fault\+\_\+\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em Default Usage\+Fault interrupt handler. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_ga3e5ddb3df0d62f2dc357e64a3f04a6ce}\label{group__SAME70N19__cmsis_ga3e5ddb3df0d62f2dc357e64a3f04a6ce}} 
void {\bfseries S\+V\+C\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_gadbdfb05858cc36fc520974df37ec3cb0}\label{group__SAME70N19__cmsis_gadbdfb05858cc36fc520974df37ec3cb0}} 
void {\bfseries Debug\+Mon\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_ga6303e1f258cbdc1f970ce579cc015623}\label{group__SAME70N19__cmsis_ga6303e1f258cbdc1f970ce579cc015623}} 
void {\bfseries Pend\+S\+V\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_gab5e09814056d617c521549e542639b7e}\label{group__SAME70N19__cmsis_gab5e09814056d617c521549e542639b7e}} 
void {\bfseries Sys\+Tick\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_gad1fa09ee72fd0768829265e042bef48d}\label{group__SAME70N19__cmsis_gad1fa09ee72fd0768829265e042bef48d}} 
void {\bfseries A\+C\+C\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_gae1a36480dbaa74ad00783e1bdc5be4f2}\label{group__SAME70N19__cmsis_gae1a36480dbaa74ad00783e1bdc5be4f2}} 
void {\bfseries A\+E\+S\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_ga69b3d0d949a58ac555b4907159f11541}\label{group__SAME70N19__cmsis_ga69b3d0d949a58ac555b4907159f11541}} 
void {\bfseries A\+F\+E\+C0\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_ga3597d6db152f164396a9a9c552e00d6b}\label{group__SAME70N19__cmsis_ga3597d6db152f164396a9a9c552e00d6b}} 
void {\bfseries A\+F\+E\+C1\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_ga4e5ace3081c1889b911e460ec4a1dbd2}\label{group__SAME70N19__cmsis_ga4e5ace3081c1889b911e460ec4a1dbd2}} 
void {\bfseries D\+A\+C\+C\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_gabd7024fb18788c78534b9ab89354c5fc}\label{group__SAME70N19__cmsis_gabd7024fb18788c78534b9ab89354c5fc}} 
void {\bfseries E\+F\+C\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_ga4520e60d4d1335503733c25aa00d1c43}\label{group__SAME70N19__cmsis_ga4520e60d4d1335503733c25aa00d1c43}} 
void {\bfseries G\+M\+A\+C\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_ga5eb938d29a6a58fb2c8953cf92c141dd}\label{group__SAME70N19__cmsis_ga5eb938d29a6a58fb2c8953cf92c141dd}} 
void {\bfseries H\+S\+M\+C\+I\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_ga0eb6391ca93eaa7ee509ba6434b4a8cb}\label{group__SAME70N19__cmsis_ga0eb6391ca93eaa7ee509ba6434b4a8cb}} 
void {\bfseries I\+C\+M\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_ga9c5285058cec3ed575d3fc89d3dbcc33}\label{group__SAME70N19__cmsis_ga9c5285058cec3ed575d3fc89d3dbcc33}} 
void {\bfseries I\+S\+I\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_gab0e3f5ffc3fff54cd1bcb6465edd4eb1}\label{group__SAME70N19__cmsis_gab0e3f5ffc3fff54cd1bcb6465edd4eb1}} 
void {\bfseries M\+C\+A\+N0\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_gaddc9f081f0b65b3dfa45e2fb26dd2ceb}\label{group__SAME70N19__cmsis_gaddc9f081f0b65b3dfa45e2fb26dd2ceb}} 
void {\bfseries M\+C\+A\+N1\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_gafca962a3839c44570f32da889477118c}\label{group__SAME70N19__cmsis_gafca962a3839c44570f32da889477118c}} 
void {\bfseries P\+I\+O\+A\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_ga8eaa8ed51c40195131a9fd8244c31453}\label{group__SAME70N19__cmsis_ga8eaa8ed51c40195131a9fd8244c31453}} 
void {\bfseries P\+I\+O\+B\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_gaaf9203e2d5acd44e727a8bf4090979ca}\label{group__SAME70N19__cmsis_gaaf9203e2d5acd44e727a8bf4090979ca}} 
void {\bfseries P\+I\+O\+D\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_ga4ce9a9f564d78cb1628a9e99b15eb3fe}\label{group__SAME70N19__cmsis_ga4ce9a9f564d78cb1628a9e99b15eb3fe}} 
void {\bfseries P\+M\+C\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_gace50030fcde9e4436ca5238c30dc4f12}\label{group__SAME70N19__cmsis_gace50030fcde9e4436ca5238c30dc4f12}} 
void {\bfseries P\+W\+M0\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_ga0d1acb7419914a8ed8c0c7475e42375e}\label{group__SAME70N19__cmsis_ga0d1acb7419914a8ed8c0c7475e42375e}} 
void {\bfseries P\+W\+M1\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_gac8d53baec758d46e0565d45b18fb7881}\label{group__SAME70N19__cmsis_gac8d53baec758d46e0565d45b18fb7881}} 
void {\bfseries Q\+S\+P\+I\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_gae6d9d81ca81deeea217508d46808c9a1}\label{group__SAME70N19__cmsis_gae6d9d81ca81deeea217508d46808c9a1}} 
void {\bfseries R\+S\+T\+C\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_ga716d61c011b858b2971ccae0219b0840}\label{group__SAME70N19__cmsis_ga716d61c011b858b2971ccae0219b0840}} 
void {\bfseries R\+S\+W\+D\+T\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_gab6a8110ba2ed9a12326dc9db531be942}\label{group__SAME70N19__cmsis_gab6a8110ba2ed9a12326dc9db531be942}} 
void {\bfseries R\+T\+C\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_ga77d719ccda271977fef3aa3153d82b7b}\label{group__SAME70N19__cmsis_ga77d719ccda271977fef3aa3153d82b7b}} 
void {\bfseries R\+T\+T\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_gac5bf35e3356a54596b691298d3a5802d}\label{group__SAME70N19__cmsis_gac5bf35e3356a54596b691298d3a5802d}} 
void {\bfseries S\+P\+I0\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_ga276079604341ab260498b0e3f450b741}\label{group__SAME70N19__cmsis_ga276079604341ab260498b0e3f450b741}} 
void {\bfseries S\+P\+I1\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_ga062bd498213b2455a274a841f919fe97}\label{group__SAME70N19__cmsis_ga062bd498213b2455a274a841f919fe97}} 
void {\bfseries S\+S\+C\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_gaa865f10aca377b150d8c1394fc58c0ed}\label{group__SAME70N19__cmsis_gaa865f10aca377b150d8c1394fc58c0ed}} 
void {\bfseries S\+U\+P\+C\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_ga2eca52a9a80dbd2067f9dbbba597f63f}\label{group__SAME70N19__cmsis_ga2eca52a9a80dbd2067f9dbbba597f63f}} 
void {\bfseries T\+C0\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_ga167104520375d36a7d8e8263779920b0}\label{group__SAME70N19__cmsis_ga167104520375d36a7d8e8263779920b0}} 
void {\bfseries T\+C1\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_ga56908176571ec5eaa118a712eea280f0}\label{group__SAME70N19__cmsis_ga56908176571ec5eaa118a712eea280f0}} 
void {\bfseries T\+C2\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_ga0b89dd1c85b0379f65ec3899d122060d}\label{group__SAME70N19__cmsis_ga0b89dd1c85b0379f65ec3899d122060d}} 
void {\bfseries T\+C9\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_gad063fed7ed36baa3d0db25e47d3d1b49}\label{group__SAME70N19__cmsis_gad063fed7ed36baa3d0db25e47d3d1b49}} 
void {\bfseries T\+C10\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_gaf0638f1d45f62663e3cde1145e4499e9}\label{group__SAME70N19__cmsis_gaf0638f1d45f62663e3cde1145e4499e9}} 
void {\bfseries T\+C11\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_ga49bc805925cf23257d81ed4b3a21000d}\label{group__SAME70N19__cmsis_ga49bc805925cf23257d81ed4b3a21000d}} 
void {\bfseries T\+R\+N\+G\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_gac9c7be6673c7b38fbba63f9fdcbca372}\label{group__SAME70N19__cmsis_gac9c7be6673c7b38fbba63f9fdcbca372}} 
void {\bfseries T\+W\+I\+H\+S0\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_ga1d924dc41f4c64dd6fdf5879e7eac378}\label{group__SAME70N19__cmsis_ga1d924dc41f4c64dd6fdf5879e7eac378}} 
void {\bfseries T\+W\+I\+H\+S1\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_ga29c3d5f43aaca36cf4529d56917f9706}\label{group__SAME70N19__cmsis_ga29c3d5f43aaca36cf4529d56917f9706}} 
void {\bfseries T\+W\+I\+H\+S2\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_ga82b7b0fba46f37a99898682733d4c73f}\label{group__SAME70N19__cmsis_ga82b7b0fba46f37a99898682733d4c73f}} 
void {\bfseries U\+A\+R\+T0\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_ga2f2d8be175c00b0b2b0d3bb11c5add40}\label{group__SAME70N19__cmsis_ga2f2d8be175c00b0b2b0d3bb11c5add40}} 
void {\bfseries U\+A\+R\+T1\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_ga4c99ed6c0aef9c7b47c9903aeb236837}\label{group__SAME70N19__cmsis_ga4c99ed6c0aef9c7b47c9903aeb236837}} 
void {\bfseries U\+A\+R\+T2\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_ga2718a3817f27fa5073e0889ae972bd6c}\label{group__SAME70N19__cmsis_ga2718a3817f27fa5073e0889ae972bd6c}} 
void {\bfseries U\+A\+R\+T3\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_gae6084be106b696557ecbb8dae4708a63}\label{group__SAME70N19__cmsis_gae6084be106b696557ecbb8dae4708a63}} 
void {\bfseries U\+A\+R\+T4\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_gaa2d1b90cebab6c82cf77533691d52483}\label{group__SAME70N19__cmsis_gaa2d1b90cebab6c82cf77533691d52483}} 
void {\bfseries U\+S\+A\+R\+T0\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_ga89d1f7ca6d3e03bd3da5e1c64a2d63a3}\label{group__SAME70N19__cmsis_ga89d1f7ca6d3e03bd3da5e1c64a2d63a3}} 
void {\bfseries U\+S\+A\+R\+T1\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_ga9cdfc4b7e9c04496ed8c4675e567e24c}\label{group__SAME70N19__cmsis_ga9cdfc4b7e9c04496ed8c4675e567e24c}} 
void {\bfseries U\+S\+A\+R\+T2\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_gafcd12a00544aac7645deb694ec611e7a}\label{group__SAME70N19__cmsis_gafcd12a00544aac7645deb694ec611e7a}} 
void {\bfseries U\+S\+B\+H\+S\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_ga3a2e83b64bfd57689085381db4ac7dee}\label{group__SAME70N19__cmsis_ga3a2e83b64bfd57689085381db4ac7dee}} 
void {\bfseries W\+D\+T\+\_\+\+Handler} (void)
\item 
\mbox{\Hypertarget{group__SAME70N19__cmsis_ga88c1075bc215ea5317bf13013abdd805}\label{group__SAME70N19__cmsis_ga88c1075bc215ea5317bf13013abdd805}} 
void {\bfseries X\+D\+M\+A\+C\+\_\+\+Handler} (void)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__SAME70N19__cmsis_ga8eb40c0d30a09a0ae388e56b21d8f22c}\label{group__SAME70N19__cmsis_ga8eb40c0d30a09a0ae388e56b21d8f22c}} 
\index{CMSIS Definitions@{CMSIS Definitions}!\_\_CM7\_REV@{\_\_CM7\_REV}}
\index{\_\_CM7\_REV@{\_\_CM7\_REV}!CMSIS Definitions@{CMSIS Definitions}}
\subsubsection{\texorpdfstring{\_\_CM7\_REV}{\_\_CM7\_REV}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+C\+M7\+\_\+\+R\+EV~0x0000}



Configuration of the Cortex-\/\+M7 Processor and Core Peripherals. 

S\+A\+M\+E70\+N19 core revision number (\mbox{[}15\+:8\mbox{]} revision number, \mbox{[}7\+:0\mbox{]} patch number) \mbox{\Hypertarget{group__SAME70N19__cmsis_ga11d3ac679daeb58d0cec0a4e6ca59010}\label{group__SAME70N19__cmsis_ga11d3ac679daeb58d0cec0a4e6ca59010}} 
\index{CMSIS Definitions@{CMSIS Definitions}!\_\_DCACHE\_PRESENT@{\_\_DCACHE\_PRESENT}}
\index{\_\_DCACHE\_PRESENT@{\_\_DCACHE\_PRESENT}!CMSIS Definitions@{CMSIS Definitions}}
\subsubsection{\texorpdfstring{\_\_DCACHE\_PRESENT}{\_\_DCACHE\_PRESENT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+D\+C\+A\+C\+H\+E\+\_\+\+P\+R\+E\+S\+E\+NT~1}

S\+A\+M\+E70\+N19 does provide a Data Cache \mbox{\Hypertarget{group__SAME70N19__cmsis_gacbb998663708df6626abb09378303019}\label{group__SAME70N19__cmsis_gacbb998663708df6626abb09378303019}} 
\index{CMSIS Definitions@{CMSIS Definitions}!\_\_DTCM\_PRESENT@{\_\_DTCM\_PRESENT}}
\index{\_\_DTCM\_PRESENT@{\_\_DTCM\_PRESENT}!CMSIS Definitions@{CMSIS Definitions}}
\subsubsection{\texorpdfstring{\_\_DTCM\_PRESENT}{\_\_DTCM\_PRESENT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+D\+T\+C\+M\+\_\+\+P\+R\+E\+S\+E\+NT~1}

S\+A\+M\+E70\+N19 does provide a Data T\+CM \mbox{\Hypertarget{group__SAME70N19__cmsis_ga2a528de57b6217f9fc9d4487d0db6328}\label{group__SAME70N19__cmsis_ga2a528de57b6217f9fc9d4487d0db6328}} 
\index{CMSIS Definitions@{CMSIS Definitions}!\_\_FPU\_DP@{\_\_FPU\_DP}}
\index{\_\_FPU\_DP@{\_\_FPU\_DP}!CMSIS Definitions@{CMSIS Definitions}}
\subsubsection{\texorpdfstring{\_\_FPU\_DP}{\_\_FPU\_DP}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+F\+P\+U\+\_\+\+DP~1}

S\+A\+M\+E70\+N19 Double precision F\+PU \mbox{\Hypertarget{group__SAME70N19__cmsis_gac1ba8a48ca926bddc88be9bfd7d42641}\label{group__SAME70N19__cmsis_gac1ba8a48ca926bddc88be9bfd7d42641}} 
\index{CMSIS Definitions@{CMSIS Definitions}!\_\_FPU\_PRESENT@{\_\_FPU\_PRESENT}}
\index{\_\_FPU\_PRESENT@{\_\_FPU\_PRESENT}!CMSIS Definitions@{CMSIS Definitions}}
\subsubsection{\texorpdfstring{\_\_FPU\_PRESENT}{\_\_FPU\_PRESENT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+F\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT~1}

S\+A\+M\+E70\+N19 does provide a F\+PU \mbox{\Hypertarget{group__SAME70N19__cmsis_ga3580fa1aeb7c2ed580904f8f70f8a919}\label{group__SAME70N19__cmsis_ga3580fa1aeb7c2ed580904f8f70f8a919}} 
\index{CMSIS Definitions@{CMSIS Definitions}!\_\_ICACHE\_PRESENT@{\_\_ICACHE\_PRESENT}}
\index{\_\_ICACHE\_PRESENT@{\_\_ICACHE\_PRESENT}!CMSIS Definitions@{CMSIS Definitions}}
\subsubsection{\texorpdfstring{\_\_ICACHE\_PRESENT}{\_\_ICACHE\_PRESENT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+I\+C\+A\+C\+H\+E\+\_\+\+P\+R\+E\+S\+E\+NT~1}

S\+A\+M\+E70\+N19 does provide an Instruction Cache \mbox{\Hypertarget{group__SAME70N19__cmsis_ga1d1c8e522db0c3fd1ffe5aec10639b2d}\label{group__SAME70N19__cmsis_ga1d1c8e522db0c3fd1ffe5aec10639b2d}} 
\index{CMSIS Definitions@{CMSIS Definitions}!\_\_ITCM\_PRESENT@{\_\_ITCM\_PRESENT}}
\index{\_\_ITCM\_PRESENT@{\_\_ITCM\_PRESENT}!CMSIS Definitions@{CMSIS Definitions}}
\subsubsection{\texorpdfstring{\_\_ITCM\_PRESENT}{\_\_ITCM\_PRESENT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+I\+T\+C\+M\+\_\+\+P\+R\+E\+S\+E\+NT~1}

S\+A\+M\+E70\+N19 does provide an Instruction T\+CM \mbox{\Hypertarget{group__SAME70N19__cmsis_ga4127d1b31aaf336fab3d7329d117f448}\label{group__SAME70N19__cmsis_ga4127d1b31aaf336fab3d7329d117f448}} 
\index{CMSIS Definitions@{CMSIS Definitions}!\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}}
\index{\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}!CMSIS Definitions@{CMSIS Definitions}}
\subsubsection{\texorpdfstring{\_\_MPU\_PRESENT}{\_\_MPU\_PRESENT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+M\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT~1}

S\+A\+M\+E70\+N19 does provide a M\+PU \mbox{\Hypertarget{group__SAME70N19__cmsis_gae3fe3587d5100c787e02102ce3944460}\label{group__SAME70N19__cmsis_gae3fe3587d5100c787e02102ce3944460}} 
\index{CMSIS Definitions@{CMSIS Definitions}!\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}}
\index{\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}!CMSIS Definitions@{CMSIS Definitions}}
\subsubsection{\texorpdfstring{\_\_NVIC\_PRIO\_BITS}{\_\_NVIC\_PRIO\_BITS}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+P\+R\+I\+O\+\_\+\+B\+I\+TS~3}

S\+A\+M\+E70\+N19 uses 3 Bits for the Priority Levels \mbox{\Hypertarget{group__SAME70N19__cmsis_gab58771b4ec03f9bdddc84770f7c95c68}\label{group__SAME70N19__cmsis_gab58771b4ec03f9bdddc84770f7c95c68}} 
\index{CMSIS Definitions@{CMSIS Definitions}!\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}}
\index{\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}!CMSIS Definitions@{CMSIS Definitions}}
\subsubsection{\texorpdfstring{\_\_Vendor\_SysTickConfig}{\_\_Vendor\_SysTickConfig}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config~0}

Set to 1 if different Sys\+Tick Config is used 

\subsection{Typedef Documentation}
\mbox{\Hypertarget{group__SAME70N19__cmsis_gac3af4a32370fb28c4ade8bf2add80251}\label{group__SAME70N19__cmsis_gac3af4a32370fb28c4ade8bf2add80251}} 
\index{CMSIS Definitions@{CMSIS Definitions}!IRQn\_Type@{IRQn\_Type}}
\index{IRQn\_Type@{IRQn\_Type}!CMSIS Definitions@{CMSIS Definitions}}
\subsubsection{\texorpdfstring{IRQn\_Type}{IRQn\_Type}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__SAME70J19__cmsis_ga666eb0caeb12ec0e281415592ae89083}{I\+R\+Qn}}  \mbox{\hyperlink{group__SAME70J19__cmsis_gac3af4a32370fb28c4ade8bf2add80251}{I\+R\+Qn\+\_\+\+Type}}}

$<$ Interrupt Number Definition 

\subsection{Enumeration Type Documentation}
\mbox{\Hypertarget{group__SAME70N19__cmsis_ga666eb0caeb12ec0e281415592ae89083}\label{group__SAME70N19__cmsis_ga666eb0caeb12ec0e281415592ae89083}} 
\index{CMSIS Definitions@{CMSIS Definitions}!IRQn@{IRQn}}
\index{IRQn@{IRQn}!CMSIS Definitions@{CMSIS Definitions}}
\subsubsection{\texorpdfstring{IRQn}{IRQn}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__SAME70J19__cmsis_ga666eb0caeb12ec0e281415592ae89083}{I\+R\+Qn}}}

$<$ Interrupt Number Definition \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}} 
Non\+Maskable\+Int\+\_\+\+I\+R\+Qn&2 Non Maskable Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HardFault\_IRQn@{HardFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HardFault\_IRQn@{HardFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}} 
Hard\+Fault\+\_\+\+I\+R\+Qn&3 Hard\+Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MemoryManagement\_IRQn@{MemoryManagement\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MemoryManagement\_IRQn@{MemoryManagement\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}} 
Memory\+Management\+\_\+\+I\+R\+Qn&4 Cortex-\/\+M7 Memory Management Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BusFault\_IRQn@{BusFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!BusFault\_IRQn@{BusFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}} 
Bus\+Fault\+\_\+\+I\+R\+Qn&5 Cortex-\/\+M7 Bus Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UsageFault\_IRQn@{UsageFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UsageFault\_IRQn@{UsageFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}} 
Usage\+Fault\+\_\+\+I\+R\+Qn&6 Cortex-\/\+M7 Usage Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SVCall\_IRQn@{SVCall\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SVCall\_IRQn@{SVCall\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}} 
S\+V\+Call\+\_\+\+I\+R\+Qn&11 Cortex-\/\+M7 SV Call Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DebugMonitor\_IRQn@{DebugMonitor\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DebugMonitor\_IRQn@{DebugMonitor\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}} 
Debug\+Monitor\+\_\+\+I\+R\+Qn&12 Cortex-\/\+M7 Debug Monitor Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PendSV\_IRQn@{PendSV\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PendSV\_IRQn@{PendSV\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}} 
Pend\+S\+V\+\_\+\+I\+R\+Qn&14 Cortex-\/\+M7 Pend SV Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SysTick\_IRQn@{SysTick\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SysTick\_IRQn@{SysTick\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}} 
Sys\+Tick\+\_\+\+I\+R\+Qn&15 Cortex-\/\+M7 System Tick Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SUPC\_IRQn@{SUPC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SUPC\_IRQn@{SUPC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}} 
S\+U\+P\+C\+\_\+\+I\+R\+Qn&0 S\+A\+M\+E70\+J19 Supply Controller (S\+U\+PC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSTC\_IRQn@{RSTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSTC\_IRQn@{RSTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}} 
R\+S\+T\+C\+\_\+\+I\+R\+Qn&1 S\+A\+M\+E70\+J19 Reset Controller (R\+S\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTC\_IRQn@{RTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTC\_IRQn@{RTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}} 
R\+T\+C\+\_\+\+I\+R\+Qn&2 S\+A\+M\+E70\+J19 Real Time Clock (R\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTT\_IRQn@{RTT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTT\_IRQn@{RTT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}} 
R\+T\+T\+\_\+\+I\+R\+Qn&3 S\+A\+M\+E70\+J19 Real Time Timer (R\+TT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WDT\_IRQn@{WDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!WDT\_IRQn@{WDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}} 
W\+D\+T\+\_\+\+I\+R\+Qn&4 S\+A\+M\+E70\+J19 Watchdog Timer (W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PMC\_IRQn@{PMC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PMC\_IRQn@{PMC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}} 
P\+M\+C\+\_\+\+I\+R\+Qn&5 S\+A\+M\+E70\+J19 Power Management Controller (P\+MC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EFC\_IRQn@{EFC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!EFC\_IRQn@{EFC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}} 
E\+F\+C\+\_\+\+I\+R\+Qn&6 S\+A\+M\+E70\+J19 Enhanced Embedded Flash Controller (E\+FC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART0\_IRQn@{UART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART0\_IRQn@{UART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}} 
U\+A\+R\+T0\+\_\+\+I\+R\+Qn&7 S\+A\+M\+E70\+J19 U\+A\+RT 0 (U\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART1\_IRQn@{UART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART1\_IRQn@{UART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}} 
U\+A\+R\+T1\+\_\+\+I\+R\+Qn&8 S\+A\+M\+E70\+J19 U\+A\+RT 1 (U\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOA\_IRQn@{PIOA\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOA\_IRQn@{PIOA\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}} 
P\+I\+O\+A\+\_\+\+I\+R\+Qn&10 S\+A\+M\+E70\+J19 Parallel I/O Controller A (P\+I\+OA) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOB\_IRQn@{PIOB\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOB\_IRQn@{PIOB\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}} 
P\+I\+O\+B\+\_\+\+I\+R\+Qn&11 S\+A\+M\+E70\+J19 Parallel I/O Controller B (P\+I\+OB) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART0\_IRQn@{USART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART0\_IRQn@{USART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}} 
U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn&13 S\+A\+M\+E70\+J19 U\+S\+A\+RT 0 (U\+S\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART1\_IRQn@{USART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART1\_IRQn@{USART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}} 
U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn&14 S\+A\+M\+E70\+J19 U\+S\+A\+RT 1 (U\+S\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART2\_IRQn@{USART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART2\_IRQn@{USART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}} 
U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn&15 S\+A\+M\+E70\+J19 U\+S\+A\+RT 2 (U\+S\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOD\_IRQn@{PIOD\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOD\_IRQn@{PIOD\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}} 
P\+I\+O\+D\+\_\+\+I\+R\+Qn&16 S\+A\+M\+E70\+J19 Parallel I/O Controller D (P\+I\+OD) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS0\_IRQn@{TWIHS0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS0\_IRQn@{TWIHS0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}} 
T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn&19 S\+A\+M\+E70\+J19 Two Wire Interface 0 HS (T\+W\+I\+H\+S0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS1\_IRQn@{TWIHS1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS1\_IRQn@{TWIHS1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}} 
T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn&20 S\+A\+M\+E70\+J19 Two Wire Interface 1 HS (T\+W\+I\+H\+S1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI0\_IRQn@{SPI0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI0\_IRQn@{SPI0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}} 
S\+P\+I0\+\_\+\+I\+R\+Qn&21 S\+A\+M\+E70\+J19 Serial Peripheral Interface 0 (S\+P\+I0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SSC\_IRQn@{SSC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SSC\_IRQn@{SSC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}} 
S\+S\+C\+\_\+\+I\+R\+Qn&22 S\+A\+M\+E70\+J19 Synchronous Serial Controller (S\+SC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC0\_IRQn@{TC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC0\_IRQn@{TC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}} 
T\+C0\+\_\+\+I\+R\+Qn&23 S\+A\+M\+E70\+J19 Timer/\+Counter 0 (T\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC1\_IRQn@{TC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC1\_IRQn@{TC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}} 
T\+C1\+\_\+\+I\+R\+Qn&24 S\+A\+M\+E70\+J19 Timer/\+Counter 1 (T\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC2\_IRQn@{TC2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC2\_IRQn@{TC2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}} 
T\+C2\+\_\+\+I\+R\+Qn&25 S\+A\+M\+E70\+J19 Timer/\+Counter 2 (T\+C2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC0\_IRQn@{AFEC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC0\_IRQn@{AFEC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}} 
A\+F\+E\+C0\+\_\+\+I\+R\+Qn&29 S\+A\+M\+E70\+J19 Analog Front End 0 (A\+F\+E\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DACC\_IRQn@{DACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DACC\_IRQn@{DACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}} 
D\+A\+C\+C\+\_\+\+I\+R\+Qn&30 S\+A\+M\+E70\+J19 Digital To Analog Converter (D\+A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM0\_IRQn@{PWM0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM0\_IRQn@{PWM0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}} 
P\+W\+M0\+\_\+\+I\+R\+Qn&31 S\+A\+M\+E70\+J19 Pulse Width Modulation 0 (P\+W\+M0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ICM\_IRQn@{ICM\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ICM\_IRQn@{ICM\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}} 
I\+C\+M\+\_\+\+I\+R\+Qn&32 S\+A\+M\+E70\+J19 Integrity Check Monitor (I\+CM) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ACC\_IRQn@{ACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ACC\_IRQn@{ACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}} 
A\+C\+C\+\_\+\+I\+R\+Qn&33 S\+A\+M\+E70\+J19 Analog Comparator (A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USBHS\_IRQn@{USBHS\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USBHS\_IRQn@{USBHS\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}} 
U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn&34 S\+A\+M\+E70\+J19 U\+SB Host / Device Controller (U\+S\+B\+HS) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MCAN0\_IRQn@{MCAN0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MCAN0\_IRQn@{MCAN0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}} 
M\+C\+A\+N0\+\_\+\+I\+R\+Qn&35 S\+A\+M\+E70\+J19 M\+C\+AN Controller 0 (M\+C\+A\+N0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MCAN1\_IRQn@{MCAN1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MCAN1\_IRQn@{MCAN1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}} 
M\+C\+A\+N1\+\_\+\+I\+R\+Qn&37 S\+A\+M\+E70\+J19 M\+C\+AN Controller 1 (M\+C\+A\+N1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{GMAC\_IRQn@{GMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!GMAC\_IRQn@{GMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}} 
G\+M\+A\+C\+\_\+\+I\+R\+Qn&39 S\+A\+M\+E70\+J19 Ethernet M\+AC (G\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC1\_IRQn@{AFEC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC1\_IRQn@{AFEC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}} 
A\+F\+E\+C1\+\_\+\+I\+R\+Qn&40 S\+A\+M\+E70\+J19 Analog Front End 1 (A\+F\+E\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI1\_IRQn@{SPI1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI1\_IRQn@{SPI1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}} 
S\+P\+I1\+\_\+\+I\+R\+Qn&42 S\+A\+M\+E70\+J19 Serial Peripheral Interface 1 (S\+P\+I1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{QSPI\_IRQn@{QSPI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!QSPI\_IRQn@{QSPI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}} 
Q\+S\+P\+I\+\_\+\+I\+R\+Qn&43 S\+A\+M\+E70\+J19 Quad I/O Serial Peripheral Interface (Q\+S\+PI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART2\_IRQn@{UART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART2\_IRQn@{UART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}} 
U\+A\+R\+T2\+\_\+\+I\+R\+Qn&44 S\+A\+M\+E70\+J19 U\+A\+RT 2 (U\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART3\_IRQn@{UART3\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART3\_IRQn@{UART3\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}} 
U\+A\+R\+T3\+\_\+\+I\+R\+Qn&45 S\+A\+M\+E70\+J19 U\+A\+RT 3 (U\+A\+R\+T3) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART4\_IRQn@{UART4\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART4\_IRQn@{UART4\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}} 
U\+A\+R\+T4\+\_\+\+I\+R\+Qn&46 S\+A\+M\+E70\+J19 U\+A\+RT 4 (U\+A\+R\+T4) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC9\_IRQn@{TC9\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC9\_IRQn@{TC9\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}} 
T\+C9\+\_\+\+I\+R\+Qn&50 S\+A\+M\+E70\+J19 Timer/\+Counter 9 (T\+C9) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC10\_IRQn@{TC10\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC10\_IRQn@{TC10\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}} 
T\+C10\+\_\+\+I\+R\+Qn&51 S\+A\+M\+E70\+J19 Timer/\+Counter 10 (T\+C10) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC11\_IRQn@{TC11\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC11\_IRQn@{TC11\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}} 
T\+C11\+\_\+\+I\+R\+Qn&52 S\+A\+M\+E70\+J19 Timer/\+Counter 11 (T\+C11) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AES\_IRQn@{AES\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AES\_IRQn@{AES\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}} 
A\+E\+S\+\_\+\+I\+R\+Qn&56 S\+A\+M\+E70\+J19 A\+ES (A\+ES) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TRNG\_IRQn@{TRNG\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TRNG\_IRQn@{TRNG\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}} 
T\+R\+N\+G\+\_\+\+I\+R\+Qn&57 S\+A\+M\+E70\+J19 True Random Generator (T\+R\+NG) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{XDMAC\_IRQn@{XDMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!XDMAC\_IRQn@{XDMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}} 
X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn&58 S\+A\+M\+E70\+J19 D\+MA (X\+D\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ISI\_IRQn@{ISI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ISI\_IRQn@{ISI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}} 
I\+S\+I\+\_\+\+I\+R\+Qn&59 S\+A\+M\+E70\+J19 Camera Interface (I\+SI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM1\_IRQn@{PWM1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM1\_IRQn@{PWM1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}} 
P\+W\+M1\+\_\+\+I\+R\+Qn&60 S\+A\+M\+E70\+J19 Pulse Width Modulation 1 (P\+W\+M1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSWDT\_IRQn@{RSWDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSWDT\_IRQn@{RSWDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}} 
R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn&63 S\+A\+M\+E70\+J19 Reinforced Secure Watchdog Timer (R\+S\+W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}} 
P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn&Number of peripheral I\+Ds \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}} 
Non\+Maskable\+Int\+\_\+\+I\+R\+Qn&2 Non Maskable Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HardFault\_IRQn@{HardFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HardFault\_IRQn@{HardFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}} 
Hard\+Fault\+\_\+\+I\+R\+Qn&3 Hard\+Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MemoryManagement\_IRQn@{MemoryManagement\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MemoryManagement\_IRQn@{MemoryManagement\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}} 
Memory\+Management\+\_\+\+I\+R\+Qn&4 Cortex-\/\+M7 Memory Management Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BusFault\_IRQn@{BusFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!BusFault\_IRQn@{BusFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}} 
Bus\+Fault\+\_\+\+I\+R\+Qn&5 Cortex-\/\+M7 Bus Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UsageFault\_IRQn@{UsageFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UsageFault\_IRQn@{UsageFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}} 
Usage\+Fault\+\_\+\+I\+R\+Qn&6 Cortex-\/\+M7 Usage Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SVCall\_IRQn@{SVCall\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SVCall\_IRQn@{SVCall\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}} 
S\+V\+Call\+\_\+\+I\+R\+Qn&11 Cortex-\/\+M7 SV Call Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DebugMonitor\_IRQn@{DebugMonitor\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DebugMonitor\_IRQn@{DebugMonitor\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}} 
Debug\+Monitor\+\_\+\+I\+R\+Qn&12 Cortex-\/\+M7 Debug Monitor Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PendSV\_IRQn@{PendSV\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PendSV\_IRQn@{PendSV\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}} 
Pend\+S\+V\+\_\+\+I\+R\+Qn&14 Cortex-\/\+M7 Pend SV Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SysTick\_IRQn@{SysTick\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SysTick\_IRQn@{SysTick\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}} 
Sys\+Tick\+\_\+\+I\+R\+Qn&15 Cortex-\/\+M7 System Tick Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SUPC\_IRQn@{SUPC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SUPC\_IRQn@{SUPC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}} 
S\+U\+P\+C\+\_\+\+I\+R\+Qn&0 S\+A\+M\+E70\+J20 Supply Controller (S\+U\+PC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSTC\_IRQn@{RSTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSTC\_IRQn@{RSTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}} 
R\+S\+T\+C\+\_\+\+I\+R\+Qn&1 S\+A\+M\+E70\+J20 Reset Controller (R\+S\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTC\_IRQn@{RTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTC\_IRQn@{RTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}} 
R\+T\+C\+\_\+\+I\+R\+Qn&2 S\+A\+M\+E70\+J20 Real Time Clock (R\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTT\_IRQn@{RTT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTT\_IRQn@{RTT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}} 
R\+T\+T\+\_\+\+I\+R\+Qn&3 S\+A\+M\+E70\+J20 Real Time Timer (R\+TT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WDT\_IRQn@{WDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!WDT\_IRQn@{WDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}} 
W\+D\+T\+\_\+\+I\+R\+Qn&4 S\+A\+M\+E70\+J20 Watchdog Timer (W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PMC\_IRQn@{PMC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PMC\_IRQn@{PMC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}} 
P\+M\+C\+\_\+\+I\+R\+Qn&5 S\+A\+M\+E70\+J20 Power Management Controller (P\+MC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EFC\_IRQn@{EFC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!EFC\_IRQn@{EFC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}} 
E\+F\+C\+\_\+\+I\+R\+Qn&6 S\+A\+M\+E70\+J20 Enhanced Embedded Flash Controller (E\+FC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART0\_IRQn@{UART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART0\_IRQn@{UART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}} 
U\+A\+R\+T0\+\_\+\+I\+R\+Qn&7 S\+A\+M\+E70\+J20 U\+A\+RT 0 (U\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART1\_IRQn@{UART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART1\_IRQn@{UART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}} 
U\+A\+R\+T1\+\_\+\+I\+R\+Qn&8 S\+A\+M\+E70\+J20 U\+A\+RT 1 (U\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOA\_IRQn@{PIOA\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOA\_IRQn@{PIOA\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}} 
P\+I\+O\+A\+\_\+\+I\+R\+Qn&10 S\+A\+M\+E70\+J20 Parallel I/O Controller A (P\+I\+OA) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOB\_IRQn@{PIOB\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOB\_IRQn@{PIOB\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}} 
P\+I\+O\+B\+\_\+\+I\+R\+Qn&11 S\+A\+M\+E70\+J20 Parallel I/O Controller B (P\+I\+OB) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART0\_IRQn@{USART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART0\_IRQn@{USART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}} 
U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn&13 S\+A\+M\+E70\+J20 U\+S\+A\+RT 0 (U\+S\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART1\_IRQn@{USART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART1\_IRQn@{USART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}} 
U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn&14 S\+A\+M\+E70\+J20 U\+S\+A\+RT 1 (U\+S\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART2\_IRQn@{USART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART2\_IRQn@{USART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}} 
U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn&15 S\+A\+M\+E70\+J20 U\+S\+A\+RT 2 (U\+S\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOD\_IRQn@{PIOD\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOD\_IRQn@{PIOD\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}} 
P\+I\+O\+D\+\_\+\+I\+R\+Qn&16 S\+A\+M\+E70\+J20 Parallel I/O Controller D (P\+I\+OD) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HSMCI\_IRQn@{HSMCI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HSMCI\_IRQn@{HSMCI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}} 
H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn&18 S\+A\+M\+E70\+J20 Multimedia Card Interface (H\+S\+M\+CI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS0\_IRQn@{TWIHS0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS0\_IRQn@{TWIHS0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}} 
T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn&19 S\+A\+M\+E70\+J20 Two Wire Interface 0 HS (T\+W\+I\+H\+S0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS1\_IRQn@{TWIHS1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS1\_IRQn@{TWIHS1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}} 
T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn&20 S\+A\+M\+E70\+J20 Two Wire Interface 1 HS (T\+W\+I\+H\+S1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI0\_IRQn@{SPI0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI0\_IRQn@{SPI0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}} 
S\+P\+I0\+\_\+\+I\+R\+Qn&21 S\+A\+M\+E70\+J20 Serial Peripheral Interface 0 (S\+P\+I0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SSC\_IRQn@{SSC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SSC\_IRQn@{SSC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}} 
S\+S\+C\+\_\+\+I\+R\+Qn&22 S\+A\+M\+E70\+J20 Synchronous Serial Controller (S\+SC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC0\_IRQn@{TC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC0\_IRQn@{TC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}} 
T\+C0\+\_\+\+I\+R\+Qn&23 S\+A\+M\+E70\+J20 Timer/\+Counter 0 (T\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC1\_IRQn@{TC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC1\_IRQn@{TC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}} 
T\+C1\+\_\+\+I\+R\+Qn&24 S\+A\+M\+E70\+J20 Timer/\+Counter 1 (T\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC2\_IRQn@{TC2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC2\_IRQn@{TC2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}} 
T\+C2\+\_\+\+I\+R\+Qn&25 S\+A\+M\+E70\+J20 Timer/\+Counter 2 (T\+C2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC0\_IRQn@{AFEC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC0\_IRQn@{AFEC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}} 
A\+F\+E\+C0\+\_\+\+I\+R\+Qn&29 S\+A\+M\+E70\+J20 Analog Front End 0 (A\+F\+E\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DACC\_IRQn@{DACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DACC\_IRQn@{DACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}} 
D\+A\+C\+C\+\_\+\+I\+R\+Qn&30 S\+A\+M\+E70\+J19 Digital To Analog Converter (D\+A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM0\_IRQn@{PWM0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM0\_IRQn@{PWM0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}} 
P\+W\+M0\+\_\+\+I\+R\+Qn&31 S\+A\+M\+E70\+J20 Pulse Width Modulation 0 (P\+W\+M0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ICM\_IRQn@{ICM\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ICM\_IRQn@{ICM\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}} 
I\+C\+M\+\_\+\+I\+R\+Qn&32 S\+A\+M\+E70\+J20 Integrity Check Monitor (I\+CM) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ACC\_IRQn@{ACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ACC\_IRQn@{ACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}} 
A\+C\+C\+\_\+\+I\+R\+Qn&33 S\+A\+M\+E70\+J20 Analog Comparator (A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USBHS\_IRQn@{USBHS\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USBHS\_IRQn@{USBHS\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}} 
U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn&34 S\+A\+M\+E70\+J20 U\+SB Host / Device Controller (U\+S\+B\+HS) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MCAN0\_IRQn@{MCAN0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MCAN0\_IRQn@{MCAN0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}} 
M\+C\+A\+N0\+\_\+\+I\+R\+Qn&35 S\+A\+M\+E70\+J20 M\+C\+AN Controller 0 (M\+C\+A\+N0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MCAN1\_IRQn@{MCAN1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MCAN1\_IRQn@{MCAN1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}} 
M\+C\+A\+N1\+\_\+\+I\+R\+Qn&37 S\+A\+M\+E70\+J20 M\+C\+AN Controller 1 (M\+C\+A\+N1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{GMAC\_IRQn@{GMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!GMAC\_IRQn@{GMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}} 
G\+M\+A\+C\+\_\+\+I\+R\+Qn&39 S\+A\+M\+E70\+J20 Ethernet M\+AC (G\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC1\_IRQn@{AFEC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC1\_IRQn@{AFEC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}} 
A\+F\+E\+C1\+\_\+\+I\+R\+Qn&40 S\+A\+M\+E70\+J20 Analog Front End 1 (A\+F\+E\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI1\_IRQn@{SPI1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI1\_IRQn@{SPI1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}} 
S\+P\+I1\+\_\+\+I\+R\+Qn&42 S\+A\+M\+E70\+J20 Serial Peripheral Interface 1 (S\+P\+I1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{QSPI\_IRQn@{QSPI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!QSPI\_IRQn@{QSPI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}} 
Q\+S\+P\+I\+\_\+\+I\+R\+Qn&43 S\+A\+M\+E70\+J20 Quad I/O Serial Peripheral Interface (Q\+S\+PI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART2\_IRQn@{UART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART2\_IRQn@{UART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}} 
U\+A\+R\+T2\+\_\+\+I\+R\+Qn&44 S\+A\+M\+E70\+J20 U\+A\+RT 2 (U\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART3\_IRQn@{UART3\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART3\_IRQn@{UART3\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}} 
U\+A\+R\+T3\+\_\+\+I\+R\+Qn&45 S\+A\+M\+E70\+J20 U\+A\+RT 3 (U\+A\+R\+T3) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART4\_IRQn@{UART4\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART4\_IRQn@{UART4\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}} 
U\+A\+R\+T4\+\_\+\+I\+R\+Qn&46 S\+A\+M\+E70\+J20 U\+A\+RT 4 (U\+A\+R\+T4) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC9\_IRQn@{TC9\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC9\_IRQn@{TC9\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}} 
T\+C9\+\_\+\+I\+R\+Qn&50 S\+A\+M\+E70\+J20 Timer/\+Counter 9 (T\+C9) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC10\_IRQn@{TC10\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC10\_IRQn@{TC10\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}} 
T\+C10\+\_\+\+I\+R\+Qn&51 S\+A\+M\+E70\+J20 Timer/\+Counter 10 (T\+C10) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC11\_IRQn@{TC11\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC11\_IRQn@{TC11\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}} 
T\+C11\+\_\+\+I\+R\+Qn&52 S\+A\+M\+E70\+J20 Timer/\+Counter 11 (T\+C11) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AES\_IRQn@{AES\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AES\_IRQn@{AES\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}} 
A\+E\+S\+\_\+\+I\+R\+Qn&56 S\+A\+M\+E70\+J20 A\+ES (A\+ES) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TRNG\_IRQn@{TRNG\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TRNG\_IRQn@{TRNG\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}} 
T\+R\+N\+G\+\_\+\+I\+R\+Qn&57 S\+A\+M\+E70\+J20 True Random Generator (T\+R\+NG) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{XDMAC\_IRQn@{XDMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!XDMAC\_IRQn@{XDMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}} 
X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn&58 S\+A\+M\+E70\+J20 D\+MA (X\+D\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ISI\_IRQn@{ISI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ISI\_IRQn@{ISI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}} 
I\+S\+I\+\_\+\+I\+R\+Qn&59 S\+A\+M\+E70\+J20 Camera Interface (I\+SI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM1\_IRQn@{PWM1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM1\_IRQn@{PWM1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}} 
P\+W\+M1\+\_\+\+I\+R\+Qn&60 S\+A\+M\+E70\+J20 Pulse Width Modulation 1 (P\+W\+M1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSWDT\_IRQn@{RSWDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSWDT\_IRQn@{RSWDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}} 
R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn&63 S\+A\+M\+E70\+J20 Reinforced Secure Watchdog Timer (R\+S\+W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}} 
P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn&Number of peripheral I\+Ds \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}} 
Non\+Maskable\+Int\+\_\+\+I\+R\+Qn&2 Non Maskable Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HardFault\_IRQn@{HardFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HardFault\_IRQn@{HardFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}} 
Hard\+Fault\+\_\+\+I\+R\+Qn&3 Hard\+Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MemoryManagement\_IRQn@{MemoryManagement\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MemoryManagement\_IRQn@{MemoryManagement\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}} 
Memory\+Management\+\_\+\+I\+R\+Qn&4 Cortex-\/\+M7 Memory Management Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BusFault\_IRQn@{BusFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!BusFault\_IRQn@{BusFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}} 
Bus\+Fault\+\_\+\+I\+R\+Qn&5 Cortex-\/\+M7 Bus Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UsageFault\_IRQn@{UsageFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UsageFault\_IRQn@{UsageFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}} 
Usage\+Fault\+\_\+\+I\+R\+Qn&6 Cortex-\/\+M7 Usage Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SVCall\_IRQn@{SVCall\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SVCall\_IRQn@{SVCall\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}} 
S\+V\+Call\+\_\+\+I\+R\+Qn&11 Cortex-\/\+M7 SV Call Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DebugMonitor\_IRQn@{DebugMonitor\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DebugMonitor\_IRQn@{DebugMonitor\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}} 
Debug\+Monitor\+\_\+\+I\+R\+Qn&12 Cortex-\/\+M7 Debug Monitor Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PendSV\_IRQn@{PendSV\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PendSV\_IRQn@{PendSV\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}} 
Pend\+S\+V\+\_\+\+I\+R\+Qn&14 Cortex-\/\+M7 Pend SV Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SysTick\_IRQn@{SysTick\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SysTick\_IRQn@{SysTick\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}} 
Sys\+Tick\+\_\+\+I\+R\+Qn&15 Cortex-\/\+M7 System Tick Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SUPC\_IRQn@{SUPC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SUPC\_IRQn@{SUPC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}} 
S\+U\+P\+C\+\_\+\+I\+R\+Qn&0 S\+A\+M\+E70\+J21 Supply Controller (S\+U\+PC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSTC\_IRQn@{RSTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSTC\_IRQn@{RSTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}} 
R\+S\+T\+C\+\_\+\+I\+R\+Qn&1 S\+A\+M\+E70\+J21 Reset Controller (R\+S\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTC\_IRQn@{RTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTC\_IRQn@{RTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}} 
R\+T\+C\+\_\+\+I\+R\+Qn&2 S\+A\+M\+E70\+J21 Real Time Clock (R\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTT\_IRQn@{RTT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTT\_IRQn@{RTT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}} 
R\+T\+T\+\_\+\+I\+R\+Qn&3 S\+A\+M\+E70\+J21 Real Time Timer (R\+TT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WDT\_IRQn@{WDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!WDT\_IRQn@{WDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}} 
W\+D\+T\+\_\+\+I\+R\+Qn&4 S\+A\+M\+E70\+J21 Watchdog Timer (W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PMC\_IRQn@{PMC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PMC\_IRQn@{PMC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}} 
P\+M\+C\+\_\+\+I\+R\+Qn&5 S\+A\+M\+E70\+J21 Power Management Controller (P\+MC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EFC\_IRQn@{EFC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!EFC\_IRQn@{EFC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}} 
E\+F\+C\+\_\+\+I\+R\+Qn&6 S\+A\+M\+E70\+J21 Enhanced Embedded Flash Controller (E\+FC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART0\_IRQn@{UART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART0\_IRQn@{UART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}} 
U\+A\+R\+T0\+\_\+\+I\+R\+Qn&7 S\+A\+M\+E70\+J21 U\+A\+RT 0 (U\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART1\_IRQn@{UART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART1\_IRQn@{UART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}} 
U\+A\+R\+T1\+\_\+\+I\+R\+Qn&8 S\+A\+M\+E70\+J21 U\+A\+RT 1 (U\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOA\_IRQn@{PIOA\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOA\_IRQn@{PIOA\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}} 
P\+I\+O\+A\+\_\+\+I\+R\+Qn&10 S\+A\+M\+E70\+J21 Parallel I/O Controller A (P\+I\+OA) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOB\_IRQn@{PIOB\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOB\_IRQn@{PIOB\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}} 
P\+I\+O\+B\+\_\+\+I\+R\+Qn&11 S\+A\+M\+E70\+J21 Parallel I/O Controller B (P\+I\+OB) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART0\_IRQn@{USART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART0\_IRQn@{USART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}} 
U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn&13 S\+A\+M\+E70\+J21 U\+S\+A\+RT 0 (U\+S\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART1\_IRQn@{USART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART1\_IRQn@{USART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}} 
U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn&14 S\+A\+M\+E70\+J21 U\+S\+A\+RT 1 (U\+S\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART2\_IRQn@{USART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART2\_IRQn@{USART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}} 
U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn&15 S\+A\+M\+E70\+J21 U\+S\+A\+RT 2 (U\+S\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOD\_IRQn@{PIOD\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOD\_IRQn@{PIOD\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}} 
P\+I\+O\+D\+\_\+\+I\+R\+Qn&16 S\+A\+M\+E70\+J21 Parallel I/O Controller D (P\+I\+OD) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HSMCI\_IRQn@{HSMCI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HSMCI\_IRQn@{HSMCI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}} 
H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn&18 S\+A\+M\+E70\+J21 Multimedia Card Interface (H\+S\+M\+CI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS0\_IRQn@{TWIHS0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS0\_IRQn@{TWIHS0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}} 
T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn&19 S\+A\+M\+E70\+J21 Two Wire Interface 0 HS (T\+W\+I\+H\+S0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS1\_IRQn@{TWIHS1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS1\_IRQn@{TWIHS1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}} 
T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn&20 S\+A\+M\+E70\+J21 Two Wire Interface 1 HS (T\+W\+I\+H\+S1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI0\_IRQn@{SPI0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI0\_IRQn@{SPI0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}} 
S\+P\+I0\+\_\+\+I\+R\+Qn&21 S\+A\+M\+E70\+J21 Serial Peripheral Interface 0 (S\+P\+I0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SSC\_IRQn@{SSC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SSC\_IRQn@{SSC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}} 
S\+S\+C\+\_\+\+I\+R\+Qn&22 S\+A\+M\+E70\+J21 Synchronous Serial Controller (S\+SC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC0\_IRQn@{TC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC0\_IRQn@{TC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}} 
T\+C0\+\_\+\+I\+R\+Qn&23 S\+A\+M\+E70\+J21 Timer/\+Counter 0 (T\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC1\_IRQn@{TC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC1\_IRQn@{TC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}} 
T\+C1\+\_\+\+I\+R\+Qn&24 S\+A\+M\+E70\+J21 Timer/\+Counter 1 (T\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC2\_IRQn@{TC2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC2\_IRQn@{TC2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}} 
T\+C2\+\_\+\+I\+R\+Qn&25 S\+A\+M\+E70\+J21 Timer/\+Counter 2 (T\+C2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC0\_IRQn@{AFEC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC0\_IRQn@{AFEC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}} 
A\+F\+E\+C0\+\_\+\+I\+R\+Qn&29 S\+A\+M\+E70\+J21 Analog Front End 0 (A\+F\+E\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DACC\_IRQn@{DACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DACC\_IRQn@{DACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}} 
D\+A\+C\+C\+\_\+\+I\+R\+Qn&30 S\+A\+M\+E70\+J19 Digital To Analog Converter (D\+A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM0\_IRQn@{PWM0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM0\_IRQn@{PWM0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}} 
P\+W\+M0\+\_\+\+I\+R\+Qn&31 S\+A\+M\+E70\+J21 Pulse Width Modulation 0 (P\+W\+M0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ICM\_IRQn@{ICM\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ICM\_IRQn@{ICM\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}} 
I\+C\+M\+\_\+\+I\+R\+Qn&32 S\+A\+M\+E70\+J21 Integrity Check Monitor (I\+CM) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ACC\_IRQn@{ACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ACC\_IRQn@{ACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}} 
A\+C\+C\+\_\+\+I\+R\+Qn&33 S\+A\+M\+E70\+J21 Analog Comparator (A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USBHS\_IRQn@{USBHS\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USBHS\_IRQn@{USBHS\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}} 
U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn&34 S\+A\+M\+E70\+J21 U\+SB Host / Device Controller (U\+S\+B\+HS) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MCAN0\_IRQn@{MCAN0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MCAN0\_IRQn@{MCAN0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}} 
M\+C\+A\+N0\+\_\+\+I\+R\+Qn&35 S\+A\+M\+E70\+J21 M\+C\+AN Controller 0 (M\+C\+A\+N0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MCAN1\_IRQn@{MCAN1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MCAN1\_IRQn@{MCAN1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}} 
M\+C\+A\+N1\+\_\+\+I\+R\+Qn&37 S\+A\+M\+E70\+J21 M\+C\+AN Controller 1 (M\+C\+A\+N1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{GMAC\_IRQn@{GMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!GMAC\_IRQn@{GMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}} 
G\+M\+A\+C\+\_\+\+I\+R\+Qn&39 S\+A\+M\+E70\+J21 Ethernet M\+AC (G\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC1\_IRQn@{AFEC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC1\_IRQn@{AFEC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}} 
A\+F\+E\+C1\+\_\+\+I\+R\+Qn&40 S\+A\+M\+E70\+J21 Analog Front End 1 (A\+F\+E\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI1\_IRQn@{SPI1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI1\_IRQn@{SPI1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}} 
S\+P\+I1\+\_\+\+I\+R\+Qn&42 S\+A\+M\+E70\+J21 Serial Peripheral Interface 1 (S\+P\+I1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{QSPI\_IRQn@{QSPI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!QSPI\_IRQn@{QSPI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}} 
Q\+S\+P\+I\+\_\+\+I\+R\+Qn&43 S\+A\+M\+E70\+J21 Quad I/O Serial Peripheral Interface (Q\+S\+PI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART2\_IRQn@{UART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART2\_IRQn@{UART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}} 
U\+A\+R\+T2\+\_\+\+I\+R\+Qn&44 S\+A\+M\+E70\+J21 U\+A\+RT 2 (U\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART3\_IRQn@{UART3\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART3\_IRQn@{UART3\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}} 
U\+A\+R\+T3\+\_\+\+I\+R\+Qn&45 S\+A\+M\+E70\+J21 U\+A\+RT 3 (U\+A\+R\+T3) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART4\_IRQn@{UART4\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART4\_IRQn@{UART4\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}} 
U\+A\+R\+T4\+\_\+\+I\+R\+Qn&46 S\+A\+M\+E70\+J21 U\+A\+RT 4 (U\+A\+R\+T4) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC9\_IRQn@{TC9\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC9\_IRQn@{TC9\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}} 
T\+C9\+\_\+\+I\+R\+Qn&50 S\+A\+M\+E70\+J21 Timer/\+Counter 9 (T\+C9) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC10\_IRQn@{TC10\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC10\_IRQn@{TC10\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}} 
T\+C10\+\_\+\+I\+R\+Qn&51 S\+A\+M\+E70\+J21 Timer/\+Counter 10 (T\+C10) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC11\_IRQn@{TC11\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC11\_IRQn@{TC11\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}} 
T\+C11\+\_\+\+I\+R\+Qn&52 S\+A\+M\+E70\+J21 Timer/\+Counter 11 (T\+C11) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AES\_IRQn@{AES\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AES\_IRQn@{AES\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}} 
A\+E\+S\+\_\+\+I\+R\+Qn&56 S\+A\+M\+E70\+J21 A\+ES (A\+ES) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TRNG\_IRQn@{TRNG\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TRNG\_IRQn@{TRNG\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}} 
T\+R\+N\+G\+\_\+\+I\+R\+Qn&57 S\+A\+M\+E70\+J21 True Random Generator (T\+R\+NG) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{XDMAC\_IRQn@{XDMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!XDMAC\_IRQn@{XDMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}} 
X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn&58 S\+A\+M\+E70\+J21 D\+MA (X\+D\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ISI\_IRQn@{ISI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ISI\_IRQn@{ISI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}} 
I\+S\+I\+\_\+\+I\+R\+Qn&59 S\+A\+M\+E70\+J21 Camera Interface (I\+SI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM1\_IRQn@{PWM1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM1\_IRQn@{PWM1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}} 
P\+W\+M1\+\_\+\+I\+R\+Qn&60 S\+A\+M\+E70\+J21 Pulse Width Modulation 1 (P\+W\+M1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSWDT\_IRQn@{RSWDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSWDT\_IRQn@{RSWDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}} 
R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn&63 S\+A\+M\+E70\+J21 Reinforced Secure Watchdog Timer (R\+S\+W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}} 
P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn&Number of peripheral I\+Ds \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}} 
Non\+Maskable\+Int\+\_\+\+I\+R\+Qn&2 Non Maskable Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HardFault\_IRQn@{HardFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HardFault\_IRQn@{HardFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}} 
Hard\+Fault\+\_\+\+I\+R\+Qn&3 Hard\+Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MemoryManagement\_IRQn@{MemoryManagement\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MemoryManagement\_IRQn@{MemoryManagement\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}} 
Memory\+Management\+\_\+\+I\+R\+Qn&4 Cortex-\/\+M7 Memory Management Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BusFault\_IRQn@{BusFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!BusFault\_IRQn@{BusFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}} 
Bus\+Fault\+\_\+\+I\+R\+Qn&5 Cortex-\/\+M7 Bus Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UsageFault\_IRQn@{UsageFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UsageFault\_IRQn@{UsageFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}} 
Usage\+Fault\+\_\+\+I\+R\+Qn&6 Cortex-\/\+M7 Usage Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SVCall\_IRQn@{SVCall\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SVCall\_IRQn@{SVCall\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}} 
S\+V\+Call\+\_\+\+I\+R\+Qn&11 Cortex-\/\+M7 SV Call Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DebugMonitor\_IRQn@{DebugMonitor\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DebugMonitor\_IRQn@{DebugMonitor\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}} 
Debug\+Monitor\+\_\+\+I\+R\+Qn&12 Cortex-\/\+M7 Debug Monitor Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PendSV\_IRQn@{PendSV\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PendSV\_IRQn@{PendSV\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}} 
Pend\+S\+V\+\_\+\+I\+R\+Qn&14 Cortex-\/\+M7 Pend SV Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SysTick\_IRQn@{SysTick\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SysTick\_IRQn@{SysTick\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}} 
Sys\+Tick\+\_\+\+I\+R\+Qn&15 Cortex-\/\+M7 System Tick Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SUPC\_IRQn@{SUPC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SUPC\_IRQn@{SUPC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}} 
S\+U\+P\+C\+\_\+\+I\+R\+Qn&0 S\+A\+M\+E70\+N19 Supply Controller (S\+U\+PC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSTC\_IRQn@{RSTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSTC\_IRQn@{RSTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}} 
R\+S\+T\+C\+\_\+\+I\+R\+Qn&1 S\+A\+M\+E70\+N19 Reset Controller (R\+S\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTC\_IRQn@{RTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTC\_IRQn@{RTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}} 
R\+T\+C\+\_\+\+I\+R\+Qn&2 S\+A\+M\+E70\+N19 Real Time Clock (R\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTT\_IRQn@{RTT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTT\_IRQn@{RTT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}} 
R\+T\+T\+\_\+\+I\+R\+Qn&3 S\+A\+M\+E70\+N19 Real Time Timer (R\+TT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WDT\_IRQn@{WDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!WDT\_IRQn@{WDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}} 
W\+D\+T\+\_\+\+I\+R\+Qn&4 S\+A\+M\+E70\+N19 Watchdog Timer (W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PMC\_IRQn@{PMC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PMC\_IRQn@{PMC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}} 
P\+M\+C\+\_\+\+I\+R\+Qn&5 S\+A\+M\+E70\+N19 Power Management Controller (P\+MC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EFC\_IRQn@{EFC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!EFC\_IRQn@{EFC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}} 
E\+F\+C\+\_\+\+I\+R\+Qn&6 S\+A\+M\+E70\+N19 Enhanced Embedded Flash Controller (E\+FC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART0\_IRQn@{UART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART0\_IRQn@{UART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}} 
U\+A\+R\+T0\+\_\+\+I\+R\+Qn&7 S\+A\+M\+E70\+N19 U\+A\+RT 0 (U\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART1\_IRQn@{UART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART1\_IRQn@{UART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}} 
U\+A\+R\+T1\+\_\+\+I\+R\+Qn&8 S\+A\+M\+E70\+N19 U\+A\+RT 1 (U\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOA\_IRQn@{PIOA\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOA\_IRQn@{PIOA\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}} 
P\+I\+O\+A\+\_\+\+I\+R\+Qn&10 S\+A\+M\+E70\+N19 Parallel I/O Controller A (P\+I\+OA) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOB\_IRQn@{PIOB\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOB\_IRQn@{PIOB\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}} 
P\+I\+O\+B\+\_\+\+I\+R\+Qn&11 S\+A\+M\+E70\+N19 Parallel I/O Controller B (P\+I\+OB) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART0\_IRQn@{USART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART0\_IRQn@{USART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}} 
U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn&13 S\+A\+M\+E70\+N19 U\+S\+A\+RT 0 (U\+S\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART1\_IRQn@{USART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART1\_IRQn@{USART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}} 
U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn&14 S\+A\+M\+E70\+N19 U\+S\+A\+RT 1 (U\+S\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART2\_IRQn@{USART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART2\_IRQn@{USART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}} 
U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn&15 S\+A\+M\+E70\+N19 U\+S\+A\+RT 2 (U\+S\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOD\_IRQn@{PIOD\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOD\_IRQn@{PIOD\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}} 
P\+I\+O\+D\+\_\+\+I\+R\+Qn&16 S\+A\+M\+E70\+N19 Parallel I/O Controller D (P\+I\+OD) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HSMCI\_IRQn@{HSMCI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HSMCI\_IRQn@{HSMCI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}} 
H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn&18 S\+A\+M\+E70\+N19 Multimedia Card Interface (H\+S\+M\+CI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS0\_IRQn@{TWIHS0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS0\_IRQn@{TWIHS0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}} 
T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn&19 S\+A\+M\+E70\+N19 Two Wire Interface 0 HS (T\+W\+I\+H\+S0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS1\_IRQn@{TWIHS1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS1\_IRQn@{TWIHS1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}} 
T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn&20 S\+A\+M\+E70\+N19 Two Wire Interface 1 HS (T\+W\+I\+H\+S1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI0\_IRQn@{SPI0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI0\_IRQn@{SPI0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}} 
S\+P\+I0\+\_\+\+I\+R\+Qn&21 S\+A\+M\+E70\+N19 Serial Peripheral Interface 0 (S\+P\+I0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SSC\_IRQn@{SSC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SSC\_IRQn@{SSC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}} 
S\+S\+C\+\_\+\+I\+R\+Qn&22 S\+A\+M\+E70\+N19 Synchronous Serial Controller (S\+SC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC0\_IRQn@{TC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC0\_IRQn@{TC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}} 
T\+C0\+\_\+\+I\+R\+Qn&23 S\+A\+M\+E70\+N19 Timer/\+Counter 0 (T\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC1\_IRQn@{TC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC1\_IRQn@{TC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}} 
T\+C1\+\_\+\+I\+R\+Qn&24 S\+A\+M\+E70\+N19 Timer/\+Counter 1 (T\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC2\_IRQn@{TC2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC2\_IRQn@{TC2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}} 
T\+C2\+\_\+\+I\+R\+Qn&25 S\+A\+M\+E70\+N19 Timer/\+Counter 2 (T\+C2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC0\_IRQn@{AFEC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC0\_IRQn@{AFEC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}} 
A\+F\+E\+C0\+\_\+\+I\+R\+Qn&29 S\+A\+M\+E70\+N19 Analog Front End 0 (A\+F\+E\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DACC\_IRQn@{DACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DACC\_IRQn@{DACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}} 
D\+A\+C\+C\+\_\+\+I\+R\+Qn&30 S\+A\+M\+E70\+N19 Digital To Analog Converter (D\+A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM0\_IRQn@{PWM0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM0\_IRQn@{PWM0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}} 
P\+W\+M0\+\_\+\+I\+R\+Qn&31 S\+A\+M\+E70\+N19 Pulse Width Modulation 0 (P\+W\+M0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ICM\_IRQn@{ICM\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ICM\_IRQn@{ICM\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}} 
I\+C\+M\+\_\+\+I\+R\+Qn&32 S\+A\+M\+E70\+N19 Integrity Check Monitor (I\+CM) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ACC\_IRQn@{ACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ACC\_IRQn@{ACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}} 
A\+C\+C\+\_\+\+I\+R\+Qn&33 S\+A\+M\+E70\+N19 Analog Comparator (A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USBHS\_IRQn@{USBHS\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USBHS\_IRQn@{USBHS\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}} 
U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn&34 S\+A\+M\+E70\+N19 U\+SB Host / Device Controller (U\+S\+B\+HS) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MCAN0\_IRQn@{MCAN0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MCAN0\_IRQn@{MCAN0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}} 
M\+C\+A\+N0\+\_\+\+I\+R\+Qn&35 S\+A\+M\+E70\+N19 M\+C\+AN Controller 0 (M\+C\+A\+N0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MCAN1\_IRQn@{MCAN1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MCAN1\_IRQn@{MCAN1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}} 
M\+C\+A\+N1\+\_\+\+I\+R\+Qn&37 S\+A\+M\+E70\+N19 M\+C\+AN Controller 1 (M\+C\+A\+N1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{GMAC\_IRQn@{GMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!GMAC\_IRQn@{GMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}} 
G\+M\+A\+C\+\_\+\+I\+R\+Qn&39 S\+A\+M\+E70\+N19 Ethernet M\+AC (G\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC1\_IRQn@{AFEC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC1\_IRQn@{AFEC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}} 
A\+F\+E\+C1\+\_\+\+I\+R\+Qn&40 S\+A\+M\+E70\+N19 Analog Front End 1 (A\+F\+E\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS2\_IRQn@{TWIHS2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS2\_IRQn@{TWIHS2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}} 
T\+W\+I\+H\+S2\+\_\+\+I\+R\+Qn&41 S\+A\+M\+E70\+N19 Two Wire Interface 2 HS (T\+W\+I\+H\+S2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI1\_IRQn@{SPI1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI1\_IRQn@{SPI1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}} 
S\+P\+I1\+\_\+\+I\+R\+Qn&42 S\+A\+M\+E70\+N19 Serial Peripheral Interface 1 (S\+P\+I1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{QSPI\_IRQn@{QSPI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!QSPI\_IRQn@{QSPI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}} 
Q\+S\+P\+I\+\_\+\+I\+R\+Qn&43 S\+A\+M\+E70\+N19 Quad I/O Serial Peripheral Interface (Q\+S\+PI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART2\_IRQn@{UART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART2\_IRQn@{UART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}} 
U\+A\+R\+T2\+\_\+\+I\+R\+Qn&44 S\+A\+M\+E70\+N19 U\+A\+RT 2 (U\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART3\_IRQn@{UART3\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART3\_IRQn@{UART3\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}} 
U\+A\+R\+T3\+\_\+\+I\+R\+Qn&45 S\+A\+M\+E70\+N19 U\+A\+RT 3 (U\+A\+R\+T3) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART4\_IRQn@{UART4\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART4\_IRQn@{UART4\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}} 
U\+A\+R\+T4\+\_\+\+I\+R\+Qn&46 S\+A\+M\+E70\+N19 U\+A\+RT 4 (U\+A\+R\+T4) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC9\_IRQn@{TC9\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC9\_IRQn@{TC9\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}} 
T\+C9\+\_\+\+I\+R\+Qn&50 S\+A\+M\+E70\+N19 Timer/\+Counter 9 (T\+C9) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC10\_IRQn@{TC10\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC10\_IRQn@{TC10\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}} 
T\+C10\+\_\+\+I\+R\+Qn&51 S\+A\+M\+E70\+N19 Timer/\+Counter 10 (T\+C10) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC11\_IRQn@{TC11\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC11\_IRQn@{TC11\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}} 
T\+C11\+\_\+\+I\+R\+Qn&52 S\+A\+M\+E70\+N19 Timer/\+Counter 11 (T\+C11) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AES\_IRQn@{AES\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AES\_IRQn@{AES\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}} 
A\+E\+S\+\_\+\+I\+R\+Qn&56 S\+A\+M\+E70\+N19 A\+ES (A\+ES) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TRNG\_IRQn@{TRNG\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TRNG\_IRQn@{TRNG\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}} 
T\+R\+N\+G\+\_\+\+I\+R\+Qn&57 S\+A\+M\+E70\+N19 True Random Generator (T\+R\+NG) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{XDMAC\_IRQn@{XDMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!XDMAC\_IRQn@{XDMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}} 
X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn&58 S\+A\+M\+E70\+N19 D\+MA (X\+D\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ISI\_IRQn@{ISI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ISI\_IRQn@{ISI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}} 
I\+S\+I\+\_\+\+I\+R\+Qn&59 S\+A\+M\+E70\+N19 Camera Interface (I\+SI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM1\_IRQn@{PWM1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM1\_IRQn@{PWM1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}} 
P\+W\+M1\+\_\+\+I\+R\+Qn&60 S\+A\+M\+E70\+N19 Pulse Width Modulation 1 (P\+W\+M1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSWDT\_IRQn@{RSWDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSWDT\_IRQn@{RSWDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}} 
R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn&63 S\+A\+M\+E70\+N19 Reinforced Secure Watchdog Timer (R\+S\+W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}} 
P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn&Number of peripheral I\+Ds \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}} 
Non\+Maskable\+Int\+\_\+\+I\+R\+Qn&2 Non Maskable Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HardFault\_IRQn@{HardFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HardFault\_IRQn@{HardFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}} 
Hard\+Fault\+\_\+\+I\+R\+Qn&3 Hard\+Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MemoryManagement\_IRQn@{MemoryManagement\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MemoryManagement\_IRQn@{MemoryManagement\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}} 
Memory\+Management\+\_\+\+I\+R\+Qn&4 Cortex-\/\+M7 Memory Management Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BusFault\_IRQn@{BusFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!BusFault\_IRQn@{BusFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}} 
Bus\+Fault\+\_\+\+I\+R\+Qn&5 Cortex-\/\+M7 Bus Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UsageFault\_IRQn@{UsageFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UsageFault\_IRQn@{UsageFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}} 
Usage\+Fault\+\_\+\+I\+R\+Qn&6 Cortex-\/\+M7 Usage Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SVCall\_IRQn@{SVCall\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SVCall\_IRQn@{SVCall\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}} 
S\+V\+Call\+\_\+\+I\+R\+Qn&11 Cortex-\/\+M7 SV Call Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DebugMonitor\_IRQn@{DebugMonitor\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DebugMonitor\_IRQn@{DebugMonitor\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}} 
Debug\+Monitor\+\_\+\+I\+R\+Qn&12 Cortex-\/\+M7 Debug Monitor Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PendSV\_IRQn@{PendSV\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PendSV\_IRQn@{PendSV\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}} 
Pend\+S\+V\+\_\+\+I\+R\+Qn&14 Cortex-\/\+M7 Pend SV Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SysTick\_IRQn@{SysTick\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SysTick\_IRQn@{SysTick\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}} 
Sys\+Tick\+\_\+\+I\+R\+Qn&15 Cortex-\/\+M7 System Tick Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SUPC\_IRQn@{SUPC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SUPC\_IRQn@{SUPC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}} 
S\+U\+P\+C\+\_\+\+I\+R\+Qn&0 S\+A\+M\+E70\+N20 Supply Controller (S\+U\+PC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSTC\_IRQn@{RSTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSTC\_IRQn@{RSTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}} 
R\+S\+T\+C\+\_\+\+I\+R\+Qn&1 S\+A\+M\+E70\+N20 Reset Controller (R\+S\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTC\_IRQn@{RTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTC\_IRQn@{RTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}} 
R\+T\+C\+\_\+\+I\+R\+Qn&2 S\+A\+M\+E70\+N20 Real Time Clock (R\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTT\_IRQn@{RTT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTT\_IRQn@{RTT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}} 
R\+T\+T\+\_\+\+I\+R\+Qn&3 S\+A\+M\+E70\+N20 Real Time Timer (R\+TT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WDT\_IRQn@{WDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!WDT\_IRQn@{WDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}} 
W\+D\+T\+\_\+\+I\+R\+Qn&4 S\+A\+M\+E70\+N20 Watchdog Timer (W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PMC\_IRQn@{PMC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PMC\_IRQn@{PMC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}} 
P\+M\+C\+\_\+\+I\+R\+Qn&5 S\+A\+M\+E70\+N20 Power Management Controller (P\+MC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EFC\_IRQn@{EFC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!EFC\_IRQn@{EFC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}} 
E\+F\+C\+\_\+\+I\+R\+Qn&6 S\+A\+M\+E70\+N20 Enhanced Embedded Flash Controller (E\+FC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART0\_IRQn@{UART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART0\_IRQn@{UART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}} 
U\+A\+R\+T0\+\_\+\+I\+R\+Qn&7 S\+A\+M\+E70\+N20 U\+A\+RT 0 (U\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART1\_IRQn@{UART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART1\_IRQn@{UART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}} 
U\+A\+R\+T1\+\_\+\+I\+R\+Qn&8 S\+A\+M\+E70\+N20 U\+A\+RT 1 (U\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOA\_IRQn@{PIOA\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOA\_IRQn@{PIOA\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}} 
P\+I\+O\+A\+\_\+\+I\+R\+Qn&10 S\+A\+M\+E70\+N20 Parallel I/O Controller A (P\+I\+OA) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOB\_IRQn@{PIOB\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOB\_IRQn@{PIOB\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}} 
P\+I\+O\+B\+\_\+\+I\+R\+Qn&11 S\+A\+M\+E70\+N20 Parallel I/O Controller B (P\+I\+OB) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART0\_IRQn@{USART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART0\_IRQn@{USART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}} 
U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn&13 S\+A\+M\+E70\+N20 U\+S\+A\+RT 0 (U\+S\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART1\_IRQn@{USART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART1\_IRQn@{USART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}} 
U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn&14 S\+A\+M\+E70\+N20 U\+S\+A\+RT 1 (U\+S\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART2\_IRQn@{USART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART2\_IRQn@{USART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}} 
U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn&15 S\+A\+M\+E70\+N20 U\+S\+A\+RT 2 (U\+S\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOD\_IRQn@{PIOD\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOD\_IRQn@{PIOD\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}} 
P\+I\+O\+D\+\_\+\+I\+R\+Qn&16 S\+A\+M\+E70\+N20 Parallel I/O Controller D (P\+I\+OD) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HSMCI\_IRQn@{HSMCI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HSMCI\_IRQn@{HSMCI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}} 
H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn&18 S\+A\+M\+E70\+N20 Multimedia Card Interface (H\+S\+M\+CI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS0\_IRQn@{TWIHS0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS0\_IRQn@{TWIHS0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}} 
T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn&19 S\+A\+M\+E70\+N20 Two Wire Interface 0 HS (T\+W\+I\+H\+S0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS1\_IRQn@{TWIHS1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS1\_IRQn@{TWIHS1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}} 
T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn&20 S\+A\+M\+E70\+N20 Two Wire Interface 1 HS (T\+W\+I\+H\+S1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI0\_IRQn@{SPI0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI0\_IRQn@{SPI0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}} 
S\+P\+I0\+\_\+\+I\+R\+Qn&21 S\+A\+M\+E70\+N20 Serial Peripheral Interface 0 (S\+P\+I0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SSC\_IRQn@{SSC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SSC\_IRQn@{SSC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}} 
S\+S\+C\+\_\+\+I\+R\+Qn&22 S\+A\+M\+E70\+N20 Synchronous Serial Controller (S\+SC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC0\_IRQn@{TC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC0\_IRQn@{TC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}} 
T\+C0\+\_\+\+I\+R\+Qn&23 S\+A\+M\+E70\+N20 Timer/\+Counter 0 (T\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC1\_IRQn@{TC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC1\_IRQn@{TC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}} 
T\+C1\+\_\+\+I\+R\+Qn&24 S\+A\+M\+E70\+N20 Timer/\+Counter 1 (T\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC2\_IRQn@{TC2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC2\_IRQn@{TC2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}} 
T\+C2\+\_\+\+I\+R\+Qn&25 S\+A\+M\+E70\+N20 Timer/\+Counter 2 (T\+C2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC0\_IRQn@{AFEC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC0\_IRQn@{AFEC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}} 
A\+F\+E\+C0\+\_\+\+I\+R\+Qn&29 S\+A\+M\+E70\+N20 Analog Front End 0 (A\+F\+E\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DACC\_IRQn@{DACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DACC\_IRQn@{DACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}} 
D\+A\+C\+C\+\_\+\+I\+R\+Qn&30 S\+A\+M\+E70\+N20 Digital To Analog Converter (D\+A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM0\_IRQn@{PWM0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM0\_IRQn@{PWM0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}} 
P\+W\+M0\+\_\+\+I\+R\+Qn&31 S\+A\+M\+E70\+N20 Pulse Width Modulation 0 (P\+W\+M0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ICM\_IRQn@{ICM\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ICM\_IRQn@{ICM\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}} 
I\+C\+M\+\_\+\+I\+R\+Qn&32 S\+A\+M\+E70\+N20 Integrity Check Monitor (I\+CM) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ACC\_IRQn@{ACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ACC\_IRQn@{ACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}} 
A\+C\+C\+\_\+\+I\+R\+Qn&33 S\+A\+M\+E70\+N20 Analog Comparator (A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USBHS\_IRQn@{USBHS\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USBHS\_IRQn@{USBHS\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}} 
U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn&34 S\+A\+M\+E70\+N20 U\+SB Host / Device Controller (U\+S\+B\+HS) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MCAN0\_IRQn@{MCAN0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MCAN0\_IRQn@{MCAN0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}} 
M\+C\+A\+N0\+\_\+\+I\+R\+Qn&35 S\+A\+M\+E70\+N20 M\+C\+AN Controller 0 (M\+C\+A\+N0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MCAN1\_IRQn@{MCAN1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MCAN1\_IRQn@{MCAN1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}} 
M\+C\+A\+N1\+\_\+\+I\+R\+Qn&37 S\+A\+M\+E70\+N20 M\+C\+AN Controller 1 (M\+C\+A\+N1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{GMAC\_IRQn@{GMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!GMAC\_IRQn@{GMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}} 
G\+M\+A\+C\+\_\+\+I\+R\+Qn&39 S\+A\+M\+E70\+N20 Ethernet M\+AC (G\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC1\_IRQn@{AFEC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC1\_IRQn@{AFEC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}} 
A\+F\+E\+C1\+\_\+\+I\+R\+Qn&40 S\+A\+M\+E70\+N20 Analog Front End 1 (A\+F\+E\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS2\_IRQn@{TWIHS2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS2\_IRQn@{TWIHS2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}} 
T\+W\+I\+H\+S2\+\_\+\+I\+R\+Qn&41 S\+A\+M\+E70\+N20 Two Wire Interface 2 HS (T\+W\+I\+H\+S2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI1\_IRQn@{SPI1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI1\_IRQn@{SPI1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}} 
S\+P\+I1\+\_\+\+I\+R\+Qn&42 S\+A\+M\+E70\+N20 Serial Peripheral Interface 1 (S\+P\+I1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{QSPI\_IRQn@{QSPI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!QSPI\_IRQn@{QSPI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}} 
Q\+S\+P\+I\+\_\+\+I\+R\+Qn&43 S\+A\+M\+E70\+N20 Quad I/O Serial Peripheral Interface (Q\+S\+PI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART2\_IRQn@{UART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART2\_IRQn@{UART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}} 
U\+A\+R\+T2\+\_\+\+I\+R\+Qn&44 S\+A\+M\+E70\+N20 U\+A\+RT 2 (U\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART3\_IRQn@{UART3\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART3\_IRQn@{UART3\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}} 
U\+A\+R\+T3\+\_\+\+I\+R\+Qn&45 S\+A\+M\+E70\+N20 U\+A\+RT 3 (U\+A\+R\+T3) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART4\_IRQn@{UART4\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART4\_IRQn@{UART4\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}} 
U\+A\+R\+T4\+\_\+\+I\+R\+Qn&46 S\+A\+M\+E70\+N20 U\+A\+RT 4 (U\+A\+R\+T4) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC9\_IRQn@{TC9\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC9\_IRQn@{TC9\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}} 
T\+C9\+\_\+\+I\+R\+Qn&50 S\+A\+M\+E70\+N20 Timer/\+Counter 9 (T\+C9) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC10\_IRQn@{TC10\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC10\_IRQn@{TC10\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}} 
T\+C10\+\_\+\+I\+R\+Qn&51 S\+A\+M\+E70\+N20 Timer/\+Counter 10 (T\+C10) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC11\_IRQn@{TC11\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC11\_IRQn@{TC11\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}} 
T\+C11\+\_\+\+I\+R\+Qn&52 S\+A\+M\+E70\+N20 Timer/\+Counter 11 (T\+C11) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AES\_IRQn@{AES\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AES\_IRQn@{AES\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}} 
A\+E\+S\+\_\+\+I\+R\+Qn&56 S\+A\+M\+E70\+N20 A\+ES (A\+ES) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TRNG\_IRQn@{TRNG\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TRNG\_IRQn@{TRNG\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}} 
T\+R\+N\+G\+\_\+\+I\+R\+Qn&57 S\+A\+M\+E70\+N20 True Random Generator (T\+R\+NG) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{XDMAC\_IRQn@{XDMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!XDMAC\_IRQn@{XDMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}} 
X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn&58 S\+A\+M\+E70\+N20 D\+MA (X\+D\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ISI\_IRQn@{ISI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ISI\_IRQn@{ISI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}} 
I\+S\+I\+\_\+\+I\+R\+Qn&59 S\+A\+M\+E70\+N20 Camera Interface (I\+SI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM1\_IRQn@{PWM1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM1\_IRQn@{PWM1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}} 
P\+W\+M1\+\_\+\+I\+R\+Qn&60 S\+A\+M\+E70\+N20 Pulse Width Modulation 1 (P\+W\+M1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSWDT\_IRQn@{RSWDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSWDT\_IRQn@{RSWDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}} 
R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn&63 S\+A\+M\+E70\+N20 Reinforced Secure Watchdog Timer (R\+S\+W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}} 
P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn&Number of peripheral I\+Ds \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}} 
Non\+Maskable\+Int\+\_\+\+I\+R\+Qn&2 Non Maskable Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HardFault\_IRQn@{HardFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HardFault\_IRQn@{HardFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}} 
Hard\+Fault\+\_\+\+I\+R\+Qn&3 Hard\+Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MemoryManagement\_IRQn@{MemoryManagement\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MemoryManagement\_IRQn@{MemoryManagement\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}} 
Memory\+Management\+\_\+\+I\+R\+Qn&4 Cortex-\/\+M7 Memory Management Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BusFault\_IRQn@{BusFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!BusFault\_IRQn@{BusFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}} 
Bus\+Fault\+\_\+\+I\+R\+Qn&5 Cortex-\/\+M7 Bus Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UsageFault\_IRQn@{UsageFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UsageFault\_IRQn@{UsageFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}} 
Usage\+Fault\+\_\+\+I\+R\+Qn&6 Cortex-\/\+M7 Usage Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SVCall\_IRQn@{SVCall\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SVCall\_IRQn@{SVCall\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}} 
S\+V\+Call\+\_\+\+I\+R\+Qn&11 Cortex-\/\+M7 SV Call Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DebugMonitor\_IRQn@{DebugMonitor\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DebugMonitor\_IRQn@{DebugMonitor\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}} 
Debug\+Monitor\+\_\+\+I\+R\+Qn&12 Cortex-\/\+M7 Debug Monitor Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PendSV\_IRQn@{PendSV\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PendSV\_IRQn@{PendSV\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}} 
Pend\+S\+V\+\_\+\+I\+R\+Qn&14 Cortex-\/\+M7 Pend SV Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SysTick\_IRQn@{SysTick\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SysTick\_IRQn@{SysTick\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}} 
Sys\+Tick\+\_\+\+I\+R\+Qn&15 Cortex-\/\+M7 System Tick Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SUPC\_IRQn@{SUPC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SUPC\_IRQn@{SUPC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}} 
S\+U\+P\+C\+\_\+\+I\+R\+Qn&0 S\+A\+M\+E70\+N21 Supply Controller (S\+U\+PC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSTC\_IRQn@{RSTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSTC\_IRQn@{RSTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}} 
R\+S\+T\+C\+\_\+\+I\+R\+Qn&1 S\+A\+M\+E70\+N21 Reset Controller (R\+S\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTC\_IRQn@{RTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTC\_IRQn@{RTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}} 
R\+T\+C\+\_\+\+I\+R\+Qn&2 S\+A\+M\+E70\+N21 Real Time Clock (R\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTT\_IRQn@{RTT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTT\_IRQn@{RTT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}} 
R\+T\+T\+\_\+\+I\+R\+Qn&3 S\+A\+M\+E70\+N21 Real Time Timer (R\+TT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WDT\_IRQn@{WDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!WDT\_IRQn@{WDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}} 
W\+D\+T\+\_\+\+I\+R\+Qn&4 S\+A\+M\+E70\+N21 Watchdog Timer (W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PMC\_IRQn@{PMC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PMC\_IRQn@{PMC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}} 
P\+M\+C\+\_\+\+I\+R\+Qn&5 S\+A\+M\+E70\+N21 Power Management Controller (P\+MC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EFC\_IRQn@{EFC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!EFC\_IRQn@{EFC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}} 
E\+F\+C\+\_\+\+I\+R\+Qn&6 S\+A\+M\+E70\+N21 Enhanced Embedded Flash Controller (E\+FC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART0\_IRQn@{UART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART0\_IRQn@{UART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}} 
U\+A\+R\+T0\+\_\+\+I\+R\+Qn&7 S\+A\+M\+E70\+N21 U\+A\+RT 0 (U\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART1\_IRQn@{UART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART1\_IRQn@{UART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}} 
U\+A\+R\+T1\+\_\+\+I\+R\+Qn&8 S\+A\+M\+E70\+N21 U\+A\+RT 1 (U\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOA\_IRQn@{PIOA\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOA\_IRQn@{PIOA\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}} 
P\+I\+O\+A\+\_\+\+I\+R\+Qn&10 S\+A\+M\+E70\+N21 Parallel I/O Controller A (P\+I\+OA) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOB\_IRQn@{PIOB\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOB\_IRQn@{PIOB\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}} 
P\+I\+O\+B\+\_\+\+I\+R\+Qn&11 S\+A\+M\+E70\+N21 Parallel I/O Controller B (P\+I\+OB) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART0\_IRQn@{USART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART0\_IRQn@{USART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}} 
U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn&13 S\+A\+M\+E70\+N21 U\+S\+A\+RT 0 (U\+S\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART1\_IRQn@{USART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART1\_IRQn@{USART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}} 
U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn&14 S\+A\+M\+E70\+N21 U\+S\+A\+RT 1 (U\+S\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART2\_IRQn@{USART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART2\_IRQn@{USART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}} 
U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn&15 S\+A\+M\+E70\+N21 U\+S\+A\+RT 2 (U\+S\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOD\_IRQn@{PIOD\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOD\_IRQn@{PIOD\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}} 
P\+I\+O\+D\+\_\+\+I\+R\+Qn&16 S\+A\+M\+E70\+N21 Parallel I/O Controller D (P\+I\+OD) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HSMCI\_IRQn@{HSMCI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HSMCI\_IRQn@{HSMCI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}} 
H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn&18 S\+A\+M\+E70\+N21 Multimedia Card Interface (H\+S\+M\+CI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS0\_IRQn@{TWIHS0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS0\_IRQn@{TWIHS0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}} 
T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn&19 S\+A\+M\+E70\+N21 Two Wire Interface 0 HS (T\+W\+I\+H\+S0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS1\_IRQn@{TWIHS1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS1\_IRQn@{TWIHS1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}} 
T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn&20 S\+A\+M\+E70\+N21 Two Wire Interface 1 HS (T\+W\+I\+H\+S1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI0\_IRQn@{SPI0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI0\_IRQn@{SPI0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}} 
S\+P\+I0\+\_\+\+I\+R\+Qn&21 S\+A\+M\+E70\+N21 Serial Peripheral Interface 0 (S\+P\+I0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SSC\_IRQn@{SSC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SSC\_IRQn@{SSC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}} 
S\+S\+C\+\_\+\+I\+R\+Qn&22 S\+A\+M\+E70\+N21 Synchronous Serial Controller (S\+SC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC0\_IRQn@{TC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC0\_IRQn@{TC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}} 
T\+C0\+\_\+\+I\+R\+Qn&23 S\+A\+M\+E70\+N21 Timer/\+Counter 0 (T\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC1\_IRQn@{TC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC1\_IRQn@{TC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}} 
T\+C1\+\_\+\+I\+R\+Qn&24 S\+A\+M\+E70\+N21 Timer/\+Counter 1 (T\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC2\_IRQn@{TC2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC2\_IRQn@{TC2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}} 
T\+C2\+\_\+\+I\+R\+Qn&25 S\+A\+M\+E70\+N21 Timer/\+Counter 2 (T\+C2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC0\_IRQn@{AFEC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC0\_IRQn@{AFEC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}} 
A\+F\+E\+C0\+\_\+\+I\+R\+Qn&29 S\+A\+M\+E70\+N21 Analog Front End 0 (A\+F\+E\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DACC\_IRQn@{DACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DACC\_IRQn@{DACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}} 
D\+A\+C\+C\+\_\+\+I\+R\+Qn&30 S\+A\+M\+E70\+N21 Digital To Analog Converter (D\+A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM0\_IRQn@{PWM0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM0\_IRQn@{PWM0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}} 
P\+W\+M0\+\_\+\+I\+R\+Qn&31 S\+A\+M\+E70\+N21 Pulse Width Modulation 0 (P\+W\+M0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ICM\_IRQn@{ICM\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ICM\_IRQn@{ICM\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}} 
I\+C\+M\+\_\+\+I\+R\+Qn&32 S\+A\+M\+E70\+N21 Integrity Check Monitor (I\+CM) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ACC\_IRQn@{ACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ACC\_IRQn@{ACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}} 
A\+C\+C\+\_\+\+I\+R\+Qn&33 S\+A\+M\+E70\+N21 Analog Comparator (A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USBHS\_IRQn@{USBHS\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USBHS\_IRQn@{USBHS\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}} 
U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn&34 S\+A\+M\+E70\+N21 U\+SB Host / Device Controller (U\+S\+B\+HS) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MCAN0\_IRQn@{MCAN0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MCAN0\_IRQn@{MCAN0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}} 
M\+C\+A\+N0\+\_\+\+I\+R\+Qn&35 S\+A\+M\+E70\+N21 M\+C\+AN Controller 0 (M\+C\+A\+N0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MCAN1\_IRQn@{MCAN1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MCAN1\_IRQn@{MCAN1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}} 
M\+C\+A\+N1\+\_\+\+I\+R\+Qn&37 S\+A\+M\+E70\+N21 M\+C\+AN Controller 1 (M\+C\+A\+N1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{GMAC\_IRQn@{GMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!GMAC\_IRQn@{GMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}} 
G\+M\+A\+C\+\_\+\+I\+R\+Qn&39 S\+A\+M\+E70\+N21 Ethernet M\+AC (G\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC1\_IRQn@{AFEC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC1\_IRQn@{AFEC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}} 
A\+F\+E\+C1\+\_\+\+I\+R\+Qn&40 S\+A\+M\+E70\+N21 Analog Front End 1 (A\+F\+E\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS2\_IRQn@{TWIHS2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS2\_IRQn@{TWIHS2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}} 
T\+W\+I\+H\+S2\+\_\+\+I\+R\+Qn&41 S\+A\+M\+E70\+N21 Two Wire Interface 2 HS (T\+W\+I\+H\+S2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI1\_IRQn@{SPI1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI1\_IRQn@{SPI1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}} 
S\+P\+I1\+\_\+\+I\+R\+Qn&42 S\+A\+M\+E70\+N21 Serial Peripheral Interface 1 (S\+P\+I1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{QSPI\_IRQn@{QSPI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!QSPI\_IRQn@{QSPI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}} 
Q\+S\+P\+I\+\_\+\+I\+R\+Qn&43 S\+A\+M\+E70\+N21 Quad I/O Serial Peripheral Interface (Q\+S\+PI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART2\_IRQn@{UART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART2\_IRQn@{UART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}} 
U\+A\+R\+T2\+\_\+\+I\+R\+Qn&44 S\+A\+M\+E70\+N21 U\+A\+RT 2 (U\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART3\_IRQn@{UART3\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART3\_IRQn@{UART3\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}} 
U\+A\+R\+T3\+\_\+\+I\+R\+Qn&45 S\+A\+M\+E70\+N21 U\+A\+RT 3 (U\+A\+R\+T3) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART4\_IRQn@{UART4\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART4\_IRQn@{UART4\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}} 
U\+A\+R\+T4\+\_\+\+I\+R\+Qn&46 S\+A\+M\+E70\+N21 U\+A\+RT 4 (U\+A\+R\+T4) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC9\_IRQn@{TC9\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC9\_IRQn@{TC9\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}} 
T\+C9\+\_\+\+I\+R\+Qn&50 S\+A\+M\+E70\+N21 Timer/\+Counter 9 (T\+C9) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC10\_IRQn@{TC10\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC10\_IRQn@{TC10\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}} 
T\+C10\+\_\+\+I\+R\+Qn&51 S\+A\+M\+E70\+N21 Timer/\+Counter 10 (T\+C10) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC11\_IRQn@{TC11\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC11\_IRQn@{TC11\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}} 
T\+C11\+\_\+\+I\+R\+Qn&52 S\+A\+M\+E70\+N21 Timer/\+Counter 11 (T\+C11) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AES\_IRQn@{AES\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AES\_IRQn@{AES\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}} 
A\+E\+S\+\_\+\+I\+R\+Qn&56 S\+A\+M\+E70\+N21 A\+ES (A\+ES) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TRNG\_IRQn@{TRNG\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TRNG\_IRQn@{TRNG\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}} 
T\+R\+N\+G\+\_\+\+I\+R\+Qn&57 S\+A\+M\+E70\+N21 True Random Generator (T\+R\+NG) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{XDMAC\_IRQn@{XDMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!XDMAC\_IRQn@{XDMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}} 
X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn&58 S\+A\+M\+E70\+N21 D\+MA (X\+D\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ISI\_IRQn@{ISI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ISI\_IRQn@{ISI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}} 
I\+S\+I\+\_\+\+I\+R\+Qn&59 S\+A\+M\+E70\+N21 Camera Interface (I\+SI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM1\_IRQn@{PWM1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM1\_IRQn@{PWM1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}} 
P\+W\+M1\+\_\+\+I\+R\+Qn&60 S\+A\+M\+E70\+N21 Pulse Width Modulation 1 (P\+W\+M1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSWDT\_IRQn@{RSWDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSWDT\_IRQn@{RSWDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}} 
R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn&63 S\+A\+M\+E70\+N21 Reinforced Secure Watchdog Timer (R\+S\+W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}} 
P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn&Number of peripheral I\+Ds \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}} 
Non\+Maskable\+Int\+\_\+\+I\+R\+Qn&2 Non Maskable Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HardFault\_IRQn@{HardFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HardFault\_IRQn@{HardFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}} 
Hard\+Fault\+\_\+\+I\+R\+Qn&3 Hard\+Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MemoryManagement\_IRQn@{MemoryManagement\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MemoryManagement\_IRQn@{MemoryManagement\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}} 
Memory\+Management\+\_\+\+I\+R\+Qn&4 Cortex-\/\+M7 Memory Management Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BusFault\_IRQn@{BusFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!BusFault\_IRQn@{BusFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}} 
Bus\+Fault\+\_\+\+I\+R\+Qn&5 Cortex-\/\+M7 Bus Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UsageFault\_IRQn@{UsageFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UsageFault\_IRQn@{UsageFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}} 
Usage\+Fault\+\_\+\+I\+R\+Qn&6 Cortex-\/\+M7 Usage Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SVCall\_IRQn@{SVCall\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SVCall\_IRQn@{SVCall\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}} 
S\+V\+Call\+\_\+\+I\+R\+Qn&11 Cortex-\/\+M7 SV Call Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DebugMonitor\_IRQn@{DebugMonitor\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DebugMonitor\_IRQn@{DebugMonitor\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}} 
Debug\+Monitor\+\_\+\+I\+R\+Qn&12 Cortex-\/\+M7 Debug Monitor Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PendSV\_IRQn@{PendSV\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PendSV\_IRQn@{PendSV\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}} 
Pend\+S\+V\+\_\+\+I\+R\+Qn&14 Cortex-\/\+M7 Pend SV Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SysTick\_IRQn@{SysTick\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SysTick\_IRQn@{SysTick\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}} 
Sys\+Tick\+\_\+\+I\+R\+Qn&15 Cortex-\/\+M7 System Tick Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SUPC\_IRQn@{SUPC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SUPC\_IRQn@{SUPC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}} 
S\+U\+P\+C\+\_\+\+I\+R\+Qn&0 S\+A\+M\+E70\+Q19 Supply Controller (S\+U\+PC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSTC\_IRQn@{RSTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSTC\_IRQn@{RSTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}} 
R\+S\+T\+C\+\_\+\+I\+R\+Qn&1 S\+A\+M\+E70\+Q19 Reset Controller (R\+S\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTC\_IRQn@{RTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTC\_IRQn@{RTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}} 
R\+T\+C\+\_\+\+I\+R\+Qn&2 S\+A\+M\+E70\+Q19 Real Time Clock (R\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTT\_IRQn@{RTT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTT\_IRQn@{RTT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}} 
R\+T\+T\+\_\+\+I\+R\+Qn&3 S\+A\+M\+E70\+Q19 Real Time Timer (R\+TT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WDT\_IRQn@{WDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!WDT\_IRQn@{WDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}} 
W\+D\+T\+\_\+\+I\+R\+Qn&4 S\+A\+M\+E70\+Q19 Watchdog Timer (W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PMC\_IRQn@{PMC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PMC\_IRQn@{PMC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}} 
P\+M\+C\+\_\+\+I\+R\+Qn&5 S\+A\+M\+E70\+Q19 Power Management Controller (P\+MC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EFC\_IRQn@{EFC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!EFC\_IRQn@{EFC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}} 
E\+F\+C\+\_\+\+I\+R\+Qn&6 S\+A\+M\+E70\+Q19 Enhanced Embedded Flash Controller (E\+FC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART0\_IRQn@{UART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART0\_IRQn@{UART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}} 
U\+A\+R\+T0\+\_\+\+I\+R\+Qn&7 S\+A\+M\+E70\+Q19 U\+A\+RT 0 (U\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART1\_IRQn@{UART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART1\_IRQn@{UART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}} 
U\+A\+R\+T1\+\_\+\+I\+R\+Qn&8 S\+A\+M\+E70\+Q19 U\+A\+RT 1 (U\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOA\_IRQn@{PIOA\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOA\_IRQn@{PIOA\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}} 
P\+I\+O\+A\+\_\+\+I\+R\+Qn&10 S\+A\+M\+E70\+Q19 Parallel I/O Controller A (P\+I\+OA) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOB\_IRQn@{PIOB\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOB\_IRQn@{PIOB\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}} 
P\+I\+O\+B\+\_\+\+I\+R\+Qn&11 S\+A\+M\+E70\+Q19 Parallel I/O Controller B (P\+I\+OB) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOC\_IRQn@{PIOC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOC\_IRQn@{PIOC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4e1864370fbee9bd8c4c0cee352c15fc}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4e1864370fbee9bd8c4c0cee352c15fc}} 
P\+I\+O\+C\+\_\+\+I\+R\+Qn&12 S\+A\+M\+E70\+Q19 Parallel I/O Controller C (P\+I\+OC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART0\_IRQn@{USART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART0\_IRQn@{USART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}} 
U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn&13 S\+A\+M\+E70\+Q19 U\+S\+A\+RT 0 (U\+S\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART1\_IRQn@{USART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART1\_IRQn@{USART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}} 
U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn&14 S\+A\+M\+E70\+Q19 U\+S\+A\+RT 1 (U\+S\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART2\_IRQn@{USART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART2\_IRQn@{USART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}} 
U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn&15 S\+A\+M\+E70\+Q19 U\+S\+A\+RT 2 (U\+S\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOD\_IRQn@{PIOD\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOD\_IRQn@{PIOD\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}} 
P\+I\+O\+D\+\_\+\+I\+R\+Qn&16 S\+A\+M\+E70\+Q19 Parallel I/O Controller D (P\+I\+OD) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOE\_IRQn@{PIOE\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOE\_IRQn@{PIOE\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a819752a6802b89d9756e65e1b599bdd3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a819752a6802b89d9756e65e1b599bdd3}} 
P\+I\+O\+E\+\_\+\+I\+R\+Qn&17 S\+A\+M\+E70\+Q19 Parallel I/O Controller E (P\+I\+OE) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HSMCI\_IRQn@{HSMCI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HSMCI\_IRQn@{HSMCI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}} 
H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn&18 S\+A\+M\+E70\+Q19 Multimedia Card Interface (H\+S\+M\+CI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS0\_IRQn@{TWIHS0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS0\_IRQn@{TWIHS0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}} 
T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn&19 S\+A\+M\+E70\+Q19 Two Wire Interface 0 HS (T\+W\+I\+H\+S0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS1\_IRQn@{TWIHS1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS1\_IRQn@{TWIHS1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}} 
T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn&20 S\+A\+M\+E70\+Q19 Two Wire Interface 1 HS (T\+W\+I\+H\+S1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI0\_IRQn@{SPI0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI0\_IRQn@{SPI0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}} 
S\+P\+I0\+\_\+\+I\+R\+Qn&21 S\+A\+M\+E70\+Q19 Serial Peripheral Interface 0 (S\+P\+I0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SSC\_IRQn@{SSC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SSC\_IRQn@{SSC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}} 
S\+S\+C\+\_\+\+I\+R\+Qn&22 S\+A\+M\+E70\+Q19 Synchronous Serial Controller (S\+SC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC0\_IRQn@{TC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC0\_IRQn@{TC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}} 
T\+C0\+\_\+\+I\+R\+Qn&23 S\+A\+M\+E70\+Q19 Timer/\+Counter 0 (T\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC1\_IRQn@{TC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC1\_IRQn@{TC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}} 
T\+C1\+\_\+\+I\+R\+Qn&24 S\+A\+M\+E70\+Q19 Timer/\+Counter 1 (T\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC2\_IRQn@{TC2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC2\_IRQn@{TC2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}} 
T\+C2\+\_\+\+I\+R\+Qn&25 S\+A\+M\+E70\+Q19 Timer/\+Counter 2 (T\+C2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC3\_IRQn@{TC3\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC3\_IRQn@{TC3\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9b195297aae3d4fffaf47d63f76dd54d}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9b195297aae3d4fffaf47d63f76dd54d}} 
T\+C3\+\_\+\+I\+R\+Qn&26 S\+A\+M\+E70\+Q19 Timer/\+Counter 3 (T\+C3) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC4\_IRQn@{TC4\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC4\_IRQn@{TC4\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a5810a6df881ddcfe8347f6400c76fffb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a5810a6df881ddcfe8347f6400c76fffb}} 
T\+C4\+\_\+\+I\+R\+Qn&27 S\+A\+M\+E70\+Q19 Timer/\+Counter 4 (T\+C4) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC5\_IRQn@{TC5\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC5\_IRQn@{TC5\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a7d84acc2578d91161cb9cb56481cb71f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a7d84acc2578d91161cb9cb56481cb71f}} 
T\+C5\+\_\+\+I\+R\+Qn&28 S\+A\+M\+E70\+Q19 Timer/\+Counter 5 (T\+C5) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC0\_IRQn@{AFEC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC0\_IRQn@{AFEC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}} 
A\+F\+E\+C0\+\_\+\+I\+R\+Qn&29 S\+A\+M\+E70\+Q19 Analog Front End 0 (A\+F\+E\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DACC\_IRQn@{DACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DACC\_IRQn@{DACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}} 
D\+A\+C\+C\+\_\+\+I\+R\+Qn&30 S\+A\+M\+E70\+Q19 Digital To Analog Converter (D\+A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM0\_IRQn@{PWM0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM0\_IRQn@{PWM0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}} 
P\+W\+M0\+\_\+\+I\+R\+Qn&31 S\+A\+M\+E70\+Q19 Pulse Width Modulation 0 (P\+W\+M0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ICM\_IRQn@{ICM\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ICM\_IRQn@{ICM\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}} 
I\+C\+M\+\_\+\+I\+R\+Qn&32 S\+A\+M\+E70\+Q19 Integrity Check Monitor (I\+CM) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ACC\_IRQn@{ACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ACC\_IRQn@{ACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}} 
A\+C\+C\+\_\+\+I\+R\+Qn&33 S\+A\+M\+E70\+Q19 Analog Comparator (A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USBHS\_IRQn@{USBHS\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USBHS\_IRQn@{USBHS\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}} 
U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn&34 S\+A\+M\+E70\+Q19 U\+SB Host / Device Controller (U\+S\+B\+HS) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MCAN0\_IRQn@{MCAN0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MCAN0\_IRQn@{MCAN0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}} 
M\+C\+A\+N0\+\_\+\+I\+R\+Qn&35 S\+A\+M\+E70\+Q19 M\+C\+AN Controller 0 (M\+C\+A\+N0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MCAN1\_IRQn@{MCAN1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MCAN1\_IRQn@{MCAN1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}} 
M\+C\+A\+N1\+\_\+\+I\+R\+Qn&37 S\+A\+M\+E70\+Q19 M\+C\+AN Controller 1 (M\+C\+A\+N1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{GMAC\_IRQn@{GMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!GMAC\_IRQn@{GMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}} 
G\+M\+A\+C\+\_\+\+I\+R\+Qn&39 S\+A\+M\+E70\+Q19 Ethernet M\+AC (G\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC1\_IRQn@{AFEC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC1\_IRQn@{AFEC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}} 
A\+F\+E\+C1\+\_\+\+I\+R\+Qn&40 S\+A\+M\+E70\+Q19 Analog Front End 1 (A\+F\+E\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS2\_IRQn@{TWIHS2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS2\_IRQn@{TWIHS2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}} 
T\+W\+I\+H\+S2\+\_\+\+I\+R\+Qn&41 S\+A\+M\+E70\+Q19 Two Wire Interface 2 HS (T\+W\+I\+H\+S2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI1\_IRQn@{SPI1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI1\_IRQn@{SPI1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}} 
S\+P\+I1\+\_\+\+I\+R\+Qn&42 S\+A\+M\+E70\+Q19 Serial Peripheral Interface 1 (S\+P\+I1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{QSPI\_IRQn@{QSPI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!QSPI\_IRQn@{QSPI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}} 
Q\+S\+P\+I\+\_\+\+I\+R\+Qn&43 S\+A\+M\+E70\+Q19 Quad I/O Serial Peripheral Interface (Q\+S\+PI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART2\_IRQn@{UART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART2\_IRQn@{UART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}} 
U\+A\+R\+T2\+\_\+\+I\+R\+Qn&44 S\+A\+M\+E70\+Q19 U\+A\+RT 2 (U\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART3\_IRQn@{UART3\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART3\_IRQn@{UART3\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}} 
U\+A\+R\+T3\+\_\+\+I\+R\+Qn&45 S\+A\+M\+E70\+Q19 U\+A\+RT 3 (U\+A\+R\+T3) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART4\_IRQn@{UART4\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART4\_IRQn@{UART4\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}} 
U\+A\+R\+T4\+\_\+\+I\+R\+Qn&46 S\+A\+M\+E70\+Q19 U\+A\+RT 4 (U\+A\+R\+T4) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC6\_IRQn@{TC6\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC6\_IRQn@{TC6\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a18da57ace992c87e49fa06a456516a43}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a18da57ace992c87e49fa06a456516a43}} 
T\+C6\+\_\+\+I\+R\+Qn&47 S\+A\+M\+E70\+Q19 Timer/\+Counter 6 (T\+C6) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC7\_IRQn@{TC7\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC7\_IRQn@{TC7\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a86f45ef73b0f9e601dd8854f22e729c8}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a86f45ef73b0f9e601dd8854f22e729c8}} 
T\+C7\+\_\+\+I\+R\+Qn&48 S\+A\+M\+E70\+Q19 Timer/\+Counter 7 (T\+C7) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC8\_IRQn@{TC8\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC8\_IRQn@{TC8\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa08b66fa4d281b4a5c111e39f49ba6e8}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa08b66fa4d281b4a5c111e39f49ba6e8}} 
T\+C8\+\_\+\+I\+R\+Qn&49 S\+A\+M\+E70\+Q19 Timer/\+Counter 8 (T\+C8) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC9\_IRQn@{TC9\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC9\_IRQn@{TC9\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}} 
T\+C9\+\_\+\+I\+R\+Qn&50 S\+A\+M\+E70\+Q19 Timer/\+Counter 9 (T\+C9) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC10\_IRQn@{TC10\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC10\_IRQn@{TC10\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}} 
T\+C10\+\_\+\+I\+R\+Qn&51 S\+A\+M\+E70\+Q19 Timer/\+Counter 10 (T\+C10) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC11\_IRQn@{TC11\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC11\_IRQn@{TC11\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}} 
T\+C11\+\_\+\+I\+R\+Qn&52 S\+A\+M\+E70\+Q19 Timer/\+Counter 11 (T\+C11) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AES\_IRQn@{AES\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AES\_IRQn@{AES\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}} 
A\+E\+S\+\_\+\+I\+R\+Qn&56 S\+A\+M\+E70\+Q19 A\+ES (A\+ES) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TRNG\_IRQn@{TRNG\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TRNG\_IRQn@{TRNG\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}} 
T\+R\+N\+G\+\_\+\+I\+R\+Qn&57 S\+A\+M\+E70\+Q19 True Random Generator (T\+R\+NG) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{XDMAC\_IRQn@{XDMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!XDMAC\_IRQn@{XDMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}} 
X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn&58 S\+A\+M\+E70\+Q19 D\+MA (X\+D\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ISI\_IRQn@{ISI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ISI\_IRQn@{ISI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}} 
I\+S\+I\+\_\+\+I\+R\+Qn&59 S\+A\+M\+E70\+Q19 Camera Interface (I\+SI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM1\_IRQn@{PWM1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM1\_IRQn@{PWM1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}} 
P\+W\+M1\+\_\+\+I\+R\+Qn&60 S\+A\+M\+E70\+Q19 Pulse Width Modulation 1 (P\+W\+M1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SDRAMC\_IRQn@{SDRAMC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SDRAMC\_IRQn@{SDRAMC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6041aeaaeae59bf45e51bfb2b6a595f6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6041aeaaeae59bf45e51bfb2b6a595f6}} 
S\+D\+R\+A\+M\+C\+\_\+\+I\+R\+Qn&62 S\+A\+M\+E70\+Q19 S\+D\+R\+AM Controller (S\+D\+R\+A\+MC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSWDT\_IRQn@{RSWDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSWDT\_IRQn@{RSWDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}} 
R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn&63 S\+A\+M\+E70\+Q19 Reinforced Secure Watchdog Timer (R\+S\+W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}} 
P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn&Number of peripheral I\+Ds \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}} 
Non\+Maskable\+Int\+\_\+\+I\+R\+Qn&2 Non Maskable Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HardFault\_IRQn@{HardFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HardFault\_IRQn@{HardFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}} 
Hard\+Fault\+\_\+\+I\+R\+Qn&3 Hard\+Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MemoryManagement\_IRQn@{MemoryManagement\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MemoryManagement\_IRQn@{MemoryManagement\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}} 
Memory\+Management\+\_\+\+I\+R\+Qn&4 Cortex-\/\+M7 Memory Management Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BusFault\_IRQn@{BusFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!BusFault\_IRQn@{BusFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}} 
Bus\+Fault\+\_\+\+I\+R\+Qn&5 Cortex-\/\+M7 Bus Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UsageFault\_IRQn@{UsageFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UsageFault\_IRQn@{UsageFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}} 
Usage\+Fault\+\_\+\+I\+R\+Qn&6 Cortex-\/\+M7 Usage Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SVCall\_IRQn@{SVCall\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SVCall\_IRQn@{SVCall\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}} 
S\+V\+Call\+\_\+\+I\+R\+Qn&11 Cortex-\/\+M7 SV Call Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DebugMonitor\_IRQn@{DebugMonitor\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DebugMonitor\_IRQn@{DebugMonitor\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}} 
Debug\+Monitor\+\_\+\+I\+R\+Qn&12 Cortex-\/\+M7 Debug Monitor Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PendSV\_IRQn@{PendSV\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PendSV\_IRQn@{PendSV\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}} 
Pend\+S\+V\+\_\+\+I\+R\+Qn&14 Cortex-\/\+M7 Pend SV Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SysTick\_IRQn@{SysTick\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SysTick\_IRQn@{SysTick\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}} 
Sys\+Tick\+\_\+\+I\+R\+Qn&15 Cortex-\/\+M7 System Tick Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SUPC\_IRQn@{SUPC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SUPC\_IRQn@{SUPC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}} 
S\+U\+P\+C\+\_\+\+I\+R\+Qn&0 S\+A\+M\+E70\+Q20 Supply Controller (S\+U\+PC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSTC\_IRQn@{RSTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSTC\_IRQn@{RSTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}} 
R\+S\+T\+C\+\_\+\+I\+R\+Qn&1 S\+A\+M\+E70\+Q20 Reset Controller (R\+S\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTC\_IRQn@{RTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTC\_IRQn@{RTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}} 
R\+T\+C\+\_\+\+I\+R\+Qn&2 S\+A\+M\+E70\+Q20 Real Time Clock (R\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTT\_IRQn@{RTT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTT\_IRQn@{RTT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}} 
R\+T\+T\+\_\+\+I\+R\+Qn&3 S\+A\+M\+E70\+Q20 Real Time Timer (R\+TT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WDT\_IRQn@{WDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!WDT\_IRQn@{WDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}} 
W\+D\+T\+\_\+\+I\+R\+Qn&4 S\+A\+M\+E70\+Q20 Watchdog Timer (W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PMC\_IRQn@{PMC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PMC\_IRQn@{PMC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}} 
P\+M\+C\+\_\+\+I\+R\+Qn&5 S\+A\+M\+E70\+Q20 Power Management Controller (P\+MC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EFC\_IRQn@{EFC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!EFC\_IRQn@{EFC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}} 
E\+F\+C\+\_\+\+I\+R\+Qn&6 S\+A\+M\+E70\+Q20 Enhanced Embedded Flash Controller (E\+FC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART0\_IRQn@{UART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART0\_IRQn@{UART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}} 
U\+A\+R\+T0\+\_\+\+I\+R\+Qn&7 S\+A\+M\+E70\+Q20 U\+A\+RT 0 (U\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART1\_IRQn@{UART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART1\_IRQn@{UART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}} 
U\+A\+R\+T1\+\_\+\+I\+R\+Qn&8 S\+A\+M\+E70\+Q20 U\+A\+RT 1 (U\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOA\_IRQn@{PIOA\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOA\_IRQn@{PIOA\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}} 
P\+I\+O\+A\+\_\+\+I\+R\+Qn&10 S\+A\+M\+E70\+Q20 Parallel I/O Controller A (P\+I\+OA) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOB\_IRQn@{PIOB\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOB\_IRQn@{PIOB\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}} 
P\+I\+O\+B\+\_\+\+I\+R\+Qn&11 S\+A\+M\+E70\+Q20 Parallel I/O Controller B (P\+I\+OB) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOC\_IRQn@{PIOC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOC\_IRQn@{PIOC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4e1864370fbee9bd8c4c0cee352c15fc}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4e1864370fbee9bd8c4c0cee352c15fc}} 
P\+I\+O\+C\+\_\+\+I\+R\+Qn&12 S\+A\+M\+E70\+Q20 Parallel I/O Controller C (P\+I\+OC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART0\_IRQn@{USART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART0\_IRQn@{USART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}} 
U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn&13 S\+A\+M\+E70\+Q20 U\+S\+A\+RT 0 (U\+S\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART1\_IRQn@{USART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART1\_IRQn@{USART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}} 
U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn&14 S\+A\+M\+E70\+Q20 U\+S\+A\+RT 1 (U\+S\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART2\_IRQn@{USART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART2\_IRQn@{USART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}} 
U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn&15 S\+A\+M\+E70\+Q20 U\+S\+A\+RT 2 (U\+S\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOD\_IRQn@{PIOD\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOD\_IRQn@{PIOD\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}} 
P\+I\+O\+D\+\_\+\+I\+R\+Qn&16 S\+A\+M\+E70\+Q20 Parallel I/O Controller D (P\+I\+OD) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOE\_IRQn@{PIOE\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOE\_IRQn@{PIOE\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a819752a6802b89d9756e65e1b599bdd3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a819752a6802b89d9756e65e1b599bdd3}} 
P\+I\+O\+E\+\_\+\+I\+R\+Qn&17 S\+A\+M\+E70\+Q20 Parallel I/O Controller E (P\+I\+OE) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HSMCI\_IRQn@{HSMCI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HSMCI\_IRQn@{HSMCI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}} 
H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn&18 S\+A\+M\+E70\+Q20 Multimedia Card Interface (H\+S\+M\+CI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS0\_IRQn@{TWIHS0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS0\_IRQn@{TWIHS0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}} 
T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn&19 S\+A\+M\+E70\+Q20 Two Wire Interface 0 HS (T\+W\+I\+H\+S0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS1\_IRQn@{TWIHS1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS1\_IRQn@{TWIHS1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}} 
T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn&20 S\+A\+M\+E70\+Q20 Two Wire Interface 1 HS (T\+W\+I\+H\+S1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI0\_IRQn@{SPI0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI0\_IRQn@{SPI0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}} 
S\+P\+I0\+\_\+\+I\+R\+Qn&21 S\+A\+M\+E70\+Q20 Serial Peripheral Interface 0 (S\+P\+I0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SSC\_IRQn@{SSC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SSC\_IRQn@{SSC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}} 
S\+S\+C\+\_\+\+I\+R\+Qn&22 S\+A\+M\+E70\+Q20 Synchronous Serial Controller (S\+SC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC0\_IRQn@{TC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC0\_IRQn@{TC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}} 
T\+C0\+\_\+\+I\+R\+Qn&23 S\+A\+M\+E70\+Q20 Timer/\+Counter 0 (T\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC1\_IRQn@{TC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC1\_IRQn@{TC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}} 
T\+C1\+\_\+\+I\+R\+Qn&24 S\+A\+M\+E70\+Q20 Timer/\+Counter 1 (T\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC2\_IRQn@{TC2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC2\_IRQn@{TC2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}} 
T\+C2\+\_\+\+I\+R\+Qn&25 S\+A\+M\+E70\+Q20 Timer/\+Counter 2 (T\+C2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC3\_IRQn@{TC3\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC3\_IRQn@{TC3\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9b195297aae3d4fffaf47d63f76dd54d}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9b195297aae3d4fffaf47d63f76dd54d}} 
T\+C3\+\_\+\+I\+R\+Qn&26 S\+A\+M\+E70\+Q20 Timer/\+Counter 3 (T\+C3) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC4\_IRQn@{TC4\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC4\_IRQn@{TC4\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a5810a6df881ddcfe8347f6400c76fffb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a5810a6df881ddcfe8347f6400c76fffb}} 
T\+C4\+\_\+\+I\+R\+Qn&27 S\+A\+M\+E70\+Q20 Timer/\+Counter 4 (T\+C4) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC5\_IRQn@{TC5\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC5\_IRQn@{TC5\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a7d84acc2578d91161cb9cb56481cb71f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a7d84acc2578d91161cb9cb56481cb71f}} 
T\+C5\+\_\+\+I\+R\+Qn&28 S\+A\+M\+E70\+Q20 Timer/\+Counter 5 (T\+C5) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC0\_IRQn@{AFEC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC0\_IRQn@{AFEC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}} 
A\+F\+E\+C0\+\_\+\+I\+R\+Qn&29 S\+A\+M\+E70\+Q20 Analog Front End 0 (A\+F\+E\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DACC\_IRQn@{DACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DACC\_IRQn@{DACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}} 
D\+A\+C\+C\+\_\+\+I\+R\+Qn&30 S\+A\+M\+E70\+Q20 Digital To Analog Converter (D\+A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM0\_IRQn@{PWM0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM0\_IRQn@{PWM0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}} 
P\+W\+M0\+\_\+\+I\+R\+Qn&31 S\+A\+M\+E70\+Q20 Pulse Width Modulation 0 (P\+W\+M0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ICM\_IRQn@{ICM\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ICM\_IRQn@{ICM\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}} 
I\+C\+M\+\_\+\+I\+R\+Qn&32 S\+A\+M\+E70\+Q20 Integrity Check Monitor (I\+CM) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ACC\_IRQn@{ACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ACC\_IRQn@{ACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}} 
A\+C\+C\+\_\+\+I\+R\+Qn&33 S\+A\+M\+E70\+Q20 Analog Comparator (A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USBHS\_IRQn@{USBHS\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USBHS\_IRQn@{USBHS\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}} 
U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn&34 S\+A\+M\+E70\+Q20 U\+SB Host / Device Controller (U\+S\+B\+HS) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MCAN0\_IRQn@{MCAN0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MCAN0\_IRQn@{MCAN0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}} 
M\+C\+A\+N0\+\_\+\+I\+R\+Qn&35 S\+A\+M\+E70\+Q20 M\+C\+AN Controller 0 (M\+C\+A\+N0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MCAN1\_IRQn@{MCAN1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MCAN1\_IRQn@{MCAN1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}} 
M\+C\+A\+N1\+\_\+\+I\+R\+Qn&37 S\+A\+M\+E70\+Q20 M\+C\+AN Controller 1 (M\+C\+A\+N1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{GMAC\_IRQn@{GMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!GMAC\_IRQn@{GMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}} 
G\+M\+A\+C\+\_\+\+I\+R\+Qn&39 S\+A\+M\+E70\+Q20 Ethernet M\+AC (G\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC1\_IRQn@{AFEC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC1\_IRQn@{AFEC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}} 
A\+F\+E\+C1\+\_\+\+I\+R\+Qn&40 S\+A\+M\+E70\+Q20 Analog Front End 1 (A\+F\+E\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS2\_IRQn@{TWIHS2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS2\_IRQn@{TWIHS2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}} 
T\+W\+I\+H\+S2\+\_\+\+I\+R\+Qn&41 S\+A\+M\+E70\+Q20 Two Wire Interface 2 HS (T\+W\+I\+H\+S2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI1\_IRQn@{SPI1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI1\_IRQn@{SPI1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}} 
S\+P\+I1\+\_\+\+I\+R\+Qn&42 S\+A\+M\+E70\+Q20 Serial Peripheral Interface 1 (S\+P\+I1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{QSPI\_IRQn@{QSPI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!QSPI\_IRQn@{QSPI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}} 
Q\+S\+P\+I\+\_\+\+I\+R\+Qn&43 S\+A\+M\+E70\+Q20 Quad I/O Serial Peripheral Interface (Q\+S\+PI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART2\_IRQn@{UART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART2\_IRQn@{UART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}} 
U\+A\+R\+T2\+\_\+\+I\+R\+Qn&44 S\+A\+M\+E70\+Q20 U\+A\+RT 2 (U\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART3\_IRQn@{UART3\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART3\_IRQn@{UART3\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}} 
U\+A\+R\+T3\+\_\+\+I\+R\+Qn&45 S\+A\+M\+E70\+Q20 U\+A\+RT 3 (U\+A\+R\+T3) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART4\_IRQn@{UART4\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART4\_IRQn@{UART4\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}} 
U\+A\+R\+T4\+\_\+\+I\+R\+Qn&46 S\+A\+M\+E70\+Q20 U\+A\+RT 4 (U\+A\+R\+T4) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC6\_IRQn@{TC6\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC6\_IRQn@{TC6\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a18da57ace992c87e49fa06a456516a43}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a18da57ace992c87e49fa06a456516a43}} 
T\+C6\+\_\+\+I\+R\+Qn&47 S\+A\+M\+E70\+Q20 Timer/\+Counter 6 (T\+C6) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC7\_IRQn@{TC7\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC7\_IRQn@{TC7\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a86f45ef73b0f9e601dd8854f22e729c8}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a86f45ef73b0f9e601dd8854f22e729c8}} 
T\+C7\+\_\+\+I\+R\+Qn&48 S\+A\+M\+E70\+Q20 Timer/\+Counter 7 (T\+C7) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC8\_IRQn@{TC8\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC8\_IRQn@{TC8\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa08b66fa4d281b4a5c111e39f49ba6e8}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa08b66fa4d281b4a5c111e39f49ba6e8}} 
T\+C8\+\_\+\+I\+R\+Qn&49 S\+A\+M\+E70\+Q20 Timer/\+Counter 8 (T\+C8) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC9\_IRQn@{TC9\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC9\_IRQn@{TC9\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}} 
T\+C9\+\_\+\+I\+R\+Qn&50 S\+A\+M\+E70\+Q20 Timer/\+Counter 9 (T\+C9) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC10\_IRQn@{TC10\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC10\_IRQn@{TC10\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}} 
T\+C10\+\_\+\+I\+R\+Qn&51 S\+A\+M\+E70\+Q20 Timer/\+Counter 10 (T\+C10) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC11\_IRQn@{TC11\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC11\_IRQn@{TC11\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}} 
T\+C11\+\_\+\+I\+R\+Qn&52 S\+A\+M\+E70\+Q20 Timer/\+Counter 11 (T\+C11) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AES\_IRQn@{AES\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AES\_IRQn@{AES\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}} 
A\+E\+S\+\_\+\+I\+R\+Qn&56 S\+A\+M\+E70\+Q20 A\+ES (A\+ES) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TRNG\_IRQn@{TRNG\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TRNG\_IRQn@{TRNG\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}} 
T\+R\+N\+G\+\_\+\+I\+R\+Qn&57 S\+A\+M\+E70\+Q20 True Random Generator (T\+R\+NG) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{XDMAC\_IRQn@{XDMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!XDMAC\_IRQn@{XDMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}} 
X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn&58 S\+A\+M\+E70\+Q20 D\+MA (X\+D\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ISI\_IRQn@{ISI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ISI\_IRQn@{ISI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}} 
I\+S\+I\+\_\+\+I\+R\+Qn&59 S\+A\+M\+E70\+Q20 Camera Interface (I\+SI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM1\_IRQn@{PWM1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM1\_IRQn@{PWM1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}} 
P\+W\+M1\+\_\+\+I\+R\+Qn&60 S\+A\+M\+E70\+Q20 Pulse Width Modulation 1 (P\+W\+M1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SDRAMC\_IRQn@{SDRAMC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SDRAMC\_IRQn@{SDRAMC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6041aeaaeae59bf45e51bfb2b6a595f6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6041aeaaeae59bf45e51bfb2b6a595f6}} 
S\+D\+R\+A\+M\+C\+\_\+\+I\+R\+Qn&62 S\+A\+M\+E70\+Q20 S\+D\+R\+AM Controller (S\+D\+R\+A\+MC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSWDT\_IRQn@{RSWDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSWDT\_IRQn@{RSWDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}} 
R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn&63 S\+A\+M\+E70\+Q20 Reinforced Secure Watchdog Timer (R\+S\+W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}} 
P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn&Number of peripheral I\+Ds \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}} 
Non\+Maskable\+Int\+\_\+\+I\+R\+Qn&2 Non Maskable Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HardFault\_IRQn@{HardFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HardFault\_IRQn@{HardFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}} 
Hard\+Fault\+\_\+\+I\+R\+Qn&3 Hard\+Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MemoryManagement\_IRQn@{MemoryManagement\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MemoryManagement\_IRQn@{MemoryManagement\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}} 
Memory\+Management\+\_\+\+I\+R\+Qn&4 Cortex-\/\+M7 Memory Management Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BusFault\_IRQn@{BusFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!BusFault\_IRQn@{BusFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}} 
Bus\+Fault\+\_\+\+I\+R\+Qn&5 Cortex-\/\+M7 Bus Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UsageFault\_IRQn@{UsageFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UsageFault\_IRQn@{UsageFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}} 
Usage\+Fault\+\_\+\+I\+R\+Qn&6 Cortex-\/\+M7 Usage Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SVCall\_IRQn@{SVCall\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SVCall\_IRQn@{SVCall\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}} 
S\+V\+Call\+\_\+\+I\+R\+Qn&11 Cortex-\/\+M7 SV Call Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DebugMonitor\_IRQn@{DebugMonitor\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DebugMonitor\_IRQn@{DebugMonitor\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}} 
Debug\+Monitor\+\_\+\+I\+R\+Qn&12 Cortex-\/\+M7 Debug Monitor Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PendSV\_IRQn@{PendSV\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PendSV\_IRQn@{PendSV\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}} 
Pend\+S\+V\+\_\+\+I\+R\+Qn&14 Cortex-\/\+M7 Pend SV Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SysTick\_IRQn@{SysTick\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SysTick\_IRQn@{SysTick\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}} 
Sys\+Tick\+\_\+\+I\+R\+Qn&15 Cortex-\/\+M7 System Tick Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SUPC\_IRQn@{SUPC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SUPC\_IRQn@{SUPC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}} 
S\+U\+P\+C\+\_\+\+I\+R\+Qn&0 S\+A\+M\+E70\+Q21 Supply Controller (S\+U\+PC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSTC\_IRQn@{RSTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSTC\_IRQn@{RSTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}} 
R\+S\+T\+C\+\_\+\+I\+R\+Qn&1 S\+A\+M\+E70\+Q21 Reset Controller (R\+S\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTC\_IRQn@{RTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTC\_IRQn@{RTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}} 
R\+T\+C\+\_\+\+I\+R\+Qn&2 S\+A\+M\+E70\+Q21 Real Time Clock (R\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTT\_IRQn@{RTT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTT\_IRQn@{RTT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}} 
R\+T\+T\+\_\+\+I\+R\+Qn&3 S\+A\+M\+E70\+Q21 Real Time Timer (R\+TT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WDT\_IRQn@{WDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!WDT\_IRQn@{WDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}} 
W\+D\+T\+\_\+\+I\+R\+Qn&4 S\+A\+M\+E70\+Q21 Watchdog Timer (W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PMC\_IRQn@{PMC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PMC\_IRQn@{PMC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}} 
P\+M\+C\+\_\+\+I\+R\+Qn&5 S\+A\+M\+E70\+Q21 Power Management Controller (P\+MC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EFC\_IRQn@{EFC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!EFC\_IRQn@{EFC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}} 
E\+F\+C\+\_\+\+I\+R\+Qn&6 S\+A\+M\+E70\+Q21 Enhanced Embedded Flash Controller (E\+FC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART0\_IRQn@{UART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART0\_IRQn@{UART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}} 
U\+A\+R\+T0\+\_\+\+I\+R\+Qn&7 S\+A\+M\+E70\+Q21 U\+A\+RT 0 (U\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART1\_IRQn@{UART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART1\_IRQn@{UART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}} 
U\+A\+R\+T1\+\_\+\+I\+R\+Qn&8 S\+A\+M\+E70\+Q21 U\+A\+RT 1 (U\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOA\_IRQn@{PIOA\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOA\_IRQn@{PIOA\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}} 
P\+I\+O\+A\+\_\+\+I\+R\+Qn&10 S\+A\+M\+E70\+Q21 Parallel I/O Controller A (P\+I\+OA) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOB\_IRQn@{PIOB\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOB\_IRQn@{PIOB\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}} 
P\+I\+O\+B\+\_\+\+I\+R\+Qn&11 S\+A\+M\+E70\+Q21 Parallel I/O Controller B (P\+I\+OB) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOC\_IRQn@{PIOC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOC\_IRQn@{PIOC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4e1864370fbee9bd8c4c0cee352c15fc}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4e1864370fbee9bd8c4c0cee352c15fc}} 
P\+I\+O\+C\+\_\+\+I\+R\+Qn&12 S\+A\+M\+E70\+Q21 Parallel I/O Controller C (P\+I\+OC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART0\_IRQn@{USART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART0\_IRQn@{USART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}} 
U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn&13 S\+A\+M\+E70\+Q21 U\+S\+A\+RT 0 (U\+S\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART1\_IRQn@{USART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART1\_IRQn@{USART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}} 
U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn&14 S\+A\+M\+E70\+Q21 U\+S\+A\+RT 1 (U\+S\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART2\_IRQn@{USART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART2\_IRQn@{USART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}} 
U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn&15 S\+A\+M\+E70\+Q21 U\+S\+A\+RT 2 (U\+S\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOD\_IRQn@{PIOD\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOD\_IRQn@{PIOD\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}} 
P\+I\+O\+D\+\_\+\+I\+R\+Qn&16 S\+A\+M\+E70\+Q21 Parallel I/O Controller D (P\+I\+OD) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOE\_IRQn@{PIOE\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOE\_IRQn@{PIOE\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a819752a6802b89d9756e65e1b599bdd3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a819752a6802b89d9756e65e1b599bdd3}} 
P\+I\+O\+E\+\_\+\+I\+R\+Qn&17 S\+A\+M\+E70\+Q21 Parallel I/O Controller E (P\+I\+OE) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HSMCI\_IRQn@{HSMCI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HSMCI\_IRQn@{HSMCI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}} 
H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn&18 S\+A\+M\+E70\+Q21 Multimedia Card Interface (H\+S\+M\+CI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS0\_IRQn@{TWIHS0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS0\_IRQn@{TWIHS0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}} 
T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn&19 S\+A\+M\+E70\+Q21 Two Wire Interface 0 HS (T\+W\+I\+H\+S0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS1\_IRQn@{TWIHS1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS1\_IRQn@{TWIHS1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}} 
T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn&20 S\+A\+M\+E70\+Q21 Two Wire Interface 1 HS (T\+W\+I\+H\+S1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI0\_IRQn@{SPI0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI0\_IRQn@{SPI0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}} 
S\+P\+I0\+\_\+\+I\+R\+Qn&21 S\+A\+M\+E70\+Q21 Serial Peripheral Interface 0 (S\+P\+I0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SSC\_IRQn@{SSC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SSC\_IRQn@{SSC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}} 
S\+S\+C\+\_\+\+I\+R\+Qn&22 S\+A\+M\+E70\+Q21 Synchronous Serial Controller (S\+SC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC0\_IRQn@{TC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC0\_IRQn@{TC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}} 
T\+C0\+\_\+\+I\+R\+Qn&23 S\+A\+M\+E70\+Q21 Timer/\+Counter 0 (T\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC1\_IRQn@{TC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC1\_IRQn@{TC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}} 
T\+C1\+\_\+\+I\+R\+Qn&24 S\+A\+M\+E70\+Q21 Timer/\+Counter 1 (T\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC2\_IRQn@{TC2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC2\_IRQn@{TC2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}} 
T\+C2\+\_\+\+I\+R\+Qn&25 S\+A\+M\+E70\+Q21 Timer/\+Counter 2 (T\+C2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC3\_IRQn@{TC3\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC3\_IRQn@{TC3\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9b195297aae3d4fffaf47d63f76dd54d}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9b195297aae3d4fffaf47d63f76dd54d}} 
T\+C3\+\_\+\+I\+R\+Qn&26 S\+A\+M\+E70\+Q21 Timer/\+Counter 3 (T\+C3) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC4\_IRQn@{TC4\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC4\_IRQn@{TC4\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a5810a6df881ddcfe8347f6400c76fffb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a5810a6df881ddcfe8347f6400c76fffb}} 
T\+C4\+\_\+\+I\+R\+Qn&27 S\+A\+M\+E70\+Q21 Timer/\+Counter 4 (T\+C4) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC5\_IRQn@{TC5\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC5\_IRQn@{TC5\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a7d84acc2578d91161cb9cb56481cb71f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a7d84acc2578d91161cb9cb56481cb71f}} 
T\+C5\+\_\+\+I\+R\+Qn&28 S\+A\+M\+E70\+Q21 Timer/\+Counter 5 (T\+C5) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC0\_IRQn@{AFEC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC0\_IRQn@{AFEC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}} 
A\+F\+E\+C0\+\_\+\+I\+R\+Qn&29 S\+A\+M\+E70\+Q21 Analog Front End 0 (A\+F\+E\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DACC\_IRQn@{DACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DACC\_IRQn@{DACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}} 
D\+A\+C\+C\+\_\+\+I\+R\+Qn&30 S\+A\+M\+E70\+Q21 Digital To Analog Converter (D\+A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM0\_IRQn@{PWM0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM0\_IRQn@{PWM0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}} 
P\+W\+M0\+\_\+\+I\+R\+Qn&31 S\+A\+M\+E70\+Q21 Pulse Width Modulation 0 (P\+W\+M0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ICM\_IRQn@{ICM\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ICM\_IRQn@{ICM\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}} 
I\+C\+M\+\_\+\+I\+R\+Qn&32 S\+A\+M\+E70\+Q21 Integrity Check Monitor (I\+CM) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ACC\_IRQn@{ACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ACC\_IRQn@{ACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}} 
A\+C\+C\+\_\+\+I\+R\+Qn&33 S\+A\+M\+E70\+Q21 Analog Comparator (A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USBHS\_IRQn@{USBHS\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USBHS\_IRQn@{USBHS\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}} 
U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn&34 S\+A\+M\+E70\+Q21 U\+SB Host / Device Controller (U\+S\+B\+HS) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MCAN0\_IRQn@{MCAN0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MCAN0\_IRQn@{MCAN0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}} 
M\+C\+A\+N0\+\_\+\+I\+R\+Qn&35 S\+A\+M\+E70\+Q21 M\+C\+AN Controller 0 (M\+C\+A\+N0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MCAN0\_LINE1\_IRQn@{MCAN0\_LINE1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MCAN0\_LINE1\_IRQn@{MCAN0\_LINE1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a32a6907f13a7aeee6ac211fe17f73ff4}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a32a6907f13a7aeee6ac211fe17f73ff4}} 
M\+C\+A\+N0\+\_\+\+L\+I\+N\+E1\+\_\+\+I\+R\+Qn&36 S\+A\+M\+E70\+Q21 M\+C\+AN Controller 0 L\+I\+N\+E1 (M\+C\+A\+N0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MCAN1\_IRQn@{MCAN1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MCAN1\_IRQn@{MCAN1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}} 
M\+C\+A\+N1\+\_\+\+I\+R\+Qn&37 S\+A\+M\+E70\+Q21 M\+C\+AN Controller 1 (M\+C\+A\+N1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MCAN1\_LINE1\_IRQn@{MCAN1\_LINE1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MCAN1\_LINE1\_IRQn@{MCAN1\_LINE1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa6208f412eb422443e1f3661b5e6728}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa6208f412eb422443e1f3661b5e6728}} 
M\+C\+A\+N1\+\_\+\+L\+I\+N\+E1\+\_\+\+I\+R\+Qn&38 S\+A\+M\+E70\+Q21 M\+C\+AN Controller 1 L\+I\+N\+E1 (M\+C\+A\+N1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{GMAC\_IRQn@{GMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!GMAC\_IRQn@{GMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}} 
G\+M\+A\+C\+\_\+\+I\+R\+Qn&39 S\+A\+M\+E70\+Q21 Ethernet M\+AC (G\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC1\_IRQn@{AFEC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC1\_IRQn@{AFEC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}} 
A\+F\+E\+C1\+\_\+\+I\+R\+Qn&40 S\+A\+M\+E70\+Q21 Analog Front End 1 (A\+F\+E\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS2\_IRQn@{TWIHS2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS2\_IRQn@{TWIHS2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}} 
T\+W\+I\+H\+S2\+\_\+\+I\+R\+Qn&41 S\+A\+M\+E70\+Q21 Two Wire Interface 2 HS (T\+W\+I\+H\+S2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI1\_IRQn@{SPI1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI1\_IRQn@{SPI1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}} 
S\+P\+I1\+\_\+\+I\+R\+Qn&42 S\+A\+M\+E70\+Q21 Serial Peripheral Interface 1 (S\+P\+I1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{QSPI\_IRQn@{QSPI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!QSPI\_IRQn@{QSPI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}} 
Q\+S\+P\+I\+\_\+\+I\+R\+Qn&43 S\+A\+M\+E70\+Q21 Quad I/O Serial Peripheral Interface (Q\+S\+PI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART2\_IRQn@{UART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART2\_IRQn@{UART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}} 
U\+A\+R\+T2\+\_\+\+I\+R\+Qn&44 S\+A\+M\+E70\+Q21 U\+A\+RT 2 (U\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART3\_IRQn@{UART3\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART3\_IRQn@{UART3\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}} 
U\+A\+R\+T3\+\_\+\+I\+R\+Qn&45 S\+A\+M\+E70\+Q21 U\+A\+RT 3 (U\+A\+R\+T3) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART4\_IRQn@{UART4\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART4\_IRQn@{UART4\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}} 
U\+A\+R\+T4\+\_\+\+I\+R\+Qn&46 S\+A\+M\+E70\+Q21 U\+A\+RT 4 (U\+A\+R\+T4) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC6\_IRQn@{TC6\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC6\_IRQn@{TC6\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a18da57ace992c87e49fa06a456516a43}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a18da57ace992c87e49fa06a456516a43}} 
T\+C6\+\_\+\+I\+R\+Qn&47 S\+A\+M\+E70\+Q21 Timer/\+Counter 6 (T\+C6) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC7\_IRQn@{TC7\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC7\_IRQn@{TC7\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a86f45ef73b0f9e601dd8854f22e729c8}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a86f45ef73b0f9e601dd8854f22e729c8}} 
T\+C7\+\_\+\+I\+R\+Qn&48 S\+A\+M\+E70\+Q21 Timer/\+Counter 7 (T\+C7) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC8\_IRQn@{TC8\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC8\_IRQn@{TC8\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa08b66fa4d281b4a5c111e39f49ba6e8}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa08b66fa4d281b4a5c111e39f49ba6e8}} 
T\+C8\+\_\+\+I\+R\+Qn&49 S\+A\+M\+E70\+Q21 Timer/\+Counter 8 (T\+C8) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC9\_IRQn@{TC9\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC9\_IRQn@{TC9\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}} 
T\+C9\+\_\+\+I\+R\+Qn&50 S\+A\+M\+E70\+Q21 Timer/\+Counter 9 (T\+C9) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC10\_IRQn@{TC10\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC10\_IRQn@{TC10\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}} 
T\+C10\+\_\+\+I\+R\+Qn&51 S\+A\+M\+E70\+Q21 Timer/\+Counter 10 (T\+C10) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC11\_IRQn@{TC11\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC11\_IRQn@{TC11\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}} 
T\+C11\+\_\+\+I\+R\+Qn&52 S\+A\+M\+E70\+Q21 Timer/\+Counter 11 (T\+C11) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AES\_IRQn@{AES\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AES\_IRQn@{AES\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}} 
A\+E\+S\+\_\+\+I\+R\+Qn&56 S\+A\+M\+E70\+Q21 A\+ES (A\+ES) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TRNG\_IRQn@{TRNG\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TRNG\_IRQn@{TRNG\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}} 
T\+R\+N\+G\+\_\+\+I\+R\+Qn&57 S\+A\+M\+E70\+Q21 True Random Generator (T\+R\+NG) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{XDMAC\_IRQn@{XDMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!XDMAC\_IRQn@{XDMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}} 
X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn&58 S\+A\+M\+E70\+Q21 D\+MA (X\+D\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ISI\_IRQn@{ISI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ISI\_IRQn@{ISI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}} 
I\+S\+I\+\_\+\+I\+R\+Qn&59 S\+A\+M\+E70\+Q21 Camera Interface (I\+SI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM1\_IRQn@{PWM1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM1\_IRQn@{PWM1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}} 
P\+W\+M1\+\_\+\+I\+R\+Qn&60 S\+A\+M\+E70\+Q21 Pulse Width Modulation 1 (P\+W\+M1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SDRAMC\_IRQn@{SDRAMC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SDRAMC\_IRQn@{SDRAMC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6041aeaaeae59bf45e51bfb2b6a595f6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6041aeaaeae59bf45e51bfb2b6a595f6}} 
S\+D\+R\+A\+M\+C\+\_\+\+I\+R\+Qn&62 S\+A\+M\+E70\+Q21 S\+D\+R\+AM Controller (S\+D\+R\+A\+MC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSWDT\_IRQn@{RSWDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSWDT\_IRQn@{RSWDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}} 
R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn&63 S\+A\+M\+E70\+Q21 Reinforced Secure Watchdog Timer (R\+S\+W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}} 
P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn&Number of peripheral I\+Ds \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}} 
Non\+Maskable\+Int\+\_\+\+I\+R\+Qn&2 Non Maskable Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HardFault\_IRQn@{HardFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HardFault\_IRQn@{HardFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}} 
Hard\+Fault\+\_\+\+I\+R\+Qn&3 Hard\+Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MemoryManagement\_IRQn@{MemoryManagement\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MemoryManagement\_IRQn@{MemoryManagement\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}} 
Memory\+Management\+\_\+\+I\+R\+Qn&4 Cortex-\/\+M7 Memory Management Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BusFault\_IRQn@{BusFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!BusFault\_IRQn@{BusFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}} 
Bus\+Fault\+\_\+\+I\+R\+Qn&5 Cortex-\/\+M7 Bus Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UsageFault\_IRQn@{UsageFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UsageFault\_IRQn@{UsageFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}} 
Usage\+Fault\+\_\+\+I\+R\+Qn&6 Cortex-\/\+M7 Usage Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SVCall\_IRQn@{SVCall\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SVCall\_IRQn@{SVCall\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}} 
S\+V\+Call\+\_\+\+I\+R\+Qn&11 Cortex-\/\+M7 SV Call Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DebugMonitor\_IRQn@{DebugMonitor\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DebugMonitor\_IRQn@{DebugMonitor\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}} 
Debug\+Monitor\+\_\+\+I\+R\+Qn&12 Cortex-\/\+M7 Debug Monitor Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PendSV\_IRQn@{PendSV\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PendSV\_IRQn@{PendSV\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}} 
Pend\+S\+V\+\_\+\+I\+R\+Qn&14 Cortex-\/\+M7 Pend SV Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SysTick\_IRQn@{SysTick\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SysTick\_IRQn@{SysTick\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}} 
Sys\+Tick\+\_\+\+I\+R\+Qn&15 Cortex-\/\+M7 System Tick Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SUPC\_IRQn@{SUPC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SUPC\_IRQn@{SUPC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}} 
S\+U\+P\+C\+\_\+\+I\+R\+Qn&0 S\+A\+M\+S70\+J19 Supply Controller (S\+U\+PC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSTC\_IRQn@{RSTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSTC\_IRQn@{RSTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}} 
R\+S\+T\+C\+\_\+\+I\+R\+Qn&1 S\+A\+M\+S70\+J19 Reset Controller (R\+S\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTC\_IRQn@{RTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTC\_IRQn@{RTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}} 
R\+T\+C\+\_\+\+I\+R\+Qn&2 S\+A\+M\+S70\+J19 Real Time Clock (R\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTT\_IRQn@{RTT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTT\_IRQn@{RTT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}} 
R\+T\+T\+\_\+\+I\+R\+Qn&3 S\+A\+M\+S70\+J19 Real Time Timer (R\+TT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WDT\_IRQn@{WDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!WDT\_IRQn@{WDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}} 
W\+D\+T\+\_\+\+I\+R\+Qn&4 S\+A\+M\+S70\+J19 Watchdog Timer (W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PMC\_IRQn@{PMC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PMC\_IRQn@{PMC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}} 
P\+M\+C\+\_\+\+I\+R\+Qn&5 S\+A\+M\+S70\+J19 Power Management Controller (P\+MC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EFC\_IRQn@{EFC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!EFC\_IRQn@{EFC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}} 
E\+F\+C\+\_\+\+I\+R\+Qn&6 S\+A\+M\+S70\+J19 Enhanced Embedded Flash Controller (E\+FC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART0\_IRQn@{UART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART0\_IRQn@{UART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}} 
U\+A\+R\+T0\+\_\+\+I\+R\+Qn&7 S\+A\+M\+S70\+J19 U\+A\+RT 0 (U\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART1\_IRQn@{UART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART1\_IRQn@{UART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}} 
U\+A\+R\+T1\+\_\+\+I\+R\+Qn&8 S\+A\+M\+S70\+J19 U\+A\+RT 1 (U\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOA\_IRQn@{PIOA\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOA\_IRQn@{PIOA\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}} 
P\+I\+O\+A\+\_\+\+I\+R\+Qn&10 S\+A\+M\+S70\+J19 Parallel I/O Controller A (P\+I\+OA) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOB\_IRQn@{PIOB\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOB\_IRQn@{PIOB\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}} 
P\+I\+O\+B\+\_\+\+I\+R\+Qn&11 S\+A\+M\+S70\+J19 Parallel I/O Controller B (P\+I\+OB) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART0\_IRQn@{USART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART0\_IRQn@{USART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}} 
U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn&13 S\+A\+M\+S70\+J19 U\+S\+A\+RT 0 (U\+S\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART1\_IRQn@{USART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART1\_IRQn@{USART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}} 
U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn&14 S\+A\+M\+S70\+J19 U\+S\+A\+RT 1 (U\+S\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART2\_IRQn@{USART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART2\_IRQn@{USART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}} 
U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn&15 S\+A\+M\+S70\+J19 U\+S\+A\+RT 2 (U\+S\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOD\_IRQn@{PIOD\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOD\_IRQn@{PIOD\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}} 
P\+I\+O\+D\+\_\+\+I\+R\+Qn&16 S\+A\+M\+S70\+J19 Parallel I/O Controller D (P\+I\+OD) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HSMCI\_IRQn@{HSMCI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HSMCI\_IRQn@{HSMCI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}} 
H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn&18 S\+A\+M\+S70\+J19 Multimedia Card Interface (H\+S\+M\+CI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS0\_IRQn@{TWIHS0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS0\_IRQn@{TWIHS0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}} 
T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn&19 S\+A\+M\+S70\+J19 Two Wire Interface 0 HS (T\+W\+I\+H\+S0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS1\_IRQn@{TWIHS1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS1\_IRQn@{TWIHS1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}} 
T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn&20 S\+A\+M\+S70\+J19 Two Wire Interface 1 HS (T\+W\+I\+H\+S1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI0\_IRQn@{SPI0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI0\_IRQn@{SPI0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}} 
S\+P\+I0\+\_\+\+I\+R\+Qn&21 S\+A\+M\+S70\+J19 Serial Peripheral Interface 0 (S\+P\+I0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SSC\_IRQn@{SSC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SSC\_IRQn@{SSC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}} 
S\+S\+C\+\_\+\+I\+R\+Qn&22 S\+A\+M\+S70\+J19 Synchronous Serial Controller (S\+SC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC0\_IRQn@{TC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC0\_IRQn@{TC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}} 
T\+C0\+\_\+\+I\+R\+Qn&23 S\+A\+M\+S70\+J19 Timer/\+Counter 0 (T\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC1\_IRQn@{TC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC1\_IRQn@{TC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}} 
T\+C1\+\_\+\+I\+R\+Qn&24 S\+A\+M\+S70\+J19 Timer/\+Counter 1 (T\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC2\_IRQn@{TC2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC2\_IRQn@{TC2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}} 
T\+C2\+\_\+\+I\+R\+Qn&25 S\+A\+M\+S70\+J19 Timer/\+Counter 2 (T\+C2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC0\_IRQn@{AFEC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC0\_IRQn@{AFEC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}} 
A\+F\+E\+C0\+\_\+\+I\+R\+Qn&29 S\+A\+M\+S70\+J19 Analog Front End 0 (A\+F\+E\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DACC\_IRQn@{DACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DACC\_IRQn@{DACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}} 
D\+A\+C\+C\+\_\+\+I\+R\+Qn&30 S\+A\+M\+S70\+J20 Digital To Analog Converter (D\+A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM0\_IRQn@{PWM0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM0\_IRQn@{PWM0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}} 
P\+W\+M0\+\_\+\+I\+R\+Qn&31 S\+A\+M\+S70\+J19 Pulse Width Modulation 0 (P\+W\+M0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ICM\_IRQn@{ICM\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ICM\_IRQn@{ICM\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}} 
I\+C\+M\+\_\+\+I\+R\+Qn&32 S\+A\+M\+S70\+J19 Integrity Check Monitor (I\+CM) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ACC\_IRQn@{ACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ACC\_IRQn@{ACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}} 
A\+C\+C\+\_\+\+I\+R\+Qn&33 S\+A\+M\+S70\+J19 Analog Comparator (A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USBHS\_IRQn@{USBHS\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USBHS\_IRQn@{USBHS\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}} 
U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn&34 S\+A\+M\+S70\+J19 U\+SB Host / Device Controller (U\+S\+B\+HS) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC1\_IRQn@{AFEC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC1\_IRQn@{AFEC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}} 
A\+F\+E\+C1\+\_\+\+I\+R\+Qn&40 S\+A\+M\+S70\+J19 Analog Front End 1 (A\+F\+E\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI1\_IRQn@{SPI1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI1\_IRQn@{SPI1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}} 
S\+P\+I1\+\_\+\+I\+R\+Qn&42 S\+A\+M\+S70\+J19 Serial Peripheral Interface 1 (S\+P\+I1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{QSPI\_IRQn@{QSPI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!QSPI\_IRQn@{QSPI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}} 
Q\+S\+P\+I\+\_\+\+I\+R\+Qn&43 S\+A\+M\+S70\+J19 Quad I/O Serial Peripheral Interface (Q\+S\+PI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART2\_IRQn@{UART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART2\_IRQn@{UART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}} 
U\+A\+R\+T2\+\_\+\+I\+R\+Qn&44 S\+A\+M\+S70\+J19 U\+A\+RT 2 (U\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART3\_IRQn@{UART3\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART3\_IRQn@{UART3\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}} 
U\+A\+R\+T3\+\_\+\+I\+R\+Qn&45 S\+A\+M\+S70\+J19 U\+A\+RT 3 (U\+A\+R\+T3) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART4\_IRQn@{UART4\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART4\_IRQn@{UART4\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}} 
U\+A\+R\+T4\+\_\+\+I\+R\+Qn&46 S\+A\+M\+S70\+J19 U\+A\+RT 4 (U\+A\+R\+T4) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC9\_IRQn@{TC9\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC9\_IRQn@{TC9\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}} 
T\+C9\+\_\+\+I\+R\+Qn&50 S\+A\+M\+S70\+J19 Timer/\+Counter 9 (T\+C9) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC10\_IRQn@{TC10\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC10\_IRQn@{TC10\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}} 
T\+C10\+\_\+\+I\+R\+Qn&51 S\+A\+M\+S70\+J19 Timer/\+Counter 10 (T\+C10) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC11\_IRQn@{TC11\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC11\_IRQn@{TC11\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}} 
T\+C11\+\_\+\+I\+R\+Qn&52 S\+A\+M\+S70\+J19 Timer/\+Counter 11 (T\+C11) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AES\_IRQn@{AES\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AES\_IRQn@{AES\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}} 
A\+E\+S\+\_\+\+I\+R\+Qn&56 S\+A\+M\+S70\+J19 A\+ES (A\+ES) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TRNG\_IRQn@{TRNG\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TRNG\_IRQn@{TRNG\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}} 
T\+R\+N\+G\+\_\+\+I\+R\+Qn&57 S\+A\+M\+S70\+J19 True Random Generator (T\+R\+NG) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{XDMAC\_IRQn@{XDMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!XDMAC\_IRQn@{XDMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}} 
X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn&58 S\+A\+M\+S70\+J19 D\+MA (X\+D\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ISI\_IRQn@{ISI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ISI\_IRQn@{ISI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}} 
I\+S\+I\+\_\+\+I\+R\+Qn&59 S\+A\+M\+S70\+J19 Camera Interface (I\+SI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM1\_IRQn@{PWM1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM1\_IRQn@{PWM1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}} 
P\+W\+M1\+\_\+\+I\+R\+Qn&60 S\+A\+M\+S70\+J19 Pulse Width Modulation 1 (P\+W\+M1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSWDT\_IRQn@{RSWDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSWDT\_IRQn@{RSWDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}} 
R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn&63 S\+A\+M\+S70\+J19 Reinforced Secure Watchdog Timer (R\+S\+W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}} 
P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn&Number of peripheral I\+Ds \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}} 
Non\+Maskable\+Int\+\_\+\+I\+R\+Qn&2 Non Maskable Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HardFault\_IRQn@{HardFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HardFault\_IRQn@{HardFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}} 
Hard\+Fault\+\_\+\+I\+R\+Qn&3 Hard\+Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MemoryManagement\_IRQn@{MemoryManagement\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MemoryManagement\_IRQn@{MemoryManagement\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}} 
Memory\+Management\+\_\+\+I\+R\+Qn&4 Cortex-\/\+M7 Memory Management Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BusFault\_IRQn@{BusFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!BusFault\_IRQn@{BusFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}} 
Bus\+Fault\+\_\+\+I\+R\+Qn&5 Cortex-\/\+M7 Bus Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UsageFault\_IRQn@{UsageFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UsageFault\_IRQn@{UsageFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}} 
Usage\+Fault\+\_\+\+I\+R\+Qn&6 Cortex-\/\+M7 Usage Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SVCall\_IRQn@{SVCall\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SVCall\_IRQn@{SVCall\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}} 
S\+V\+Call\+\_\+\+I\+R\+Qn&11 Cortex-\/\+M7 SV Call Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DebugMonitor\_IRQn@{DebugMonitor\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DebugMonitor\_IRQn@{DebugMonitor\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}} 
Debug\+Monitor\+\_\+\+I\+R\+Qn&12 Cortex-\/\+M7 Debug Monitor Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PendSV\_IRQn@{PendSV\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PendSV\_IRQn@{PendSV\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}} 
Pend\+S\+V\+\_\+\+I\+R\+Qn&14 Cortex-\/\+M7 Pend SV Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SysTick\_IRQn@{SysTick\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SysTick\_IRQn@{SysTick\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}} 
Sys\+Tick\+\_\+\+I\+R\+Qn&15 Cortex-\/\+M7 System Tick Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SUPC\_IRQn@{SUPC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SUPC\_IRQn@{SUPC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}} 
S\+U\+P\+C\+\_\+\+I\+R\+Qn&0 S\+A\+M\+S70\+J20 Supply Controller (S\+U\+PC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSTC\_IRQn@{RSTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSTC\_IRQn@{RSTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}} 
R\+S\+T\+C\+\_\+\+I\+R\+Qn&1 S\+A\+M\+S70\+J20 Reset Controller (R\+S\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTC\_IRQn@{RTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTC\_IRQn@{RTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}} 
R\+T\+C\+\_\+\+I\+R\+Qn&2 S\+A\+M\+S70\+J20 Real Time Clock (R\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTT\_IRQn@{RTT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTT\_IRQn@{RTT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}} 
R\+T\+T\+\_\+\+I\+R\+Qn&3 S\+A\+M\+S70\+J20 Real Time Timer (R\+TT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WDT\_IRQn@{WDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!WDT\_IRQn@{WDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}} 
W\+D\+T\+\_\+\+I\+R\+Qn&4 S\+A\+M\+S70\+J20 Watchdog Timer (W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PMC\_IRQn@{PMC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PMC\_IRQn@{PMC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}} 
P\+M\+C\+\_\+\+I\+R\+Qn&5 S\+A\+M\+S70\+J20 Power Management Controller (P\+MC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EFC\_IRQn@{EFC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!EFC\_IRQn@{EFC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}} 
E\+F\+C\+\_\+\+I\+R\+Qn&6 S\+A\+M\+S70\+J20 Enhanced Embedded Flash Controller (E\+FC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART0\_IRQn@{UART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART0\_IRQn@{UART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}} 
U\+A\+R\+T0\+\_\+\+I\+R\+Qn&7 S\+A\+M\+S70\+J20 U\+A\+RT 0 (U\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART1\_IRQn@{UART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART1\_IRQn@{UART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}} 
U\+A\+R\+T1\+\_\+\+I\+R\+Qn&8 S\+A\+M\+S70\+J20 U\+A\+RT 1 (U\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOA\_IRQn@{PIOA\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOA\_IRQn@{PIOA\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}} 
P\+I\+O\+A\+\_\+\+I\+R\+Qn&10 S\+A\+M\+S70\+J20 Parallel I/O Controller A (P\+I\+OA) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOB\_IRQn@{PIOB\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOB\_IRQn@{PIOB\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}} 
P\+I\+O\+B\+\_\+\+I\+R\+Qn&11 S\+A\+M\+S70\+J20 Parallel I/O Controller B (P\+I\+OB) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART0\_IRQn@{USART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART0\_IRQn@{USART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}} 
U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn&13 S\+A\+M\+S70\+J20 U\+S\+A\+RT 0 (U\+S\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART1\_IRQn@{USART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART1\_IRQn@{USART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}} 
U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn&14 S\+A\+M\+S70\+J20 U\+S\+A\+RT 1 (U\+S\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART2\_IRQn@{USART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART2\_IRQn@{USART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}} 
U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn&15 S\+A\+M\+S70\+J20 U\+S\+A\+RT 2 (U\+S\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOD\_IRQn@{PIOD\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOD\_IRQn@{PIOD\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}} 
P\+I\+O\+D\+\_\+\+I\+R\+Qn&16 S\+A\+M\+S70\+J20 Parallel I/O Controller D (P\+I\+OD) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HSMCI\_IRQn@{HSMCI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HSMCI\_IRQn@{HSMCI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}} 
H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn&18 S\+A\+M\+S70\+J20 Multimedia Card Interface (H\+S\+M\+CI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS0\_IRQn@{TWIHS0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS0\_IRQn@{TWIHS0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}} 
T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn&19 S\+A\+M\+S70\+J20 Two Wire Interface 0 HS (T\+W\+I\+H\+S0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS1\_IRQn@{TWIHS1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS1\_IRQn@{TWIHS1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}} 
T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn&20 S\+A\+M\+S70\+J20 Two Wire Interface 1 HS (T\+W\+I\+H\+S1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI0\_IRQn@{SPI0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI0\_IRQn@{SPI0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}} 
S\+P\+I0\+\_\+\+I\+R\+Qn&21 S\+A\+M\+S70\+J20 Serial Peripheral Interface 0 (S\+P\+I0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SSC\_IRQn@{SSC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SSC\_IRQn@{SSC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}} 
S\+S\+C\+\_\+\+I\+R\+Qn&22 S\+A\+M\+S70\+J20 Synchronous Serial Controller (S\+SC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC0\_IRQn@{TC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC0\_IRQn@{TC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}} 
T\+C0\+\_\+\+I\+R\+Qn&23 S\+A\+M\+S70\+J20 Timer/\+Counter 0 (T\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC1\_IRQn@{TC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC1\_IRQn@{TC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}} 
T\+C1\+\_\+\+I\+R\+Qn&24 S\+A\+M\+S70\+J20 Timer/\+Counter 1 (T\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC2\_IRQn@{TC2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC2\_IRQn@{TC2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}} 
T\+C2\+\_\+\+I\+R\+Qn&25 S\+A\+M\+S70\+J20 Timer/\+Counter 2 (T\+C2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC0\_IRQn@{AFEC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC0\_IRQn@{AFEC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}} 
A\+F\+E\+C0\+\_\+\+I\+R\+Qn&29 S\+A\+M\+S70\+J20 Analog Front End 0 (A\+F\+E\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DACC\_IRQn@{DACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DACC\_IRQn@{DACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}} 
D\+A\+C\+C\+\_\+\+I\+R\+Qn&30 S\+A\+M\+S70\+J20 Digital To Analog Converter (D\+A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM0\_IRQn@{PWM0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM0\_IRQn@{PWM0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}} 
P\+W\+M0\+\_\+\+I\+R\+Qn&31 S\+A\+M\+S70\+J20 Pulse Width Modulation 0 (P\+W\+M0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ICM\_IRQn@{ICM\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ICM\_IRQn@{ICM\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}} 
I\+C\+M\+\_\+\+I\+R\+Qn&32 S\+A\+M\+S70\+J20 Integrity Check Monitor (I\+CM) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ACC\_IRQn@{ACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ACC\_IRQn@{ACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}} 
A\+C\+C\+\_\+\+I\+R\+Qn&33 S\+A\+M\+S70\+J20 Analog Comparator (A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USBHS\_IRQn@{USBHS\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USBHS\_IRQn@{USBHS\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}} 
U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn&34 S\+A\+M\+S70\+J20 U\+SB Host / Device Controller (U\+S\+B\+HS) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC1\_IRQn@{AFEC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC1\_IRQn@{AFEC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}} 
A\+F\+E\+C1\+\_\+\+I\+R\+Qn&40 S\+A\+M\+S70\+J20 Analog Front End 1 (A\+F\+E\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI1\_IRQn@{SPI1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI1\_IRQn@{SPI1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}} 
S\+P\+I1\+\_\+\+I\+R\+Qn&42 S\+A\+M\+S70\+J20 Serial Peripheral Interface 1 (S\+P\+I1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{QSPI\_IRQn@{QSPI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!QSPI\_IRQn@{QSPI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}} 
Q\+S\+P\+I\+\_\+\+I\+R\+Qn&43 S\+A\+M\+S70\+J20 Quad I/O Serial Peripheral Interface (Q\+S\+PI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART2\_IRQn@{UART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART2\_IRQn@{UART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}} 
U\+A\+R\+T2\+\_\+\+I\+R\+Qn&44 S\+A\+M\+S70\+J20 U\+A\+RT 2 (U\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART3\_IRQn@{UART3\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART3\_IRQn@{UART3\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}} 
U\+A\+R\+T3\+\_\+\+I\+R\+Qn&45 S\+A\+M\+S70\+J20 U\+A\+RT 3 (U\+A\+R\+T3) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART4\_IRQn@{UART4\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART4\_IRQn@{UART4\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}} 
U\+A\+R\+T4\+\_\+\+I\+R\+Qn&46 S\+A\+M\+S70\+J20 U\+A\+RT 4 (U\+A\+R\+T4) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC9\_IRQn@{TC9\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC9\_IRQn@{TC9\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}} 
T\+C9\+\_\+\+I\+R\+Qn&50 S\+A\+M\+S70\+J20 Timer/\+Counter 9 (T\+C9) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC10\_IRQn@{TC10\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC10\_IRQn@{TC10\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}} 
T\+C10\+\_\+\+I\+R\+Qn&51 S\+A\+M\+S70\+J20 Timer/\+Counter 10 (T\+C10) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC11\_IRQn@{TC11\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC11\_IRQn@{TC11\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}} 
T\+C11\+\_\+\+I\+R\+Qn&52 S\+A\+M\+S70\+J20 Timer/\+Counter 11 (T\+C11) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AES\_IRQn@{AES\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AES\_IRQn@{AES\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}} 
A\+E\+S\+\_\+\+I\+R\+Qn&56 S\+A\+M\+S70\+J20 A\+ES (A\+ES) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TRNG\_IRQn@{TRNG\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TRNG\_IRQn@{TRNG\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}} 
T\+R\+N\+G\+\_\+\+I\+R\+Qn&57 S\+A\+M\+S70\+J20 True Random Generator (T\+R\+NG) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{XDMAC\_IRQn@{XDMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!XDMAC\_IRQn@{XDMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}} 
X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn&58 S\+A\+M\+S70\+J20 D\+MA (X\+D\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ISI\_IRQn@{ISI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ISI\_IRQn@{ISI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}} 
I\+S\+I\+\_\+\+I\+R\+Qn&59 S\+A\+M\+S70\+J20 Camera Interface (I\+SI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM1\_IRQn@{PWM1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM1\_IRQn@{PWM1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}} 
P\+W\+M1\+\_\+\+I\+R\+Qn&60 S\+A\+M\+S70\+J20 Pulse Width Modulation 1 (P\+W\+M1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSWDT\_IRQn@{RSWDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSWDT\_IRQn@{RSWDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}} 
R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn&63 S\+A\+M\+S70\+J20 Reinforced Secure Watchdog Timer (R\+S\+W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}} 
P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn&Number of peripheral I\+Ds \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}} 
Non\+Maskable\+Int\+\_\+\+I\+R\+Qn&2 Non Maskable Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HardFault\_IRQn@{HardFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HardFault\_IRQn@{HardFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}} 
Hard\+Fault\+\_\+\+I\+R\+Qn&3 Hard\+Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MemoryManagement\_IRQn@{MemoryManagement\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MemoryManagement\_IRQn@{MemoryManagement\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}} 
Memory\+Management\+\_\+\+I\+R\+Qn&4 Cortex-\/\+M7 Memory Management Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BusFault\_IRQn@{BusFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!BusFault\_IRQn@{BusFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}} 
Bus\+Fault\+\_\+\+I\+R\+Qn&5 Cortex-\/\+M7 Bus Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UsageFault\_IRQn@{UsageFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UsageFault\_IRQn@{UsageFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}} 
Usage\+Fault\+\_\+\+I\+R\+Qn&6 Cortex-\/\+M7 Usage Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SVCall\_IRQn@{SVCall\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SVCall\_IRQn@{SVCall\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}} 
S\+V\+Call\+\_\+\+I\+R\+Qn&11 Cortex-\/\+M7 SV Call Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DebugMonitor\_IRQn@{DebugMonitor\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DebugMonitor\_IRQn@{DebugMonitor\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}} 
Debug\+Monitor\+\_\+\+I\+R\+Qn&12 Cortex-\/\+M7 Debug Monitor Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PendSV\_IRQn@{PendSV\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PendSV\_IRQn@{PendSV\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}} 
Pend\+S\+V\+\_\+\+I\+R\+Qn&14 Cortex-\/\+M7 Pend SV Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SysTick\_IRQn@{SysTick\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SysTick\_IRQn@{SysTick\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}} 
Sys\+Tick\+\_\+\+I\+R\+Qn&15 Cortex-\/\+M7 System Tick Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SUPC\_IRQn@{SUPC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SUPC\_IRQn@{SUPC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}} 
S\+U\+P\+C\+\_\+\+I\+R\+Qn&0 S\+A\+M\+S70\+J21 Supply Controller (S\+U\+PC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSTC\_IRQn@{RSTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSTC\_IRQn@{RSTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}} 
R\+S\+T\+C\+\_\+\+I\+R\+Qn&1 S\+A\+M\+S70\+J21 Reset Controller (R\+S\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTC\_IRQn@{RTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTC\_IRQn@{RTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}} 
R\+T\+C\+\_\+\+I\+R\+Qn&2 S\+A\+M\+S70\+J21 Real Time Clock (R\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTT\_IRQn@{RTT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTT\_IRQn@{RTT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}} 
R\+T\+T\+\_\+\+I\+R\+Qn&3 S\+A\+M\+S70\+J21 Real Time Timer (R\+TT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WDT\_IRQn@{WDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!WDT\_IRQn@{WDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}} 
W\+D\+T\+\_\+\+I\+R\+Qn&4 S\+A\+M\+S70\+J21 Watchdog Timer (W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PMC\_IRQn@{PMC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PMC\_IRQn@{PMC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}} 
P\+M\+C\+\_\+\+I\+R\+Qn&5 S\+A\+M\+S70\+J21 Power Management Controller (P\+MC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EFC\_IRQn@{EFC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!EFC\_IRQn@{EFC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}} 
E\+F\+C\+\_\+\+I\+R\+Qn&6 S\+A\+M\+S70\+J21 Enhanced Embedded Flash Controller (E\+FC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART0\_IRQn@{UART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART0\_IRQn@{UART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}} 
U\+A\+R\+T0\+\_\+\+I\+R\+Qn&7 S\+A\+M\+S70\+J21 U\+A\+RT 0 (U\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART1\_IRQn@{UART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART1\_IRQn@{UART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}} 
U\+A\+R\+T1\+\_\+\+I\+R\+Qn&8 S\+A\+M\+S70\+J21 U\+A\+RT 1 (U\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOA\_IRQn@{PIOA\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOA\_IRQn@{PIOA\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}} 
P\+I\+O\+A\+\_\+\+I\+R\+Qn&10 S\+A\+M\+S70\+J21 Parallel I/O Controller A (P\+I\+OA) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOB\_IRQn@{PIOB\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOB\_IRQn@{PIOB\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}} 
P\+I\+O\+B\+\_\+\+I\+R\+Qn&11 S\+A\+M\+S70\+J21 Parallel I/O Controller B (P\+I\+OB) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART0\_IRQn@{USART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART0\_IRQn@{USART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}} 
U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn&13 S\+A\+M\+S70\+J21 U\+S\+A\+RT 0 (U\+S\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART1\_IRQn@{USART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART1\_IRQn@{USART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}} 
U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn&14 S\+A\+M\+S70\+J21 U\+S\+A\+RT 1 (U\+S\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART2\_IRQn@{USART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART2\_IRQn@{USART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}} 
U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn&15 S\+A\+M\+S70\+J21 U\+S\+A\+RT 2 (U\+S\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOD\_IRQn@{PIOD\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOD\_IRQn@{PIOD\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}} 
P\+I\+O\+D\+\_\+\+I\+R\+Qn&16 S\+A\+M\+S70\+J21 Parallel I/O Controller D (P\+I\+OD) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HSMCI\_IRQn@{HSMCI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HSMCI\_IRQn@{HSMCI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}} 
H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn&18 S\+A\+M\+S70\+J21 Multimedia Card Interface (H\+S\+M\+CI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS0\_IRQn@{TWIHS0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS0\_IRQn@{TWIHS0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}} 
T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn&19 S\+A\+M\+S70\+J21 Two Wire Interface 0 HS (T\+W\+I\+H\+S0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS1\_IRQn@{TWIHS1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS1\_IRQn@{TWIHS1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}} 
T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn&20 S\+A\+M\+S70\+J21 Two Wire Interface 1 HS (T\+W\+I\+H\+S1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI0\_IRQn@{SPI0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI0\_IRQn@{SPI0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}} 
S\+P\+I0\+\_\+\+I\+R\+Qn&21 S\+A\+M\+S70\+J21 Serial Peripheral Interface 0 (S\+P\+I0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SSC\_IRQn@{SSC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SSC\_IRQn@{SSC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}} 
S\+S\+C\+\_\+\+I\+R\+Qn&22 S\+A\+M\+S70\+J21 Synchronous Serial Controller (S\+SC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC0\_IRQn@{TC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC0\_IRQn@{TC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}} 
T\+C0\+\_\+\+I\+R\+Qn&23 S\+A\+M\+S70\+J21 Timer/\+Counter 0 (T\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC1\_IRQn@{TC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC1\_IRQn@{TC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}} 
T\+C1\+\_\+\+I\+R\+Qn&24 S\+A\+M\+S70\+J21 Timer/\+Counter 1 (T\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC2\_IRQn@{TC2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC2\_IRQn@{TC2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}} 
T\+C2\+\_\+\+I\+R\+Qn&25 S\+A\+M\+S70\+J21 Timer/\+Counter 2 (T\+C2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC0\_IRQn@{AFEC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC0\_IRQn@{AFEC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}} 
A\+F\+E\+C0\+\_\+\+I\+R\+Qn&29 S\+A\+M\+S70\+J21 Analog Front End 0 (A\+F\+E\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DACC\_IRQn@{DACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DACC\_IRQn@{DACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}} 
D\+A\+C\+C\+\_\+\+I\+R\+Qn&30 S\+A\+M\+S70\+J21 Digital To Analog Converter (D\+A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM0\_IRQn@{PWM0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM0\_IRQn@{PWM0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}} 
P\+W\+M0\+\_\+\+I\+R\+Qn&31 S\+A\+M\+S70\+J21 Pulse Width Modulation 0 (P\+W\+M0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ICM\_IRQn@{ICM\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ICM\_IRQn@{ICM\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}} 
I\+C\+M\+\_\+\+I\+R\+Qn&32 S\+A\+M\+S70\+J21 Integrity Check Monitor (I\+CM) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ACC\_IRQn@{ACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ACC\_IRQn@{ACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}} 
A\+C\+C\+\_\+\+I\+R\+Qn&33 S\+A\+M\+S70\+J21 Analog Comparator (A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USBHS\_IRQn@{USBHS\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USBHS\_IRQn@{USBHS\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}} 
U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn&34 S\+A\+M\+S70\+J21 U\+SB Host / Device Controller (U\+S\+B\+HS) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC1\_IRQn@{AFEC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC1\_IRQn@{AFEC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}} 
A\+F\+E\+C1\+\_\+\+I\+R\+Qn&40 S\+A\+M\+S70\+J21 Analog Front End 1 (A\+F\+E\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI1\_IRQn@{SPI1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI1\_IRQn@{SPI1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}} 
S\+P\+I1\+\_\+\+I\+R\+Qn&42 S\+A\+M\+S70\+J21 Serial Peripheral Interface 1 (S\+P\+I1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{QSPI\_IRQn@{QSPI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!QSPI\_IRQn@{QSPI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}} 
Q\+S\+P\+I\+\_\+\+I\+R\+Qn&43 S\+A\+M\+S70\+J21 Quad I/O Serial Peripheral Interface (Q\+S\+PI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART2\_IRQn@{UART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART2\_IRQn@{UART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}} 
U\+A\+R\+T2\+\_\+\+I\+R\+Qn&44 S\+A\+M\+S70\+J21 U\+A\+RT 2 (U\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART3\_IRQn@{UART3\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART3\_IRQn@{UART3\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}} 
U\+A\+R\+T3\+\_\+\+I\+R\+Qn&45 S\+A\+M\+S70\+J21 U\+A\+RT 3 (U\+A\+R\+T3) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART4\_IRQn@{UART4\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART4\_IRQn@{UART4\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}} 
U\+A\+R\+T4\+\_\+\+I\+R\+Qn&46 S\+A\+M\+S70\+J21 U\+A\+RT 4 (U\+A\+R\+T4) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC9\_IRQn@{TC9\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC9\_IRQn@{TC9\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}} 
T\+C9\+\_\+\+I\+R\+Qn&50 S\+A\+M\+S70\+J21 Timer/\+Counter 9 (T\+C9) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC10\_IRQn@{TC10\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC10\_IRQn@{TC10\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}} 
T\+C10\+\_\+\+I\+R\+Qn&51 S\+A\+M\+S70\+J21 Timer/\+Counter 10 (T\+C10) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC11\_IRQn@{TC11\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC11\_IRQn@{TC11\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}} 
T\+C11\+\_\+\+I\+R\+Qn&52 S\+A\+M\+S70\+J21 Timer/\+Counter 11 (T\+C11) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AES\_IRQn@{AES\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AES\_IRQn@{AES\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}} 
A\+E\+S\+\_\+\+I\+R\+Qn&56 S\+A\+M\+S70\+J21 A\+ES (A\+ES) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TRNG\_IRQn@{TRNG\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TRNG\_IRQn@{TRNG\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}} 
T\+R\+N\+G\+\_\+\+I\+R\+Qn&57 S\+A\+M\+S70\+J21 True Random Generator (T\+R\+NG) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{XDMAC\_IRQn@{XDMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!XDMAC\_IRQn@{XDMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}} 
X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn&58 S\+A\+M\+S70\+J21 D\+MA (X\+D\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ISI\_IRQn@{ISI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ISI\_IRQn@{ISI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}} 
I\+S\+I\+\_\+\+I\+R\+Qn&59 S\+A\+M\+S70\+J21 Camera Interface (I\+SI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM1\_IRQn@{PWM1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM1\_IRQn@{PWM1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}} 
P\+W\+M1\+\_\+\+I\+R\+Qn&60 S\+A\+M\+S70\+J21 Pulse Width Modulation 1 (P\+W\+M1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSWDT\_IRQn@{RSWDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSWDT\_IRQn@{RSWDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}} 
R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn&63 S\+A\+M\+S70\+J21 Reinforced Secure Watchdog Timer (R\+S\+W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}} 
P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn&Number of peripheral I\+Ds \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}} 
Non\+Maskable\+Int\+\_\+\+I\+R\+Qn&2 Non Maskable Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HardFault\_IRQn@{HardFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HardFault\_IRQn@{HardFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}} 
Hard\+Fault\+\_\+\+I\+R\+Qn&3 Hard\+Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MemoryManagement\_IRQn@{MemoryManagement\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MemoryManagement\_IRQn@{MemoryManagement\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}} 
Memory\+Management\+\_\+\+I\+R\+Qn&4 Cortex-\/\+M7 Memory Management Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BusFault\_IRQn@{BusFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!BusFault\_IRQn@{BusFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}} 
Bus\+Fault\+\_\+\+I\+R\+Qn&5 Cortex-\/\+M7 Bus Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UsageFault\_IRQn@{UsageFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UsageFault\_IRQn@{UsageFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}} 
Usage\+Fault\+\_\+\+I\+R\+Qn&6 Cortex-\/\+M7 Usage Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SVCall\_IRQn@{SVCall\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SVCall\_IRQn@{SVCall\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}} 
S\+V\+Call\+\_\+\+I\+R\+Qn&11 Cortex-\/\+M7 SV Call Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DebugMonitor\_IRQn@{DebugMonitor\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DebugMonitor\_IRQn@{DebugMonitor\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}} 
Debug\+Monitor\+\_\+\+I\+R\+Qn&12 Cortex-\/\+M7 Debug Monitor Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PendSV\_IRQn@{PendSV\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PendSV\_IRQn@{PendSV\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}} 
Pend\+S\+V\+\_\+\+I\+R\+Qn&14 Cortex-\/\+M7 Pend SV Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SysTick\_IRQn@{SysTick\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SysTick\_IRQn@{SysTick\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}} 
Sys\+Tick\+\_\+\+I\+R\+Qn&15 Cortex-\/\+M7 System Tick Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SUPC\_IRQn@{SUPC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SUPC\_IRQn@{SUPC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}} 
S\+U\+P\+C\+\_\+\+I\+R\+Qn&0 S\+A\+M\+S70\+N19 Supply Controller (S\+U\+PC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSTC\_IRQn@{RSTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSTC\_IRQn@{RSTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}} 
R\+S\+T\+C\+\_\+\+I\+R\+Qn&1 S\+A\+M\+S70\+N19 Reset Controller (R\+S\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTC\_IRQn@{RTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTC\_IRQn@{RTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}} 
R\+T\+C\+\_\+\+I\+R\+Qn&2 S\+A\+M\+S70\+N19 Real Time Clock (R\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTT\_IRQn@{RTT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTT\_IRQn@{RTT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}} 
R\+T\+T\+\_\+\+I\+R\+Qn&3 S\+A\+M\+S70\+N19 Real Time Timer (R\+TT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WDT\_IRQn@{WDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!WDT\_IRQn@{WDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}} 
W\+D\+T\+\_\+\+I\+R\+Qn&4 S\+A\+M\+S70\+N19 Watchdog Timer (W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PMC\_IRQn@{PMC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PMC\_IRQn@{PMC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}} 
P\+M\+C\+\_\+\+I\+R\+Qn&5 S\+A\+M\+S70\+N19 Power Management Controller (P\+MC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EFC\_IRQn@{EFC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!EFC\_IRQn@{EFC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}} 
E\+F\+C\+\_\+\+I\+R\+Qn&6 S\+A\+M\+S70\+N19 Enhanced Embedded Flash Controller (E\+FC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART0\_IRQn@{UART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART0\_IRQn@{UART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}} 
U\+A\+R\+T0\+\_\+\+I\+R\+Qn&7 S\+A\+M\+S70\+N19 U\+A\+RT 0 (U\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART1\_IRQn@{UART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART1\_IRQn@{UART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}} 
U\+A\+R\+T1\+\_\+\+I\+R\+Qn&8 S\+A\+M\+S70\+N19 U\+A\+RT 1 (U\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOA\_IRQn@{PIOA\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOA\_IRQn@{PIOA\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}} 
P\+I\+O\+A\+\_\+\+I\+R\+Qn&10 S\+A\+M\+S70\+N19 Parallel I/O Controller A (P\+I\+OA) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOB\_IRQn@{PIOB\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOB\_IRQn@{PIOB\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}} 
P\+I\+O\+B\+\_\+\+I\+R\+Qn&11 S\+A\+M\+S70\+N19 Parallel I/O Controller B (P\+I\+OB) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART0\_IRQn@{USART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART0\_IRQn@{USART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}} 
U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn&13 S\+A\+M\+S70\+N19 U\+S\+A\+RT 0 (U\+S\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART1\_IRQn@{USART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART1\_IRQn@{USART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}} 
U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn&14 S\+A\+M\+S70\+N19 U\+S\+A\+RT 1 (U\+S\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART2\_IRQn@{USART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART2\_IRQn@{USART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}} 
U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn&15 S\+A\+M\+S70\+N19 U\+S\+A\+RT 2 (U\+S\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOD\_IRQn@{PIOD\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOD\_IRQn@{PIOD\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}} 
P\+I\+O\+D\+\_\+\+I\+R\+Qn&16 S\+A\+M\+S70\+N19 Parallel I/O Controller D (P\+I\+OD) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HSMCI\_IRQn@{HSMCI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HSMCI\_IRQn@{HSMCI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}} 
H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn&18 S\+A\+M\+S70\+N19 Multimedia Card Interface (H\+S\+M\+CI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS0\_IRQn@{TWIHS0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS0\_IRQn@{TWIHS0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}} 
T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn&19 S\+A\+M\+S70\+N19 Two Wire Interface 0 HS (T\+W\+I\+H\+S0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS1\_IRQn@{TWIHS1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS1\_IRQn@{TWIHS1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}} 
T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn&20 S\+A\+M\+S70\+N19 Two Wire Interface 1 HS (T\+W\+I\+H\+S1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI0\_IRQn@{SPI0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI0\_IRQn@{SPI0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}} 
S\+P\+I0\+\_\+\+I\+R\+Qn&21 S\+A\+M\+S70\+N19 Serial Peripheral Interface 0 (S\+P\+I0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SSC\_IRQn@{SSC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SSC\_IRQn@{SSC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}} 
S\+S\+C\+\_\+\+I\+R\+Qn&22 S\+A\+M\+S70\+N19 Synchronous Serial Controller (S\+SC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC0\_IRQn@{TC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC0\_IRQn@{TC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}} 
T\+C0\+\_\+\+I\+R\+Qn&23 S\+A\+M\+S70\+N19 Timer/\+Counter 0 (T\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC1\_IRQn@{TC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC1\_IRQn@{TC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}} 
T\+C1\+\_\+\+I\+R\+Qn&24 S\+A\+M\+S70\+N19 Timer/\+Counter 1 (T\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC2\_IRQn@{TC2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC2\_IRQn@{TC2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}} 
T\+C2\+\_\+\+I\+R\+Qn&25 S\+A\+M\+S70\+N19 Timer/\+Counter 2 (T\+C2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC0\_IRQn@{AFEC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC0\_IRQn@{AFEC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}} 
A\+F\+E\+C0\+\_\+\+I\+R\+Qn&29 S\+A\+M\+S70\+N19 Analog Front End 0 (A\+F\+E\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DACC\_IRQn@{DACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DACC\_IRQn@{DACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}} 
D\+A\+C\+C\+\_\+\+I\+R\+Qn&30 S\+A\+M\+S70\+N19 Digital To Analog Converter (D\+A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM0\_IRQn@{PWM0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM0\_IRQn@{PWM0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}} 
P\+W\+M0\+\_\+\+I\+R\+Qn&31 S\+A\+M\+S70\+N19 Pulse Width Modulation 0 (P\+W\+M0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ICM\_IRQn@{ICM\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ICM\_IRQn@{ICM\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}} 
I\+C\+M\+\_\+\+I\+R\+Qn&32 S\+A\+M\+S70\+N19 Integrity Check Monitor (I\+CM) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ACC\_IRQn@{ACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ACC\_IRQn@{ACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}} 
A\+C\+C\+\_\+\+I\+R\+Qn&33 S\+A\+M\+S70\+N19 Analog Comparator (A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USBHS\_IRQn@{USBHS\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USBHS\_IRQn@{USBHS\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}} 
U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn&34 S\+A\+M\+S70\+N19 U\+SB Host / Device Controller (U\+S\+B\+HS) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC1\_IRQn@{AFEC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC1\_IRQn@{AFEC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}} 
A\+F\+E\+C1\+\_\+\+I\+R\+Qn&40 S\+A\+M\+S70\+N19 Analog Front End 1 (A\+F\+E\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS2\_IRQn@{TWIHS2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS2\_IRQn@{TWIHS2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}} 
T\+W\+I\+H\+S2\+\_\+\+I\+R\+Qn&41 S\+A\+M\+S70\+N19 Two Wire Interface 2 HS (T\+W\+I\+H\+S2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI1\_IRQn@{SPI1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI1\_IRQn@{SPI1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}} 
S\+P\+I1\+\_\+\+I\+R\+Qn&42 S\+A\+M\+S70\+N19 Serial Peripheral Interface 1 (S\+P\+I1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{QSPI\_IRQn@{QSPI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!QSPI\_IRQn@{QSPI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}} 
Q\+S\+P\+I\+\_\+\+I\+R\+Qn&43 S\+A\+M\+S70\+N19 Quad I/O Serial Peripheral Interface (Q\+S\+PI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART2\_IRQn@{UART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART2\_IRQn@{UART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}} 
U\+A\+R\+T2\+\_\+\+I\+R\+Qn&44 S\+A\+M\+S70\+N19 U\+A\+RT 2 (U\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART3\_IRQn@{UART3\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART3\_IRQn@{UART3\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}} 
U\+A\+R\+T3\+\_\+\+I\+R\+Qn&45 S\+A\+M\+S70\+N19 U\+A\+RT 3 (U\+A\+R\+T3) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART4\_IRQn@{UART4\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART4\_IRQn@{UART4\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}} 
U\+A\+R\+T4\+\_\+\+I\+R\+Qn&46 S\+A\+M\+S70\+N19 U\+A\+RT 4 (U\+A\+R\+T4) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC9\_IRQn@{TC9\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC9\_IRQn@{TC9\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}} 
T\+C9\+\_\+\+I\+R\+Qn&50 S\+A\+M\+S70\+N19 Timer/\+Counter 9 (T\+C9) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC10\_IRQn@{TC10\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC10\_IRQn@{TC10\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}} 
T\+C10\+\_\+\+I\+R\+Qn&51 S\+A\+M\+S70\+N19 Timer/\+Counter 10 (T\+C10) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC11\_IRQn@{TC11\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC11\_IRQn@{TC11\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}} 
T\+C11\+\_\+\+I\+R\+Qn&52 S\+A\+M\+S70\+N19 Timer/\+Counter 11 (T\+C11) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AES\_IRQn@{AES\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AES\_IRQn@{AES\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}} 
A\+E\+S\+\_\+\+I\+R\+Qn&56 S\+A\+M\+S70\+N19 A\+ES (A\+ES) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TRNG\_IRQn@{TRNG\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TRNG\_IRQn@{TRNG\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}} 
T\+R\+N\+G\+\_\+\+I\+R\+Qn&57 S\+A\+M\+S70\+N19 True Random Generator (T\+R\+NG) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{XDMAC\_IRQn@{XDMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!XDMAC\_IRQn@{XDMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}} 
X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn&58 S\+A\+M\+S70\+N19 D\+MA (X\+D\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ISI\_IRQn@{ISI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ISI\_IRQn@{ISI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}} 
I\+S\+I\+\_\+\+I\+R\+Qn&59 S\+A\+M\+S70\+N19 Camera Interface (I\+SI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM1\_IRQn@{PWM1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM1\_IRQn@{PWM1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}} 
P\+W\+M1\+\_\+\+I\+R\+Qn&60 S\+A\+M\+S70\+N19 Pulse Width Modulation 1 (P\+W\+M1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSWDT\_IRQn@{RSWDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSWDT\_IRQn@{RSWDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}} 
R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn&63 S\+A\+M\+S70\+N19 Reinforced Secure Watchdog Timer (R\+S\+W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}} 
P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn&Number of peripheral I\+Ds \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}} 
Non\+Maskable\+Int\+\_\+\+I\+R\+Qn&2 Non Maskable Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HardFault\_IRQn@{HardFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HardFault\_IRQn@{HardFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}} 
Hard\+Fault\+\_\+\+I\+R\+Qn&3 Hard\+Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MemoryManagement\_IRQn@{MemoryManagement\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MemoryManagement\_IRQn@{MemoryManagement\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}} 
Memory\+Management\+\_\+\+I\+R\+Qn&4 Cortex-\/\+M7 Memory Management Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BusFault\_IRQn@{BusFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!BusFault\_IRQn@{BusFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}} 
Bus\+Fault\+\_\+\+I\+R\+Qn&5 Cortex-\/\+M7 Bus Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UsageFault\_IRQn@{UsageFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UsageFault\_IRQn@{UsageFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}} 
Usage\+Fault\+\_\+\+I\+R\+Qn&6 Cortex-\/\+M7 Usage Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SVCall\_IRQn@{SVCall\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SVCall\_IRQn@{SVCall\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}} 
S\+V\+Call\+\_\+\+I\+R\+Qn&11 Cortex-\/\+M7 SV Call Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DebugMonitor\_IRQn@{DebugMonitor\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DebugMonitor\_IRQn@{DebugMonitor\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}} 
Debug\+Monitor\+\_\+\+I\+R\+Qn&12 Cortex-\/\+M7 Debug Monitor Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PendSV\_IRQn@{PendSV\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PendSV\_IRQn@{PendSV\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}} 
Pend\+S\+V\+\_\+\+I\+R\+Qn&14 Cortex-\/\+M7 Pend SV Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SysTick\_IRQn@{SysTick\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SysTick\_IRQn@{SysTick\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}} 
Sys\+Tick\+\_\+\+I\+R\+Qn&15 Cortex-\/\+M7 System Tick Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SUPC\_IRQn@{SUPC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SUPC\_IRQn@{SUPC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}} 
S\+U\+P\+C\+\_\+\+I\+R\+Qn&0 S\+A\+M\+S70\+N20 Supply Controller (S\+U\+PC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSTC\_IRQn@{RSTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSTC\_IRQn@{RSTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}} 
R\+S\+T\+C\+\_\+\+I\+R\+Qn&1 S\+A\+M\+S70\+N20 Reset Controller (R\+S\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTC\_IRQn@{RTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTC\_IRQn@{RTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}} 
R\+T\+C\+\_\+\+I\+R\+Qn&2 S\+A\+M\+S70\+N20 Real Time Clock (R\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTT\_IRQn@{RTT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTT\_IRQn@{RTT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}} 
R\+T\+T\+\_\+\+I\+R\+Qn&3 S\+A\+M\+S70\+N20 Real Time Timer (R\+TT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WDT\_IRQn@{WDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!WDT\_IRQn@{WDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}} 
W\+D\+T\+\_\+\+I\+R\+Qn&4 S\+A\+M\+S70\+N20 Watchdog Timer (W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PMC\_IRQn@{PMC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PMC\_IRQn@{PMC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}} 
P\+M\+C\+\_\+\+I\+R\+Qn&5 S\+A\+M\+S70\+N20 Power Management Controller (P\+MC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EFC\_IRQn@{EFC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!EFC\_IRQn@{EFC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}} 
E\+F\+C\+\_\+\+I\+R\+Qn&6 S\+A\+M\+S70\+N20 Enhanced Embedded Flash Controller (E\+FC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART0\_IRQn@{UART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART0\_IRQn@{UART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}} 
U\+A\+R\+T0\+\_\+\+I\+R\+Qn&7 S\+A\+M\+S70\+N20 U\+A\+RT 0 (U\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART1\_IRQn@{UART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART1\_IRQn@{UART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}} 
U\+A\+R\+T1\+\_\+\+I\+R\+Qn&8 S\+A\+M\+S70\+N20 U\+A\+RT 1 (U\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOA\_IRQn@{PIOA\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOA\_IRQn@{PIOA\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}} 
P\+I\+O\+A\+\_\+\+I\+R\+Qn&10 S\+A\+M\+S70\+N20 Parallel I/O Controller A (P\+I\+OA) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOB\_IRQn@{PIOB\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOB\_IRQn@{PIOB\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}} 
P\+I\+O\+B\+\_\+\+I\+R\+Qn&11 S\+A\+M\+S70\+N20 Parallel I/O Controller B (P\+I\+OB) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART0\_IRQn@{USART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART0\_IRQn@{USART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}} 
U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn&13 S\+A\+M\+S70\+N20 U\+S\+A\+RT 0 (U\+S\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART1\_IRQn@{USART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART1\_IRQn@{USART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}} 
U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn&14 S\+A\+M\+S70\+N20 U\+S\+A\+RT 1 (U\+S\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART2\_IRQn@{USART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART2\_IRQn@{USART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}} 
U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn&15 S\+A\+M\+S70\+N20 U\+S\+A\+RT 2 (U\+S\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOD\_IRQn@{PIOD\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOD\_IRQn@{PIOD\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}} 
P\+I\+O\+D\+\_\+\+I\+R\+Qn&16 S\+A\+M\+S70\+N20 Parallel I/O Controller D (P\+I\+OD) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HSMCI\_IRQn@{HSMCI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HSMCI\_IRQn@{HSMCI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}} 
H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn&18 S\+A\+M\+S70\+N20 Multimedia Card Interface (H\+S\+M\+CI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS0\_IRQn@{TWIHS0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS0\_IRQn@{TWIHS0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}} 
T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn&19 S\+A\+M\+S70\+N20 Two Wire Interface 0 HS (T\+W\+I\+H\+S0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS1\_IRQn@{TWIHS1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS1\_IRQn@{TWIHS1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}} 
T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn&20 S\+A\+M\+S70\+N20 Two Wire Interface 1 HS (T\+W\+I\+H\+S1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI0\_IRQn@{SPI0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI0\_IRQn@{SPI0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}} 
S\+P\+I0\+\_\+\+I\+R\+Qn&21 S\+A\+M\+S70\+N20 Serial Peripheral Interface 0 (S\+P\+I0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SSC\_IRQn@{SSC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SSC\_IRQn@{SSC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}} 
S\+S\+C\+\_\+\+I\+R\+Qn&22 S\+A\+M\+S70\+N20 Synchronous Serial Controller (S\+SC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC0\_IRQn@{TC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC0\_IRQn@{TC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}} 
T\+C0\+\_\+\+I\+R\+Qn&23 S\+A\+M\+S70\+N20 Timer/\+Counter 0 (T\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC1\_IRQn@{TC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC1\_IRQn@{TC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}} 
T\+C1\+\_\+\+I\+R\+Qn&24 S\+A\+M\+S70\+N20 Timer/\+Counter 1 (T\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC2\_IRQn@{TC2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC2\_IRQn@{TC2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}} 
T\+C2\+\_\+\+I\+R\+Qn&25 S\+A\+M\+S70\+N20 Timer/\+Counter 2 (T\+C2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC0\_IRQn@{AFEC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC0\_IRQn@{AFEC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}} 
A\+F\+E\+C0\+\_\+\+I\+R\+Qn&29 S\+A\+M\+S70\+N20 Analog Front End 0 (A\+F\+E\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DACC\_IRQn@{DACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DACC\_IRQn@{DACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}} 
D\+A\+C\+C\+\_\+\+I\+R\+Qn&30 S\+A\+M\+S70\+N19 Digital To Analog Converter (D\+A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM0\_IRQn@{PWM0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM0\_IRQn@{PWM0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}} 
P\+W\+M0\+\_\+\+I\+R\+Qn&31 S\+A\+M\+S70\+N20 Pulse Width Modulation 0 (P\+W\+M0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ICM\_IRQn@{ICM\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ICM\_IRQn@{ICM\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}} 
I\+C\+M\+\_\+\+I\+R\+Qn&32 S\+A\+M\+S70\+N20 Integrity Check Monitor (I\+CM) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ACC\_IRQn@{ACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ACC\_IRQn@{ACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}} 
A\+C\+C\+\_\+\+I\+R\+Qn&33 S\+A\+M\+S70\+N20 Analog Comparator (A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USBHS\_IRQn@{USBHS\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USBHS\_IRQn@{USBHS\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}} 
U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn&34 S\+A\+M\+S70\+N20 U\+SB Host / Device Controller (U\+S\+B\+HS) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC1\_IRQn@{AFEC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC1\_IRQn@{AFEC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}} 
A\+F\+E\+C1\+\_\+\+I\+R\+Qn&40 S\+A\+M\+S70\+N20 Analog Front End 1 (A\+F\+E\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS2\_IRQn@{TWIHS2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS2\_IRQn@{TWIHS2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}} 
T\+W\+I\+H\+S2\+\_\+\+I\+R\+Qn&41 S\+A\+M\+S70\+N20 Two Wire Interface 2 HS (T\+W\+I\+H\+S2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI1\_IRQn@{SPI1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI1\_IRQn@{SPI1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}} 
S\+P\+I1\+\_\+\+I\+R\+Qn&42 S\+A\+M\+S70\+N20 Serial Peripheral Interface 1 (S\+P\+I1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{QSPI\_IRQn@{QSPI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!QSPI\_IRQn@{QSPI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}} 
Q\+S\+P\+I\+\_\+\+I\+R\+Qn&43 S\+A\+M\+S70\+N20 Quad I/O Serial Peripheral Interface (Q\+S\+PI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART2\_IRQn@{UART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART2\_IRQn@{UART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}} 
U\+A\+R\+T2\+\_\+\+I\+R\+Qn&44 S\+A\+M\+S70\+N20 U\+A\+RT 2 (U\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART3\_IRQn@{UART3\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART3\_IRQn@{UART3\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}} 
U\+A\+R\+T3\+\_\+\+I\+R\+Qn&45 S\+A\+M\+S70\+N20 U\+A\+RT 3 (U\+A\+R\+T3) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART4\_IRQn@{UART4\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART4\_IRQn@{UART4\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}} 
U\+A\+R\+T4\+\_\+\+I\+R\+Qn&46 S\+A\+M\+S70\+N20 U\+A\+RT 4 (U\+A\+R\+T4) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC9\_IRQn@{TC9\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC9\_IRQn@{TC9\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}} 
T\+C9\+\_\+\+I\+R\+Qn&50 S\+A\+M\+S70\+N20 Timer/\+Counter 9 (T\+C9) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC10\_IRQn@{TC10\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC10\_IRQn@{TC10\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}} 
T\+C10\+\_\+\+I\+R\+Qn&51 S\+A\+M\+S70\+N20 Timer/\+Counter 10 (T\+C10) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC11\_IRQn@{TC11\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC11\_IRQn@{TC11\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}} 
T\+C11\+\_\+\+I\+R\+Qn&52 S\+A\+M\+S70\+N20 Timer/\+Counter 11 (T\+C11) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AES\_IRQn@{AES\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AES\_IRQn@{AES\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}} 
A\+E\+S\+\_\+\+I\+R\+Qn&56 S\+A\+M\+S70\+N20 A\+ES (A\+ES) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TRNG\_IRQn@{TRNG\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TRNG\_IRQn@{TRNG\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}} 
T\+R\+N\+G\+\_\+\+I\+R\+Qn&57 S\+A\+M\+S70\+N20 True Random Generator (T\+R\+NG) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{XDMAC\_IRQn@{XDMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!XDMAC\_IRQn@{XDMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}} 
X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn&58 S\+A\+M\+S70\+N20 D\+MA (X\+D\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ISI\_IRQn@{ISI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ISI\_IRQn@{ISI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}} 
I\+S\+I\+\_\+\+I\+R\+Qn&59 S\+A\+M\+S70\+N20 Camera Interface (I\+SI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM1\_IRQn@{PWM1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM1\_IRQn@{PWM1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}} 
P\+W\+M1\+\_\+\+I\+R\+Qn&60 S\+A\+M\+S70\+N20 Pulse Width Modulation 1 (P\+W\+M1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSWDT\_IRQn@{RSWDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSWDT\_IRQn@{RSWDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}} 
R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn&63 S\+A\+M\+S70\+N20 Reinforced Secure Watchdog Timer (R\+S\+W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}} 
P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn&Number of peripheral I\+Ds \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}} 
Non\+Maskable\+Int\+\_\+\+I\+R\+Qn&2 Non Maskable Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HardFault\_IRQn@{HardFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HardFault\_IRQn@{HardFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}} 
Hard\+Fault\+\_\+\+I\+R\+Qn&3 Hard\+Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MemoryManagement\_IRQn@{MemoryManagement\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MemoryManagement\_IRQn@{MemoryManagement\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}} 
Memory\+Management\+\_\+\+I\+R\+Qn&4 Cortex-\/\+M7 Memory Management Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BusFault\_IRQn@{BusFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!BusFault\_IRQn@{BusFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}} 
Bus\+Fault\+\_\+\+I\+R\+Qn&5 Cortex-\/\+M7 Bus Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UsageFault\_IRQn@{UsageFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UsageFault\_IRQn@{UsageFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}} 
Usage\+Fault\+\_\+\+I\+R\+Qn&6 Cortex-\/\+M7 Usage Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SVCall\_IRQn@{SVCall\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SVCall\_IRQn@{SVCall\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}} 
S\+V\+Call\+\_\+\+I\+R\+Qn&11 Cortex-\/\+M7 SV Call Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DebugMonitor\_IRQn@{DebugMonitor\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DebugMonitor\_IRQn@{DebugMonitor\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}} 
Debug\+Monitor\+\_\+\+I\+R\+Qn&12 Cortex-\/\+M7 Debug Monitor Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PendSV\_IRQn@{PendSV\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PendSV\_IRQn@{PendSV\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}} 
Pend\+S\+V\+\_\+\+I\+R\+Qn&14 Cortex-\/\+M7 Pend SV Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SysTick\_IRQn@{SysTick\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SysTick\_IRQn@{SysTick\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}} 
Sys\+Tick\+\_\+\+I\+R\+Qn&15 Cortex-\/\+M7 System Tick Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SUPC\_IRQn@{SUPC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SUPC\_IRQn@{SUPC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}} 
S\+U\+P\+C\+\_\+\+I\+R\+Qn&0 S\+A\+M\+S70\+N21 Supply Controller (S\+U\+PC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSTC\_IRQn@{RSTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSTC\_IRQn@{RSTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}} 
R\+S\+T\+C\+\_\+\+I\+R\+Qn&1 S\+A\+M\+S70\+N21 Reset Controller (R\+S\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTC\_IRQn@{RTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTC\_IRQn@{RTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}} 
R\+T\+C\+\_\+\+I\+R\+Qn&2 S\+A\+M\+S70\+N21 Real Time Clock (R\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTT\_IRQn@{RTT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTT\_IRQn@{RTT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}} 
R\+T\+T\+\_\+\+I\+R\+Qn&3 S\+A\+M\+S70\+N21 Real Time Timer (R\+TT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WDT\_IRQn@{WDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!WDT\_IRQn@{WDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}} 
W\+D\+T\+\_\+\+I\+R\+Qn&4 S\+A\+M\+S70\+N21 Watchdog Timer (W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PMC\_IRQn@{PMC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PMC\_IRQn@{PMC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}} 
P\+M\+C\+\_\+\+I\+R\+Qn&5 S\+A\+M\+S70\+N21 Power Management Controller (P\+MC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EFC\_IRQn@{EFC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!EFC\_IRQn@{EFC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}} 
E\+F\+C\+\_\+\+I\+R\+Qn&6 S\+A\+M\+S70\+N21 Enhanced Embedded Flash Controller (E\+FC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART0\_IRQn@{UART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART0\_IRQn@{UART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}} 
U\+A\+R\+T0\+\_\+\+I\+R\+Qn&7 S\+A\+M\+S70\+N21 U\+A\+RT 0 (U\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART1\_IRQn@{UART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART1\_IRQn@{UART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}} 
U\+A\+R\+T1\+\_\+\+I\+R\+Qn&8 S\+A\+M\+S70\+N21 U\+A\+RT 1 (U\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOA\_IRQn@{PIOA\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOA\_IRQn@{PIOA\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}} 
P\+I\+O\+A\+\_\+\+I\+R\+Qn&10 S\+A\+M\+S70\+N21 Parallel I/O Controller A (P\+I\+OA) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOB\_IRQn@{PIOB\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOB\_IRQn@{PIOB\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}} 
P\+I\+O\+B\+\_\+\+I\+R\+Qn&11 S\+A\+M\+S70\+N21 Parallel I/O Controller B (P\+I\+OB) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART0\_IRQn@{USART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART0\_IRQn@{USART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}} 
U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn&13 S\+A\+M\+S70\+N21 U\+S\+A\+RT 0 (U\+S\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART1\_IRQn@{USART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART1\_IRQn@{USART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}} 
U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn&14 S\+A\+M\+S70\+N21 U\+S\+A\+RT 1 (U\+S\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART2\_IRQn@{USART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART2\_IRQn@{USART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}} 
U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn&15 S\+A\+M\+S70\+N21 U\+S\+A\+RT 2 (U\+S\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOD\_IRQn@{PIOD\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOD\_IRQn@{PIOD\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}} 
P\+I\+O\+D\+\_\+\+I\+R\+Qn&16 S\+A\+M\+S70\+N21 Parallel I/O Controller D (P\+I\+OD) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HSMCI\_IRQn@{HSMCI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HSMCI\_IRQn@{HSMCI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}} 
H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn&18 S\+A\+M\+S70\+N21 Multimedia Card Interface (H\+S\+M\+CI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS0\_IRQn@{TWIHS0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS0\_IRQn@{TWIHS0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}} 
T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn&19 S\+A\+M\+S70\+N21 Two Wire Interface 0 HS (T\+W\+I\+H\+S0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS1\_IRQn@{TWIHS1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS1\_IRQn@{TWIHS1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}} 
T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn&20 S\+A\+M\+S70\+N21 Two Wire Interface 1 HS (T\+W\+I\+H\+S1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI0\_IRQn@{SPI0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI0\_IRQn@{SPI0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}} 
S\+P\+I0\+\_\+\+I\+R\+Qn&21 S\+A\+M\+S70\+N21 Serial Peripheral Interface 0 (S\+P\+I0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SSC\_IRQn@{SSC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SSC\_IRQn@{SSC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}} 
S\+S\+C\+\_\+\+I\+R\+Qn&22 S\+A\+M\+S70\+N21 Synchronous Serial Controller (S\+SC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC0\_IRQn@{TC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC0\_IRQn@{TC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}} 
T\+C0\+\_\+\+I\+R\+Qn&23 S\+A\+M\+S70\+N21 Timer/\+Counter 0 (T\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC1\_IRQn@{TC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC1\_IRQn@{TC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}} 
T\+C1\+\_\+\+I\+R\+Qn&24 S\+A\+M\+S70\+N21 Timer/\+Counter 1 (T\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC2\_IRQn@{TC2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC2\_IRQn@{TC2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}} 
T\+C2\+\_\+\+I\+R\+Qn&25 S\+A\+M\+S70\+N21 Timer/\+Counter 2 (T\+C2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC0\_IRQn@{AFEC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC0\_IRQn@{AFEC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}} 
A\+F\+E\+C0\+\_\+\+I\+R\+Qn&29 S\+A\+M\+S70\+N21 Analog Front End 0 (A\+F\+E\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DACC\_IRQn@{DACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DACC\_IRQn@{DACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}} 
D\+A\+C\+C\+\_\+\+I\+R\+Qn&30 S\+A\+M\+S70\+N19 Digital To Analog Converter (D\+A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM0\_IRQn@{PWM0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM0\_IRQn@{PWM0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}} 
P\+W\+M0\+\_\+\+I\+R\+Qn&31 S\+A\+M\+S70\+N21 Pulse Width Modulation 0 (P\+W\+M0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ICM\_IRQn@{ICM\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ICM\_IRQn@{ICM\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}} 
I\+C\+M\+\_\+\+I\+R\+Qn&32 S\+A\+M\+S70\+N21 Integrity Check Monitor (I\+CM) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ACC\_IRQn@{ACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ACC\_IRQn@{ACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}} 
A\+C\+C\+\_\+\+I\+R\+Qn&33 S\+A\+M\+S70\+N21 Analog Comparator (A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USBHS\_IRQn@{USBHS\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USBHS\_IRQn@{USBHS\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}} 
U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn&34 S\+A\+M\+S70\+N21 U\+SB Host / Device Controller (U\+S\+B\+HS) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC1\_IRQn@{AFEC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC1\_IRQn@{AFEC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}} 
A\+F\+E\+C1\+\_\+\+I\+R\+Qn&40 S\+A\+M\+S70\+N21 Analog Front End 1 (A\+F\+E\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS2\_IRQn@{TWIHS2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS2\_IRQn@{TWIHS2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}} 
T\+W\+I\+H\+S2\+\_\+\+I\+R\+Qn&41 S\+A\+M\+S70\+N21 Two Wire Interface 2 HS (T\+W\+I\+H\+S2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI1\_IRQn@{SPI1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI1\_IRQn@{SPI1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}} 
S\+P\+I1\+\_\+\+I\+R\+Qn&42 S\+A\+M\+S70\+N21 Serial Peripheral Interface 1 (S\+P\+I1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{QSPI\_IRQn@{QSPI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!QSPI\_IRQn@{QSPI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}} 
Q\+S\+P\+I\+\_\+\+I\+R\+Qn&43 S\+A\+M\+S70\+N21 Quad I/O Serial Peripheral Interface (Q\+S\+PI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART2\_IRQn@{UART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART2\_IRQn@{UART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}} 
U\+A\+R\+T2\+\_\+\+I\+R\+Qn&44 S\+A\+M\+S70\+N21 U\+A\+RT 2 (U\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART3\_IRQn@{UART3\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART3\_IRQn@{UART3\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}} 
U\+A\+R\+T3\+\_\+\+I\+R\+Qn&45 S\+A\+M\+S70\+N21 U\+A\+RT 3 (U\+A\+R\+T3) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART4\_IRQn@{UART4\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART4\_IRQn@{UART4\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}} 
U\+A\+R\+T4\+\_\+\+I\+R\+Qn&46 S\+A\+M\+S70\+N21 U\+A\+RT 4 (U\+A\+R\+T4) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC9\_IRQn@{TC9\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC9\_IRQn@{TC9\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}} 
T\+C9\+\_\+\+I\+R\+Qn&50 S\+A\+M\+S70\+N21 Timer/\+Counter 9 (T\+C9) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC10\_IRQn@{TC10\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC10\_IRQn@{TC10\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}} 
T\+C10\+\_\+\+I\+R\+Qn&51 S\+A\+M\+S70\+N21 Timer/\+Counter 10 (T\+C10) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC11\_IRQn@{TC11\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC11\_IRQn@{TC11\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}} 
T\+C11\+\_\+\+I\+R\+Qn&52 S\+A\+M\+S70\+N21 Timer/\+Counter 11 (T\+C11) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AES\_IRQn@{AES\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AES\_IRQn@{AES\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}} 
A\+E\+S\+\_\+\+I\+R\+Qn&56 S\+A\+M\+S70\+N21 A\+ES (A\+ES) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TRNG\_IRQn@{TRNG\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TRNG\_IRQn@{TRNG\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}} 
T\+R\+N\+G\+\_\+\+I\+R\+Qn&57 S\+A\+M\+S70\+N21 True Random Generator (T\+R\+NG) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{XDMAC\_IRQn@{XDMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!XDMAC\_IRQn@{XDMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}} 
X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn&58 S\+A\+M\+S70\+N21 D\+MA (X\+D\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ISI\_IRQn@{ISI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ISI\_IRQn@{ISI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}} 
I\+S\+I\+\_\+\+I\+R\+Qn&59 S\+A\+M\+S70\+N21 Camera Interface (I\+SI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM1\_IRQn@{PWM1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM1\_IRQn@{PWM1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}} 
P\+W\+M1\+\_\+\+I\+R\+Qn&60 S\+A\+M\+S70\+N21 Pulse Width Modulation 1 (P\+W\+M1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSWDT\_IRQn@{RSWDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSWDT\_IRQn@{RSWDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}} 
R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn&63 S\+A\+M\+S70\+N21 Reinforced Secure Watchdog Timer (R\+S\+W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}} 
P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn&Number of peripheral I\+Ds \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}} 
Non\+Maskable\+Int\+\_\+\+I\+R\+Qn&2 Non Maskable Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HardFault\_IRQn@{HardFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HardFault\_IRQn@{HardFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}} 
Hard\+Fault\+\_\+\+I\+R\+Qn&3 Hard\+Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MemoryManagement\_IRQn@{MemoryManagement\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MemoryManagement\_IRQn@{MemoryManagement\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}} 
Memory\+Management\+\_\+\+I\+R\+Qn&4 Cortex-\/\+M7 Memory Management Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BusFault\_IRQn@{BusFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!BusFault\_IRQn@{BusFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}} 
Bus\+Fault\+\_\+\+I\+R\+Qn&5 Cortex-\/\+M7 Bus Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UsageFault\_IRQn@{UsageFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UsageFault\_IRQn@{UsageFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}} 
Usage\+Fault\+\_\+\+I\+R\+Qn&6 Cortex-\/\+M7 Usage Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SVCall\_IRQn@{SVCall\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SVCall\_IRQn@{SVCall\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}} 
S\+V\+Call\+\_\+\+I\+R\+Qn&11 Cortex-\/\+M7 SV Call Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DebugMonitor\_IRQn@{DebugMonitor\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DebugMonitor\_IRQn@{DebugMonitor\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}} 
Debug\+Monitor\+\_\+\+I\+R\+Qn&12 Cortex-\/\+M7 Debug Monitor Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PendSV\_IRQn@{PendSV\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PendSV\_IRQn@{PendSV\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}} 
Pend\+S\+V\+\_\+\+I\+R\+Qn&14 Cortex-\/\+M7 Pend SV Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SysTick\_IRQn@{SysTick\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SysTick\_IRQn@{SysTick\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}} 
Sys\+Tick\+\_\+\+I\+R\+Qn&15 Cortex-\/\+M7 System Tick Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SUPC\_IRQn@{SUPC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SUPC\_IRQn@{SUPC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}} 
S\+U\+P\+C\+\_\+\+I\+R\+Qn&0 S\+A\+M\+S70\+Q19 Supply Controller (S\+U\+PC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSTC\_IRQn@{RSTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSTC\_IRQn@{RSTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}} 
R\+S\+T\+C\+\_\+\+I\+R\+Qn&1 S\+A\+M\+S70\+Q19 Reset Controller (R\+S\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTC\_IRQn@{RTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTC\_IRQn@{RTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}} 
R\+T\+C\+\_\+\+I\+R\+Qn&2 S\+A\+M\+S70\+Q19 Real Time Clock (R\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTT\_IRQn@{RTT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTT\_IRQn@{RTT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}} 
R\+T\+T\+\_\+\+I\+R\+Qn&3 S\+A\+M\+S70\+Q19 Real Time Timer (R\+TT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WDT\_IRQn@{WDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!WDT\_IRQn@{WDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}} 
W\+D\+T\+\_\+\+I\+R\+Qn&4 S\+A\+M\+S70\+Q19 Watchdog Timer (W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PMC\_IRQn@{PMC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PMC\_IRQn@{PMC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}} 
P\+M\+C\+\_\+\+I\+R\+Qn&5 S\+A\+M\+S70\+Q19 Power Management Controller (P\+MC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EFC\_IRQn@{EFC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!EFC\_IRQn@{EFC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}} 
E\+F\+C\+\_\+\+I\+R\+Qn&6 S\+A\+M\+S70\+Q19 Enhanced Embedded Flash Controller (E\+FC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART0\_IRQn@{UART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART0\_IRQn@{UART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}} 
U\+A\+R\+T0\+\_\+\+I\+R\+Qn&7 S\+A\+M\+S70\+Q19 U\+A\+RT 0 (U\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART1\_IRQn@{UART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART1\_IRQn@{UART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}} 
U\+A\+R\+T1\+\_\+\+I\+R\+Qn&8 S\+A\+M\+S70\+Q19 U\+A\+RT 1 (U\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOA\_IRQn@{PIOA\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOA\_IRQn@{PIOA\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}} 
P\+I\+O\+A\+\_\+\+I\+R\+Qn&10 S\+A\+M\+S70\+Q19 Parallel I/O Controller A (P\+I\+OA) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOB\_IRQn@{PIOB\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOB\_IRQn@{PIOB\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}} 
P\+I\+O\+B\+\_\+\+I\+R\+Qn&11 S\+A\+M\+S70\+Q19 Parallel I/O Controller B (P\+I\+OB) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOC\_IRQn@{PIOC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOC\_IRQn@{PIOC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4e1864370fbee9bd8c4c0cee352c15fc}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4e1864370fbee9bd8c4c0cee352c15fc}} 
P\+I\+O\+C\+\_\+\+I\+R\+Qn&12 S\+A\+M\+S70\+Q19 Parallel I/O Controller C (P\+I\+OC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART0\_IRQn@{USART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART0\_IRQn@{USART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}} 
U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn&13 S\+A\+M\+S70\+Q19 U\+S\+A\+RT 0 (U\+S\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART1\_IRQn@{USART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART1\_IRQn@{USART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}} 
U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn&14 S\+A\+M\+S70\+Q19 U\+S\+A\+RT 1 (U\+S\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART2\_IRQn@{USART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART2\_IRQn@{USART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}} 
U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn&15 S\+A\+M\+S70\+Q19 U\+S\+A\+RT 2 (U\+S\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOD\_IRQn@{PIOD\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOD\_IRQn@{PIOD\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}} 
P\+I\+O\+D\+\_\+\+I\+R\+Qn&16 S\+A\+M\+S70\+Q19 Parallel I/O Controller D (P\+I\+OD) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOE\_IRQn@{PIOE\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOE\_IRQn@{PIOE\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a819752a6802b89d9756e65e1b599bdd3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a819752a6802b89d9756e65e1b599bdd3}} 
P\+I\+O\+E\+\_\+\+I\+R\+Qn&17 S\+A\+M\+S70\+Q19 Parallel I/O Controller E (P\+I\+OE) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HSMCI\_IRQn@{HSMCI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HSMCI\_IRQn@{HSMCI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}} 
H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn&18 S\+A\+M\+S70\+Q19 Multimedia Card Interface (H\+S\+M\+CI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS0\_IRQn@{TWIHS0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS0\_IRQn@{TWIHS0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}} 
T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn&19 S\+A\+M\+S70\+Q19 Two Wire Interface 0 HS (T\+W\+I\+H\+S0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS1\_IRQn@{TWIHS1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS1\_IRQn@{TWIHS1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}} 
T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn&20 S\+A\+M\+S70\+Q19 Two Wire Interface 1 HS (T\+W\+I\+H\+S1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI0\_IRQn@{SPI0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI0\_IRQn@{SPI0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}} 
S\+P\+I0\+\_\+\+I\+R\+Qn&21 S\+A\+M\+S70\+Q19 Serial Peripheral Interface 0 (S\+P\+I0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SSC\_IRQn@{SSC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SSC\_IRQn@{SSC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}} 
S\+S\+C\+\_\+\+I\+R\+Qn&22 S\+A\+M\+S70\+Q19 Synchronous Serial Controller (S\+SC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC0\_IRQn@{TC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC0\_IRQn@{TC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}} 
T\+C0\+\_\+\+I\+R\+Qn&23 S\+A\+M\+S70\+Q19 Timer/\+Counter 0 (T\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC1\_IRQn@{TC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC1\_IRQn@{TC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}} 
T\+C1\+\_\+\+I\+R\+Qn&24 S\+A\+M\+S70\+Q19 Timer/\+Counter 1 (T\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC2\_IRQn@{TC2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC2\_IRQn@{TC2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}} 
T\+C2\+\_\+\+I\+R\+Qn&25 S\+A\+M\+S70\+Q19 Timer/\+Counter 2 (T\+C2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC3\_IRQn@{TC3\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC3\_IRQn@{TC3\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9b195297aae3d4fffaf47d63f76dd54d}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9b195297aae3d4fffaf47d63f76dd54d}} 
T\+C3\+\_\+\+I\+R\+Qn&26 S\+A\+M\+S70\+Q19 Timer/\+Counter 3 (T\+C3) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC4\_IRQn@{TC4\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC4\_IRQn@{TC4\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a5810a6df881ddcfe8347f6400c76fffb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a5810a6df881ddcfe8347f6400c76fffb}} 
T\+C4\+\_\+\+I\+R\+Qn&27 S\+A\+M\+S70\+Q19 Timer/\+Counter 4 (T\+C4) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC5\_IRQn@{TC5\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC5\_IRQn@{TC5\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a7d84acc2578d91161cb9cb56481cb71f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a7d84acc2578d91161cb9cb56481cb71f}} 
T\+C5\+\_\+\+I\+R\+Qn&28 S\+A\+M\+S70\+Q19 Timer/\+Counter 5 (T\+C5) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC0\_IRQn@{AFEC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC0\_IRQn@{AFEC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}} 
A\+F\+E\+C0\+\_\+\+I\+R\+Qn&29 S\+A\+M\+S70\+Q19 Analog Front End 0 (A\+F\+E\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DACC\_IRQn@{DACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DACC\_IRQn@{DACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}} 
D\+A\+C\+C\+\_\+\+I\+R\+Qn&30 S\+A\+M\+S70\+Q19 Digital To Analog Converter (D\+A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM0\_IRQn@{PWM0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM0\_IRQn@{PWM0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}} 
P\+W\+M0\+\_\+\+I\+R\+Qn&31 S\+A\+M\+S70\+Q19 Pulse Width Modulation 0 (P\+W\+M0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ICM\_IRQn@{ICM\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ICM\_IRQn@{ICM\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}} 
I\+C\+M\+\_\+\+I\+R\+Qn&32 S\+A\+M\+S70\+Q19 Integrity Check Monitor (I\+CM) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ACC\_IRQn@{ACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ACC\_IRQn@{ACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}} 
A\+C\+C\+\_\+\+I\+R\+Qn&33 S\+A\+M\+S70\+Q19 Analog Comparator (A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USBHS\_IRQn@{USBHS\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USBHS\_IRQn@{USBHS\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}} 
U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn&34 S\+A\+M\+S70\+Q19 U\+SB Host / Device Controller (U\+S\+B\+HS) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC1\_IRQn@{AFEC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC1\_IRQn@{AFEC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}} 
A\+F\+E\+C1\+\_\+\+I\+R\+Qn&40 S\+A\+M\+S70\+Q19 Analog Front End 1 (A\+F\+E\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS2\_IRQn@{TWIHS2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS2\_IRQn@{TWIHS2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}} 
T\+W\+I\+H\+S2\+\_\+\+I\+R\+Qn&41 S\+A\+M\+S70\+Q19 Two Wire Interface 2 HS (T\+W\+I\+H\+S2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI1\_IRQn@{SPI1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI1\_IRQn@{SPI1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}} 
S\+P\+I1\+\_\+\+I\+R\+Qn&42 S\+A\+M\+S70\+Q19 Serial Peripheral Interface 1 (S\+P\+I1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{QSPI\_IRQn@{QSPI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!QSPI\_IRQn@{QSPI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}} 
Q\+S\+P\+I\+\_\+\+I\+R\+Qn&43 S\+A\+M\+S70\+Q19 Quad I/O Serial Peripheral Interface (Q\+S\+PI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART2\_IRQn@{UART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART2\_IRQn@{UART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}} 
U\+A\+R\+T2\+\_\+\+I\+R\+Qn&44 S\+A\+M\+S70\+Q19 U\+A\+RT 2 (U\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART3\_IRQn@{UART3\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART3\_IRQn@{UART3\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}} 
U\+A\+R\+T3\+\_\+\+I\+R\+Qn&45 S\+A\+M\+S70\+Q19 U\+A\+RT 3 (U\+A\+R\+T3) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART4\_IRQn@{UART4\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART4\_IRQn@{UART4\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}} 
U\+A\+R\+T4\+\_\+\+I\+R\+Qn&46 S\+A\+M\+S70\+Q19 U\+A\+RT 4 (U\+A\+R\+T4) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC6\_IRQn@{TC6\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC6\_IRQn@{TC6\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a18da57ace992c87e49fa06a456516a43}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a18da57ace992c87e49fa06a456516a43}} 
T\+C6\+\_\+\+I\+R\+Qn&47 S\+A\+M\+S70\+Q19 Timer/\+Counter 6 (T\+C6) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC7\_IRQn@{TC7\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC7\_IRQn@{TC7\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a86f45ef73b0f9e601dd8854f22e729c8}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a86f45ef73b0f9e601dd8854f22e729c8}} 
T\+C7\+\_\+\+I\+R\+Qn&48 S\+A\+M\+S70\+Q19 Timer/\+Counter 7 (T\+C7) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC8\_IRQn@{TC8\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC8\_IRQn@{TC8\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa08b66fa4d281b4a5c111e39f49ba6e8}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa08b66fa4d281b4a5c111e39f49ba6e8}} 
T\+C8\+\_\+\+I\+R\+Qn&49 S\+A\+M\+S70\+Q19 Timer/\+Counter 8 (T\+C8) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC9\_IRQn@{TC9\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC9\_IRQn@{TC9\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}} 
T\+C9\+\_\+\+I\+R\+Qn&50 S\+A\+M\+S70\+Q19 Timer/\+Counter 9 (T\+C9) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC10\_IRQn@{TC10\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC10\_IRQn@{TC10\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}} 
T\+C10\+\_\+\+I\+R\+Qn&51 S\+A\+M\+S70\+Q19 Timer/\+Counter 10 (T\+C10) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC11\_IRQn@{TC11\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC11\_IRQn@{TC11\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}} 
T\+C11\+\_\+\+I\+R\+Qn&52 S\+A\+M\+S70\+Q19 Timer/\+Counter 11 (T\+C11) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AES\_IRQn@{AES\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AES\_IRQn@{AES\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}} 
A\+E\+S\+\_\+\+I\+R\+Qn&56 S\+A\+M\+S70\+Q19 A\+ES (A\+ES) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TRNG\_IRQn@{TRNG\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TRNG\_IRQn@{TRNG\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}} 
T\+R\+N\+G\+\_\+\+I\+R\+Qn&57 S\+A\+M\+S70\+Q19 True Random Generator (T\+R\+NG) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{XDMAC\_IRQn@{XDMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!XDMAC\_IRQn@{XDMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}} 
X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn&58 S\+A\+M\+S70\+Q19 D\+MA (X\+D\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ISI\_IRQn@{ISI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ISI\_IRQn@{ISI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}} 
I\+S\+I\+\_\+\+I\+R\+Qn&59 S\+A\+M\+S70\+Q19 Camera Interface (I\+SI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM1\_IRQn@{PWM1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM1\_IRQn@{PWM1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}} 
P\+W\+M1\+\_\+\+I\+R\+Qn&60 S\+A\+M\+S70\+Q19 Pulse Width Modulation 1 (P\+W\+M1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SDRAMC\_IRQn@{SDRAMC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SDRAMC\_IRQn@{SDRAMC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6041aeaaeae59bf45e51bfb2b6a595f6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6041aeaaeae59bf45e51bfb2b6a595f6}} 
S\+D\+R\+A\+M\+C\+\_\+\+I\+R\+Qn&62 S\+A\+M\+S70\+Q19 S\+D\+R\+AM Controller (S\+D\+R\+A\+MC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSWDT\_IRQn@{RSWDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSWDT\_IRQn@{RSWDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}} 
R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn&63 S\+A\+M\+S70\+Q19 Reinforced Secure Watchdog Timer (R\+S\+W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}} 
P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn&Number of peripheral I\+Ds \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}} 
Non\+Maskable\+Int\+\_\+\+I\+R\+Qn&2 Non Maskable Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HardFault\_IRQn@{HardFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HardFault\_IRQn@{HardFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}} 
Hard\+Fault\+\_\+\+I\+R\+Qn&3 Hard\+Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MemoryManagement\_IRQn@{MemoryManagement\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MemoryManagement\_IRQn@{MemoryManagement\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}} 
Memory\+Management\+\_\+\+I\+R\+Qn&4 Cortex-\/\+M7 Memory Management Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BusFault\_IRQn@{BusFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!BusFault\_IRQn@{BusFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}} 
Bus\+Fault\+\_\+\+I\+R\+Qn&5 Cortex-\/\+M7 Bus Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UsageFault\_IRQn@{UsageFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UsageFault\_IRQn@{UsageFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}} 
Usage\+Fault\+\_\+\+I\+R\+Qn&6 Cortex-\/\+M7 Usage Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SVCall\_IRQn@{SVCall\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SVCall\_IRQn@{SVCall\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}} 
S\+V\+Call\+\_\+\+I\+R\+Qn&11 Cortex-\/\+M7 SV Call Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DebugMonitor\_IRQn@{DebugMonitor\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DebugMonitor\_IRQn@{DebugMonitor\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}} 
Debug\+Monitor\+\_\+\+I\+R\+Qn&12 Cortex-\/\+M7 Debug Monitor Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PendSV\_IRQn@{PendSV\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PendSV\_IRQn@{PendSV\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}} 
Pend\+S\+V\+\_\+\+I\+R\+Qn&14 Cortex-\/\+M7 Pend SV Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SysTick\_IRQn@{SysTick\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SysTick\_IRQn@{SysTick\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}} 
Sys\+Tick\+\_\+\+I\+R\+Qn&15 Cortex-\/\+M7 System Tick Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SUPC\_IRQn@{SUPC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SUPC\_IRQn@{SUPC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}} 
S\+U\+P\+C\+\_\+\+I\+R\+Qn&0 S\+A\+M\+S70\+Q20 Supply Controller (S\+U\+PC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSTC\_IRQn@{RSTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSTC\_IRQn@{RSTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}} 
R\+S\+T\+C\+\_\+\+I\+R\+Qn&1 S\+A\+M\+S70\+Q20 Reset Controller (R\+S\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTC\_IRQn@{RTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTC\_IRQn@{RTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}} 
R\+T\+C\+\_\+\+I\+R\+Qn&2 S\+A\+M\+S70\+Q20 Real Time Clock (R\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTT\_IRQn@{RTT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTT\_IRQn@{RTT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}} 
R\+T\+T\+\_\+\+I\+R\+Qn&3 S\+A\+M\+S70\+Q20 Real Time Timer (R\+TT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WDT\_IRQn@{WDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!WDT\_IRQn@{WDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}} 
W\+D\+T\+\_\+\+I\+R\+Qn&4 S\+A\+M\+S70\+Q20 Watchdog Timer (W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PMC\_IRQn@{PMC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PMC\_IRQn@{PMC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}} 
P\+M\+C\+\_\+\+I\+R\+Qn&5 S\+A\+M\+S70\+Q20 Power Management Controller (P\+MC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EFC\_IRQn@{EFC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!EFC\_IRQn@{EFC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}} 
E\+F\+C\+\_\+\+I\+R\+Qn&6 S\+A\+M\+S70\+Q20 Enhanced Embedded Flash Controller (E\+FC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART0\_IRQn@{UART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART0\_IRQn@{UART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}} 
U\+A\+R\+T0\+\_\+\+I\+R\+Qn&7 S\+A\+M\+S70\+Q20 U\+A\+RT 0 (U\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART1\_IRQn@{UART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART1\_IRQn@{UART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}} 
U\+A\+R\+T1\+\_\+\+I\+R\+Qn&8 S\+A\+M\+S70\+Q20 U\+A\+RT 1 (U\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOA\_IRQn@{PIOA\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOA\_IRQn@{PIOA\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}} 
P\+I\+O\+A\+\_\+\+I\+R\+Qn&10 S\+A\+M\+S70\+Q20 Parallel I/O Controller A (P\+I\+OA) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOB\_IRQn@{PIOB\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOB\_IRQn@{PIOB\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}} 
P\+I\+O\+B\+\_\+\+I\+R\+Qn&11 S\+A\+M\+S70\+Q20 Parallel I/O Controller B (P\+I\+OB) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOC\_IRQn@{PIOC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOC\_IRQn@{PIOC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4e1864370fbee9bd8c4c0cee352c15fc}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4e1864370fbee9bd8c4c0cee352c15fc}} 
P\+I\+O\+C\+\_\+\+I\+R\+Qn&12 S\+A\+M\+S70\+Q20 Parallel I/O Controller C (P\+I\+OC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART0\_IRQn@{USART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART0\_IRQn@{USART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}} 
U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn&13 S\+A\+M\+S70\+Q20 U\+S\+A\+RT 0 (U\+S\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART1\_IRQn@{USART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART1\_IRQn@{USART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}} 
U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn&14 S\+A\+M\+S70\+Q20 U\+S\+A\+RT 1 (U\+S\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART2\_IRQn@{USART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART2\_IRQn@{USART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}} 
U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn&15 S\+A\+M\+S70\+Q20 U\+S\+A\+RT 2 (U\+S\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOD\_IRQn@{PIOD\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOD\_IRQn@{PIOD\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}} 
P\+I\+O\+D\+\_\+\+I\+R\+Qn&16 S\+A\+M\+S70\+Q20 Parallel I/O Controller D (P\+I\+OD) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOE\_IRQn@{PIOE\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOE\_IRQn@{PIOE\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a819752a6802b89d9756e65e1b599bdd3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a819752a6802b89d9756e65e1b599bdd3}} 
P\+I\+O\+E\+\_\+\+I\+R\+Qn&17 S\+A\+M\+S70\+Q20 Parallel I/O Controller E (P\+I\+OE) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HSMCI\_IRQn@{HSMCI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HSMCI\_IRQn@{HSMCI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}} 
H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn&18 S\+A\+M\+S70\+Q20 Multimedia Card Interface (H\+S\+M\+CI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS0\_IRQn@{TWIHS0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS0\_IRQn@{TWIHS0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}} 
T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn&19 S\+A\+M\+S70\+Q20 Two Wire Interface 0 HS (T\+W\+I\+H\+S0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS1\_IRQn@{TWIHS1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS1\_IRQn@{TWIHS1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}} 
T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn&20 S\+A\+M\+S70\+Q20 Two Wire Interface 1 HS (T\+W\+I\+H\+S1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI0\_IRQn@{SPI0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI0\_IRQn@{SPI0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}} 
S\+P\+I0\+\_\+\+I\+R\+Qn&21 S\+A\+M\+S70\+Q20 Serial Peripheral Interface 0 (S\+P\+I0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SSC\_IRQn@{SSC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SSC\_IRQn@{SSC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}} 
S\+S\+C\+\_\+\+I\+R\+Qn&22 S\+A\+M\+S70\+Q20 Synchronous Serial Controller (S\+SC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC0\_IRQn@{TC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC0\_IRQn@{TC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}} 
T\+C0\+\_\+\+I\+R\+Qn&23 S\+A\+M\+S70\+Q20 Timer/\+Counter 0 (T\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC1\_IRQn@{TC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC1\_IRQn@{TC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}} 
T\+C1\+\_\+\+I\+R\+Qn&24 S\+A\+M\+S70\+Q20 Timer/\+Counter 1 (T\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC2\_IRQn@{TC2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC2\_IRQn@{TC2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}} 
T\+C2\+\_\+\+I\+R\+Qn&25 S\+A\+M\+S70\+Q20 Timer/\+Counter 2 (T\+C2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC3\_IRQn@{TC3\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC3\_IRQn@{TC3\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9b195297aae3d4fffaf47d63f76dd54d}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9b195297aae3d4fffaf47d63f76dd54d}} 
T\+C3\+\_\+\+I\+R\+Qn&26 S\+A\+M\+S70\+Q20 Timer/\+Counter 3 (T\+C3) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC4\_IRQn@{TC4\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC4\_IRQn@{TC4\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a5810a6df881ddcfe8347f6400c76fffb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a5810a6df881ddcfe8347f6400c76fffb}} 
T\+C4\+\_\+\+I\+R\+Qn&27 S\+A\+M\+S70\+Q20 Timer/\+Counter 4 (T\+C4) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC5\_IRQn@{TC5\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC5\_IRQn@{TC5\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a7d84acc2578d91161cb9cb56481cb71f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a7d84acc2578d91161cb9cb56481cb71f}} 
T\+C5\+\_\+\+I\+R\+Qn&28 S\+A\+M\+S70\+Q20 Timer/\+Counter 5 (T\+C5) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC0\_IRQn@{AFEC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC0\_IRQn@{AFEC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}} 
A\+F\+E\+C0\+\_\+\+I\+R\+Qn&29 S\+A\+M\+S70\+Q20 Analog Front End 0 (A\+F\+E\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DACC\_IRQn@{DACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DACC\_IRQn@{DACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}} 
D\+A\+C\+C\+\_\+\+I\+R\+Qn&30 S\+A\+M\+S70\+Q20 Digital To Analog Converter (D\+A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM0\_IRQn@{PWM0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM0\_IRQn@{PWM0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}} 
P\+W\+M0\+\_\+\+I\+R\+Qn&31 S\+A\+M\+S70\+Q20 Pulse Width Modulation 0 (P\+W\+M0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ICM\_IRQn@{ICM\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ICM\_IRQn@{ICM\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}} 
I\+C\+M\+\_\+\+I\+R\+Qn&32 S\+A\+M\+S70\+Q20 Integrity Check Monitor (I\+CM) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ACC\_IRQn@{ACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ACC\_IRQn@{ACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}} 
A\+C\+C\+\_\+\+I\+R\+Qn&33 S\+A\+M\+S70\+Q20 Analog Comparator (A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USBHS\_IRQn@{USBHS\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USBHS\_IRQn@{USBHS\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}} 
U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn&34 S\+A\+M\+S70\+Q20 U\+SB Host / Device Controller (U\+S\+B\+HS) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC1\_IRQn@{AFEC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC1\_IRQn@{AFEC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}} 
A\+F\+E\+C1\+\_\+\+I\+R\+Qn&40 S\+A\+M\+S70\+Q20 Analog Front End 1 (A\+F\+E\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS2\_IRQn@{TWIHS2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS2\_IRQn@{TWIHS2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}} 
T\+W\+I\+H\+S2\+\_\+\+I\+R\+Qn&41 S\+A\+M\+S70\+Q20 Two Wire Interface 2 HS (T\+W\+I\+H\+S2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI1\_IRQn@{SPI1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI1\_IRQn@{SPI1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}} 
S\+P\+I1\+\_\+\+I\+R\+Qn&42 S\+A\+M\+S70\+Q20 Serial Peripheral Interface 1 (S\+P\+I1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{QSPI\_IRQn@{QSPI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!QSPI\_IRQn@{QSPI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}} 
Q\+S\+P\+I\+\_\+\+I\+R\+Qn&43 S\+A\+M\+S70\+Q20 Quad I/O Serial Peripheral Interface (Q\+S\+PI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART2\_IRQn@{UART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART2\_IRQn@{UART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}} 
U\+A\+R\+T2\+\_\+\+I\+R\+Qn&44 S\+A\+M\+S70\+Q20 U\+A\+RT 2 (U\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART3\_IRQn@{UART3\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART3\_IRQn@{UART3\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}} 
U\+A\+R\+T3\+\_\+\+I\+R\+Qn&45 S\+A\+M\+S70\+Q20 U\+A\+RT 3 (U\+A\+R\+T3) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART4\_IRQn@{UART4\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART4\_IRQn@{UART4\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}} 
U\+A\+R\+T4\+\_\+\+I\+R\+Qn&46 S\+A\+M\+S70\+Q20 U\+A\+RT 4 (U\+A\+R\+T4) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC6\_IRQn@{TC6\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC6\_IRQn@{TC6\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a18da57ace992c87e49fa06a456516a43}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a18da57ace992c87e49fa06a456516a43}} 
T\+C6\+\_\+\+I\+R\+Qn&47 S\+A\+M\+S70\+Q20 Timer/\+Counter 6 (T\+C6) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC7\_IRQn@{TC7\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC7\_IRQn@{TC7\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a86f45ef73b0f9e601dd8854f22e729c8}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a86f45ef73b0f9e601dd8854f22e729c8}} 
T\+C7\+\_\+\+I\+R\+Qn&48 S\+A\+M\+S70\+Q20 Timer/\+Counter 7 (T\+C7) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC8\_IRQn@{TC8\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC8\_IRQn@{TC8\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa08b66fa4d281b4a5c111e39f49ba6e8}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa08b66fa4d281b4a5c111e39f49ba6e8}} 
T\+C8\+\_\+\+I\+R\+Qn&49 S\+A\+M\+S70\+Q20 Timer/\+Counter 8 (T\+C8) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC9\_IRQn@{TC9\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC9\_IRQn@{TC9\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}} 
T\+C9\+\_\+\+I\+R\+Qn&50 S\+A\+M\+S70\+Q20 Timer/\+Counter 9 (T\+C9) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC10\_IRQn@{TC10\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC10\_IRQn@{TC10\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}} 
T\+C10\+\_\+\+I\+R\+Qn&51 S\+A\+M\+S70\+Q20 Timer/\+Counter 10 (T\+C10) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC11\_IRQn@{TC11\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC11\_IRQn@{TC11\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}} 
T\+C11\+\_\+\+I\+R\+Qn&52 S\+A\+M\+S70\+Q20 Timer/\+Counter 11 (T\+C11) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AES\_IRQn@{AES\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AES\_IRQn@{AES\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}} 
A\+E\+S\+\_\+\+I\+R\+Qn&56 S\+A\+M\+S70\+Q20 A\+ES (A\+ES) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TRNG\_IRQn@{TRNG\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TRNG\_IRQn@{TRNG\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}} 
T\+R\+N\+G\+\_\+\+I\+R\+Qn&57 S\+A\+M\+S70\+Q20 True Random Generator (T\+R\+NG) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{XDMAC\_IRQn@{XDMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!XDMAC\_IRQn@{XDMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}} 
X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn&58 S\+A\+M\+S70\+Q20 D\+MA (X\+D\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ISI\_IRQn@{ISI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ISI\_IRQn@{ISI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}} 
I\+S\+I\+\_\+\+I\+R\+Qn&59 S\+A\+M\+S70\+Q20 Camera Interface (I\+SI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM1\_IRQn@{PWM1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM1\_IRQn@{PWM1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}} 
P\+W\+M1\+\_\+\+I\+R\+Qn&60 S\+A\+M\+S70\+Q20 Pulse Width Modulation 1 (P\+W\+M1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SDRAMC\_IRQn@{SDRAMC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SDRAMC\_IRQn@{SDRAMC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6041aeaaeae59bf45e51bfb2b6a595f6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6041aeaaeae59bf45e51bfb2b6a595f6}} 
S\+D\+R\+A\+M\+C\+\_\+\+I\+R\+Qn&62 S\+A\+M\+S70\+Q20 S\+D\+R\+AM Controller (S\+D\+R\+A\+MC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSWDT\_IRQn@{RSWDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSWDT\_IRQn@{RSWDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}} 
R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn&63 S\+A\+M\+S70\+Q20 Reinforced Secure Watchdog Timer (R\+S\+W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}} 
P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn&Number of peripheral I\+Ds \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}} 
Non\+Maskable\+Int\+\_\+\+I\+R\+Qn&2 Non Maskable Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HardFault\_IRQn@{HardFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HardFault\_IRQn@{HardFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}} 
Hard\+Fault\+\_\+\+I\+R\+Qn&3 Hard\+Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MemoryManagement\_IRQn@{MemoryManagement\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MemoryManagement\_IRQn@{MemoryManagement\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}} 
Memory\+Management\+\_\+\+I\+R\+Qn&4 Cortex-\/\+M7 Memory Management Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BusFault\_IRQn@{BusFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!BusFault\_IRQn@{BusFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}} 
Bus\+Fault\+\_\+\+I\+R\+Qn&5 Cortex-\/\+M7 Bus Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UsageFault\_IRQn@{UsageFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UsageFault\_IRQn@{UsageFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}} 
Usage\+Fault\+\_\+\+I\+R\+Qn&6 Cortex-\/\+M7 Usage Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SVCall\_IRQn@{SVCall\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SVCall\_IRQn@{SVCall\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}} 
S\+V\+Call\+\_\+\+I\+R\+Qn&11 Cortex-\/\+M7 SV Call Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DebugMonitor\_IRQn@{DebugMonitor\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DebugMonitor\_IRQn@{DebugMonitor\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}} 
Debug\+Monitor\+\_\+\+I\+R\+Qn&12 Cortex-\/\+M7 Debug Monitor Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PendSV\_IRQn@{PendSV\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PendSV\_IRQn@{PendSV\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}} 
Pend\+S\+V\+\_\+\+I\+R\+Qn&14 Cortex-\/\+M7 Pend SV Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SysTick\_IRQn@{SysTick\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SysTick\_IRQn@{SysTick\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}} 
Sys\+Tick\+\_\+\+I\+R\+Qn&15 Cortex-\/\+M7 System Tick Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SUPC\_IRQn@{SUPC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SUPC\_IRQn@{SUPC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}} 
S\+U\+P\+C\+\_\+\+I\+R\+Qn&0 S\+A\+M\+S70\+Q21 Supply Controller (S\+U\+PC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSTC\_IRQn@{RSTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSTC\_IRQn@{RSTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}} 
R\+S\+T\+C\+\_\+\+I\+R\+Qn&1 S\+A\+M\+S70\+Q21 Reset Controller (R\+S\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTC\_IRQn@{RTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTC\_IRQn@{RTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}} 
R\+T\+C\+\_\+\+I\+R\+Qn&2 S\+A\+M\+S70\+Q21 Real Time Clock (R\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTT\_IRQn@{RTT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTT\_IRQn@{RTT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}} 
R\+T\+T\+\_\+\+I\+R\+Qn&3 S\+A\+M\+S70\+Q21 Real Time Timer (R\+TT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WDT\_IRQn@{WDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!WDT\_IRQn@{WDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}} 
W\+D\+T\+\_\+\+I\+R\+Qn&4 S\+A\+M\+S70\+Q21 Watchdog Timer (W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PMC\_IRQn@{PMC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PMC\_IRQn@{PMC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}} 
P\+M\+C\+\_\+\+I\+R\+Qn&5 S\+A\+M\+S70\+Q21 Power Management Controller (P\+MC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EFC\_IRQn@{EFC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!EFC\_IRQn@{EFC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}} 
E\+F\+C\+\_\+\+I\+R\+Qn&6 S\+A\+M\+S70\+Q21 Enhanced Embedded Flash Controller (E\+FC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART0\_IRQn@{UART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART0\_IRQn@{UART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}} 
U\+A\+R\+T0\+\_\+\+I\+R\+Qn&7 S\+A\+M\+S70\+Q21 U\+A\+RT 0 (U\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART1\_IRQn@{UART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART1\_IRQn@{UART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}} 
U\+A\+R\+T1\+\_\+\+I\+R\+Qn&8 S\+A\+M\+S70\+Q21 U\+A\+RT 1 (U\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOA\_IRQn@{PIOA\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOA\_IRQn@{PIOA\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}} 
P\+I\+O\+A\+\_\+\+I\+R\+Qn&10 S\+A\+M\+S70\+Q21 Parallel I/O Controller A (P\+I\+OA) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOB\_IRQn@{PIOB\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOB\_IRQn@{PIOB\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}} 
P\+I\+O\+B\+\_\+\+I\+R\+Qn&11 S\+A\+M\+S70\+Q21 Parallel I/O Controller B (P\+I\+OB) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOC\_IRQn@{PIOC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOC\_IRQn@{PIOC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4e1864370fbee9bd8c4c0cee352c15fc}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4e1864370fbee9bd8c4c0cee352c15fc}} 
P\+I\+O\+C\+\_\+\+I\+R\+Qn&12 S\+A\+M\+S70\+Q21 Parallel I/O Controller C (P\+I\+OC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART0\_IRQn@{USART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART0\_IRQn@{USART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}} 
U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn&13 S\+A\+M\+S70\+Q21 U\+S\+A\+RT 0 (U\+S\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART1\_IRQn@{USART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART1\_IRQn@{USART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}} 
U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn&14 S\+A\+M\+S70\+Q21 U\+S\+A\+RT 1 (U\+S\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART2\_IRQn@{USART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART2\_IRQn@{USART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}} 
U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn&15 S\+A\+M\+S70\+Q21 U\+S\+A\+RT 2 (U\+S\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOD\_IRQn@{PIOD\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOD\_IRQn@{PIOD\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}} 
P\+I\+O\+D\+\_\+\+I\+R\+Qn&16 S\+A\+M\+S70\+Q21 Parallel I/O Controller D (P\+I\+OD) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOE\_IRQn@{PIOE\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOE\_IRQn@{PIOE\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a819752a6802b89d9756e65e1b599bdd3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a819752a6802b89d9756e65e1b599bdd3}} 
P\+I\+O\+E\+\_\+\+I\+R\+Qn&17 S\+A\+M\+S70\+Q21 Parallel I/O Controller E (P\+I\+OE) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HSMCI\_IRQn@{HSMCI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HSMCI\_IRQn@{HSMCI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}} 
H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn&18 S\+A\+M\+S70\+Q21 Multimedia Card Interface (H\+S\+M\+CI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS0\_IRQn@{TWIHS0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS0\_IRQn@{TWIHS0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}} 
T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn&19 S\+A\+M\+S70\+Q21 Two Wire Interface 0 HS (T\+W\+I\+H\+S0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS1\_IRQn@{TWIHS1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS1\_IRQn@{TWIHS1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}} 
T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn&20 S\+A\+M\+S70\+Q21 Two Wire Interface 1 HS (T\+W\+I\+H\+S1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI0\_IRQn@{SPI0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI0\_IRQn@{SPI0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}} 
S\+P\+I0\+\_\+\+I\+R\+Qn&21 S\+A\+M\+S70\+Q21 Serial Peripheral Interface 0 (S\+P\+I0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SSC\_IRQn@{SSC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SSC\_IRQn@{SSC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}} 
S\+S\+C\+\_\+\+I\+R\+Qn&22 S\+A\+M\+S70\+Q21 Synchronous Serial Controller (S\+SC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC0\_IRQn@{TC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC0\_IRQn@{TC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}} 
T\+C0\+\_\+\+I\+R\+Qn&23 S\+A\+M\+S70\+Q21 Timer/\+Counter 0 (T\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC1\_IRQn@{TC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC1\_IRQn@{TC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}} 
T\+C1\+\_\+\+I\+R\+Qn&24 S\+A\+M\+S70\+Q21 Timer/\+Counter 1 (T\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC2\_IRQn@{TC2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC2\_IRQn@{TC2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}} 
T\+C2\+\_\+\+I\+R\+Qn&25 S\+A\+M\+S70\+Q21 Timer/\+Counter 2 (T\+C2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC3\_IRQn@{TC3\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC3\_IRQn@{TC3\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9b195297aae3d4fffaf47d63f76dd54d}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9b195297aae3d4fffaf47d63f76dd54d}} 
T\+C3\+\_\+\+I\+R\+Qn&26 S\+A\+M\+S70\+Q21 Timer/\+Counter 3 (T\+C3) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC4\_IRQn@{TC4\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC4\_IRQn@{TC4\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a5810a6df881ddcfe8347f6400c76fffb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a5810a6df881ddcfe8347f6400c76fffb}} 
T\+C4\+\_\+\+I\+R\+Qn&27 S\+A\+M\+S70\+Q21 Timer/\+Counter 4 (T\+C4) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC5\_IRQn@{TC5\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC5\_IRQn@{TC5\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a7d84acc2578d91161cb9cb56481cb71f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a7d84acc2578d91161cb9cb56481cb71f}} 
T\+C5\+\_\+\+I\+R\+Qn&28 S\+A\+M\+S70\+Q21 Timer/\+Counter 5 (T\+C5) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC0\_IRQn@{AFEC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC0\_IRQn@{AFEC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}} 
A\+F\+E\+C0\+\_\+\+I\+R\+Qn&29 S\+A\+M\+S70\+Q21 Analog Front End 0 (A\+F\+E\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DACC\_IRQn@{DACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DACC\_IRQn@{DACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}} 
D\+A\+C\+C\+\_\+\+I\+R\+Qn&30 S\+A\+M\+S70\+Q21 Digital To Analog Converter (D\+A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM0\_IRQn@{PWM0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM0\_IRQn@{PWM0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}} 
P\+W\+M0\+\_\+\+I\+R\+Qn&31 S\+A\+M\+S70\+Q21 Pulse Width Modulation 0 (P\+W\+M0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ICM\_IRQn@{ICM\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ICM\_IRQn@{ICM\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}} 
I\+C\+M\+\_\+\+I\+R\+Qn&32 S\+A\+M\+S70\+Q21 Integrity Check Monitor (I\+CM) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ACC\_IRQn@{ACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ACC\_IRQn@{ACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}} 
A\+C\+C\+\_\+\+I\+R\+Qn&33 S\+A\+M\+S70\+Q21 Analog Comparator (A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USBHS\_IRQn@{USBHS\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USBHS\_IRQn@{USBHS\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}} 
U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn&34 S\+A\+M\+S70\+Q21 U\+SB Host / Device Controller (U\+S\+B\+HS) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC1\_IRQn@{AFEC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC1\_IRQn@{AFEC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}} 
A\+F\+E\+C1\+\_\+\+I\+R\+Qn&40 S\+A\+M\+S70\+Q21 Analog Front End 1 (A\+F\+E\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS2\_IRQn@{TWIHS2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS2\_IRQn@{TWIHS2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}} 
T\+W\+I\+H\+S2\+\_\+\+I\+R\+Qn&41 S\+A\+M\+S70\+Q21 Two Wire Interface 2 HS (T\+W\+I\+H\+S2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI1\_IRQn@{SPI1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI1\_IRQn@{SPI1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}} 
S\+P\+I1\+\_\+\+I\+R\+Qn&42 S\+A\+M\+S70\+Q21 Serial Peripheral Interface 1 (S\+P\+I1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{QSPI\_IRQn@{QSPI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!QSPI\_IRQn@{QSPI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}} 
Q\+S\+P\+I\+\_\+\+I\+R\+Qn&43 S\+A\+M\+S70\+Q21 Quad I/O Serial Peripheral Interface (Q\+S\+PI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART2\_IRQn@{UART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART2\_IRQn@{UART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}} 
U\+A\+R\+T2\+\_\+\+I\+R\+Qn&44 S\+A\+M\+S70\+Q21 U\+A\+RT 2 (U\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART3\_IRQn@{UART3\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART3\_IRQn@{UART3\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}} 
U\+A\+R\+T3\+\_\+\+I\+R\+Qn&45 S\+A\+M\+S70\+Q21 U\+A\+RT 3 (U\+A\+R\+T3) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART4\_IRQn@{UART4\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART4\_IRQn@{UART4\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}} 
U\+A\+R\+T4\+\_\+\+I\+R\+Qn&46 S\+A\+M\+S70\+Q21 U\+A\+RT 4 (U\+A\+R\+T4) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC6\_IRQn@{TC6\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC6\_IRQn@{TC6\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a18da57ace992c87e49fa06a456516a43}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a18da57ace992c87e49fa06a456516a43}} 
T\+C6\+\_\+\+I\+R\+Qn&47 S\+A\+M\+S70\+Q21 Timer/\+Counter 6 (T\+C6) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC7\_IRQn@{TC7\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC7\_IRQn@{TC7\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a86f45ef73b0f9e601dd8854f22e729c8}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a86f45ef73b0f9e601dd8854f22e729c8}} 
T\+C7\+\_\+\+I\+R\+Qn&48 S\+A\+M\+S70\+Q21 Timer/\+Counter 7 (T\+C7) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC8\_IRQn@{TC8\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC8\_IRQn@{TC8\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa08b66fa4d281b4a5c111e39f49ba6e8}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa08b66fa4d281b4a5c111e39f49ba6e8}} 
T\+C8\+\_\+\+I\+R\+Qn&49 S\+A\+M\+S70\+Q21 Timer/\+Counter 8 (T\+C8) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC9\_IRQn@{TC9\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC9\_IRQn@{TC9\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}} 
T\+C9\+\_\+\+I\+R\+Qn&50 S\+A\+M\+S70\+Q21 Timer/\+Counter 9 (T\+C9) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC10\_IRQn@{TC10\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC10\_IRQn@{TC10\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}} 
T\+C10\+\_\+\+I\+R\+Qn&51 S\+A\+M\+S70\+Q21 Timer/\+Counter 10 (T\+C10) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC11\_IRQn@{TC11\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC11\_IRQn@{TC11\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}} 
T\+C11\+\_\+\+I\+R\+Qn&52 S\+A\+M\+S70\+Q21 Timer/\+Counter 11 (T\+C11) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AES\_IRQn@{AES\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AES\_IRQn@{AES\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}} 
A\+E\+S\+\_\+\+I\+R\+Qn&56 S\+A\+M\+S70\+Q21 A\+ES (A\+ES) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TRNG\_IRQn@{TRNG\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TRNG\_IRQn@{TRNG\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}} 
T\+R\+N\+G\+\_\+\+I\+R\+Qn&57 S\+A\+M\+S70\+Q21 True Random Generator (T\+R\+NG) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{XDMAC\_IRQn@{XDMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!XDMAC\_IRQn@{XDMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}} 
X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn&58 S\+A\+M\+S70\+Q21 D\+MA (X\+D\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ISI\_IRQn@{ISI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ISI\_IRQn@{ISI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}} 
I\+S\+I\+\_\+\+I\+R\+Qn&59 S\+A\+M\+S70\+Q21 Camera Interface (I\+SI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM1\_IRQn@{PWM1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM1\_IRQn@{PWM1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}} 
P\+W\+M1\+\_\+\+I\+R\+Qn&60 S\+A\+M\+S70\+Q21 Pulse Width Modulation 1 (P\+W\+M1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SDRAMC\_IRQn@{SDRAMC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SDRAMC\_IRQn@{SDRAMC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6041aeaaeae59bf45e51bfb2b6a595f6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6041aeaaeae59bf45e51bfb2b6a595f6}} 
S\+D\+R\+A\+M\+C\+\_\+\+I\+R\+Qn&62 S\+A\+M\+S70\+Q21 S\+D\+R\+AM Controller (S\+D\+R\+A\+MC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSWDT\_IRQn@{RSWDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSWDT\_IRQn@{RSWDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}} 
R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn&63 S\+A\+M\+S70\+Q21 Reinforced Secure Watchdog Timer (R\+S\+W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}} 
P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn&Number of peripheral I\+Ds \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}} 
Non\+Maskable\+Int\+\_\+\+I\+R\+Qn&2 Non Maskable Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HardFault\_IRQn@{HardFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HardFault\_IRQn@{HardFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}} 
Hard\+Fault\+\_\+\+I\+R\+Qn&3 Hard\+Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MemoryManagement\_IRQn@{MemoryManagement\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MemoryManagement\_IRQn@{MemoryManagement\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}} 
Memory\+Management\+\_\+\+I\+R\+Qn&4 Cortex-\/\+M7 Memory Management Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BusFault\_IRQn@{BusFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!BusFault\_IRQn@{BusFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}} 
Bus\+Fault\+\_\+\+I\+R\+Qn&5 Cortex-\/\+M7 Bus Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UsageFault\_IRQn@{UsageFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UsageFault\_IRQn@{UsageFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}} 
Usage\+Fault\+\_\+\+I\+R\+Qn&6 Cortex-\/\+M7 Usage Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SVCall\_IRQn@{SVCall\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SVCall\_IRQn@{SVCall\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}} 
S\+V\+Call\+\_\+\+I\+R\+Qn&11 Cortex-\/\+M7 SV Call Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DebugMonitor\_IRQn@{DebugMonitor\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DebugMonitor\_IRQn@{DebugMonitor\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}} 
Debug\+Monitor\+\_\+\+I\+R\+Qn&12 Cortex-\/\+M7 Debug Monitor Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PendSV\_IRQn@{PendSV\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PendSV\_IRQn@{PendSV\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}} 
Pend\+S\+V\+\_\+\+I\+R\+Qn&14 Cortex-\/\+M7 Pend SV Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SysTick\_IRQn@{SysTick\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SysTick\_IRQn@{SysTick\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}} 
Sys\+Tick\+\_\+\+I\+R\+Qn&15 Cortex-\/\+M7 System Tick Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SUPC\_IRQn@{SUPC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SUPC\_IRQn@{SUPC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}} 
S\+U\+P\+C\+\_\+\+I\+R\+Qn&0 S\+A\+M\+V71\+J19 Supply Controller (S\+U\+PC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSTC\_IRQn@{RSTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSTC\_IRQn@{RSTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}} 
R\+S\+T\+C\+\_\+\+I\+R\+Qn&1 S\+A\+M\+V71\+J19 Reset Controller (R\+S\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTC\_IRQn@{RTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTC\_IRQn@{RTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}} 
R\+T\+C\+\_\+\+I\+R\+Qn&2 S\+A\+M\+V71\+J19 Real Time Clock (R\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTT\_IRQn@{RTT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTT\_IRQn@{RTT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}} 
R\+T\+T\+\_\+\+I\+R\+Qn&3 S\+A\+M\+V71\+J19 Real Time Timer (R\+TT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WDT\_IRQn@{WDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!WDT\_IRQn@{WDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}} 
W\+D\+T\+\_\+\+I\+R\+Qn&4 S\+A\+M\+V71\+J19 Watchdog Timer (W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PMC\_IRQn@{PMC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PMC\_IRQn@{PMC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}} 
P\+M\+C\+\_\+\+I\+R\+Qn&5 S\+A\+M\+V71\+J19 Power Management Controller (P\+MC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EFC\_IRQn@{EFC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!EFC\_IRQn@{EFC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}} 
E\+F\+C\+\_\+\+I\+R\+Qn&6 S\+A\+M\+V71\+J19 Enhanced Embedded Flash Controller (E\+FC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART0\_IRQn@{UART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART0\_IRQn@{UART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}} 
U\+A\+R\+T0\+\_\+\+I\+R\+Qn&7 S\+A\+M\+V71\+J19 U\+A\+RT 0 (U\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART1\_IRQn@{UART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART1\_IRQn@{UART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}} 
U\+A\+R\+T1\+\_\+\+I\+R\+Qn&8 S\+A\+M\+V71\+J19 U\+A\+RT 1 (U\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOA\_IRQn@{PIOA\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOA\_IRQn@{PIOA\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}} 
P\+I\+O\+A\+\_\+\+I\+R\+Qn&10 S\+A\+M\+V71\+J19 Parallel I/O Controller A (P\+I\+OA) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOB\_IRQn@{PIOB\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOB\_IRQn@{PIOB\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}} 
P\+I\+O\+B\+\_\+\+I\+R\+Qn&11 S\+A\+M\+V71\+J19 Parallel I/O Controller B (P\+I\+OB) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART0\_IRQn@{USART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART0\_IRQn@{USART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}} 
U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn&13 S\+A\+M\+V71\+J19 U\+S\+A\+RT 0 (U\+S\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART1\_IRQn@{USART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART1\_IRQn@{USART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}} 
U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn&14 S\+A\+M\+V71\+J19 U\+S\+A\+RT 1 (U\+S\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART2\_IRQn@{USART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART2\_IRQn@{USART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}} 
U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn&15 S\+A\+M\+V71\+J19 U\+S\+A\+RT 2 (U\+S\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOD\_IRQn@{PIOD\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOD\_IRQn@{PIOD\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}} 
P\+I\+O\+D\+\_\+\+I\+R\+Qn&16 S\+A\+M\+V71\+J19 Parallel I/O Controller D (P\+I\+OD) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HSMCI\_IRQn@{HSMCI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HSMCI\_IRQn@{HSMCI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}} 
H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn&18 S\+A\+M\+V71\+J19 Multimedia Card Interface (H\+S\+M\+CI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS0\_IRQn@{TWIHS0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS0\_IRQn@{TWIHS0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}} 
T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn&19 S\+A\+M\+V71\+J19 Two Wire Interface 0 HS (T\+W\+I\+H\+S0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS1\_IRQn@{TWIHS1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS1\_IRQn@{TWIHS1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}} 
T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn&20 S\+A\+M\+V71\+J19 Two Wire Interface 1 HS (T\+W\+I\+H\+S1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI0\_IRQn@{SPI0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI0\_IRQn@{SPI0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}} 
S\+P\+I0\+\_\+\+I\+R\+Qn&21 S\+A\+M\+V71\+J19 Serial Peripheral Interface 0 (S\+P\+I0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SSC\_IRQn@{SSC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SSC\_IRQn@{SSC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}} 
S\+S\+C\+\_\+\+I\+R\+Qn&22 S\+A\+M\+V71\+J19 Synchronous Serial Controller (S\+SC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC0\_IRQn@{TC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC0\_IRQn@{TC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}} 
T\+C0\+\_\+\+I\+R\+Qn&23 S\+A\+M\+V71\+J19 Timer/\+Counter 0 (T\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC1\_IRQn@{TC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC1\_IRQn@{TC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}} 
T\+C1\+\_\+\+I\+R\+Qn&24 S\+A\+M\+V71\+J19 Timer/\+Counter 1 (T\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC2\_IRQn@{TC2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC2\_IRQn@{TC2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}} 
T\+C2\+\_\+\+I\+R\+Qn&25 S\+A\+M\+V71\+J19 Timer/\+Counter 2 (T\+C2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC0\_IRQn@{AFEC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC0\_IRQn@{AFEC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}} 
A\+F\+E\+C0\+\_\+\+I\+R\+Qn&29 S\+A\+M\+V71\+J19 Analog Front End 0 (A\+F\+E\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DACC\_IRQn@{DACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DACC\_IRQn@{DACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}} 
D\+A\+C\+C\+\_\+\+I\+R\+Qn&30 S\+A\+M\+V71\+N19 Digital To Analog Converter (D\+A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM0\_IRQn@{PWM0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM0\_IRQn@{PWM0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}} 
P\+W\+M0\+\_\+\+I\+R\+Qn&31 S\+A\+M\+V71\+J19 Pulse Width Modulation 0 (P\+W\+M0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ICM\_IRQn@{ICM\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ICM\_IRQn@{ICM\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}} 
I\+C\+M\+\_\+\+I\+R\+Qn&32 S\+A\+M\+V71\+J19 Integrity Check Monitor (I\+CM) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ACC\_IRQn@{ACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ACC\_IRQn@{ACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}} 
A\+C\+C\+\_\+\+I\+R\+Qn&33 S\+A\+M\+V71\+J19 Analog Comparator (A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USBHS\_IRQn@{USBHS\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USBHS\_IRQn@{USBHS\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}} 
U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn&34 S\+A\+M\+V71\+J19 U\+SB Host / Device Controller (U\+S\+B\+HS) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MCAN0\_IRQn@{MCAN0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MCAN0\_IRQn@{MCAN0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}} 
M\+C\+A\+N0\+\_\+\+I\+R\+Qn&35 S\+A\+M\+V71\+J19 M\+C\+AN Controller 0 (M\+C\+A\+N0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MCAN1\_IRQn@{MCAN1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MCAN1\_IRQn@{MCAN1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}} 
M\+C\+A\+N1\+\_\+\+I\+R\+Qn&37 S\+A\+M\+V71\+J19 M\+C\+AN Controller 1 (M\+C\+A\+N1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{GMAC\_IRQn@{GMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!GMAC\_IRQn@{GMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}} 
G\+M\+A\+C\+\_\+\+I\+R\+Qn&39 S\+A\+M\+V71\+J19 Ethernet M\+AC (G\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC1\_IRQn@{AFEC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC1\_IRQn@{AFEC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}} 
A\+F\+E\+C1\+\_\+\+I\+R\+Qn&40 S\+A\+M\+V71\+J19 Analog Front End 1 (A\+F\+E\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI1\_IRQn@{SPI1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI1\_IRQn@{SPI1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}} 
S\+P\+I1\+\_\+\+I\+R\+Qn&42 S\+A\+M\+V71\+J19 Serial Peripheral Interface 1 (S\+P\+I1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{QSPI\_IRQn@{QSPI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!QSPI\_IRQn@{QSPI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}} 
Q\+S\+P\+I\+\_\+\+I\+R\+Qn&43 S\+A\+M\+V71\+J19 Quad I/O Serial Peripheral Interface (Q\+S\+PI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART2\_IRQn@{UART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART2\_IRQn@{UART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}} 
U\+A\+R\+T2\+\_\+\+I\+R\+Qn&44 S\+A\+M\+V71\+J19 U\+A\+RT 2 (U\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART3\_IRQn@{UART3\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART3\_IRQn@{UART3\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}} 
U\+A\+R\+T3\+\_\+\+I\+R\+Qn&45 S\+A\+M\+V71\+J19 U\+A\+RT 3 (U\+A\+R\+T3) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART4\_IRQn@{UART4\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART4\_IRQn@{UART4\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}} 
U\+A\+R\+T4\+\_\+\+I\+R\+Qn&46 S\+A\+M\+V71\+J19 U\+A\+RT 4 (U\+A\+R\+T4) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC9\_IRQn@{TC9\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC9\_IRQn@{TC9\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}} 
T\+C9\+\_\+\+I\+R\+Qn&50 S\+A\+M\+V71\+J19 Timer/\+Counter 9 (T\+C9) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC10\_IRQn@{TC10\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC10\_IRQn@{TC10\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}} 
T\+C10\+\_\+\+I\+R\+Qn&51 S\+A\+M\+V71\+J19 Timer/\+Counter 10 (T\+C10) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC11\_IRQn@{TC11\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC11\_IRQn@{TC11\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}} 
T\+C11\+\_\+\+I\+R\+Qn&52 S\+A\+M\+V71\+J19 Timer/\+Counter 11 (T\+C11) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MLB\_IRQn@{MLB\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MLB\_IRQn@{MLB\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9d38969568b244642647229ff3ee5476}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9d38969568b244642647229ff3ee5476}} 
M\+L\+B\+\_\+\+I\+R\+Qn&53 S\+A\+M\+V71\+J19 Media\+LB (M\+LB) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AES\_IRQn@{AES\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AES\_IRQn@{AES\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}} 
A\+E\+S\+\_\+\+I\+R\+Qn&56 S\+A\+M\+V71\+J19 A\+ES (A\+ES) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TRNG\_IRQn@{TRNG\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TRNG\_IRQn@{TRNG\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}} 
T\+R\+N\+G\+\_\+\+I\+R\+Qn&57 S\+A\+M\+V71\+J19 True Random Generator (T\+R\+NG) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{XDMAC\_IRQn@{XDMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!XDMAC\_IRQn@{XDMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}} 
X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn&58 S\+A\+M\+V71\+J19 D\+MA (X\+D\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ISI\_IRQn@{ISI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ISI\_IRQn@{ISI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}} 
I\+S\+I\+\_\+\+I\+R\+Qn&59 S\+A\+M\+V71\+J19 Camera Interface (I\+SI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM1\_IRQn@{PWM1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM1\_IRQn@{PWM1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}} 
P\+W\+M1\+\_\+\+I\+R\+Qn&60 S\+A\+M\+V71\+J19 Pulse Width Modulation 1 (P\+W\+M1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSWDT\_IRQn@{RSWDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSWDT\_IRQn@{RSWDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}} 
R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn&63 S\+A\+M\+V71\+J19 Reinforced Secure Watchdog Timer (R\+S\+W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}} 
P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn&Number of peripheral I\+Ds \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}} 
Non\+Maskable\+Int\+\_\+\+I\+R\+Qn&2 Non Maskable Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HardFault\_IRQn@{HardFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HardFault\_IRQn@{HardFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}} 
Hard\+Fault\+\_\+\+I\+R\+Qn&3 Hard\+Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MemoryManagement\_IRQn@{MemoryManagement\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MemoryManagement\_IRQn@{MemoryManagement\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}} 
Memory\+Management\+\_\+\+I\+R\+Qn&4 Cortex-\/\+M7 Memory Management Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BusFault\_IRQn@{BusFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!BusFault\_IRQn@{BusFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}} 
Bus\+Fault\+\_\+\+I\+R\+Qn&5 Cortex-\/\+M7 Bus Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UsageFault\_IRQn@{UsageFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UsageFault\_IRQn@{UsageFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}} 
Usage\+Fault\+\_\+\+I\+R\+Qn&6 Cortex-\/\+M7 Usage Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SVCall\_IRQn@{SVCall\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SVCall\_IRQn@{SVCall\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}} 
S\+V\+Call\+\_\+\+I\+R\+Qn&11 Cortex-\/\+M7 SV Call Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DebugMonitor\_IRQn@{DebugMonitor\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DebugMonitor\_IRQn@{DebugMonitor\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}} 
Debug\+Monitor\+\_\+\+I\+R\+Qn&12 Cortex-\/\+M7 Debug Monitor Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PendSV\_IRQn@{PendSV\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PendSV\_IRQn@{PendSV\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}} 
Pend\+S\+V\+\_\+\+I\+R\+Qn&14 Cortex-\/\+M7 Pend SV Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SysTick\_IRQn@{SysTick\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SysTick\_IRQn@{SysTick\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}} 
Sys\+Tick\+\_\+\+I\+R\+Qn&15 Cortex-\/\+M7 System Tick Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SUPC\_IRQn@{SUPC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SUPC\_IRQn@{SUPC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}} 
S\+U\+P\+C\+\_\+\+I\+R\+Qn&0 S\+A\+M\+V71\+J20 Supply Controller (S\+U\+PC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSTC\_IRQn@{RSTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSTC\_IRQn@{RSTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}} 
R\+S\+T\+C\+\_\+\+I\+R\+Qn&1 S\+A\+M\+V71\+J20 Reset Controller (R\+S\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTC\_IRQn@{RTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTC\_IRQn@{RTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}} 
R\+T\+C\+\_\+\+I\+R\+Qn&2 S\+A\+M\+V71\+J20 Real Time Clock (R\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTT\_IRQn@{RTT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTT\_IRQn@{RTT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}} 
R\+T\+T\+\_\+\+I\+R\+Qn&3 S\+A\+M\+V71\+J20 Real Time Timer (R\+TT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WDT\_IRQn@{WDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!WDT\_IRQn@{WDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}} 
W\+D\+T\+\_\+\+I\+R\+Qn&4 S\+A\+M\+V71\+J20 Watchdog Timer (W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PMC\_IRQn@{PMC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PMC\_IRQn@{PMC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}} 
P\+M\+C\+\_\+\+I\+R\+Qn&5 S\+A\+M\+V71\+J20 Power Management Controller (P\+MC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EFC\_IRQn@{EFC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!EFC\_IRQn@{EFC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}} 
E\+F\+C\+\_\+\+I\+R\+Qn&6 S\+A\+M\+V71\+J20 Enhanced Embedded Flash Controller (E\+FC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART0\_IRQn@{UART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART0\_IRQn@{UART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}} 
U\+A\+R\+T0\+\_\+\+I\+R\+Qn&7 S\+A\+M\+V71\+J20 U\+A\+RT 0 (U\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART1\_IRQn@{UART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART1\_IRQn@{UART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}} 
U\+A\+R\+T1\+\_\+\+I\+R\+Qn&8 S\+A\+M\+V71\+J20 U\+A\+RT 1 (U\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOA\_IRQn@{PIOA\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOA\_IRQn@{PIOA\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}} 
P\+I\+O\+A\+\_\+\+I\+R\+Qn&10 S\+A\+M\+V71\+J20 Parallel I/O Controller A (P\+I\+OA) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOB\_IRQn@{PIOB\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOB\_IRQn@{PIOB\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}} 
P\+I\+O\+B\+\_\+\+I\+R\+Qn&11 S\+A\+M\+V71\+J20 Parallel I/O Controller B (P\+I\+OB) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART0\_IRQn@{USART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART0\_IRQn@{USART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}} 
U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn&13 S\+A\+M\+V71\+J20 U\+S\+A\+RT 0 (U\+S\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART1\_IRQn@{USART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART1\_IRQn@{USART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}} 
U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn&14 S\+A\+M\+V71\+J20 U\+S\+A\+RT 1 (U\+S\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART2\_IRQn@{USART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART2\_IRQn@{USART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}} 
U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn&15 S\+A\+M\+V71\+J20 U\+S\+A\+RT 2 (U\+S\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOD\_IRQn@{PIOD\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOD\_IRQn@{PIOD\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}} 
P\+I\+O\+D\+\_\+\+I\+R\+Qn&16 S\+A\+M\+V71\+J20 Parallel I/O Controller D (P\+I\+OD) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HSMCI\_IRQn@{HSMCI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HSMCI\_IRQn@{HSMCI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}} 
H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn&18 S\+A\+M\+V71\+J20 Multimedia Card Interface (H\+S\+M\+CI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS0\_IRQn@{TWIHS0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS0\_IRQn@{TWIHS0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}} 
T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn&19 S\+A\+M\+V71\+J20 Two Wire Interface 0 HS (T\+W\+I\+H\+S0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS1\_IRQn@{TWIHS1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS1\_IRQn@{TWIHS1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}} 
T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn&20 S\+A\+M\+V71\+J20 Two Wire Interface 1 HS (T\+W\+I\+H\+S1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI0\_IRQn@{SPI0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI0\_IRQn@{SPI0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}} 
S\+P\+I0\+\_\+\+I\+R\+Qn&21 S\+A\+M\+V71\+J20 Serial Peripheral Interface 0 (S\+P\+I0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SSC\_IRQn@{SSC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SSC\_IRQn@{SSC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}} 
S\+S\+C\+\_\+\+I\+R\+Qn&22 S\+A\+M\+V71\+J20 Synchronous Serial Controller (S\+SC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC0\_IRQn@{TC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC0\_IRQn@{TC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}} 
T\+C0\+\_\+\+I\+R\+Qn&23 S\+A\+M\+V71\+J20 Timer/\+Counter 0 (T\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC1\_IRQn@{TC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC1\_IRQn@{TC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}} 
T\+C1\+\_\+\+I\+R\+Qn&24 S\+A\+M\+V71\+J20 Timer/\+Counter 1 (T\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC2\_IRQn@{TC2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC2\_IRQn@{TC2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}} 
T\+C2\+\_\+\+I\+R\+Qn&25 S\+A\+M\+V71\+J20 Timer/\+Counter 2 (T\+C2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC0\_IRQn@{AFEC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC0\_IRQn@{AFEC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}} 
A\+F\+E\+C0\+\_\+\+I\+R\+Qn&29 S\+A\+M\+V71\+J20 Analog Front End 0 (A\+F\+E\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DACC\_IRQn@{DACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DACC\_IRQn@{DACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}} 
D\+A\+C\+C\+\_\+\+I\+R\+Qn&30 S\+A\+M\+V71\+J20 Digital To Analog Converter (D\+A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM0\_IRQn@{PWM0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM0\_IRQn@{PWM0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}} 
P\+W\+M0\+\_\+\+I\+R\+Qn&31 S\+A\+M\+V71\+J20 Pulse Width Modulation 0 (P\+W\+M0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ICM\_IRQn@{ICM\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ICM\_IRQn@{ICM\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}} 
I\+C\+M\+\_\+\+I\+R\+Qn&32 S\+A\+M\+V71\+J20 Integrity Check Monitor (I\+CM) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ACC\_IRQn@{ACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ACC\_IRQn@{ACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}} 
A\+C\+C\+\_\+\+I\+R\+Qn&33 S\+A\+M\+V71\+J20 Analog Comparator (A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USBHS\_IRQn@{USBHS\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USBHS\_IRQn@{USBHS\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}} 
U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn&34 S\+A\+M\+V71\+J20 U\+SB Host / Device Controller (U\+S\+B\+HS) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MCAN0\_IRQn@{MCAN0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MCAN0\_IRQn@{MCAN0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}} 
M\+C\+A\+N0\+\_\+\+I\+R\+Qn&35 S\+A\+M\+V71\+J20 M\+C\+AN Controller 0 (M\+C\+A\+N0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MCAN1\_IRQn@{MCAN1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MCAN1\_IRQn@{MCAN1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}} 
M\+C\+A\+N1\+\_\+\+I\+R\+Qn&37 S\+A\+M\+V71\+J20 M\+C\+AN Controller 1 (M\+C\+A\+N1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{GMAC\_IRQn@{GMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!GMAC\_IRQn@{GMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}} 
G\+M\+A\+C\+\_\+\+I\+R\+Qn&39 S\+A\+M\+V71\+J20 Ethernet M\+AC (G\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC1\_IRQn@{AFEC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC1\_IRQn@{AFEC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}} 
A\+F\+E\+C1\+\_\+\+I\+R\+Qn&40 S\+A\+M\+V71\+J20 Analog Front End 1 (A\+F\+E\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI1\_IRQn@{SPI1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI1\_IRQn@{SPI1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}} 
S\+P\+I1\+\_\+\+I\+R\+Qn&42 S\+A\+M\+V71\+J20 Serial Peripheral Interface 1 (S\+P\+I1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{QSPI\_IRQn@{QSPI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!QSPI\_IRQn@{QSPI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}} 
Q\+S\+P\+I\+\_\+\+I\+R\+Qn&43 S\+A\+M\+V71\+J20 Quad I/O Serial Peripheral Interface (Q\+S\+PI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART2\_IRQn@{UART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART2\_IRQn@{UART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}} 
U\+A\+R\+T2\+\_\+\+I\+R\+Qn&44 S\+A\+M\+V71\+J20 U\+A\+RT 2 (U\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART3\_IRQn@{UART3\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART3\_IRQn@{UART3\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}} 
U\+A\+R\+T3\+\_\+\+I\+R\+Qn&45 S\+A\+M\+V71\+J20 U\+A\+RT 3 (U\+A\+R\+T3) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART4\_IRQn@{UART4\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART4\_IRQn@{UART4\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}} 
U\+A\+R\+T4\+\_\+\+I\+R\+Qn&46 S\+A\+M\+V71\+J20 U\+A\+RT 4 (U\+A\+R\+T4) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC9\_IRQn@{TC9\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC9\_IRQn@{TC9\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}} 
T\+C9\+\_\+\+I\+R\+Qn&50 S\+A\+M\+V71\+J20 Timer/\+Counter 9 (T\+C9) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC10\_IRQn@{TC10\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC10\_IRQn@{TC10\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}} 
T\+C10\+\_\+\+I\+R\+Qn&51 S\+A\+M\+V71\+J20 Timer/\+Counter 10 (T\+C10) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC11\_IRQn@{TC11\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC11\_IRQn@{TC11\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}} 
T\+C11\+\_\+\+I\+R\+Qn&52 S\+A\+M\+V71\+J20 Timer/\+Counter 11 (T\+C11) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MLB\_IRQn@{MLB\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MLB\_IRQn@{MLB\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9d38969568b244642647229ff3ee5476}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9d38969568b244642647229ff3ee5476}} 
M\+L\+B\+\_\+\+I\+R\+Qn&53 S\+A\+M\+V71\+J20 Media\+LB (M\+LB) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AES\_IRQn@{AES\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AES\_IRQn@{AES\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}} 
A\+E\+S\+\_\+\+I\+R\+Qn&56 S\+A\+M\+V71\+J20 A\+ES (A\+ES) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TRNG\_IRQn@{TRNG\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TRNG\_IRQn@{TRNG\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}} 
T\+R\+N\+G\+\_\+\+I\+R\+Qn&57 S\+A\+M\+V71\+J20 True Random Generator (T\+R\+NG) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{XDMAC\_IRQn@{XDMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!XDMAC\_IRQn@{XDMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}} 
X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn&58 S\+A\+M\+V71\+J20 D\+MA (X\+D\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ISI\_IRQn@{ISI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ISI\_IRQn@{ISI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}} 
I\+S\+I\+\_\+\+I\+R\+Qn&59 S\+A\+M\+V71\+J20 Camera Interface (I\+SI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM1\_IRQn@{PWM1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM1\_IRQn@{PWM1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}} 
P\+W\+M1\+\_\+\+I\+R\+Qn&60 S\+A\+M\+V71\+J20 Pulse Width Modulation 1 (P\+W\+M1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSWDT\_IRQn@{RSWDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSWDT\_IRQn@{RSWDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}} 
R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn&63 S\+A\+M\+V71\+J20 Reinforced Secure Watchdog Timer (R\+S\+W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}} 
P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn&Number of peripheral I\+Ds \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}} 
Non\+Maskable\+Int\+\_\+\+I\+R\+Qn&2 Non Maskable Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HardFault\_IRQn@{HardFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HardFault\_IRQn@{HardFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}} 
Hard\+Fault\+\_\+\+I\+R\+Qn&3 Hard\+Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MemoryManagement\_IRQn@{MemoryManagement\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MemoryManagement\_IRQn@{MemoryManagement\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}} 
Memory\+Management\+\_\+\+I\+R\+Qn&4 Cortex-\/\+M7 Memory Management Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BusFault\_IRQn@{BusFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!BusFault\_IRQn@{BusFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}} 
Bus\+Fault\+\_\+\+I\+R\+Qn&5 Cortex-\/\+M7 Bus Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UsageFault\_IRQn@{UsageFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UsageFault\_IRQn@{UsageFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}} 
Usage\+Fault\+\_\+\+I\+R\+Qn&6 Cortex-\/\+M7 Usage Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SVCall\_IRQn@{SVCall\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SVCall\_IRQn@{SVCall\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}} 
S\+V\+Call\+\_\+\+I\+R\+Qn&11 Cortex-\/\+M7 SV Call Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DebugMonitor\_IRQn@{DebugMonitor\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DebugMonitor\_IRQn@{DebugMonitor\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}} 
Debug\+Monitor\+\_\+\+I\+R\+Qn&12 Cortex-\/\+M7 Debug Monitor Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PendSV\_IRQn@{PendSV\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PendSV\_IRQn@{PendSV\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}} 
Pend\+S\+V\+\_\+\+I\+R\+Qn&14 Cortex-\/\+M7 Pend SV Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SysTick\_IRQn@{SysTick\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SysTick\_IRQn@{SysTick\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}} 
Sys\+Tick\+\_\+\+I\+R\+Qn&15 Cortex-\/\+M7 System Tick Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SUPC\_IRQn@{SUPC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SUPC\_IRQn@{SUPC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}} 
S\+U\+P\+C\+\_\+\+I\+R\+Qn&0 S\+A\+M\+V71\+J21 Supply Controller (S\+U\+PC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSTC\_IRQn@{RSTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSTC\_IRQn@{RSTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}} 
R\+S\+T\+C\+\_\+\+I\+R\+Qn&1 S\+A\+M\+V71\+J21 Reset Controller (R\+S\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTC\_IRQn@{RTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTC\_IRQn@{RTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}} 
R\+T\+C\+\_\+\+I\+R\+Qn&2 S\+A\+M\+V71\+J21 Real Time Clock (R\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTT\_IRQn@{RTT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTT\_IRQn@{RTT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}} 
R\+T\+T\+\_\+\+I\+R\+Qn&3 S\+A\+M\+V71\+J21 Real Time Timer (R\+TT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WDT\_IRQn@{WDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!WDT\_IRQn@{WDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}} 
W\+D\+T\+\_\+\+I\+R\+Qn&4 S\+A\+M\+V71\+J21 Watchdog Timer (W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PMC\_IRQn@{PMC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PMC\_IRQn@{PMC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}} 
P\+M\+C\+\_\+\+I\+R\+Qn&5 S\+A\+M\+V71\+J21 Power Management Controller (P\+MC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EFC\_IRQn@{EFC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!EFC\_IRQn@{EFC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}} 
E\+F\+C\+\_\+\+I\+R\+Qn&6 S\+A\+M\+V71\+J21 Enhanced Embedded Flash Controller (E\+FC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART0\_IRQn@{UART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART0\_IRQn@{UART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}} 
U\+A\+R\+T0\+\_\+\+I\+R\+Qn&7 S\+A\+M\+V71\+J21 U\+A\+RT 0 (U\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART1\_IRQn@{UART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART1\_IRQn@{UART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}} 
U\+A\+R\+T1\+\_\+\+I\+R\+Qn&8 S\+A\+M\+V71\+J21 U\+A\+RT 1 (U\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOA\_IRQn@{PIOA\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOA\_IRQn@{PIOA\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}} 
P\+I\+O\+A\+\_\+\+I\+R\+Qn&10 S\+A\+M\+V71\+J21 Parallel I/O Controller A (P\+I\+OA) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOB\_IRQn@{PIOB\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOB\_IRQn@{PIOB\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}} 
P\+I\+O\+B\+\_\+\+I\+R\+Qn&11 S\+A\+M\+V71\+J21 Parallel I/O Controller B (P\+I\+OB) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART0\_IRQn@{USART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART0\_IRQn@{USART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}} 
U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn&13 S\+A\+M\+V71\+J21 U\+S\+A\+RT 0 (U\+S\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART1\_IRQn@{USART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART1\_IRQn@{USART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}} 
U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn&14 S\+A\+M\+V71\+J21 U\+S\+A\+RT 1 (U\+S\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART2\_IRQn@{USART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART2\_IRQn@{USART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}} 
U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn&15 S\+A\+M\+V71\+J21 U\+S\+A\+RT 2 (U\+S\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOD\_IRQn@{PIOD\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOD\_IRQn@{PIOD\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}} 
P\+I\+O\+D\+\_\+\+I\+R\+Qn&16 S\+A\+M\+V71\+J21 Parallel I/O Controller D (P\+I\+OD) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HSMCI\_IRQn@{HSMCI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HSMCI\_IRQn@{HSMCI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}} 
H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn&18 S\+A\+M\+V71\+J21 Multimedia Card Interface (H\+S\+M\+CI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS0\_IRQn@{TWIHS0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS0\_IRQn@{TWIHS0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}} 
T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn&19 S\+A\+M\+V71\+J21 Two Wire Interface 0 HS (T\+W\+I\+H\+S0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS1\_IRQn@{TWIHS1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS1\_IRQn@{TWIHS1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}} 
T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn&20 S\+A\+M\+V71\+J21 Two Wire Interface 1 HS (T\+W\+I\+H\+S1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI0\_IRQn@{SPI0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI0\_IRQn@{SPI0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}} 
S\+P\+I0\+\_\+\+I\+R\+Qn&21 S\+A\+M\+V71\+J21 Serial Peripheral Interface 0 (S\+P\+I0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SSC\_IRQn@{SSC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SSC\_IRQn@{SSC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}} 
S\+S\+C\+\_\+\+I\+R\+Qn&22 S\+A\+M\+V71\+J21 Synchronous Serial Controller (S\+SC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC0\_IRQn@{TC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC0\_IRQn@{TC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}} 
T\+C0\+\_\+\+I\+R\+Qn&23 S\+A\+M\+V71\+J21 Timer/\+Counter 0 (T\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC1\_IRQn@{TC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC1\_IRQn@{TC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}} 
T\+C1\+\_\+\+I\+R\+Qn&24 S\+A\+M\+V71\+J21 Timer/\+Counter 1 (T\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC2\_IRQn@{TC2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC2\_IRQn@{TC2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}} 
T\+C2\+\_\+\+I\+R\+Qn&25 S\+A\+M\+V71\+J21 Timer/\+Counter 2 (T\+C2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC0\_IRQn@{AFEC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC0\_IRQn@{AFEC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}} 
A\+F\+E\+C0\+\_\+\+I\+R\+Qn&29 S\+A\+M\+V71\+J21 Analog Front End 0 (A\+F\+E\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DACC\_IRQn@{DACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DACC\_IRQn@{DACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}} 
D\+A\+C\+C\+\_\+\+I\+R\+Qn&30 S\+A\+M\+V71\+J21 Digital To Analog Converter (D\+A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM0\_IRQn@{PWM0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM0\_IRQn@{PWM0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}} 
P\+W\+M0\+\_\+\+I\+R\+Qn&31 S\+A\+M\+V71\+J21 Pulse Width Modulation 0 (P\+W\+M0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ICM\_IRQn@{ICM\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ICM\_IRQn@{ICM\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}} 
I\+C\+M\+\_\+\+I\+R\+Qn&32 S\+A\+M\+V71\+J21 Integrity Check Monitor (I\+CM) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ACC\_IRQn@{ACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ACC\_IRQn@{ACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}} 
A\+C\+C\+\_\+\+I\+R\+Qn&33 S\+A\+M\+V71\+J21 Analog Comparator (A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USBHS\_IRQn@{USBHS\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USBHS\_IRQn@{USBHS\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}} 
U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn&34 S\+A\+M\+V71\+J21 U\+SB Host / Device Controller (U\+S\+B\+HS) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MCAN0\_IRQn@{MCAN0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MCAN0\_IRQn@{MCAN0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}} 
M\+C\+A\+N0\+\_\+\+I\+R\+Qn&35 S\+A\+M\+V71\+J21 M\+C\+AN Controller 0 (M\+C\+A\+N0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MCAN1\_IRQn@{MCAN1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MCAN1\_IRQn@{MCAN1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}} 
M\+C\+A\+N1\+\_\+\+I\+R\+Qn&37 S\+A\+M\+V71\+J21 M\+C\+AN Controller 1 (M\+C\+A\+N1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{GMAC\_IRQn@{GMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!GMAC\_IRQn@{GMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}} 
G\+M\+A\+C\+\_\+\+I\+R\+Qn&39 S\+A\+M\+V71\+J21 Ethernet M\+AC (G\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC1\_IRQn@{AFEC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC1\_IRQn@{AFEC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}} 
A\+F\+E\+C1\+\_\+\+I\+R\+Qn&40 S\+A\+M\+V71\+J21 Analog Front End 1 (A\+F\+E\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI1\_IRQn@{SPI1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI1\_IRQn@{SPI1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}} 
S\+P\+I1\+\_\+\+I\+R\+Qn&42 S\+A\+M\+V71\+J21 Serial Peripheral Interface 1 (S\+P\+I1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{QSPI\_IRQn@{QSPI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!QSPI\_IRQn@{QSPI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}} 
Q\+S\+P\+I\+\_\+\+I\+R\+Qn&43 S\+A\+M\+V71\+J21 Quad I/O Serial Peripheral Interface (Q\+S\+PI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART2\_IRQn@{UART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART2\_IRQn@{UART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}} 
U\+A\+R\+T2\+\_\+\+I\+R\+Qn&44 S\+A\+M\+V71\+J21 U\+A\+RT 2 (U\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART3\_IRQn@{UART3\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART3\_IRQn@{UART3\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}} 
U\+A\+R\+T3\+\_\+\+I\+R\+Qn&45 S\+A\+M\+V71\+J21 U\+A\+RT 3 (U\+A\+R\+T3) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART4\_IRQn@{UART4\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART4\_IRQn@{UART4\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}} 
U\+A\+R\+T4\+\_\+\+I\+R\+Qn&46 S\+A\+M\+V71\+J21 U\+A\+RT 4 (U\+A\+R\+T4) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC9\_IRQn@{TC9\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC9\_IRQn@{TC9\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}} 
T\+C9\+\_\+\+I\+R\+Qn&50 S\+A\+M\+V71\+J21 Timer/\+Counter 9 (T\+C9) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC10\_IRQn@{TC10\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC10\_IRQn@{TC10\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}} 
T\+C10\+\_\+\+I\+R\+Qn&51 S\+A\+M\+V71\+J21 Timer/\+Counter 10 (T\+C10) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC11\_IRQn@{TC11\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC11\_IRQn@{TC11\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}} 
T\+C11\+\_\+\+I\+R\+Qn&52 S\+A\+M\+V71\+J21 Timer/\+Counter 11 (T\+C11) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MLB\_IRQn@{MLB\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MLB\_IRQn@{MLB\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9d38969568b244642647229ff3ee5476}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9d38969568b244642647229ff3ee5476}} 
M\+L\+B\+\_\+\+I\+R\+Qn&53 S\+A\+M\+V71\+J21 Media\+LB (M\+LB) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AES\_IRQn@{AES\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AES\_IRQn@{AES\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}} 
A\+E\+S\+\_\+\+I\+R\+Qn&56 S\+A\+M\+V71\+J21 A\+ES (A\+ES) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TRNG\_IRQn@{TRNG\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TRNG\_IRQn@{TRNG\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}} 
T\+R\+N\+G\+\_\+\+I\+R\+Qn&57 S\+A\+M\+V71\+J21 True Random Generator (T\+R\+NG) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{XDMAC\_IRQn@{XDMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!XDMAC\_IRQn@{XDMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}} 
X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn&58 S\+A\+M\+V71\+J21 D\+MA (X\+D\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ISI\_IRQn@{ISI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ISI\_IRQn@{ISI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}} 
I\+S\+I\+\_\+\+I\+R\+Qn&59 S\+A\+M\+V71\+J21 Camera Interface (I\+SI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM1\_IRQn@{PWM1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM1\_IRQn@{PWM1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}} 
P\+W\+M1\+\_\+\+I\+R\+Qn&60 S\+A\+M\+V71\+J21 Pulse Width Modulation 1 (P\+W\+M1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSWDT\_IRQn@{RSWDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSWDT\_IRQn@{RSWDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}} 
R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn&63 S\+A\+M\+V71\+J21 Reinforced Secure Watchdog Timer (R\+S\+W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}} 
P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn&Number of peripheral I\+Ds \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}} 
Non\+Maskable\+Int\+\_\+\+I\+R\+Qn&2 Non Maskable Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HardFault\_IRQn@{HardFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HardFault\_IRQn@{HardFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}} 
Hard\+Fault\+\_\+\+I\+R\+Qn&3 Hard\+Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MemoryManagement\_IRQn@{MemoryManagement\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MemoryManagement\_IRQn@{MemoryManagement\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}} 
Memory\+Management\+\_\+\+I\+R\+Qn&4 Cortex-\/\+M7 Memory Management Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BusFault\_IRQn@{BusFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!BusFault\_IRQn@{BusFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}} 
Bus\+Fault\+\_\+\+I\+R\+Qn&5 Cortex-\/\+M7 Bus Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UsageFault\_IRQn@{UsageFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UsageFault\_IRQn@{UsageFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}} 
Usage\+Fault\+\_\+\+I\+R\+Qn&6 Cortex-\/\+M7 Usage Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SVCall\_IRQn@{SVCall\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SVCall\_IRQn@{SVCall\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}} 
S\+V\+Call\+\_\+\+I\+R\+Qn&11 Cortex-\/\+M7 SV Call Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DebugMonitor\_IRQn@{DebugMonitor\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DebugMonitor\_IRQn@{DebugMonitor\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}} 
Debug\+Monitor\+\_\+\+I\+R\+Qn&12 Cortex-\/\+M7 Debug Monitor Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PendSV\_IRQn@{PendSV\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PendSV\_IRQn@{PendSV\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}} 
Pend\+S\+V\+\_\+\+I\+R\+Qn&14 Cortex-\/\+M7 Pend SV Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SysTick\_IRQn@{SysTick\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SysTick\_IRQn@{SysTick\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}} 
Sys\+Tick\+\_\+\+I\+R\+Qn&15 Cortex-\/\+M7 System Tick Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SUPC\_IRQn@{SUPC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SUPC\_IRQn@{SUPC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}} 
S\+U\+P\+C\+\_\+\+I\+R\+Qn&0 S\+A\+M\+V71\+N19 Supply Controller (S\+U\+PC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSTC\_IRQn@{RSTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSTC\_IRQn@{RSTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}} 
R\+S\+T\+C\+\_\+\+I\+R\+Qn&1 S\+A\+M\+V71\+N19 Reset Controller (R\+S\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTC\_IRQn@{RTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTC\_IRQn@{RTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}} 
R\+T\+C\+\_\+\+I\+R\+Qn&2 S\+A\+M\+V71\+N19 Real Time Clock (R\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTT\_IRQn@{RTT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTT\_IRQn@{RTT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}} 
R\+T\+T\+\_\+\+I\+R\+Qn&3 S\+A\+M\+V71\+N19 Real Time Timer (R\+TT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WDT\_IRQn@{WDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!WDT\_IRQn@{WDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}} 
W\+D\+T\+\_\+\+I\+R\+Qn&4 S\+A\+M\+V71\+N19 Watchdog Timer (W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PMC\_IRQn@{PMC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PMC\_IRQn@{PMC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}} 
P\+M\+C\+\_\+\+I\+R\+Qn&5 S\+A\+M\+V71\+N19 Power Management Controller (P\+MC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EFC\_IRQn@{EFC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!EFC\_IRQn@{EFC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}} 
E\+F\+C\+\_\+\+I\+R\+Qn&6 S\+A\+M\+V71\+N19 Enhanced Embedded Flash Controller (E\+FC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART0\_IRQn@{UART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART0\_IRQn@{UART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}} 
U\+A\+R\+T0\+\_\+\+I\+R\+Qn&7 S\+A\+M\+V71\+N19 U\+A\+RT 0 (U\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART1\_IRQn@{UART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART1\_IRQn@{UART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}} 
U\+A\+R\+T1\+\_\+\+I\+R\+Qn&8 S\+A\+M\+V71\+N19 U\+A\+RT 1 (U\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOA\_IRQn@{PIOA\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOA\_IRQn@{PIOA\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}} 
P\+I\+O\+A\+\_\+\+I\+R\+Qn&10 S\+A\+M\+V71\+N19 Parallel I/O Controller A (P\+I\+OA) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOB\_IRQn@{PIOB\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOB\_IRQn@{PIOB\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}} 
P\+I\+O\+B\+\_\+\+I\+R\+Qn&11 S\+A\+M\+V71\+N19 Parallel I/O Controller B (P\+I\+OB) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART0\_IRQn@{USART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART0\_IRQn@{USART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}} 
U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn&13 S\+A\+M\+V71\+N19 U\+S\+A\+RT 0 (U\+S\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART1\_IRQn@{USART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART1\_IRQn@{USART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}} 
U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn&14 S\+A\+M\+V71\+N19 U\+S\+A\+RT 1 (U\+S\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART2\_IRQn@{USART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART2\_IRQn@{USART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}} 
U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn&15 S\+A\+M\+V71\+N19 U\+S\+A\+RT 2 (U\+S\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOD\_IRQn@{PIOD\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOD\_IRQn@{PIOD\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}} 
P\+I\+O\+D\+\_\+\+I\+R\+Qn&16 S\+A\+M\+V71\+N19 Parallel I/O Controller D (P\+I\+OD) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HSMCI\_IRQn@{HSMCI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HSMCI\_IRQn@{HSMCI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}} 
H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn&18 S\+A\+M\+V71\+N19 Multimedia Card Interface (H\+S\+M\+CI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS0\_IRQn@{TWIHS0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS0\_IRQn@{TWIHS0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}} 
T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn&19 S\+A\+M\+V71\+N19 Two Wire Interface 0 HS (T\+W\+I\+H\+S0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS1\_IRQn@{TWIHS1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS1\_IRQn@{TWIHS1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}} 
T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn&20 S\+A\+M\+V71\+N19 Two Wire Interface 1 HS (T\+W\+I\+H\+S1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI0\_IRQn@{SPI0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI0\_IRQn@{SPI0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}} 
S\+P\+I0\+\_\+\+I\+R\+Qn&21 S\+A\+M\+V71\+N19 Serial Peripheral Interface 0 (S\+P\+I0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SSC\_IRQn@{SSC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SSC\_IRQn@{SSC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}} 
S\+S\+C\+\_\+\+I\+R\+Qn&22 S\+A\+M\+V71\+N19 Synchronous Serial Controller (S\+SC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC0\_IRQn@{TC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC0\_IRQn@{TC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}} 
T\+C0\+\_\+\+I\+R\+Qn&23 S\+A\+M\+V71\+N19 Timer/\+Counter 0 (T\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC1\_IRQn@{TC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC1\_IRQn@{TC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}} 
T\+C1\+\_\+\+I\+R\+Qn&24 S\+A\+M\+V71\+N19 Timer/\+Counter 1 (T\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC2\_IRQn@{TC2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC2\_IRQn@{TC2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}} 
T\+C2\+\_\+\+I\+R\+Qn&25 S\+A\+M\+V71\+N19 Timer/\+Counter 2 (T\+C2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC0\_IRQn@{AFEC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC0\_IRQn@{AFEC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}} 
A\+F\+E\+C0\+\_\+\+I\+R\+Qn&29 S\+A\+M\+V71\+N19 Analog Front End 0 (A\+F\+E\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DACC\_IRQn@{DACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DACC\_IRQn@{DACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}} 
D\+A\+C\+C\+\_\+\+I\+R\+Qn&30 S\+A\+M\+V71\+N19 Digital To Analog Converter (D\+A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM0\_IRQn@{PWM0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM0\_IRQn@{PWM0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}} 
P\+W\+M0\+\_\+\+I\+R\+Qn&31 S\+A\+M\+V71\+N19 Pulse Width Modulation 0 (P\+W\+M0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ICM\_IRQn@{ICM\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ICM\_IRQn@{ICM\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}} 
I\+C\+M\+\_\+\+I\+R\+Qn&32 S\+A\+M\+V71\+N19 Integrity Check Monitor (I\+CM) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ACC\_IRQn@{ACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ACC\_IRQn@{ACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}} 
A\+C\+C\+\_\+\+I\+R\+Qn&33 S\+A\+M\+V71\+N19 Analog Comparator (A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USBHS\_IRQn@{USBHS\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USBHS\_IRQn@{USBHS\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}} 
U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn&34 S\+A\+M\+V71\+N19 U\+SB Host / Device Controller (U\+S\+B\+HS) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MCAN0\_IRQn@{MCAN0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MCAN0\_IRQn@{MCAN0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}} 
M\+C\+A\+N0\+\_\+\+I\+R\+Qn&35 S\+A\+M\+V71\+N19 M\+C\+AN Controller 0 (M\+C\+A\+N0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MCAN1\_IRQn@{MCAN1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MCAN1\_IRQn@{MCAN1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}} 
M\+C\+A\+N1\+\_\+\+I\+R\+Qn&37 S\+A\+M\+V71\+N19 M\+C\+AN Controller 1 (M\+C\+A\+N1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{GMAC\_IRQn@{GMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!GMAC\_IRQn@{GMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}} 
G\+M\+A\+C\+\_\+\+I\+R\+Qn&39 S\+A\+M\+V71\+N19 Ethernet M\+AC (G\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC1\_IRQn@{AFEC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC1\_IRQn@{AFEC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}} 
A\+F\+E\+C1\+\_\+\+I\+R\+Qn&40 S\+A\+M\+V71\+N19 Analog Front End 1 (A\+F\+E\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS2\_IRQn@{TWIHS2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS2\_IRQn@{TWIHS2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}} 
T\+W\+I\+H\+S2\+\_\+\+I\+R\+Qn&41 S\+A\+M\+V71\+N19 Two Wire Interface 2 HS (T\+W\+I\+H\+S2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI1\_IRQn@{SPI1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI1\_IRQn@{SPI1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}} 
S\+P\+I1\+\_\+\+I\+R\+Qn&42 S\+A\+M\+V71\+N19 Serial Peripheral Interface 1 (S\+P\+I1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{QSPI\_IRQn@{QSPI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!QSPI\_IRQn@{QSPI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}} 
Q\+S\+P\+I\+\_\+\+I\+R\+Qn&43 S\+A\+M\+V71\+N19 Quad I/O Serial Peripheral Interface (Q\+S\+PI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART2\_IRQn@{UART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART2\_IRQn@{UART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}} 
U\+A\+R\+T2\+\_\+\+I\+R\+Qn&44 S\+A\+M\+V71\+N19 U\+A\+RT 2 (U\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART3\_IRQn@{UART3\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART3\_IRQn@{UART3\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}} 
U\+A\+R\+T3\+\_\+\+I\+R\+Qn&45 S\+A\+M\+V71\+N19 U\+A\+RT 3 (U\+A\+R\+T3) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART4\_IRQn@{UART4\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART4\_IRQn@{UART4\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}} 
U\+A\+R\+T4\+\_\+\+I\+R\+Qn&46 S\+A\+M\+V71\+N19 U\+A\+RT 4 (U\+A\+R\+T4) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC9\_IRQn@{TC9\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC9\_IRQn@{TC9\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}} 
T\+C9\+\_\+\+I\+R\+Qn&50 S\+A\+M\+V71\+N19 Timer/\+Counter 9 (T\+C9) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC10\_IRQn@{TC10\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC10\_IRQn@{TC10\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}} 
T\+C10\+\_\+\+I\+R\+Qn&51 S\+A\+M\+V71\+N19 Timer/\+Counter 10 (T\+C10) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC11\_IRQn@{TC11\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC11\_IRQn@{TC11\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}} 
T\+C11\+\_\+\+I\+R\+Qn&52 S\+A\+M\+V71\+N19 Timer/\+Counter 11 (T\+C11) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MLB\_IRQn@{MLB\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MLB\_IRQn@{MLB\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9d38969568b244642647229ff3ee5476}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9d38969568b244642647229ff3ee5476}} 
M\+L\+B\+\_\+\+I\+R\+Qn&53 S\+A\+M\+V71\+N19 Media\+LB (M\+LB) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AES\_IRQn@{AES\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AES\_IRQn@{AES\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}} 
A\+E\+S\+\_\+\+I\+R\+Qn&56 S\+A\+M\+V71\+N19 A\+ES (A\+ES) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TRNG\_IRQn@{TRNG\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TRNG\_IRQn@{TRNG\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}} 
T\+R\+N\+G\+\_\+\+I\+R\+Qn&57 S\+A\+M\+V71\+N19 True Random Generator (T\+R\+NG) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{XDMAC\_IRQn@{XDMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!XDMAC\_IRQn@{XDMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}} 
X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn&58 S\+A\+M\+V71\+N19 D\+MA (X\+D\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ISI\_IRQn@{ISI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ISI\_IRQn@{ISI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}} 
I\+S\+I\+\_\+\+I\+R\+Qn&59 S\+A\+M\+V71\+N19 Camera Interface (I\+SI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM1\_IRQn@{PWM1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM1\_IRQn@{PWM1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}} 
P\+W\+M1\+\_\+\+I\+R\+Qn&60 S\+A\+M\+V71\+N19 Pulse Width Modulation 1 (P\+W\+M1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSWDT\_IRQn@{RSWDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSWDT\_IRQn@{RSWDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}} 
R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn&63 S\+A\+M\+V71\+N19 Reinforced Secure Watchdog Timer (R\+S\+W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}} 
P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn&Number of peripheral I\+Ds \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}} 
Non\+Maskable\+Int\+\_\+\+I\+R\+Qn&2 Non Maskable Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HardFault\_IRQn@{HardFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HardFault\_IRQn@{HardFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}} 
Hard\+Fault\+\_\+\+I\+R\+Qn&3 Hard\+Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MemoryManagement\_IRQn@{MemoryManagement\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MemoryManagement\_IRQn@{MemoryManagement\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}} 
Memory\+Management\+\_\+\+I\+R\+Qn&4 Cortex-\/\+M7 Memory Management Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BusFault\_IRQn@{BusFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!BusFault\_IRQn@{BusFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}} 
Bus\+Fault\+\_\+\+I\+R\+Qn&5 Cortex-\/\+M7 Bus Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UsageFault\_IRQn@{UsageFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UsageFault\_IRQn@{UsageFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}} 
Usage\+Fault\+\_\+\+I\+R\+Qn&6 Cortex-\/\+M7 Usage Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SVCall\_IRQn@{SVCall\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SVCall\_IRQn@{SVCall\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}} 
S\+V\+Call\+\_\+\+I\+R\+Qn&11 Cortex-\/\+M7 SV Call Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DebugMonitor\_IRQn@{DebugMonitor\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DebugMonitor\_IRQn@{DebugMonitor\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}} 
Debug\+Monitor\+\_\+\+I\+R\+Qn&12 Cortex-\/\+M7 Debug Monitor Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PendSV\_IRQn@{PendSV\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PendSV\_IRQn@{PendSV\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}} 
Pend\+S\+V\+\_\+\+I\+R\+Qn&14 Cortex-\/\+M7 Pend SV Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SysTick\_IRQn@{SysTick\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SysTick\_IRQn@{SysTick\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}} 
Sys\+Tick\+\_\+\+I\+R\+Qn&15 Cortex-\/\+M7 System Tick Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SUPC\_IRQn@{SUPC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SUPC\_IRQn@{SUPC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}} 
S\+U\+P\+C\+\_\+\+I\+R\+Qn&0 S\+A\+M\+V71\+N20 Supply Controller (S\+U\+PC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSTC\_IRQn@{RSTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSTC\_IRQn@{RSTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}} 
R\+S\+T\+C\+\_\+\+I\+R\+Qn&1 S\+A\+M\+V71\+N20 Reset Controller (R\+S\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTC\_IRQn@{RTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTC\_IRQn@{RTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}} 
R\+T\+C\+\_\+\+I\+R\+Qn&2 S\+A\+M\+V71\+N20 Real Time Clock (R\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTT\_IRQn@{RTT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTT\_IRQn@{RTT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}} 
R\+T\+T\+\_\+\+I\+R\+Qn&3 S\+A\+M\+V71\+N20 Real Time Timer (R\+TT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WDT\_IRQn@{WDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!WDT\_IRQn@{WDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}} 
W\+D\+T\+\_\+\+I\+R\+Qn&4 S\+A\+M\+V71\+N20 Watchdog Timer (W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PMC\_IRQn@{PMC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PMC\_IRQn@{PMC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}} 
P\+M\+C\+\_\+\+I\+R\+Qn&5 S\+A\+M\+V71\+N20 Power Management Controller (P\+MC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EFC\_IRQn@{EFC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!EFC\_IRQn@{EFC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}} 
E\+F\+C\+\_\+\+I\+R\+Qn&6 S\+A\+M\+V71\+N20 Enhanced Embedded Flash Controller (E\+FC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART0\_IRQn@{UART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART0\_IRQn@{UART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}} 
U\+A\+R\+T0\+\_\+\+I\+R\+Qn&7 S\+A\+M\+V71\+N20 U\+A\+RT 0 (U\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART1\_IRQn@{UART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART1\_IRQn@{UART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}} 
U\+A\+R\+T1\+\_\+\+I\+R\+Qn&8 S\+A\+M\+V71\+N20 U\+A\+RT 1 (U\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOA\_IRQn@{PIOA\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOA\_IRQn@{PIOA\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}} 
P\+I\+O\+A\+\_\+\+I\+R\+Qn&10 S\+A\+M\+V71\+N20 Parallel I/O Controller A (P\+I\+OA) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOB\_IRQn@{PIOB\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOB\_IRQn@{PIOB\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}} 
P\+I\+O\+B\+\_\+\+I\+R\+Qn&11 S\+A\+M\+V71\+N20 Parallel I/O Controller B (P\+I\+OB) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART0\_IRQn@{USART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART0\_IRQn@{USART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}} 
U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn&13 S\+A\+M\+V71\+N20 U\+S\+A\+RT 0 (U\+S\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART1\_IRQn@{USART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART1\_IRQn@{USART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}} 
U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn&14 S\+A\+M\+V71\+N20 U\+S\+A\+RT 1 (U\+S\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART2\_IRQn@{USART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART2\_IRQn@{USART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}} 
U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn&15 S\+A\+M\+V71\+N20 U\+S\+A\+RT 2 (U\+S\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOD\_IRQn@{PIOD\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOD\_IRQn@{PIOD\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}} 
P\+I\+O\+D\+\_\+\+I\+R\+Qn&16 S\+A\+M\+V71\+N20 Parallel I/O Controller D (P\+I\+OD) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HSMCI\_IRQn@{HSMCI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HSMCI\_IRQn@{HSMCI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}} 
H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn&18 S\+A\+M\+V71\+N20 Multimedia Card Interface (H\+S\+M\+CI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS0\_IRQn@{TWIHS0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS0\_IRQn@{TWIHS0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}} 
T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn&19 S\+A\+M\+V71\+N20 Two Wire Interface 0 HS (T\+W\+I\+H\+S0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS1\_IRQn@{TWIHS1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS1\_IRQn@{TWIHS1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}} 
T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn&20 S\+A\+M\+V71\+N20 Two Wire Interface 1 HS (T\+W\+I\+H\+S1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI0\_IRQn@{SPI0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI0\_IRQn@{SPI0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}} 
S\+P\+I0\+\_\+\+I\+R\+Qn&21 S\+A\+M\+V71\+N20 Serial Peripheral Interface 0 (S\+P\+I0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SSC\_IRQn@{SSC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SSC\_IRQn@{SSC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}} 
S\+S\+C\+\_\+\+I\+R\+Qn&22 S\+A\+M\+V71\+N20 Synchronous Serial Controller (S\+SC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC0\_IRQn@{TC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC0\_IRQn@{TC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}} 
T\+C0\+\_\+\+I\+R\+Qn&23 S\+A\+M\+V71\+N20 Timer/\+Counter 0 (T\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC1\_IRQn@{TC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC1\_IRQn@{TC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}} 
T\+C1\+\_\+\+I\+R\+Qn&24 S\+A\+M\+V71\+N20 Timer/\+Counter 1 (T\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC2\_IRQn@{TC2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC2\_IRQn@{TC2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}} 
T\+C2\+\_\+\+I\+R\+Qn&25 S\+A\+M\+V71\+N20 Timer/\+Counter 2 (T\+C2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC0\_IRQn@{AFEC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC0\_IRQn@{AFEC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}} 
A\+F\+E\+C0\+\_\+\+I\+R\+Qn&29 S\+A\+M\+V71\+N20 Analog Front End 0 (A\+F\+E\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DACC\_IRQn@{DACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DACC\_IRQn@{DACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}} 
D\+A\+C\+C\+\_\+\+I\+R\+Qn&30 S\+A\+M\+V71\+Q21 Digital To Analog Converter (D\+A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM0\_IRQn@{PWM0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM0\_IRQn@{PWM0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}} 
P\+W\+M0\+\_\+\+I\+R\+Qn&31 S\+A\+M\+V71\+N20 Pulse Width Modulation 0 (P\+W\+M0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ICM\_IRQn@{ICM\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ICM\_IRQn@{ICM\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}} 
I\+C\+M\+\_\+\+I\+R\+Qn&32 S\+A\+M\+V71\+N20 Integrity Check Monitor (I\+CM) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ACC\_IRQn@{ACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ACC\_IRQn@{ACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}} 
A\+C\+C\+\_\+\+I\+R\+Qn&33 S\+A\+M\+V71\+N20 Analog Comparator (A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USBHS\_IRQn@{USBHS\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USBHS\_IRQn@{USBHS\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}} 
U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn&34 S\+A\+M\+V71\+N20 U\+SB Host / Device Controller (U\+S\+B\+HS) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MCAN0\_IRQn@{MCAN0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MCAN0\_IRQn@{MCAN0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}} 
M\+C\+A\+N0\+\_\+\+I\+R\+Qn&35 S\+A\+M\+V71\+N20 M\+C\+AN Controller 0 (M\+C\+A\+N0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MCAN1\_IRQn@{MCAN1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MCAN1\_IRQn@{MCAN1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}} 
M\+C\+A\+N1\+\_\+\+I\+R\+Qn&37 S\+A\+M\+V71\+N20 M\+C\+AN Controller 1 (M\+C\+A\+N1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{GMAC\_IRQn@{GMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!GMAC\_IRQn@{GMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}} 
G\+M\+A\+C\+\_\+\+I\+R\+Qn&39 S\+A\+M\+V71\+N20 Ethernet M\+AC (G\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC1\_IRQn@{AFEC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC1\_IRQn@{AFEC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}} 
A\+F\+E\+C1\+\_\+\+I\+R\+Qn&40 S\+A\+M\+V71\+N20 Analog Front End 1 (A\+F\+E\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS2\_IRQn@{TWIHS2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS2\_IRQn@{TWIHS2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}} 
T\+W\+I\+H\+S2\+\_\+\+I\+R\+Qn&41 S\+A\+M\+V71\+N20 Two Wire Interface 2 HS (T\+W\+I\+H\+S2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI1\_IRQn@{SPI1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI1\_IRQn@{SPI1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}} 
S\+P\+I1\+\_\+\+I\+R\+Qn&42 S\+A\+M\+V71\+N20 Serial Peripheral Interface 1 (S\+P\+I1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{QSPI\_IRQn@{QSPI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!QSPI\_IRQn@{QSPI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}} 
Q\+S\+P\+I\+\_\+\+I\+R\+Qn&43 S\+A\+M\+V71\+N20 Quad I/O Serial Peripheral Interface (Q\+S\+PI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART2\_IRQn@{UART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART2\_IRQn@{UART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}} 
U\+A\+R\+T2\+\_\+\+I\+R\+Qn&44 S\+A\+M\+V71\+N20 U\+A\+RT 2 (U\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART3\_IRQn@{UART3\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART3\_IRQn@{UART3\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}} 
U\+A\+R\+T3\+\_\+\+I\+R\+Qn&45 S\+A\+M\+V71\+N20 U\+A\+RT 3 (U\+A\+R\+T3) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART4\_IRQn@{UART4\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART4\_IRQn@{UART4\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}} 
U\+A\+R\+T4\+\_\+\+I\+R\+Qn&46 S\+A\+M\+V71\+N20 U\+A\+RT 4 (U\+A\+R\+T4) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC9\_IRQn@{TC9\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC9\_IRQn@{TC9\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}} 
T\+C9\+\_\+\+I\+R\+Qn&50 S\+A\+M\+V71\+N20 Timer/\+Counter 9 (T\+C9) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC10\_IRQn@{TC10\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC10\_IRQn@{TC10\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}} 
T\+C10\+\_\+\+I\+R\+Qn&51 S\+A\+M\+V71\+N20 Timer/\+Counter 10 (T\+C10) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC11\_IRQn@{TC11\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC11\_IRQn@{TC11\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}} 
T\+C11\+\_\+\+I\+R\+Qn&52 S\+A\+M\+V71\+N20 Timer/\+Counter 11 (T\+C11) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MLB\_IRQn@{MLB\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MLB\_IRQn@{MLB\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9d38969568b244642647229ff3ee5476}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9d38969568b244642647229ff3ee5476}} 
M\+L\+B\+\_\+\+I\+R\+Qn&53 S\+A\+M\+V71\+N20 Media\+LB (M\+LB) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AES\_IRQn@{AES\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AES\_IRQn@{AES\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}} 
A\+E\+S\+\_\+\+I\+R\+Qn&56 S\+A\+M\+V71\+N20 A\+ES (A\+ES) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TRNG\_IRQn@{TRNG\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TRNG\_IRQn@{TRNG\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}} 
T\+R\+N\+G\+\_\+\+I\+R\+Qn&57 S\+A\+M\+V71\+N20 True Random Generator (T\+R\+NG) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{XDMAC\_IRQn@{XDMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!XDMAC\_IRQn@{XDMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}} 
X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn&58 S\+A\+M\+V71\+N20 D\+MA (X\+D\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ISI\_IRQn@{ISI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ISI\_IRQn@{ISI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}} 
I\+S\+I\+\_\+\+I\+R\+Qn&59 S\+A\+M\+V71\+N20 Camera Interface (I\+SI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM1\_IRQn@{PWM1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM1\_IRQn@{PWM1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}} 
P\+W\+M1\+\_\+\+I\+R\+Qn&60 S\+A\+M\+V71\+N20 Pulse Width Modulation 1 (P\+W\+M1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSWDT\_IRQn@{RSWDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSWDT\_IRQn@{RSWDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}} 
R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn&63 S\+A\+M\+V71\+N20 Reinforced Secure Watchdog Timer (R\+S\+W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}} 
P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn&Number of peripheral I\+Ds \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}} 
Non\+Maskable\+Int\+\_\+\+I\+R\+Qn&2 Non Maskable Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HardFault\_IRQn@{HardFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HardFault\_IRQn@{HardFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}} 
Hard\+Fault\+\_\+\+I\+R\+Qn&3 Hard\+Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MemoryManagement\_IRQn@{MemoryManagement\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MemoryManagement\_IRQn@{MemoryManagement\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}} 
Memory\+Management\+\_\+\+I\+R\+Qn&4 Cortex-\/\+M7 Memory Management Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BusFault\_IRQn@{BusFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!BusFault\_IRQn@{BusFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}} 
Bus\+Fault\+\_\+\+I\+R\+Qn&5 Cortex-\/\+M7 Bus Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UsageFault\_IRQn@{UsageFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UsageFault\_IRQn@{UsageFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}} 
Usage\+Fault\+\_\+\+I\+R\+Qn&6 Cortex-\/\+M7 Usage Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SVCall\_IRQn@{SVCall\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SVCall\_IRQn@{SVCall\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}} 
S\+V\+Call\+\_\+\+I\+R\+Qn&11 Cortex-\/\+M7 SV Call Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DebugMonitor\_IRQn@{DebugMonitor\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DebugMonitor\_IRQn@{DebugMonitor\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}} 
Debug\+Monitor\+\_\+\+I\+R\+Qn&12 Cortex-\/\+M7 Debug Monitor Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PendSV\_IRQn@{PendSV\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PendSV\_IRQn@{PendSV\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}} 
Pend\+S\+V\+\_\+\+I\+R\+Qn&14 Cortex-\/\+M7 Pend SV Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SysTick\_IRQn@{SysTick\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SysTick\_IRQn@{SysTick\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}} 
Sys\+Tick\+\_\+\+I\+R\+Qn&15 Cortex-\/\+M7 System Tick Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SUPC\_IRQn@{SUPC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SUPC\_IRQn@{SUPC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}} 
S\+U\+P\+C\+\_\+\+I\+R\+Qn&0 S\+A\+M\+V71\+N21 Supply Controller (S\+U\+PC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSTC\_IRQn@{RSTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSTC\_IRQn@{RSTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}} 
R\+S\+T\+C\+\_\+\+I\+R\+Qn&1 S\+A\+M\+V71\+N21 Reset Controller (R\+S\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTC\_IRQn@{RTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTC\_IRQn@{RTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}} 
R\+T\+C\+\_\+\+I\+R\+Qn&2 S\+A\+M\+V71\+N21 Real Time Clock (R\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTT\_IRQn@{RTT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTT\_IRQn@{RTT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}} 
R\+T\+T\+\_\+\+I\+R\+Qn&3 S\+A\+M\+V71\+N21 Real Time Timer (R\+TT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WDT\_IRQn@{WDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!WDT\_IRQn@{WDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}} 
W\+D\+T\+\_\+\+I\+R\+Qn&4 S\+A\+M\+V71\+N21 Watchdog Timer (W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PMC\_IRQn@{PMC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PMC\_IRQn@{PMC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}} 
P\+M\+C\+\_\+\+I\+R\+Qn&5 S\+A\+M\+V71\+N21 Power Management Controller (P\+MC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EFC\_IRQn@{EFC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!EFC\_IRQn@{EFC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}} 
E\+F\+C\+\_\+\+I\+R\+Qn&6 S\+A\+M\+V71\+N21 Enhanced Embedded Flash Controller (E\+FC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART0\_IRQn@{UART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART0\_IRQn@{UART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}} 
U\+A\+R\+T0\+\_\+\+I\+R\+Qn&7 S\+A\+M\+V71\+N21 U\+A\+RT 0 (U\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART1\_IRQn@{UART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART1\_IRQn@{UART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}} 
U\+A\+R\+T1\+\_\+\+I\+R\+Qn&8 S\+A\+M\+V71\+N21 U\+A\+RT 1 (U\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOA\_IRQn@{PIOA\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOA\_IRQn@{PIOA\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}} 
P\+I\+O\+A\+\_\+\+I\+R\+Qn&10 S\+A\+M\+V71\+N21 Parallel I/O Controller A (P\+I\+OA) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOB\_IRQn@{PIOB\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOB\_IRQn@{PIOB\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}} 
P\+I\+O\+B\+\_\+\+I\+R\+Qn&11 S\+A\+M\+V71\+N21 Parallel I/O Controller B (P\+I\+OB) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART0\_IRQn@{USART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART0\_IRQn@{USART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}} 
U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn&13 S\+A\+M\+V71\+N21 U\+S\+A\+RT 0 (U\+S\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART1\_IRQn@{USART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART1\_IRQn@{USART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}} 
U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn&14 S\+A\+M\+V71\+N21 U\+S\+A\+RT 1 (U\+S\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART2\_IRQn@{USART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART2\_IRQn@{USART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}} 
U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn&15 S\+A\+M\+V71\+N21 U\+S\+A\+RT 2 (U\+S\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOD\_IRQn@{PIOD\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOD\_IRQn@{PIOD\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}} 
P\+I\+O\+D\+\_\+\+I\+R\+Qn&16 S\+A\+M\+V71\+N21 Parallel I/O Controller D (P\+I\+OD) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HSMCI\_IRQn@{HSMCI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HSMCI\_IRQn@{HSMCI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}} 
H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn&18 S\+A\+M\+V71\+N21 Multimedia Card Interface (H\+S\+M\+CI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS0\_IRQn@{TWIHS0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS0\_IRQn@{TWIHS0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}} 
T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn&19 S\+A\+M\+V71\+N21 Two Wire Interface 0 HS (T\+W\+I\+H\+S0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS1\_IRQn@{TWIHS1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS1\_IRQn@{TWIHS1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}} 
T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn&20 S\+A\+M\+V71\+N21 Two Wire Interface 1 HS (T\+W\+I\+H\+S1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI0\_IRQn@{SPI0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI0\_IRQn@{SPI0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}} 
S\+P\+I0\+\_\+\+I\+R\+Qn&21 S\+A\+M\+V71\+N21 Serial Peripheral Interface 0 (S\+P\+I0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SSC\_IRQn@{SSC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SSC\_IRQn@{SSC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}} 
S\+S\+C\+\_\+\+I\+R\+Qn&22 S\+A\+M\+V71\+N21 Synchronous Serial Controller (S\+SC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC0\_IRQn@{TC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC0\_IRQn@{TC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}} 
T\+C0\+\_\+\+I\+R\+Qn&23 S\+A\+M\+V71\+N21 Timer/\+Counter 0 (T\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC1\_IRQn@{TC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC1\_IRQn@{TC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}} 
T\+C1\+\_\+\+I\+R\+Qn&24 S\+A\+M\+V71\+N21 Timer/\+Counter 1 (T\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC2\_IRQn@{TC2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC2\_IRQn@{TC2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}} 
T\+C2\+\_\+\+I\+R\+Qn&25 S\+A\+M\+V71\+N21 Timer/\+Counter 2 (T\+C2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC0\_IRQn@{AFEC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC0\_IRQn@{AFEC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}} 
A\+F\+E\+C0\+\_\+\+I\+R\+Qn&29 S\+A\+M\+V71\+N21 Analog Front End 0 (A\+F\+E\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DACC\_IRQn@{DACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DACC\_IRQn@{DACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}} 
D\+A\+C\+C\+\_\+\+I\+R\+Qn&30 S\+A\+M\+V71\+Q21 Digital To Analog Converter (D\+A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM0\_IRQn@{PWM0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM0\_IRQn@{PWM0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}} 
P\+W\+M0\+\_\+\+I\+R\+Qn&31 S\+A\+M\+V71\+N21 Pulse Width Modulation 0 (P\+W\+M0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ICM\_IRQn@{ICM\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ICM\_IRQn@{ICM\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}} 
I\+C\+M\+\_\+\+I\+R\+Qn&32 S\+A\+M\+V71\+N21 Integrity Check Monitor (I\+CM) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ACC\_IRQn@{ACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ACC\_IRQn@{ACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}} 
A\+C\+C\+\_\+\+I\+R\+Qn&33 S\+A\+M\+V71\+N21 Analog Comparator (A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USBHS\_IRQn@{USBHS\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USBHS\_IRQn@{USBHS\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}} 
U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn&34 S\+A\+M\+V71\+N21 U\+SB Host / Device Controller (U\+S\+B\+HS) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MCAN0\_IRQn@{MCAN0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MCAN0\_IRQn@{MCAN0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}} 
M\+C\+A\+N0\+\_\+\+I\+R\+Qn&35 S\+A\+M\+V71\+N21 M\+C\+AN Controller 0 (M\+C\+A\+N0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MCAN1\_IRQn@{MCAN1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MCAN1\_IRQn@{MCAN1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}} 
M\+C\+A\+N1\+\_\+\+I\+R\+Qn&37 S\+A\+M\+V71\+N21 M\+C\+AN Controller 1 (M\+C\+A\+N1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{GMAC\_IRQn@{GMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!GMAC\_IRQn@{GMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}} 
G\+M\+A\+C\+\_\+\+I\+R\+Qn&39 S\+A\+M\+V71\+N21 Ethernet M\+AC (G\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC1\_IRQn@{AFEC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC1\_IRQn@{AFEC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}} 
A\+F\+E\+C1\+\_\+\+I\+R\+Qn&40 S\+A\+M\+V71\+N21 Analog Front End 1 (A\+F\+E\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS2\_IRQn@{TWIHS2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS2\_IRQn@{TWIHS2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}} 
T\+W\+I\+H\+S2\+\_\+\+I\+R\+Qn&41 S\+A\+M\+V71\+N21 Two Wire Interface 2 HS (T\+W\+I\+H\+S2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI1\_IRQn@{SPI1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI1\_IRQn@{SPI1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}} 
S\+P\+I1\+\_\+\+I\+R\+Qn&42 S\+A\+M\+V71\+N21 Serial Peripheral Interface 1 (S\+P\+I1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{QSPI\_IRQn@{QSPI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!QSPI\_IRQn@{QSPI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}} 
Q\+S\+P\+I\+\_\+\+I\+R\+Qn&43 S\+A\+M\+V71\+N21 Quad I/O Serial Peripheral Interface (Q\+S\+PI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART2\_IRQn@{UART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART2\_IRQn@{UART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}} 
U\+A\+R\+T2\+\_\+\+I\+R\+Qn&44 S\+A\+M\+V71\+N21 U\+A\+RT 2 (U\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART3\_IRQn@{UART3\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART3\_IRQn@{UART3\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}} 
U\+A\+R\+T3\+\_\+\+I\+R\+Qn&45 S\+A\+M\+V71\+N21 U\+A\+RT 3 (U\+A\+R\+T3) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART4\_IRQn@{UART4\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART4\_IRQn@{UART4\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}} 
U\+A\+R\+T4\+\_\+\+I\+R\+Qn&46 S\+A\+M\+V71\+N21 U\+A\+RT 4 (U\+A\+R\+T4) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC9\_IRQn@{TC9\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC9\_IRQn@{TC9\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}} 
T\+C9\+\_\+\+I\+R\+Qn&50 S\+A\+M\+V71\+N21 Timer/\+Counter 9 (T\+C9) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC10\_IRQn@{TC10\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC10\_IRQn@{TC10\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}} 
T\+C10\+\_\+\+I\+R\+Qn&51 S\+A\+M\+V71\+N21 Timer/\+Counter 10 (T\+C10) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC11\_IRQn@{TC11\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC11\_IRQn@{TC11\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}} 
T\+C11\+\_\+\+I\+R\+Qn&52 S\+A\+M\+V71\+N21 Timer/\+Counter 11 (T\+C11) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MLB\_IRQn@{MLB\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MLB\_IRQn@{MLB\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9d38969568b244642647229ff3ee5476}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9d38969568b244642647229ff3ee5476}} 
M\+L\+B\+\_\+\+I\+R\+Qn&53 S\+A\+M\+V71\+N21 Media\+LB (M\+LB) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AES\_IRQn@{AES\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AES\_IRQn@{AES\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}} 
A\+E\+S\+\_\+\+I\+R\+Qn&56 S\+A\+M\+V71\+N21 A\+ES (A\+ES) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TRNG\_IRQn@{TRNG\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TRNG\_IRQn@{TRNG\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}} 
T\+R\+N\+G\+\_\+\+I\+R\+Qn&57 S\+A\+M\+V71\+N21 True Random Generator (T\+R\+NG) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{XDMAC\_IRQn@{XDMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!XDMAC\_IRQn@{XDMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}} 
X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn&58 S\+A\+M\+V71\+N21 D\+MA (X\+D\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ISI\_IRQn@{ISI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ISI\_IRQn@{ISI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}} 
I\+S\+I\+\_\+\+I\+R\+Qn&59 S\+A\+M\+V71\+N21 Camera Interface (I\+SI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM1\_IRQn@{PWM1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM1\_IRQn@{PWM1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}} 
P\+W\+M1\+\_\+\+I\+R\+Qn&60 S\+A\+M\+V71\+N21 Pulse Width Modulation 1 (P\+W\+M1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSWDT\_IRQn@{RSWDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSWDT\_IRQn@{RSWDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}} 
R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn&63 S\+A\+M\+V71\+N21 Reinforced Secure Watchdog Timer (R\+S\+W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}} 
P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn&Number of peripheral I\+Ds \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}} 
Non\+Maskable\+Int\+\_\+\+I\+R\+Qn&2 Non Maskable Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HardFault\_IRQn@{HardFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HardFault\_IRQn@{HardFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}} 
Hard\+Fault\+\_\+\+I\+R\+Qn&3 Hard\+Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MemoryManagement\_IRQn@{MemoryManagement\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MemoryManagement\_IRQn@{MemoryManagement\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}} 
Memory\+Management\+\_\+\+I\+R\+Qn&4 Cortex-\/\+M7 Memory Management Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BusFault\_IRQn@{BusFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!BusFault\_IRQn@{BusFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}} 
Bus\+Fault\+\_\+\+I\+R\+Qn&5 Cortex-\/\+M7 Bus Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UsageFault\_IRQn@{UsageFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UsageFault\_IRQn@{UsageFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}} 
Usage\+Fault\+\_\+\+I\+R\+Qn&6 Cortex-\/\+M7 Usage Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SVCall\_IRQn@{SVCall\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SVCall\_IRQn@{SVCall\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}} 
S\+V\+Call\+\_\+\+I\+R\+Qn&11 Cortex-\/\+M7 SV Call Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DebugMonitor\_IRQn@{DebugMonitor\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DebugMonitor\_IRQn@{DebugMonitor\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}} 
Debug\+Monitor\+\_\+\+I\+R\+Qn&12 Cortex-\/\+M7 Debug Monitor Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PendSV\_IRQn@{PendSV\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PendSV\_IRQn@{PendSV\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}} 
Pend\+S\+V\+\_\+\+I\+R\+Qn&14 Cortex-\/\+M7 Pend SV Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SysTick\_IRQn@{SysTick\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SysTick\_IRQn@{SysTick\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}} 
Sys\+Tick\+\_\+\+I\+R\+Qn&15 Cortex-\/\+M7 System Tick Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SUPC\_IRQn@{SUPC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SUPC\_IRQn@{SUPC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}} 
S\+U\+P\+C\+\_\+\+I\+R\+Qn&0 S\+A\+M\+V71\+Q19 Supply Controller (S\+U\+PC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSTC\_IRQn@{RSTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSTC\_IRQn@{RSTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}} 
R\+S\+T\+C\+\_\+\+I\+R\+Qn&1 S\+A\+M\+V71\+Q19 Reset Controller (R\+S\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTC\_IRQn@{RTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTC\_IRQn@{RTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}} 
R\+T\+C\+\_\+\+I\+R\+Qn&2 S\+A\+M\+V71\+Q19 Real Time Clock (R\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTT\_IRQn@{RTT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTT\_IRQn@{RTT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}} 
R\+T\+T\+\_\+\+I\+R\+Qn&3 S\+A\+M\+V71\+Q19 Real Time Timer (R\+TT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WDT\_IRQn@{WDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!WDT\_IRQn@{WDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}} 
W\+D\+T\+\_\+\+I\+R\+Qn&4 S\+A\+M\+V71\+Q19 Watchdog Timer (W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PMC\_IRQn@{PMC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PMC\_IRQn@{PMC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}} 
P\+M\+C\+\_\+\+I\+R\+Qn&5 S\+A\+M\+V71\+Q19 Power Management Controller (P\+MC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EFC\_IRQn@{EFC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!EFC\_IRQn@{EFC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}} 
E\+F\+C\+\_\+\+I\+R\+Qn&6 S\+A\+M\+V71\+Q19 Enhanced Embedded Flash Controller (E\+FC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART0\_IRQn@{UART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART0\_IRQn@{UART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}} 
U\+A\+R\+T0\+\_\+\+I\+R\+Qn&7 S\+A\+M\+V71\+Q19 U\+A\+RT 0 (U\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART1\_IRQn@{UART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART1\_IRQn@{UART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}} 
U\+A\+R\+T1\+\_\+\+I\+R\+Qn&8 S\+A\+M\+V71\+Q19 U\+A\+RT 1 (U\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOA\_IRQn@{PIOA\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOA\_IRQn@{PIOA\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}} 
P\+I\+O\+A\+\_\+\+I\+R\+Qn&10 S\+A\+M\+V71\+Q19 Parallel I/O Controller A (P\+I\+OA) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOB\_IRQn@{PIOB\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOB\_IRQn@{PIOB\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}} 
P\+I\+O\+B\+\_\+\+I\+R\+Qn&11 S\+A\+M\+V71\+Q19 Parallel I/O Controller B (P\+I\+OB) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOC\_IRQn@{PIOC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOC\_IRQn@{PIOC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4e1864370fbee9bd8c4c0cee352c15fc}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4e1864370fbee9bd8c4c0cee352c15fc}} 
P\+I\+O\+C\+\_\+\+I\+R\+Qn&12 S\+A\+M\+V71\+Q19 Parallel I/O Controller C (P\+I\+OC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART0\_IRQn@{USART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART0\_IRQn@{USART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}} 
U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn&13 S\+A\+M\+V71\+Q19 U\+S\+A\+RT 0 (U\+S\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART1\_IRQn@{USART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART1\_IRQn@{USART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}} 
U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn&14 S\+A\+M\+V71\+Q19 U\+S\+A\+RT 1 (U\+S\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART2\_IRQn@{USART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART2\_IRQn@{USART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}} 
U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn&15 S\+A\+M\+V71\+Q19 U\+S\+A\+RT 2 (U\+S\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOD\_IRQn@{PIOD\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOD\_IRQn@{PIOD\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}} 
P\+I\+O\+D\+\_\+\+I\+R\+Qn&16 S\+A\+M\+V71\+Q19 Parallel I/O Controller D (P\+I\+OD) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOE\_IRQn@{PIOE\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOE\_IRQn@{PIOE\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a819752a6802b89d9756e65e1b599bdd3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a819752a6802b89d9756e65e1b599bdd3}} 
P\+I\+O\+E\+\_\+\+I\+R\+Qn&17 S\+A\+M\+V71\+Q19 Parallel I/O Controller E (P\+I\+OE) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HSMCI\_IRQn@{HSMCI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HSMCI\_IRQn@{HSMCI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}} 
H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn&18 S\+A\+M\+V71\+Q19 Multimedia Card Interface (H\+S\+M\+CI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS0\_IRQn@{TWIHS0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS0\_IRQn@{TWIHS0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}} 
T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn&19 S\+A\+M\+V71\+Q19 Two Wire Interface 0 HS (T\+W\+I\+H\+S0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS1\_IRQn@{TWIHS1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS1\_IRQn@{TWIHS1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}} 
T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn&20 S\+A\+M\+V71\+Q19 Two Wire Interface 1 HS (T\+W\+I\+H\+S1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI0\_IRQn@{SPI0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI0\_IRQn@{SPI0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}} 
S\+P\+I0\+\_\+\+I\+R\+Qn&21 S\+A\+M\+V71\+Q19 Serial Peripheral Interface 0 (S\+P\+I0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SSC\_IRQn@{SSC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SSC\_IRQn@{SSC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}} 
S\+S\+C\+\_\+\+I\+R\+Qn&22 S\+A\+M\+V71\+Q19 Synchronous Serial Controller (S\+SC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC0\_IRQn@{TC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC0\_IRQn@{TC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}} 
T\+C0\+\_\+\+I\+R\+Qn&23 S\+A\+M\+V71\+Q19 Timer/\+Counter 0 (T\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC1\_IRQn@{TC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC1\_IRQn@{TC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}} 
T\+C1\+\_\+\+I\+R\+Qn&24 S\+A\+M\+V71\+Q19 Timer/\+Counter 1 (T\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC2\_IRQn@{TC2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC2\_IRQn@{TC2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}} 
T\+C2\+\_\+\+I\+R\+Qn&25 S\+A\+M\+V71\+Q19 Timer/\+Counter 2 (T\+C2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC3\_IRQn@{TC3\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC3\_IRQn@{TC3\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9b195297aae3d4fffaf47d63f76dd54d}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9b195297aae3d4fffaf47d63f76dd54d}} 
T\+C3\+\_\+\+I\+R\+Qn&26 S\+A\+M\+V71\+Q19 Timer/\+Counter 3 (T\+C3) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC4\_IRQn@{TC4\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC4\_IRQn@{TC4\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a5810a6df881ddcfe8347f6400c76fffb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a5810a6df881ddcfe8347f6400c76fffb}} 
T\+C4\+\_\+\+I\+R\+Qn&27 S\+A\+M\+V71\+Q19 Timer/\+Counter 4 (T\+C4) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC5\_IRQn@{TC5\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC5\_IRQn@{TC5\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a7d84acc2578d91161cb9cb56481cb71f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a7d84acc2578d91161cb9cb56481cb71f}} 
T\+C5\+\_\+\+I\+R\+Qn&28 S\+A\+M\+V71\+Q19 Timer/\+Counter 5 (T\+C5) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC0\_IRQn@{AFEC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC0\_IRQn@{AFEC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}} 
A\+F\+E\+C0\+\_\+\+I\+R\+Qn&29 S\+A\+M\+V71\+Q19 Analog Front End 0 (A\+F\+E\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DACC\_IRQn@{DACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DACC\_IRQn@{DACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}} 
D\+A\+C\+C\+\_\+\+I\+R\+Qn&30 S\+A\+M\+V71\+Q19 Digital To Analog Converter (D\+A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM0\_IRQn@{PWM0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM0\_IRQn@{PWM0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}} 
P\+W\+M0\+\_\+\+I\+R\+Qn&31 S\+A\+M\+V71\+Q19 Pulse Width Modulation 0 (P\+W\+M0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ICM\_IRQn@{ICM\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ICM\_IRQn@{ICM\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}} 
I\+C\+M\+\_\+\+I\+R\+Qn&32 S\+A\+M\+V71\+Q19 Integrity Check Monitor (I\+CM) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ACC\_IRQn@{ACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ACC\_IRQn@{ACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}} 
A\+C\+C\+\_\+\+I\+R\+Qn&33 S\+A\+M\+V71\+Q19 Analog Comparator (A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USBHS\_IRQn@{USBHS\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USBHS\_IRQn@{USBHS\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}} 
U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn&34 S\+A\+M\+V71\+Q19 U\+SB Host / Device Controller (U\+S\+B\+HS) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MCAN0\_IRQn@{MCAN0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MCAN0\_IRQn@{MCAN0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}} 
M\+C\+A\+N0\+\_\+\+I\+R\+Qn&35 S\+A\+M\+V71\+Q19 M\+C\+AN Controller 0 (M\+C\+A\+N0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MCAN1\_IRQn@{MCAN1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MCAN1\_IRQn@{MCAN1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}} 
M\+C\+A\+N1\+\_\+\+I\+R\+Qn&37 S\+A\+M\+V71\+Q19 M\+C\+AN Controller 1 (M\+C\+A\+N1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{GMAC\_IRQn@{GMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!GMAC\_IRQn@{GMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}} 
G\+M\+A\+C\+\_\+\+I\+R\+Qn&39 S\+A\+M\+V71\+Q19 Ethernet M\+AC (G\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC1\_IRQn@{AFEC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC1\_IRQn@{AFEC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}} 
A\+F\+E\+C1\+\_\+\+I\+R\+Qn&40 S\+A\+M\+V71\+Q19 Analog Front End 1 (A\+F\+E\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS2\_IRQn@{TWIHS2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS2\_IRQn@{TWIHS2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}} 
T\+W\+I\+H\+S2\+\_\+\+I\+R\+Qn&41 S\+A\+M\+V71\+Q19 Two Wire Interface 2 HS (T\+W\+I\+H\+S2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI1\_IRQn@{SPI1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI1\_IRQn@{SPI1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}} 
S\+P\+I1\+\_\+\+I\+R\+Qn&42 S\+A\+M\+V71\+Q19 Serial Peripheral Interface 1 (S\+P\+I1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{QSPI\_IRQn@{QSPI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!QSPI\_IRQn@{QSPI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}} 
Q\+S\+P\+I\+\_\+\+I\+R\+Qn&43 S\+A\+M\+V71\+Q19 Quad I/O Serial Peripheral Interface (Q\+S\+PI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART2\_IRQn@{UART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART2\_IRQn@{UART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}} 
U\+A\+R\+T2\+\_\+\+I\+R\+Qn&44 S\+A\+M\+V71\+Q19 U\+A\+RT 2 (U\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART3\_IRQn@{UART3\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART3\_IRQn@{UART3\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}} 
U\+A\+R\+T3\+\_\+\+I\+R\+Qn&45 S\+A\+M\+V71\+Q19 U\+A\+RT 3 (U\+A\+R\+T3) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART4\_IRQn@{UART4\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART4\_IRQn@{UART4\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}} 
U\+A\+R\+T4\+\_\+\+I\+R\+Qn&46 S\+A\+M\+V71\+Q19 U\+A\+RT 4 (U\+A\+R\+T4) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC6\_IRQn@{TC6\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC6\_IRQn@{TC6\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a18da57ace992c87e49fa06a456516a43}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a18da57ace992c87e49fa06a456516a43}} 
T\+C6\+\_\+\+I\+R\+Qn&47 S\+A\+M\+V71\+Q19 Timer/\+Counter 6 (T\+C6) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC7\_IRQn@{TC7\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC7\_IRQn@{TC7\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a86f45ef73b0f9e601dd8854f22e729c8}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a86f45ef73b0f9e601dd8854f22e729c8}} 
T\+C7\+\_\+\+I\+R\+Qn&48 S\+A\+M\+V71\+Q19 Timer/\+Counter 7 (T\+C7) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC8\_IRQn@{TC8\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC8\_IRQn@{TC8\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa08b66fa4d281b4a5c111e39f49ba6e8}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa08b66fa4d281b4a5c111e39f49ba6e8}} 
T\+C8\+\_\+\+I\+R\+Qn&49 S\+A\+M\+V71\+Q19 Timer/\+Counter 8 (T\+C8) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC9\_IRQn@{TC9\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC9\_IRQn@{TC9\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}} 
T\+C9\+\_\+\+I\+R\+Qn&50 S\+A\+M\+V71\+Q19 Timer/\+Counter 9 (T\+C9) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC10\_IRQn@{TC10\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC10\_IRQn@{TC10\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}} 
T\+C10\+\_\+\+I\+R\+Qn&51 S\+A\+M\+V71\+Q19 Timer/\+Counter 10 (T\+C10) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC11\_IRQn@{TC11\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC11\_IRQn@{TC11\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}} 
T\+C11\+\_\+\+I\+R\+Qn&52 S\+A\+M\+V71\+Q19 Timer/\+Counter 11 (T\+C11) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MLB\_IRQn@{MLB\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MLB\_IRQn@{MLB\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9d38969568b244642647229ff3ee5476}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9d38969568b244642647229ff3ee5476}} 
M\+L\+B\+\_\+\+I\+R\+Qn&53 S\+A\+M\+V71\+Q19 Media\+LB (M\+LB) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AES\_IRQn@{AES\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AES\_IRQn@{AES\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}} 
A\+E\+S\+\_\+\+I\+R\+Qn&56 S\+A\+M\+V71\+Q19 A\+ES (A\+ES) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TRNG\_IRQn@{TRNG\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TRNG\_IRQn@{TRNG\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}} 
T\+R\+N\+G\+\_\+\+I\+R\+Qn&57 S\+A\+M\+V71\+Q19 True Random Generator (T\+R\+NG) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{XDMAC\_IRQn@{XDMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!XDMAC\_IRQn@{XDMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}} 
X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn&58 S\+A\+M\+V71\+Q19 D\+MA (X\+D\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ISI\_IRQn@{ISI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ISI\_IRQn@{ISI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}} 
I\+S\+I\+\_\+\+I\+R\+Qn&59 S\+A\+M\+V71\+Q19 Camera Interface (I\+SI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM1\_IRQn@{PWM1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM1\_IRQn@{PWM1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}} 
P\+W\+M1\+\_\+\+I\+R\+Qn&60 S\+A\+M\+V71\+Q19 Pulse Width Modulation 1 (P\+W\+M1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SDRAMC\_IRQn@{SDRAMC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SDRAMC\_IRQn@{SDRAMC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6041aeaaeae59bf45e51bfb2b6a595f6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6041aeaaeae59bf45e51bfb2b6a595f6}} 
S\+D\+R\+A\+M\+C\+\_\+\+I\+R\+Qn&62 S\+A\+M\+V71\+Q19 S\+D\+R\+AM Controller (S\+D\+R\+A\+MC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSWDT\_IRQn@{RSWDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSWDT\_IRQn@{RSWDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}} 
R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn&63 S\+A\+M\+V71\+Q19 Reinforced Secure Watchdog Timer (R\+S\+W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}} 
P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn&Number of peripheral I\+Ds \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}} 
Non\+Maskable\+Int\+\_\+\+I\+R\+Qn&2 Non Maskable Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HardFault\_IRQn@{HardFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HardFault\_IRQn@{HardFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}} 
Hard\+Fault\+\_\+\+I\+R\+Qn&3 Hard\+Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MemoryManagement\_IRQn@{MemoryManagement\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MemoryManagement\_IRQn@{MemoryManagement\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}} 
Memory\+Management\+\_\+\+I\+R\+Qn&4 Cortex-\/\+M7 Memory Management Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BusFault\_IRQn@{BusFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!BusFault\_IRQn@{BusFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}} 
Bus\+Fault\+\_\+\+I\+R\+Qn&5 Cortex-\/\+M7 Bus Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UsageFault\_IRQn@{UsageFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UsageFault\_IRQn@{UsageFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}} 
Usage\+Fault\+\_\+\+I\+R\+Qn&6 Cortex-\/\+M7 Usage Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SVCall\_IRQn@{SVCall\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SVCall\_IRQn@{SVCall\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}} 
S\+V\+Call\+\_\+\+I\+R\+Qn&11 Cortex-\/\+M7 SV Call Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DebugMonitor\_IRQn@{DebugMonitor\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DebugMonitor\_IRQn@{DebugMonitor\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}} 
Debug\+Monitor\+\_\+\+I\+R\+Qn&12 Cortex-\/\+M7 Debug Monitor Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PendSV\_IRQn@{PendSV\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PendSV\_IRQn@{PendSV\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}} 
Pend\+S\+V\+\_\+\+I\+R\+Qn&14 Cortex-\/\+M7 Pend SV Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SysTick\_IRQn@{SysTick\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SysTick\_IRQn@{SysTick\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}} 
Sys\+Tick\+\_\+\+I\+R\+Qn&15 Cortex-\/\+M7 System Tick Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SUPC\_IRQn@{SUPC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SUPC\_IRQn@{SUPC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}} 
S\+U\+P\+C\+\_\+\+I\+R\+Qn&0 S\+A\+M\+V71\+Q20 Supply Controller (S\+U\+PC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSTC\_IRQn@{RSTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSTC\_IRQn@{RSTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}} 
R\+S\+T\+C\+\_\+\+I\+R\+Qn&1 S\+A\+M\+V71\+Q20 Reset Controller (R\+S\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTC\_IRQn@{RTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTC\_IRQn@{RTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}} 
R\+T\+C\+\_\+\+I\+R\+Qn&2 S\+A\+M\+V71\+Q20 Real Time Clock (R\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTT\_IRQn@{RTT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTT\_IRQn@{RTT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}} 
R\+T\+T\+\_\+\+I\+R\+Qn&3 S\+A\+M\+V71\+Q20 Real Time Timer (R\+TT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WDT\_IRQn@{WDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!WDT\_IRQn@{WDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}} 
W\+D\+T\+\_\+\+I\+R\+Qn&4 S\+A\+M\+V71\+Q20 Watchdog Timer (W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PMC\_IRQn@{PMC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PMC\_IRQn@{PMC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}} 
P\+M\+C\+\_\+\+I\+R\+Qn&5 S\+A\+M\+V71\+Q20 Power Management Controller (P\+MC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EFC\_IRQn@{EFC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!EFC\_IRQn@{EFC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}} 
E\+F\+C\+\_\+\+I\+R\+Qn&6 S\+A\+M\+V71\+Q20 Enhanced Embedded Flash Controller (E\+FC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART0\_IRQn@{UART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART0\_IRQn@{UART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}} 
U\+A\+R\+T0\+\_\+\+I\+R\+Qn&7 S\+A\+M\+V71\+Q20 U\+A\+RT 0 (U\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART1\_IRQn@{UART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART1\_IRQn@{UART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}} 
U\+A\+R\+T1\+\_\+\+I\+R\+Qn&8 S\+A\+M\+V71\+Q20 U\+A\+RT 1 (U\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOA\_IRQn@{PIOA\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOA\_IRQn@{PIOA\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}} 
P\+I\+O\+A\+\_\+\+I\+R\+Qn&10 S\+A\+M\+V71\+Q20 Parallel I/O Controller A (P\+I\+OA) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOB\_IRQn@{PIOB\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOB\_IRQn@{PIOB\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}} 
P\+I\+O\+B\+\_\+\+I\+R\+Qn&11 S\+A\+M\+V71\+Q20 Parallel I/O Controller B (P\+I\+OB) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOC\_IRQn@{PIOC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOC\_IRQn@{PIOC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4e1864370fbee9bd8c4c0cee352c15fc}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4e1864370fbee9bd8c4c0cee352c15fc}} 
P\+I\+O\+C\+\_\+\+I\+R\+Qn&12 S\+A\+M\+V71\+Q20 Parallel I/O Controller C (P\+I\+OC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART0\_IRQn@{USART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART0\_IRQn@{USART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}} 
U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn&13 S\+A\+M\+V71\+Q20 U\+S\+A\+RT 0 (U\+S\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART1\_IRQn@{USART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART1\_IRQn@{USART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}} 
U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn&14 S\+A\+M\+V71\+Q20 U\+S\+A\+RT 1 (U\+S\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART2\_IRQn@{USART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART2\_IRQn@{USART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}} 
U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn&15 S\+A\+M\+V71\+Q20 U\+S\+A\+RT 2 (U\+S\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOD\_IRQn@{PIOD\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOD\_IRQn@{PIOD\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}} 
P\+I\+O\+D\+\_\+\+I\+R\+Qn&16 S\+A\+M\+V71\+Q20 Parallel I/O Controller D (P\+I\+OD) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOE\_IRQn@{PIOE\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOE\_IRQn@{PIOE\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a819752a6802b89d9756e65e1b599bdd3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a819752a6802b89d9756e65e1b599bdd3}} 
P\+I\+O\+E\+\_\+\+I\+R\+Qn&17 S\+A\+M\+V71\+Q20 Parallel I/O Controller E (P\+I\+OE) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HSMCI\_IRQn@{HSMCI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HSMCI\_IRQn@{HSMCI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}} 
H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn&18 S\+A\+M\+V71\+Q20 Multimedia Card Interface (H\+S\+M\+CI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS0\_IRQn@{TWIHS0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS0\_IRQn@{TWIHS0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}} 
T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn&19 S\+A\+M\+V71\+Q20 Two Wire Interface 0 HS (T\+W\+I\+H\+S0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS1\_IRQn@{TWIHS1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS1\_IRQn@{TWIHS1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}} 
T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn&20 S\+A\+M\+V71\+Q20 Two Wire Interface 1 HS (T\+W\+I\+H\+S1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI0\_IRQn@{SPI0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI0\_IRQn@{SPI0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}} 
S\+P\+I0\+\_\+\+I\+R\+Qn&21 S\+A\+M\+V71\+Q20 Serial Peripheral Interface 0 (S\+P\+I0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SSC\_IRQn@{SSC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SSC\_IRQn@{SSC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}} 
S\+S\+C\+\_\+\+I\+R\+Qn&22 S\+A\+M\+V71\+Q20 Synchronous Serial Controller (S\+SC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC0\_IRQn@{TC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC0\_IRQn@{TC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}} 
T\+C0\+\_\+\+I\+R\+Qn&23 S\+A\+M\+V71\+Q20 Timer/\+Counter 0 (T\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC1\_IRQn@{TC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC1\_IRQn@{TC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}} 
T\+C1\+\_\+\+I\+R\+Qn&24 S\+A\+M\+V71\+Q20 Timer/\+Counter 1 (T\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC2\_IRQn@{TC2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC2\_IRQn@{TC2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}} 
T\+C2\+\_\+\+I\+R\+Qn&25 S\+A\+M\+V71\+Q20 Timer/\+Counter 2 (T\+C2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC3\_IRQn@{TC3\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC3\_IRQn@{TC3\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9b195297aae3d4fffaf47d63f76dd54d}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9b195297aae3d4fffaf47d63f76dd54d}} 
T\+C3\+\_\+\+I\+R\+Qn&26 S\+A\+M\+V71\+Q20 Timer/\+Counter 3 (T\+C3) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC4\_IRQn@{TC4\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC4\_IRQn@{TC4\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a5810a6df881ddcfe8347f6400c76fffb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a5810a6df881ddcfe8347f6400c76fffb}} 
T\+C4\+\_\+\+I\+R\+Qn&27 S\+A\+M\+V71\+Q20 Timer/\+Counter 4 (T\+C4) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC5\_IRQn@{TC5\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC5\_IRQn@{TC5\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a7d84acc2578d91161cb9cb56481cb71f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a7d84acc2578d91161cb9cb56481cb71f}} 
T\+C5\+\_\+\+I\+R\+Qn&28 S\+A\+M\+V71\+Q20 Timer/\+Counter 5 (T\+C5) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC0\_IRQn@{AFEC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC0\_IRQn@{AFEC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}} 
A\+F\+E\+C0\+\_\+\+I\+R\+Qn&29 S\+A\+M\+V71\+Q20 Analog Front End 0 (A\+F\+E\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DACC\_IRQn@{DACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DACC\_IRQn@{DACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}} 
D\+A\+C\+C\+\_\+\+I\+R\+Qn&30 S\+A\+M\+V71\+Q20 Digital To Analog Converter (D\+A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM0\_IRQn@{PWM0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM0\_IRQn@{PWM0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}} 
P\+W\+M0\+\_\+\+I\+R\+Qn&31 S\+A\+M\+V71\+Q20 Pulse Width Modulation 0 (P\+W\+M0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ICM\_IRQn@{ICM\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ICM\_IRQn@{ICM\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}} 
I\+C\+M\+\_\+\+I\+R\+Qn&32 S\+A\+M\+V71\+Q20 Integrity Check Monitor (I\+CM) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ACC\_IRQn@{ACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ACC\_IRQn@{ACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}} 
A\+C\+C\+\_\+\+I\+R\+Qn&33 S\+A\+M\+V71\+Q20 Analog Comparator (A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USBHS\_IRQn@{USBHS\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USBHS\_IRQn@{USBHS\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}} 
U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn&34 S\+A\+M\+V71\+Q20 U\+SB Host / Device Controller (U\+S\+B\+HS) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MCAN0\_IRQn@{MCAN0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MCAN0\_IRQn@{MCAN0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}} 
M\+C\+A\+N0\+\_\+\+I\+R\+Qn&35 S\+A\+M\+V71\+Q20 M\+C\+AN Controller 0 (M\+C\+A\+N0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MCAN1\_IRQn@{MCAN1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MCAN1\_IRQn@{MCAN1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}} 
M\+C\+A\+N1\+\_\+\+I\+R\+Qn&37 S\+A\+M\+V71\+Q20 M\+C\+AN Controller 1 (M\+C\+A\+N1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{GMAC\_IRQn@{GMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!GMAC\_IRQn@{GMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}} 
G\+M\+A\+C\+\_\+\+I\+R\+Qn&39 S\+A\+M\+V71\+Q20 Ethernet M\+AC (G\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC1\_IRQn@{AFEC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC1\_IRQn@{AFEC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}} 
A\+F\+E\+C1\+\_\+\+I\+R\+Qn&40 S\+A\+M\+V71\+Q20 Analog Front End 1 (A\+F\+E\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS2\_IRQn@{TWIHS2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS2\_IRQn@{TWIHS2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}} 
T\+W\+I\+H\+S2\+\_\+\+I\+R\+Qn&41 S\+A\+M\+V71\+Q20 Two Wire Interface 2 HS (T\+W\+I\+H\+S2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI1\_IRQn@{SPI1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI1\_IRQn@{SPI1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}} 
S\+P\+I1\+\_\+\+I\+R\+Qn&42 S\+A\+M\+V71\+Q20 Serial Peripheral Interface 1 (S\+P\+I1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{QSPI\_IRQn@{QSPI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!QSPI\_IRQn@{QSPI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}} 
Q\+S\+P\+I\+\_\+\+I\+R\+Qn&43 S\+A\+M\+V71\+Q20 Quad I/O Serial Peripheral Interface (Q\+S\+PI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART2\_IRQn@{UART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART2\_IRQn@{UART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}} 
U\+A\+R\+T2\+\_\+\+I\+R\+Qn&44 S\+A\+M\+V71\+Q20 U\+A\+RT 2 (U\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART3\_IRQn@{UART3\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART3\_IRQn@{UART3\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}} 
U\+A\+R\+T3\+\_\+\+I\+R\+Qn&45 S\+A\+M\+V71\+Q20 U\+A\+RT 3 (U\+A\+R\+T3) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART4\_IRQn@{UART4\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART4\_IRQn@{UART4\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}} 
U\+A\+R\+T4\+\_\+\+I\+R\+Qn&46 S\+A\+M\+V71\+Q20 U\+A\+RT 4 (U\+A\+R\+T4) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC6\_IRQn@{TC6\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC6\_IRQn@{TC6\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a18da57ace992c87e49fa06a456516a43}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a18da57ace992c87e49fa06a456516a43}} 
T\+C6\+\_\+\+I\+R\+Qn&47 S\+A\+M\+V71\+Q20 Timer/\+Counter 6 (T\+C6) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC7\_IRQn@{TC7\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC7\_IRQn@{TC7\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a86f45ef73b0f9e601dd8854f22e729c8}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a86f45ef73b0f9e601dd8854f22e729c8}} 
T\+C7\+\_\+\+I\+R\+Qn&48 S\+A\+M\+V71\+Q20 Timer/\+Counter 7 (T\+C7) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC8\_IRQn@{TC8\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC8\_IRQn@{TC8\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa08b66fa4d281b4a5c111e39f49ba6e8}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa08b66fa4d281b4a5c111e39f49ba6e8}} 
T\+C8\+\_\+\+I\+R\+Qn&49 S\+A\+M\+V71\+Q20 Timer/\+Counter 8 (T\+C8) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC9\_IRQn@{TC9\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC9\_IRQn@{TC9\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}} 
T\+C9\+\_\+\+I\+R\+Qn&50 S\+A\+M\+V71\+Q20 Timer/\+Counter 9 (T\+C9) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC10\_IRQn@{TC10\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC10\_IRQn@{TC10\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}} 
T\+C10\+\_\+\+I\+R\+Qn&51 S\+A\+M\+V71\+Q20 Timer/\+Counter 10 (T\+C10) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC11\_IRQn@{TC11\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC11\_IRQn@{TC11\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}} 
T\+C11\+\_\+\+I\+R\+Qn&52 S\+A\+M\+V71\+Q20 Timer/\+Counter 11 (T\+C11) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MLB\_IRQn@{MLB\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MLB\_IRQn@{MLB\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9d38969568b244642647229ff3ee5476}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9d38969568b244642647229ff3ee5476}} 
M\+L\+B\+\_\+\+I\+R\+Qn&53 S\+A\+M\+V71\+Q20 Media\+LB (M\+LB) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AES\_IRQn@{AES\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AES\_IRQn@{AES\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}} 
A\+E\+S\+\_\+\+I\+R\+Qn&56 S\+A\+M\+V71\+Q20 A\+ES (A\+ES) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TRNG\_IRQn@{TRNG\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TRNG\_IRQn@{TRNG\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}} 
T\+R\+N\+G\+\_\+\+I\+R\+Qn&57 S\+A\+M\+V71\+Q20 True Random Generator (T\+R\+NG) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{XDMAC\_IRQn@{XDMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!XDMAC\_IRQn@{XDMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}} 
X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn&58 S\+A\+M\+V71\+Q20 D\+MA (X\+D\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ISI\_IRQn@{ISI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ISI\_IRQn@{ISI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}} 
I\+S\+I\+\_\+\+I\+R\+Qn&59 S\+A\+M\+V71\+Q20 Camera Interface (I\+SI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM1\_IRQn@{PWM1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM1\_IRQn@{PWM1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}} 
P\+W\+M1\+\_\+\+I\+R\+Qn&60 S\+A\+M\+V71\+Q20 Pulse Width Modulation 1 (P\+W\+M1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SDRAMC\_IRQn@{SDRAMC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SDRAMC\_IRQn@{SDRAMC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6041aeaaeae59bf45e51bfb2b6a595f6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6041aeaaeae59bf45e51bfb2b6a595f6}} 
S\+D\+R\+A\+M\+C\+\_\+\+I\+R\+Qn&62 S\+A\+M\+V71\+Q20 S\+D\+R\+AM Controller (S\+D\+R\+A\+MC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSWDT\_IRQn@{RSWDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSWDT\_IRQn@{RSWDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}} 
R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn&63 S\+A\+M\+V71\+Q20 Reinforced Secure Watchdog Timer (R\+S\+W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}} 
P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn&Number of peripheral I\+Ds \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}} 
Non\+Maskable\+Int\+\_\+\+I\+R\+Qn&2 Non Maskable Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HardFault\_IRQn@{HardFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HardFault\_IRQn@{HardFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}} 
Hard\+Fault\+\_\+\+I\+R\+Qn&3 Hard\+Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MemoryManagement\_IRQn@{MemoryManagement\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MemoryManagement\_IRQn@{MemoryManagement\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}} 
Memory\+Management\+\_\+\+I\+R\+Qn&4 Cortex-\/\+M7 Memory Management Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BusFault\_IRQn@{BusFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!BusFault\_IRQn@{BusFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}} 
Bus\+Fault\+\_\+\+I\+R\+Qn&5 Cortex-\/\+M7 Bus Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UsageFault\_IRQn@{UsageFault\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UsageFault\_IRQn@{UsageFault\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}} 
Usage\+Fault\+\_\+\+I\+R\+Qn&6 Cortex-\/\+M7 Usage Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SVCall\_IRQn@{SVCall\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SVCall\_IRQn@{SVCall\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}} 
S\+V\+Call\+\_\+\+I\+R\+Qn&11 Cortex-\/\+M7 SV Call Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DebugMonitor\_IRQn@{DebugMonitor\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DebugMonitor\_IRQn@{DebugMonitor\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}} 
Debug\+Monitor\+\_\+\+I\+R\+Qn&12 Cortex-\/\+M7 Debug Monitor Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PendSV\_IRQn@{PendSV\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PendSV\_IRQn@{PendSV\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}} 
Pend\+S\+V\+\_\+\+I\+R\+Qn&14 Cortex-\/\+M7 Pend SV Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SysTick\_IRQn@{SysTick\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SysTick\_IRQn@{SysTick\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}} 
Sys\+Tick\+\_\+\+I\+R\+Qn&15 Cortex-\/\+M7 System Tick Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SUPC\_IRQn@{SUPC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SUPC\_IRQn@{SUPC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a74008c920938c06413465f49e5120308}} 
S\+U\+P\+C\+\_\+\+I\+R\+Qn&0 S\+A\+M\+V71\+Q21 Supply Controller (S\+U\+PC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSTC\_IRQn@{RSTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSTC\_IRQn@{RSTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa89850416b923e26b0be90036ad38c38}} 
R\+S\+T\+C\+\_\+\+I\+R\+Qn&1 S\+A\+M\+V71\+Q21 Reset Controller (R\+S\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTC\_IRQn@{RTC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTC\_IRQn@{RTC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}} 
R\+T\+C\+\_\+\+I\+R\+Qn&2 S\+A\+M\+V71\+Q21 Real Time Clock (R\+TC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTT\_IRQn@{RTT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RTT\_IRQn@{RTT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab927bb7715344626518869f15c68c6f0}} 
R\+T\+T\+\_\+\+I\+R\+Qn&3 S\+A\+M\+V71\+Q21 Real Time Timer (R\+TT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WDT\_IRQn@{WDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!WDT\_IRQn@{WDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12}} 
W\+D\+T\+\_\+\+I\+R\+Qn&4 S\+A\+M\+V71\+Q21 Watchdog Timer (W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PMC\_IRQn@{PMC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PMC\_IRQn@{PMC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a713239de483bf25c3b2134414be9faa0}} 
P\+M\+C\+\_\+\+I\+R\+Qn&5 S\+A\+M\+V71\+Q21 Power Management Controller (P\+MC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EFC\_IRQn@{EFC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!EFC\_IRQn@{EFC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8c8995ccce1147925bd33e9b41e804d}} 
E\+F\+C\+\_\+\+I\+R\+Qn&6 S\+A\+M\+V71\+Q21 Enhanced Embedded Flash Controller (E\+FC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART0\_IRQn@{UART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART0\_IRQn@{UART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74}} 
U\+A\+R\+T0\+\_\+\+I\+R\+Qn&7 S\+A\+M\+V71\+Q21 U\+A\+RT 0 (U\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART1\_IRQn@{UART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART1\_IRQn@{UART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4}} 
U\+A\+R\+T1\+\_\+\+I\+R\+Qn&8 S\+A\+M\+V71\+Q21 U\+A\+RT 1 (U\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOA\_IRQn@{PIOA\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOA\_IRQn@{PIOA\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79652a65713a5384ef6e9cbe18864ae2}} 
P\+I\+O\+A\+\_\+\+I\+R\+Qn&10 S\+A\+M\+V71\+Q21 Parallel I/O Controller A (P\+I\+OA) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOB\_IRQn@{PIOB\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOB\_IRQn@{PIOB\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae1c975a93d5fb9b3a2b9474e1a5e4e4e}} 
P\+I\+O\+B\+\_\+\+I\+R\+Qn&11 S\+A\+M\+V71\+Q21 Parallel I/O Controller B (P\+I\+OB) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOC\_IRQn@{PIOC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOC\_IRQn@{PIOC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4e1864370fbee9bd8c4c0cee352c15fc}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4e1864370fbee9bd8c4c0cee352c15fc}} 
P\+I\+O\+C\+\_\+\+I\+R\+Qn&12 S\+A\+M\+V71\+Q21 Parallel I/O Controller C (P\+I\+OC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART0\_IRQn@{USART0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART0\_IRQn@{USART0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a}} 
U\+S\+A\+R\+T0\+\_\+\+I\+R\+Qn&13 S\+A\+M\+V71\+Q21 U\+S\+A\+RT 0 (U\+S\+A\+R\+T0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART1\_IRQn@{USART1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART1\_IRQn@{USART1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}} 
U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn&14 S\+A\+M\+V71\+Q21 U\+S\+A\+RT 1 (U\+S\+A\+R\+T1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART2\_IRQn@{USART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USART2\_IRQn@{USART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}} 
U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn&15 S\+A\+M\+V71\+Q21 U\+S\+A\+RT 2 (U\+S\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOD\_IRQn@{PIOD\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOD\_IRQn@{PIOD\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee}} 
P\+I\+O\+D\+\_\+\+I\+R\+Qn&16 S\+A\+M\+V71\+Q21 Parallel I/O Controller D (P\+I\+OD) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PIOE\_IRQn@{PIOE\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PIOE\_IRQn@{PIOE\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a819752a6802b89d9756e65e1b599bdd3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a819752a6802b89d9756e65e1b599bdd3}} 
P\+I\+O\+E\+\_\+\+I\+R\+Qn&17 S\+A\+M\+V71\+Q21 Parallel I/O Controller E (P\+I\+OE) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HSMCI\_IRQn@{HSMCI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!HSMCI\_IRQn@{HSMCI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae66f0f37d4aef8073d1ec0cd34b344e0}} 
H\+S\+M\+C\+I\+\_\+\+I\+R\+Qn&18 S\+A\+M\+V71\+Q21 Multimedia Card Interface (H\+S\+M\+CI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS0\_IRQn@{TWIHS0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS0\_IRQn@{TWIHS0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae08dc90740b4181748d0f793a705ad15}} 
T\+W\+I\+H\+S0\+\_\+\+I\+R\+Qn&19 S\+A\+M\+V71\+Q21 Two Wire Interface 0 HS (T\+W\+I\+H\+S0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS1\_IRQn@{TWIHS1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS1\_IRQn@{TWIHS1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f6094cae1d4f0da174493568737870b}} 
T\+W\+I\+H\+S1\+\_\+\+I\+R\+Qn&20 S\+A\+M\+V71\+Q21 Two Wire Interface 1 HS (T\+W\+I\+H\+S1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI0\_IRQn@{SPI0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI0\_IRQn@{SPI0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454}} 
S\+P\+I0\+\_\+\+I\+R\+Qn&21 S\+A\+M\+V71\+Q21 Serial Peripheral Interface 0 (S\+P\+I0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SSC\_IRQn@{SSC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SSC\_IRQn@{SSC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a79414d5740dbdd1234e66fa8351a1b8f}} 
S\+S\+C\+\_\+\+I\+R\+Qn&22 S\+A\+M\+V71\+Q21 Synchronous Serial Controller (S\+SC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC0\_IRQn@{TC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC0\_IRQn@{TC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a22b1945416945d43c4da17beff9a07f5}} 
T\+C0\+\_\+\+I\+R\+Qn&23 S\+A\+M\+V71\+Q21 Timer/\+Counter 0 (T\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC1\_IRQn@{TC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC1\_IRQn@{TC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a619d4d4ba34fade28f678663948b234e}} 
T\+C1\+\_\+\+I\+R\+Qn&24 S\+A\+M\+V71\+Q21 Timer/\+Counter 1 (T\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC2\_IRQn@{TC2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC2\_IRQn@{TC2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a8feb20461cae509e115a4965df4851bb}} 
T\+C2\+\_\+\+I\+R\+Qn&25 S\+A\+M\+V71\+Q21 Timer/\+Counter 2 (T\+C2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC3\_IRQn@{TC3\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC3\_IRQn@{TC3\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9b195297aae3d4fffaf47d63f76dd54d}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9b195297aae3d4fffaf47d63f76dd54d}} 
T\+C3\+\_\+\+I\+R\+Qn&26 S\+A\+M\+V71\+Q21 Timer/\+Counter 3 (T\+C3) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC4\_IRQn@{TC4\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC4\_IRQn@{TC4\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a5810a6df881ddcfe8347f6400c76fffb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a5810a6df881ddcfe8347f6400c76fffb}} 
T\+C4\+\_\+\+I\+R\+Qn&27 S\+A\+M\+V71\+Q21 Timer/\+Counter 4 (T\+C4) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC5\_IRQn@{TC5\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC5\_IRQn@{TC5\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a7d84acc2578d91161cb9cb56481cb71f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a7d84acc2578d91161cb9cb56481cb71f}} 
T\+C5\+\_\+\+I\+R\+Qn&28 S\+A\+M\+V71\+Q21 Timer/\+Counter 5 (T\+C5) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC0\_IRQn@{AFEC0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC0\_IRQn@{AFEC0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a551449fb01df86562cb2921c6dc89935}} 
A\+F\+E\+C0\+\_\+\+I\+R\+Qn&29 S\+A\+M\+V71\+Q21 Analog Front End 0 (A\+F\+E\+C0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DACC\_IRQn@{DACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!DACC\_IRQn@{DACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afcd76b45935f324df4cacc5bd52b3b6e}} 
D\+A\+C\+C\+\_\+\+I\+R\+Qn&30 S\+A\+M\+V71\+Q21 Digital To Analog Converter (D\+A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM0\_IRQn@{PWM0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM0\_IRQn@{PWM0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae5923d9e23d871b1cd2e2bfc0cbf639c}} 
P\+W\+M0\+\_\+\+I\+R\+Qn&31 S\+A\+M\+V71\+Q21 Pulse Width Modulation 0 (P\+W\+M0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ICM\_IRQn@{ICM\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ICM\_IRQn@{ICM\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aeb4b5ec2393d2d776203fc0134b84d80}} 
I\+C\+M\+\_\+\+I\+R\+Qn&32 S\+A\+M\+V71\+Q21 Integrity Check Monitor (I\+CM) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ACC\_IRQn@{ACC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ACC\_IRQn@{ACC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aef0dc955e94d32b6393b3027a350df32}} 
A\+C\+C\+\_\+\+I\+R\+Qn&33 S\+A\+M\+V71\+Q21 Analog Comparator (A\+CC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USBHS\_IRQn@{USBHS\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!USBHS\_IRQn@{USBHS\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ae422204cfa0559a8cb2e74bce75632c2}} 
U\+S\+B\+H\+S\+\_\+\+I\+R\+Qn&34 S\+A\+M\+V71\+Q21 U\+SB Host / Device Controller (U\+S\+B\+HS) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MCAN0\_IRQn@{MCAN0\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MCAN0\_IRQn@{MCAN0\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083af8547c630757522b7b942a30f8a58efd}} 
M\+C\+A\+N0\+\_\+\+I\+R\+Qn&35 S\+A\+M\+V71\+Q21 M\+C\+AN Controller 0 (M\+C\+A\+N0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MCAN0\_LINE1\_IRQn@{MCAN0\_LINE1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MCAN0\_LINE1\_IRQn@{MCAN0\_LINE1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a32a6907f13a7aeee6ac211fe17f73ff4}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a32a6907f13a7aeee6ac211fe17f73ff4}} 
M\+C\+A\+N0\+\_\+\+L\+I\+N\+E1\+\_\+\+I\+R\+Qn&36 S\+A\+M\+V71\+Q21 M\+C\+AN Controller 0 L\+I\+N\+E1 (M\+C\+A\+N0) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MCAN1\_IRQn@{MCAN1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MCAN1\_IRQn@{MCAN1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3f797f8542ed9a82ebec2bf89812ab5c}} 
M\+C\+A\+N1\+\_\+\+I\+R\+Qn&37 S\+A\+M\+V71\+Q21 M\+C\+AN Controller 1 (M\+C\+A\+N1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MCAN1\_LINE1\_IRQn@{MCAN1\_LINE1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MCAN1\_LINE1\_IRQn@{MCAN1\_LINE1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa6208f412eb422443e1f3661b5e6728}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083afa6208f412eb422443e1f3661b5e6728}} 
M\+C\+A\+N1\+\_\+\+L\+I\+N\+E1\+\_\+\+I\+R\+Qn&38 S\+A\+M\+V71\+Q21 M\+C\+AN Controller 1 L\+I\+N\+E1 (M\+C\+A\+N1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{GMAC\_IRQn@{GMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!GMAC\_IRQn@{GMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a48c403625e9c965be673fa117fbc5101}} 
G\+M\+A\+C\+\_\+\+I\+R\+Qn&39 S\+A\+M\+V71\+Q21 Ethernet M\+AC (G\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AFEC1\_IRQn@{AFEC1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AFEC1\_IRQn@{AFEC1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac47983b2106190eefe15a8d9a666add7}} 
A\+F\+E\+C1\+\_\+\+I\+R\+Qn&40 S\+A\+M\+V71\+Q21 Analog Front End 1 (A\+F\+E\+C1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TWIHS2\_IRQn@{TWIHS2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TWIHS2\_IRQn@{TWIHS2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9963a03b7d1a4f48fbf52fe484ba6871}} 
T\+W\+I\+H\+S2\+\_\+\+I\+R\+Qn&41 S\+A\+M\+V71\+Q21 Two Wire Interface 2 HS (T\+W\+I\+H\+S2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI1\_IRQn@{SPI1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SPI1\_IRQn@{SPI1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}} 
S\+P\+I1\+\_\+\+I\+R\+Qn&42 S\+A\+M\+V71\+Q21 Serial Peripheral Interface 1 (S\+P\+I1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{QSPI\_IRQn@{QSPI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!QSPI\_IRQn@{QSPI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ac65ccf7b7c60881ca7fd3f8ff4cd27b6}} 
Q\+S\+P\+I\+\_\+\+I\+R\+Qn&43 S\+A\+M\+V71\+Q21 Quad I/O Serial Peripheral Interface (Q\+S\+PI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART2\_IRQn@{UART2\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART2\_IRQn@{UART2\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5}} 
U\+A\+R\+T2\+\_\+\+I\+R\+Qn&44 S\+A\+M\+V71\+Q21 U\+A\+RT 2 (U\+A\+R\+T2) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART3\_IRQn@{UART3\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART3\_IRQn@{UART3\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358}} 
U\+A\+R\+T3\+\_\+\+I\+R\+Qn&45 S\+A\+M\+V71\+Q21 U\+A\+RT 3 (U\+A\+R\+T3) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART4\_IRQn@{UART4\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!UART4\_IRQn@{UART4\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}} 
U\+A\+R\+T4\+\_\+\+I\+R\+Qn&46 S\+A\+M\+V71\+Q21 U\+A\+RT 4 (U\+A\+R\+T4) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC6\_IRQn@{TC6\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC6\_IRQn@{TC6\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a18da57ace992c87e49fa06a456516a43}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a18da57ace992c87e49fa06a456516a43}} 
T\+C6\+\_\+\+I\+R\+Qn&47 S\+A\+M\+V71\+Q21 Timer/\+Counter 6 (T\+C6) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC7\_IRQn@{TC7\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC7\_IRQn@{TC7\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a86f45ef73b0f9e601dd8854f22e729c8}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a86f45ef73b0f9e601dd8854f22e729c8}} 
T\+C7\+\_\+\+I\+R\+Qn&48 S\+A\+M\+V71\+Q21 Timer/\+Counter 7 (T\+C7) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC8\_IRQn@{TC8\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC8\_IRQn@{TC8\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa08b66fa4d281b4a5c111e39f49ba6e8}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa08b66fa4d281b4a5c111e39f49ba6e8}} 
T\+C8\+\_\+\+I\+R\+Qn&49 S\+A\+M\+V71\+Q21 Timer/\+Counter 8 (T\+C8) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC9\_IRQn@{TC9\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC9\_IRQn@{TC9\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a002a79a4c01cc06c39d5fda8d5c46951}} 
T\+C9\+\_\+\+I\+R\+Qn&50 S\+A\+M\+V71\+Q21 Timer/\+Counter 9 (T\+C9) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC10\_IRQn@{TC10\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC10\_IRQn@{TC10\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083aa40329b16f0c09c91010959a61ca32f6}} 
T\+C10\+\_\+\+I\+R\+Qn&51 S\+A\+M\+V71\+Q21 Timer/\+Counter 10 (T\+C10) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TC11\_IRQn@{TC11\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TC11\_IRQn@{TC11\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a88d92f79f6b8bf0f6ed8b3f235e65bbb}} 
T\+C11\+\_\+\+I\+R\+Qn&52 S\+A\+M\+V71\+Q21 Timer/\+Counter 11 (T\+C11) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MLB\_IRQn@{MLB\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!MLB\_IRQn@{MLB\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9d38969568b244642647229ff3ee5476}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a9d38969568b244642647229ff3ee5476}} 
M\+L\+B\+\_\+\+I\+R\+Qn&53 S\+A\+M\+V71\+Q21 Media\+LB (M\+LB) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{AES\_IRQn@{AES\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!AES\_IRQn@{AES\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92}} 
A\+E\+S\+\_\+\+I\+R\+Qn&56 S\+A\+M\+V71\+Q21 A\+ES (A\+ES) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TRNG\_IRQn@{TRNG\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!TRNG\_IRQn@{TRNG\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3}} 
T\+R\+N\+G\+\_\+\+I\+R\+Qn&57 S\+A\+M\+V71\+Q21 True Random Generator (T\+R\+NG) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{XDMAC\_IRQn@{XDMAC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!XDMAC\_IRQn@{XDMAC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a15f33f0483b9b9b27e93cde051081f08}} 
X\+D\+M\+A\+C\+\_\+\+I\+R\+Qn&58 S\+A\+M\+V71\+Q21 D\+MA (X\+D\+M\+AC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ISI\_IRQn@{ISI\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!ISI\_IRQn@{ISI\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a3e8cdb115a9778da361c36c5014c9c28}} 
I\+S\+I\+\_\+\+I\+R\+Qn&59 S\+A\+M\+V71\+Q21 Camera Interface (I\+SI) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PWM1\_IRQn@{PWM1\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PWM1\_IRQn@{PWM1\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f}} 
P\+W\+M1\+\_\+\+I\+R\+Qn&60 S\+A\+M\+V71\+Q21 Pulse Width Modulation 1 (P\+W\+M1) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SDRAMC\_IRQn@{SDRAMC\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!SDRAMC\_IRQn@{SDRAMC\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6041aeaaeae59bf45e51bfb2b6a595f6}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a6041aeaaeae59bf45e51bfb2b6a595f6}} 
S\+D\+R\+A\+M\+C\+\_\+\+I\+R\+Qn&62 S\+A\+M\+V71\+Q21 S\+D\+R\+AM Controller (S\+D\+R\+A\+MC) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RSWDT\_IRQn@{RSWDT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!RSWDT\_IRQn@{RSWDT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a4f5bf1559793489ea64ae72e4872dda3}} 
R\+S\+W\+D\+T\+\_\+\+I\+R\+Qn&63 S\+A\+M\+V71\+Q21 Reinforced Secure Watchdog Timer (R\+S\+W\+DT) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}!CMSIS Definitions@{CMSIS Definitions}}\index{CMSIS Definitions@{CMSIS Definitions}!PERIPH\_COUNT\_IRQn@{PERIPH\_COUNT\_IRQn}}}\mbox{\Hypertarget{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}\label{group__SAME70N19__cmsis_gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22}} 
P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn&Number of peripheral I\+Ds \\
\hline

\end{DoxyEnumFields}
