

================================================================
== Vivado HLS Report for 'sample_iterator_next'
================================================================
* Date:           Sat Aug 09 17:29:26 2014

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        oil_plainc_hls
* Solution:       solution_virtex5_plb
* Product family: virtex5 virtex5_fpv5 
* Target device:  xc5vlx50tff1136-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   7.00|      4.00|        3.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      0|     88|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|     52|     32|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|     52|    120|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     48|  28800|  28800|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |tmp_1_fu_115_p2                           |     +    |      0|  0|  16|          16|           1|
    |tmp_7_fu_94_p2                            |     +    |      0|  0|  17|          17|           2|
    |tmp_9_fu_110_p2                           |     +    |      0|  0|  16|          16|           1|
    |agg_result_index_write_assign_fu_128_p3   |  Select  |      0|  0|  16|           1|          16|
    |agg_result_sample_write_assign_fu_120_p3  |  Select  |      0|  0|  16|           1|          16|
    |tmp_8_fu_104_p2                           |   icmp   |      0|  0|   7|          18|          18|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0|  88|          69|          54|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1              |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2              |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3              |   1|   0|    1|          0|
    |i_index_read_reg_153               |  16|   0|   16|          0|
    |i_sample_read_reg_147              |  16|   0|   16|          0|
    |indices_samples_load_new5_reg_165  |  16|   0|   16|          0|
    |i_index_read_reg_153               |   0|  16|   16|          0|
    |i_sample_read_reg_147              |   0|  16|   16|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  52|  32|   84|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------+-----+-----+------------+----------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | sample_iterator_next | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | sample_iterator_next | return value |
|ap_start             |  in |    1| ap_ctrl_hs | sample_iterator_next | return value |
|ap_done              | out |    1| ap_ctrl_hs | sample_iterator_next | return value |
|ap_idle              | out |    1| ap_ctrl_hs | sample_iterator_next | return value |
|ap_ready             | out |    1| ap_ctrl_hs | sample_iterator_next | return value |
|ap_ce                |  in |    1| ap_ctrl_hs | sample_iterator_next | return value |
|ap_return_0          | out |   16| ap_ctrl_hs | sample_iterator_next | return value |
|ap_return_1          | out |   16| ap_ctrl_hs | sample_iterator_next | return value |
|indices_req_din      | out |    1|   ap_bus   |        indices       |    pointer   |
|indices_req_full_n   |  in |    1|   ap_bus   |        indices       |    pointer   |
|indices_req_write    | out |    1|   ap_bus   |        indices       |    pointer   |
|indices_rsp_empty_n  |  in |    1|   ap_bus   |        indices       |    pointer   |
|indices_rsp_read     | out |    1|   ap_bus   |        indices       |    pointer   |
|indices_address      | out |   32|   ap_bus   |        indices       |    pointer   |
|indices_datain       |  in |   56|   ap_bus   |        indices       |    pointer   |
|indices_dataout      | out |   56|   ap_bus   |        indices       |    pointer   |
|indices_size         | out |   32|   ap_bus   |        indices       |    pointer   |
|i_index              |  in |   16|   ap_none  |        i_index       |    scalar    |
|i_sample             |  in |   16|   ap_none  |       i_sample       |    scalar    |
+---------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
* FSM state operations: 

 <State 1>: 4.00ns
ST_1: i_sample_read [1/1] 0.00ns
:6  %i_sample_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %i_sample)

ST_1: i_index_read [1/1] 0.00ns
:7  %i_index_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %i_index)

ST_1: tmp_s [1/1] 0.00ns
:9  %tmp_s = zext i16 %i_index_read to i64

ST_1: indices_addr [1/1] 0.00ns
:10  %indices_addr = getelementptr i56* %indices, i64 %tmp_s

ST_1: indices_load_req [2/2] 4.00ns
:11  %indices_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i56P(i56* %indices_addr, i32 1)


 <State 2>: 4.00ns
ST_2: indices_load_req [1/2] 4.00ns
:11  %indices_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i56P(i56* %indices_addr, i32 1)


 <State 3>: 4.00ns
ST_3: indices_addr_read [1/1] 4.00ns
:12  %indices_addr_read = call i56 @_ssdm_op_Read.ap_bus.i56P(i56* %indices_addr)

ST_3: indices_samples_load_new5 [1/1] 0.00ns
:13  %indices_samples_load_new5 = call i16 @_ssdm_op_PartSelect.i16.i56.i32.i32(i56 %indices_addr_read, i32 32, i32 47)


 <State 4>: 3.93ns
ST_4: stg_13 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecIFCore(i56* %indices, [1 x i8]* @p_str212, [7 x i8]* @p_str31, [1 x i8]* @p_str212, [1 x i8]* @p_str212, [1 x i8]* @p_str212, [1 x i8]* @p_str212)

ST_4: stg_14 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecIFCore(i56* %indices, [1 x i8]* @p_str212, [7 x i8]* @p_str31, [1 x i8]* @p_str212, [1 x i8]* @p_str212, [1 x i8]* @p_str212, [1 x i8]* @p_str212)

ST_4: stg_15 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBus(i56* %indices, [7 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 10, [1 x i8]* @p_str212, [1 x i8]* @p_str212, [1 x i8]* @p_str212)

ST_4: stg_16 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBus(i56* %indices, [7 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 10, [1 x i8]* @p_str212, [1 x i8]* @p_str212, [1 x i8]* @p_str212)

ST_4: stg_17 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecIFCore(i56* %indices, [1 x i8]* @p_str212, [7 x i8]* @p_str31, [1 x i8]* @p_str212, [1 x i8]* @p_str212, [1 x i8]* @p_str212, [1 x i8]* @p_str212)

ST_4: stg_18 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBus(i56* %indices, [7 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 10, [1 x i8]* @p_str212, [1 x i8]* @p_str212, [1 x i8]* @p_str212)

ST_4: tmp_cast [1/1] 0.00ns
:8  %tmp_cast = zext i16 %i_sample_read to i18

ST_4: tmp_6_cast [1/1] 0.00ns
:14  %tmp_6_cast = zext i16 %indices_samples_load_new5 to i17

ST_4: tmp_7 [1/1] 1.69ns
:15  %tmp_7 = add i17 %tmp_6_cast, -1

ST_4: tmp_7_cast [1/1] 0.00ns
:16  %tmp_7_cast = sext i17 %tmp_7 to i18

ST_4: tmp_8 [1/1] 1.47ns
:17  %tmp_8 = icmp slt i18 %tmp_cast, %tmp_7_cast

ST_4: tmp_9 [1/1] 1.69ns
:18  %tmp_9 = add i16 %i_index_read, 1

ST_4: tmp_1 [1/1] 1.69ns
:19  %tmp_1 = add i16 %i_sample_read, 1

ST_4: agg_result_sample_write_assign [1/1] 0.77ns
:20  %agg_result_sample_write_assign = select i1 %tmp_8, i16 %tmp_1, i16 0

ST_4: agg_result_index_write_assign [1/1] 0.77ns
:21  %agg_result_index_write_assign = select i1 %tmp_8, i16 %i_index_read, i16 %tmp_9

ST_4: mrv [1/1] 0.00ns
:22  %mrv = insertvalue { i16, i16 } undef, i16 %agg_result_index_write_assign, 0

ST_4: mrv_1 [1/1] 0.00ns
:23  %mrv_1 = insertvalue { i16, i16 } %mrv, i16 %agg_result_sample_write_assign, 1

ST_4: stg_30 [1/1] 0.00ns
:24  ret { i16, i16 } %mrv_1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indices]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x77a5e34400; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ i_index]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x77a5e347f0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_sample]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x77a5e349a0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_sample_read                  (read         ) [ 01111]
i_index_read                   (read         ) [ 01111]
tmp_s                          (zext         ) [ 00000]
indices_addr                   (getelementptr) [ 01110]
indices_load_req               (readreq      ) [ 00000]
indices_addr_read              (read         ) [ 00000]
indices_samples_load_new5      (partselect   ) [ 01001]
stg_13                         (specifcore   ) [ 00000]
stg_14                         (specifcore   ) [ 00000]
stg_15                         (specbus      ) [ 00000]
stg_16                         (specbus      ) [ 00000]
stg_17                         (specifcore   ) [ 00000]
stg_18                         (specbus      ) [ 00000]
tmp_cast                       (zext         ) [ 00000]
tmp_6_cast                     (zext         ) [ 00000]
tmp_7                          (add          ) [ 00000]
tmp_7_cast                     (sext         ) [ 00000]
tmp_8                          (icmp         ) [ 00000]
tmp_9                          (add          ) [ 00000]
tmp_1                          (add          ) [ 00000]
agg_result_sample_write_assign (select       ) [ 00000]
agg_result_index_write_assign  (select       ) [ 00000]
mrv                            (insertvalue  ) [ 00000]
mrv_1                          (insertvalue  ) [ 00000]
stg_30                         (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indices">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indices"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_index">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_index"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="i_sample">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_sample"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.ap_bus.i56P"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_bus.i56P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str212"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBus"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_sample_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="16" slack="0"/>
<pin id="44" dir="0" index="1" bw="16" slack="0"/>
<pin id="45" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_sample_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="i_index_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_index_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_readreq_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="0" index="1" bw="56" slack="0"/>
<pin id="57" dir="0" index="2" bw="1" slack="0"/>
<pin id="58" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="indices_load_req/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="indices_addr_read_read_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="56" slack="0"/>
<pin id="63" dir="0" index="1" bw="56" slack="2"/>
<pin id="64" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indices_addr_read/3 "/>
</bind>
</comp>

<comp id="67" class="1004" name="tmp_s_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="16" slack="0"/>
<pin id="69" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="indices_addr_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="0"/>
<pin id="74" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="indices_addr/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="indices_samples_load_new5_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="56" slack="0"/>
<pin id="81" dir="0" index="2" bw="7" slack="0"/>
<pin id="82" dir="0" index="3" bw="7" slack="0"/>
<pin id="83" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="indices_samples_load_new5/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_cast_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="3"/>
<pin id="90" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/4 "/>
</bind>
</comp>

<comp id="91" class="1004" name="tmp_6_cast_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="16" slack="1"/>
<pin id="93" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_7_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_7_cast_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="17" slack="0"/>
<pin id="102" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_cast/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_8_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="17" slack="0"/>
<pin id="106" dir="0" index="1" bw="17" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_9_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="3"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="tmp_1_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="3"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="120" class="1004" name="agg_result_sample_write_assign_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="0" index="2" bw="16" slack="0"/>
<pin id="124" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_sample_write_assign/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="agg_result_index_write_assign_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="3"/>
<pin id="131" dir="0" index="2" bw="16" slack="0"/>
<pin id="132" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_index_write_assign/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="mrv_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="16" slack="0"/>
<pin id="138" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="mrv_1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="16" slack="0"/>
<pin id="144" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/4 "/>
</bind>
</comp>

<comp id="147" class="1005" name="i_sample_read_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="3"/>
<pin id="149" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="i_sample_read "/>
</bind>
</comp>

<comp id="153" class="1005" name="i_index_read_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="3"/>
<pin id="155" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="i_index_read "/>
</bind>
</comp>

<comp id="159" class="1005" name="indices_addr_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="56" slack="1"/>
<pin id="161" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="indices_addr "/>
</bind>
</comp>

<comp id="165" class="1005" name="indices_samples_load_new5_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="1"/>
<pin id="167" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indices_samples_load_new5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="10" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="70"><net_src comp="48" pin="2"/><net_sink comp="67" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="76"><net_src comp="67" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="77"><net_src comp="71" pin="2"/><net_sink comp="54" pin=1"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="61" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="86"><net_src comp="16" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="98"><net_src comp="91" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="34" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="103"><net_src comp="94" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="88" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="100" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="36" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="36" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="104" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="115" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="38" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="133"><net_src comp="104" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="110" pin="2"/><net_sink comp="128" pin=2"/></net>

<net id="139"><net_src comp="40" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="135" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="120" pin="3"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="42" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="152"><net_src comp="147" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="156"><net_src comp="48" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="158"><net_src comp="153" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="162"><net_src comp="71" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="164"><net_src comp="159" pin="1"/><net_sink comp="61" pin=1"/></net>

<net id="168"><net_src comp="78" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="91" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: indices | {}
	Port: i_index | {}
	Port: i_sample | {}
  - Chain level:
	State 1
		indices_addr : 1
		indices_load_req : 2
	State 2
	State 3
	State 4
		tmp_7 : 1
		tmp_7_cast : 2
		tmp_8 : 3
		agg_result_sample_write_assign : 4
		agg_result_index_write_assign : 4
		mrv : 5
		mrv_1 : 6
		stg_30 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|          |              tmp_7_fu_94              |    0    |    16   |
|    add   |              tmp_9_fu_110             |    0    |    16   |
|          |              tmp_1_fu_115             |    0    |    16   |
|----------|---------------------------------------|---------|---------|
|  select  | agg_result_sample_write_assign_fu_120 |    0    |    16   |
|          |  agg_result_index_write_assign_fu_128 |    0    |    16   |
|----------|---------------------------------------|---------|---------|
|   icmp   |              tmp_8_fu_104             |    0    |    6    |
|----------|---------------------------------------|---------|---------|
|          |        i_sample_read_read_fu_42       |    0    |    0    |
|   read   |        i_index_read_read_fu_48        |    0    |    0    |
|          |      indices_addr_read_read_fu_61     |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|  readreq |           grp_readreq_fu_54           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |              tmp_s_fu_67              |    0    |    0    |
|   zext   |             tmp_cast_fu_88            |    0    |    0    |
|          |            tmp_6_cast_fu_91           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|partselect|    indices_samples_load_new5_fu_78    |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   sext   |           tmp_7_cast_fu_100           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|insertvalue|               mrv_fu_135              |    0    |    0    |
|          |              mrv_1_fu_141             |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |    86   |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|       i_index_read_reg_153      |   16   |
|      i_sample_read_reg_147      |   16   |
|       indices_addr_reg_159      |   56   |
|indices_samples_load_new5_reg_165|   16   |
+---------------------------------+--------+
|              Total              |   104  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_54 |  p1  |   2  |  56  |   112  ||    56   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   112  ||  1.285  ||    56   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   86   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   56   |
|  Register |    -   |   104  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   104  |   142  |
+-----------+--------+--------+--------+
