/* Generated by Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os) */

module i_ddr_primitive_inst(data_input, reset, enable, clock, output_data);
  input clock;
  input data_input;
  input enable;
  output [1:0] output_data;
  input reset;
  (* unused_bits = "0" *)
  wire \$auto$hierarchy.cc:1408:execute$2 ;
  wire \$iopadmap$clock ;
  wire \$iopadmap$data_input ;
  wire \$iopadmap$enable ;
  wire [1:0] \$iopadmap$output_data ;
  wire \$iopadmap$reset ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/i_ddr_primitive_inst/EDA-2718/./rtl/i_ddr_primitive_inst.v:5.9-5.14" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/i_ddr_primitive_inst/EDA-2718/./rtl/i_ddr_primitive_inst.v:5.9-5.14" *)
  wire clock;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/i_ddr_primitive_inst/EDA-2718/./rtl/i_ddr_primitive_inst.v:2.9-2.19" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/i_ddr_primitive_inst/EDA-2718/./rtl/i_ddr_primitive_inst.v:2.9-2.19" *)
  wire data_input;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/i_ddr_primitive_inst/EDA-2718/./rtl/i_ddr_primitive_inst.v:4.9-4.15" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/i_ddr_primitive_inst/EDA-2718/./rtl/i_ddr_primitive_inst.v:4.9-4.15" *)
  wire enable;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/i_ddr_primitive_inst/EDA-2718/./rtl/i_ddr_primitive_inst.v:9.8-9.11" *)
  wire out;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/i_ddr_primitive_inst/EDA-2718/./rtl/i_ddr_primitive_inst.v:6.20-6.31" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/i_ddr_primitive_inst/EDA-2718/./rtl/i_ddr_primitive_inst.v:6.20-6.31" *)
  wire [1:0] output_data;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/i_ddr_primitive_inst/EDA-2718/./rtl/i_ddr_primitive_inst.v:3.9-3.14" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/i_ddr_primitive_inst/EDA-2718/./rtl/i_ddr_primitive_inst.v:3.9-3.14" *)
  wire reset;
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$i_ddr_primitive_inst.clock  (
    .EN(1'h1),
    .I(clock),
    .O(\$iopadmap$clock )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$i_ddr_primitive_inst.data_input  (
    .EN(1'h1),
    .I(data_input),
    .O(\$iopadmap$data_input )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$i_ddr_primitive_inst.enable  (
    .EN(1'h1),
    .I(enable),
    .O(\$iopadmap$enable )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$i_ddr_primitive_inst.output_data  (
    .I(\$iopadmap$output_data [0]),
    .O(output_data[0])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$i_ddr_primitive_inst.output_data_1  (
    .I(1'h0),
    .O(output_data[1])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$i_ddr_primitive_inst.reset  (
    .EN(1'h1),
    .I(reset),
    .O(\$iopadmap$reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/i_ddr_primitive_inst/EDA-2718/./rtl/i_ddr_primitive_inst.v:11.9-17.4" *)
  I_DDR i_ddr_inst (
    .C(\$iopadmap$clock ),
    .D(\$iopadmap$data_input ),
    .E(\$iopadmap$enable ),
    .Q({ \$auto$hierarchy.cc:1408:execute$2 , out }),
    .R(\$iopadmap$reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/i_ddr_primitive_inst/EDA-2718/./rtl/i_ddr_primitive_inst.v:19.3-24.6|/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:642.11-642.50" *)
  LATCH \i_ddr_primitive_inst:output_data[0]_118  (
    .D(out),
    .G(\$iopadmap$enable ),
    .Q(\$iopadmap$output_data [0])
  );
  assign \$iopadmap$output_data [1] = 1'h0;
endmodule
