Coverage Report by instance with details

=================================================================================
=== Instance: /top/fifo_if
=== Design Unit: work.FIFO_IF
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         86        86         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/fifo_if --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       almostempty           1           1      100.00 
                                        almostfull           1           1      100.00 
                                               clk           1           1      100.00 
                                     data_in[15-0]           1           1      100.00 
                                    data_out[15-0]           1           1      100.00 
                                             empty           1           1      100.00 
                                              full           1           1      100.00 
                                          overflow           1           1      100.00 
                                             rd_en           1           1      100.00 
                                             rst_n           1           1      100.00 
                                         underflow           1           1      100.00 
                                            wr_ack           1           1      100.00 
                                             wr_en           1           1      100.00 

Total Node Count     =         43 
Toggled Node Count   =         43 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (86 of 86 bins)

=================================================================================
=== Instance: /top/DUT
=== Design Unit: work.FIFO
=================================================================================

Assertion Coverage:
    Assertions                      12        12         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/DUT/empty_Flag_Assertion
                     FIFO.sv(152)                       0          1
/top/DUT/almost_Empty_Flag_Assertion
                     FIFO.sv(156)                       0          1
/top/DUT/full_Flag_Assertion
                     FIFO.sv(160)                       0          1
/top/DUT/almost_Full_Flag_Assertion
                     FIFO.sv(164)                       0          1
/top/DUT/write_Acknowledge
                     FIFO.sv(168)                       0          1
/top/DUT/overflow_detection
                     FIFO.sv(172)                       0          1
/top/DUT/underflow_Detection
                     FIFO.sv(176)                       0          1
/top/DUT/write_Pointer_Wraparound
                     FIFO.sv(180)                       0          1
/top/DUT/read_Pointer_Wraparound
                     FIFO.sv(184)                       0          1
/top/DUT/write_Pointer_threshold
                     FIFO.sv(188)                       0          1
/top/DUT/read_Pointer_threshold
                     FIFO.sv(192)                       0          1
/top/DUT/counter_threshold
                     FIFO.sv(196)                       0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        25        25         0   100.00%

================================Branch Details================================

Branch Coverage for instance /top/DUT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO.sv
------------------------------------IF Branch------------------------------------
    19                                      2090     Count coming in to IF
    19              1                        179     	if (!fifo_if.rst_n) begin 
    24              1                        971     	else if (fifo_if.wr_en && count < fifo_if.FIFO_DEPTH) begin
    30              1                        940     	else begin 
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    32                                       940     Count coming in to IF
    32              1                        390     		if (fifo_if.full && fifo_if.wr_en)    //was bitwise and (&)
    34              1                        550     		else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    41                                      2090     Count coming in to IF
    41              1                        179     	if (!fifo_if.rst_n) begin
    45              1                        508     	else if (fifo_if.rd_en && count != 0) begin
    50              1                       1403     	else begin
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    51                                      1403     Count coming in to IF
    51              1                         47     		if (fifo_if.rd_en && fifo_if.empty) // underflow is sequential, should be assigned in always block
    53              1                       1356     		else 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    59                                      1824     Count coming in to IF
    59              1                        179     	if (!fifo_if.rst_n) begin
    62              1                       1645     	else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    63                                      1645     Count coming in to IF
    63              1                        694     		if	( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b10) && !fifo_if.full) 
    65              1                        150     		else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b01) && !fifo_if.empty)
    67              1                         33     		else if (({fifo_if.wr_en, fifo_if.rd_en} == 2'b11) && fifo_if.empty)  // was missing
    69              1                        114     		else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b11)  && fifo_if.full) // was missing
                                             654     All False Count
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    74                                      1078     Count coming in to IF
    74              1                        180     assign fifo_if.full = (count === fifo_if.FIFO_DEPTH)? 1 : 0;
    74              2                        898     assign fifo_if.full = (count === fifo_if.FIFO_DEPTH)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    75                                      1078     Count coming in to IF
    75              1                        100     assign fifo_if.empty = (count === 0)? 1 : 0;
    75              2                        978     assign fifo_if.empty = (count === 0)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    76                                      1078     Count coming in to IF
    76              1                        231     assign fifo_if.almostfull = (count === fifo_if.FIFO_DEPTH-1)? 1 : 0; // was FIFO_DEPTH-2
    76              2                        847     assign fifo_if.almostfull = (count === fifo_if.FIFO_DEPTH-1)? 1 : 0; // was FIFO_DEPTH-2
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    77                                      1078     Count coming in to IF
    77              1                        116     assign fifo_if.almostempty = (count === 1)? 1 : 0;
    77              2                        962     assign fifo_if.almostempty = (count === 1)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      24        23         1    95.83%

================================Condition Details================================

Condition Coverage for instance /top/DUT --

  File FIFO.sv
----------------Focused Condition View-------------------
Line       24 Item    1  (fifo_if.wr_en && (count < fifo_if.FIFO_DEPTH))
Condition totals: 2 of 2 input terms covered = 100.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
                 fifo_if.wr_en         Y
  (count < fifo_if.FIFO_DEPTH)         Y

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          1  fifo_if.wr_en_0                 -                             
  Row   2:          1  fifo_if.wr_en_1                 (count < fifo_if.FIFO_DEPTH)  
  Row   3:          1  (count < fifo_if.FIFO_DEPTH)_0  fifo_if.wr_en                 
  Row   4:          1  (count < fifo_if.FIFO_DEPTH)_1  fifo_if.wr_en                 

----------------Focused Condition View-------------------
Line       32 Item    1  (fifo_if.full && fifo_if.wr_en)
Condition totals: 2 of 2 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   fifo_if.full         Y
  fifo_if.wr_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifo_if.full_0        -                             
  Row   2:          1  fifo_if.full_1        fifo_if.wr_en                 
  Row   3:          1  fifo_if.wr_en_0       fifo_if.full                  
  Row   4:          1  fifo_if.wr_en_1       fifo_if.full                  

----------------Focused Condition View-------------------
Line       45 Item    1  (fifo_if.rd_en && (count != 0))
Condition totals: 2 of 2 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fifo_if.rd_en         Y
   (count != 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifo_if.rd_en_0       -                             
  Row   2:          1  fifo_if.rd_en_1       (count != 0)                  
  Row   3:          1  (count != 0)_0        fifo_if.rd_en                 
  Row   4:          1  (count != 0)_1        fifo_if.rd_en                 

----------------Focused Condition View-------------------
Line       51 Item    1  (fifo_if.rd_en && fifo_if.empty)
Condition totals: 1 of 2 input terms covered = 50.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fifo_if.rd_en         Y
  fifo_if.empty         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifo_if.rd_en_0       -                             
  Row   2:          1  fifo_if.rd_en_1       fifo_if.empty                 
  Row   3:    ***0***  fifo_if.empty_0       fifo_if.rd_en                 
  Row   4:          1  fifo_if.empty_1       fifo_if.rd_en                 

----------------Focused Condition View-------------------
Line       63 Item    1  ((~fifo_if.rd_en && fifo_if.wr_en) && ~fifo_if.full)
Condition totals: 3 of 3 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fifo_if.rd_en         Y
  fifo_if.wr_en         Y
   fifo_if.full         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifo_if.rd_en_0       (~fifo_if.full && fifo_if.wr_en)
  Row   2:          1  fifo_if.rd_en_1       -                             
  Row   3:          1  fifo_if.wr_en_0       ~fifo_if.rd_en                
  Row   4:          1  fifo_if.wr_en_1       (~fifo_if.full && ~fifo_if.rd_en)
  Row   5:          1  fifo_if.full_0        (~fifo_if.rd_en && fifo_if.wr_en)
  Row   6:          1  fifo_if.full_1        (~fifo_if.rd_en && fifo_if.wr_en)

----------------Focused Condition View-------------------
Line       65 Item    1  ((fifo_if.rd_en && ~fifo_if.wr_en) && ~fifo_if.empty)
Condition totals: 3 of 3 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fifo_if.rd_en         Y
  fifo_if.wr_en         Y
  fifo_if.empty         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifo_if.rd_en_0       -                             
  Row   2:          1  fifo_if.rd_en_1       (~fifo_if.empty && ~fifo_if.wr_en)
  Row   3:          1  fifo_if.wr_en_0       (~fifo_if.empty && fifo_if.rd_en)
  Row   4:          1  fifo_if.wr_en_1       fifo_if.rd_en                 
  Row   5:          1  fifo_if.empty_0       (fifo_if.rd_en && ~fifo_if.wr_en)
  Row   6:          1  fifo_if.empty_1       (fifo_if.rd_en && ~fifo_if.wr_en)

----------------Focused Condition View-------------------
Line       67 Item    1  ((fifo_if.rd_en && fifo_if.wr_en) && fifo_if.empty)
Condition totals: 3 of 3 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fifo_if.rd_en         Y
  fifo_if.wr_en         Y
  fifo_if.empty         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifo_if.rd_en_0       -                             
  Row   2:          1  fifo_if.rd_en_1       (fifo_if.empty && fifo_if.wr_en)
  Row   3:          1  fifo_if.wr_en_0       fifo_if.rd_en                 
  Row   4:          1  fifo_if.wr_en_1       (fifo_if.empty && fifo_if.rd_en)
  Row   5:          1  fifo_if.empty_0       (fifo_if.rd_en && fifo_if.wr_en)
  Row   6:          1  fifo_if.empty_1       (fifo_if.rd_en && fifo_if.wr_en)

----------------Focused Condition View-------------------
Line       69 Item    1  ((fifo_if.rd_en && fifo_if.wr_en) && fifo_if.full)
Condition totals: 3 of 3 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fifo_if.rd_en         Y
  fifo_if.wr_en         Y
   fifo_if.full         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifo_if.rd_en_0       -                             
  Row   2:          1  fifo_if.rd_en_1       (fifo_if.full && fifo_if.wr_en)
  Row   3:          1  fifo_if.wr_en_0       fifo_if.rd_en                 
  Row   4:          1  fifo_if.wr_en_1       (fifo_if.full && fifo_if.rd_en)
  Row   5:          1  fifo_if.full_0        (fifo_if.rd_en && fifo_if.wr_en)
  Row   6:          1  fifo_if.full_1        (fifo_if.rd_en && fifo_if.wr_en)

----------------Focused Condition View-------------------
Line       74 Item    1  (count === fifo_if.FIFO_DEPTH)
Condition totals: 1 of 1 input term covered = 100.00%

                      Input Term   Covered  Reason for no coverage   Hint
                     -----------  --------  -----------------------  --------------
  (count === fifo_if.FIFO_DEPTH)         Y

     Rows:       Hits  FEC Target                        Non-masking condition(s)      
 ---------  ---------  --------------------              -------------------------     
  Row   1:          1  (count === fifo_if.FIFO_DEPTH)_0  -                             
  Row   2:          1  (count === fifo_if.FIFO_DEPTH)_1  -                             

----------------Focused Condition View-------------------
Line       75 Item    1  (count === 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (count === 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count === 0)_0       -                             
  Row   2:          1  (count === 0)_1       -                             

----------------Focused Condition View-------------------
Line       76 Item    1  (count === (fifo_if.FIFO_DEPTH - 1))
Condition totals: 1 of 1 input term covered = 100.00%

                            Input Term   Covered  Reason for no coverage   Hint
                           -----------  --------  -----------------------  --------------
  (count === (fifo_if.FIFO_DEPTH - 1))         Y

     Rows:       Hits  FEC Target                              Non-masking condition(s)      
 ---------  ---------  --------------------                    -------------------------     
  Row   1:          1  (count === (fifo_if.FIFO_DEPTH - 1))_0  -                             
  Row   2:          1  (count === (fifo_if.FIFO_DEPTH - 1))_1  -                             

----------------Focused Condition View-------------------
Line       77 Item    1  (count === 1)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (count === 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count === 1)_0       -                             
  Row   2:          1  (count === 1)_1       -                             



Directive Coverage:
    Directives                      12        12         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top/DUT/cover__Counter_threshold        FIFO   Verilog  SVA  FIFO.sv(198)    1911 Covered   
/top/DUT/cover__Read_Pointer_threshold   FIFO   Verilog  SVA  FIFO.sv(194)    1911 Covered   
/top/DUT/cover__Write_Pointer_threshold  FIFO   Verilog  SVA  FIFO.sv(190)    1911 Covered   
/top/DUT/cover__Read_Pointer_Wraparound  FIFO   Verilog  SVA  FIFO.sv(186)      34 Covered   
/top/DUT/cover__Write_Pointer_Wraparound FIFO   Verilog  SVA  FIFO.sv(182)      80 Covered   
/top/DUT/cover__Underflow_Detection      FIFO   Verilog  SVA  FIFO.sv(178)      40 Covered   
/top/DUT/cover__Overflow_Detection       FIFO   Verilog  SVA  FIFO.sv(174)     352 Covered   
/top/DUT/cover__Write_Acknowledge        FIFO   Verilog  SVA  FIFO.sv(170)     888 Covered   
/top/DUT/cover__Almost_Full_Flag_Assertion 
                                         FIFO   Verilog  SVA  FIFO.sv(166)     323 Covered   
/top/DUT/cover__Full_Flag_Assertion      FIFO   Verilog  SVA  FIFO.sv(162)     506 Covered   
/top/DUT/cover__Almost_Empty_Flag_Assertion 
                                         FIFO   Verilog  SVA  FIFO.sv(158)     172 Covered   
/top/DUT/cover__Empty_Flag_Assertion     FIFO   Verilog  SVA  FIFO.sv(154)     135 Covered   
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      29        29         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/DUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO.sv
    8                                                module FIFO(FIFO_IF.DUT fifo_if);
    9                                                
    10                                                
    11                                               localparam max_fifo_addr = $clog2(fifo_if.FIFO_DEPTH);
    12                                               
    13                                               reg [fifo_if.FIFO_WIDTH-1:0] mem [fifo_if.FIFO_DEPTH-1:0];
    14                                               
    15                                               reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
    16                                               reg [max_fifo_addr:0] count;  //**
    17                                               
    18              1                       2090     always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin
    19                                               	if (!fifo_if.rst_n) begin 
    20              1                        179     		wr_ptr <= 0;
    21              1                        179     		fifo_if.wr_ack <= 0;
    22              1                        179     		fifo_if.overflow <= 0;
    23                                               	end
    24                                               	else if (fifo_if.wr_en && count < fifo_if.FIFO_DEPTH) begin
    25              1                        971     		mem[wr_ptr] <= fifo_if.data_in;
    26              1                        971     		fifo_if.wr_ack <= 1;
    27              1                        971     		fifo_if.overflow <= 0;
    28              1                        971     		wr_ptr <= wr_ptr + 1;
    29                                               	end
    30                                               	else begin 
    31              1                        940     		fifo_if.wr_ack <= 0; 
    32                                               		if (fifo_if.full && fifo_if.wr_en)    //was bitwise and (&)
    33              1                        390     			fifo_if.overflow <= 1;
    34                                               		else
    35              1                        550     			fifo_if.overflow <= 0;
    36                                               	end
    37                                               end
    38                                               
    39                                               
    40              1                       2090     always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin
    41                                               	if (!fifo_if.rst_n) begin
    42              1                        179     		rd_ptr <= 0;
    43              1                        179     		fifo_if.underflow <= 0;
    44                                               	end
    45                                               	else if (fifo_if.rd_en && count != 0) begin
    46              1                        508     		fifo_if.data_out <= mem[rd_ptr];
    47              1                        508     		fifo_if.underflow <= 0;
    48              1                        508     		rd_ptr <= rd_ptr + 1;   //**
    49                                               	end
    50                                               	else begin
    51                                               		if (fifo_if.rd_en && fifo_if.empty) // underflow is sequential, should be assigned in always block
    52              1                         47     			fifo_if.underflow <= 1; 
    53                                               		else 
    54              1                       1356     			fifo_if.underflow <= 0;
    55                                               	end
    56                                               end
    57                                               
    58              1                       1824     always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin
    59                                               	if (!fifo_if.rst_n) begin
    60              1                        179     		count <= 0;
    61                                               	end
    62                                               	else begin
    63                                               		if	( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b10) && !fifo_if.full) 
    64              1                        694     			count <= count + 1;
    65                                               		else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b01) && !fifo_if.empty)
    66              1                        150     			count <= count - 1;
    67                                               		else if (({fifo_if.wr_en, fifo_if.rd_en} == 2'b11) && fifo_if.empty)  // was missing
    68              1                         33     			count <= count + 1;
    69                                               		else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b11)  && fifo_if.full) // was missing
    70              1                        114     			count <= count - 1;
    71                                               	end
    72                                               end
    73                                               
    74              1                       1078     assign fifo_if.full = (count === fifo_if.FIFO_DEPTH)? 1 : 0;
    75              1                       1078     assign fifo_if.empty = (count === 0)? 1 : 0;
    76              1                       1078     assign fifo_if.almostfull = (count === fifo_if.FIFO_DEPTH-1)? 1 : 0; // was FIFO_DEPTH-2
    77              1                       1078     assign fifo_if.almostempty = (count === 1)? 1 : 0;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         20        20         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/DUT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                        count[3-0]           1           1      100.00 
                                       rd_ptr[2-0]           1           1      100.00 
                                       wr_ptr[2-0]           1           1      100.00 

Total Node Count     =         10 
Toggled Node Count   =         10 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (20 of 20 bins)

=================================================================================
=== Instance: /top/tb
=== Design Unit: work.TestBench
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/tb/#ublk#176750168#20/immed__21
                     FIFO_tb.sv(21)                     0          1
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15        15         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/tb --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_tb.sv
    4                                                module TestBench(FIFO_IF.TEST fifo_if);
    5                                                
    6                                                    FIFO_transaction txn;
    7                                                    
    8                                                
    9                                                    initial begin
    10              1                          1             txn = new;
    11                                               
    12                                                   //================Sequence 1: Assert_Reset================
    13              1                          1             fifo_if.wr_en = 1;
    14              1                          1             fifo_if.data_in = 'b11;
    15              1                          1             fifo_if.rst_n = 0;
    16              1                          1             ->finished_driving;
    17              1                          1             @(negedge fifo_if.clk);
    18                                                   
    19                                                   //================Sequence 2: Constraint Random stimulus================
    20              1                       2000             repeat(2000) begin
    21                                                           assert (txn.randomize());
    22              1                       2000                 fifo_if.rst_n = txn.rst_n;
    23              1                       2000                 fifo_if.wr_en = txn.wr_en;
    24              1                       2000                 fifo_if.rd_en = txn.rd_en;
    25              1                       2000                 fifo_if.data_in = txn.data_in;
    26              1                       2000                 ->finished_driving;
    27              1                       2000                 @(negedge fifo_if.clk);
    28                                                       end
    29                                               
    30                                                   //================Assert test_finished================
    31              1                          1             test_finished = 1;
    32              1                          1             ->finished_driving;


=================================================================================
=== Instance: /top/monitor
=== Design Unit: work.FIFO_monitor
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /top/monitor

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_monitor.sv
------------------------------------IF Branch------------------------------------
    51                                      2001     Count coming in to IF
    51              1                          1                 if(test_finished) begin
                                            2000     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      24        24         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/monitor --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_monitor.sv
    7                                                module FIFO_monitor( FIFO_IF.Monitor IF);
    8                                                
    9                                                    FIFO_transaction txn;
    10                                                   FIFO_scoreboard sb;
    11                                                   FIFO_coverage cvg;
    12                                               
    13                                                   initial begin
    14              1                          1             txn = new;
    15              1                          1             sb = new;
    16              1                          1             cvg = new;
    17                                               
    18                                               
    19              1                          1             forever begin
    20              1                       2001                 @(finished_driving);
    21              1                       2001                 @(negedge IF.clk);
    22              1                       2001                 txn.rst_n = IF.rst_n;
    23              1                       2001                 txn.wr_en = IF.wr_en;
    24              1                       2001                 txn.rd_en = IF.rd_en;
    25              1                       2001                 txn.data_in = IF.data_in;
    26              1                       2001                 txn.data_out = IF.data_out;
    27              1                       2001                 txn.wr_ack = IF.wr_ack;
    28              1                       2001                 txn.overflow = IF.overflow;
    29              1                       2001                 txn.underflow = IF.underflow;
    30              1                       2001                 txn.empty = IF.empty;
    31              1                       2001                 txn.almostempty = IF.almostempty;
    32              1                       2001                 txn.full = IF.full;
    33              1                       2001                 txn.almostfull = IF.almostfull;
    34                                               
    35                                                           
    36                                                           fork
    37                                                               begin
    38              1                       2001                         cvg.sample_data(txn);    
    39                                                               end
    40                                               
    41                                                               begin     
    42              1                       2001                         sb.check_data(txn);
    43                                                                   // txn.rst_n = txn.new_rst_n;
    44                                                                   // txn.wr_en = txn.new_wr_en;
    45                                                                   // txn.rd_en = txn.new_rd_en;
    46                                                                   // txn.data_in = txn.new_data_in;
    47                                                               end
    48                                                           join
    49                                               
    50              1                       2001                 -> finished_recording;
    51                                                           if(test_finished) begin
    52              1                          1                     $display("Correct Count: %0d",correct_count);
    53              1                          1                     $display("Error Count: %0d",error_count);
    54              1                          1                     $stop;


=================================================================================
=== Instance: /top
=== Design Unit: work.top
=================================================================================

Assertion Coverage:
    Assertions                       1         0         1     0.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/Reset           top.sv(15)                         1          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /top

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File top.sv
------------------------------------IF Branch------------------------------------
    13                                      1535     Count coming in to IF
    13              1                        177             if(!fifo_if.rst_n) begin 
                                            1358     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File top.sv
    1                                                module top();
    2                                                    bit clk = 0;
    3                                                
    4               1                       4005         always #2 clk = ~clk;
    4               2                       4004     
    5                                                
    6                                                    FIFO_IF fifo_if (clk);
    7                                                    FIFO DUT (fifo_if);
    8                                                    TestBench tb (fifo_if);
    9                                                    FIFO_monitor monitor (fifo_if);
    10                                               
    11              1                       1535         always_comb begin

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /FIFO_transaction_pkg
=== Design Unit: work.FIFO_transaction_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_transaction_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_transaction.sv
    1                                                package FIFO_transaction_pkg;
    2                                                
    3                                                    import shared_pkg::*;
    4                                                    class FIFO_transaction;
    5                                                        
    6                                                        rand bit [FIFO_WIDTH-1:0] data_in;
    7                                                        rand bit rst_n, wr_en, rd_en;
    8                                                
    9                                                        bit [FIFO_WIDTH-1:0] new_data_in;
    10                                                       bit new_rst_n, new_wr_en, new_rd_en;
    11                                                       
    12                                                       logic [FIFO_WIDTH-1:0] data_out;
    13                                                       logic wr_ack, overflow;
    14                                                       logic full, empty, almostfull, almostempty, underflow;
    15                                               
    16                                                       int RD_EN_ON_DIST, WR_EN_ON_DIST;
    17                                               
    18                                                       function  new(int RD_EN_ON_DIST = 30, int WR_EN_ON_DIST = 70);
    19                                                           
    20              1                          2                 this.RD_EN_ON_DIST  = RD_EN_ON_DIST;
    21              1                          2                 this.WR_EN_ON_DIST  = WR_EN_ON_DIST;


=================================================================================
=== Instance: /FIFO_coverage_pkg
=== Design Unit: work.FIFO_coverage_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses         16        na        na        na
            Covergroup Bins         64        64         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /FIFO_coverage_pkg/FIFO_coverage/FIFO_coverage 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    64         64          -                      
    missing/total bins:                                     0         64          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint write_enable                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin wr_en_0                                       550          1          -    Covered              
        bin wr_en_1                                      1360          1          -    Covered              
    Coverpoint read_enable                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin rd_en_0                                      1355          1          -    Covered              
        bin rd_en_1                                       555          1          -    Covered              
    Coverpoint full_flag                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin full_0                                       1350          1          -    Covered              
        bin full_1                                        560          1          -    Covered              
    Coverpoint almostfull_flag                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin almostfull_0                                 1557          1          -    Covered              
        bin almostfull_1                                  353          1          -    Covered              
    Coverpoint empty_flag                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin empty_0                                      1856          1          -    Covered              
        bin empty_1                                        54          1          -    Covered              
    Coverpoint almostempty_flag                       100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin almostempty_0                                1719          1          -    Covered              
        bin almostempty_1                                 191          1          -    Covered              
    Coverpoint overflow_flag                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin overflow_0                                   1520          1          -    Covered              
        bin overflow_1                                    390          1          -    Covered              
    Coverpoint underflow_flag                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin underflow_0                                  1863          1          -    Covered              
        bin underflow_1                                    47          1          -    Covered              
    Coverpoint write_ack_flag                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin wr_ack_0                                      940          1          -    Covered              
        bin wr_ack_1                                      970          1          -    Covered              
    Cross #cross__0#                                  100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,full_0>                  391          1          -    Covered              
            bin <wr_en_0,rd_en_1,full_0>                  164          1          -    Covered              
            bin <wr_en_1,rd_en_0,full_1>                  456          1          -    Covered              
            bin <wr_en_1,rd_en_0,full_0>                  513          1          -    Covered              
            bin <wr_en_0,rd_en_0,full_1>                  104          1          -    Covered              
            bin <wr_en_0,rd_en_0,full_0>                  282          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin full_1_rd_en1                       0                     -    ZERO                 
    Cross #cross__1#                                  100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,almostfull_1>            167          1          -    Covered              
            bin <wr_en_0,rd_en_1,almostfull_1>             40          1          -    Covered              
            bin <wr_en_1,rd_en_0,almostfull_1>             77          1          -    Covered              
            bin <wr_en_0,rd_en_0,almostfull_1>             69          1          -    Covered              
            bin <wr_en_1,rd_en_1,almostfull_0>            224          1          -    Covered              
            bin <wr_en_0,rd_en_1,almostfull_0>            124          1          -    Covered              
            bin <wr_en_1,rd_en_0,almostfull_0>            892          1          -    Covered              
            bin <wr_en_0,rd_en_0,almostfull_0>            317          1          -    Covered              
    Cross #cross__2#                                  100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_0,rd_en_1,empty_1>                  28          1          -    Covered              
            bin <wr_en_0,rd_en_0,empty_1>                  26          1          -    Covered              
            bin <wr_en_1,rd_en_1,empty_0>                 391          1          -    Covered              
            bin <wr_en_0,rd_en_1,empty_0>                 136          1          -    Covered              
            bin <wr_en_1,rd_en_0,empty_0>                 969          1          -    Covered              
            bin <wr_en_0,rd_en_0,empty_0>                 360          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin empty_1_wr_en1                      0                     -    ZERO                 
    Cross #cross__3#                                  100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,almostempty_1>            69          1          -    Covered              
            bin <wr_en_0,rd_en_1,almostempty_1>            16          1          -    Covered              
            bin <wr_en_1,rd_en_0,almostempty_1>            66          1          -    Covered              
            bin <wr_en_0,rd_en_0,almostempty_1>            40          1          -    Covered              
            bin <wr_en_1,rd_en_1,almostempty_0>           322          1          -    Covered              
            bin <wr_en_0,rd_en_1,almostempty_0>           148          1          -    Covered              
            bin <wr_en_1,rd_en_0,almostempty_0>           903          1          -    Covered              
            bin <wr_en_0,rd_en_0,almostempty_0>           346          1          -    Covered              
    Cross #cross__4#                                  100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,overflow_1>              114          1          -    Covered              
            bin <wr_en_1,rd_en_0,overflow_1>              276          1          -    Covered              
            bin <wr_en_1,rd_en_1,overflow_0>              277          1          -    Covered              
            bin <wr_en_0,rd_en_1,overflow_0>              164          1          -    Covered              
            bin <wr_en_1,rd_en_0,overflow_0>              693          1          -    Covered              
            bin <wr_en_0,rd_en_0,overflow_0>              386          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin overflow1_wr_en0                    0                     -    ZERO                 
    Cross #cross__5#                                  100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,underflow_1>              33          1          -    Covered              
            bin <wr_en_1,rd_en_1,underflow_0>             358          1          -    Covered              
            bin <wr_en_0,rd_en_1,underflow_1>              14          1          -    Covered              
            bin <wr_en_0,rd_en_1,underflow_0>             150          1          -    Covered              
            bin <wr_en_1,rd_en_0,underflow_0>             969          1          -    Covered              
            bin <wr_en_0,rd_en_0,underflow_0>             386          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin underflow1_wr_en0                   0                     -    ZERO                 
    Cross #cross__6#                                  100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,wr_ack_1>                277          1          -    Covered              
            bin <wr_en_1,rd_en_0,wr_ack_1>                693          1          -    Covered              
            bin <wr_en_1,rd_en_1,wr_ack_0>                114          1          -    Covered              
            bin <wr_en_0,rd_en_1,wr_ack_0>                164          1          -    Covered              
            bin <wr_en_1,rd_en_0,wr_ack_0>                276          1          -    Covered              
            bin <wr_en_0,rd_en_0,wr_ack_0>                386          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin write_ack_wr_en0                    0                     -    ZERO                 
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_coverage_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_coverage.sv
    1                                                package FIFO_coverage_pkg;
    2                                                    import FIFO_transaction_pkg::*;
    3                                                
    4                                                    class FIFO_coverage;
    5                                                
    6                                                        FIFO_transaction F_cvg_txn;
    7                                                
    8                                                
    9                                                        covergroup FIFO_coverage;
    10                                               
    11                                                       write_enable : coverpoint F_cvg_txn.wr_en iff(F_cvg_txn.rst_n){
    12                                                           bins wr_en_0 = {0};
    13                                                           bins wr_en_1 = {1};
    14                                                       }
    15                                                       read_enable :coverpoint F_cvg_txn.rd_en iff(F_cvg_txn.rst_n){
    16                                                           bins rd_en_0 = {0};
    17                                                           bins rd_en_1 = {1};
    18                                                       }
    19                                                       full_flag:coverpoint F_cvg_txn.full iff(F_cvg_txn.rst_n){
    20                                                           bins full_0 = {0};
    21                                                           bins full_1 = {1};
    22                                                       }
    23                                                       almostfull_flag:coverpoint F_cvg_txn.almostfull iff(F_cvg_txn.rst_n){
    24                                                           bins almostfull_0 = {0};
    25                                                           bins almostfull_1 = {1};
    26                                                       }
    27                                                       empty_flag: coverpoint F_cvg_txn.empty iff(F_cvg_txn.rst_n){
    28                                                           bins empty_0 = {0};
    29                                                           bins empty_1 = {1};
    30                                                       }
    31                                                       almostempty_flag: coverpoint F_cvg_txn.almostempty iff(F_cvg_txn.rst_n){
    32                                                           bins almostempty_0 = {0};
    33                                                           bins almostempty_1 = {1};
    34                                                       }
    35                                                       overflow_flag :coverpoint F_cvg_txn.overflow iff(F_cvg_txn.rst_n){
    36                                                           bins overflow_0 = {0};
    37                                                           bins overflow_1 = {1};
    38                                                       }
    39                                                       underflow_flag:coverpoint F_cvg_txn.underflow iff(F_cvg_txn.rst_n){
    40                                                           bins underflow_0 = {0};
    41                                                           bins underflow_1 = {1};
    42                                                       }
    43                                                       write_ack_flag :coverpoint F_cvg_txn.wr_ack iff(F_cvg_txn.rst_n){
    44                                                           bins wr_ack_0 = {0};
    45                                                           bins wr_ack_1 = {1};
    46                                                       }
    47                                                           
    48                                                           cross write_enable , read_enable , full_flag{
    49                                                               illegal_bins full_1_rd_en1 = binsof(read_enable.rd_en_1) &&
    50                                                               binsof (full_flag.full_1);
    51                                                           }  
    52                                                           cross write_enable , read_enable , almostfull_flag;  
    53                                                           
    54                                                           cross write_enable , read_enable , empty_flag{
    55                                                               illegal_bins empty_1_wr_en1 = binsof(write_enable.wr_en_1) &&
    56                                                               binsof (empty_flag.empty_1);
    57                                                           }  
    58                                                           cross write_enable , read_enable , almostempty_flag;  
    59                                                
    60                                                           cross write_enable , read_enable , overflow_flag{
    61                                                               illegal_bins overflow1_wr_en0 = binsof(write_enable.wr_en_0) &&
    62                                                                binsof(overflow_flag.overflow_1);
    63                                                           }  
    64                                                           cross write_enable , read_enable , underflow_flag{
    65                                                               illegal_bins underflow1_wr_en0 = binsof(read_enable.rd_en_0) &&
    66                                                                binsof(underflow_flag.underflow_1);
    67                                                           }
    68                                               
    69                                                           cross write_enable , read_enable , write_ack_flag{
    70                                                               illegal_bins write_ack_wr_en0 = binsof(write_enable.wr_en_0) &&
    71                                                               binsof (write_ack_flag.wr_ack_1);
    72                                                           } 
    73                                               
    74                                               
    75                                                       endgroup
    76                                               
    77                                                       function new();
    78              1                          1                 FIFO_coverage = new;
    79                                                       endfunction
    80                                               
    81                                                       function void sample_data(FIFO_transaction F_txn);
    82              1                       2001                 F_cvg_txn = new F_txn;
    83              1                       2001                 FIFO_coverage.sample();


=================================================================================
=== Instance: /FIFO_scoreboard_pkg
=== Design Unit: work.FIFO_scoreboard_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        17        16         1    94.11%

================================Branch Details================================

Branch Coverage for instance /FIFO_scoreboard_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_scoreboard.sv
------------------------------------IF Branch------------------------------------
    12                                      2001     Count coming in to IF
    12              1                        555                 if(F_txn.rd_en && F_txn.rst_n) begin  // there is a read operation      
    22              1                       1446                 else correct_count++;    
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    13                                       555     Count coming in to IF
    13              1                    ***0***                     if(!F_txn.empty && (data_out_ref != F_txn.data_out)) begin
    18              1                        555                     else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    25                                      2001     Count coming in to IF
    25              1                         90                 if(!F_txn.rst_n) begin
    30              1                       1911                 else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    32                                      1911     Count coming in to IF
    32              1                        391                     if ({F_txn.wr_en,F_txn.rd_en} == 2'b11) begin
    45              1                        164                     else if ({F_txn.wr_en,F_txn.rd_en} == 2'b01) begin
    51              1                        970                     else if ({F_txn.wr_en,F_txn.rd_en} == 2'b10) begin
                                             386     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    33                                       391     Count coming in to IF
    33              1                         33                         if (FIFO_ref.size() == 0) begin // fifo empty, only write
    36              1                        114                         else if (FIFO_ref.size() == FIFO_DEPTH) begin // fifo full, only read
    39              1                        244                         else begin // read & write, count still the same
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    46                                       164     Count coming in to IF
    46              1                        150                         if (FIFO_ref.size() > 0) begin
                                              14     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    52                                       970     Count coming in to IF
    52              1                        694                         if (FIFO_ref.size() < FIFO_DEPTH) begin
                                             276     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      14        10         4    71.42%

================================Condition Details================================

Condition Coverage for instance /FIFO_scoreboard_pkg --

  File FIFO_scoreboard.sv
----------------Focused Condition View-------------------
Line       12 Item    1  (F_txn.rd_en && F_txn.rst_n)
Condition totals: 2 of 2 input terms covered = 100.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  F_txn.rd_en         Y
  F_txn.rst_n         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  F_txn.rd_en_0         -                             
  Row   2:          1  F_txn.rd_en_1         F_txn.rst_n                   
  Row   3:          1  F_txn.rst_n_0         F_txn.rd_en                   
  Row   4:          1  F_txn.rst_n_1         F_txn.rd_en                   

----------------Focused Condition View-------------------
Line       13 Item    1  (~F_txn.empty && (this.data_out_ref != F_txn.data_out))
Condition totals: 0 of 2 input terms covered = 0.00%

                             Input Term   Covered  Reason for no coverage   Hint
                            -----------  --------  -----------------------  --------------
                            F_txn.empty         N  '_0' not hit             Hit '_0'
  (this.data_out_ref != F_txn.data_out)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                               Non-masking condition(s)      
 ---------  ---------  --------------------                     -------------------------     
  Row   1:    ***0***  F_txn.empty_0                            (this.data_out_ref != F_txn.data_out)
  Row   2:          1  F_txn.empty_1                            -                             
  Row   3:          1  (this.data_out_ref != F_txn.data_out)_0  ~F_txn.empty                  
  Row   4:    ***0***  (this.data_out_ref != F_txn.data_out)_1  ~F_txn.empty                  

----------------Focused Condition View-------------------
Line       32 Item    1  (F_txn.rd_en & F_txn.wr_en)
Condition totals: 2 of 2 input terms covered = 100.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  F_txn.rd_en         Y
  F_txn.wr_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  F_txn.rd_en_0         F_txn.wr_en                   
  Row   2:          1  F_txn.rd_en_1         F_txn.wr_en                   
  Row   3:          1  F_txn.wr_en_0         F_txn.rd_en                   
  Row   4:          1  F_txn.wr_en_1         F_txn.rd_en                   

----------------Focused Condition View-------------------
Line       33 Item    1  (size(this.FIFO_ref) == 0)
Condition totals: 1 of 1 input term covered = 100.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  (size(this.FIFO_ref) == 0)         Y

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:          1  (size(this.FIFO_ref) == 0)_0  -                             
  Row   2:          1  (size(this.FIFO_ref) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       36 Item    1  (size(this.FIFO_ref) == 8)
Condition totals: 1 of 1 input term covered = 100.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  (size(this.FIFO_ref) == 8)         Y

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:          1  (size(this.FIFO_ref) == 8)_0  -                             
  Row   2:          1  (size(this.FIFO_ref) == 8)_1  -                             

----------------Focused Condition View-------------------
Line       45 Item    1  (F_txn.rd_en & ~F_txn.wr_en)
Condition totals: 1 of 2 input terms covered = 50.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  F_txn.rd_en         Y
  F_txn.wr_en         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  F_txn.rd_en_0         ~F_txn.wr_en                  
  Row   2:          1  F_txn.rd_en_1         ~F_txn.wr_en                  
  Row   3:          1  F_txn.wr_en_0         F_txn.rd_en                   
  Row   4:    ***0***  F_txn.wr_en_1         F_txn.rd_en                   

----------------Focused Condition View-------------------
Line       46 Item    1  (size(this.FIFO_ref) > 0)
Condition totals: 1 of 1 input term covered = 100.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
  (size(this.FIFO_ref) > 0)         Y

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  (size(this.FIFO_ref) > 0)_0  -                             
  Row   2:          1  (size(this.FIFO_ref) > 0)_1  -                             

----------------Focused Condition View-------------------
Line       51 Item    1  (~F_txn.rd_en & F_txn.wr_en)
Condition totals: 1 of 2 input terms covered = 50.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  F_txn.rd_en         N  '_1' not hit             Hit '_1'
  F_txn.wr_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  F_txn.rd_en_0         F_txn.wr_en                   
  Row   2:    ***0***  F_txn.rd_en_1         F_txn.wr_en                   
  Row   3:          1  F_txn.wr_en_0         ~F_txn.rd_en                  
  Row   4:          1  F_txn.wr_en_1         ~F_txn.rd_en                  

----------------Focused Condition View-------------------
Line       52 Item    1  (size(this.FIFO_ref) < 8)
Condition totals: 1 of 1 input term covered = 100.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
  (size(this.FIFO_ref) < 8)         Y

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  (size(this.FIFO_ref) < 8)_0  -                             
  Row   2:          1  (size(this.FIFO_ref) < 8)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        11         2    84.61%

================================Statement Details================================

Statement Coverage for instance /FIFO_scoreboard_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_scoreboard.sv
    1                                                package FIFO_scoreboard_pkg;
    2                                                
    3                                                    import shared_pkg::*;
    4                                                    import FIFO_transaction_pkg::*;
    5                                                    class FIFO_scoreboard;
    6                                                        logic [FIFO_WIDTH-1:0] data_out_ref;
    7                                                        logic [FIFO_WIDTH-1 : 0] FIFO_ref[$];
    8                                                        bit fifo_current_size = 0;
    9                                                
    10                                                       function void check_data(FIFO_transaction F_txn);
    11              1                       2001                 reference_model(F_txn);
    12                                                           if(F_txn.rd_en && F_txn.rst_n) begin  // there is a read operation      
    13                                                               if(!F_txn.empty && (data_out_ref != F_txn.data_out)) begin
    14              1                    ***0***                         $fatal("Invalid data_out: %0h, Expected: %0h",F_txn.data_out,data_out_ref);
    15              1                    ***0***                         error_count++;
    16                                                                   //$stop;
    17                                                               end
    18                                                               else begin
    19              1                        555                         correct_count++;
    20                                                               end
    21                                                           end
    22              1                       1446                 else correct_count++;    
    23                                                       endfunction
    24                                                       function void reference_model(FIFO_transaction F_txn);
    25                                                           if(!F_txn.rst_n) begin
    26              1                         90                     FIFO_ref.delete();
    27              1                         90                     fifo_current_size = 0;           
    28                                                           end
    29                                               
    30                                                           else begin
    31                                               
    32                                                               if ({F_txn.wr_en,F_txn.rd_en} == 2'b11) begin
    33                                                                   if (FIFO_ref.size() == 0) begin // fifo empty, only write
    34              1                         33                             FIFO_ref.push_back(F_txn.data_in);
    35                                                                   end
    36                                                                   else if (FIFO_ref.size() == FIFO_DEPTH) begin // fifo full, only read
    37              1                        114                             data_out_ref = FIFO_ref.pop_front();
    38                                                                   end
    39                                                                   else begin // read & write, count still the same
    40              1                        244                             data_out_ref = FIFO_ref.pop_front();
    41              1                        244                             FIFO_ref.push_back(F_txn.data_in);
    42                                                                   end
    43                                                               end
    44                                               
    45                                                               else if ({F_txn.wr_en,F_txn.rd_en} == 2'b01) begin
    46                                                                   if (FIFO_ref.size() > 0) begin
    47              1                        150                             data_out_ref = FIFO_ref.pop_front();
    48                                                                   end
    49                                                               end
    50                                               
    51                                                               else if ({F_txn.wr_en,F_txn.rd_en} == 2'b10) begin
    52                                                                   if (FIFO_ref.size() < FIFO_DEPTH) begin
    53              1                        694                             FIFO_ref.push_back(F_txn.data_in);


COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /FIFO_coverage_pkg/FIFO_coverage/FIFO_coverage 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    64         64          -                      
    missing/total bins:                                     0         64          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint write_enable                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin wr_en_0                                       550          1          -    Covered              
        bin wr_en_1                                      1360          1          -    Covered              
    Coverpoint read_enable                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin rd_en_0                                      1355          1          -    Covered              
        bin rd_en_1                                       555          1          -    Covered              
    Coverpoint full_flag                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin full_0                                       1350          1          -    Covered              
        bin full_1                                        560          1          -    Covered              
    Coverpoint almostfull_flag                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin almostfull_0                                 1557          1          -    Covered              
        bin almostfull_1                                  353          1          -    Covered              
    Coverpoint empty_flag                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin empty_0                                      1856          1          -    Covered              
        bin empty_1                                        54          1          -    Covered              
    Coverpoint almostempty_flag                       100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin almostempty_0                                1719          1          -    Covered              
        bin almostempty_1                                 191          1          -    Covered              
    Coverpoint overflow_flag                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin overflow_0                                   1520          1          -    Covered              
        bin overflow_1                                    390          1          -    Covered              
    Coverpoint underflow_flag                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin underflow_0                                  1863          1          -    Covered              
        bin underflow_1                                    47          1          -    Covered              
    Coverpoint write_ack_flag                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin wr_ack_0                                      940          1          -    Covered              
        bin wr_ack_1                                      970          1          -    Covered              
    Cross #cross__0#                                  100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,full_0>                  391          1          -    Covered              
            bin <wr_en_0,rd_en_1,full_0>                  164          1          -    Covered              
            bin <wr_en_1,rd_en_0,full_1>                  456          1          -    Covered              
            bin <wr_en_1,rd_en_0,full_0>                  513          1          -    Covered              
            bin <wr_en_0,rd_en_0,full_1>                  104          1          -    Covered              
            bin <wr_en_0,rd_en_0,full_0>                  282          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin full_1_rd_en1                       0                     -    ZERO                 
    Cross #cross__1#                                  100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,almostfull_1>            167          1          -    Covered              
            bin <wr_en_0,rd_en_1,almostfull_1>             40          1          -    Covered              
            bin <wr_en_1,rd_en_0,almostfull_1>             77          1          -    Covered              
            bin <wr_en_0,rd_en_0,almostfull_1>             69          1          -    Covered              
            bin <wr_en_1,rd_en_1,almostfull_0>            224          1          -    Covered              
            bin <wr_en_0,rd_en_1,almostfull_0>            124          1          -    Covered              
            bin <wr_en_1,rd_en_0,almostfull_0>            892          1          -    Covered              
            bin <wr_en_0,rd_en_0,almostfull_0>            317          1          -    Covered              
    Cross #cross__2#                                  100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_0,rd_en_1,empty_1>                  28          1          -    Covered              
            bin <wr_en_0,rd_en_0,empty_1>                  26          1          -    Covered              
            bin <wr_en_1,rd_en_1,empty_0>                 391          1          -    Covered              
            bin <wr_en_0,rd_en_1,empty_0>                 136          1          -    Covered              
            bin <wr_en_1,rd_en_0,empty_0>                 969          1          -    Covered              
            bin <wr_en_0,rd_en_0,empty_0>                 360          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin empty_1_wr_en1                      0                     -    ZERO                 
    Cross #cross__3#                                  100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,almostempty_1>            69          1          -    Covered              
            bin <wr_en_0,rd_en_1,almostempty_1>            16          1          -    Covered              
            bin <wr_en_1,rd_en_0,almostempty_1>            66          1          -    Covered              
            bin <wr_en_0,rd_en_0,almostempty_1>            40          1          -    Covered              
            bin <wr_en_1,rd_en_1,almostempty_0>           322          1          -    Covered              
            bin <wr_en_0,rd_en_1,almostempty_0>           148          1          -    Covered              
            bin <wr_en_1,rd_en_0,almostempty_0>           903          1          -    Covered              
            bin <wr_en_0,rd_en_0,almostempty_0>           346          1          -    Covered              
    Cross #cross__4#                                  100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,overflow_1>              114          1          -    Covered              
            bin <wr_en_1,rd_en_0,overflow_1>              276          1          -    Covered              
            bin <wr_en_1,rd_en_1,overflow_0>              277          1          -    Covered              
            bin <wr_en_0,rd_en_1,overflow_0>              164          1          -    Covered              
            bin <wr_en_1,rd_en_0,overflow_0>              693          1          -    Covered              
            bin <wr_en_0,rd_en_0,overflow_0>              386          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin overflow1_wr_en0                    0                     -    ZERO                 
    Cross #cross__5#                                  100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,underflow_1>              33          1          -    Covered              
            bin <wr_en_1,rd_en_1,underflow_0>             358          1          -    Covered              
            bin <wr_en_0,rd_en_1,underflow_1>              14          1          -    Covered              
            bin <wr_en_0,rd_en_1,underflow_0>             150          1          -    Covered              
            bin <wr_en_1,rd_en_0,underflow_0>             969          1          -    Covered              
            bin <wr_en_0,rd_en_0,underflow_0>             386          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin underflow1_wr_en0                   0                     -    ZERO                 
    Cross #cross__6#                                  100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,wr_ack_1>                277          1          -    Covered              
            bin <wr_en_1,rd_en_0,wr_ack_1>                693          1          -    Covered              
            bin <wr_en_1,rd_en_1,wr_ack_0>                114          1          -    Covered              
            bin <wr_en_0,rd_en_1,wr_ack_0>                164          1          -    Covered              
            bin <wr_en_1,rd_en_0,wr_ack_0>                276          1          -    Covered              
            bin <wr_en_0,rd_en_0,wr_ack_0>                386          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin write_ack_wr_en0                    0                     -    ZERO                 

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 1

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top/DUT/cover__Counter_threshold        FIFO   Verilog  SVA  FIFO.sv(198)    1911 Covered   
/top/DUT/cover__Read_Pointer_threshold   FIFO   Verilog  SVA  FIFO.sv(194)    1911 Covered   
/top/DUT/cover__Write_Pointer_threshold  FIFO   Verilog  SVA  FIFO.sv(190)    1911 Covered   
/top/DUT/cover__Read_Pointer_Wraparound  FIFO   Verilog  SVA  FIFO.sv(186)      34 Covered   
/top/DUT/cover__Write_Pointer_Wraparound FIFO   Verilog  SVA  FIFO.sv(182)      80 Covered   
/top/DUT/cover__Underflow_Detection      FIFO   Verilog  SVA  FIFO.sv(178)      40 Covered   
/top/DUT/cover__Overflow_Detection       FIFO   Verilog  SVA  FIFO.sv(174)     352 Covered   
/top/DUT/cover__Write_Acknowledge        FIFO   Verilog  SVA  FIFO.sv(170)     888 Covered   
/top/DUT/cover__Almost_Full_Flag_Assertion 
                                         FIFO   Verilog  SVA  FIFO.sv(166)     323 Covered   
/top/DUT/cover__Full_Flag_Assertion      FIFO   Verilog  SVA  FIFO.sv(162)     506 Covered   
/top/DUT/cover__Almost_Empty_Flag_Assertion 
                                         FIFO   Verilog  SVA  FIFO.sv(158)     172 Covered   
/top/DUT/cover__Empty_Flag_Assertion     FIFO   Verilog  SVA  FIFO.sv(154)     135 Covered   

TOTAL DIRECTIVE COVERAGE: 100.00%  COVERS: 12

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/Reset           top.sv(15)                         1          1
/top/DUT/empty_Flag_Assertion
                     FIFO.sv(152)                       0          1
/top/DUT/almost_Empty_Flag_Assertion
                     FIFO.sv(156)                       0          1
/top/DUT/full_Flag_Assertion
                     FIFO.sv(160)                       0          1
/top/DUT/almost_Full_Flag_Assertion
                     FIFO.sv(164)                       0          1
/top/DUT/write_Acknowledge
                     FIFO.sv(168)                       0          1
/top/DUT/overflow_detection
                     FIFO.sv(172)                       0          1
/top/DUT/underflow_Detection
                     FIFO.sv(176)                       0          1
/top/DUT/write_Pointer_Wraparound
                     FIFO.sv(180)                       0          1
/top/DUT/read_Pointer_Wraparound
                     FIFO.sv(184)                       0          1
/top/DUT/write_Pointer_threshold
                     FIFO.sv(188)                       0          1
/top/DUT/read_Pointer_threshold
                     FIFO.sv(192)                       0          1
/top/DUT/counter_threshold
                     FIFO.sv(196)                       0          1
/top/tb/#ublk#176750168#20/immed__21
                     FIFO_tb.sv(21)                     0          1

Total Coverage By Instance (filtered view): 96.46%

