
Practical2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005510  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000041c  080056b0  080056b0  000156b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005acc  08005acc  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  08005acc  08005acc  00015acc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005ad4  08005ad4  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005ad4  08005ad4  00015ad4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005ad8  08005ad8  00015ad8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08005adc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000050  200001e0  08005cbc  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000230  08005cbc  00020230  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000083db  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018cb  00000000  00000000  000285eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000598  00000000  00000000  00029eb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000004b0  00000000  00000000  0002a450  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016af1  00000000  00000000  0002a900  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000708b  00000000  00000000  000413f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086c9b  00000000  00000000  0004847c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000cf117  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002510  00000000  00000000  000cf16c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         0000003c  00000000  00000000  000d167c  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      00000076  00000000  00000000  000d16b8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005698 	.word	0x08005698

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	08005698 	.word	0x08005698

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b96e 	b.w	8000f8c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	4604      	mov	r4, r0
 8000cd0:	468c      	mov	ip, r1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	f040 8083 	bne.w	8000dde <__udivmoddi4+0x116>
 8000cd8:	428a      	cmp	r2, r1
 8000cda:	4617      	mov	r7, r2
 8000cdc:	d947      	bls.n	8000d6e <__udivmoddi4+0xa6>
 8000cde:	fab2 f282 	clz	r2, r2
 8000ce2:	b142      	cbz	r2, 8000cf6 <__udivmoddi4+0x2e>
 8000ce4:	f1c2 0020 	rsb	r0, r2, #32
 8000ce8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cec:	4091      	lsls	r1, r2
 8000cee:	4097      	lsls	r7, r2
 8000cf0:	ea40 0c01 	orr.w	ip, r0, r1
 8000cf4:	4094      	lsls	r4, r2
 8000cf6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cfa:	0c23      	lsrs	r3, r4, #16
 8000cfc:	fbbc f6f8 	udiv	r6, ip, r8
 8000d00:	fa1f fe87 	uxth.w	lr, r7
 8000d04:	fb08 c116 	mls	r1, r8, r6, ip
 8000d08:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d0c:	fb06 f10e 	mul.w	r1, r6, lr
 8000d10:	4299      	cmp	r1, r3
 8000d12:	d909      	bls.n	8000d28 <__udivmoddi4+0x60>
 8000d14:	18fb      	adds	r3, r7, r3
 8000d16:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d1a:	f080 8119 	bcs.w	8000f50 <__udivmoddi4+0x288>
 8000d1e:	4299      	cmp	r1, r3
 8000d20:	f240 8116 	bls.w	8000f50 <__udivmoddi4+0x288>
 8000d24:	3e02      	subs	r6, #2
 8000d26:	443b      	add	r3, r7
 8000d28:	1a5b      	subs	r3, r3, r1
 8000d2a:	b2a4      	uxth	r4, r4
 8000d2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d30:	fb08 3310 	mls	r3, r8, r0, r3
 8000d34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d38:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d3c:	45a6      	cmp	lr, r4
 8000d3e:	d909      	bls.n	8000d54 <__udivmoddi4+0x8c>
 8000d40:	193c      	adds	r4, r7, r4
 8000d42:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d46:	f080 8105 	bcs.w	8000f54 <__udivmoddi4+0x28c>
 8000d4a:	45a6      	cmp	lr, r4
 8000d4c:	f240 8102 	bls.w	8000f54 <__udivmoddi4+0x28c>
 8000d50:	3802      	subs	r0, #2
 8000d52:	443c      	add	r4, r7
 8000d54:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d58:	eba4 040e 	sub.w	r4, r4, lr
 8000d5c:	2600      	movs	r6, #0
 8000d5e:	b11d      	cbz	r5, 8000d68 <__udivmoddi4+0xa0>
 8000d60:	40d4      	lsrs	r4, r2
 8000d62:	2300      	movs	r3, #0
 8000d64:	e9c5 4300 	strd	r4, r3, [r5]
 8000d68:	4631      	mov	r1, r6
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	b902      	cbnz	r2, 8000d72 <__udivmoddi4+0xaa>
 8000d70:	deff      	udf	#255	; 0xff
 8000d72:	fab2 f282 	clz	r2, r2
 8000d76:	2a00      	cmp	r2, #0
 8000d78:	d150      	bne.n	8000e1c <__udivmoddi4+0x154>
 8000d7a:	1bcb      	subs	r3, r1, r7
 8000d7c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d80:	fa1f f887 	uxth.w	r8, r7
 8000d84:	2601      	movs	r6, #1
 8000d86:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d8a:	0c21      	lsrs	r1, r4, #16
 8000d8c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d94:	fb08 f30c 	mul.w	r3, r8, ip
 8000d98:	428b      	cmp	r3, r1
 8000d9a:	d907      	bls.n	8000dac <__udivmoddi4+0xe4>
 8000d9c:	1879      	adds	r1, r7, r1
 8000d9e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0xe2>
 8000da4:	428b      	cmp	r3, r1
 8000da6:	f200 80e9 	bhi.w	8000f7c <__udivmoddi4+0x2b4>
 8000daa:	4684      	mov	ip, r0
 8000dac:	1ac9      	subs	r1, r1, r3
 8000dae:	b2a3      	uxth	r3, r4
 8000db0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000db4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000db8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000dbc:	fb08 f800 	mul.w	r8, r8, r0
 8000dc0:	45a0      	cmp	r8, r4
 8000dc2:	d907      	bls.n	8000dd4 <__udivmoddi4+0x10c>
 8000dc4:	193c      	adds	r4, r7, r4
 8000dc6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x10a>
 8000dcc:	45a0      	cmp	r8, r4
 8000dce:	f200 80d9 	bhi.w	8000f84 <__udivmoddi4+0x2bc>
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	eba4 0408 	sub.w	r4, r4, r8
 8000dd8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ddc:	e7bf      	b.n	8000d5e <__udivmoddi4+0x96>
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d909      	bls.n	8000df6 <__udivmoddi4+0x12e>
 8000de2:	2d00      	cmp	r5, #0
 8000de4:	f000 80b1 	beq.w	8000f4a <__udivmoddi4+0x282>
 8000de8:	2600      	movs	r6, #0
 8000dea:	e9c5 0100 	strd	r0, r1, [r5]
 8000dee:	4630      	mov	r0, r6
 8000df0:	4631      	mov	r1, r6
 8000df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df6:	fab3 f683 	clz	r6, r3
 8000dfa:	2e00      	cmp	r6, #0
 8000dfc:	d14a      	bne.n	8000e94 <__udivmoddi4+0x1cc>
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d302      	bcc.n	8000e08 <__udivmoddi4+0x140>
 8000e02:	4282      	cmp	r2, r0
 8000e04:	f200 80b8 	bhi.w	8000f78 <__udivmoddi4+0x2b0>
 8000e08:	1a84      	subs	r4, r0, r2
 8000e0a:	eb61 0103 	sbc.w	r1, r1, r3
 8000e0e:	2001      	movs	r0, #1
 8000e10:	468c      	mov	ip, r1
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	d0a8      	beq.n	8000d68 <__udivmoddi4+0xa0>
 8000e16:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e1a:	e7a5      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f603 	lsr.w	r6, r0, r3
 8000e24:	4097      	lsls	r7, r2
 8000e26:	fa01 f002 	lsl.w	r0, r1, r2
 8000e2a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e2e:	40d9      	lsrs	r1, r3
 8000e30:	4330      	orrs	r0, r6
 8000e32:	0c03      	lsrs	r3, r0, #16
 8000e34:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e38:	fa1f f887 	uxth.w	r8, r7
 8000e3c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e40:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e44:	fb06 f108 	mul.w	r1, r6, r8
 8000e48:	4299      	cmp	r1, r3
 8000e4a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e4e:	d909      	bls.n	8000e64 <__udivmoddi4+0x19c>
 8000e50:	18fb      	adds	r3, r7, r3
 8000e52:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e56:	f080 808d 	bcs.w	8000f74 <__udivmoddi4+0x2ac>
 8000e5a:	4299      	cmp	r1, r3
 8000e5c:	f240 808a 	bls.w	8000f74 <__udivmoddi4+0x2ac>
 8000e60:	3e02      	subs	r6, #2
 8000e62:	443b      	add	r3, r7
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b281      	uxth	r1, r0
 8000e68:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e6c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e70:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e74:	fb00 f308 	mul.w	r3, r0, r8
 8000e78:	428b      	cmp	r3, r1
 8000e7a:	d907      	bls.n	8000e8c <__udivmoddi4+0x1c4>
 8000e7c:	1879      	adds	r1, r7, r1
 8000e7e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e82:	d273      	bcs.n	8000f6c <__udivmoddi4+0x2a4>
 8000e84:	428b      	cmp	r3, r1
 8000e86:	d971      	bls.n	8000f6c <__udivmoddi4+0x2a4>
 8000e88:	3802      	subs	r0, #2
 8000e8a:	4439      	add	r1, r7
 8000e8c:	1acb      	subs	r3, r1, r3
 8000e8e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e92:	e778      	b.n	8000d86 <__udivmoddi4+0xbe>
 8000e94:	f1c6 0c20 	rsb	ip, r6, #32
 8000e98:	fa03 f406 	lsl.w	r4, r3, r6
 8000e9c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000ea0:	431c      	orrs	r4, r3
 8000ea2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000ea6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eaa:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000eae:	fa21 f10c 	lsr.w	r1, r1, ip
 8000eb2:	431f      	orrs	r7, r3
 8000eb4:	0c3b      	lsrs	r3, r7, #16
 8000eb6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eba:	fa1f f884 	uxth.w	r8, r4
 8000ebe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ec2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000ec6:	fb09 fa08 	mul.w	sl, r9, r8
 8000eca:	458a      	cmp	sl, r1
 8000ecc:	fa02 f206 	lsl.w	r2, r2, r6
 8000ed0:	fa00 f306 	lsl.w	r3, r0, r6
 8000ed4:	d908      	bls.n	8000ee8 <__udivmoddi4+0x220>
 8000ed6:	1861      	adds	r1, r4, r1
 8000ed8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000edc:	d248      	bcs.n	8000f70 <__udivmoddi4+0x2a8>
 8000ede:	458a      	cmp	sl, r1
 8000ee0:	d946      	bls.n	8000f70 <__udivmoddi4+0x2a8>
 8000ee2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ee6:	4421      	add	r1, r4
 8000ee8:	eba1 010a 	sub.w	r1, r1, sl
 8000eec:	b2bf      	uxth	r7, r7
 8000eee:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ef2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ef6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000efa:	fb00 f808 	mul.w	r8, r0, r8
 8000efe:	45b8      	cmp	r8, r7
 8000f00:	d907      	bls.n	8000f12 <__udivmoddi4+0x24a>
 8000f02:	19e7      	adds	r7, r4, r7
 8000f04:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f08:	d22e      	bcs.n	8000f68 <__udivmoddi4+0x2a0>
 8000f0a:	45b8      	cmp	r8, r7
 8000f0c:	d92c      	bls.n	8000f68 <__udivmoddi4+0x2a0>
 8000f0e:	3802      	subs	r0, #2
 8000f10:	4427      	add	r7, r4
 8000f12:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f16:	eba7 0708 	sub.w	r7, r7, r8
 8000f1a:	fba0 8902 	umull	r8, r9, r0, r2
 8000f1e:	454f      	cmp	r7, r9
 8000f20:	46c6      	mov	lr, r8
 8000f22:	4649      	mov	r1, r9
 8000f24:	d31a      	bcc.n	8000f5c <__udivmoddi4+0x294>
 8000f26:	d017      	beq.n	8000f58 <__udivmoddi4+0x290>
 8000f28:	b15d      	cbz	r5, 8000f42 <__udivmoddi4+0x27a>
 8000f2a:	ebb3 020e 	subs.w	r2, r3, lr
 8000f2e:	eb67 0701 	sbc.w	r7, r7, r1
 8000f32:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f36:	40f2      	lsrs	r2, r6
 8000f38:	ea4c 0202 	orr.w	r2, ip, r2
 8000f3c:	40f7      	lsrs	r7, r6
 8000f3e:	e9c5 2700 	strd	r2, r7, [r5]
 8000f42:	2600      	movs	r6, #0
 8000f44:	4631      	mov	r1, r6
 8000f46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f4a:	462e      	mov	r6, r5
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	e70b      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000f50:	4606      	mov	r6, r0
 8000f52:	e6e9      	b.n	8000d28 <__udivmoddi4+0x60>
 8000f54:	4618      	mov	r0, r3
 8000f56:	e6fd      	b.n	8000d54 <__udivmoddi4+0x8c>
 8000f58:	4543      	cmp	r3, r8
 8000f5a:	d2e5      	bcs.n	8000f28 <__udivmoddi4+0x260>
 8000f5c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f60:	eb69 0104 	sbc.w	r1, r9, r4
 8000f64:	3801      	subs	r0, #1
 8000f66:	e7df      	b.n	8000f28 <__udivmoddi4+0x260>
 8000f68:	4608      	mov	r0, r1
 8000f6a:	e7d2      	b.n	8000f12 <__udivmoddi4+0x24a>
 8000f6c:	4660      	mov	r0, ip
 8000f6e:	e78d      	b.n	8000e8c <__udivmoddi4+0x1c4>
 8000f70:	4681      	mov	r9, r0
 8000f72:	e7b9      	b.n	8000ee8 <__udivmoddi4+0x220>
 8000f74:	4666      	mov	r6, ip
 8000f76:	e775      	b.n	8000e64 <__udivmoddi4+0x19c>
 8000f78:	4630      	mov	r0, r6
 8000f7a:	e74a      	b.n	8000e12 <__udivmoddi4+0x14a>
 8000f7c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f80:	4439      	add	r1, r7
 8000f82:	e713      	b.n	8000dac <__udivmoddi4+0xe4>
 8000f84:	3802      	subs	r0, #2
 8000f86:	443c      	add	r4, r7
 8000f88:	e724      	b.n	8000dd4 <__udivmoddi4+0x10c>
 8000f8a:	bf00      	nop

08000f8c <__aeabi_idiv0>:
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop

08000f90 <adcSetChannelSequence>:
    adc->SMPR[1] |= samplingTime << (3 * channel);
  else
    adc->SMPR[0] |= samplingTime << (3 * (channel - 10));
}

void  adcSetChannelSequence(Adc *adc, int channels[], int  length){
 8000f90:	b480      	push	{r7}
 8000f92:	b087      	sub	sp, #28
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	60f8      	str	r0, [r7, #12]
 8000f98:	60b9      	str	r1, [r7, #8]
 8000f9a:	607a      	str	r2, [r7, #4]
  adc->SQR[0] |= length << 20;
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	051b      	lsls	r3, r3, #20
 8000fa4:	431a      	orrs	r2, r3
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	62da      	str	r2, [r3, #44]	; 0x2c
  for(int i = 0; i < length; i++){
 8000faa:	2300      	movs	r3, #0
 8000fac:	617b      	str	r3, [r7, #20]
 8000fae:	e040      	b.n	8001032 <adcSetChannelSequence+0xa2>
    if(i < 6)
 8000fb0:	697b      	ldr	r3, [r7, #20]
 8000fb2:	2b05      	cmp	r3, #5
 8000fb4:	dc11      	bgt.n	8000fda <adcSetChannelSequence+0x4a>
      adc->SQR[2] |= channels[i] << (i * 5);
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000fba:	697b      	ldr	r3, [r7, #20]
 8000fbc:	009b      	lsls	r3, r3, #2
 8000fbe:	68ba      	ldr	r2, [r7, #8]
 8000fc0:	4413      	add	r3, r2
 8000fc2:	6818      	ldr	r0, [r3, #0]
 8000fc4:	697a      	ldr	r2, [r7, #20]
 8000fc6:	4613      	mov	r3, r2
 8000fc8:	009b      	lsls	r3, r3, #2
 8000fca:	4413      	add	r3, r2
 8000fcc:	fa00 f303 	lsl.w	r3, r0, r3
 8000fd0:	ea41 0203 	orr.w	r2, r1, r3
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	635a      	str	r2, [r3, #52]	; 0x34
 8000fd8:	e028      	b.n	800102c <adcSetChannelSequence+0x9c>
    else if(i < 13)
 8000fda:	697b      	ldr	r3, [r7, #20]
 8000fdc:	2b0c      	cmp	r3, #12
 8000fde:	dc12      	bgt.n	8001006 <adcSetChannelSequence+0x76>
      adc->SQR[1] |= channels[i] << ((i - 6) * 5);
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000fe4:	697b      	ldr	r3, [r7, #20]
 8000fe6:	009b      	lsls	r3, r3, #2
 8000fe8:	68ba      	ldr	r2, [r7, #8]
 8000fea:	4413      	add	r3, r2
 8000fec:	6818      	ldr	r0, [r3, #0]
 8000fee:	697b      	ldr	r3, [r7, #20]
 8000ff0:	1f9a      	subs	r2, r3, #6
 8000ff2:	4613      	mov	r3, r2
 8000ff4:	009b      	lsls	r3, r3, #2
 8000ff6:	4413      	add	r3, r2
 8000ff8:	fa00 f303 	lsl.w	r3, r0, r3
 8000ffc:	ea41 0203 	orr.w	r2, r1, r3
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	631a      	str	r2, [r3, #48]	; 0x30
 8001004:	e012      	b.n	800102c <adcSetChannelSequence+0x9c>
    else
      adc->SQR[0] |= channels[i] << ((i - 13) * 5);
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800100a:	697b      	ldr	r3, [r7, #20]
 800100c:	009b      	lsls	r3, r3, #2
 800100e:	68ba      	ldr	r2, [r7, #8]
 8001010:	4413      	add	r3, r2
 8001012:	6818      	ldr	r0, [r3, #0]
 8001014:	697b      	ldr	r3, [r7, #20]
 8001016:	f1a3 020d 	sub.w	r2, r3, #13
 800101a:	4613      	mov	r3, r2
 800101c:	009b      	lsls	r3, r3, #2
 800101e:	4413      	add	r3, r2
 8001020:	fa00 f303 	lsl.w	r3, r0, r3
 8001024:	ea41 0203 	orr.w	r2, r1, r3
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	62da      	str	r2, [r3, #44]	; 0x2c
  for(int i = 0; i < length; i++){
 800102c:	697b      	ldr	r3, [r7, #20]
 800102e:	3301      	adds	r3, #1
 8001030:	617b      	str	r3, [r7, #20]
 8001032:	697a      	ldr	r2, [r7, #20]
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	429a      	cmp	r2, r3
 8001038:	dbba      	blt.n	8000fb0 <adcSetChannelSequence+0x20>
  }
}
 800103a:	bf00      	nop
 800103c:	bf00      	nop
 800103e:	371c      	adds	r7, #28
 8001040:	46bd      	mov	sp, r7
 8001042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001046:	4770      	bx	lr

08001048 <adcConfiguration>:

void  adcConfiguration(Adc  *adc, adcConfig config){
 8001048:	b490      	push	{r4, r7}
 800104a:	b084      	sub	sp, #16
 800104c:	af00      	add	r7, sp, #0
 800104e:	60f8      	str	r0, [r7, #12]
 8001050:	e9c7 2300 	strd	r2, r3, [r7]
  adc->CR[0] &= ~(0xFFFFFFFF);
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	685b      	ldr	r3, [r3, #4]
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	2200      	movs	r2, #0
 800105c:	605a      	str	r2, [r3, #4]
  adc->CR[0] |= (config & 0xFFFFFFFF);
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	461a      	mov	r2, r3
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	4313      	orrs	r3, r2
 8001068:	461a      	mov	r2, r3
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	605a      	str	r2, [r3, #4]

  adc->CR[1] &= ~(0xFFFFFFFF);
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	689b      	ldr	r3, [r3, #8]
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	2200      	movs	r2, #0
 8001076:	609a      	str	r2, [r3, #8]
  adc->CR[1] |= (config >> 32);
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	689b      	ldr	r3, [r3, #8]
 800107c:	461c      	mov	r4, r3
 800107e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001082:	f04f 0200 	mov.w	r2, #0
 8001086:	f04f 0300 	mov.w	r3, #0
 800108a:	000a      	movs	r2, r1
 800108c:	2300      	movs	r3, #0
 800108e:	4613      	mov	r3, r2
 8001090:	4323      	orrs	r3, r4
 8001092:	461a      	mov	r2, r3
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	609a      	str	r2, [r3, #8]
}
 8001098:	bf00      	nop
 800109a:	3710      	adds	r7, #16
 800109c:	46bd      	mov	sp, r7
 800109e:	bc90      	pop	{r4, r7}
 80010a0:	4770      	bx	lr

080010a2 <gpioConfigurePin>:

int	gpioReadPin(Gpio  *gpio, int  pin){
	return	(gpio->IDR >> pin) & 1;
}

void  gpioConfigurePin(Gpio *gpio, int  pin, GpioConfig config){
 80010a2:	b480      	push	{r7}
 80010a4:	b085      	sub	sp, #20
 80010a6:	af00      	add	r7, sp, #0
 80010a8:	60f8      	str	r0, [r7, #12]
 80010aa:	60b9      	str	r1, [r7, #8]
 80010ac:	607a      	str	r2, [r7, #4]
  gpio->MODER &= GPIO_MODE_MASK(pin);
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	681a      	ldr	r2, [r3, #0]
 80010b2:	68bb      	ldr	r3, [r7, #8]
 80010b4:	005b      	lsls	r3, r3, #1
 80010b6:	2103      	movs	r1, #3
 80010b8:	fa01 f303 	lsl.w	r3, r1, r3
 80010bc:	43db      	mvns	r3, r3
 80010be:	401a      	ands	r2, r3
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	601a      	str	r2, [r3, #0]
  gpio->MODER |= (config & 0xF)  << (2 * pin);
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	4619      	mov	r1, r3
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	f003 020f 	and.w	r2, r3, #15
 80010d0:	68bb      	ldr	r3, [r7, #8]
 80010d2:	005b      	lsls	r3, r3, #1
 80010d4:	fa02 f303 	lsl.w	r3, r2, r3
 80010d8:	430b      	orrs	r3, r1
 80010da:	461a      	mov	r2, r3
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	601a      	str	r2, [r3, #0]

  gpio->OTYPER &= GPIO_TYPE_MASK(pin);
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	685a      	ldr	r2, [r3, #4]
 80010e4:	2101      	movs	r1, #1
 80010e6:	68bb      	ldr	r3, [r7, #8]
 80010e8:	fa01 f303 	lsl.w	r3, r1, r3
 80010ec:	43db      	mvns	r3, r3
 80010ee:	401a      	ands	r2, r3
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	605a      	str	r2, [r3, #4]
  gpio->OTYPER |= ((config & 0xFF) >> 0x4) << pin;
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	4619      	mov	r1, r3
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	091b      	lsrs	r3, r3, #4
 80010fe:	f003 020f 	and.w	r2, r3, #15
 8001102:	68bb      	ldr	r3, [r7, #8]
 8001104:	fa02 f303 	lsl.w	r3, r2, r3
 8001108:	430b      	orrs	r3, r1
 800110a:	461a      	mov	r2, r3
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	605a      	str	r2, [r3, #4]

  gpio->OSPEEDR &= GPIO_SPEED_MASK(pin);
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	689a      	ldr	r2, [r3, #8]
 8001114:	68bb      	ldr	r3, [r7, #8]
 8001116:	005b      	lsls	r3, r3, #1
 8001118:	2103      	movs	r1, #3
 800111a:	fa01 f303 	lsl.w	r3, r1, r3
 800111e:	43db      	mvns	r3, r3
 8001120:	401a      	ands	r2, r3
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	609a      	str	r2, [r3, #8]
  gpio->OSPEEDR |= ((config & 0xFFF) >> 0x8) << (2 * pin);
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	689b      	ldr	r3, [r3, #8]
 800112a:	4619      	mov	r1, r3
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	0a1b      	lsrs	r3, r3, #8
 8001130:	f003 020f 	and.w	r2, r3, #15
 8001134:	68bb      	ldr	r3, [r7, #8]
 8001136:	005b      	lsls	r3, r3, #1
 8001138:	fa02 f303 	lsl.w	r3, r2, r3
 800113c:	430b      	orrs	r3, r1
 800113e:	461a      	mov	r2, r3
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	609a      	str	r2, [r3, #8]

  gpio->PUPDR &= GPIO_PULL_MASK(pin);
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	68da      	ldr	r2, [r3, #12]
 8001148:	68bb      	ldr	r3, [r7, #8]
 800114a:	005b      	lsls	r3, r3, #1
 800114c:	2103      	movs	r1, #3
 800114e:	fa01 f303 	lsl.w	r3, r1, r3
 8001152:	43db      	mvns	r3, r3
 8001154:	401a      	ands	r2, r3
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	60da      	str	r2, [r3, #12]
  gpio->PUPDR |= ((config & 0xFFFF) >> 0xC) << (2 * pin);
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	68db      	ldr	r3, [r3, #12]
 800115e:	4619      	mov	r1, r3
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	0b1b      	lsrs	r3, r3, #12
 8001164:	f003 020f 	and.w	r2, r3, #15
 8001168:	68bb      	ldr	r3, [r7, #8]
 800116a:	005b      	lsls	r3, r3, #1
 800116c:	fa02 f303 	lsl.w	r3, r2, r3
 8001170:	430b      	orrs	r3, r1
 8001172:	461a      	mov	r2, r3
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	60da      	str	r2, [r3, #12]

  if(pin > 7){
 8001178:	68bb      	ldr	r3, [r7, #8]
 800117a:	2b07      	cmp	r3, #7
 800117c:	dd1c      	ble.n	80011b8 <gpioConfigurePin+0x116>
    gpio->AFR[1] &= GPIO_AFR_MASK(pin - 8);
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001182:	68bb      	ldr	r3, [r7, #8]
 8001184:	3b08      	subs	r3, #8
 8001186:	009b      	lsls	r3, r3, #2
 8001188:	210f      	movs	r1, #15
 800118a:	fa01 f303 	lsl.w	r3, r1, r3
 800118e:	43db      	mvns	r3, r3
 8001190:	401a      	ands	r2, r3
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	625a      	str	r2, [r3, #36]	; 0x24
    gpio->AFR[1] |= ((config & 0xFFFFF) >> 0x10) << (4 * (pin - 8));
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800119a:	4619      	mov	r1, r3
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	0c1b      	lsrs	r3, r3, #16
 80011a0:	f003 020f 	and.w	r2, r3, #15
 80011a4:	68bb      	ldr	r3, [r7, #8]
 80011a6:	3b08      	subs	r3, #8
 80011a8:	009b      	lsls	r3, r3, #2
 80011aa:	fa02 f303 	lsl.w	r3, r2, r3
 80011ae:	430b      	orrs	r3, r1
 80011b0:	461a      	mov	r2, r3
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	625a      	str	r2, [r3, #36]	; 0x24
  }else{
    gpio->AFR[0] &= GPIO_AFR_MASK(pin);
    gpio->AFR[0] |= ((config & 0xFFFFF) >> 0x10) << (4 * pin);
  }
}
 80011b6:	e019      	b.n	80011ec <gpioConfigurePin+0x14a>
    gpio->AFR[0] &= GPIO_AFR_MASK(pin);
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	6a1a      	ldr	r2, [r3, #32]
 80011bc:	68bb      	ldr	r3, [r7, #8]
 80011be:	009b      	lsls	r3, r3, #2
 80011c0:	210f      	movs	r1, #15
 80011c2:	fa01 f303 	lsl.w	r3, r1, r3
 80011c6:	43db      	mvns	r3, r3
 80011c8:	401a      	ands	r2, r3
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	621a      	str	r2, [r3, #32]
    gpio->AFR[0] |= ((config & 0xFFFFF) >> 0x10) << (4 * pin);
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	6a1b      	ldr	r3, [r3, #32]
 80011d2:	4619      	mov	r1, r3
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	0c1b      	lsrs	r3, r3, #16
 80011d8:	f003 020f 	and.w	r2, r3, #15
 80011dc:	68bb      	ldr	r3, [r7, #8]
 80011de:	009b      	lsls	r3, r3, #2
 80011e0:	fa02 f303 	lsl.w	r3, r2, r3
 80011e4:	430b      	orrs	r3, r1
 80011e6:	461a      	mov	r2, r3
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	621a      	str	r2, [r3, #32]
}
 80011ec:	bf00      	nop
 80011ee:	3714      	adds	r7, #20
 80011f0:	46bd      	mov	sp, r7
 80011f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f6:	4770      	bx	lr

080011f8 <rccResetUnresetDevice>:
 *      Author: Yip Sai Wei
 */
#include	"Rcc.h"


void	rccResetUnresetDevice(_IO_ uint32_t *io, int bitNum){
 80011f8:	b480      	push	{r7}
 80011fa:	b083      	sub	sp, #12
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
 8001200:	6039      	str	r1, [r7, #0]
  *io |= RCC_RESET_DEVICE(bitNum);			//Reset
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	2101      	movs	r1, #1
 8001208:	683a      	ldr	r2, [r7, #0]
 800120a:	fa01 f202 	lsl.w	r2, r1, r2
 800120e:	431a      	orrs	r2, r3
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	601a      	str	r2, [r3, #0]
  *io &= RCC_SET_DEVICE(bitNum);			//Unreset
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	2101      	movs	r1, #1
 800121a:	683a      	ldr	r2, [r7, #0]
 800121c:	fa01 f202 	lsl.w	r2, r1, r2
 8001220:	43d2      	mvns	r2, r2
 8001222:	401a      	ands	r2, r3
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	601a      	str	r2, [r3, #0]
}
 8001228:	bf00      	nop
 800122a:	370c      	adds	r7, #12
 800122c:	46bd      	mov	sp, r7
 800122e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001232:	4770      	bx	lr

08001234 <rccUnresetAndEnableGpio>:


void	rccUnresetAndEnableGpio(RccGpio	rccGpio){
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0
 800123a:	4603      	mov	r3, r0
 800123c:	71fb      	strb	r3, [r7, #7]
  rccResetUnresetDevice(ahb1ResetReg, rccGpio);
 800123e:	79fb      	ldrb	r3, [r7, #7]
 8001240:	4619      	mov	r1, r3
 8001242:	4808      	ldr	r0, [pc, #32]	; (8001264 <rccUnresetAndEnableGpio+0x30>)
 8001244:	f7ff ffd8 	bl	80011f8 <rccResetUnresetDevice>
  rcc->AHB1ENR |= (1 << rccGpio);
 8001248:	4b07      	ldr	r3, [pc, #28]	; (8001268 <rccUnresetAndEnableGpio+0x34>)
 800124a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124c:	79fa      	ldrb	r2, [r7, #7]
 800124e:	2101      	movs	r1, #1
 8001250:	fa01 f202 	lsl.w	r2, r1, r2
 8001254:	4611      	mov	r1, r2
 8001256:	4a04      	ldr	r2, [pc, #16]	; (8001268 <rccUnresetAndEnableGpio+0x34>)
 8001258:	430b      	orrs	r3, r1
 800125a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800125c:	bf00      	nop
 800125e:	3708      	adds	r7, #8
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}
 8001264:	40023810 	.word	0x40023810
 8001268:	40023800 	.word	0x40023800

0800126c <rccUnresetAndEnableUsart>:

void	rccUnresetAndEnableUsart(RccUsart	rccUsart){
 800126c:	b580      	push	{r7, lr}
 800126e:	b082      	sub	sp, #8
 8001270:	af00      	add	r7, sp, #0
 8001272:	4603      	mov	r3, r0
 8001274:	71fb      	strb	r3, [r7, #7]
  if(rccUsart == 17){
 8001276:	79fb      	ldrb	r3, [r7, #7]
 8001278:	2b11      	cmp	r3, #17
 800127a:	d10f      	bne.n	800129c <rccUnresetAndEnableUsart+0x30>
    rccResetUnresetDevice(apb1ResetReg, rccUsart);
 800127c:	79fb      	ldrb	r3, [r7, #7]
 800127e:	4619      	mov	r1, r3
 8001280:	4810      	ldr	r0, [pc, #64]	; (80012c4 <rccUnresetAndEnableUsart+0x58>)
 8001282:	f7ff ffb9 	bl	80011f8 <rccResetUnresetDevice>
    rcc->APB1ENR |= (1 << rccUsart);
 8001286:	4b10      	ldr	r3, [pc, #64]	; (80012c8 <rccUnresetAndEnableUsart+0x5c>)
 8001288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800128a:	79fa      	ldrb	r2, [r7, #7]
 800128c:	2101      	movs	r1, #1
 800128e:	fa01 f202 	lsl.w	r2, r1, r2
 8001292:	4611      	mov	r1, r2
 8001294:	4a0c      	ldr	r2, [pc, #48]	; (80012c8 <rccUnresetAndEnableUsart+0x5c>)
 8001296:	430b      	orrs	r3, r1
 8001298:	6413      	str	r3, [r2, #64]	; 0x40
  }
  else{
    rccResetUnresetDevice(apb2ResetReg, rccUsart);
    rcc->APB2ENR |= (1 << rccUsart);
  }
}
 800129a:	e00e      	b.n	80012ba <rccUnresetAndEnableUsart+0x4e>
    rccResetUnresetDevice(apb2ResetReg, rccUsart);
 800129c:	79fb      	ldrb	r3, [r7, #7]
 800129e:	4619      	mov	r1, r3
 80012a0:	480a      	ldr	r0, [pc, #40]	; (80012cc <rccUnresetAndEnableUsart+0x60>)
 80012a2:	f7ff ffa9 	bl	80011f8 <rccResetUnresetDevice>
    rcc->APB2ENR |= (1 << rccUsart);
 80012a6:	4b08      	ldr	r3, [pc, #32]	; (80012c8 <rccUnresetAndEnableUsart+0x5c>)
 80012a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012aa:	79fa      	ldrb	r2, [r7, #7]
 80012ac:	2101      	movs	r1, #1
 80012ae:	fa01 f202 	lsl.w	r2, r1, r2
 80012b2:	4611      	mov	r1, r2
 80012b4:	4a04      	ldr	r2, [pc, #16]	; (80012c8 <rccUnresetAndEnableUsart+0x5c>)
 80012b6:	430b      	orrs	r3, r1
 80012b8:	6453      	str	r3, [r2, #68]	; 0x44
}
 80012ba:	bf00      	nop
 80012bc:	3708      	adds	r7, #8
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	40023820 	.word	0x40023820
 80012c8:	40023800 	.word	0x40023800
 80012cc:	40023824 	.word	0x40023824

080012d0 <rccUnresetAndEnableTimer>:

void  rccUnresetAndEnableTimer(RccTimer rccTimer){
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]

  rccResetUnresetDevice((uint32_t *)(RccBaseAddress + (rccTimer >> 16)), (rccTimer & 0xF));
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	0c1b      	lsrs	r3, r3, #16
 80012dc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80012e0:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 80012e4:	461a      	mov	r2, r3
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	f003 030f 	and.w	r3, r3, #15
 80012ec:	4619      	mov	r1, r3
 80012ee:	4610      	mov	r0, r2
 80012f0:	f7ff ff82 	bl	80011f8 <rccResetUnresetDevice>
  if((rccTimer >> 16) == RCC_APB1){
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	0c1b      	lsrs	r3, r3, #16
 80012f8:	2b20      	cmp	r3, #32
 80012fa:	d10c      	bne.n	8001316 <rccUnresetAndEnableTimer+0x46>
    rcc->APB1ENR |= (1 << (rccTimer & 0xF));
 80012fc:	4b0e      	ldr	r3, [pc, #56]	; (8001338 <rccUnresetAndEnableTimer+0x68>)
 80012fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001300:	687a      	ldr	r2, [r7, #4]
 8001302:	f002 020f 	and.w	r2, r2, #15
 8001306:	2101      	movs	r1, #1
 8001308:	fa01 f202 	lsl.w	r2, r1, r2
 800130c:	4611      	mov	r1, r2
 800130e:	4a0a      	ldr	r2, [pc, #40]	; (8001338 <rccUnresetAndEnableTimer+0x68>)
 8001310:	430b      	orrs	r3, r1
 8001312:	6413      	str	r3, [r2, #64]	; 0x40
  }else{
    rcc->APB2ENR |= (1 << (rccTimer & 0xF));
  }
}
 8001314:	e00b      	b.n	800132e <rccUnresetAndEnableTimer+0x5e>
    rcc->APB2ENR |= (1 << (rccTimer & 0xF));
 8001316:	4b08      	ldr	r3, [pc, #32]	; (8001338 <rccUnresetAndEnableTimer+0x68>)
 8001318:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800131a:	687a      	ldr	r2, [r7, #4]
 800131c:	f002 020f 	and.w	r2, r2, #15
 8001320:	2101      	movs	r1, #1
 8001322:	fa01 f202 	lsl.w	r2, r1, r2
 8001326:	4611      	mov	r1, r2
 8001328:	4a03      	ldr	r2, [pc, #12]	; (8001338 <rccUnresetAndEnableTimer+0x68>)
 800132a:	430b      	orrs	r3, r1
 800132c:	6453      	str	r3, [r2, #68]	; 0x44
}
 800132e:	bf00      	nop
 8001330:	3708      	adds	r7, #8
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	40023800 	.word	0x40023800

0800133c <rccUnresetAndEnableAdc>:
void  rccUnresetAndEnableI2c(RccI2c rccI2c){
  rccResetUnresetDevice((uint32_t *)(RccBaseAddress + (rccI2c >> 16)), (rccI2c & 0xFF));
  rcc->APB1ENR |= (1 << (rccI2c & 0xFF));
}

void  rccUnresetAndEnableAdc(RccAdc rccAdc){
 800133c:	b580      	push	{r7, lr}
 800133e:	b082      	sub	sp, #8
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  rccResetUnresetDevice((uint32_t *)(RccBaseAddress +(rccAdc >> 16)), (rccAdc & 0xFF));
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	0c1b      	lsrs	r3, r3, #16
 8001348:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800134c:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8001350:	461a      	mov	r2, r3
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	b2db      	uxtb	r3, r3
 8001356:	4619      	mov	r1, r3
 8001358:	4610      	mov	r0, r2
 800135a:	f7ff ff4d 	bl	80011f8 <rccResetUnresetDevice>
  rcc->APB2ENR |= (1 << (rccAdc & 0xFF));
 800135e:	4b07      	ldr	r3, [pc, #28]	; (800137c <rccUnresetAndEnableAdc+0x40>)
 8001360:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001362:	687a      	ldr	r2, [r7, #4]
 8001364:	b2d2      	uxtb	r2, r2
 8001366:	2101      	movs	r1, #1
 8001368:	fa01 f202 	lsl.w	r2, r1, r2
 800136c:	4611      	mov	r1, r2
 800136e:	4a03      	ldr	r2, [pc, #12]	; (800137c <rccUnresetAndEnableAdc+0x40>)
 8001370:	430b      	orrs	r3, r1
 8001372:	6453      	str	r3, [r2, #68]	; 0x44
}
 8001374:	bf00      	nop
 8001376:	3708      	adds	r7, #8
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	40023800 	.word	0x40023800

08001380 <timerBasicConfig>:
 *      Author: Yip Sai Wei
 */

#include  "Tim.h"

void  timerBasicConfig(TimReg *timer, BasicTimConfig  config){
 8001380:	b490      	push	{r4, r7}
 8001382:	b084      	sub	sp, #16
 8001384:	af00      	add	r7, sp, #0
 8001386:	60f8      	str	r0, [r7, #12]
 8001388:	e9c7 2300 	strd	r2, r3, [r7]
  timer->CR1 &= TIM_16_BIT_MASK;
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	601a      	str	r2, [r3, #0]
  timer->CR1 |= (config & 0x1FF);
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	681a      	ldr	r2, [r3, #0]
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80013a2:	431a      	orrs	r2, r3
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	601a      	str	r2, [r3, #0]

  timer->CR2 &= TIM_16_BIT_MASK;
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	605a      	str	r2, [r3, #4]
  timer->CR2 |= (config >> 16) & 0x7FFF;
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	685c      	ldr	r4, [r3, #4]
 80013b8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80013bc:	f04f 0200 	mov.w	r2, #0
 80013c0:	f04f 0300 	mov.w	r3, #0
 80013c4:	0c02      	lsrs	r2, r0, #16
 80013c6:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80013ca:	0c0b      	lsrs	r3, r1, #16
 80013cc:	4613      	mov	r3, r2
 80013ce:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80013d2:	ea44 0203 	orr.w	r2, r4, r3
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	605a      	str	r2, [r3, #4]

  timer->SMCR &= TIM_16_BIT_MASK;
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	689b      	ldr	r3, [r3, #8]
 80013de:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	609a      	str	r2, [r3, #8]
  timer->SMCR |= (config >> 32) & 0xFFFF;
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	689c      	ldr	r4, [r3, #8]
 80013ea:	e9d7 0100 	ldrd	r0, r1, [r7]
 80013ee:	f04f 0200 	mov.w	r2, #0
 80013f2:	f04f 0300 	mov.w	r3, #0
 80013f6:	000a      	movs	r2, r1
 80013f8:	2300      	movs	r3, #0
 80013fa:	4613      	mov	r3, r2
 80013fc:	b29b      	uxth	r3, r3
 80013fe:	ea44 0203 	orr.w	r2, r4, r3
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	609a      	str	r2, [r3, #8]

  timer->DIER &= TIM_16_BIT_MASK;
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	68db      	ldr	r3, [r3, #12]
 800140a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	60da      	str	r2, [r3, #12]
  timer->DIER |= (config >> 48) &0x7FFF;
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	68dc      	ldr	r4, [r3, #12]
 8001416:	e9d7 0100 	ldrd	r0, r1, [r7]
 800141a:	f04f 0200 	mov.w	r2, #0
 800141e:	f04f 0300 	mov.w	r3, #0
 8001422:	0c0a      	lsrs	r2, r1, #16
 8001424:	2300      	movs	r3, #0
 8001426:	4613      	mov	r3, r2
 8001428:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800142c:	ea44 0203 	orr.w	r2, r4, r3
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	60da      	str	r2, [r3, #12]
}
 8001434:	bf00      	nop
 8001436:	3710      	adds	r7, #16
 8001438:	46bd      	mov	sp, r7
 800143a:	bc90      	pop	{r4, r7}
 800143c:	4770      	bx	lr

0800143e <timerEventGenerationConfig>:

void  timerEventGenerationConfig(TimReg *timer, SpecificTimConfig1 config){
 800143e:	b480      	push	{r7}
 8001440:	b083      	sub	sp, #12
 8001442:	af00      	add	r7, sp, #0
 8001444:	6078      	str	r0, [r7, #4]
 8001446:	460b      	mov	r3, r1
 8001448:	70fb      	strb	r3, [r7, #3]
  timer->EGR &= TIM_8_bit_MASK;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	695b      	ldr	r3, [r3, #20]
 800144e:	f023 020f 	bic.w	r2, r3, #15
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	615a      	str	r2, [r3, #20]
  timer->EGR |= (config & 0xF);
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	695a      	ldr	r2, [r3, #20]
 800145a:	78fb      	ldrb	r3, [r7, #3]
 800145c:	f003 030f 	and.w	r3, r3, #15
 8001460:	431a      	orrs	r2, r3
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	615a      	str	r2, [r3, #20]
}
 8001466:	bf00      	nop
 8001468:	370c      	adds	r7, #12
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr

08001472 <timerCaptureCompareConfig>:

void  timerCaptureCompareConfig(TimReg *timer, int  channel, SpecificTim1Config2  config){
 8001472:	b490      	push	{r4, r7}
 8001474:	b084      	sub	sp, #16
 8001476:	af00      	add	r7, sp, #0
 8001478:	60f8      	str	r0, [r7, #12]
 800147a:	60b9      	str	r1, [r7, #8]
 800147c:	e9c7 2300 	strd	r2, r3, [r7]
  if(channel == 1 || channel == 2){
 8001480:	68bb      	ldr	r3, [r7, #8]
 8001482:	2b01      	cmp	r3, #1
 8001484:	d002      	beq.n	800148c <timerCaptureCompareConfig+0x1a>
 8001486:	68bb      	ldr	r3, [r7, #8]
 8001488:	2b02      	cmp	r3, #2
 800148a:	d11f      	bne.n	80014cc <timerCaptureCompareConfig+0x5a>
    if(channel == 1){
 800148c:	68bb      	ldr	r3, [r7, #8]
 800148e:	2b01      	cmp	r3, #1
 8001490:	d10d      	bne.n	80014ae <timerCaptureCompareConfig+0x3c>
      timer->CCMR1 &= TIM_CHANNEL_MASK_LOWER_8;
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	699b      	ldr	r3, [r3, #24]
 8001496:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	619a      	str	r2, [r3, #24]
      timer->CCMR1 |= (config & 0xFF);
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	699a      	ldr	r2, [r3, #24]
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	431a      	orrs	r2, r3
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	619a      	str	r2, [r3, #24]
    if(channel == 1){
 80014ac:	e02d      	b.n	800150a <timerCaptureCompareConfig+0x98>
    }else{
      timer->CCMR1 &= TIM_CHANNEL_MASK_HIGHER_8;
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	699b      	ldr	r3, [r3, #24]
 80014b2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	619a      	str	r2, [r3, #24]
      timer->CCMR1 |= (config & 0xFF) << 8;
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	699a      	ldr	r2, [r3, #24]
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	021b      	lsls	r3, r3, #8
 80014c2:	b29b      	uxth	r3, r3
 80014c4:	431a      	orrs	r2, r3
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	619a      	str	r2, [r3, #24]
    if(channel == 1){
 80014ca:	e01e      	b.n	800150a <timerCaptureCompareConfig+0x98>
    }
  }else{
    if(channel == 3){
 80014cc:	68bb      	ldr	r3, [r7, #8]
 80014ce:	2b03      	cmp	r3, #3
 80014d0:	d10d      	bne.n	80014ee <timerCaptureCompareConfig+0x7c>
      timer->CCMR2 &= TIM_CHANNEL_MASK_LOWER_8;
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	69db      	ldr	r3, [r3, #28]
 80014d6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	61da      	str	r2, [r3, #28]
      timer->CCMR2 |= (config & 0xFF);
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	69da      	ldr	r2, [r3, #28]
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	b2db      	uxtb	r3, r3
 80014e6:	431a      	orrs	r2, r3
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	61da      	str	r2, [r3, #28]
 80014ec:	e00d      	b.n	800150a <timerCaptureCompareConfig+0x98>
    }else{
      timer->CCMR2 &= TIM_CHANNEL_MASK_HIGHER_8;
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	69db      	ldr	r3, [r3, #28]
 80014f2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	61da      	str	r2, [r3, #28]
      timer->CCMR2 |= (config & 0xFF) << 8;
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	69da      	ldr	r2, [r3, #28]
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	021b      	lsls	r3, r3, #8
 8001502:	b29b      	uxth	r3, r3
 8001504:	431a      	orrs	r2, r3
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	61da      	str	r2, [r3, #28]
    }
  }
  timer->CCER &= TIM_16_BIT_MASK;
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	6a1b      	ldr	r3, [r3, #32]
 800150e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	621a      	str	r2, [r3, #32]
  timer->CCER |= (config >> 32) & 0x3FFF;
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	6a1c      	ldr	r4, [r3, #32]
 800151a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800151e:	f04f 0200 	mov.w	r2, #0
 8001522:	f04f 0300 	mov.w	r3, #0
 8001526:	000a      	movs	r2, r1
 8001528:	2300      	movs	r3, #0
 800152a:	4613      	mov	r3, r2
 800152c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8001530:	ea44 0203 	orr.w	r2, r4, r3
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	621a      	str	r2, [r3, #32]
}
 8001538:	bf00      	nop
 800153a:	3710      	adds	r7, #16
 800153c:	46bd      	mov	sp, r7
 800153e:	bc90      	pop	{r4, r7}
 8001540:	4770      	bx	lr

08001542 <timSetPrescalerReg>:

void  timSetPrescalerReg(TimReg *timer, uint32_t  value){
 8001542:	b480      	push	{r7}
 8001544:	b083      	sub	sp, #12
 8001546:	af00      	add	r7, sp, #0
 8001548:	6078      	str	r0, [r7, #4]
 800154a:	6039      	str	r1, [r7, #0]
  timer->PSC = value;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	683a      	ldr	r2, [r7, #0]
 8001550:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001552:	bf00      	nop
 8001554:	370c      	adds	r7, #12
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr

0800155e <timSetARRReg>:

void  timSetARRReg(TimReg *timer, uint32_t  value){
 800155e:	b480      	push	{r7}
 8001560:	b083      	sub	sp, #12
 8001562:	af00      	add	r7, sp, #0
 8001564:	6078      	str	r0, [r7, #4]
 8001566:	6039      	str	r1, [r7, #0]
  timer->ARR = value;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	683a      	ldr	r2, [r7, #0]
 800156c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800156e:	bf00      	nop
 8001570:	370c      	adds	r7, #12
 8001572:	46bd      	mov	sp, r7
 8001574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001578:	4770      	bx	lr
	...

0800157c <setFrequency>:

void  setFrequency(TimReg *timer, long double  desiredFrequency, uint32_t  arrValue){
 800157c:	b5b0      	push	{r4, r5, r7, lr}
 800157e:	b086      	sub	sp, #24
 8001580:	af00      	add	r7, sp, #0
 8001582:	60f8      	str	r0, [r7, #12]
 8001584:	ed87 0b00 	vstr	d0, [r7]
 8001588:	60b9      	str	r1, [r7, #8]
  uint32_t timerFrequency = HAL_RCC_GetHCLKFreq();
 800158a:	f001 fa5f 	bl	8002a4c <HAL_RCC_GetHCLKFreq>
 800158e:	6178      	str	r0, [r7, #20]
  timSetARRReg(timer, arrValue);
 8001590:	68b9      	ldr	r1, [r7, #8]
 8001592:	68f8      	ldr	r0, [r7, #12]
 8001594:	f7ff ffe3 	bl	800155e <timSetARRReg>
  timSetPrescalerReg(timer, ((long double)timerFrequency / (arrValue * desiredFrequency)) - 1);
 8001598:	6978      	ldr	r0, [r7, #20]
 800159a:	f7fe ffbb 	bl	8000514 <__aeabi_ui2d>
 800159e:	4604      	mov	r4, r0
 80015a0:	460d      	mov	r5, r1
 80015a2:	68b8      	ldr	r0, [r7, #8]
 80015a4:	f7fe ffb6 	bl	8000514 <__aeabi_ui2d>
 80015a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80015ac:	f7ff f82c 	bl	8000608 <__aeabi_dmul>
 80015b0:	4602      	mov	r2, r0
 80015b2:	460b      	mov	r3, r1
 80015b4:	4620      	mov	r0, r4
 80015b6:	4629      	mov	r1, r5
 80015b8:	f7ff f950 	bl	800085c <__aeabi_ddiv>
 80015bc:	4602      	mov	r2, r0
 80015be:	460b      	mov	r3, r1
 80015c0:	4610      	mov	r0, r2
 80015c2:	4619      	mov	r1, r3
 80015c4:	f04f 0200 	mov.w	r2, #0
 80015c8:	4b08      	ldr	r3, [pc, #32]	; (80015ec <setFrequency+0x70>)
 80015ca:	f7fe fe65 	bl	8000298 <__aeabi_dsub>
 80015ce:	4602      	mov	r2, r0
 80015d0:	460b      	mov	r3, r1
 80015d2:	4610      	mov	r0, r2
 80015d4:	4619      	mov	r1, r3
 80015d6:	f7ff faef 	bl	8000bb8 <__aeabi_d2uiz>
 80015da:	4603      	mov	r3, r0
 80015dc:	4619      	mov	r1, r3
 80015de:	68f8      	ldr	r0, [r7, #12]
 80015e0:	f7ff ffaf 	bl	8001542 <timSetPrescalerReg>
}
 80015e4:	bf00      	nop
 80015e6:	3718      	adds	r7, #24
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bdb0      	pop	{r4, r5, r7, pc}
 80015ec:	3ff00000 	.word	0x3ff00000

080015f0 <usartSetBaudRate>:
 */

#include  "Usart.h"


void  usartSetBaudRate(UsartReg *usart, int baudrate){
 80015f0:	b5b0      	push	{r4, r5, r7, lr}
 80015f2:	b08c      	sub	sp, #48	; 0x30
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
 80015f8:	6039      	str	r1, [r7, #0]
  uint32_t  apbFreq = returnUsartFrequency(usart);
 80015fa:	6878      	ldr	r0, [r7, #4]
 80015fc:	f000 f8f4 	bl	80017e8 <returnUsartFrequency>
 8001600:	62b8      	str	r0, [r7, #40]	; 0x28
  int OVER8 = (usart->CR1 >> 15) & 1;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	68db      	ldr	r3, [r3, #12]
 8001606:	0bdb      	lsrs	r3, r3, #15
 8001608:	f003 0301 	and.w	r3, r3, #1
 800160c:	627b      	str	r3, [r7, #36]	; 0x24
  double USARTDIV = (double) apbFreq / (baudrate * (8 * (2-OVER8)));
 800160e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001610:	f7fe ff80 	bl	8000514 <__aeabi_ui2d>
 8001614:	4604      	mov	r4, r0
 8001616:	460d      	mov	r5, r1
 8001618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800161a:	f1c3 0302 	rsb	r3, r3, #2
 800161e:	683a      	ldr	r2, [r7, #0]
 8001620:	fb02 f303 	mul.w	r3, r2, r3
 8001624:	00db      	lsls	r3, r3, #3
 8001626:	4618      	mov	r0, r3
 8001628:	f7fe ff84 	bl	8000534 <__aeabi_i2d>
 800162c:	4602      	mov	r2, r0
 800162e:	460b      	mov	r3, r1
 8001630:	4620      	mov	r0, r4
 8001632:	4629      	mov	r1, r5
 8001634:	f7ff f912 	bl	800085c <__aeabi_ddiv>
 8001638:	4602      	mov	r2, r0
 800163a:	460b      	mov	r3, r1
 800163c:	e9c7 2306 	strd	r2, r3, [r7, #24]
  int mantissa = USARTDIV;
 8001640:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001644:	f7ff fa90 	bl	8000b68 <__aeabi_d2iz>
 8001648:	4603      	mov	r3, r0
 800164a:	617b      	str	r3, [r7, #20]
  double decimalPoint = USARTDIV - mantissa;
 800164c:	6978      	ldr	r0, [r7, #20]
 800164e:	f7fe ff71 	bl	8000534 <__aeabi_i2d>
 8001652:	4602      	mov	r2, r0
 8001654:	460b      	mov	r3, r1
 8001656:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800165a:	f7fe fe1d 	bl	8000298 <__aeabi_dsub>
 800165e:	4602      	mov	r2, r0
 8001660:	460b      	mov	r3, r1
 8001662:	e9c7 2302 	strd	r2, r3, [r7, #8]
  int fraction;
  if(OVER8)
 8001666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001668:	2b00      	cmp	r3, #0
 800166a:	d00f      	beq.n	800168c <usartSetBaudRate+0x9c>
    fraction = decimalPoint * 8;
 800166c:	f04f 0200 	mov.w	r2, #0
 8001670:	4b13      	ldr	r3, [pc, #76]	; (80016c0 <usartSetBaudRate+0xd0>)
 8001672:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001676:	f7fe ffc7 	bl	8000608 <__aeabi_dmul>
 800167a:	4602      	mov	r2, r0
 800167c:	460b      	mov	r3, r1
 800167e:	4610      	mov	r0, r2
 8001680:	4619      	mov	r1, r3
 8001682:	f7ff fa71 	bl	8000b68 <__aeabi_d2iz>
 8001686:	4603      	mov	r3, r0
 8001688:	62fb      	str	r3, [r7, #44]	; 0x2c
 800168a:	e00e      	b.n	80016aa <usartSetBaudRate+0xba>
  else
    fraction = decimalPoint * 16;
 800168c:	f04f 0200 	mov.w	r2, #0
 8001690:	4b0c      	ldr	r3, [pc, #48]	; (80016c4 <usartSetBaudRate+0xd4>)
 8001692:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001696:	f7fe ffb7 	bl	8000608 <__aeabi_dmul>
 800169a:	4602      	mov	r2, r0
 800169c:	460b      	mov	r3, r1
 800169e:	4610      	mov	r0, r2
 80016a0:	4619      	mov	r1, r3
 80016a2:	f7ff fa61 	bl	8000b68 <__aeabi_d2iz>
 80016a6:	4603      	mov	r3, r0
 80016a8:	62fb      	str	r3, [r7, #44]	; 0x2c

  usart->BRR = (mantissa << 4) | fraction;
 80016aa:	697b      	ldr	r3, [r7, #20]
 80016ac:	011a      	lsls	r2, r3, #4
 80016ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016b0:	4313      	orrs	r3, r2
 80016b2:	461a      	mov	r2, r3
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	609a      	str	r2, [r3, #8]
}
 80016b8:	bf00      	nop
 80016ba:	3730      	adds	r7, #48	; 0x30
 80016bc:	46bd      	mov	sp, r7
 80016be:	bdb0      	pop	{r4, r5, r7, pc}
 80016c0:	40200000 	.word	0x40200000
 80016c4:	40300000 	.word	0x40300000

080016c8 <usartConfigure>:
void  usartConfigureCR3(UsartReg *usart, int config){
  usart->CR3 = config;
}
*/

void  usartConfigure(UsartReg *usart, UsartConfig config){
 80016c8:	b490      	push	{r4, r7}
 80016ca:	b084      	sub	sp, #16
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	60f8      	str	r0, [r7, #12]
 80016d0:	e9c7 2300 	strd	r2, r3, [r7]
 usart->CR1 &= USART_CR_MASK;
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	68db      	ldr	r3, [r3, #12]
 80016d8:	0c1b      	lsrs	r3, r3, #16
 80016da:	041b      	lsls	r3, r3, #16
 80016dc:	68fa      	ldr	r2, [r7, #12]
 80016de:	60d3      	str	r3, [r2, #12]
 usart->CR1 |= (config & 0xFFFF);
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	68da      	ldr	r2, [r3, #12]
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	b29b      	uxth	r3, r3
 80016e8:	431a      	orrs	r2, r3
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	60da      	str	r2, [r3, #12]

 usart->CR2 &= USART_CR_MASK;
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	691b      	ldr	r3, [r3, #16]
 80016f2:	0c1b      	lsrs	r3, r3, #16
 80016f4:	041b      	lsls	r3, r3, #16
 80016f6:	68fa      	ldr	r2, [r7, #12]
 80016f8:	6113      	str	r3, [r2, #16]
 usart->CR2 |= (config & 0xFFFFFFFF) >> 16;
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	691c      	ldr	r4, [r3, #16]
 80016fe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001702:	f04f 0200 	mov.w	r2, #0
 8001706:	f04f 0300 	mov.w	r3, #0
 800170a:	0c02      	lsrs	r2, r0, #16
 800170c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001710:	0c0b      	lsrs	r3, r1, #16
 8001712:	4613      	mov	r3, r2
 8001714:	b29b      	uxth	r3, r3
 8001716:	ea44 0203 	orr.w	r2, r4, r3
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	611a      	str	r2, [r3, #16]

 usart->CR3 &= USART_CR_MASK;
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	695b      	ldr	r3, [r3, #20]
 8001722:	0c1b      	lsrs	r3, r3, #16
 8001724:	041b      	lsls	r3, r3, #16
 8001726:	68fa      	ldr	r2, [r7, #12]
 8001728:	6153      	str	r3, [r2, #20]
 usart->CR3 |= config >> 32;
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	695c      	ldr	r4, [r3, #20]
 800172e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001732:	f04f 0200 	mov.w	r2, #0
 8001736:	f04f 0300 	mov.w	r3, #0
 800173a:	000a      	movs	r2, r1
 800173c:	2300      	movs	r3, #0
 800173e:	4613      	mov	r3, r2
 8001740:	ea44 0203 	orr.w	r2, r4, r3
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	615a      	str	r2, [r3, #20]
}
 8001748:	bf00      	nop
 800174a:	3710      	adds	r7, #16
 800174c:	46bd      	mov	sp, r7
 800174e:	bc90      	pop	{r4, r7}
 8001750:	4770      	bx	lr

08001752 <writeToDataRegister>:

void  writeToDataRegister(UsartReg *usart, uint8_t  data){
 8001752:	b480      	push	{r7}
 8001754:	b083      	sub	sp, #12
 8001756:	af00      	add	r7, sp, #0
 8001758:	6078      	str	r0, [r7, #4]
 800175a:	460b      	mov	r3, r1
 800175c:	70fb      	strb	r3, [r7, #3]
 usart->DR &= USART_DR_MASK;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	685b      	ldr	r3, [r3, #4]
 8001762:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	605a      	str	r2, [r3, #4]
 usart->DR = data;
 800176a:	78fa      	ldrb	r2, [r7, #3]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	605a      	str	r2, [r3, #4]
}
 8001770:	bf00      	nop
 8001772:	370c      	adds	r7, #12
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr

0800177c <isTransmissionComplete>:

int isTransmissionComplete(UsartReg *usart){
 800177c:	b480      	push	{r7}
 800177e:	b083      	sub	sp, #12
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
 return (usart->SR & (1 << 6));
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
 800178c:	4618      	mov	r0, r3
 800178e:	370c      	adds	r7, #12
 8001790:	46bd      	mov	sp, r7
 8001792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001796:	4770      	bx	lr

08001798 <isTDREmpty>:

int isTDREmpty(UsartReg *usart){
 8001798:	b480      	push	{r7}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
 return (usart->SR & (1 << 7));
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
}
 80017a8:	4618      	mov	r0, r3
 80017aa:	370c      	adds	r7, #12
 80017ac:	46bd      	mov	sp, r7
 80017ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b2:	4770      	bx	lr

080017b4 <isRDRAvailableForRead>:

int isRDRAvailableForRead(UsartReg *usart){
 80017b4:	b480      	push	{r7}
 80017b6:	b083      	sub	sp, #12
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  return  (usart->SR & (1 <<5));
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f003 0320 	and.w	r3, r3, #32
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	370c      	adds	r7, #12
 80017c8:	46bd      	mov	sp, r7
 80017ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ce:	4770      	bx	lr

080017d0 <returnRDRValue>:

int returnRDRValue(UsartReg *usart){
 80017d0:	b480      	push	{r7}
 80017d2:	b083      	sub	sp, #12
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  return  usart->DR;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	685b      	ldr	r3, [r3, #4]
}
 80017dc:	4618      	mov	r0, r3
 80017de:	370c      	adds	r7, #12
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr

080017e8 <returnUsartFrequency>:

uint32_t returnUsartFrequency(UsartReg *usart){
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  if(usart == usart1 || usart == usart6)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	4a09      	ldr	r2, [pc, #36]	; (8001818 <returnUsartFrequency+0x30>)
 80017f4:	4293      	cmp	r3, r2
 80017f6:	d003      	beq.n	8001800 <returnUsartFrequency+0x18>
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	4a08      	ldr	r2, [pc, #32]	; (800181c <returnUsartFrequency+0x34>)
 80017fc:	4293      	cmp	r3, r2
 80017fe:	d103      	bne.n	8001808 <returnUsartFrequency+0x20>
    return  HAL_RCC_GetPCLK2Freq();
 8001800:	f001 f944 	bl	8002a8c <HAL_RCC_GetPCLK2Freq>
 8001804:	4603      	mov	r3, r0
 8001806:	e002      	b.n	800180e <returnUsartFrequency+0x26>
  else
    return  HAL_RCC_GetPCLK1Freq();
 8001808:	f001 f92c 	bl	8002a64 <HAL_RCC_GetPCLK1Freq>
 800180c:	4603      	mov	r3, r0
}
 800180e:	4618      	mov	r0, r3
 8001810:	3708      	adds	r7, #8
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	40011000 	.word	0x40011000
 800181c:	40011400 	.word	0x40011400

08001820 <usartTransmit>:

Status  usartTransmit(UsartReg  *usart, char  *msg){
 8001820:	b580      	push	{r7, lr}
 8001822:	b084      	sub	sp, #16
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
 8001828:	6039      	str	r1, [r7, #0]
  for(int  i = 0; msg[i] != '\0'; i++){
 800182a:	2300      	movs	r3, #0
 800182c:	60fb      	str	r3, [r7, #12]
 800182e:	e018      	b.n	8001862 <usartTransmit+0x42>
    while(!isTDREmpty(usart));
 8001830:	bf00      	nop
 8001832:	6878      	ldr	r0, [r7, #4]
 8001834:	f7ff ffb0 	bl	8001798 <isTDREmpty>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d0f9      	beq.n	8001832 <usartTransmit+0x12>
    writeToDataRegister(usart, msg[i]);
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	683a      	ldr	r2, [r7, #0]
 8001842:	4413      	add	r3, r2
 8001844:	781b      	ldrb	r3, [r3, #0]
 8001846:	4619      	mov	r1, r3
 8001848:	6878      	ldr	r0, [r7, #4]
 800184a:	f7ff ff82 	bl	8001752 <writeToDataRegister>
    while(!isTransmissionComplete(usart));
 800184e:	bf00      	nop
 8001850:	6878      	ldr	r0, [r7, #4]
 8001852:	f7ff ff93 	bl	800177c <isTransmissionComplete>
 8001856:	4603      	mov	r3, r0
 8001858:	2b00      	cmp	r3, #0
 800185a:	d0f9      	beq.n	8001850 <usartTransmit+0x30>
  for(int  i = 0; msg[i] != '\0'; i++){
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	3301      	adds	r3, #1
 8001860:	60fb      	str	r3, [r7, #12]
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	683a      	ldr	r2, [r7, #0]
 8001866:	4413      	add	r3, r2
 8001868:	781b      	ldrb	r3, [r3, #0]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d1e0      	bne.n	8001830 <usartTransmit+0x10>
    }
  return  OK;
 800186e:	2301      	movs	r3, #1
}
 8001870:	4618      	mov	r0, r3
 8001872:	3710      	adds	r7, #16
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}

08001878 <readFromUsart>:

Status readFromUsart(UsartReg  *usart, char  *msg){
 8001878:	b580      	push	{r7, lr}
 800187a:	b084      	sub	sp, #16
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
 8001880:	6039      	str	r1, [r7, #0]
  char  *charptr = msg;
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	60fb      	str	r3, [r7, #12]
  do{
    while(!isRDRAvailableForRead(usart));
 8001886:	bf00      	nop
 8001888:	6878      	ldr	r0, [r7, #4]
 800188a:	f7ff ff93 	bl	80017b4 <isRDRAvailableForRead>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d0f9      	beq.n	8001888 <readFromUsart+0x10>
    charptr = (char *)returnRDRValue(usart);
 8001894:	6878      	ldr	r0, [r7, #4]
 8001896:	f7ff ff9b 	bl	80017d0 <returnRDRValue>
 800189a:	4603      	mov	r3, r0
 800189c:	60fb      	str	r3, [r7, #12]
    charptr++;
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	3301      	adds	r3, #1
 80018a2:	60fb      	str	r3, [r7, #12]
  }while(*msg != '\0');
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	781b      	ldrb	r3, [r3, #0]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d1ec      	bne.n	8001886 <readFromUsart+0xe>
  return  OK;
 80018ac:	2301      	movs	r3, #1
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3710      	adds	r7, #16
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}

080018b6 <usartConfiguration>:

void  usartConfiguration(UsartReg *usart, UsartConfig config, int baudrate){
 80018b6:	b580      	push	{r7, lr}
 80018b8:	b084      	sub	sp, #16
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	60f8      	str	r0, [r7, #12]
 80018be:	e9c7 2300 	strd	r2, r3, [r7]
  usartSetBaudRate(usart, baudrate);
 80018c2:	69b9      	ldr	r1, [r7, #24]
 80018c4:	68f8      	ldr	r0, [r7, #12]
 80018c6:	f7ff fe93 	bl	80015f0 <usartSetBaudRate>
  usartConfigure(usart,config);
 80018ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80018ce:	68f8      	ldr	r0, [r7, #12]
 80018d0:	f7ff fefa 	bl	80016c8 <usartConfigure>
}
 80018d4:	bf00      	nop
 80018d6:	3710      	adds	r7, #16
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd80      	pop	{r7, pc}

080018dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018e0:	f000 fb48 	bl	8001f74 <HAL_Init>

  /* USER CODE BEGIN Init */
  RetargetInit(usart2);
 80018e4:	4804      	ldr	r0, [pc, #16]	; (80018f8 <main+0x1c>)
 80018e6:	f000 f9c1 	bl	8001c6c <RetargetInit>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018ea:	f000 f807 	bl	80018fc <SystemClock_Config>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */
  //timerConfigureExp2ForceInactiveActive(tim4);
  timerExp4TriggerAdcWithTimer();
 80018ee:	f000 f8d3 	bl	8001a98 <timerExp4TriggerAdcWithTimer>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    readAndPrintAdc();
 80018f2:	f000 f97d 	bl	8001bf0 <readAndPrintAdc>
 80018f6:	e7fc      	b.n	80018f2 <main+0x16>
 80018f8:	40004400 	.word	0x40004400

080018fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b094      	sub	sp, #80	; 0x50
 8001900:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001902:	f107 0320 	add.w	r3, r7, #32
 8001906:	2230      	movs	r2, #48	; 0x30
 8001908:	2100      	movs	r1, #0
 800190a:	4618      	mov	r0, r3
 800190c:	f001 f8fc 	bl	8002b08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001910:	f107 030c 	add.w	r3, r7, #12
 8001914:	2200      	movs	r2, #0
 8001916:	601a      	str	r2, [r3, #0]
 8001918:	605a      	str	r2, [r3, #4]
 800191a:	609a      	str	r2, [r3, #8]
 800191c:	60da      	str	r2, [r3, #12]
 800191e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001920:	2300      	movs	r3, #0
 8001922:	60bb      	str	r3, [r7, #8]
 8001924:	4b27      	ldr	r3, [pc, #156]	; (80019c4 <SystemClock_Config+0xc8>)
 8001926:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001928:	4a26      	ldr	r2, [pc, #152]	; (80019c4 <SystemClock_Config+0xc8>)
 800192a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800192e:	6413      	str	r3, [r2, #64]	; 0x40
 8001930:	4b24      	ldr	r3, [pc, #144]	; (80019c4 <SystemClock_Config+0xc8>)
 8001932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001934:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001938:	60bb      	str	r3, [r7, #8]
 800193a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800193c:	2300      	movs	r3, #0
 800193e:	607b      	str	r3, [r7, #4]
 8001940:	4b21      	ldr	r3, [pc, #132]	; (80019c8 <SystemClock_Config+0xcc>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a20      	ldr	r2, [pc, #128]	; (80019c8 <SystemClock_Config+0xcc>)
 8001946:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800194a:	6013      	str	r3, [r2, #0]
 800194c:	4b1e      	ldr	r3, [pc, #120]	; (80019c8 <SystemClock_Config+0xcc>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001954:	607b      	str	r3, [r7, #4]
 8001956:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001958:	2302      	movs	r3, #2
 800195a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800195c:	2301      	movs	r3, #1
 800195e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001960:	2310      	movs	r3, #16
 8001962:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001964:	2302      	movs	r3, #2
 8001966:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001968:	2300      	movs	r3, #0
 800196a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800196c:	2308      	movs	r3, #8
 800196e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8001970:	2332      	movs	r3, #50	; 0x32
 8001972:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001974:	2302      	movs	r3, #2
 8001976:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001978:	2304      	movs	r3, #4
 800197a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800197c:	f107 0320 	add.w	r3, r7, #32
 8001980:	4618      	mov	r0, r3
 8001982:	f000 fc4f 	bl	8002224 <HAL_RCC_OscConfig>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	d001      	beq.n	8001990 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800198c:	f000 f968 	bl	8001c60 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001990:	230f      	movs	r3, #15
 8001992:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001994:	2302      	movs	r3, #2
 8001996:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001998:	2300      	movs	r3, #0
 800199a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800199c:	2300      	movs	r3, #0
 800199e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019a0:	2300      	movs	r3, #0
 80019a2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80019a4:	f107 030c 	add.w	r3, r7, #12
 80019a8:	2101      	movs	r1, #1
 80019aa:	4618      	mov	r0, r3
 80019ac:	f000 feb2 	bl	8002714 <HAL_RCC_ClockConfig>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d001      	beq.n	80019ba <SystemClock_Config+0xbe>
  {
    Error_Handler();
 80019b6:	f000 f953 	bl	8001c60 <Error_Handler>
  }
}
 80019ba:	bf00      	nop
 80019bc:	3750      	adds	r7, #80	; 0x50
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	40023800 	.word	0x40023800
 80019c8:	40007000 	.word	0x40007000
 80019cc:	00000000 	.word	0x00000000

080019d0 <TIM4_IRQHandler>:
                          |COUNTER_EN);

}


void  TIM4_IRQHandler(void){
 80019d0:	b580      	push	{r7, lr}
 80019d2:	af00      	add	r7, sp, #0
  volatile  static  int i = 1;
  if(tim4->SR & TIM_UIF)
 80019d4:	4b2c      	ldr	r3, [pc, #176]	; (8001a88 <TIM4_IRQHandler+0xb8>)
 80019d6:	691b      	ldr	r3, [r3, #16]
 80019d8:	f003 0301 	and.w	r3, r3, #1
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d005      	beq.n	80019ec <TIM4_IRQHandler+0x1c>
    tim4->SR &= ~TIM_UIF;
 80019e0:	4b29      	ldr	r3, [pc, #164]	; (8001a88 <TIM4_IRQHandler+0xb8>)
 80019e2:	691b      	ldr	r3, [r3, #16]
 80019e4:	4a28      	ldr	r2, [pc, #160]	; (8001a88 <TIM4_IRQHandler+0xb8>)
 80019e6:	f023 0301 	bic.w	r3, r3, #1
 80019ea:	6113      	str	r3, [r2, #16]
  tim4->SR = 0;
 80019ec:	4b26      	ldr	r3, [pc, #152]	; (8001a88 <TIM4_IRQHandler+0xb8>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	611a      	str	r2, [r3, #16]
  timSetOutCompareReg(tim4, 3, 65000);
 80019f2:	4b26      	ldr	r3, [pc, #152]	; (8001a8c <TIM4_IRQHandler+0xbc>)
 80019f4:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 80019f8:	601a      	str	r2, [r3, #0]
  if(i == 56){
 80019fa:	4b25      	ldr	r3, [pc, #148]	; (8001a90 <TIM4_IRQHandler+0xc0>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	2b38      	cmp	r3, #56	; 0x38
 8001a00:	d10e      	bne.n	8001a20 <TIM4_IRQHandler+0x50>
    i = 0;
 8001a02:	4b23      	ldr	r3, [pc, #140]	; (8001a90 <TIM4_IRQHandler+0xc0>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	601a      	str	r2, [r3, #0]
    //To achieve 1Hz, toggle rate should be 2Hz (Toggle once every 0.5s)
    setFrequency(tim4, 2, 65000);
 8001a08:	f64f 51e8 	movw	r1, #65000	; 0xfde8
 8001a0c:	ed9f 0b18 	vldr	d0, [pc, #96]	; 8001a70 <TIM4_IRQHandler+0xa0>
 8001a10:	481d      	ldr	r0, [pc, #116]	; (8001a88 <TIM4_IRQHandler+0xb8>)
 8001a12:	f7ff fdb3 	bl	800157c <setFrequency>
    timSetOutCompareReg(tim4, 3, 65000);
 8001a16:	4b1d      	ldr	r3, [pc, #116]	; (8001a8c <TIM4_IRQHandler+0xbc>)
 8001a18:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 8001a1c:	601a      	str	r2, [r3, #0]
 8001a1e:	e01e      	b.n	8001a5e <TIM4_IRQHandler+0x8e>
  }else if(i == 8){
 8001a20:	4b1b      	ldr	r3, [pc, #108]	; (8001a90 <TIM4_IRQHandler+0xc0>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	2b08      	cmp	r3, #8
 8001a26:	d10b      	bne.n	8001a40 <TIM4_IRQHandler+0x70>
    //To achieve 2Hz, toggle rate should be 4Hz (Toggle once every 0.25s)
    setFrequency(tim4, 4, 65000);
 8001a28:	f64f 51e8 	movw	r1, #65000	; 0xfde8
 8001a2c:	ed9f 0b12 	vldr	d0, [pc, #72]	; 8001a78 <TIM4_IRQHandler+0xa8>
 8001a30:	4815      	ldr	r0, [pc, #84]	; (8001a88 <TIM4_IRQHandler+0xb8>)
 8001a32:	f7ff fda3 	bl	800157c <setFrequency>
    timSetOutCompareReg(tim4, 3, 65000);
 8001a36:	4b15      	ldr	r3, [pc, #84]	; (8001a8c <TIM4_IRQHandler+0xbc>)
 8001a38:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 8001a3c:	601a      	str	r2, [r3, #0]
 8001a3e:	e00e      	b.n	8001a5e <TIM4_IRQHandler+0x8e>
  }else if(i == 24){
 8001a40:	4b13      	ldr	r3, [pc, #76]	; (8001a90 <TIM4_IRQHandler+0xc0>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	2b18      	cmp	r3, #24
 8001a46:	d10a      	bne.n	8001a5e <TIM4_IRQHandler+0x8e>
    //To achieve 4Hz, toggle rate should be 8Hz (Toggle once every 0.125s)
    setFrequency(tim4, 8, 65000);
 8001a48:	f64f 51e8 	movw	r1, #65000	; 0xfde8
 8001a4c:	ed9f 0b0c 	vldr	d0, [pc, #48]	; 8001a80 <TIM4_IRQHandler+0xb0>
 8001a50:	480d      	ldr	r0, [pc, #52]	; (8001a88 <TIM4_IRQHandler+0xb8>)
 8001a52:	f7ff fd93 	bl	800157c <setFrequency>
    timSetOutCompareReg(tim4, 3, 65000);
 8001a56:	4b0d      	ldr	r3, [pc, #52]	; (8001a8c <TIM4_IRQHandler+0xbc>)
 8001a58:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 8001a5c:	601a      	str	r2, [r3, #0]
  }
  i++;
 8001a5e:	4b0c      	ldr	r3, [pc, #48]	; (8001a90 <TIM4_IRQHandler+0xc0>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	3301      	adds	r3, #1
 8001a64:	4a0a      	ldr	r2, [pc, #40]	; (8001a90 <TIM4_IRQHandler+0xc0>)
 8001a66:	6013      	str	r3, [r2, #0]
}
 8001a68:	bf00      	nop
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	f3af 8000 	nop.w
 8001a70:	00000000 	.word	0x00000000
 8001a74:	40000000 	.word	0x40000000
 8001a78:	00000000 	.word	0x00000000
 8001a7c:	40100000 	.word	0x40100000
 8001a80:	00000000 	.word	0x00000000
 8001a84:	40200000 	.word	0x40200000
 8001a88:	40000800 	.word	0x40000800
 8001a8c:	4000083c 	.word	0x4000083c
 8001a90:	20000000 	.word	0x20000000
 8001a94:	00000000 	.word	0x00000000

08001a98 <timerExp4TriggerAdcWithTimer>:

void  timerExp4TriggerAdcWithTimer(){
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b084      	sub	sp, #16
 8001a9c:	af02      	add	r7, sp, #8
  int channel[] = {0};
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	607b      	str	r3, [r7, #4]
  rccUnresetAndEnableAdc(RCC_ADC1);
 8001aa2:	482f      	ldr	r0, [pc, #188]	; (8001b60 <timerExp4TriggerAdcWithTimer+0xc8>)
 8001aa4:	f7ff fc4a 	bl	800133c <rccUnresetAndEnableAdc>
  rccUnresetAndEnableGpio(RCC_GPIOA);
 8001aa8:	2000      	movs	r0, #0
 8001aaa:	f7ff fbc3 	bl	8001234 <rccUnresetAndEnableGpio>
  rccUnresetAndEnableUsart(RCC_USART2);
 8001aae:	2011      	movs	r0, #17
 8001ab0:	f7ff fbdc 	bl	800126c <rccUnresetAndEnableUsart>
  rccUnresetAndEnableTimer(RCC_TIM4);
 8001ab4:	482b      	ldr	r0, [pc, #172]	; (8001b64 <timerExp4TriggerAdcWithTimer+0xcc>)
 8001ab6:	f7ff fc0b 	bl	80012d0 <rccUnresetAndEnableTimer>

  gpioConfigurePin(gpioA, 0, GPIO_ANALOG_IN | GPIO_PUSH_PULL );  //       (PA0)
 8001aba:	2203      	movs	r2, #3
 8001abc:	2100      	movs	r1, #0
 8001abe:	482a      	ldr	r0, [pc, #168]	; (8001b68 <timerExp4TriggerAdcWithTimer+0xd0>)
 8001ac0:	f7ff faef 	bl	80010a2 <gpioConfigurePin>

  gpioConfigurePin(gpioA, 2, GPIO_ALT_FUNC | GPIO_FAST_SPEED | AF_7);  //USART2 (Rx)
 8001ac4:	4a29      	ldr	r2, [pc, #164]	; (8001b6c <timerExp4TriggerAdcWithTimer+0xd4>)
 8001ac6:	2102      	movs	r1, #2
 8001ac8:	4827      	ldr	r0, [pc, #156]	; (8001b68 <timerExp4TriggerAdcWithTimer+0xd0>)
 8001aca:	f7ff faea 	bl	80010a2 <gpioConfigurePin>
  gpioConfigurePin(gpioA, 3, GPIO_ALT_FUNC | GPIO_FAST_SPEED | AF_7);  //       (Tx)
 8001ace:	4a27      	ldr	r2, [pc, #156]	; (8001b6c <timerExp4TriggerAdcWithTimer+0xd4>)
 8001ad0:	2103      	movs	r1, #3
 8001ad2:	4825      	ldr	r0, [pc, #148]	; (8001b68 <timerExp4TriggerAdcWithTimer+0xd0>)
 8001ad4:	f7ff fae5 	bl	80010a2 <gpioConfigurePin>


  usartConfiguration(usart2, USART_TX_EN | USART_RX_EN | USART_9_BIT | USART_ODD_PARITY
 8001ad8:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001adc:	9300      	str	r3, [sp, #0]
 8001ade:	a31c      	add	r3, pc, #112	; (adr r3, 8001b50 <timerExp4TriggerAdcWithTimer+0xb8>)
 8001ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ae4:	4822      	ldr	r0, [pc, #136]	; (8001b70 <timerExp4TriggerAdcWithTimer+0xd8>)
 8001ae6:	f7ff fee6 	bl	80018b6 <usartConfiguration>
                          | USART_2_STOPBIT
                          | USART_EN,
                          115200);

  timerEventGenerationConfig(tim4, UPDATE_GEN);
 8001aea:	2101      	movs	r1, #1
 8001aec:	4821      	ldr	r0, [pc, #132]	; (8001b74 <timerExp4TriggerAdcWithTimer+0xdc>)
 8001aee:	f7ff fca6 	bl	800143e <timerEventGenerationConfig>

  timerCaptureCompareConfig(tim4, 4, CC4_OUT_EN | PWN_MOD_1);
 8001af2:	f04f 0260 	mov.w	r2, #96	; 0x60
 8001af6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001afa:	2104      	movs	r1, #4
 8001afc:	481d      	ldr	r0, [pc, #116]	; (8001b74 <timerExp4TriggerAdcWithTimer+0xdc>)
 8001afe:	f7ff fcb8 	bl	8001472 <timerCaptureCompareConfig>

  setFrequency(tim4, 2000, 500);
 8001b02:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001b06:	ed9f 0b14 	vldr	d0, [pc, #80]	; 8001b58 <timerExp4TriggerAdcWithTimer+0xc0>
 8001b0a:	481a      	ldr	r0, [pc, #104]	; (8001b74 <timerExp4TriggerAdcWithTimer+0xdc>)
 8001b0c:	f7ff fd36 	bl	800157c <setFrequency>

  timSetOutCompareReg(tim4, 4, 250);
 8001b10:	4b19      	ldr	r3, [pc, #100]	; (8001b78 <timerExp4TriggerAdcWithTimer+0xe0>)
 8001b12:	22fa      	movs	r2, #250	; 0xfa
 8001b14:	601a      	str	r2, [r3, #0]

  adcSetChannelSequence(adc1, channel, 1);
 8001b16:	1d3b      	adds	r3, r7, #4
 8001b18:	2201      	movs	r2, #1
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	4817      	ldr	r0, [pc, #92]	; (8001b7c <timerExp4TriggerAdcWithTimer+0xe4>)
 8001b1e:	f7ff fa37 	bl	8000f90 <adcSetChannelSequence>

  nvicEnableIrq(ADC_IRQ);
 8001b22:	4b17      	ldr	r3, [pc, #92]	; (8001b80 <timerExp4TriggerAdcWithTimer+0xe8>)
 8001b24:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001b28:	601a      	str	r2, [r3, #0]

  adcConfiguration(adc1, ADC_CONVERTER_ON | REGULAR_CHN_START_CONVERT
 8001b2a:	f04f 0220 	mov.w	r2, #32
 8001b2e:	4b15      	ldr	r3, [pc, #84]	; (8001b84 <timerExp4TriggerAdcWithTimer+0xec>)
 8001b30:	4812      	ldr	r0, [pc, #72]	; (8001b7c <timerExp4TriggerAdcWithTimer+0xe4>)
 8001b32:	f7ff fa89 	bl	8001048 <adcConfiguration>
                        | REGULAR_EXT_EVENT_SEL_TIM_4_CC4 | REGULAR_TRIG_DETECTION_RISING_EDGE | EOC_INT_EN | SET_EOC_BIT_AFTER_REGULAR_CONVERSION_ENDED);
  timerBasicConfig(tim4,  COUNTER_EN );
 8001b36:	f04f 0201 	mov.w	r2, #1
 8001b3a:	f04f 0300 	mov.w	r3, #0
 8001b3e:	480d      	ldr	r0, [pc, #52]	; (8001b74 <timerExp4TriggerAdcWithTimer+0xdc>)
 8001b40:	f7ff fc1e 	bl	8001380 <timerBasicConfig>
}
 8001b44:	bf00      	nop
 8001b46:	3708      	adds	r7, #8
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	f3af 8000 	nop.w
 8001b50:	2000360c 	.word	0x2000360c
	...
 8001b5c:	409f4000 	.word	0x409f4000
 8001b60:	00240008 	.word	0x00240008
 8001b64:	00200002 	.word	0x00200002
 8001b68:	40020000 	.word	0x40020000
 8001b6c:	00070202 	.word	0x00070202
 8001b70:	40004400 	.word	0x40004400
 8001b74:	40000800 	.word	0x40000800
 8001b78:	40000840 	.word	0x40000840
 8001b7c:	40012000 	.word	0x40012000
 8001b80:	e000e100 	.word	0xe000e100
 8001b84:	59000401 	.word	0x59000401

08001b88 <ADC_IRQHandler>:

void  ADC_IRQHandler(void){
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0
  //static  int i = 0;
  static  int convertedValues = 0;
  //while(!(adc1->SR && 0x2));
  convertedValues += adc1->DR;
 8001b8c:	4b12      	ldr	r3, [pc, #72]	; (8001bd8 <ADC_IRQHandler+0x50>)
 8001b8e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001b90:	4b12      	ldr	r3, [pc, #72]	; (8001bdc <ADC_IRQHandler+0x54>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4413      	add	r3, r2
 8001b96:	4a11      	ldr	r2, [pc, #68]	; (8001bdc <ADC_IRQHandler+0x54>)
 8001b98:	6013      	str	r3, [r2, #0]
  adcCounter++;
 8001b9a:	4b11      	ldr	r3, [pc, #68]	; (8001be0 <ADC_IRQHandler+0x58>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	3301      	adds	r3, #1
 8001ba0:	4a0f      	ldr	r2, [pc, #60]	; (8001be0 <ADC_IRQHandler+0x58>)
 8001ba2:	6013      	str	r3, [r2, #0]
  if(adcCounter == 400){
 8001ba4:	4b0e      	ldr	r3, [pc, #56]	; (8001be0 <ADC_IRQHandler+0x58>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8001bac:	d10f      	bne.n	8001bce <ADC_IRQHandler+0x46>
    adcValue = convertedValues / 400;
 8001bae:	4b0b      	ldr	r3, [pc, #44]	; (8001bdc <ADC_IRQHandler+0x54>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a0c      	ldr	r2, [pc, #48]	; (8001be4 <ADC_IRQHandler+0x5c>)
 8001bb4:	fb82 1203 	smull	r1, r2, r2, r3
 8001bb8:	11d2      	asrs	r2, r2, #7
 8001bba:	17db      	asrs	r3, r3, #31
 8001bbc:	1ad3      	subs	r3, r2, r3
 8001bbe:	4a0a      	ldr	r2, [pc, #40]	; (8001be8 <ADC_IRQHandler+0x60>)
 8001bc0:	6013      	str	r3, [r2, #0]
    adcCounter = 0;
 8001bc2:	4b07      	ldr	r3, [pc, #28]	; (8001be0 <ADC_IRQHandler+0x58>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	601a      	str	r2, [r3, #0]
    convertedValues = 0;
 8001bc8:	4b04      	ldr	r3, [pc, #16]	; (8001bdc <ADC_IRQHandler+0x54>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	601a      	str	r2, [r3, #0]
    //sendToUsart(usart2, convertIntToAscii(adcValue));
  }

}
 8001bce:	bf00      	nop
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr
 8001bd8:	40012000 	.word	0x40012000
 8001bdc:	20000204 	.word	0x20000204
 8001be0:	20000200 	.word	0x20000200
 8001be4:	51eb851f 	.word	0x51eb851f
 8001be8:	200001fc 	.word	0x200001fc
 8001bec:	00000000 	.word	0x00000000

08001bf0 <readAndPrintAdc>:

void  readAndPrintAdc(void){
 8001bf0:	b590      	push	{r4, r7, lr}
 8001bf2:	b083      	sub	sp, #12
 8001bf4:	af00      	add	r7, sp, #0
  static int previousValue = 0;
  float voltage;
  if(adcCounter == 0){
 8001bf6:	4b16      	ldr	r3, [pc, #88]	; (8001c50 <readAndPrintAdc+0x60>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d120      	bne.n	8001c40 <readAndPrintAdc+0x50>
    voltage = (3.3/4096.0) * adcValue;
 8001bfe:	4b15      	ldr	r3, [pc, #84]	; (8001c54 <readAndPrintAdc+0x64>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4618      	mov	r0, r3
 8001c04:	f7fe fc96 	bl	8000534 <__aeabi_i2d>
 8001c08:	a30f      	add	r3, pc, #60	; (adr r3, 8001c48 <readAndPrintAdc+0x58>)
 8001c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c0e:	f7fe fcfb 	bl	8000608 <__aeabi_dmul>
 8001c12:	4602      	mov	r2, r0
 8001c14:	460b      	mov	r3, r1
 8001c16:	4610      	mov	r0, r2
 8001c18:	4619      	mov	r1, r3
 8001c1a:	f7fe ffed 	bl	8000bf8 <__aeabi_d2f>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	607b      	str	r3, [r7, #4]
    printf("ADC value : %d, voltage = %f\n\r", adcValue, voltage);
 8001c22:	4b0c      	ldr	r3, [pc, #48]	; (8001c54 <readAndPrintAdc+0x64>)
 8001c24:	681c      	ldr	r4, [r3, #0]
 8001c26:	6878      	ldr	r0, [r7, #4]
 8001c28:	f7fe fc96 	bl	8000558 <__aeabi_f2d>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	460b      	mov	r3, r1
 8001c30:	4621      	mov	r1, r4
 8001c32:	4809      	ldr	r0, [pc, #36]	; (8001c58 <readAndPrintAdc+0x68>)
 8001c34:	f001 fbda 	bl	80033ec <iprintf>
    adcValue = previousValue;
 8001c38:	4b08      	ldr	r3, [pc, #32]	; (8001c5c <readAndPrintAdc+0x6c>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4a05      	ldr	r2, [pc, #20]	; (8001c54 <readAndPrintAdc+0x64>)
 8001c3e:	6013      	str	r3, [r2, #0]
  }
}
 8001c40:	bf00      	nop
 8001c42:	370c      	adds	r7, #12
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd90      	pop	{r4, r7, pc}
 8001c48:	66666666 	.word	0x66666666
 8001c4c:	3f4a6666 	.word	0x3f4a6666
 8001c50:	20000200 	.word	0x20000200
 8001c54:	200001fc 	.word	0x200001fc
 8001c58:	080056b0 	.word	0x080056b0
 8001c5c:	20000208 	.word	0x20000208

08001c60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c60:	b480      	push	{r7}
 8001c62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c64:	b672      	cpsid	i
}
 8001c66:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c68:	e7fe      	b.n	8001c68 <Error_Handler+0x8>
	...

08001c6c <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UsartReg *gHuart;

void RetargetInit(UsartReg *usart) {
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b082      	sub	sp, #8
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  gHuart = usart;
 8001c74:	4a07      	ldr	r2, [pc, #28]	; (8001c94 <RetargetInit+0x28>)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 8001c7a:	4b07      	ldr	r3, [pc, #28]	; (8001c98 <RetargetInit+0x2c>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	6898      	ldr	r0, [r3, #8]
 8001c80:	2300      	movs	r3, #0
 8001c82:	2202      	movs	r2, #2
 8001c84:	2100      	movs	r1, #0
 8001c86:	f001 fbc9 	bl	800341c <setvbuf>
}
 8001c8a:	bf00      	nop
 8001c8c:	3708      	adds	r7, #8
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	20000218 	.word	0x20000218
 8001c98:	20000010 	.word	0x20000010

08001c9c <_isatty>:

int _isatty(int fd) {
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b082      	sub	sp, #8
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	db04      	blt.n	8001cb4 <_isatty+0x18>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2b02      	cmp	r3, #2
 8001cae:	dc01      	bgt.n	8001cb4 <_isatty+0x18>
    return 1;
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	e005      	b.n	8001cc0 <_isatty+0x24>

  errno = EBADF;
 8001cb4:	f000 fefe 	bl	8002ab4 <__errno>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2209      	movs	r2, #9
 8001cbc:	601a      	str	r2, [r3, #0]
  return 0;
 8001cbe:	2300      	movs	r3, #0
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	3708      	adds	r7, #8
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}

08001cc8 <_write>:

int _write(int fd, char* ptr, int len) {
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b086      	sub	sp, #24
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	60f8      	str	r0, [r7, #12]
 8001cd0:	60b9      	str	r1, [r7, #8]
 8001cd2:	607a      	str	r2, [r7, #4]
  Status status;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	2b01      	cmp	r3, #1
 8001cd8:	d002      	beq.n	8001ce0 <_write+0x18>
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	2b02      	cmp	r3, #2
 8001cde:	d10e      	bne.n	8001cfe <_write+0x36>
    status = usartTransmit(gHuart, ptr);
 8001ce0:	4b0c      	ldr	r3, [pc, #48]	; (8001d14 <_write+0x4c>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	68b9      	ldr	r1, [r7, #8]
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f7ff fd9a 	bl	8001820 <usartTransmit>
 8001cec:	4603      	mov	r3, r0
 8001cee:	75fb      	strb	r3, [r7, #23]
    if (status == OK)
 8001cf0:	7dfb      	ldrb	r3, [r7, #23]
 8001cf2:	2b01      	cmp	r3, #1
 8001cf4:	d101      	bne.n	8001cfa <_write+0x32>
      return len;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	e008      	b.n	8001d0c <_write+0x44>
    else
      return EIO;
 8001cfa:	2305      	movs	r3, #5
 8001cfc:	e006      	b.n	8001d0c <_write+0x44>
  }
  errno = EBADF;
 8001cfe:	f000 fed9 	bl	8002ab4 <__errno>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2209      	movs	r2, #9
 8001d06:	601a      	str	r2, [r3, #0]
  return -1;
 8001d08:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	3718      	adds	r7, #24
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	20000218 	.word	0x20000218

08001d18 <_close>:

int _close(int fd) {
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b082      	sub	sp, #8
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	db04      	blt.n	8001d30 <_close+0x18>
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2b02      	cmp	r3, #2
 8001d2a:	dc01      	bgt.n	8001d30 <_close+0x18>
    return 0;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	e006      	b.n	8001d3e <_close+0x26>

  errno = EBADF;
 8001d30:	f000 fec0 	bl	8002ab4 <__errno>
 8001d34:	4603      	mov	r3, r0
 8001d36:	2209      	movs	r2, #9
 8001d38:	601a      	str	r2, [r3, #0]
  return -1;
 8001d3a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	3708      	adds	r7, #8
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}

08001d46 <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 8001d46:	b580      	push	{r7, lr}
 8001d48:	b084      	sub	sp, #16
 8001d4a:	af00      	add	r7, sp, #0
 8001d4c:	60f8      	str	r0, [r7, #12]
 8001d4e:	60b9      	str	r1, [r7, #8]
 8001d50:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 8001d52:	f000 feaf 	bl	8002ab4 <__errno>
 8001d56:	4603      	mov	r3, r0
 8001d58:	2209      	movs	r2, #9
 8001d5a:	601a      	str	r2, [r3, #0]
  return -1;
 8001d5c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	3710      	adds	r7, #16
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}

08001d68 <_read>:

int _read(int fd, char* ptr, int len) {
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b086      	sub	sp, #24
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	60f8      	str	r0, [r7, #12]
 8001d70:	60b9      	str	r1, [r7, #8]
 8001d72:	607a      	str	r2, [r7, #4]
  Status status;

  if (fd == STDIN_FILENO) {
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d10e      	bne.n	8001d98 <_read+0x30>
    status = readFromUsart(gHuart, ptr);
 8001d7a:	4b0d      	ldr	r3, [pc, #52]	; (8001db0 <_read+0x48>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	68b9      	ldr	r1, [r7, #8]
 8001d80:	4618      	mov	r0, r3
 8001d82:	f7ff fd79 	bl	8001878 <readFromUsart>
 8001d86:	4603      	mov	r3, r0
 8001d88:	75fb      	strb	r3, [r7, #23]
    if (status == OK)
 8001d8a:	7dfb      	ldrb	r3, [r7, #23]
 8001d8c:	2b01      	cmp	r3, #1
 8001d8e:	d101      	bne.n	8001d94 <_read+0x2c>
      return 1;
 8001d90:	2301      	movs	r3, #1
 8001d92:	e008      	b.n	8001da6 <_read+0x3e>
    else
      return EIO;
 8001d94:	2305      	movs	r3, #5
 8001d96:	e006      	b.n	8001da6 <_read+0x3e>
  }
  errno = EBADF;
 8001d98:	f000 fe8c 	bl	8002ab4 <__errno>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	2209      	movs	r2, #9
 8001da0:	601a      	str	r2, [r3, #0]
  return -1;
 8001da2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	3718      	adds	r7, #24
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	20000218 	.word	0x20000218

08001db4 <_fstat>:

int _fstat(int fd, struct stat* st) {
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b082      	sub	sp, #8
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
 8001dbc:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	db08      	blt.n	8001dd6 <_fstat+0x22>
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2b02      	cmp	r3, #2
 8001dc8:	dc05      	bgt.n	8001dd6 <_fstat+0x22>
    st->st_mode = S_IFCHR;
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001dd0:	605a      	str	r2, [r3, #4]
    return 0;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	e005      	b.n	8001de2 <_fstat+0x2e>
  }

  errno = EBADF;
 8001dd6:	f000 fe6d 	bl	8002ab4 <__errno>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2209      	movs	r2, #9
 8001dde:	601a      	str	r2, [r3, #0]
  return 0;
 8001de0:	2300      	movs	r3, #0
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	3708      	adds	r7, #8
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}
	...

08001dec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b083      	sub	sp, #12
 8001df0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001df2:	2300      	movs	r3, #0
 8001df4:	607b      	str	r3, [r7, #4]
 8001df6:	4b10      	ldr	r3, [pc, #64]	; (8001e38 <HAL_MspInit+0x4c>)
 8001df8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dfa:	4a0f      	ldr	r2, [pc, #60]	; (8001e38 <HAL_MspInit+0x4c>)
 8001dfc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e00:	6453      	str	r3, [r2, #68]	; 0x44
 8001e02:	4b0d      	ldr	r3, [pc, #52]	; (8001e38 <HAL_MspInit+0x4c>)
 8001e04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e0a:	607b      	str	r3, [r7, #4]
 8001e0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e0e:	2300      	movs	r3, #0
 8001e10:	603b      	str	r3, [r7, #0]
 8001e12:	4b09      	ldr	r3, [pc, #36]	; (8001e38 <HAL_MspInit+0x4c>)
 8001e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e16:	4a08      	ldr	r2, [pc, #32]	; (8001e38 <HAL_MspInit+0x4c>)
 8001e18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e1c:	6413      	str	r3, [r2, #64]	; 0x40
 8001e1e:	4b06      	ldr	r3, [pc, #24]	; (8001e38 <HAL_MspInit+0x4c>)
 8001e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e26:	603b      	str	r3, [r7, #0]
 8001e28:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e2a:	bf00      	nop
 8001e2c:	370c      	adds	r7, #12
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e34:	4770      	bx	lr
 8001e36:	bf00      	nop
 8001e38:	40023800 	.word	0x40023800

08001e3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e40:	e7fe      	b.n	8001e40 <NMI_Handler+0x4>

08001e42 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e42:	b480      	push	{r7}
 8001e44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e46:	e7fe      	b.n	8001e46 <HardFault_Handler+0x4>

08001e48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e4c:	e7fe      	b.n	8001e4c <MemManage_Handler+0x4>

08001e4e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e4e:	b480      	push	{r7}
 8001e50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e52:	e7fe      	b.n	8001e52 <BusFault_Handler+0x4>

08001e54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e58:	e7fe      	b.n	8001e58 <UsageFault_Handler+0x4>

08001e5a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e5a:	b480      	push	{r7}
 8001e5c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e5e:	bf00      	nop
 8001e60:	46bd      	mov	sp, r7
 8001e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e66:	4770      	bx	lr

08001e68 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e6c:	bf00      	nop
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e74:	4770      	bx	lr

08001e76 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e76:	b480      	push	{r7}
 8001e78:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e7a:	bf00      	nop
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr

08001e84 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e88:	f000 f8c6 	bl	8002018 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e8c:	bf00      	nop
 8001e8e:	bd80      	pop	{r7, pc}

08001e90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b086      	sub	sp, #24
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e98:	4a14      	ldr	r2, [pc, #80]	; (8001eec <_sbrk+0x5c>)
 8001e9a:	4b15      	ldr	r3, [pc, #84]	; (8001ef0 <_sbrk+0x60>)
 8001e9c:	1ad3      	subs	r3, r2, r3
 8001e9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ea0:	697b      	ldr	r3, [r7, #20]
 8001ea2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ea4:	4b13      	ldr	r3, [pc, #76]	; (8001ef4 <_sbrk+0x64>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d102      	bne.n	8001eb2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001eac:	4b11      	ldr	r3, [pc, #68]	; (8001ef4 <_sbrk+0x64>)
 8001eae:	4a12      	ldr	r2, [pc, #72]	; (8001ef8 <_sbrk+0x68>)
 8001eb0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001eb2:	4b10      	ldr	r3, [pc, #64]	; (8001ef4 <_sbrk+0x64>)
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	4413      	add	r3, r2
 8001eba:	693a      	ldr	r2, [r7, #16]
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	d207      	bcs.n	8001ed0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ec0:	f000 fdf8 	bl	8002ab4 <__errno>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	220c      	movs	r2, #12
 8001ec8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001eca:	f04f 33ff 	mov.w	r3, #4294967295
 8001ece:	e009      	b.n	8001ee4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ed0:	4b08      	ldr	r3, [pc, #32]	; (8001ef4 <_sbrk+0x64>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ed6:	4b07      	ldr	r3, [pc, #28]	; (8001ef4 <_sbrk+0x64>)
 8001ed8:	681a      	ldr	r2, [r3, #0]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	4413      	add	r3, r2
 8001ede:	4a05      	ldr	r2, [pc, #20]	; (8001ef4 <_sbrk+0x64>)
 8001ee0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ee2:	68fb      	ldr	r3, [r7, #12]
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	3718      	adds	r7, #24
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	20020000 	.word	0x20020000
 8001ef0:	00000400 	.word	0x00000400
 8001ef4:	2000020c 	.word	0x2000020c
 8001ef8:	20000230 	.word	0x20000230

08001efc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f00:	4b06      	ldr	r3, [pc, #24]	; (8001f1c <SystemInit+0x20>)
 8001f02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f06:	4a05      	ldr	r2, [pc, #20]	; (8001f1c <SystemInit+0x20>)
 8001f08:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f10:	bf00      	nop
 8001f12:	46bd      	mov	sp, r7
 8001f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f18:	4770      	bx	lr
 8001f1a:	bf00      	nop
 8001f1c:	e000ed00 	.word	0xe000ed00

08001f20 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001f20:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f58 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f24:	480d      	ldr	r0, [pc, #52]	; (8001f5c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001f26:	490e      	ldr	r1, [pc, #56]	; (8001f60 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001f28:	4a0e      	ldr	r2, [pc, #56]	; (8001f64 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001f2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f2c:	e002      	b.n	8001f34 <LoopCopyDataInit>

08001f2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f32:	3304      	adds	r3, #4

08001f34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f38:	d3f9      	bcc.n	8001f2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f3a:	4a0b      	ldr	r2, [pc, #44]	; (8001f68 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001f3c:	4c0b      	ldr	r4, [pc, #44]	; (8001f6c <LoopFillZerobss+0x26>)
  movs r3, #0
 8001f3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f40:	e001      	b.n	8001f46 <LoopFillZerobss>

08001f42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f44:	3204      	adds	r2, #4

08001f46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f48:	d3fb      	bcc.n	8001f42 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001f4a:	f7ff ffd7 	bl	8001efc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f4e:	f000 fdb7 	bl	8002ac0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f52:	f7ff fcc3 	bl	80018dc <main>
  bx  lr    
 8001f56:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001f58:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f60:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001f64:	08005adc 	.word	0x08005adc
  ldr r2, =_sbss
 8001f68:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001f6c:	20000230 	.word	0x20000230

08001f70 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f70:	e7fe      	b.n	8001f70 <DMA1_Stream0_IRQHandler>
	...

08001f74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f78:	4b0e      	ldr	r3, [pc, #56]	; (8001fb4 <HAL_Init+0x40>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a0d      	ldr	r2, [pc, #52]	; (8001fb4 <HAL_Init+0x40>)
 8001f7e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f82:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f84:	4b0b      	ldr	r3, [pc, #44]	; (8001fb4 <HAL_Init+0x40>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a0a      	ldr	r2, [pc, #40]	; (8001fb4 <HAL_Init+0x40>)
 8001f8a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001f8e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f90:	4b08      	ldr	r3, [pc, #32]	; (8001fb4 <HAL_Init+0x40>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a07      	ldr	r2, [pc, #28]	; (8001fb4 <HAL_Init+0x40>)
 8001f96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f9a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f9c:	2003      	movs	r0, #3
 8001f9e:	f000 f90d 	bl	80021bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fa2:	2000      	movs	r0, #0
 8001fa4:	f000 f808 	bl	8001fb8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fa8:	f7ff ff20 	bl	8001dec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fac:	2300      	movs	r3, #0
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	40023c00 	.word	0x40023c00

08001fb8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b082      	sub	sp, #8
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001fc0:	4b12      	ldr	r3, [pc, #72]	; (800200c <HAL_InitTick+0x54>)
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	4b12      	ldr	r3, [pc, #72]	; (8002010 <HAL_InitTick+0x58>)
 8001fc6:	781b      	ldrb	r3, [r3, #0]
 8001fc8:	4619      	mov	r1, r3
 8001fca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001fce:	fbb3 f3f1 	udiv	r3, r3, r1
 8001fd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f000 f917 	bl	800220a <HAL_SYSTICK_Config>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d001      	beq.n	8001fe6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e00e      	b.n	8002004 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2b0f      	cmp	r3, #15
 8001fea:	d80a      	bhi.n	8002002 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001fec:	2200      	movs	r2, #0
 8001fee:	6879      	ldr	r1, [r7, #4]
 8001ff0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ff4:	f000 f8ed 	bl	80021d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ff8:	4a06      	ldr	r2, [pc, #24]	; (8002014 <HAL_InitTick+0x5c>)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ffe:	2300      	movs	r3, #0
 8002000:	e000      	b.n	8002004 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002002:	2301      	movs	r3, #1
}
 8002004:	4618      	mov	r0, r3
 8002006:	3708      	adds	r7, #8
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	20000004 	.word	0x20000004
 8002010:	2000000c 	.word	0x2000000c
 8002014:	20000008 	.word	0x20000008

08002018 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002018:	b480      	push	{r7}
 800201a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800201c:	4b06      	ldr	r3, [pc, #24]	; (8002038 <HAL_IncTick+0x20>)
 800201e:	781b      	ldrb	r3, [r3, #0]
 8002020:	461a      	mov	r2, r3
 8002022:	4b06      	ldr	r3, [pc, #24]	; (800203c <HAL_IncTick+0x24>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4413      	add	r3, r2
 8002028:	4a04      	ldr	r2, [pc, #16]	; (800203c <HAL_IncTick+0x24>)
 800202a:	6013      	str	r3, [r2, #0]
}
 800202c:	bf00      	nop
 800202e:	46bd      	mov	sp, r7
 8002030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002034:	4770      	bx	lr
 8002036:	bf00      	nop
 8002038:	2000000c 	.word	0x2000000c
 800203c:	2000021c 	.word	0x2000021c

08002040 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0
  return uwTick;
 8002044:	4b03      	ldr	r3, [pc, #12]	; (8002054 <HAL_GetTick+0x14>)
 8002046:	681b      	ldr	r3, [r3, #0]
}
 8002048:	4618      	mov	r0, r3
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr
 8002052:	bf00      	nop
 8002054:	2000021c 	.word	0x2000021c

08002058 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002058:	b480      	push	{r7}
 800205a:	b085      	sub	sp, #20
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	f003 0307 	and.w	r3, r3, #7
 8002066:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002068:	4b0c      	ldr	r3, [pc, #48]	; (800209c <__NVIC_SetPriorityGrouping+0x44>)
 800206a:	68db      	ldr	r3, [r3, #12]
 800206c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800206e:	68ba      	ldr	r2, [r7, #8]
 8002070:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002074:	4013      	ands	r3, r2
 8002076:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800207c:	68bb      	ldr	r3, [r7, #8]
 800207e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002080:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002084:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002088:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800208a:	4a04      	ldr	r2, [pc, #16]	; (800209c <__NVIC_SetPriorityGrouping+0x44>)
 800208c:	68bb      	ldr	r3, [r7, #8]
 800208e:	60d3      	str	r3, [r2, #12]
}
 8002090:	bf00      	nop
 8002092:	3714      	adds	r7, #20
 8002094:	46bd      	mov	sp, r7
 8002096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209a:	4770      	bx	lr
 800209c:	e000ed00 	.word	0xe000ed00

080020a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020a0:	b480      	push	{r7}
 80020a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020a4:	4b04      	ldr	r3, [pc, #16]	; (80020b8 <__NVIC_GetPriorityGrouping+0x18>)
 80020a6:	68db      	ldr	r3, [r3, #12]
 80020a8:	0a1b      	lsrs	r3, r3, #8
 80020aa:	f003 0307 	and.w	r3, r3, #7
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr
 80020b8:	e000ed00 	.word	0xe000ed00

080020bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020bc:	b480      	push	{r7}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	4603      	mov	r3, r0
 80020c4:	6039      	str	r1, [r7, #0]
 80020c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	db0a      	blt.n	80020e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	b2da      	uxtb	r2, r3
 80020d4:	490c      	ldr	r1, [pc, #48]	; (8002108 <__NVIC_SetPriority+0x4c>)
 80020d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020da:	0112      	lsls	r2, r2, #4
 80020dc:	b2d2      	uxtb	r2, r2
 80020de:	440b      	add	r3, r1
 80020e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020e4:	e00a      	b.n	80020fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	b2da      	uxtb	r2, r3
 80020ea:	4908      	ldr	r1, [pc, #32]	; (800210c <__NVIC_SetPriority+0x50>)
 80020ec:	79fb      	ldrb	r3, [r7, #7]
 80020ee:	f003 030f 	and.w	r3, r3, #15
 80020f2:	3b04      	subs	r3, #4
 80020f4:	0112      	lsls	r2, r2, #4
 80020f6:	b2d2      	uxtb	r2, r2
 80020f8:	440b      	add	r3, r1
 80020fa:	761a      	strb	r2, [r3, #24]
}
 80020fc:	bf00      	nop
 80020fe:	370c      	adds	r7, #12
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr
 8002108:	e000e100 	.word	0xe000e100
 800210c:	e000ed00 	.word	0xe000ed00

08002110 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002110:	b480      	push	{r7}
 8002112:	b089      	sub	sp, #36	; 0x24
 8002114:	af00      	add	r7, sp, #0
 8002116:	60f8      	str	r0, [r7, #12]
 8002118:	60b9      	str	r1, [r7, #8]
 800211a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	f003 0307 	and.w	r3, r3, #7
 8002122:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002124:	69fb      	ldr	r3, [r7, #28]
 8002126:	f1c3 0307 	rsb	r3, r3, #7
 800212a:	2b04      	cmp	r3, #4
 800212c:	bf28      	it	cs
 800212e:	2304      	movcs	r3, #4
 8002130:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002132:	69fb      	ldr	r3, [r7, #28]
 8002134:	3304      	adds	r3, #4
 8002136:	2b06      	cmp	r3, #6
 8002138:	d902      	bls.n	8002140 <NVIC_EncodePriority+0x30>
 800213a:	69fb      	ldr	r3, [r7, #28]
 800213c:	3b03      	subs	r3, #3
 800213e:	e000      	b.n	8002142 <NVIC_EncodePriority+0x32>
 8002140:	2300      	movs	r3, #0
 8002142:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002144:	f04f 32ff 	mov.w	r2, #4294967295
 8002148:	69bb      	ldr	r3, [r7, #24]
 800214a:	fa02 f303 	lsl.w	r3, r2, r3
 800214e:	43da      	mvns	r2, r3
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	401a      	ands	r2, r3
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002158:	f04f 31ff 	mov.w	r1, #4294967295
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	fa01 f303 	lsl.w	r3, r1, r3
 8002162:	43d9      	mvns	r1, r3
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002168:	4313      	orrs	r3, r2
         );
}
 800216a:	4618      	mov	r0, r3
 800216c:	3724      	adds	r7, #36	; 0x24
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr
	...

08002178 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b082      	sub	sp, #8
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	3b01      	subs	r3, #1
 8002184:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002188:	d301      	bcc.n	800218e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800218a:	2301      	movs	r3, #1
 800218c:	e00f      	b.n	80021ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800218e:	4a0a      	ldr	r2, [pc, #40]	; (80021b8 <SysTick_Config+0x40>)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	3b01      	subs	r3, #1
 8002194:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002196:	210f      	movs	r1, #15
 8002198:	f04f 30ff 	mov.w	r0, #4294967295
 800219c:	f7ff ff8e 	bl	80020bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021a0:	4b05      	ldr	r3, [pc, #20]	; (80021b8 <SysTick_Config+0x40>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021a6:	4b04      	ldr	r3, [pc, #16]	; (80021b8 <SysTick_Config+0x40>)
 80021a8:	2207      	movs	r2, #7
 80021aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021ac:	2300      	movs	r3, #0
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3708      	adds	r7, #8
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	e000e010 	.word	0xe000e010

080021bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b082      	sub	sp, #8
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021c4:	6878      	ldr	r0, [r7, #4]
 80021c6:	f7ff ff47 	bl	8002058 <__NVIC_SetPriorityGrouping>
}
 80021ca:	bf00      	nop
 80021cc:	3708      	adds	r7, #8
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}

080021d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021d2:	b580      	push	{r7, lr}
 80021d4:	b086      	sub	sp, #24
 80021d6:	af00      	add	r7, sp, #0
 80021d8:	4603      	mov	r3, r0
 80021da:	60b9      	str	r1, [r7, #8]
 80021dc:	607a      	str	r2, [r7, #4]
 80021de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021e0:	2300      	movs	r3, #0
 80021e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021e4:	f7ff ff5c 	bl	80020a0 <__NVIC_GetPriorityGrouping>
 80021e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021ea:	687a      	ldr	r2, [r7, #4]
 80021ec:	68b9      	ldr	r1, [r7, #8]
 80021ee:	6978      	ldr	r0, [r7, #20]
 80021f0:	f7ff ff8e 	bl	8002110 <NVIC_EncodePriority>
 80021f4:	4602      	mov	r2, r0
 80021f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021fa:	4611      	mov	r1, r2
 80021fc:	4618      	mov	r0, r3
 80021fe:	f7ff ff5d 	bl	80020bc <__NVIC_SetPriority>
}
 8002202:	bf00      	nop
 8002204:	3718      	adds	r7, #24
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}

0800220a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800220a:	b580      	push	{r7, lr}
 800220c:	b082      	sub	sp, #8
 800220e:	af00      	add	r7, sp, #0
 8002210:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002212:	6878      	ldr	r0, [r7, #4]
 8002214:	f7ff ffb0 	bl	8002178 <SysTick_Config>
 8002218:	4603      	mov	r3, r0
}
 800221a:	4618      	mov	r0, r3
 800221c:	3708      	adds	r7, #8
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
	...

08002224 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b086      	sub	sp, #24
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d101      	bne.n	8002236 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002232:	2301      	movs	r3, #1
 8002234:	e264      	b.n	8002700 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f003 0301 	and.w	r3, r3, #1
 800223e:	2b00      	cmp	r3, #0
 8002240:	d075      	beq.n	800232e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002242:	4ba3      	ldr	r3, [pc, #652]	; (80024d0 <HAL_RCC_OscConfig+0x2ac>)
 8002244:	689b      	ldr	r3, [r3, #8]
 8002246:	f003 030c 	and.w	r3, r3, #12
 800224a:	2b04      	cmp	r3, #4
 800224c:	d00c      	beq.n	8002268 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800224e:	4ba0      	ldr	r3, [pc, #640]	; (80024d0 <HAL_RCC_OscConfig+0x2ac>)
 8002250:	689b      	ldr	r3, [r3, #8]
 8002252:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002256:	2b08      	cmp	r3, #8
 8002258:	d112      	bne.n	8002280 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800225a:	4b9d      	ldr	r3, [pc, #628]	; (80024d0 <HAL_RCC_OscConfig+0x2ac>)
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002262:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002266:	d10b      	bne.n	8002280 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002268:	4b99      	ldr	r3, [pc, #612]	; (80024d0 <HAL_RCC_OscConfig+0x2ac>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002270:	2b00      	cmp	r3, #0
 8002272:	d05b      	beq.n	800232c <HAL_RCC_OscConfig+0x108>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d157      	bne.n	800232c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800227c:	2301      	movs	r3, #1
 800227e:	e23f      	b.n	8002700 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002288:	d106      	bne.n	8002298 <HAL_RCC_OscConfig+0x74>
 800228a:	4b91      	ldr	r3, [pc, #580]	; (80024d0 <HAL_RCC_OscConfig+0x2ac>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4a90      	ldr	r2, [pc, #576]	; (80024d0 <HAL_RCC_OscConfig+0x2ac>)
 8002290:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002294:	6013      	str	r3, [r2, #0]
 8002296:	e01d      	b.n	80022d4 <HAL_RCC_OscConfig+0xb0>
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80022a0:	d10c      	bne.n	80022bc <HAL_RCC_OscConfig+0x98>
 80022a2:	4b8b      	ldr	r3, [pc, #556]	; (80024d0 <HAL_RCC_OscConfig+0x2ac>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4a8a      	ldr	r2, [pc, #552]	; (80024d0 <HAL_RCC_OscConfig+0x2ac>)
 80022a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022ac:	6013      	str	r3, [r2, #0]
 80022ae:	4b88      	ldr	r3, [pc, #544]	; (80024d0 <HAL_RCC_OscConfig+0x2ac>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a87      	ldr	r2, [pc, #540]	; (80024d0 <HAL_RCC_OscConfig+0x2ac>)
 80022b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022b8:	6013      	str	r3, [r2, #0]
 80022ba:	e00b      	b.n	80022d4 <HAL_RCC_OscConfig+0xb0>
 80022bc:	4b84      	ldr	r3, [pc, #528]	; (80024d0 <HAL_RCC_OscConfig+0x2ac>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a83      	ldr	r2, [pc, #524]	; (80024d0 <HAL_RCC_OscConfig+0x2ac>)
 80022c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022c6:	6013      	str	r3, [r2, #0]
 80022c8:	4b81      	ldr	r3, [pc, #516]	; (80024d0 <HAL_RCC_OscConfig+0x2ac>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4a80      	ldr	r2, [pc, #512]	; (80024d0 <HAL_RCC_OscConfig+0x2ac>)
 80022ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d013      	beq.n	8002304 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022dc:	f7ff feb0 	bl	8002040 <HAL_GetTick>
 80022e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022e2:	e008      	b.n	80022f6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80022e4:	f7ff feac 	bl	8002040 <HAL_GetTick>
 80022e8:	4602      	mov	r2, r0
 80022ea:	693b      	ldr	r3, [r7, #16]
 80022ec:	1ad3      	subs	r3, r2, r3
 80022ee:	2b64      	cmp	r3, #100	; 0x64
 80022f0:	d901      	bls.n	80022f6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80022f2:	2303      	movs	r3, #3
 80022f4:	e204      	b.n	8002700 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022f6:	4b76      	ldr	r3, [pc, #472]	; (80024d0 <HAL_RCC_OscConfig+0x2ac>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d0f0      	beq.n	80022e4 <HAL_RCC_OscConfig+0xc0>
 8002302:	e014      	b.n	800232e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002304:	f7ff fe9c 	bl	8002040 <HAL_GetTick>
 8002308:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800230a:	e008      	b.n	800231e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800230c:	f7ff fe98 	bl	8002040 <HAL_GetTick>
 8002310:	4602      	mov	r2, r0
 8002312:	693b      	ldr	r3, [r7, #16]
 8002314:	1ad3      	subs	r3, r2, r3
 8002316:	2b64      	cmp	r3, #100	; 0x64
 8002318:	d901      	bls.n	800231e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800231a:	2303      	movs	r3, #3
 800231c:	e1f0      	b.n	8002700 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800231e:	4b6c      	ldr	r3, [pc, #432]	; (80024d0 <HAL_RCC_OscConfig+0x2ac>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002326:	2b00      	cmp	r3, #0
 8002328:	d1f0      	bne.n	800230c <HAL_RCC_OscConfig+0xe8>
 800232a:	e000      	b.n	800232e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800232c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f003 0302 	and.w	r3, r3, #2
 8002336:	2b00      	cmp	r3, #0
 8002338:	d063      	beq.n	8002402 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800233a:	4b65      	ldr	r3, [pc, #404]	; (80024d0 <HAL_RCC_OscConfig+0x2ac>)
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	f003 030c 	and.w	r3, r3, #12
 8002342:	2b00      	cmp	r3, #0
 8002344:	d00b      	beq.n	800235e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002346:	4b62      	ldr	r3, [pc, #392]	; (80024d0 <HAL_RCC_OscConfig+0x2ac>)
 8002348:	689b      	ldr	r3, [r3, #8]
 800234a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800234e:	2b08      	cmp	r3, #8
 8002350:	d11c      	bne.n	800238c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002352:	4b5f      	ldr	r3, [pc, #380]	; (80024d0 <HAL_RCC_OscConfig+0x2ac>)
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800235a:	2b00      	cmp	r3, #0
 800235c:	d116      	bne.n	800238c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800235e:	4b5c      	ldr	r3, [pc, #368]	; (80024d0 <HAL_RCC_OscConfig+0x2ac>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 0302 	and.w	r3, r3, #2
 8002366:	2b00      	cmp	r3, #0
 8002368:	d005      	beq.n	8002376 <HAL_RCC_OscConfig+0x152>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	68db      	ldr	r3, [r3, #12]
 800236e:	2b01      	cmp	r3, #1
 8002370:	d001      	beq.n	8002376 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e1c4      	b.n	8002700 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002376:	4b56      	ldr	r3, [pc, #344]	; (80024d0 <HAL_RCC_OscConfig+0x2ac>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	691b      	ldr	r3, [r3, #16]
 8002382:	00db      	lsls	r3, r3, #3
 8002384:	4952      	ldr	r1, [pc, #328]	; (80024d0 <HAL_RCC_OscConfig+0x2ac>)
 8002386:	4313      	orrs	r3, r2
 8002388:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800238a:	e03a      	b.n	8002402 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	68db      	ldr	r3, [r3, #12]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d020      	beq.n	80023d6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002394:	4b4f      	ldr	r3, [pc, #316]	; (80024d4 <HAL_RCC_OscConfig+0x2b0>)
 8002396:	2201      	movs	r2, #1
 8002398:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800239a:	f7ff fe51 	bl	8002040 <HAL_GetTick>
 800239e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023a0:	e008      	b.n	80023b4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023a2:	f7ff fe4d 	bl	8002040 <HAL_GetTick>
 80023a6:	4602      	mov	r2, r0
 80023a8:	693b      	ldr	r3, [r7, #16]
 80023aa:	1ad3      	subs	r3, r2, r3
 80023ac:	2b02      	cmp	r3, #2
 80023ae:	d901      	bls.n	80023b4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80023b0:	2303      	movs	r3, #3
 80023b2:	e1a5      	b.n	8002700 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023b4:	4b46      	ldr	r3, [pc, #280]	; (80024d0 <HAL_RCC_OscConfig+0x2ac>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f003 0302 	and.w	r3, r3, #2
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d0f0      	beq.n	80023a2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023c0:	4b43      	ldr	r3, [pc, #268]	; (80024d0 <HAL_RCC_OscConfig+0x2ac>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	691b      	ldr	r3, [r3, #16]
 80023cc:	00db      	lsls	r3, r3, #3
 80023ce:	4940      	ldr	r1, [pc, #256]	; (80024d0 <HAL_RCC_OscConfig+0x2ac>)
 80023d0:	4313      	orrs	r3, r2
 80023d2:	600b      	str	r3, [r1, #0]
 80023d4:	e015      	b.n	8002402 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023d6:	4b3f      	ldr	r3, [pc, #252]	; (80024d4 <HAL_RCC_OscConfig+0x2b0>)
 80023d8:	2200      	movs	r2, #0
 80023da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023dc:	f7ff fe30 	bl	8002040 <HAL_GetTick>
 80023e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023e2:	e008      	b.n	80023f6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023e4:	f7ff fe2c 	bl	8002040 <HAL_GetTick>
 80023e8:	4602      	mov	r2, r0
 80023ea:	693b      	ldr	r3, [r7, #16]
 80023ec:	1ad3      	subs	r3, r2, r3
 80023ee:	2b02      	cmp	r3, #2
 80023f0:	d901      	bls.n	80023f6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80023f2:	2303      	movs	r3, #3
 80023f4:	e184      	b.n	8002700 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023f6:	4b36      	ldr	r3, [pc, #216]	; (80024d0 <HAL_RCC_OscConfig+0x2ac>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f003 0302 	and.w	r3, r3, #2
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d1f0      	bne.n	80023e4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f003 0308 	and.w	r3, r3, #8
 800240a:	2b00      	cmp	r3, #0
 800240c:	d030      	beq.n	8002470 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	695b      	ldr	r3, [r3, #20]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d016      	beq.n	8002444 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002416:	4b30      	ldr	r3, [pc, #192]	; (80024d8 <HAL_RCC_OscConfig+0x2b4>)
 8002418:	2201      	movs	r2, #1
 800241a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800241c:	f7ff fe10 	bl	8002040 <HAL_GetTick>
 8002420:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002422:	e008      	b.n	8002436 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002424:	f7ff fe0c 	bl	8002040 <HAL_GetTick>
 8002428:	4602      	mov	r2, r0
 800242a:	693b      	ldr	r3, [r7, #16]
 800242c:	1ad3      	subs	r3, r2, r3
 800242e:	2b02      	cmp	r3, #2
 8002430:	d901      	bls.n	8002436 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002432:	2303      	movs	r3, #3
 8002434:	e164      	b.n	8002700 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002436:	4b26      	ldr	r3, [pc, #152]	; (80024d0 <HAL_RCC_OscConfig+0x2ac>)
 8002438:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800243a:	f003 0302 	and.w	r3, r3, #2
 800243e:	2b00      	cmp	r3, #0
 8002440:	d0f0      	beq.n	8002424 <HAL_RCC_OscConfig+0x200>
 8002442:	e015      	b.n	8002470 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002444:	4b24      	ldr	r3, [pc, #144]	; (80024d8 <HAL_RCC_OscConfig+0x2b4>)
 8002446:	2200      	movs	r2, #0
 8002448:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800244a:	f7ff fdf9 	bl	8002040 <HAL_GetTick>
 800244e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002450:	e008      	b.n	8002464 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002452:	f7ff fdf5 	bl	8002040 <HAL_GetTick>
 8002456:	4602      	mov	r2, r0
 8002458:	693b      	ldr	r3, [r7, #16]
 800245a:	1ad3      	subs	r3, r2, r3
 800245c:	2b02      	cmp	r3, #2
 800245e:	d901      	bls.n	8002464 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002460:	2303      	movs	r3, #3
 8002462:	e14d      	b.n	8002700 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002464:	4b1a      	ldr	r3, [pc, #104]	; (80024d0 <HAL_RCC_OscConfig+0x2ac>)
 8002466:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002468:	f003 0302 	and.w	r3, r3, #2
 800246c:	2b00      	cmp	r3, #0
 800246e:	d1f0      	bne.n	8002452 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f003 0304 	and.w	r3, r3, #4
 8002478:	2b00      	cmp	r3, #0
 800247a:	f000 80a0 	beq.w	80025be <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800247e:	2300      	movs	r3, #0
 8002480:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002482:	4b13      	ldr	r3, [pc, #76]	; (80024d0 <HAL_RCC_OscConfig+0x2ac>)
 8002484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002486:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800248a:	2b00      	cmp	r3, #0
 800248c:	d10f      	bne.n	80024ae <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800248e:	2300      	movs	r3, #0
 8002490:	60bb      	str	r3, [r7, #8]
 8002492:	4b0f      	ldr	r3, [pc, #60]	; (80024d0 <HAL_RCC_OscConfig+0x2ac>)
 8002494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002496:	4a0e      	ldr	r2, [pc, #56]	; (80024d0 <HAL_RCC_OscConfig+0x2ac>)
 8002498:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800249c:	6413      	str	r3, [r2, #64]	; 0x40
 800249e:	4b0c      	ldr	r3, [pc, #48]	; (80024d0 <HAL_RCC_OscConfig+0x2ac>)
 80024a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024a6:	60bb      	str	r3, [r7, #8]
 80024a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024aa:	2301      	movs	r3, #1
 80024ac:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024ae:	4b0b      	ldr	r3, [pc, #44]	; (80024dc <HAL_RCC_OscConfig+0x2b8>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d121      	bne.n	80024fe <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024ba:	4b08      	ldr	r3, [pc, #32]	; (80024dc <HAL_RCC_OscConfig+0x2b8>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a07      	ldr	r2, [pc, #28]	; (80024dc <HAL_RCC_OscConfig+0x2b8>)
 80024c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024c6:	f7ff fdbb 	bl	8002040 <HAL_GetTick>
 80024ca:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024cc:	e011      	b.n	80024f2 <HAL_RCC_OscConfig+0x2ce>
 80024ce:	bf00      	nop
 80024d0:	40023800 	.word	0x40023800
 80024d4:	42470000 	.word	0x42470000
 80024d8:	42470e80 	.word	0x42470e80
 80024dc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024e0:	f7ff fdae 	bl	8002040 <HAL_GetTick>
 80024e4:	4602      	mov	r2, r0
 80024e6:	693b      	ldr	r3, [r7, #16]
 80024e8:	1ad3      	subs	r3, r2, r3
 80024ea:	2b02      	cmp	r3, #2
 80024ec:	d901      	bls.n	80024f2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80024ee:	2303      	movs	r3, #3
 80024f0:	e106      	b.n	8002700 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024f2:	4b85      	ldr	r3, [pc, #532]	; (8002708 <HAL_RCC_OscConfig+0x4e4>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d0f0      	beq.n	80024e0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	689b      	ldr	r3, [r3, #8]
 8002502:	2b01      	cmp	r3, #1
 8002504:	d106      	bne.n	8002514 <HAL_RCC_OscConfig+0x2f0>
 8002506:	4b81      	ldr	r3, [pc, #516]	; (800270c <HAL_RCC_OscConfig+0x4e8>)
 8002508:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800250a:	4a80      	ldr	r2, [pc, #512]	; (800270c <HAL_RCC_OscConfig+0x4e8>)
 800250c:	f043 0301 	orr.w	r3, r3, #1
 8002510:	6713      	str	r3, [r2, #112]	; 0x70
 8002512:	e01c      	b.n	800254e <HAL_RCC_OscConfig+0x32a>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	689b      	ldr	r3, [r3, #8]
 8002518:	2b05      	cmp	r3, #5
 800251a:	d10c      	bne.n	8002536 <HAL_RCC_OscConfig+0x312>
 800251c:	4b7b      	ldr	r3, [pc, #492]	; (800270c <HAL_RCC_OscConfig+0x4e8>)
 800251e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002520:	4a7a      	ldr	r2, [pc, #488]	; (800270c <HAL_RCC_OscConfig+0x4e8>)
 8002522:	f043 0304 	orr.w	r3, r3, #4
 8002526:	6713      	str	r3, [r2, #112]	; 0x70
 8002528:	4b78      	ldr	r3, [pc, #480]	; (800270c <HAL_RCC_OscConfig+0x4e8>)
 800252a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800252c:	4a77      	ldr	r2, [pc, #476]	; (800270c <HAL_RCC_OscConfig+0x4e8>)
 800252e:	f043 0301 	orr.w	r3, r3, #1
 8002532:	6713      	str	r3, [r2, #112]	; 0x70
 8002534:	e00b      	b.n	800254e <HAL_RCC_OscConfig+0x32a>
 8002536:	4b75      	ldr	r3, [pc, #468]	; (800270c <HAL_RCC_OscConfig+0x4e8>)
 8002538:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800253a:	4a74      	ldr	r2, [pc, #464]	; (800270c <HAL_RCC_OscConfig+0x4e8>)
 800253c:	f023 0301 	bic.w	r3, r3, #1
 8002540:	6713      	str	r3, [r2, #112]	; 0x70
 8002542:	4b72      	ldr	r3, [pc, #456]	; (800270c <HAL_RCC_OscConfig+0x4e8>)
 8002544:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002546:	4a71      	ldr	r2, [pc, #452]	; (800270c <HAL_RCC_OscConfig+0x4e8>)
 8002548:	f023 0304 	bic.w	r3, r3, #4
 800254c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d015      	beq.n	8002582 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002556:	f7ff fd73 	bl	8002040 <HAL_GetTick>
 800255a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800255c:	e00a      	b.n	8002574 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800255e:	f7ff fd6f 	bl	8002040 <HAL_GetTick>
 8002562:	4602      	mov	r2, r0
 8002564:	693b      	ldr	r3, [r7, #16]
 8002566:	1ad3      	subs	r3, r2, r3
 8002568:	f241 3288 	movw	r2, #5000	; 0x1388
 800256c:	4293      	cmp	r3, r2
 800256e:	d901      	bls.n	8002574 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002570:	2303      	movs	r3, #3
 8002572:	e0c5      	b.n	8002700 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002574:	4b65      	ldr	r3, [pc, #404]	; (800270c <HAL_RCC_OscConfig+0x4e8>)
 8002576:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002578:	f003 0302 	and.w	r3, r3, #2
 800257c:	2b00      	cmp	r3, #0
 800257e:	d0ee      	beq.n	800255e <HAL_RCC_OscConfig+0x33a>
 8002580:	e014      	b.n	80025ac <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002582:	f7ff fd5d 	bl	8002040 <HAL_GetTick>
 8002586:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002588:	e00a      	b.n	80025a0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800258a:	f7ff fd59 	bl	8002040 <HAL_GetTick>
 800258e:	4602      	mov	r2, r0
 8002590:	693b      	ldr	r3, [r7, #16]
 8002592:	1ad3      	subs	r3, r2, r3
 8002594:	f241 3288 	movw	r2, #5000	; 0x1388
 8002598:	4293      	cmp	r3, r2
 800259a:	d901      	bls.n	80025a0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800259c:	2303      	movs	r3, #3
 800259e:	e0af      	b.n	8002700 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025a0:	4b5a      	ldr	r3, [pc, #360]	; (800270c <HAL_RCC_OscConfig+0x4e8>)
 80025a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025a4:	f003 0302 	and.w	r3, r3, #2
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d1ee      	bne.n	800258a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80025ac:	7dfb      	ldrb	r3, [r7, #23]
 80025ae:	2b01      	cmp	r3, #1
 80025b0:	d105      	bne.n	80025be <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025b2:	4b56      	ldr	r3, [pc, #344]	; (800270c <HAL_RCC_OscConfig+0x4e8>)
 80025b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b6:	4a55      	ldr	r2, [pc, #340]	; (800270c <HAL_RCC_OscConfig+0x4e8>)
 80025b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80025bc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	699b      	ldr	r3, [r3, #24]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	f000 809b 	beq.w	80026fe <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80025c8:	4b50      	ldr	r3, [pc, #320]	; (800270c <HAL_RCC_OscConfig+0x4e8>)
 80025ca:	689b      	ldr	r3, [r3, #8]
 80025cc:	f003 030c 	and.w	r3, r3, #12
 80025d0:	2b08      	cmp	r3, #8
 80025d2:	d05c      	beq.n	800268e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	699b      	ldr	r3, [r3, #24]
 80025d8:	2b02      	cmp	r3, #2
 80025da:	d141      	bne.n	8002660 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025dc:	4b4c      	ldr	r3, [pc, #304]	; (8002710 <HAL_RCC_OscConfig+0x4ec>)
 80025de:	2200      	movs	r2, #0
 80025e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025e2:	f7ff fd2d 	bl	8002040 <HAL_GetTick>
 80025e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025e8:	e008      	b.n	80025fc <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025ea:	f7ff fd29 	bl	8002040 <HAL_GetTick>
 80025ee:	4602      	mov	r2, r0
 80025f0:	693b      	ldr	r3, [r7, #16]
 80025f2:	1ad3      	subs	r3, r2, r3
 80025f4:	2b02      	cmp	r3, #2
 80025f6:	d901      	bls.n	80025fc <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80025f8:	2303      	movs	r3, #3
 80025fa:	e081      	b.n	8002700 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025fc:	4b43      	ldr	r3, [pc, #268]	; (800270c <HAL_RCC_OscConfig+0x4e8>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002604:	2b00      	cmp	r3, #0
 8002606:	d1f0      	bne.n	80025ea <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	69da      	ldr	r2, [r3, #28]
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6a1b      	ldr	r3, [r3, #32]
 8002610:	431a      	orrs	r2, r3
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002616:	019b      	lsls	r3, r3, #6
 8002618:	431a      	orrs	r2, r3
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800261e:	085b      	lsrs	r3, r3, #1
 8002620:	3b01      	subs	r3, #1
 8002622:	041b      	lsls	r3, r3, #16
 8002624:	431a      	orrs	r2, r3
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800262a:	061b      	lsls	r3, r3, #24
 800262c:	4937      	ldr	r1, [pc, #220]	; (800270c <HAL_RCC_OscConfig+0x4e8>)
 800262e:	4313      	orrs	r3, r2
 8002630:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002632:	4b37      	ldr	r3, [pc, #220]	; (8002710 <HAL_RCC_OscConfig+0x4ec>)
 8002634:	2201      	movs	r2, #1
 8002636:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002638:	f7ff fd02 	bl	8002040 <HAL_GetTick>
 800263c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800263e:	e008      	b.n	8002652 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002640:	f7ff fcfe 	bl	8002040 <HAL_GetTick>
 8002644:	4602      	mov	r2, r0
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	1ad3      	subs	r3, r2, r3
 800264a:	2b02      	cmp	r3, #2
 800264c:	d901      	bls.n	8002652 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800264e:	2303      	movs	r3, #3
 8002650:	e056      	b.n	8002700 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002652:	4b2e      	ldr	r3, [pc, #184]	; (800270c <HAL_RCC_OscConfig+0x4e8>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800265a:	2b00      	cmp	r3, #0
 800265c:	d0f0      	beq.n	8002640 <HAL_RCC_OscConfig+0x41c>
 800265e:	e04e      	b.n	80026fe <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002660:	4b2b      	ldr	r3, [pc, #172]	; (8002710 <HAL_RCC_OscConfig+0x4ec>)
 8002662:	2200      	movs	r2, #0
 8002664:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002666:	f7ff fceb 	bl	8002040 <HAL_GetTick>
 800266a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800266c:	e008      	b.n	8002680 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800266e:	f7ff fce7 	bl	8002040 <HAL_GetTick>
 8002672:	4602      	mov	r2, r0
 8002674:	693b      	ldr	r3, [r7, #16]
 8002676:	1ad3      	subs	r3, r2, r3
 8002678:	2b02      	cmp	r3, #2
 800267a:	d901      	bls.n	8002680 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800267c:	2303      	movs	r3, #3
 800267e:	e03f      	b.n	8002700 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002680:	4b22      	ldr	r3, [pc, #136]	; (800270c <HAL_RCC_OscConfig+0x4e8>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002688:	2b00      	cmp	r3, #0
 800268a:	d1f0      	bne.n	800266e <HAL_RCC_OscConfig+0x44a>
 800268c:	e037      	b.n	80026fe <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	699b      	ldr	r3, [r3, #24]
 8002692:	2b01      	cmp	r3, #1
 8002694:	d101      	bne.n	800269a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002696:	2301      	movs	r3, #1
 8002698:	e032      	b.n	8002700 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800269a:	4b1c      	ldr	r3, [pc, #112]	; (800270c <HAL_RCC_OscConfig+0x4e8>)
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	699b      	ldr	r3, [r3, #24]
 80026a4:	2b01      	cmp	r3, #1
 80026a6:	d028      	beq.n	80026fa <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80026b2:	429a      	cmp	r2, r3
 80026b4:	d121      	bne.n	80026fa <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026c0:	429a      	cmp	r2, r3
 80026c2:	d11a      	bne.n	80026fa <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80026c4:	68fa      	ldr	r2, [r7, #12]
 80026c6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80026ca:	4013      	ands	r3, r2
 80026cc:	687a      	ldr	r2, [r7, #4]
 80026ce:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80026d0:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d111      	bne.n	80026fa <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026e0:	085b      	lsrs	r3, r3, #1
 80026e2:	3b01      	subs	r3, #1
 80026e4:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80026e6:	429a      	cmp	r2, r3
 80026e8:	d107      	bne.n	80026fa <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026f4:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80026f6:	429a      	cmp	r2, r3
 80026f8:	d001      	beq.n	80026fe <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80026fa:	2301      	movs	r3, #1
 80026fc:	e000      	b.n	8002700 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80026fe:	2300      	movs	r3, #0
}
 8002700:	4618      	mov	r0, r3
 8002702:	3718      	adds	r7, #24
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}
 8002708:	40007000 	.word	0x40007000
 800270c:	40023800 	.word	0x40023800
 8002710:	42470060 	.word	0x42470060

08002714 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b084      	sub	sp, #16
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
 800271c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d101      	bne.n	8002728 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002724:	2301      	movs	r3, #1
 8002726:	e0cc      	b.n	80028c2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002728:	4b68      	ldr	r3, [pc, #416]	; (80028cc <HAL_RCC_ClockConfig+0x1b8>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f003 0307 	and.w	r3, r3, #7
 8002730:	683a      	ldr	r2, [r7, #0]
 8002732:	429a      	cmp	r2, r3
 8002734:	d90c      	bls.n	8002750 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002736:	4b65      	ldr	r3, [pc, #404]	; (80028cc <HAL_RCC_ClockConfig+0x1b8>)
 8002738:	683a      	ldr	r2, [r7, #0]
 800273a:	b2d2      	uxtb	r2, r2
 800273c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800273e:	4b63      	ldr	r3, [pc, #396]	; (80028cc <HAL_RCC_ClockConfig+0x1b8>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f003 0307 	and.w	r3, r3, #7
 8002746:	683a      	ldr	r2, [r7, #0]
 8002748:	429a      	cmp	r2, r3
 800274a:	d001      	beq.n	8002750 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800274c:	2301      	movs	r3, #1
 800274e:	e0b8      	b.n	80028c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f003 0302 	and.w	r3, r3, #2
 8002758:	2b00      	cmp	r3, #0
 800275a:	d020      	beq.n	800279e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f003 0304 	and.w	r3, r3, #4
 8002764:	2b00      	cmp	r3, #0
 8002766:	d005      	beq.n	8002774 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002768:	4b59      	ldr	r3, [pc, #356]	; (80028d0 <HAL_RCC_ClockConfig+0x1bc>)
 800276a:	689b      	ldr	r3, [r3, #8]
 800276c:	4a58      	ldr	r2, [pc, #352]	; (80028d0 <HAL_RCC_ClockConfig+0x1bc>)
 800276e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002772:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f003 0308 	and.w	r3, r3, #8
 800277c:	2b00      	cmp	r3, #0
 800277e:	d005      	beq.n	800278c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002780:	4b53      	ldr	r3, [pc, #332]	; (80028d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002782:	689b      	ldr	r3, [r3, #8]
 8002784:	4a52      	ldr	r2, [pc, #328]	; (80028d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002786:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800278a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800278c:	4b50      	ldr	r3, [pc, #320]	; (80028d0 <HAL_RCC_ClockConfig+0x1bc>)
 800278e:	689b      	ldr	r3, [r3, #8]
 8002790:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	689b      	ldr	r3, [r3, #8]
 8002798:	494d      	ldr	r1, [pc, #308]	; (80028d0 <HAL_RCC_ClockConfig+0x1bc>)
 800279a:	4313      	orrs	r3, r2
 800279c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f003 0301 	and.w	r3, r3, #1
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d044      	beq.n	8002834 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	2b01      	cmp	r3, #1
 80027b0:	d107      	bne.n	80027c2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027b2:	4b47      	ldr	r3, [pc, #284]	; (80028d0 <HAL_RCC_ClockConfig+0x1bc>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d119      	bne.n	80027f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	e07f      	b.n	80028c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	2b02      	cmp	r3, #2
 80027c8:	d003      	beq.n	80027d2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80027ce:	2b03      	cmp	r3, #3
 80027d0:	d107      	bne.n	80027e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027d2:	4b3f      	ldr	r3, [pc, #252]	; (80028d0 <HAL_RCC_ClockConfig+0x1bc>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d109      	bne.n	80027f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027de:	2301      	movs	r3, #1
 80027e0:	e06f      	b.n	80028c2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027e2:	4b3b      	ldr	r3, [pc, #236]	; (80028d0 <HAL_RCC_ClockConfig+0x1bc>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f003 0302 	and.w	r3, r3, #2
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d101      	bne.n	80027f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027ee:	2301      	movs	r3, #1
 80027f0:	e067      	b.n	80028c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027f2:	4b37      	ldr	r3, [pc, #220]	; (80028d0 <HAL_RCC_ClockConfig+0x1bc>)
 80027f4:	689b      	ldr	r3, [r3, #8]
 80027f6:	f023 0203 	bic.w	r2, r3, #3
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	4934      	ldr	r1, [pc, #208]	; (80028d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002800:	4313      	orrs	r3, r2
 8002802:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002804:	f7ff fc1c 	bl	8002040 <HAL_GetTick>
 8002808:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800280a:	e00a      	b.n	8002822 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800280c:	f7ff fc18 	bl	8002040 <HAL_GetTick>
 8002810:	4602      	mov	r2, r0
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	1ad3      	subs	r3, r2, r3
 8002816:	f241 3288 	movw	r2, #5000	; 0x1388
 800281a:	4293      	cmp	r3, r2
 800281c:	d901      	bls.n	8002822 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800281e:	2303      	movs	r3, #3
 8002820:	e04f      	b.n	80028c2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002822:	4b2b      	ldr	r3, [pc, #172]	; (80028d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	f003 020c 	and.w	r2, r3, #12
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	009b      	lsls	r3, r3, #2
 8002830:	429a      	cmp	r2, r3
 8002832:	d1eb      	bne.n	800280c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002834:	4b25      	ldr	r3, [pc, #148]	; (80028cc <HAL_RCC_ClockConfig+0x1b8>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f003 0307 	and.w	r3, r3, #7
 800283c:	683a      	ldr	r2, [r7, #0]
 800283e:	429a      	cmp	r2, r3
 8002840:	d20c      	bcs.n	800285c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002842:	4b22      	ldr	r3, [pc, #136]	; (80028cc <HAL_RCC_ClockConfig+0x1b8>)
 8002844:	683a      	ldr	r2, [r7, #0]
 8002846:	b2d2      	uxtb	r2, r2
 8002848:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800284a:	4b20      	ldr	r3, [pc, #128]	; (80028cc <HAL_RCC_ClockConfig+0x1b8>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f003 0307 	and.w	r3, r3, #7
 8002852:	683a      	ldr	r2, [r7, #0]
 8002854:	429a      	cmp	r2, r3
 8002856:	d001      	beq.n	800285c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002858:	2301      	movs	r3, #1
 800285a:	e032      	b.n	80028c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f003 0304 	and.w	r3, r3, #4
 8002864:	2b00      	cmp	r3, #0
 8002866:	d008      	beq.n	800287a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002868:	4b19      	ldr	r3, [pc, #100]	; (80028d0 <HAL_RCC_ClockConfig+0x1bc>)
 800286a:	689b      	ldr	r3, [r3, #8]
 800286c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	68db      	ldr	r3, [r3, #12]
 8002874:	4916      	ldr	r1, [pc, #88]	; (80028d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002876:	4313      	orrs	r3, r2
 8002878:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f003 0308 	and.w	r3, r3, #8
 8002882:	2b00      	cmp	r3, #0
 8002884:	d009      	beq.n	800289a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002886:	4b12      	ldr	r3, [pc, #72]	; (80028d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002888:	689b      	ldr	r3, [r3, #8]
 800288a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	691b      	ldr	r3, [r3, #16]
 8002892:	00db      	lsls	r3, r3, #3
 8002894:	490e      	ldr	r1, [pc, #56]	; (80028d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002896:	4313      	orrs	r3, r2
 8002898:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800289a:	f000 f821 	bl	80028e0 <HAL_RCC_GetSysClockFreq>
 800289e:	4602      	mov	r2, r0
 80028a0:	4b0b      	ldr	r3, [pc, #44]	; (80028d0 <HAL_RCC_ClockConfig+0x1bc>)
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	091b      	lsrs	r3, r3, #4
 80028a6:	f003 030f 	and.w	r3, r3, #15
 80028aa:	490a      	ldr	r1, [pc, #40]	; (80028d4 <HAL_RCC_ClockConfig+0x1c0>)
 80028ac:	5ccb      	ldrb	r3, [r1, r3]
 80028ae:	fa22 f303 	lsr.w	r3, r2, r3
 80028b2:	4a09      	ldr	r2, [pc, #36]	; (80028d8 <HAL_RCC_ClockConfig+0x1c4>)
 80028b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80028b6:	4b09      	ldr	r3, [pc, #36]	; (80028dc <HAL_RCC_ClockConfig+0x1c8>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4618      	mov	r0, r3
 80028bc:	f7ff fb7c 	bl	8001fb8 <HAL_InitTick>

  return HAL_OK;
 80028c0:	2300      	movs	r3, #0
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	3710      	adds	r7, #16
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}
 80028ca:	bf00      	nop
 80028cc:	40023c00 	.word	0x40023c00
 80028d0:	40023800 	.word	0x40023800
 80028d4:	080056d0 	.word	0x080056d0
 80028d8:	20000004 	.word	0x20000004
 80028dc:	20000008 	.word	0x20000008

080028e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028e0:	b5b0      	push	{r4, r5, r7, lr}
 80028e2:	b084      	sub	sp, #16
 80028e4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80028e6:	2100      	movs	r1, #0
 80028e8:	6079      	str	r1, [r7, #4]
 80028ea:	2100      	movs	r1, #0
 80028ec:	60f9      	str	r1, [r7, #12]
 80028ee:	2100      	movs	r1, #0
 80028f0:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80028f2:	2100      	movs	r1, #0
 80028f4:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80028f6:	4952      	ldr	r1, [pc, #328]	; (8002a40 <HAL_RCC_GetSysClockFreq+0x160>)
 80028f8:	6889      	ldr	r1, [r1, #8]
 80028fa:	f001 010c 	and.w	r1, r1, #12
 80028fe:	2908      	cmp	r1, #8
 8002900:	d00d      	beq.n	800291e <HAL_RCC_GetSysClockFreq+0x3e>
 8002902:	2908      	cmp	r1, #8
 8002904:	f200 8094 	bhi.w	8002a30 <HAL_RCC_GetSysClockFreq+0x150>
 8002908:	2900      	cmp	r1, #0
 800290a:	d002      	beq.n	8002912 <HAL_RCC_GetSysClockFreq+0x32>
 800290c:	2904      	cmp	r1, #4
 800290e:	d003      	beq.n	8002918 <HAL_RCC_GetSysClockFreq+0x38>
 8002910:	e08e      	b.n	8002a30 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002912:	4b4c      	ldr	r3, [pc, #304]	; (8002a44 <HAL_RCC_GetSysClockFreq+0x164>)
 8002914:	60bb      	str	r3, [r7, #8]
       break;
 8002916:	e08e      	b.n	8002a36 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002918:	4b4b      	ldr	r3, [pc, #300]	; (8002a48 <HAL_RCC_GetSysClockFreq+0x168>)
 800291a:	60bb      	str	r3, [r7, #8]
      break;
 800291c:	e08b      	b.n	8002a36 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800291e:	4948      	ldr	r1, [pc, #288]	; (8002a40 <HAL_RCC_GetSysClockFreq+0x160>)
 8002920:	6849      	ldr	r1, [r1, #4]
 8002922:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8002926:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002928:	4945      	ldr	r1, [pc, #276]	; (8002a40 <HAL_RCC_GetSysClockFreq+0x160>)
 800292a:	6849      	ldr	r1, [r1, #4]
 800292c:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8002930:	2900      	cmp	r1, #0
 8002932:	d024      	beq.n	800297e <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002934:	4942      	ldr	r1, [pc, #264]	; (8002a40 <HAL_RCC_GetSysClockFreq+0x160>)
 8002936:	6849      	ldr	r1, [r1, #4]
 8002938:	0989      	lsrs	r1, r1, #6
 800293a:	4608      	mov	r0, r1
 800293c:	f04f 0100 	mov.w	r1, #0
 8002940:	f240 14ff 	movw	r4, #511	; 0x1ff
 8002944:	f04f 0500 	mov.w	r5, #0
 8002948:	ea00 0204 	and.w	r2, r0, r4
 800294c:	ea01 0305 	and.w	r3, r1, r5
 8002950:	493d      	ldr	r1, [pc, #244]	; (8002a48 <HAL_RCC_GetSysClockFreq+0x168>)
 8002952:	fb01 f003 	mul.w	r0, r1, r3
 8002956:	2100      	movs	r1, #0
 8002958:	fb01 f102 	mul.w	r1, r1, r2
 800295c:	1844      	adds	r4, r0, r1
 800295e:	493a      	ldr	r1, [pc, #232]	; (8002a48 <HAL_RCC_GetSysClockFreq+0x168>)
 8002960:	fba2 0101 	umull	r0, r1, r2, r1
 8002964:	1863      	adds	r3, r4, r1
 8002966:	4619      	mov	r1, r3
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	461a      	mov	r2, r3
 800296c:	f04f 0300 	mov.w	r3, #0
 8002970:	f7fe f992 	bl	8000c98 <__aeabi_uldivmod>
 8002974:	4602      	mov	r2, r0
 8002976:	460b      	mov	r3, r1
 8002978:	4613      	mov	r3, r2
 800297a:	60fb      	str	r3, [r7, #12]
 800297c:	e04a      	b.n	8002a14 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800297e:	4b30      	ldr	r3, [pc, #192]	; (8002a40 <HAL_RCC_GetSysClockFreq+0x160>)
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	099b      	lsrs	r3, r3, #6
 8002984:	461a      	mov	r2, r3
 8002986:	f04f 0300 	mov.w	r3, #0
 800298a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800298e:	f04f 0100 	mov.w	r1, #0
 8002992:	ea02 0400 	and.w	r4, r2, r0
 8002996:	ea03 0501 	and.w	r5, r3, r1
 800299a:	4620      	mov	r0, r4
 800299c:	4629      	mov	r1, r5
 800299e:	f04f 0200 	mov.w	r2, #0
 80029a2:	f04f 0300 	mov.w	r3, #0
 80029a6:	014b      	lsls	r3, r1, #5
 80029a8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80029ac:	0142      	lsls	r2, r0, #5
 80029ae:	4610      	mov	r0, r2
 80029b0:	4619      	mov	r1, r3
 80029b2:	1b00      	subs	r0, r0, r4
 80029b4:	eb61 0105 	sbc.w	r1, r1, r5
 80029b8:	f04f 0200 	mov.w	r2, #0
 80029bc:	f04f 0300 	mov.w	r3, #0
 80029c0:	018b      	lsls	r3, r1, #6
 80029c2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80029c6:	0182      	lsls	r2, r0, #6
 80029c8:	1a12      	subs	r2, r2, r0
 80029ca:	eb63 0301 	sbc.w	r3, r3, r1
 80029ce:	f04f 0000 	mov.w	r0, #0
 80029d2:	f04f 0100 	mov.w	r1, #0
 80029d6:	00d9      	lsls	r1, r3, #3
 80029d8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80029dc:	00d0      	lsls	r0, r2, #3
 80029de:	4602      	mov	r2, r0
 80029e0:	460b      	mov	r3, r1
 80029e2:	1912      	adds	r2, r2, r4
 80029e4:	eb45 0303 	adc.w	r3, r5, r3
 80029e8:	f04f 0000 	mov.w	r0, #0
 80029ec:	f04f 0100 	mov.w	r1, #0
 80029f0:	0299      	lsls	r1, r3, #10
 80029f2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80029f6:	0290      	lsls	r0, r2, #10
 80029f8:	4602      	mov	r2, r0
 80029fa:	460b      	mov	r3, r1
 80029fc:	4610      	mov	r0, r2
 80029fe:	4619      	mov	r1, r3
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	461a      	mov	r2, r3
 8002a04:	f04f 0300 	mov.w	r3, #0
 8002a08:	f7fe f946 	bl	8000c98 <__aeabi_uldivmod>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	460b      	mov	r3, r1
 8002a10:	4613      	mov	r3, r2
 8002a12:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002a14:	4b0a      	ldr	r3, [pc, #40]	; (8002a40 <HAL_RCC_GetSysClockFreq+0x160>)
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	0c1b      	lsrs	r3, r3, #16
 8002a1a:	f003 0303 	and.w	r3, r3, #3
 8002a1e:	3301      	adds	r3, #1
 8002a20:	005b      	lsls	r3, r3, #1
 8002a22:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002a24:	68fa      	ldr	r2, [r7, #12]
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a2c:	60bb      	str	r3, [r7, #8]
      break;
 8002a2e:	e002      	b.n	8002a36 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002a30:	4b04      	ldr	r3, [pc, #16]	; (8002a44 <HAL_RCC_GetSysClockFreq+0x164>)
 8002a32:	60bb      	str	r3, [r7, #8]
      break;
 8002a34:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a36:	68bb      	ldr	r3, [r7, #8]
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	3710      	adds	r7, #16
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bdb0      	pop	{r4, r5, r7, pc}
 8002a40:	40023800 	.word	0x40023800
 8002a44:	00f42400 	.word	0x00f42400
 8002a48:	017d7840 	.word	0x017d7840

08002a4c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a50:	4b03      	ldr	r3, [pc, #12]	; (8002a60 <HAL_RCC_GetHCLKFreq+0x14>)
 8002a52:	681b      	ldr	r3, [r3, #0]
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	46bd      	mov	sp, r7
 8002a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5c:	4770      	bx	lr
 8002a5e:	bf00      	nop
 8002a60:	20000004 	.word	0x20000004

08002a64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002a68:	f7ff fff0 	bl	8002a4c <HAL_RCC_GetHCLKFreq>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	4b05      	ldr	r3, [pc, #20]	; (8002a84 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002a70:	689b      	ldr	r3, [r3, #8]
 8002a72:	0a9b      	lsrs	r3, r3, #10
 8002a74:	f003 0307 	and.w	r3, r3, #7
 8002a78:	4903      	ldr	r1, [pc, #12]	; (8002a88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a7a:	5ccb      	ldrb	r3, [r1, r3]
 8002a7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	bd80      	pop	{r7, pc}
 8002a84:	40023800 	.word	0x40023800
 8002a88:	080056e0 	.word	0x080056e0

08002a8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002a90:	f7ff ffdc 	bl	8002a4c <HAL_RCC_GetHCLKFreq>
 8002a94:	4602      	mov	r2, r0
 8002a96:	4b05      	ldr	r3, [pc, #20]	; (8002aac <HAL_RCC_GetPCLK2Freq+0x20>)
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	0b5b      	lsrs	r3, r3, #13
 8002a9c:	f003 0307 	and.w	r3, r3, #7
 8002aa0:	4903      	ldr	r1, [pc, #12]	; (8002ab0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002aa2:	5ccb      	ldrb	r3, [r1, r3]
 8002aa4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	bd80      	pop	{r7, pc}
 8002aac:	40023800 	.word	0x40023800
 8002ab0:	080056e0 	.word	0x080056e0

08002ab4 <__errno>:
 8002ab4:	4b01      	ldr	r3, [pc, #4]	; (8002abc <__errno+0x8>)
 8002ab6:	6818      	ldr	r0, [r3, #0]
 8002ab8:	4770      	bx	lr
 8002aba:	bf00      	nop
 8002abc:	20000010 	.word	0x20000010

08002ac0 <__libc_init_array>:
 8002ac0:	b570      	push	{r4, r5, r6, lr}
 8002ac2:	4d0d      	ldr	r5, [pc, #52]	; (8002af8 <__libc_init_array+0x38>)
 8002ac4:	4c0d      	ldr	r4, [pc, #52]	; (8002afc <__libc_init_array+0x3c>)
 8002ac6:	1b64      	subs	r4, r4, r5
 8002ac8:	10a4      	asrs	r4, r4, #2
 8002aca:	2600      	movs	r6, #0
 8002acc:	42a6      	cmp	r6, r4
 8002ace:	d109      	bne.n	8002ae4 <__libc_init_array+0x24>
 8002ad0:	4d0b      	ldr	r5, [pc, #44]	; (8002b00 <__libc_init_array+0x40>)
 8002ad2:	4c0c      	ldr	r4, [pc, #48]	; (8002b04 <__libc_init_array+0x44>)
 8002ad4:	f002 fde0 	bl	8005698 <_init>
 8002ad8:	1b64      	subs	r4, r4, r5
 8002ada:	10a4      	asrs	r4, r4, #2
 8002adc:	2600      	movs	r6, #0
 8002ade:	42a6      	cmp	r6, r4
 8002ae0:	d105      	bne.n	8002aee <__libc_init_array+0x2e>
 8002ae2:	bd70      	pop	{r4, r5, r6, pc}
 8002ae4:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ae8:	4798      	blx	r3
 8002aea:	3601      	adds	r6, #1
 8002aec:	e7ee      	b.n	8002acc <__libc_init_array+0xc>
 8002aee:	f855 3b04 	ldr.w	r3, [r5], #4
 8002af2:	4798      	blx	r3
 8002af4:	3601      	adds	r6, #1
 8002af6:	e7f2      	b.n	8002ade <__libc_init_array+0x1e>
 8002af8:	08005ad4 	.word	0x08005ad4
 8002afc:	08005ad4 	.word	0x08005ad4
 8002b00:	08005ad4 	.word	0x08005ad4
 8002b04:	08005ad8 	.word	0x08005ad8

08002b08 <memset>:
 8002b08:	4402      	add	r2, r0
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d100      	bne.n	8002b12 <memset+0xa>
 8002b10:	4770      	bx	lr
 8002b12:	f803 1b01 	strb.w	r1, [r3], #1
 8002b16:	e7f9      	b.n	8002b0c <memset+0x4>

08002b18 <__cvt>:
 8002b18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002b1c:	ec55 4b10 	vmov	r4, r5, d0
 8002b20:	2d00      	cmp	r5, #0
 8002b22:	460e      	mov	r6, r1
 8002b24:	4619      	mov	r1, r3
 8002b26:	462b      	mov	r3, r5
 8002b28:	bfbb      	ittet	lt
 8002b2a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8002b2e:	461d      	movlt	r5, r3
 8002b30:	2300      	movge	r3, #0
 8002b32:	232d      	movlt	r3, #45	; 0x2d
 8002b34:	700b      	strb	r3, [r1, #0]
 8002b36:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002b38:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8002b3c:	4691      	mov	r9, r2
 8002b3e:	f023 0820 	bic.w	r8, r3, #32
 8002b42:	bfbc      	itt	lt
 8002b44:	4622      	movlt	r2, r4
 8002b46:	4614      	movlt	r4, r2
 8002b48:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002b4c:	d005      	beq.n	8002b5a <__cvt+0x42>
 8002b4e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8002b52:	d100      	bne.n	8002b56 <__cvt+0x3e>
 8002b54:	3601      	adds	r6, #1
 8002b56:	2102      	movs	r1, #2
 8002b58:	e000      	b.n	8002b5c <__cvt+0x44>
 8002b5a:	2103      	movs	r1, #3
 8002b5c:	ab03      	add	r3, sp, #12
 8002b5e:	9301      	str	r3, [sp, #4]
 8002b60:	ab02      	add	r3, sp, #8
 8002b62:	9300      	str	r3, [sp, #0]
 8002b64:	ec45 4b10 	vmov	d0, r4, r5
 8002b68:	4653      	mov	r3, sl
 8002b6a:	4632      	mov	r2, r6
 8002b6c:	f000 fda8 	bl	80036c0 <_dtoa_r>
 8002b70:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8002b74:	4607      	mov	r7, r0
 8002b76:	d102      	bne.n	8002b7e <__cvt+0x66>
 8002b78:	f019 0f01 	tst.w	r9, #1
 8002b7c:	d022      	beq.n	8002bc4 <__cvt+0xac>
 8002b7e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002b82:	eb07 0906 	add.w	r9, r7, r6
 8002b86:	d110      	bne.n	8002baa <__cvt+0x92>
 8002b88:	783b      	ldrb	r3, [r7, #0]
 8002b8a:	2b30      	cmp	r3, #48	; 0x30
 8002b8c:	d10a      	bne.n	8002ba4 <__cvt+0x8c>
 8002b8e:	2200      	movs	r2, #0
 8002b90:	2300      	movs	r3, #0
 8002b92:	4620      	mov	r0, r4
 8002b94:	4629      	mov	r1, r5
 8002b96:	f7fd ff9f 	bl	8000ad8 <__aeabi_dcmpeq>
 8002b9a:	b918      	cbnz	r0, 8002ba4 <__cvt+0x8c>
 8002b9c:	f1c6 0601 	rsb	r6, r6, #1
 8002ba0:	f8ca 6000 	str.w	r6, [sl]
 8002ba4:	f8da 3000 	ldr.w	r3, [sl]
 8002ba8:	4499      	add	r9, r3
 8002baa:	2200      	movs	r2, #0
 8002bac:	2300      	movs	r3, #0
 8002bae:	4620      	mov	r0, r4
 8002bb0:	4629      	mov	r1, r5
 8002bb2:	f7fd ff91 	bl	8000ad8 <__aeabi_dcmpeq>
 8002bb6:	b108      	cbz	r0, 8002bbc <__cvt+0xa4>
 8002bb8:	f8cd 900c 	str.w	r9, [sp, #12]
 8002bbc:	2230      	movs	r2, #48	; 0x30
 8002bbe:	9b03      	ldr	r3, [sp, #12]
 8002bc0:	454b      	cmp	r3, r9
 8002bc2:	d307      	bcc.n	8002bd4 <__cvt+0xbc>
 8002bc4:	9b03      	ldr	r3, [sp, #12]
 8002bc6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002bc8:	1bdb      	subs	r3, r3, r7
 8002bca:	4638      	mov	r0, r7
 8002bcc:	6013      	str	r3, [r2, #0]
 8002bce:	b004      	add	sp, #16
 8002bd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002bd4:	1c59      	adds	r1, r3, #1
 8002bd6:	9103      	str	r1, [sp, #12]
 8002bd8:	701a      	strb	r2, [r3, #0]
 8002bda:	e7f0      	b.n	8002bbe <__cvt+0xa6>

08002bdc <__exponent>:
 8002bdc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002bde:	4603      	mov	r3, r0
 8002be0:	2900      	cmp	r1, #0
 8002be2:	bfb8      	it	lt
 8002be4:	4249      	neglt	r1, r1
 8002be6:	f803 2b02 	strb.w	r2, [r3], #2
 8002bea:	bfb4      	ite	lt
 8002bec:	222d      	movlt	r2, #45	; 0x2d
 8002bee:	222b      	movge	r2, #43	; 0x2b
 8002bf0:	2909      	cmp	r1, #9
 8002bf2:	7042      	strb	r2, [r0, #1]
 8002bf4:	dd2a      	ble.n	8002c4c <__exponent+0x70>
 8002bf6:	f10d 0407 	add.w	r4, sp, #7
 8002bfa:	46a4      	mov	ip, r4
 8002bfc:	270a      	movs	r7, #10
 8002bfe:	46a6      	mov	lr, r4
 8002c00:	460a      	mov	r2, r1
 8002c02:	fb91 f6f7 	sdiv	r6, r1, r7
 8002c06:	fb07 1516 	mls	r5, r7, r6, r1
 8002c0a:	3530      	adds	r5, #48	; 0x30
 8002c0c:	2a63      	cmp	r2, #99	; 0x63
 8002c0e:	f104 34ff 	add.w	r4, r4, #4294967295
 8002c12:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8002c16:	4631      	mov	r1, r6
 8002c18:	dcf1      	bgt.n	8002bfe <__exponent+0x22>
 8002c1a:	3130      	adds	r1, #48	; 0x30
 8002c1c:	f1ae 0502 	sub.w	r5, lr, #2
 8002c20:	f804 1c01 	strb.w	r1, [r4, #-1]
 8002c24:	1c44      	adds	r4, r0, #1
 8002c26:	4629      	mov	r1, r5
 8002c28:	4561      	cmp	r1, ip
 8002c2a:	d30a      	bcc.n	8002c42 <__exponent+0x66>
 8002c2c:	f10d 0209 	add.w	r2, sp, #9
 8002c30:	eba2 020e 	sub.w	r2, r2, lr
 8002c34:	4565      	cmp	r5, ip
 8002c36:	bf88      	it	hi
 8002c38:	2200      	movhi	r2, #0
 8002c3a:	4413      	add	r3, r2
 8002c3c:	1a18      	subs	r0, r3, r0
 8002c3e:	b003      	add	sp, #12
 8002c40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c42:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002c46:	f804 2f01 	strb.w	r2, [r4, #1]!
 8002c4a:	e7ed      	b.n	8002c28 <__exponent+0x4c>
 8002c4c:	2330      	movs	r3, #48	; 0x30
 8002c4e:	3130      	adds	r1, #48	; 0x30
 8002c50:	7083      	strb	r3, [r0, #2]
 8002c52:	70c1      	strb	r1, [r0, #3]
 8002c54:	1d03      	adds	r3, r0, #4
 8002c56:	e7f1      	b.n	8002c3c <__exponent+0x60>

08002c58 <_printf_float>:
 8002c58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c5c:	ed2d 8b02 	vpush	{d8}
 8002c60:	b08d      	sub	sp, #52	; 0x34
 8002c62:	460c      	mov	r4, r1
 8002c64:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8002c68:	4616      	mov	r6, r2
 8002c6a:	461f      	mov	r7, r3
 8002c6c:	4605      	mov	r5, r0
 8002c6e:	f001 fccb 	bl	8004608 <_localeconv_r>
 8002c72:	f8d0 a000 	ldr.w	sl, [r0]
 8002c76:	4650      	mov	r0, sl
 8002c78:	f7fd fab2 	bl	80001e0 <strlen>
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	930a      	str	r3, [sp, #40]	; 0x28
 8002c80:	6823      	ldr	r3, [r4, #0]
 8002c82:	9305      	str	r3, [sp, #20]
 8002c84:	f8d8 3000 	ldr.w	r3, [r8]
 8002c88:	f894 b018 	ldrb.w	fp, [r4, #24]
 8002c8c:	3307      	adds	r3, #7
 8002c8e:	f023 0307 	bic.w	r3, r3, #7
 8002c92:	f103 0208 	add.w	r2, r3, #8
 8002c96:	f8c8 2000 	str.w	r2, [r8]
 8002c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c9e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8002ca2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8002ca6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8002caa:	9307      	str	r3, [sp, #28]
 8002cac:	f8cd 8018 	str.w	r8, [sp, #24]
 8002cb0:	ee08 0a10 	vmov	s16, r0
 8002cb4:	4b9f      	ldr	r3, [pc, #636]	; (8002f34 <_printf_float+0x2dc>)
 8002cb6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002cba:	f04f 32ff 	mov.w	r2, #4294967295
 8002cbe:	f7fd ff3d 	bl	8000b3c <__aeabi_dcmpun>
 8002cc2:	bb88      	cbnz	r0, 8002d28 <_printf_float+0xd0>
 8002cc4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002cc8:	4b9a      	ldr	r3, [pc, #616]	; (8002f34 <_printf_float+0x2dc>)
 8002cca:	f04f 32ff 	mov.w	r2, #4294967295
 8002cce:	f7fd ff17 	bl	8000b00 <__aeabi_dcmple>
 8002cd2:	bb48      	cbnz	r0, 8002d28 <_printf_float+0xd0>
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	4640      	mov	r0, r8
 8002cda:	4649      	mov	r1, r9
 8002cdc:	f7fd ff06 	bl	8000aec <__aeabi_dcmplt>
 8002ce0:	b110      	cbz	r0, 8002ce8 <_printf_float+0x90>
 8002ce2:	232d      	movs	r3, #45	; 0x2d
 8002ce4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002ce8:	4b93      	ldr	r3, [pc, #588]	; (8002f38 <_printf_float+0x2e0>)
 8002cea:	4894      	ldr	r0, [pc, #592]	; (8002f3c <_printf_float+0x2e4>)
 8002cec:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8002cf0:	bf94      	ite	ls
 8002cf2:	4698      	movls	r8, r3
 8002cf4:	4680      	movhi	r8, r0
 8002cf6:	2303      	movs	r3, #3
 8002cf8:	6123      	str	r3, [r4, #16]
 8002cfa:	9b05      	ldr	r3, [sp, #20]
 8002cfc:	f023 0204 	bic.w	r2, r3, #4
 8002d00:	6022      	str	r2, [r4, #0]
 8002d02:	f04f 0900 	mov.w	r9, #0
 8002d06:	9700      	str	r7, [sp, #0]
 8002d08:	4633      	mov	r3, r6
 8002d0a:	aa0b      	add	r2, sp, #44	; 0x2c
 8002d0c:	4621      	mov	r1, r4
 8002d0e:	4628      	mov	r0, r5
 8002d10:	f000 f9d8 	bl	80030c4 <_printf_common>
 8002d14:	3001      	adds	r0, #1
 8002d16:	f040 8090 	bne.w	8002e3a <_printf_float+0x1e2>
 8002d1a:	f04f 30ff 	mov.w	r0, #4294967295
 8002d1e:	b00d      	add	sp, #52	; 0x34
 8002d20:	ecbd 8b02 	vpop	{d8}
 8002d24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002d28:	4642      	mov	r2, r8
 8002d2a:	464b      	mov	r3, r9
 8002d2c:	4640      	mov	r0, r8
 8002d2e:	4649      	mov	r1, r9
 8002d30:	f7fd ff04 	bl	8000b3c <__aeabi_dcmpun>
 8002d34:	b140      	cbz	r0, 8002d48 <_printf_float+0xf0>
 8002d36:	464b      	mov	r3, r9
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	bfbc      	itt	lt
 8002d3c:	232d      	movlt	r3, #45	; 0x2d
 8002d3e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8002d42:	487f      	ldr	r0, [pc, #508]	; (8002f40 <_printf_float+0x2e8>)
 8002d44:	4b7f      	ldr	r3, [pc, #508]	; (8002f44 <_printf_float+0x2ec>)
 8002d46:	e7d1      	b.n	8002cec <_printf_float+0x94>
 8002d48:	6863      	ldr	r3, [r4, #4]
 8002d4a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8002d4e:	9206      	str	r2, [sp, #24]
 8002d50:	1c5a      	adds	r2, r3, #1
 8002d52:	d13f      	bne.n	8002dd4 <_printf_float+0x17c>
 8002d54:	2306      	movs	r3, #6
 8002d56:	6063      	str	r3, [r4, #4]
 8002d58:	9b05      	ldr	r3, [sp, #20]
 8002d5a:	6861      	ldr	r1, [r4, #4]
 8002d5c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8002d60:	2300      	movs	r3, #0
 8002d62:	9303      	str	r3, [sp, #12]
 8002d64:	ab0a      	add	r3, sp, #40	; 0x28
 8002d66:	e9cd b301 	strd	fp, r3, [sp, #4]
 8002d6a:	ab09      	add	r3, sp, #36	; 0x24
 8002d6c:	ec49 8b10 	vmov	d0, r8, r9
 8002d70:	9300      	str	r3, [sp, #0]
 8002d72:	6022      	str	r2, [r4, #0]
 8002d74:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8002d78:	4628      	mov	r0, r5
 8002d7a:	f7ff fecd 	bl	8002b18 <__cvt>
 8002d7e:	9b06      	ldr	r3, [sp, #24]
 8002d80:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002d82:	2b47      	cmp	r3, #71	; 0x47
 8002d84:	4680      	mov	r8, r0
 8002d86:	d108      	bne.n	8002d9a <_printf_float+0x142>
 8002d88:	1cc8      	adds	r0, r1, #3
 8002d8a:	db02      	blt.n	8002d92 <_printf_float+0x13a>
 8002d8c:	6863      	ldr	r3, [r4, #4]
 8002d8e:	4299      	cmp	r1, r3
 8002d90:	dd41      	ble.n	8002e16 <_printf_float+0x1be>
 8002d92:	f1ab 0b02 	sub.w	fp, fp, #2
 8002d96:	fa5f fb8b 	uxtb.w	fp, fp
 8002d9a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8002d9e:	d820      	bhi.n	8002de2 <_printf_float+0x18a>
 8002da0:	3901      	subs	r1, #1
 8002da2:	465a      	mov	r2, fp
 8002da4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8002da8:	9109      	str	r1, [sp, #36]	; 0x24
 8002daa:	f7ff ff17 	bl	8002bdc <__exponent>
 8002dae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002db0:	1813      	adds	r3, r2, r0
 8002db2:	2a01      	cmp	r2, #1
 8002db4:	4681      	mov	r9, r0
 8002db6:	6123      	str	r3, [r4, #16]
 8002db8:	dc02      	bgt.n	8002dc0 <_printf_float+0x168>
 8002dba:	6822      	ldr	r2, [r4, #0]
 8002dbc:	07d2      	lsls	r2, r2, #31
 8002dbe:	d501      	bpl.n	8002dc4 <_printf_float+0x16c>
 8002dc0:	3301      	adds	r3, #1
 8002dc2:	6123      	str	r3, [r4, #16]
 8002dc4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d09c      	beq.n	8002d06 <_printf_float+0xae>
 8002dcc:	232d      	movs	r3, #45	; 0x2d
 8002dce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002dd2:	e798      	b.n	8002d06 <_printf_float+0xae>
 8002dd4:	9a06      	ldr	r2, [sp, #24]
 8002dd6:	2a47      	cmp	r2, #71	; 0x47
 8002dd8:	d1be      	bne.n	8002d58 <_printf_float+0x100>
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d1bc      	bne.n	8002d58 <_printf_float+0x100>
 8002dde:	2301      	movs	r3, #1
 8002de0:	e7b9      	b.n	8002d56 <_printf_float+0xfe>
 8002de2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8002de6:	d118      	bne.n	8002e1a <_printf_float+0x1c2>
 8002de8:	2900      	cmp	r1, #0
 8002dea:	6863      	ldr	r3, [r4, #4]
 8002dec:	dd0b      	ble.n	8002e06 <_printf_float+0x1ae>
 8002dee:	6121      	str	r1, [r4, #16]
 8002df0:	b913      	cbnz	r3, 8002df8 <_printf_float+0x1a0>
 8002df2:	6822      	ldr	r2, [r4, #0]
 8002df4:	07d0      	lsls	r0, r2, #31
 8002df6:	d502      	bpl.n	8002dfe <_printf_float+0x1a6>
 8002df8:	3301      	adds	r3, #1
 8002dfa:	440b      	add	r3, r1
 8002dfc:	6123      	str	r3, [r4, #16]
 8002dfe:	65a1      	str	r1, [r4, #88]	; 0x58
 8002e00:	f04f 0900 	mov.w	r9, #0
 8002e04:	e7de      	b.n	8002dc4 <_printf_float+0x16c>
 8002e06:	b913      	cbnz	r3, 8002e0e <_printf_float+0x1b6>
 8002e08:	6822      	ldr	r2, [r4, #0]
 8002e0a:	07d2      	lsls	r2, r2, #31
 8002e0c:	d501      	bpl.n	8002e12 <_printf_float+0x1ba>
 8002e0e:	3302      	adds	r3, #2
 8002e10:	e7f4      	b.n	8002dfc <_printf_float+0x1a4>
 8002e12:	2301      	movs	r3, #1
 8002e14:	e7f2      	b.n	8002dfc <_printf_float+0x1a4>
 8002e16:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8002e1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002e1c:	4299      	cmp	r1, r3
 8002e1e:	db05      	blt.n	8002e2c <_printf_float+0x1d4>
 8002e20:	6823      	ldr	r3, [r4, #0]
 8002e22:	6121      	str	r1, [r4, #16]
 8002e24:	07d8      	lsls	r0, r3, #31
 8002e26:	d5ea      	bpl.n	8002dfe <_printf_float+0x1a6>
 8002e28:	1c4b      	adds	r3, r1, #1
 8002e2a:	e7e7      	b.n	8002dfc <_printf_float+0x1a4>
 8002e2c:	2900      	cmp	r1, #0
 8002e2e:	bfd4      	ite	le
 8002e30:	f1c1 0202 	rsble	r2, r1, #2
 8002e34:	2201      	movgt	r2, #1
 8002e36:	4413      	add	r3, r2
 8002e38:	e7e0      	b.n	8002dfc <_printf_float+0x1a4>
 8002e3a:	6823      	ldr	r3, [r4, #0]
 8002e3c:	055a      	lsls	r2, r3, #21
 8002e3e:	d407      	bmi.n	8002e50 <_printf_float+0x1f8>
 8002e40:	6923      	ldr	r3, [r4, #16]
 8002e42:	4642      	mov	r2, r8
 8002e44:	4631      	mov	r1, r6
 8002e46:	4628      	mov	r0, r5
 8002e48:	47b8      	blx	r7
 8002e4a:	3001      	adds	r0, #1
 8002e4c:	d12c      	bne.n	8002ea8 <_printf_float+0x250>
 8002e4e:	e764      	b.n	8002d1a <_printf_float+0xc2>
 8002e50:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8002e54:	f240 80e0 	bls.w	8003018 <_printf_float+0x3c0>
 8002e58:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	2300      	movs	r3, #0
 8002e60:	f7fd fe3a 	bl	8000ad8 <__aeabi_dcmpeq>
 8002e64:	2800      	cmp	r0, #0
 8002e66:	d034      	beq.n	8002ed2 <_printf_float+0x27a>
 8002e68:	4a37      	ldr	r2, [pc, #220]	; (8002f48 <_printf_float+0x2f0>)
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	4631      	mov	r1, r6
 8002e6e:	4628      	mov	r0, r5
 8002e70:	47b8      	blx	r7
 8002e72:	3001      	adds	r0, #1
 8002e74:	f43f af51 	beq.w	8002d1a <_printf_float+0xc2>
 8002e78:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	db02      	blt.n	8002e86 <_printf_float+0x22e>
 8002e80:	6823      	ldr	r3, [r4, #0]
 8002e82:	07d8      	lsls	r0, r3, #31
 8002e84:	d510      	bpl.n	8002ea8 <_printf_float+0x250>
 8002e86:	ee18 3a10 	vmov	r3, s16
 8002e8a:	4652      	mov	r2, sl
 8002e8c:	4631      	mov	r1, r6
 8002e8e:	4628      	mov	r0, r5
 8002e90:	47b8      	blx	r7
 8002e92:	3001      	adds	r0, #1
 8002e94:	f43f af41 	beq.w	8002d1a <_printf_float+0xc2>
 8002e98:	f04f 0800 	mov.w	r8, #0
 8002e9c:	f104 091a 	add.w	r9, r4, #26
 8002ea0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002ea2:	3b01      	subs	r3, #1
 8002ea4:	4543      	cmp	r3, r8
 8002ea6:	dc09      	bgt.n	8002ebc <_printf_float+0x264>
 8002ea8:	6823      	ldr	r3, [r4, #0]
 8002eaa:	079b      	lsls	r3, r3, #30
 8002eac:	f100 8105 	bmi.w	80030ba <_printf_float+0x462>
 8002eb0:	68e0      	ldr	r0, [r4, #12]
 8002eb2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002eb4:	4298      	cmp	r0, r3
 8002eb6:	bfb8      	it	lt
 8002eb8:	4618      	movlt	r0, r3
 8002eba:	e730      	b.n	8002d1e <_printf_float+0xc6>
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	464a      	mov	r2, r9
 8002ec0:	4631      	mov	r1, r6
 8002ec2:	4628      	mov	r0, r5
 8002ec4:	47b8      	blx	r7
 8002ec6:	3001      	adds	r0, #1
 8002ec8:	f43f af27 	beq.w	8002d1a <_printf_float+0xc2>
 8002ecc:	f108 0801 	add.w	r8, r8, #1
 8002ed0:	e7e6      	b.n	8002ea0 <_printf_float+0x248>
 8002ed2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	dc39      	bgt.n	8002f4c <_printf_float+0x2f4>
 8002ed8:	4a1b      	ldr	r2, [pc, #108]	; (8002f48 <_printf_float+0x2f0>)
 8002eda:	2301      	movs	r3, #1
 8002edc:	4631      	mov	r1, r6
 8002ede:	4628      	mov	r0, r5
 8002ee0:	47b8      	blx	r7
 8002ee2:	3001      	adds	r0, #1
 8002ee4:	f43f af19 	beq.w	8002d1a <_printf_float+0xc2>
 8002ee8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002eec:	4313      	orrs	r3, r2
 8002eee:	d102      	bne.n	8002ef6 <_printf_float+0x29e>
 8002ef0:	6823      	ldr	r3, [r4, #0]
 8002ef2:	07d9      	lsls	r1, r3, #31
 8002ef4:	d5d8      	bpl.n	8002ea8 <_printf_float+0x250>
 8002ef6:	ee18 3a10 	vmov	r3, s16
 8002efa:	4652      	mov	r2, sl
 8002efc:	4631      	mov	r1, r6
 8002efe:	4628      	mov	r0, r5
 8002f00:	47b8      	blx	r7
 8002f02:	3001      	adds	r0, #1
 8002f04:	f43f af09 	beq.w	8002d1a <_printf_float+0xc2>
 8002f08:	f04f 0900 	mov.w	r9, #0
 8002f0c:	f104 0a1a 	add.w	sl, r4, #26
 8002f10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002f12:	425b      	negs	r3, r3
 8002f14:	454b      	cmp	r3, r9
 8002f16:	dc01      	bgt.n	8002f1c <_printf_float+0x2c4>
 8002f18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002f1a:	e792      	b.n	8002e42 <_printf_float+0x1ea>
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	4652      	mov	r2, sl
 8002f20:	4631      	mov	r1, r6
 8002f22:	4628      	mov	r0, r5
 8002f24:	47b8      	blx	r7
 8002f26:	3001      	adds	r0, #1
 8002f28:	f43f aef7 	beq.w	8002d1a <_printf_float+0xc2>
 8002f2c:	f109 0901 	add.w	r9, r9, #1
 8002f30:	e7ee      	b.n	8002f10 <_printf_float+0x2b8>
 8002f32:	bf00      	nop
 8002f34:	7fefffff 	.word	0x7fefffff
 8002f38:	080056ec 	.word	0x080056ec
 8002f3c:	080056f0 	.word	0x080056f0
 8002f40:	080056f8 	.word	0x080056f8
 8002f44:	080056f4 	.word	0x080056f4
 8002f48:	080056fc 	.word	0x080056fc
 8002f4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002f4e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002f50:	429a      	cmp	r2, r3
 8002f52:	bfa8      	it	ge
 8002f54:	461a      	movge	r2, r3
 8002f56:	2a00      	cmp	r2, #0
 8002f58:	4691      	mov	r9, r2
 8002f5a:	dc37      	bgt.n	8002fcc <_printf_float+0x374>
 8002f5c:	f04f 0b00 	mov.w	fp, #0
 8002f60:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002f64:	f104 021a 	add.w	r2, r4, #26
 8002f68:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002f6a:	9305      	str	r3, [sp, #20]
 8002f6c:	eba3 0309 	sub.w	r3, r3, r9
 8002f70:	455b      	cmp	r3, fp
 8002f72:	dc33      	bgt.n	8002fdc <_printf_float+0x384>
 8002f74:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002f78:	429a      	cmp	r2, r3
 8002f7a:	db3b      	blt.n	8002ff4 <_printf_float+0x39c>
 8002f7c:	6823      	ldr	r3, [r4, #0]
 8002f7e:	07da      	lsls	r2, r3, #31
 8002f80:	d438      	bmi.n	8002ff4 <_printf_float+0x39c>
 8002f82:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002f84:	9b05      	ldr	r3, [sp, #20]
 8002f86:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002f88:	1ad3      	subs	r3, r2, r3
 8002f8a:	eba2 0901 	sub.w	r9, r2, r1
 8002f8e:	4599      	cmp	r9, r3
 8002f90:	bfa8      	it	ge
 8002f92:	4699      	movge	r9, r3
 8002f94:	f1b9 0f00 	cmp.w	r9, #0
 8002f98:	dc35      	bgt.n	8003006 <_printf_float+0x3ae>
 8002f9a:	f04f 0800 	mov.w	r8, #0
 8002f9e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002fa2:	f104 0a1a 	add.w	sl, r4, #26
 8002fa6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002faa:	1a9b      	subs	r3, r3, r2
 8002fac:	eba3 0309 	sub.w	r3, r3, r9
 8002fb0:	4543      	cmp	r3, r8
 8002fb2:	f77f af79 	ble.w	8002ea8 <_printf_float+0x250>
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	4652      	mov	r2, sl
 8002fba:	4631      	mov	r1, r6
 8002fbc:	4628      	mov	r0, r5
 8002fbe:	47b8      	blx	r7
 8002fc0:	3001      	adds	r0, #1
 8002fc2:	f43f aeaa 	beq.w	8002d1a <_printf_float+0xc2>
 8002fc6:	f108 0801 	add.w	r8, r8, #1
 8002fca:	e7ec      	b.n	8002fa6 <_printf_float+0x34e>
 8002fcc:	4613      	mov	r3, r2
 8002fce:	4631      	mov	r1, r6
 8002fd0:	4642      	mov	r2, r8
 8002fd2:	4628      	mov	r0, r5
 8002fd4:	47b8      	blx	r7
 8002fd6:	3001      	adds	r0, #1
 8002fd8:	d1c0      	bne.n	8002f5c <_printf_float+0x304>
 8002fda:	e69e      	b.n	8002d1a <_printf_float+0xc2>
 8002fdc:	2301      	movs	r3, #1
 8002fde:	4631      	mov	r1, r6
 8002fe0:	4628      	mov	r0, r5
 8002fe2:	9205      	str	r2, [sp, #20]
 8002fe4:	47b8      	blx	r7
 8002fe6:	3001      	adds	r0, #1
 8002fe8:	f43f ae97 	beq.w	8002d1a <_printf_float+0xc2>
 8002fec:	9a05      	ldr	r2, [sp, #20]
 8002fee:	f10b 0b01 	add.w	fp, fp, #1
 8002ff2:	e7b9      	b.n	8002f68 <_printf_float+0x310>
 8002ff4:	ee18 3a10 	vmov	r3, s16
 8002ff8:	4652      	mov	r2, sl
 8002ffa:	4631      	mov	r1, r6
 8002ffc:	4628      	mov	r0, r5
 8002ffe:	47b8      	blx	r7
 8003000:	3001      	adds	r0, #1
 8003002:	d1be      	bne.n	8002f82 <_printf_float+0x32a>
 8003004:	e689      	b.n	8002d1a <_printf_float+0xc2>
 8003006:	9a05      	ldr	r2, [sp, #20]
 8003008:	464b      	mov	r3, r9
 800300a:	4442      	add	r2, r8
 800300c:	4631      	mov	r1, r6
 800300e:	4628      	mov	r0, r5
 8003010:	47b8      	blx	r7
 8003012:	3001      	adds	r0, #1
 8003014:	d1c1      	bne.n	8002f9a <_printf_float+0x342>
 8003016:	e680      	b.n	8002d1a <_printf_float+0xc2>
 8003018:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800301a:	2a01      	cmp	r2, #1
 800301c:	dc01      	bgt.n	8003022 <_printf_float+0x3ca>
 800301e:	07db      	lsls	r3, r3, #31
 8003020:	d538      	bpl.n	8003094 <_printf_float+0x43c>
 8003022:	2301      	movs	r3, #1
 8003024:	4642      	mov	r2, r8
 8003026:	4631      	mov	r1, r6
 8003028:	4628      	mov	r0, r5
 800302a:	47b8      	blx	r7
 800302c:	3001      	adds	r0, #1
 800302e:	f43f ae74 	beq.w	8002d1a <_printf_float+0xc2>
 8003032:	ee18 3a10 	vmov	r3, s16
 8003036:	4652      	mov	r2, sl
 8003038:	4631      	mov	r1, r6
 800303a:	4628      	mov	r0, r5
 800303c:	47b8      	blx	r7
 800303e:	3001      	adds	r0, #1
 8003040:	f43f ae6b 	beq.w	8002d1a <_printf_float+0xc2>
 8003044:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003048:	2200      	movs	r2, #0
 800304a:	2300      	movs	r3, #0
 800304c:	f7fd fd44 	bl	8000ad8 <__aeabi_dcmpeq>
 8003050:	b9d8      	cbnz	r0, 800308a <_printf_float+0x432>
 8003052:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003054:	f108 0201 	add.w	r2, r8, #1
 8003058:	3b01      	subs	r3, #1
 800305a:	4631      	mov	r1, r6
 800305c:	4628      	mov	r0, r5
 800305e:	47b8      	blx	r7
 8003060:	3001      	adds	r0, #1
 8003062:	d10e      	bne.n	8003082 <_printf_float+0x42a>
 8003064:	e659      	b.n	8002d1a <_printf_float+0xc2>
 8003066:	2301      	movs	r3, #1
 8003068:	4652      	mov	r2, sl
 800306a:	4631      	mov	r1, r6
 800306c:	4628      	mov	r0, r5
 800306e:	47b8      	blx	r7
 8003070:	3001      	adds	r0, #1
 8003072:	f43f ae52 	beq.w	8002d1a <_printf_float+0xc2>
 8003076:	f108 0801 	add.w	r8, r8, #1
 800307a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800307c:	3b01      	subs	r3, #1
 800307e:	4543      	cmp	r3, r8
 8003080:	dcf1      	bgt.n	8003066 <_printf_float+0x40e>
 8003082:	464b      	mov	r3, r9
 8003084:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003088:	e6dc      	b.n	8002e44 <_printf_float+0x1ec>
 800308a:	f04f 0800 	mov.w	r8, #0
 800308e:	f104 0a1a 	add.w	sl, r4, #26
 8003092:	e7f2      	b.n	800307a <_printf_float+0x422>
 8003094:	2301      	movs	r3, #1
 8003096:	4642      	mov	r2, r8
 8003098:	e7df      	b.n	800305a <_printf_float+0x402>
 800309a:	2301      	movs	r3, #1
 800309c:	464a      	mov	r2, r9
 800309e:	4631      	mov	r1, r6
 80030a0:	4628      	mov	r0, r5
 80030a2:	47b8      	blx	r7
 80030a4:	3001      	adds	r0, #1
 80030a6:	f43f ae38 	beq.w	8002d1a <_printf_float+0xc2>
 80030aa:	f108 0801 	add.w	r8, r8, #1
 80030ae:	68e3      	ldr	r3, [r4, #12]
 80030b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80030b2:	1a5b      	subs	r3, r3, r1
 80030b4:	4543      	cmp	r3, r8
 80030b6:	dcf0      	bgt.n	800309a <_printf_float+0x442>
 80030b8:	e6fa      	b.n	8002eb0 <_printf_float+0x258>
 80030ba:	f04f 0800 	mov.w	r8, #0
 80030be:	f104 0919 	add.w	r9, r4, #25
 80030c2:	e7f4      	b.n	80030ae <_printf_float+0x456>

080030c4 <_printf_common>:
 80030c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80030c8:	4616      	mov	r6, r2
 80030ca:	4699      	mov	r9, r3
 80030cc:	688a      	ldr	r2, [r1, #8]
 80030ce:	690b      	ldr	r3, [r1, #16]
 80030d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80030d4:	4293      	cmp	r3, r2
 80030d6:	bfb8      	it	lt
 80030d8:	4613      	movlt	r3, r2
 80030da:	6033      	str	r3, [r6, #0]
 80030dc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80030e0:	4607      	mov	r7, r0
 80030e2:	460c      	mov	r4, r1
 80030e4:	b10a      	cbz	r2, 80030ea <_printf_common+0x26>
 80030e6:	3301      	adds	r3, #1
 80030e8:	6033      	str	r3, [r6, #0]
 80030ea:	6823      	ldr	r3, [r4, #0]
 80030ec:	0699      	lsls	r1, r3, #26
 80030ee:	bf42      	ittt	mi
 80030f0:	6833      	ldrmi	r3, [r6, #0]
 80030f2:	3302      	addmi	r3, #2
 80030f4:	6033      	strmi	r3, [r6, #0]
 80030f6:	6825      	ldr	r5, [r4, #0]
 80030f8:	f015 0506 	ands.w	r5, r5, #6
 80030fc:	d106      	bne.n	800310c <_printf_common+0x48>
 80030fe:	f104 0a19 	add.w	sl, r4, #25
 8003102:	68e3      	ldr	r3, [r4, #12]
 8003104:	6832      	ldr	r2, [r6, #0]
 8003106:	1a9b      	subs	r3, r3, r2
 8003108:	42ab      	cmp	r3, r5
 800310a:	dc26      	bgt.n	800315a <_printf_common+0x96>
 800310c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003110:	1e13      	subs	r3, r2, #0
 8003112:	6822      	ldr	r2, [r4, #0]
 8003114:	bf18      	it	ne
 8003116:	2301      	movne	r3, #1
 8003118:	0692      	lsls	r2, r2, #26
 800311a:	d42b      	bmi.n	8003174 <_printf_common+0xb0>
 800311c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003120:	4649      	mov	r1, r9
 8003122:	4638      	mov	r0, r7
 8003124:	47c0      	blx	r8
 8003126:	3001      	adds	r0, #1
 8003128:	d01e      	beq.n	8003168 <_printf_common+0xa4>
 800312a:	6823      	ldr	r3, [r4, #0]
 800312c:	68e5      	ldr	r5, [r4, #12]
 800312e:	6832      	ldr	r2, [r6, #0]
 8003130:	f003 0306 	and.w	r3, r3, #6
 8003134:	2b04      	cmp	r3, #4
 8003136:	bf08      	it	eq
 8003138:	1aad      	subeq	r5, r5, r2
 800313a:	68a3      	ldr	r3, [r4, #8]
 800313c:	6922      	ldr	r2, [r4, #16]
 800313e:	bf0c      	ite	eq
 8003140:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003144:	2500      	movne	r5, #0
 8003146:	4293      	cmp	r3, r2
 8003148:	bfc4      	itt	gt
 800314a:	1a9b      	subgt	r3, r3, r2
 800314c:	18ed      	addgt	r5, r5, r3
 800314e:	2600      	movs	r6, #0
 8003150:	341a      	adds	r4, #26
 8003152:	42b5      	cmp	r5, r6
 8003154:	d11a      	bne.n	800318c <_printf_common+0xc8>
 8003156:	2000      	movs	r0, #0
 8003158:	e008      	b.n	800316c <_printf_common+0xa8>
 800315a:	2301      	movs	r3, #1
 800315c:	4652      	mov	r2, sl
 800315e:	4649      	mov	r1, r9
 8003160:	4638      	mov	r0, r7
 8003162:	47c0      	blx	r8
 8003164:	3001      	adds	r0, #1
 8003166:	d103      	bne.n	8003170 <_printf_common+0xac>
 8003168:	f04f 30ff 	mov.w	r0, #4294967295
 800316c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003170:	3501      	adds	r5, #1
 8003172:	e7c6      	b.n	8003102 <_printf_common+0x3e>
 8003174:	18e1      	adds	r1, r4, r3
 8003176:	1c5a      	adds	r2, r3, #1
 8003178:	2030      	movs	r0, #48	; 0x30
 800317a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800317e:	4422      	add	r2, r4
 8003180:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003184:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003188:	3302      	adds	r3, #2
 800318a:	e7c7      	b.n	800311c <_printf_common+0x58>
 800318c:	2301      	movs	r3, #1
 800318e:	4622      	mov	r2, r4
 8003190:	4649      	mov	r1, r9
 8003192:	4638      	mov	r0, r7
 8003194:	47c0      	blx	r8
 8003196:	3001      	adds	r0, #1
 8003198:	d0e6      	beq.n	8003168 <_printf_common+0xa4>
 800319a:	3601      	adds	r6, #1
 800319c:	e7d9      	b.n	8003152 <_printf_common+0x8e>
	...

080031a0 <_printf_i>:
 80031a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80031a4:	460c      	mov	r4, r1
 80031a6:	4691      	mov	r9, r2
 80031a8:	7e27      	ldrb	r7, [r4, #24]
 80031aa:	990c      	ldr	r1, [sp, #48]	; 0x30
 80031ac:	2f78      	cmp	r7, #120	; 0x78
 80031ae:	4680      	mov	r8, r0
 80031b0:	469a      	mov	sl, r3
 80031b2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80031b6:	d807      	bhi.n	80031c8 <_printf_i+0x28>
 80031b8:	2f62      	cmp	r7, #98	; 0x62
 80031ba:	d80a      	bhi.n	80031d2 <_printf_i+0x32>
 80031bc:	2f00      	cmp	r7, #0
 80031be:	f000 80d8 	beq.w	8003372 <_printf_i+0x1d2>
 80031c2:	2f58      	cmp	r7, #88	; 0x58
 80031c4:	f000 80a3 	beq.w	800330e <_printf_i+0x16e>
 80031c8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80031cc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80031d0:	e03a      	b.n	8003248 <_printf_i+0xa8>
 80031d2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80031d6:	2b15      	cmp	r3, #21
 80031d8:	d8f6      	bhi.n	80031c8 <_printf_i+0x28>
 80031da:	a001      	add	r0, pc, #4	; (adr r0, 80031e0 <_printf_i+0x40>)
 80031dc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80031e0:	08003239 	.word	0x08003239
 80031e4:	0800324d 	.word	0x0800324d
 80031e8:	080031c9 	.word	0x080031c9
 80031ec:	080031c9 	.word	0x080031c9
 80031f0:	080031c9 	.word	0x080031c9
 80031f4:	080031c9 	.word	0x080031c9
 80031f8:	0800324d 	.word	0x0800324d
 80031fc:	080031c9 	.word	0x080031c9
 8003200:	080031c9 	.word	0x080031c9
 8003204:	080031c9 	.word	0x080031c9
 8003208:	080031c9 	.word	0x080031c9
 800320c:	08003359 	.word	0x08003359
 8003210:	0800327d 	.word	0x0800327d
 8003214:	0800333b 	.word	0x0800333b
 8003218:	080031c9 	.word	0x080031c9
 800321c:	080031c9 	.word	0x080031c9
 8003220:	0800337b 	.word	0x0800337b
 8003224:	080031c9 	.word	0x080031c9
 8003228:	0800327d 	.word	0x0800327d
 800322c:	080031c9 	.word	0x080031c9
 8003230:	080031c9 	.word	0x080031c9
 8003234:	08003343 	.word	0x08003343
 8003238:	680b      	ldr	r3, [r1, #0]
 800323a:	1d1a      	adds	r2, r3, #4
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	600a      	str	r2, [r1, #0]
 8003240:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003244:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003248:	2301      	movs	r3, #1
 800324a:	e0a3      	b.n	8003394 <_printf_i+0x1f4>
 800324c:	6825      	ldr	r5, [r4, #0]
 800324e:	6808      	ldr	r0, [r1, #0]
 8003250:	062e      	lsls	r6, r5, #24
 8003252:	f100 0304 	add.w	r3, r0, #4
 8003256:	d50a      	bpl.n	800326e <_printf_i+0xce>
 8003258:	6805      	ldr	r5, [r0, #0]
 800325a:	600b      	str	r3, [r1, #0]
 800325c:	2d00      	cmp	r5, #0
 800325e:	da03      	bge.n	8003268 <_printf_i+0xc8>
 8003260:	232d      	movs	r3, #45	; 0x2d
 8003262:	426d      	negs	r5, r5
 8003264:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003268:	485e      	ldr	r0, [pc, #376]	; (80033e4 <_printf_i+0x244>)
 800326a:	230a      	movs	r3, #10
 800326c:	e019      	b.n	80032a2 <_printf_i+0x102>
 800326e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003272:	6805      	ldr	r5, [r0, #0]
 8003274:	600b      	str	r3, [r1, #0]
 8003276:	bf18      	it	ne
 8003278:	b22d      	sxthne	r5, r5
 800327a:	e7ef      	b.n	800325c <_printf_i+0xbc>
 800327c:	680b      	ldr	r3, [r1, #0]
 800327e:	6825      	ldr	r5, [r4, #0]
 8003280:	1d18      	adds	r0, r3, #4
 8003282:	6008      	str	r0, [r1, #0]
 8003284:	0628      	lsls	r0, r5, #24
 8003286:	d501      	bpl.n	800328c <_printf_i+0xec>
 8003288:	681d      	ldr	r5, [r3, #0]
 800328a:	e002      	b.n	8003292 <_printf_i+0xf2>
 800328c:	0669      	lsls	r1, r5, #25
 800328e:	d5fb      	bpl.n	8003288 <_printf_i+0xe8>
 8003290:	881d      	ldrh	r5, [r3, #0]
 8003292:	4854      	ldr	r0, [pc, #336]	; (80033e4 <_printf_i+0x244>)
 8003294:	2f6f      	cmp	r7, #111	; 0x6f
 8003296:	bf0c      	ite	eq
 8003298:	2308      	moveq	r3, #8
 800329a:	230a      	movne	r3, #10
 800329c:	2100      	movs	r1, #0
 800329e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80032a2:	6866      	ldr	r6, [r4, #4]
 80032a4:	60a6      	str	r6, [r4, #8]
 80032a6:	2e00      	cmp	r6, #0
 80032a8:	bfa2      	ittt	ge
 80032aa:	6821      	ldrge	r1, [r4, #0]
 80032ac:	f021 0104 	bicge.w	r1, r1, #4
 80032b0:	6021      	strge	r1, [r4, #0]
 80032b2:	b90d      	cbnz	r5, 80032b8 <_printf_i+0x118>
 80032b4:	2e00      	cmp	r6, #0
 80032b6:	d04d      	beq.n	8003354 <_printf_i+0x1b4>
 80032b8:	4616      	mov	r6, r2
 80032ba:	fbb5 f1f3 	udiv	r1, r5, r3
 80032be:	fb03 5711 	mls	r7, r3, r1, r5
 80032c2:	5dc7      	ldrb	r7, [r0, r7]
 80032c4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80032c8:	462f      	mov	r7, r5
 80032ca:	42bb      	cmp	r3, r7
 80032cc:	460d      	mov	r5, r1
 80032ce:	d9f4      	bls.n	80032ba <_printf_i+0x11a>
 80032d0:	2b08      	cmp	r3, #8
 80032d2:	d10b      	bne.n	80032ec <_printf_i+0x14c>
 80032d4:	6823      	ldr	r3, [r4, #0]
 80032d6:	07df      	lsls	r7, r3, #31
 80032d8:	d508      	bpl.n	80032ec <_printf_i+0x14c>
 80032da:	6923      	ldr	r3, [r4, #16]
 80032dc:	6861      	ldr	r1, [r4, #4]
 80032de:	4299      	cmp	r1, r3
 80032e0:	bfde      	ittt	le
 80032e2:	2330      	movle	r3, #48	; 0x30
 80032e4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80032e8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80032ec:	1b92      	subs	r2, r2, r6
 80032ee:	6122      	str	r2, [r4, #16]
 80032f0:	f8cd a000 	str.w	sl, [sp]
 80032f4:	464b      	mov	r3, r9
 80032f6:	aa03      	add	r2, sp, #12
 80032f8:	4621      	mov	r1, r4
 80032fa:	4640      	mov	r0, r8
 80032fc:	f7ff fee2 	bl	80030c4 <_printf_common>
 8003300:	3001      	adds	r0, #1
 8003302:	d14c      	bne.n	800339e <_printf_i+0x1fe>
 8003304:	f04f 30ff 	mov.w	r0, #4294967295
 8003308:	b004      	add	sp, #16
 800330a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800330e:	4835      	ldr	r0, [pc, #212]	; (80033e4 <_printf_i+0x244>)
 8003310:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003314:	6823      	ldr	r3, [r4, #0]
 8003316:	680e      	ldr	r6, [r1, #0]
 8003318:	061f      	lsls	r7, r3, #24
 800331a:	f856 5b04 	ldr.w	r5, [r6], #4
 800331e:	600e      	str	r6, [r1, #0]
 8003320:	d514      	bpl.n	800334c <_printf_i+0x1ac>
 8003322:	07d9      	lsls	r1, r3, #31
 8003324:	bf44      	itt	mi
 8003326:	f043 0320 	orrmi.w	r3, r3, #32
 800332a:	6023      	strmi	r3, [r4, #0]
 800332c:	b91d      	cbnz	r5, 8003336 <_printf_i+0x196>
 800332e:	6823      	ldr	r3, [r4, #0]
 8003330:	f023 0320 	bic.w	r3, r3, #32
 8003334:	6023      	str	r3, [r4, #0]
 8003336:	2310      	movs	r3, #16
 8003338:	e7b0      	b.n	800329c <_printf_i+0xfc>
 800333a:	6823      	ldr	r3, [r4, #0]
 800333c:	f043 0320 	orr.w	r3, r3, #32
 8003340:	6023      	str	r3, [r4, #0]
 8003342:	2378      	movs	r3, #120	; 0x78
 8003344:	4828      	ldr	r0, [pc, #160]	; (80033e8 <_printf_i+0x248>)
 8003346:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800334a:	e7e3      	b.n	8003314 <_printf_i+0x174>
 800334c:	065e      	lsls	r6, r3, #25
 800334e:	bf48      	it	mi
 8003350:	b2ad      	uxthmi	r5, r5
 8003352:	e7e6      	b.n	8003322 <_printf_i+0x182>
 8003354:	4616      	mov	r6, r2
 8003356:	e7bb      	b.n	80032d0 <_printf_i+0x130>
 8003358:	680b      	ldr	r3, [r1, #0]
 800335a:	6826      	ldr	r6, [r4, #0]
 800335c:	6960      	ldr	r0, [r4, #20]
 800335e:	1d1d      	adds	r5, r3, #4
 8003360:	600d      	str	r5, [r1, #0]
 8003362:	0635      	lsls	r5, r6, #24
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	d501      	bpl.n	800336c <_printf_i+0x1cc>
 8003368:	6018      	str	r0, [r3, #0]
 800336a:	e002      	b.n	8003372 <_printf_i+0x1d2>
 800336c:	0671      	lsls	r1, r6, #25
 800336e:	d5fb      	bpl.n	8003368 <_printf_i+0x1c8>
 8003370:	8018      	strh	r0, [r3, #0]
 8003372:	2300      	movs	r3, #0
 8003374:	6123      	str	r3, [r4, #16]
 8003376:	4616      	mov	r6, r2
 8003378:	e7ba      	b.n	80032f0 <_printf_i+0x150>
 800337a:	680b      	ldr	r3, [r1, #0]
 800337c:	1d1a      	adds	r2, r3, #4
 800337e:	600a      	str	r2, [r1, #0]
 8003380:	681e      	ldr	r6, [r3, #0]
 8003382:	6862      	ldr	r2, [r4, #4]
 8003384:	2100      	movs	r1, #0
 8003386:	4630      	mov	r0, r6
 8003388:	f7fc ff32 	bl	80001f0 <memchr>
 800338c:	b108      	cbz	r0, 8003392 <_printf_i+0x1f2>
 800338e:	1b80      	subs	r0, r0, r6
 8003390:	6060      	str	r0, [r4, #4]
 8003392:	6863      	ldr	r3, [r4, #4]
 8003394:	6123      	str	r3, [r4, #16]
 8003396:	2300      	movs	r3, #0
 8003398:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800339c:	e7a8      	b.n	80032f0 <_printf_i+0x150>
 800339e:	6923      	ldr	r3, [r4, #16]
 80033a0:	4632      	mov	r2, r6
 80033a2:	4649      	mov	r1, r9
 80033a4:	4640      	mov	r0, r8
 80033a6:	47d0      	blx	sl
 80033a8:	3001      	adds	r0, #1
 80033aa:	d0ab      	beq.n	8003304 <_printf_i+0x164>
 80033ac:	6823      	ldr	r3, [r4, #0]
 80033ae:	079b      	lsls	r3, r3, #30
 80033b0:	d413      	bmi.n	80033da <_printf_i+0x23a>
 80033b2:	68e0      	ldr	r0, [r4, #12]
 80033b4:	9b03      	ldr	r3, [sp, #12]
 80033b6:	4298      	cmp	r0, r3
 80033b8:	bfb8      	it	lt
 80033ba:	4618      	movlt	r0, r3
 80033bc:	e7a4      	b.n	8003308 <_printf_i+0x168>
 80033be:	2301      	movs	r3, #1
 80033c0:	4632      	mov	r2, r6
 80033c2:	4649      	mov	r1, r9
 80033c4:	4640      	mov	r0, r8
 80033c6:	47d0      	blx	sl
 80033c8:	3001      	adds	r0, #1
 80033ca:	d09b      	beq.n	8003304 <_printf_i+0x164>
 80033cc:	3501      	adds	r5, #1
 80033ce:	68e3      	ldr	r3, [r4, #12]
 80033d0:	9903      	ldr	r1, [sp, #12]
 80033d2:	1a5b      	subs	r3, r3, r1
 80033d4:	42ab      	cmp	r3, r5
 80033d6:	dcf2      	bgt.n	80033be <_printf_i+0x21e>
 80033d8:	e7eb      	b.n	80033b2 <_printf_i+0x212>
 80033da:	2500      	movs	r5, #0
 80033dc:	f104 0619 	add.w	r6, r4, #25
 80033e0:	e7f5      	b.n	80033ce <_printf_i+0x22e>
 80033e2:	bf00      	nop
 80033e4:	080056fe 	.word	0x080056fe
 80033e8:	0800570f 	.word	0x0800570f

080033ec <iprintf>:
 80033ec:	b40f      	push	{r0, r1, r2, r3}
 80033ee:	4b0a      	ldr	r3, [pc, #40]	; (8003418 <iprintf+0x2c>)
 80033f0:	b513      	push	{r0, r1, r4, lr}
 80033f2:	681c      	ldr	r4, [r3, #0]
 80033f4:	b124      	cbz	r4, 8003400 <iprintf+0x14>
 80033f6:	69a3      	ldr	r3, [r4, #24]
 80033f8:	b913      	cbnz	r3, 8003400 <iprintf+0x14>
 80033fa:	4620      	mov	r0, r4
 80033fc:	f001 f866 	bl	80044cc <__sinit>
 8003400:	ab05      	add	r3, sp, #20
 8003402:	9a04      	ldr	r2, [sp, #16]
 8003404:	68a1      	ldr	r1, [r4, #8]
 8003406:	9301      	str	r3, [sp, #4]
 8003408:	4620      	mov	r0, r4
 800340a:	f001 fde1 	bl	8004fd0 <_vfiprintf_r>
 800340e:	b002      	add	sp, #8
 8003410:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003414:	b004      	add	sp, #16
 8003416:	4770      	bx	lr
 8003418:	20000010 	.word	0x20000010

0800341c <setvbuf>:
 800341c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8003420:	461d      	mov	r5, r3
 8003422:	4b5d      	ldr	r3, [pc, #372]	; (8003598 <setvbuf+0x17c>)
 8003424:	681f      	ldr	r7, [r3, #0]
 8003426:	4604      	mov	r4, r0
 8003428:	460e      	mov	r6, r1
 800342a:	4690      	mov	r8, r2
 800342c:	b127      	cbz	r7, 8003438 <setvbuf+0x1c>
 800342e:	69bb      	ldr	r3, [r7, #24]
 8003430:	b913      	cbnz	r3, 8003438 <setvbuf+0x1c>
 8003432:	4638      	mov	r0, r7
 8003434:	f001 f84a 	bl	80044cc <__sinit>
 8003438:	4b58      	ldr	r3, [pc, #352]	; (800359c <setvbuf+0x180>)
 800343a:	429c      	cmp	r4, r3
 800343c:	d167      	bne.n	800350e <setvbuf+0xf2>
 800343e:	687c      	ldr	r4, [r7, #4]
 8003440:	f1b8 0f02 	cmp.w	r8, #2
 8003444:	d006      	beq.n	8003454 <setvbuf+0x38>
 8003446:	f1b8 0f01 	cmp.w	r8, #1
 800344a:	f200 809f 	bhi.w	800358c <setvbuf+0x170>
 800344e:	2d00      	cmp	r5, #0
 8003450:	f2c0 809c 	blt.w	800358c <setvbuf+0x170>
 8003454:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003456:	07db      	lsls	r3, r3, #31
 8003458:	d405      	bmi.n	8003466 <setvbuf+0x4a>
 800345a:	89a3      	ldrh	r3, [r4, #12]
 800345c:	0598      	lsls	r0, r3, #22
 800345e:	d402      	bmi.n	8003466 <setvbuf+0x4a>
 8003460:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003462:	f001 f8d6 	bl	8004612 <__retarget_lock_acquire_recursive>
 8003466:	4621      	mov	r1, r4
 8003468:	4638      	mov	r0, r7
 800346a:	f000 ff9b 	bl	80043a4 <_fflush_r>
 800346e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003470:	b141      	cbz	r1, 8003484 <setvbuf+0x68>
 8003472:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003476:	4299      	cmp	r1, r3
 8003478:	d002      	beq.n	8003480 <setvbuf+0x64>
 800347a:	4638      	mov	r0, r7
 800347c:	f001 fcd4 	bl	8004e28 <_free_r>
 8003480:	2300      	movs	r3, #0
 8003482:	6363      	str	r3, [r4, #52]	; 0x34
 8003484:	2300      	movs	r3, #0
 8003486:	61a3      	str	r3, [r4, #24]
 8003488:	6063      	str	r3, [r4, #4]
 800348a:	89a3      	ldrh	r3, [r4, #12]
 800348c:	0619      	lsls	r1, r3, #24
 800348e:	d503      	bpl.n	8003498 <setvbuf+0x7c>
 8003490:	6921      	ldr	r1, [r4, #16]
 8003492:	4638      	mov	r0, r7
 8003494:	f001 fcc8 	bl	8004e28 <_free_r>
 8003498:	89a3      	ldrh	r3, [r4, #12]
 800349a:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800349e:	f023 0303 	bic.w	r3, r3, #3
 80034a2:	f1b8 0f02 	cmp.w	r8, #2
 80034a6:	81a3      	strh	r3, [r4, #12]
 80034a8:	d06c      	beq.n	8003584 <setvbuf+0x168>
 80034aa:	ab01      	add	r3, sp, #4
 80034ac:	466a      	mov	r2, sp
 80034ae:	4621      	mov	r1, r4
 80034b0:	4638      	mov	r0, r7
 80034b2:	f001 f8b0 	bl	8004616 <__swhatbuf_r>
 80034b6:	89a3      	ldrh	r3, [r4, #12]
 80034b8:	4318      	orrs	r0, r3
 80034ba:	81a0      	strh	r0, [r4, #12]
 80034bc:	2d00      	cmp	r5, #0
 80034be:	d130      	bne.n	8003522 <setvbuf+0x106>
 80034c0:	9d00      	ldr	r5, [sp, #0]
 80034c2:	4628      	mov	r0, r5
 80034c4:	f001 f90c 	bl	80046e0 <malloc>
 80034c8:	4606      	mov	r6, r0
 80034ca:	2800      	cmp	r0, #0
 80034cc:	d155      	bne.n	800357a <setvbuf+0x15e>
 80034ce:	f8dd 9000 	ldr.w	r9, [sp]
 80034d2:	45a9      	cmp	r9, r5
 80034d4:	d14a      	bne.n	800356c <setvbuf+0x150>
 80034d6:	f04f 35ff 	mov.w	r5, #4294967295
 80034da:	2200      	movs	r2, #0
 80034dc:	60a2      	str	r2, [r4, #8]
 80034de:	f104 0247 	add.w	r2, r4, #71	; 0x47
 80034e2:	6022      	str	r2, [r4, #0]
 80034e4:	6122      	str	r2, [r4, #16]
 80034e6:	2201      	movs	r2, #1
 80034e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80034ec:	6162      	str	r2, [r4, #20]
 80034ee:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80034f0:	f043 0302 	orr.w	r3, r3, #2
 80034f4:	07d2      	lsls	r2, r2, #31
 80034f6:	81a3      	strh	r3, [r4, #12]
 80034f8:	d405      	bmi.n	8003506 <setvbuf+0xea>
 80034fa:	f413 7f00 	tst.w	r3, #512	; 0x200
 80034fe:	d102      	bne.n	8003506 <setvbuf+0xea>
 8003500:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003502:	f001 f887 	bl	8004614 <__retarget_lock_release_recursive>
 8003506:	4628      	mov	r0, r5
 8003508:	b003      	add	sp, #12
 800350a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800350e:	4b24      	ldr	r3, [pc, #144]	; (80035a0 <setvbuf+0x184>)
 8003510:	429c      	cmp	r4, r3
 8003512:	d101      	bne.n	8003518 <setvbuf+0xfc>
 8003514:	68bc      	ldr	r4, [r7, #8]
 8003516:	e793      	b.n	8003440 <setvbuf+0x24>
 8003518:	4b22      	ldr	r3, [pc, #136]	; (80035a4 <setvbuf+0x188>)
 800351a:	429c      	cmp	r4, r3
 800351c:	bf08      	it	eq
 800351e:	68fc      	ldreq	r4, [r7, #12]
 8003520:	e78e      	b.n	8003440 <setvbuf+0x24>
 8003522:	2e00      	cmp	r6, #0
 8003524:	d0cd      	beq.n	80034c2 <setvbuf+0xa6>
 8003526:	69bb      	ldr	r3, [r7, #24]
 8003528:	b913      	cbnz	r3, 8003530 <setvbuf+0x114>
 800352a:	4638      	mov	r0, r7
 800352c:	f000 ffce 	bl	80044cc <__sinit>
 8003530:	f1b8 0f01 	cmp.w	r8, #1
 8003534:	bf08      	it	eq
 8003536:	89a3      	ldrheq	r3, [r4, #12]
 8003538:	6026      	str	r6, [r4, #0]
 800353a:	bf04      	itt	eq
 800353c:	f043 0301 	orreq.w	r3, r3, #1
 8003540:	81a3      	strheq	r3, [r4, #12]
 8003542:	89a2      	ldrh	r2, [r4, #12]
 8003544:	f012 0308 	ands.w	r3, r2, #8
 8003548:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800354c:	d01c      	beq.n	8003588 <setvbuf+0x16c>
 800354e:	07d3      	lsls	r3, r2, #31
 8003550:	bf41      	itttt	mi
 8003552:	2300      	movmi	r3, #0
 8003554:	426d      	negmi	r5, r5
 8003556:	60a3      	strmi	r3, [r4, #8]
 8003558:	61a5      	strmi	r5, [r4, #24]
 800355a:	bf58      	it	pl
 800355c:	60a5      	strpl	r5, [r4, #8]
 800355e:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8003560:	f015 0501 	ands.w	r5, r5, #1
 8003564:	d115      	bne.n	8003592 <setvbuf+0x176>
 8003566:	f412 7f00 	tst.w	r2, #512	; 0x200
 800356a:	e7c8      	b.n	80034fe <setvbuf+0xe2>
 800356c:	4648      	mov	r0, r9
 800356e:	f001 f8b7 	bl	80046e0 <malloc>
 8003572:	4606      	mov	r6, r0
 8003574:	2800      	cmp	r0, #0
 8003576:	d0ae      	beq.n	80034d6 <setvbuf+0xba>
 8003578:	464d      	mov	r5, r9
 800357a:	89a3      	ldrh	r3, [r4, #12]
 800357c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003580:	81a3      	strh	r3, [r4, #12]
 8003582:	e7d0      	b.n	8003526 <setvbuf+0x10a>
 8003584:	2500      	movs	r5, #0
 8003586:	e7a8      	b.n	80034da <setvbuf+0xbe>
 8003588:	60a3      	str	r3, [r4, #8]
 800358a:	e7e8      	b.n	800355e <setvbuf+0x142>
 800358c:	f04f 35ff 	mov.w	r5, #4294967295
 8003590:	e7b9      	b.n	8003506 <setvbuf+0xea>
 8003592:	2500      	movs	r5, #0
 8003594:	e7b7      	b.n	8003506 <setvbuf+0xea>
 8003596:	bf00      	nop
 8003598:	20000010 	.word	0x20000010
 800359c:	080057d4 	.word	0x080057d4
 80035a0:	080057f4 	.word	0x080057f4
 80035a4:	080057b4 	.word	0x080057b4

080035a8 <quorem>:
 80035a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035ac:	6903      	ldr	r3, [r0, #16]
 80035ae:	690c      	ldr	r4, [r1, #16]
 80035b0:	42a3      	cmp	r3, r4
 80035b2:	4607      	mov	r7, r0
 80035b4:	f2c0 8081 	blt.w	80036ba <quorem+0x112>
 80035b8:	3c01      	subs	r4, #1
 80035ba:	f101 0814 	add.w	r8, r1, #20
 80035be:	f100 0514 	add.w	r5, r0, #20
 80035c2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80035c6:	9301      	str	r3, [sp, #4]
 80035c8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80035cc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80035d0:	3301      	adds	r3, #1
 80035d2:	429a      	cmp	r2, r3
 80035d4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80035d8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80035dc:	fbb2 f6f3 	udiv	r6, r2, r3
 80035e0:	d331      	bcc.n	8003646 <quorem+0x9e>
 80035e2:	f04f 0e00 	mov.w	lr, #0
 80035e6:	4640      	mov	r0, r8
 80035e8:	46ac      	mov	ip, r5
 80035ea:	46f2      	mov	sl, lr
 80035ec:	f850 2b04 	ldr.w	r2, [r0], #4
 80035f0:	b293      	uxth	r3, r2
 80035f2:	fb06 e303 	mla	r3, r6, r3, lr
 80035f6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80035fa:	b29b      	uxth	r3, r3
 80035fc:	ebaa 0303 	sub.w	r3, sl, r3
 8003600:	0c12      	lsrs	r2, r2, #16
 8003602:	f8dc a000 	ldr.w	sl, [ip]
 8003606:	fb06 e202 	mla	r2, r6, r2, lr
 800360a:	fa13 f38a 	uxtah	r3, r3, sl
 800360e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8003612:	fa1f fa82 	uxth.w	sl, r2
 8003616:	f8dc 2000 	ldr.w	r2, [ip]
 800361a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800361e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003622:	b29b      	uxth	r3, r3
 8003624:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003628:	4581      	cmp	r9, r0
 800362a:	f84c 3b04 	str.w	r3, [ip], #4
 800362e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8003632:	d2db      	bcs.n	80035ec <quorem+0x44>
 8003634:	f855 300b 	ldr.w	r3, [r5, fp]
 8003638:	b92b      	cbnz	r3, 8003646 <quorem+0x9e>
 800363a:	9b01      	ldr	r3, [sp, #4]
 800363c:	3b04      	subs	r3, #4
 800363e:	429d      	cmp	r5, r3
 8003640:	461a      	mov	r2, r3
 8003642:	d32e      	bcc.n	80036a2 <quorem+0xfa>
 8003644:	613c      	str	r4, [r7, #16]
 8003646:	4638      	mov	r0, r7
 8003648:	f001 fade 	bl	8004c08 <__mcmp>
 800364c:	2800      	cmp	r0, #0
 800364e:	db24      	blt.n	800369a <quorem+0xf2>
 8003650:	3601      	adds	r6, #1
 8003652:	4628      	mov	r0, r5
 8003654:	f04f 0c00 	mov.w	ip, #0
 8003658:	f858 2b04 	ldr.w	r2, [r8], #4
 800365c:	f8d0 e000 	ldr.w	lr, [r0]
 8003660:	b293      	uxth	r3, r2
 8003662:	ebac 0303 	sub.w	r3, ip, r3
 8003666:	0c12      	lsrs	r2, r2, #16
 8003668:	fa13 f38e 	uxtah	r3, r3, lr
 800366c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8003670:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003674:	b29b      	uxth	r3, r3
 8003676:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800367a:	45c1      	cmp	r9, r8
 800367c:	f840 3b04 	str.w	r3, [r0], #4
 8003680:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8003684:	d2e8      	bcs.n	8003658 <quorem+0xb0>
 8003686:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800368a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800368e:	b922      	cbnz	r2, 800369a <quorem+0xf2>
 8003690:	3b04      	subs	r3, #4
 8003692:	429d      	cmp	r5, r3
 8003694:	461a      	mov	r2, r3
 8003696:	d30a      	bcc.n	80036ae <quorem+0x106>
 8003698:	613c      	str	r4, [r7, #16]
 800369a:	4630      	mov	r0, r6
 800369c:	b003      	add	sp, #12
 800369e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80036a2:	6812      	ldr	r2, [r2, #0]
 80036a4:	3b04      	subs	r3, #4
 80036a6:	2a00      	cmp	r2, #0
 80036a8:	d1cc      	bne.n	8003644 <quorem+0x9c>
 80036aa:	3c01      	subs	r4, #1
 80036ac:	e7c7      	b.n	800363e <quorem+0x96>
 80036ae:	6812      	ldr	r2, [r2, #0]
 80036b0:	3b04      	subs	r3, #4
 80036b2:	2a00      	cmp	r2, #0
 80036b4:	d1f0      	bne.n	8003698 <quorem+0xf0>
 80036b6:	3c01      	subs	r4, #1
 80036b8:	e7eb      	b.n	8003692 <quorem+0xea>
 80036ba:	2000      	movs	r0, #0
 80036bc:	e7ee      	b.n	800369c <quorem+0xf4>
	...

080036c0 <_dtoa_r>:
 80036c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036c4:	ed2d 8b02 	vpush	{d8}
 80036c8:	ec57 6b10 	vmov	r6, r7, d0
 80036cc:	b095      	sub	sp, #84	; 0x54
 80036ce:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80036d0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80036d4:	9105      	str	r1, [sp, #20]
 80036d6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80036da:	4604      	mov	r4, r0
 80036dc:	9209      	str	r2, [sp, #36]	; 0x24
 80036de:	930f      	str	r3, [sp, #60]	; 0x3c
 80036e0:	b975      	cbnz	r5, 8003700 <_dtoa_r+0x40>
 80036e2:	2010      	movs	r0, #16
 80036e4:	f000 fffc 	bl	80046e0 <malloc>
 80036e8:	4602      	mov	r2, r0
 80036ea:	6260      	str	r0, [r4, #36]	; 0x24
 80036ec:	b920      	cbnz	r0, 80036f8 <_dtoa_r+0x38>
 80036ee:	4bb2      	ldr	r3, [pc, #712]	; (80039b8 <_dtoa_r+0x2f8>)
 80036f0:	21ea      	movs	r1, #234	; 0xea
 80036f2:	48b2      	ldr	r0, [pc, #712]	; (80039bc <_dtoa_r+0x2fc>)
 80036f4:	f001 fec2 	bl	800547c <__assert_func>
 80036f8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80036fc:	6005      	str	r5, [r0, #0]
 80036fe:	60c5      	str	r5, [r0, #12]
 8003700:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003702:	6819      	ldr	r1, [r3, #0]
 8003704:	b151      	cbz	r1, 800371c <_dtoa_r+0x5c>
 8003706:	685a      	ldr	r2, [r3, #4]
 8003708:	604a      	str	r2, [r1, #4]
 800370a:	2301      	movs	r3, #1
 800370c:	4093      	lsls	r3, r2
 800370e:	608b      	str	r3, [r1, #8]
 8003710:	4620      	mov	r0, r4
 8003712:	f001 f83b 	bl	800478c <_Bfree>
 8003716:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003718:	2200      	movs	r2, #0
 800371a:	601a      	str	r2, [r3, #0]
 800371c:	1e3b      	subs	r3, r7, #0
 800371e:	bfb9      	ittee	lt
 8003720:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8003724:	9303      	strlt	r3, [sp, #12]
 8003726:	2300      	movge	r3, #0
 8003728:	f8c8 3000 	strge.w	r3, [r8]
 800372c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8003730:	4ba3      	ldr	r3, [pc, #652]	; (80039c0 <_dtoa_r+0x300>)
 8003732:	bfbc      	itt	lt
 8003734:	2201      	movlt	r2, #1
 8003736:	f8c8 2000 	strlt.w	r2, [r8]
 800373a:	ea33 0309 	bics.w	r3, r3, r9
 800373e:	d11b      	bne.n	8003778 <_dtoa_r+0xb8>
 8003740:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003742:	f242 730f 	movw	r3, #9999	; 0x270f
 8003746:	6013      	str	r3, [r2, #0]
 8003748:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800374c:	4333      	orrs	r3, r6
 800374e:	f000 857a 	beq.w	8004246 <_dtoa_r+0xb86>
 8003752:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003754:	b963      	cbnz	r3, 8003770 <_dtoa_r+0xb0>
 8003756:	4b9b      	ldr	r3, [pc, #620]	; (80039c4 <_dtoa_r+0x304>)
 8003758:	e024      	b.n	80037a4 <_dtoa_r+0xe4>
 800375a:	4b9b      	ldr	r3, [pc, #620]	; (80039c8 <_dtoa_r+0x308>)
 800375c:	9300      	str	r3, [sp, #0]
 800375e:	3308      	adds	r3, #8
 8003760:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003762:	6013      	str	r3, [r2, #0]
 8003764:	9800      	ldr	r0, [sp, #0]
 8003766:	b015      	add	sp, #84	; 0x54
 8003768:	ecbd 8b02 	vpop	{d8}
 800376c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003770:	4b94      	ldr	r3, [pc, #592]	; (80039c4 <_dtoa_r+0x304>)
 8003772:	9300      	str	r3, [sp, #0]
 8003774:	3303      	adds	r3, #3
 8003776:	e7f3      	b.n	8003760 <_dtoa_r+0xa0>
 8003778:	ed9d 7b02 	vldr	d7, [sp, #8]
 800377c:	2200      	movs	r2, #0
 800377e:	ec51 0b17 	vmov	r0, r1, d7
 8003782:	2300      	movs	r3, #0
 8003784:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8003788:	f7fd f9a6 	bl	8000ad8 <__aeabi_dcmpeq>
 800378c:	4680      	mov	r8, r0
 800378e:	b158      	cbz	r0, 80037a8 <_dtoa_r+0xe8>
 8003790:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003792:	2301      	movs	r3, #1
 8003794:	6013      	str	r3, [r2, #0]
 8003796:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003798:	2b00      	cmp	r3, #0
 800379a:	f000 8551 	beq.w	8004240 <_dtoa_r+0xb80>
 800379e:	488b      	ldr	r0, [pc, #556]	; (80039cc <_dtoa_r+0x30c>)
 80037a0:	6018      	str	r0, [r3, #0]
 80037a2:	1e43      	subs	r3, r0, #1
 80037a4:	9300      	str	r3, [sp, #0]
 80037a6:	e7dd      	b.n	8003764 <_dtoa_r+0xa4>
 80037a8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80037ac:	aa12      	add	r2, sp, #72	; 0x48
 80037ae:	a913      	add	r1, sp, #76	; 0x4c
 80037b0:	4620      	mov	r0, r4
 80037b2:	f001 facd 	bl	8004d50 <__d2b>
 80037b6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80037ba:	4683      	mov	fp, r0
 80037bc:	2d00      	cmp	r5, #0
 80037be:	d07c      	beq.n	80038ba <_dtoa_r+0x1fa>
 80037c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80037c2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80037c6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80037ca:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80037ce:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80037d2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80037d6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80037da:	4b7d      	ldr	r3, [pc, #500]	; (80039d0 <_dtoa_r+0x310>)
 80037dc:	2200      	movs	r2, #0
 80037de:	4630      	mov	r0, r6
 80037e0:	4639      	mov	r1, r7
 80037e2:	f7fc fd59 	bl	8000298 <__aeabi_dsub>
 80037e6:	a36e      	add	r3, pc, #440	; (adr r3, 80039a0 <_dtoa_r+0x2e0>)
 80037e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037ec:	f7fc ff0c 	bl	8000608 <__aeabi_dmul>
 80037f0:	a36d      	add	r3, pc, #436	; (adr r3, 80039a8 <_dtoa_r+0x2e8>)
 80037f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037f6:	f7fc fd51 	bl	800029c <__adddf3>
 80037fa:	4606      	mov	r6, r0
 80037fc:	4628      	mov	r0, r5
 80037fe:	460f      	mov	r7, r1
 8003800:	f7fc fe98 	bl	8000534 <__aeabi_i2d>
 8003804:	a36a      	add	r3, pc, #424	; (adr r3, 80039b0 <_dtoa_r+0x2f0>)
 8003806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800380a:	f7fc fefd 	bl	8000608 <__aeabi_dmul>
 800380e:	4602      	mov	r2, r0
 8003810:	460b      	mov	r3, r1
 8003812:	4630      	mov	r0, r6
 8003814:	4639      	mov	r1, r7
 8003816:	f7fc fd41 	bl	800029c <__adddf3>
 800381a:	4606      	mov	r6, r0
 800381c:	460f      	mov	r7, r1
 800381e:	f7fd f9a3 	bl	8000b68 <__aeabi_d2iz>
 8003822:	2200      	movs	r2, #0
 8003824:	4682      	mov	sl, r0
 8003826:	2300      	movs	r3, #0
 8003828:	4630      	mov	r0, r6
 800382a:	4639      	mov	r1, r7
 800382c:	f7fd f95e 	bl	8000aec <__aeabi_dcmplt>
 8003830:	b148      	cbz	r0, 8003846 <_dtoa_r+0x186>
 8003832:	4650      	mov	r0, sl
 8003834:	f7fc fe7e 	bl	8000534 <__aeabi_i2d>
 8003838:	4632      	mov	r2, r6
 800383a:	463b      	mov	r3, r7
 800383c:	f7fd f94c 	bl	8000ad8 <__aeabi_dcmpeq>
 8003840:	b908      	cbnz	r0, 8003846 <_dtoa_r+0x186>
 8003842:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003846:	f1ba 0f16 	cmp.w	sl, #22
 800384a:	d854      	bhi.n	80038f6 <_dtoa_r+0x236>
 800384c:	4b61      	ldr	r3, [pc, #388]	; (80039d4 <_dtoa_r+0x314>)
 800384e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8003852:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003856:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800385a:	f7fd f947 	bl	8000aec <__aeabi_dcmplt>
 800385e:	2800      	cmp	r0, #0
 8003860:	d04b      	beq.n	80038fa <_dtoa_r+0x23a>
 8003862:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003866:	2300      	movs	r3, #0
 8003868:	930e      	str	r3, [sp, #56]	; 0x38
 800386a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800386c:	1b5d      	subs	r5, r3, r5
 800386e:	1e6b      	subs	r3, r5, #1
 8003870:	9304      	str	r3, [sp, #16]
 8003872:	bf43      	ittte	mi
 8003874:	2300      	movmi	r3, #0
 8003876:	f1c5 0801 	rsbmi	r8, r5, #1
 800387a:	9304      	strmi	r3, [sp, #16]
 800387c:	f04f 0800 	movpl.w	r8, #0
 8003880:	f1ba 0f00 	cmp.w	sl, #0
 8003884:	db3b      	blt.n	80038fe <_dtoa_r+0x23e>
 8003886:	9b04      	ldr	r3, [sp, #16]
 8003888:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800388c:	4453      	add	r3, sl
 800388e:	9304      	str	r3, [sp, #16]
 8003890:	2300      	movs	r3, #0
 8003892:	9306      	str	r3, [sp, #24]
 8003894:	9b05      	ldr	r3, [sp, #20]
 8003896:	2b09      	cmp	r3, #9
 8003898:	d869      	bhi.n	800396e <_dtoa_r+0x2ae>
 800389a:	2b05      	cmp	r3, #5
 800389c:	bfc4      	itt	gt
 800389e:	3b04      	subgt	r3, #4
 80038a0:	9305      	strgt	r3, [sp, #20]
 80038a2:	9b05      	ldr	r3, [sp, #20]
 80038a4:	f1a3 0302 	sub.w	r3, r3, #2
 80038a8:	bfcc      	ite	gt
 80038aa:	2500      	movgt	r5, #0
 80038ac:	2501      	movle	r5, #1
 80038ae:	2b03      	cmp	r3, #3
 80038b0:	d869      	bhi.n	8003986 <_dtoa_r+0x2c6>
 80038b2:	e8df f003 	tbb	[pc, r3]
 80038b6:	4e2c      	.short	0x4e2c
 80038b8:	5a4c      	.short	0x5a4c
 80038ba:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80038be:	441d      	add	r5, r3
 80038c0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80038c4:	2b20      	cmp	r3, #32
 80038c6:	bfc1      	itttt	gt
 80038c8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80038cc:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80038d0:	fa09 f303 	lslgt.w	r3, r9, r3
 80038d4:	fa26 f000 	lsrgt.w	r0, r6, r0
 80038d8:	bfda      	itte	le
 80038da:	f1c3 0320 	rsble	r3, r3, #32
 80038de:	fa06 f003 	lslle.w	r0, r6, r3
 80038e2:	4318      	orrgt	r0, r3
 80038e4:	f7fc fe16 	bl	8000514 <__aeabi_ui2d>
 80038e8:	2301      	movs	r3, #1
 80038ea:	4606      	mov	r6, r0
 80038ec:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80038f0:	3d01      	subs	r5, #1
 80038f2:	9310      	str	r3, [sp, #64]	; 0x40
 80038f4:	e771      	b.n	80037da <_dtoa_r+0x11a>
 80038f6:	2301      	movs	r3, #1
 80038f8:	e7b6      	b.n	8003868 <_dtoa_r+0x1a8>
 80038fa:	900e      	str	r0, [sp, #56]	; 0x38
 80038fc:	e7b5      	b.n	800386a <_dtoa_r+0x1aa>
 80038fe:	f1ca 0300 	rsb	r3, sl, #0
 8003902:	9306      	str	r3, [sp, #24]
 8003904:	2300      	movs	r3, #0
 8003906:	eba8 080a 	sub.w	r8, r8, sl
 800390a:	930d      	str	r3, [sp, #52]	; 0x34
 800390c:	e7c2      	b.n	8003894 <_dtoa_r+0x1d4>
 800390e:	2300      	movs	r3, #0
 8003910:	9308      	str	r3, [sp, #32]
 8003912:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003914:	2b00      	cmp	r3, #0
 8003916:	dc39      	bgt.n	800398c <_dtoa_r+0x2cc>
 8003918:	f04f 0901 	mov.w	r9, #1
 800391c:	f8cd 9004 	str.w	r9, [sp, #4]
 8003920:	464b      	mov	r3, r9
 8003922:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8003926:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003928:	2200      	movs	r2, #0
 800392a:	6042      	str	r2, [r0, #4]
 800392c:	2204      	movs	r2, #4
 800392e:	f102 0614 	add.w	r6, r2, #20
 8003932:	429e      	cmp	r6, r3
 8003934:	6841      	ldr	r1, [r0, #4]
 8003936:	d92f      	bls.n	8003998 <_dtoa_r+0x2d8>
 8003938:	4620      	mov	r0, r4
 800393a:	f000 fee7 	bl	800470c <_Balloc>
 800393e:	9000      	str	r0, [sp, #0]
 8003940:	2800      	cmp	r0, #0
 8003942:	d14b      	bne.n	80039dc <_dtoa_r+0x31c>
 8003944:	4b24      	ldr	r3, [pc, #144]	; (80039d8 <_dtoa_r+0x318>)
 8003946:	4602      	mov	r2, r0
 8003948:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800394c:	e6d1      	b.n	80036f2 <_dtoa_r+0x32>
 800394e:	2301      	movs	r3, #1
 8003950:	e7de      	b.n	8003910 <_dtoa_r+0x250>
 8003952:	2300      	movs	r3, #0
 8003954:	9308      	str	r3, [sp, #32]
 8003956:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003958:	eb0a 0903 	add.w	r9, sl, r3
 800395c:	f109 0301 	add.w	r3, r9, #1
 8003960:	2b01      	cmp	r3, #1
 8003962:	9301      	str	r3, [sp, #4]
 8003964:	bfb8      	it	lt
 8003966:	2301      	movlt	r3, #1
 8003968:	e7dd      	b.n	8003926 <_dtoa_r+0x266>
 800396a:	2301      	movs	r3, #1
 800396c:	e7f2      	b.n	8003954 <_dtoa_r+0x294>
 800396e:	2501      	movs	r5, #1
 8003970:	2300      	movs	r3, #0
 8003972:	9305      	str	r3, [sp, #20]
 8003974:	9508      	str	r5, [sp, #32]
 8003976:	f04f 39ff 	mov.w	r9, #4294967295
 800397a:	2200      	movs	r2, #0
 800397c:	f8cd 9004 	str.w	r9, [sp, #4]
 8003980:	2312      	movs	r3, #18
 8003982:	9209      	str	r2, [sp, #36]	; 0x24
 8003984:	e7cf      	b.n	8003926 <_dtoa_r+0x266>
 8003986:	2301      	movs	r3, #1
 8003988:	9308      	str	r3, [sp, #32]
 800398a:	e7f4      	b.n	8003976 <_dtoa_r+0x2b6>
 800398c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8003990:	f8cd 9004 	str.w	r9, [sp, #4]
 8003994:	464b      	mov	r3, r9
 8003996:	e7c6      	b.n	8003926 <_dtoa_r+0x266>
 8003998:	3101      	adds	r1, #1
 800399a:	6041      	str	r1, [r0, #4]
 800399c:	0052      	lsls	r2, r2, #1
 800399e:	e7c6      	b.n	800392e <_dtoa_r+0x26e>
 80039a0:	636f4361 	.word	0x636f4361
 80039a4:	3fd287a7 	.word	0x3fd287a7
 80039a8:	8b60c8b3 	.word	0x8b60c8b3
 80039ac:	3fc68a28 	.word	0x3fc68a28
 80039b0:	509f79fb 	.word	0x509f79fb
 80039b4:	3fd34413 	.word	0x3fd34413
 80039b8:	0800572d 	.word	0x0800572d
 80039bc:	08005744 	.word	0x08005744
 80039c0:	7ff00000 	.word	0x7ff00000
 80039c4:	08005729 	.word	0x08005729
 80039c8:	08005720 	.word	0x08005720
 80039cc:	080056fd 	.word	0x080056fd
 80039d0:	3ff80000 	.word	0x3ff80000
 80039d4:	080058a0 	.word	0x080058a0
 80039d8:	080057a3 	.word	0x080057a3
 80039dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80039de:	9a00      	ldr	r2, [sp, #0]
 80039e0:	601a      	str	r2, [r3, #0]
 80039e2:	9b01      	ldr	r3, [sp, #4]
 80039e4:	2b0e      	cmp	r3, #14
 80039e6:	f200 80ad 	bhi.w	8003b44 <_dtoa_r+0x484>
 80039ea:	2d00      	cmp	r5, #0
 80039ec:	f000 80aa 	beq.w	8003b44 <_dtoa_r+0x484>
 80039f0:	f1ba 0f00 	cmp.w	sl, #0
 80039f4:	dd36      	ble.n	8003a64 <_dtoa_r+0x3a4>
 80039f6:	4ac3      	ldr	r2, [pc, #780]	; (8003d04 <_dtoa_r+0x644>)
 80039f8:	f00a 030f 	and.w	r3, sl, #15
 80039fc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8003a00:	ed93 7b00 	vldr	d7, [r3]
 8003a04:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8003a08:	ea4f 172a 	mov.w	r7, sl, asr #4
 8003a0c:	eeb0 8a47 	vmov.f32	s16, s14
 8003a10:	eef0 8a67 	vmov.f32	s17, s15
 8003a14:	d016      	beq.n	8003a44 <_dtoa_r+0x384>
 8003a16:	4bbc      	ldr	r3, [pc, #752]	; (8003d08 <_dtoa_r+0x648>)
 8003a18:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8003a1c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003a20:	f7fc ff1c 	bl	800085c <__aeabi_ddiv>
 8003a24:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003a28:	f007 070f 	and.w	r7, r7, #15
 8003a2c:	2503      	movs	r5, #3
 8003a2e:	4eb6      	ldr	r6, [pc, #728]	; (8003d08 <_dtoa_r+0x648>)
 8003a30:	b957      	cbnz	r7, 8003a48 <_dtoa_r+0x388>
 8003a32:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003a36:	ec53 2b18 	vmov	r2, r3, d8
 8003a3a:	f7fc ff0f 	bl	800085c <__aeabi_ddiv>
 8003a3e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003a42:	e029      	b.n	8003a98 <_dtoa_r+0x3d8>
 8003a44:	2502      	movs	r5, #2
 8003a46:	e7f2      	b.n	8003a2e <_dtoa_r+0x36e>
 8003a48:	07f9      	lsls	r1, r7, #31
 8003a4a:	d508      	bpl.n	8003a5e <_dtoa_r+0x39e>
 8003a4c:	ec51 0b18 	vmov	r0, r1, d8
 8003a50:	e9d6 2300 	ldrd	r2, r3, [r6]
 8003a54:	f7fc fdd8 	bl	8000608 <__aeabi_dmul>
 8003a58:	ec41 0b18 	vmov	d8, r0, r1
 8003a5c:	3501      	adds	r5, #1
 8003a5e:	107f      	asrs	r7, r7, #1
 8003a60:	3608      	adds	r6, #8
 8003a62:	e7e5      	b.n	8003a30 <_dtoa_r+0x370>
 8003a64:	f000 80a6 	beq.w	8003bb4 <_dtoa_r+0x4f4>
 8003a68:	f1ca 0600 	rsb	r6, sl, #0
 8003a6c:	4ba5      	ldr	r3, [pc, #660]	; (8003d04 <_dtoa_r+0x644>)
 8003a6e:	4fa6      	ldr	r7, [pc, #664]	; (8003d08 <_dtoa_r+0x648>)
 8003a70:	f006 020f 	and.w	r2, r6, #15
 8003a74:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a7c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8003a80:	f7fc fdc2 	bl	8000608 <__aeabi_dmul>
 8003a84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003a88:	1136      	asrs	r6, r6, #4
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	2502      	movs	r5, #2
 8003a8e:	2e00      	cmp	r6, #0
 8003a90:	f040 8085 	bne.w	8003b9e <_dtoa_r+0x4de>
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d1d2      	bne.n	8003a3e <_dtoa_r+0x37e>
 8003a98:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	f000 808c 	beq.w	8003bb8 <_dtoa_r+0x4f8>
 8003aa0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8003aa4:	4b99      	ldr	r3, [pc, #612]	; (8003d0c <_dtoa_r+0x64c>)
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	4630      	mov	r0, r6
 8003aaa:	4639      	mov	r1, r7
 8003aac:	f7fd f81e 	bl	8000aec <__aeabi_dcmplt>
 8003ab0:	2800      	cmp	r0, #0
 8003ab2:	f000 8081 	beq.w	8003bb8 <_dtoa_r+0x4f8>
 8003ab6:	9b01      	ldr	r3, [sp, #4]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d07d      	beq.n	8003bb8 <_dtoa_r+0x4f8>
 8003abc:	f1b9 0f00 	cmp.w	r9, #0
 8003ac0:	dd3c      	ble.n	8003b3c <_dtoa_r+0x47c>
 8003ac2:	f10a 33ff 	add.w	r3, sl, #4294967295
 8003ac6:	9307      	str	r3, [sp, #28]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	4b91      	ldr	r3, [pc, #580]	; (8003d10 <_dtoa_r+0x650>)
 8003acc:	4630      	mov	r0, r6
 8003ace:	4639      	mov	r1, r7
 8003ad0:	f7fc fd9a 	bl	8000608 <__aeabi_dmul>
 8003ad4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003ad8:	3501      	adds	r5, #1
 8003ada:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8003ade:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8003ae2:	4628      	mov	r0, r5
 8003ae4:	f7fc fd26 	bl	8000534 <__aeabi_i2d>
 8003ae8:	4632      	mov	r2, r6
 8003aea:	463b      	mov	r3, r7
 8003aec:	f7fc fd8c 	bl	8000608 <__aeabi_dmul>
 8003af0:	4b88      	ldr	r3, [pc, #544]	; (8003d14 <_dtoa_r+0x654>)
 8003af2:	2200      	movs	r2, #0
 8003af4:	f7fc fbd2 	bl	800029c <__adddf3>
 8003af8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8003afc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003b00:	9303      	str	r3, [sp, #12]
 8003b02:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d15c      	bne.n	8003bc2 <_dtoa_r+0x502>
 8003b08:	4b83      	ldr	r3, [pc, #524]	; (8003d18 <_dtoa_r+0x658>)
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	4630      	mov	r0, r6
 8003b0e:	4639      	mov	r1, r7
 8003b10:	f7fc fbc2 	bl	8000298 <__aeabi_dsub>
 8003b14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003b18:	4606      	mov	r6, r0
 8003b1a:	460f      	mov	r7, r1
 8003b1c:	f7fd f804 	bl	8000b28 <__aeabi_dcmpgt>
 8003b20:	2800      	cmp	r0, #0
 8003b22:	f040 8296 	bne.w	8004052 <_dtoa_r+0x992>
 8003b26:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8003b2a:	4630      	mov	r0, r6
 8003b2c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8003b30:	4639      	mov	r1, r7
 8003b32:	f7fc ffdb 	bl	8000aec <__aeabi_dcmplt>
 8003b36:	2800      	cmp	r0, #0
 8003b38:	f040 8288 	bne.w	800404c <_dtoa_r+0x98c>
 8003b3c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003b40:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003b44:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	f2c0 8158 	blt.w	8003dfc <_dtoa_r+0x73c>
 8003b4c:	f1ba 0f0e 	cmp.w	sl, #14
 8003b50:	f300 8154 	bgt.w	8003dfc <_dtoa_r+0x73c>
 8003b54:	4b6b      	ldr	r3, [pc, #428]	; (8003d04 <_dtoa_r+0x644>)
 8003b56:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8003b5a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003b5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	f280 80e3 	bge.w	8003d2c <_dtoa_r+0x66c>
 8003b66:	9b01      	ldr	r3, [sp, #4]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	f300 80df 	bgt.w	8003d2c <_dtoa_r+0x66c>
 8003b6e:	f040 826d 	bne.w	800404c <_dtoa_r+0x98c>
 8003b72:	4b69      	ldr	r3, [pc, #420]	; (8003d18 <_dtoa_r+0x658>)
 8003b74:	2200      	movs	r2, #0
 8003b76:	4640      	mov	r0, r8
 8003b78:	4649      	mov	r1, r9
 8003b7a:	f7fc fd45 	bl	8000608 <__aeabi_dmul>
 8003b7e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003b82:	f7fc ffc7 	bl	8000b14 <__aeabi_dcmpge>
 8003b86:	9e01      	ldr	r6, [sp, #4]
 8003b88:	4637      	mov	r7, r6
 8003b8a:	2800      	cmp	r0, #0
 8003b8c:	f040 8243 	bne.w	8004016 <_dtoa_r+0x956>
 8003b90:	9d00      	ldr	r5, [sp, #0]
 8003b92:	2331      	movs	r3, #49	; 0x31
 8003b94:	f805 3b01 	strb.w	r3, [r5], #1
 8003b98:	f10a 0a01 	add.w	sl, sl, #1
 8003b9c:	e23f      	b.n	800401e <_dtoa_r+0x95e>
 8003b9e:	07f2      	lsls	r2, r6, #31
 8003ba0:	d505      	bpl.n	8003bae <_dtoa_r+0x4ee>
 8003ba2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003ba6:	f7fc fd2f 	bl	8000608 <__aeabi_dmul>
 8003baa:	3501      	adds	r5, #1
 8003bac:	2301      	movs	r3, #1
 8003bae:	1076      	asrs	r6, r6, #1
 8003bb0:	3708      	adds	r7, #8
 8003bb2:	e76c      	b.n	8003a8e <_dtoa_r+0x3ce>
 8003bb4:	2502      	movs	r5, #2
 8003bb6:	e76f      	b.n	8003a98 <_dtoa_r+0x3d8>
 8003bb8:	9b01      	ldr	r3, [sp, #4]
 8003bba:	f8cd a01c 	str.w	sl, [sp, #28]
 8003bbe:	930c      	str	r3, [sp, #48]	; 0x30
 8003bc0:	e78d      	b.n	8003ade <_dtoa_r+0x41e>
 8003bc2:	9900      	ldr	r1, [sp, #0]
 8003bc4:	980c      	ldr	r0, [sp, #48]	; 0x30
 8003bc6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003bc8:	4b4e      	ldr	r3, [pc, #312]	; (8003d04 <_dtoa_r+0x644>)
 8003bca:	ed9d 7b02 	vldr	d7, [sp, #8]
 8003bce:	4401      	add	r1, r0
 8003bd0:	9102      	str	r1, [sp, #8]
 8003bd2:	9908      	ldr	r1, [sp, #32]
 8003bd4:	eeb0 8a47 	vmov.f32	s16, s14
 8003bd8:	eef0 8a67 	vmov.f32	s17, s15
 8003bdc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003be0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003be4:	2900      	cmp	r1, #0
 8003be6:	d045      	beq.n	8003c74 <_dtoa_r+0x5b4>
 8003be8:	494c      	ldr	r1, [pc, #304]	; (8003d1c <_dtoa_r+0x65c>)
 8003bea:	2000      	movs	r0, #0
 8003bec:	f7fc fe36 	bl	800085c <__aeabi_ddiv>
 8003bf0:	ec53 2b18 	vmov	r2, r3, d8
 8003bf4:	f7fc fb50 	bl	8000298 <__aeabi_dsub>
 8003bf8:	9d00      	ldr	r5, [sp, #0]
 8003bfa:	ec41 0b18 	vmov	d8, r0, r1
 8003bfe:	4639      	mov	r1, r7
 8003c00:	4630      	mov	r0, r6
 8003c02:	f7fc ffb1 	bl	8000b68 <__aeabi_d2iz>
 8003c06:	900c      	str	r0, [sp, #48]	; 0x30
 8003c08:	f7fc fc94 	bl	8000534 <__aeabi_i2d>
 8003c0c:	4602      	mov	r2, r0
 8003c0e:	460b      	mov	r3, r1
 8003c10:	4630      	mov	r0, r6
 8003c12:	4639      	mov	r1, r7
 8003c14:	f7fc fb40 	bl	8000298 <__aeabi_dsub>
 8003c18:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003c1a:	3330      	adds	r3, #48	; 0x30
 8003c1c:	f805 3b01 	strb.w	r3, [r5], #1
 8003c20:	ec53 2b18 	vmov	r2, r3, d8
 8003c24:	4606      	mov	r6, r0
 8003c26:	460f      	mov	r7, r1
 8003c28:	f7fc ff60 	bl	8000aec <__aeabi_dcmplt>
 8003c2c:	2800      	cmp	r0, #0
 8003c2e:	d165      	bne.n	8003cfc <_dtoa_r+0x63c>
 8003c30:	4632      	mov	r2, r6
 8003c32:	463b      	mov	r3, r7
 8003c34:	4935      	ldr	r1, [pc, #212]	; (8003d0c <_dtoa_r+0x64c>)
 8003c36:	2000      	movs	r0, #0
 8003c38:	f7fc fb2e 	bl	8000298 <__aeabi_dsub>
 8003c3c:	ec53 2b18 	vmov	r2, r3, d8
 8003c40:	f7fc ff54 	bl	8000aec <__aeabi_dcmplt>
 8003c44:	2800      	cmp	r0, #0
 8003c46:	f040 80b9 	bne.w	8003dbc <_dtoa_r+0x6fc>
 8003c4a:	9b02      	ldr	r3, [sp, #8]
 8003c4c:	429d      	cmp	r5, r3
 8003c4e:	f43f af75 	beq.w	8003b3c <_dtoa_r+0x47c>
 8003c52:	4b2f      	ldr	r3, [pc, #188]	; (8003d10 <_dtoa_r+0x650>)
 8003c54:	ec51 0b18 	vmov	r0, r1, d8
 8003c58:	2200      	movs	r2, #0
 8003c5a:	f7fc fcd5 	bl	8000608 <__aeabi_dmul>
 8003c5e:	4b2c      	ldr	r3, [pc, #176]	; (8003d10 <_dtoa_r+0x650>)
 8003c60:	ec41 0b18 	vmov	d8, r0, r1
 8003c64:	2200      	movs	r2, #0
 8003c66:	4630      	mov	r0, r6
 8003c68:	4639      	mov	r1, r7
 8003c6a:	f7fc fccd 	bl	8000608 <__aeabi_dmul>
 8003c6e:	4606      	mov	r6, r0
 8003c70:	460f      	mov	r7, r1
 8003c72:	e7c4      	b.n	8003bfe <_dtoa_r+0x53e>
 8003c74:	ec51 0b17 	vmov	r0, r1, d7
 8003c78:	f7fc fcc6 	bl	8000608 <__aeabi_dmul>
 8003c7c:	9b02      	ldr	r3, [sp, #8]
 8003c7e:	9d00      	ldr	r5, [sp, #0]
 8003c80:	930c      	str	r3, [sp, #48]	; 0x30
 8003c82:	ec41 0b18 	vmov	d8, r0, r1
 8003c86:	4639      	mov	r1, r7
 8003c88:	4630      	mov	r0, r6
 8003c8a:	f7fc ff6d 	bl	8000b68 <__aeabi_d2iz>
 8003c8e:	9011      	str	r0, [sp, #68]	; 0x44
 8003c90:	f7fc fc50 	bl	8000534 <__aeabi_i2d>
 8003c94:	4602      	mov	r2, r0
 8003c96:	460b      	mov	r3, r1
 8003c98:	4630      	mov	r0, r6
 8003c9a:	4639      	mov	r1, r7
 8003c9c:	f7fc fafc 	bl	8000298 <__aeabi_dsub>
 8003ca0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003ca2:	3330      	adds	r3, #48	; 0x30
 8003ca4:	f805 3b01 	strb.w	r3, [r5], #1
 8003ca8:	9b02      	ldr	r3, [sp, #8]
 8003caa:	429d      	cmp	r5, r3
 8003cac:	4606      	mov	r6, r0
 8003cae:	460f      	mov	r7, r1
 8003cb0:	f04f 0200 	mov.w	r2, #0
 8003cb4:	d134      	bne.n	8003d20 <_dtoa_r+0x660>
 8003cb6:	4b19      	ldr	r3, [pc, #100]	; (8003d1c <_dtoa_r+0x65c>)
 8003cb8:	ec51 0b18 	vmov	r0, r1, d8
 8003cbc:	f7fc faee 	bl	800029c <__adddf3>
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	460b      	mov	r3, r1
 8003cc4:	4630      	mov	r0, r6
 8003cc6:	4639      	mov	r1, r7
 8003cc8:	f7fc ff2e 	bl	8000b28 <__aeabi_dcmpgt>
 8003ccc:	2800      	cmp	r0, #0
 8003cce:	d175      	bne.n	8003dbc <_dtoa_r+0x6fc>
 8003cd0:	ec53 2b18 	vmov	r2, r3, d8
 8003cd4:	4911      	ldr	r1, [pc, #68]	; (8003d1c <_dtoa_r+0x65c>)
 8003cd6:	2000      	movs	r0, #0
 8003cd8:	f7fc fade 	bl	8000298 <__aeabi_dsub>
 8003cdc:	4602      	mov	r2, r0
 8003cde:	460b      	mov	r3, r1
 8003ce0:	4630      	mov	r0, r6
 8003ce2:	4639      	mov	r1, r7
 8003ce4:	f7fc ff02 	bl	8000aec <__aeabi_dcmplt>
 8003ce8:	2800      	cmp	r0, #0
 8003cea:	f43f af27 	beq.w	8003b3c <_dtoa_r+0x47c>
 8003cee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003cf0:	1e6b      	subs	r3, r5, #1
 8003cf2:	930c      	str	r3, [sp, #48]	; 0x30
 8003cf4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8003cf8:	2b30      	cmp	r3, #48	; 0x30
 8003cfa:	d0f8      	beq.n	8003cee <_dtoa_r+0x62e>
 8003cfc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8003d00:	e04a      	b.n	8003d98 <_dtoa_r+0x6d8>
 8003d02:	bf00      	nop
 8003d04:	080058a0 	.word	0x080058a0
 8003d08:	08005878 	.word	0x08005878
 8003d0c:	3ff00000 	.word	0x3ff00000
 8003d10:	40240000 	.word	0x40240000
 8003d14:	401c0000 	.word	0x401c0000
 8003d18:	40140000 	.word	0x40140000
 8003d1c:	3fe00000 	.word	0x3fe00000
 8003d20:	4baf      	ldr	r3, [pc, #700]	; (8003fe0 <_dtoa_r+0x920>)
 8003d22:	f7fc fc71 	bl	8000608 <__aeabi_dmul>
 8003d26:	4606      	mov	r6, r0
 8003d28:	460f      	mov	r7, r1
 8003d2a:	e7ac      	b.n	8003c86 <_dtoa_r+0x5c6>
 8003d2c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8003d30:	9d00      	ldr	r5, [sp, #0]
 8003d32:	4642      	mov	r2, r8
 8003d34:	464b      	mov	r3, r9
 8003d36:	4630      	mov	r0, r6
 8003d38:	4639      	mov	r1, r7
 8003d3a:	f7fc fd8f 	bl	800085c <__aeabi_ddiv>
 8003d3e:	f7fc ff13 	bl	8000b68 <__aeabi_d2iz>
 8003d42:	9002      	str	r0, [sp, #8]
 8003d44:	f7fc fbf6 	bl	8000534 <__aeabi_i2d>
 8003d48:	4642      	mov	r2, r8
 8003d4a:	464b      	mov	r3, r9
 8003d4c:	f7fc fc5c 	bl	8000608 <__aeabi_dmul>
 8003d50:	4602      	mov	r2, r0
 8003d52:	460b      	mov	r3, r1
 8003d54:	4630      	mov	r0, r6
 8003d56:	4639      	mov	r1, r7
 8003d58:	f7fc fa9e 	bl	8000298 <__aeabi_dsub>
 8003d5c:	9e02      	ldr	r6, [sp, #8]
 8003d5e:	9f01      	ldr	r7, [sp, #4]
 8003d60:	3630      	adds	r6, #48	; 0x30
 8003d62:	f805 6b01 	strb.w	r6, [r5], #1
 8003d66:	9e00      	ldr	r6, [sp, #0]
 8003d68:	1bae      	subs	r6, r5, r6
 8003d6a:	42b7      	cmp	r7, r6
 8003d6c:	4602      	mov	r2, r0
 8003d6e:	460b      	mov	r3, r1
 8003d70:	d137      	bne.n	8003de2 <_dtoa_r+0x722>
 8003d72:	f7fc fa93 	bl	800029c <__adddf3>
 8003d76:	4642      	mov	r2, r8
 8003d78:	464b      	mov	r3, r9
 8003d7a:	4606      	mov	r6, r0
 8003d7c:	460f      	mov	r7, r1
 8003d7e:	f7fc fed3 	bl	8000b28 <__aeabi_dcmpgt>
 8003d82:	b9c8      	cbnz	r0, 8003db8 <_dtoa_r+0x6f8>
 8003d84:	4642      	mov	r2, r8
 8003d86:	464b      	mov	r3, r9
 8003d88:	4630      	mov	r0, r6
 8003d8a:	4639      	mov	r1, r7
 8003d8c:	f7fc fea4 	bl	8000ad8 <__aeabi_dcmpeq>
 8003d90:	b110      	cbz	r0, 8003d98 <_dtoa_r+0x6d8>
 8003d92:	9b02      	ldr	r3, [sp, #8]
 8003d94:	07d9      	lsls	r1, r3, #31
 8003d96:	d40f      	bmi.n	8003db8 <_dtoa_r+0x6f8>
 8003d98:	4620      	mov	r0, r4
 8003d9a:	4659      	mov	r1, fp
 8003d9c:	f000 fcf6 	bl	800478c <_Bfree>
 8003da0:	2300      	movs	r3, #0
 8003da2:	702b      	strb	r3, [r5, #0]
 8003da4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003da6:	f10a 0001 	add.w	r0, sl, #1
 8003daa:	6018      	str	r0, [r3, #0]
 8003dac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	f43f acd8 	beq.w	8003764 <_dtoa_r+0xa4>
 8003db4:	601d      	str	r5, [r3, #0]
 8003db6:	e4d5      	b.n	8003764 <_dtoa_r+0xa4>
 8003db8:	f8cd a01c 	str.w	sl, [sp, #28]
 8003dbc:	462b      	mov	r3, r5
 8003dbe:	461d      	mov	r5, r3
 8003dc0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003dc4:	2a39      	cmp	r2, #57	; 0x39
 8003dc6:	d108      	bne.n	8003dda <_dtoa_r+0x71a>
 8003dc8:	9a00      	ldr	r2, [sp, #0]
 8003dca:	429a      	cmp	r2, r3
 8003dcc:	d1f7      	bne.n	8003dbe <_dtoa_r+0x6fe>
 8003dce:	9a07      	ldr	r2, [sp, #28]
 8003dd0:	9900      	ldr	r1, [sp, #0]
 8003dd2:	3201      	adds	r2, #1
 8003dd4:	9207      	str	r2, [sp, #28]
 8003dd6:	2230      	movs	r2, #48	; 0x30
 8003dd8:	700a      	strb	r2, [r1, #0]
 8003dda:	781a      	ldrb	r2, [r3, #0]
 8003ddc:	3201      	adds	r2, #1
 8003dde:	701a      	strb	r2, [r3, #0]
 8003de0:	e78c      	b.n	8003cfc <_dtoa_r+0x63c>
 8003de2:	4b7f      	ldr	r3, [pc, #508]	; (8003fe0 <_dtoa_r+0x920>)
 8003de4:	2200      	movs	r2, #0
 8003de6:	f7fc fc0f 	bl	8000608 <__aeabi_dmul>
 8003dea:	2200      	movs	r2, #0
 8003dec:	2300      	movs	r3, #0
 8003dee:	4606      	mov	r6, r0
 8003df0:	460f      	mov	r7, r1
 8003df2:	f7fc fe71 	bl	8000ad8 <__aeabi_dcmpeq>
 8003df6:	2800      	cmp	r0, #0
 8003df8:	d09b      	beq.n	8003d32 <_dtoa_r+0x672>
 8003dfa:	e7cd      	b.n	8003d98 <_dtoa_r+0x6d8>
 8003dfc:	9a08      	ldr	r2, [sp, #32]
 8003dfe:	2a00      	cmp	r2, #0
 8003e00:	f000 80c4 	beq.w	8003f8c <_dtoa_r+0x8cc>
 8003e04:	9a05      	ldr	r2, [sp, #20]
 8003e06:	2a01      	cmp	r2, #1
 8003e08:	f300 80a8 	bgt.w	8003f5c <_dtoa_r+0x89c>
 8003e0c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003e0e:	2a00      	cmp	r2, #0
 8003e10:	f000 80a0 	beq.w	8003f54 <_dtoa_r+0x894>
 8003e14:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8003e18:	9e06      	ldr	r6, [sp, #24]
 8003e1a:	4645      	mov	r5, r8
 8003e1c:	9a04      	ldr	r2, [sp, #16]
 8003e1e:	2101      	movs	r1, #1
 8003e20:	441a      	add	r2, r3
 8003e22:	4620      	mov	r0, r4
 8003e24:	4498      	add	r8, r3
 8003e26:	9204      	str	r2, [sp, #16]
 8003e28:	f000 fd6c 	bl	8004904 <__i2b>
 8003e2c:	4607      	mov	r7, r0
 8003e2e:	2d00      	cmp	r5, #0
 8003e30:	dd0b      	ble.n	8003e4a <_dtoa_r+0x78a>
 8003e32:	9b04      	ldr	r3, [sp, #16]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	dd08      	ble.n	8003e4a <_dtoa_r+0x78a>
 8003e38:	42ab      	cmp	r3, r5
 8003e3a:	9a04      	ldr	r2, [sp, #16]
 8003e3c:	bfa8      	it	ge
 8003e3e:	462b      	movge	r3, r5
 8003e40:	eba8 0803 	sub.w	r8, r8, r3
 8003e44:	1aed      	subs	r5, r5, r3
 8003e46:	1ad3      	subs	r3, r2, r3
 8003e48:	9304      	str	r3, [sp, #16]
 8003e4a:	9b06      	ldr	r3, [sp, #24]
 8003e4c:	b1fb      	cbz	r3, 8003e8e <_dtoa_r+0x7ce>
 8003e4e:	9b08      	ldr	r3, [sp, #32]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	f000 809f 	beq.w	8003f94 <_dtoa_r+0x8d4>
 8003e56:	2e00      	cmp	r6, #0
 8003e58:	dd11      	ble.n	8003e7e <_dtoa_r+0x7be>
 8003e5a:	4639      	mov	r1, r7
 8003e5c:	4632      	mov	r2, r6
 8003e5e:	4620      	mov	r0, r4
 8003e60:	f000 fe0c 	bl	8004a7c <__pow5mult>
 8003e64:	465a      	mov	r2, fp
 8003e66:	4601      	mov	r1, r0
 8003e68:	4607      	mov	r7, r0
 8003e6a:	4620      	mov	r0, r4
 8003e6c:	f000 fd60 	bl	8004930 <__multiply>
 8003e70:	4659      	mov	r1, fp
 8003e72:	9007      	str	r0, [sp, #28]
 8003e74:	4620      	mov	r0, r4
 8003e76:	f000 fc89 	bl	800478c <_Bfree>
 8003e7a:	9b07      	ldr	r3, [sp, #28]
 8003e7c:	469b      	mov	fp, r3
 8003e7e:	9b06      	ldr	r3, [sp, #24]
 8003e80:	1b9a      	subs	r2, r3, r6
 8003e82:	d004      	beq.n	8003e8e <_dtoa_r+0x7ce>
 8003e84:	4659      	mov	r1, fp
 8003e86:	4620      	mov	r0, r4
 8003e88:	f000 fdf8 	bl	8004a7c <__pow5mult>
 8003e8c:	4683      	mov	fp, r0
 8003e8e:	2101      	movs	r1, #1
 8003e90:	4620      	mov	r0, r4
 8003e92:	f000 fd37 	bl	8004904 <__i2b>
 8003e96:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	4606      	mov	r6, r0
 8003e9c:	dd7c      	ble.n	8003f98 <_dtoa_r+0x8d8>
 8003e9e:	461a      	mov	r2, r3
 8003ea0:	4601      	mov	r1, r0
 8003ea2:	4620      	mov	r0, r4
 8003ea4:	f000 fdea 	bl	8004a7c <__pow5mult>
 8003ea8:	9b05      	ldr	r3, [sp, #20]
 8003eaa:	2b01      	cmp	r3, #1
 8003eac:	4606      	mov	r6, r0
 8003eae:	dd76      	ble.n	8003f9e <_dtoa_r+0x8de>
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	9306      	str	r3, [sp, #24]
 8003eb4:	6933      	ldr	r3, [r6, #16]
 8003eb6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8003eba:	6918      	ldr	r0, [r3, #16]
 8003ebc:	f000 fcd2 	bl	8004864 <__hi0bits>
 8003ec0:	f1c0 0020 	rsb	r0, r0, #32
 8003ec4:	9b04      	ldr	r3, [sp, #16]
 8003ec6:	4418      	add	r0, r3
 8003ec8:	f010 001f 	ands.w	r0, r0, #31
 8003ecc:	f000 8086 	beq.w	8003fdc <_dtoa_r+0x91c>
 8003ed0:	f1c0 0320 	rsb	r3, r0, #32
 8003ed4:	2b04      	cmp	r3, #4
 8003ed6:	dd7f      	ble.n	8003fd8 <_dtoa_r+0x918>
 8003ed8:	f1c0 001c 	rsb	r0, r0, #28
 8003edc:	9b04      	ldr	r3, [sp, #16]
 8003ede:	4403      	add	r3, r0
 8003ee0:	4480      	add	r8, r0
 8003ee2:	4405      	add	r5, r0
 8003ee4:	9304      	str	r3, [sp, #16]
 8003ee6:	f1b8 0f00 	cmp.w	r8, #0
 8003eea:	dd05      	ble.n	8003ef8 <_dtoa_r+0x838>
 8003eec:	4659      	mov	r1, fp
 8003eee:	4642      	mov	r2, r8
 8003ef0:	4620      	mov	r0, r4
 8003ef2:	f000 fe1d 	bl	8004b30 <__lshift>
 8003ef6:	4683      	mov	fp, r0
 8003ef8:	9b04      	ldr	r3, [sp, #16]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	dd05      	ble.n	8003f0a <_dtoa_r+0x84a>
 8003efe:	4631      	mov	r1, r6
 8003f00:	461a      	mov	r2, r3
 8003f02:	4620      	mov	r0, r4
 8003f04:	f000 fe14 	bl	8004b30 <__lshift>
 8003f08:	4606      	mov	r6, r0
 8003f0a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d069      	beq.n	8003fe4 <_dtoa_r+0x924>
 8003f10:	4631      	mov	r1, r6
 8003f12:	4658      	mov	r0, fp
 8003f14:	f000 fe78 	bl	8004c08 <__mcmp>
 8003f18:	2800      	cmp	r0, #0
 8003f1a:	da63      	bge.n	8003fe4 <_dtoa_r+0x924>
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	4659      	mov	r1, fp
 8003f20:	220a      	movs	r2, #10
 8003f22:	4620      	mov	r0, r4
 8003f24:	f000 fc54 	bl	80047d0 <__multadd>
 8003f28:	9b08      	ldr	r3, [sp, #32]
 8003f2a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003f2e:	4683      	mov	fp, r0
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	f000 818f 	beq.w	8004254 <_dtoa_r+0xb94>
 8003f36:	4639      	mov	r1, r7
 8003f38:	2300      	movs	r3, #0
 8003f3a:	220a      	movs	r2, #10
 8003f3c:	4620      	mov	r0, r4
 8003f3e:	f000 fc47 	bl	80047d0 <__multadd>
 8003f42:	f1b9 0f00 	cmp.w	r9, #0
 8003f46:	4607      	mov	r7, r0
 8003f48:	f300 808e 	bgt.w	8004068 <_dtoa_r+0x9a8>
 8003f4c:	9b05      	ldr	r3, [sp, #20]
 8003f4e:	2b02      	cmp	r3, #2
 8003f50:	dc50      	bgt.n	8003ff4 <_dtoa_r+0x934>
 8003f52:	e089      	b.n	8004068 <_dtoa_r+0x9a8>
 8003f54:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003f56:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8003f5a:	e75d      	b.n	8003e18 <_dtoa_r+0x758>
 8003f5c:	9b01      	ldr	r3, [sp, #4]
 8003f5e:	1e5e      	subs	r6, r3, #1
 8003f60:	9b06      	ldr	r3, [sp, #24]
 8003f62:	42b3      	cmp	r3, r6
 8003f64:	bfbf      	itttt	lt
 8003f66:	9b06      	ldrlt	r3, [sp, #24]
 8003f68:	9606      	strlt	r6, [sp, #24]
 8003f6a:	1af2      	sublt	r2, r6, r3
 8003f6c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8003f6e:	bfb6      	itet	lt
 8003f70:	189b      	addlt	r3, r3, r2
 8003f72:	1b9e      	subge	r6, r3, r6
 8003f74:	930d      	strlt	r3, [sp, #52]	; 0x34
 8003f76:	9b01      	ldr	r3, [sp, #4]
 8003f78:	bfb8      	it	lt
 8003f7a:	2600      	movlt	r6, #0
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	bfb5      	itete	lt
 8003f80:	eba8 0503 	sublt.w	r5, r8, r3
 8003f84:	9b01      	ldrge	r3, [sp, #4]
 8003f86:	2300      	movlt	r3, #0
 8003f88:	4645      	movge	r5, r8
 8003f8a:	e747      	b.n	8003e1c <_dtoa_r+0x75c>
 8003f8c:	9e06      	ldr	r6, [sp, #24]
 8003f8e:	9f08      	ldr	r7, [sp, #32]
 8003f90:	4645      	mov	r5, r8
 8003f92:	e74c      	b.n	8003e2e <_dtoa_r+0x76e>
 8003f94:	9a06      	ldr	r2, [sp, #24]
 8003f96:	e775      	b.n	8003e84 <_dtoa_r+0x7c4>
 8003f98:	9b05      	ldr	r3, [sp, #20]
 8003f9a:	2b01      	cmp	r3, #1
 8003f9c:	dc18      	bgt.n	8003fd0 <_dtoa_r+0x910>
 8003f9e:	9b02      	ldr	r3, [sp, #8]
 8003fa0:	b9b3      	cbnz	r3, 8003fd0 <_dtoa_r+0x910>
 8003fa2:	9b03      	ldr	r3, [sp, #12]
 8003fa4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003fa8:	b9a3      	cbnz	r3, 8003fd4 <_dtoa_r+0x914>
 8003faa:	9b03      	ldr	r3, [sp, #12]
 8003fac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003fb0:	0d1b      	lsrs	r3, r3, #20
 8003fb2:	051b      	lsls	r3, r3, #20
 8003fb4:	b12b      	cbz	r3, 8003fc2 <_dtoa_r+0x902>
 8003fb6:	9b04      	ldr	r3, [sp, #16]
 8003fb8:	3301      	adds	r3, #1
 8003fba:	9304      	str	r3, [sp, #16]
 8003fbc:	f108 0801 	add.w	r8, r8, #1
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	9306      	str	r3, [sp, #24]
 8003fc4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	f47f af74 	bne.w	8003eb4 <_dtoa_r+0x7f4>
 8003fcc:	2001      	movs	r0, #1
 8003fce:	e779      	b.n	8003ec4 <_dtoa_r+0x804>
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	e7f6      	b.n	8003fc2 <_dtoa_r+0x902>
 8003fd4:	9b02      	ldr	r3, [sp, #8]
 8003fd6:	e7f4      	b.n	8003fc2 <_dtoa_r+0x902>
 8003fd8:	d085      	beq.n	8003ee6 <_dtoa_r+0x826>
 8003fda:	4618      	mov	r0, r3
 8003fdc:	301c      	adds	r0, #28
 8003fde:	e77d      	b.n	8003edc <_dtoa_r+0x81c>
 8003fe0:	40240000 	.word	0x40240000
 8003fe4:	9b01      	ldr	r3, [sp, #4]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	dc38      	bgt.n	800405c <_dtoa_r+0x99c>
 8003fea:	9b05      	ldr	r3, [sp, #20]
 8003fec:	2b02      	cmp	r3, #2
 8003fee:	dd35      	ble.n	800405c <_dtoa_r+0x99c>
 8003ff0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8003ff4:	f1b9 0f00 	cmp.w	r9, #0
 8003ff8:	d10d      	bne.n	8004016 <_dtoa_r+0x956>
 8003ffa:	4631      	mov	r1, r6
 8003ffc:	464b      	mov	r3, r9
 8003ffe:	2205      	movs	r2, #5
 8004000:	4620      	mov	r0, r4
 8004002:	f000 fbe5 	bl	80047d0 <__multadd>
 8004006:	4601      	mov	r1, r0
 8004008:	4606      	mov	r6, r0
 800400a:	4658      	mov	r0, fp
 800400c:	f000 fdfc 	bl	8004c08 <__mcmp>
 8004010:	2800      	cmp	r0, #0
 8004012:	f73f adbd 	bgt.w	8003b90 <_dtoa_r+0x4d0>
 8004016:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004018:	9d00      	ldr	r5, [sp, #0]
 800401a:	ea6f 0a03 	mvn.w	sl, r3
 800401e:	f04f 0800 	mov.w	r8, #0
 8004022:	4631      	mov	r1, r6
 8004024:	4620      	mov	r0, r4
 8004026:	f000 fbb1 	bl	800478c <_Bfree>
 800402a:	2f00      	cmp	r7, #0
 800402c:	f43f aeb4 	beq.w	8003d98 <_dtoa_r+0x6d8>
 8004030:	f1b8 0f00 	cmp.w	r8, #0
 8004034:	d005      	beq.n	8004042 <_dtoa_r+0x982>
 8004036:	45b8      	cmp	r8, r7
 8004038:	d003      	beq.n	8004042 <_dtoa_r+0x982>
 800403a:	4641      	mov	r1, r8
 800403c:	4620      	mov	r0, r4
 800403e:	f000 fba5 	bl	800478c <_Bfree>
 8004042:	4639      	mov	r1, r7
 8004044:	4620      	mov	r0, r4
 8004046:	f000 fba1 	bl	800478c <_Bfree>
 800404a:	e6a5      	b.n	8003d98 <_dtoa_r+0x6d8>
 800404c:	2600      	movs	r6, #0
 800404e:	4637      	mov	r7, r6
 8004050:	e7e1      	b.n	8004016 <_dtoa_r+0x956>
 8004052:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8004054:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8004058:	4637      	mov	r7, r6
 800405a:	e599      	b.n	8003b90 <_dtoa_r+0x4d0>
 800405c:	9b08      	ldr	r3, [sp, #32]
 800405e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8004062:	2b00      	cmp	r3, #0
 8004064:	f000 80fd 	beq.w	8004262 <_dtoa_r+0xba2>
 8004068:	2d00      	cmp	r5, #0
 800406a:	dd05      	ble.n	8004078 <_dtoa_r+0x9b8>
 800406c:	4639      	mov	r1, r7
 800406e:	462a      	mov	r2, r5
 8004070:	4620      	mov	r0, r4
 8004072:	f000 fd5d 	bl	8004b30 <__lshift>
 8004076:	4607      	mov	r7, r0
 8004078:	9b06      	ldr	r3, [sp, #24]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d05c      	beq.n	8004138 <_dtoa_r+0xa78>
 800407e:	6879      	ldr	r1, [r7, #4]
 8004080:	4620      	mov	r0, r4
 8004082:	f000 fb43 	bl	800470c <_Balloc>
 8004086:	4605      	mov	r5, r0
 8004088:	b928      	cbnz	r0, 8004096 <_dtoa_r+0x9d6>
 800408a:	4b80      	ldr	r3, [pc, #512]	; (800428c <_dtoa_r+0xbcc>)
 800408c:	4602      	mov	r2, r0
 800408e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8004092:	f7ff bb2e 	b.w	80036f2 <_dtoa_r+0x32>
 8004096:	693a      	ldr	r2, [r7, #16]
 8004098:	3202      	adds	r2, #2
 800409a:	0092      	lsls	r2, r2, #2
 800409c:	f107 010c 	add.w	r1, r7, #12
 80040a0:	300c      	adds	r0, #12
 80040a2:	f000 fb25 	bl	80046f0 <memcpy>
 80040a6:	2201      	movs	r2, #1
 80040a8:	4629      	mov	r1, r5
 80040aa:	4620      	mov	r0, r4
 80040ac:	f000 fd40 	bl	8004b30 <__lshift>
 80040b0:	9b00      	ldr	r3, [sp, #0]
 80040b2:	3301      	adds	r3, #1
 80040b4:	9301      	str	r3, [sp, #4]
 80040b6:	9b00      	ldr	r3, [sp, #0]
 80040b8:	444b      	add	r3, r9
 80040ba:	9307      	str	r3, [sp, #28]
 80040bc:	9b02      	ldr	r3, [sp, #8]
 80040be:	f003 0301 	and.w	r3, r3, #1
 80040c2:	46b8      	mov	r8, r7
 80040c4:	9306      	str	r3, [sp, #24]
 80040c6:	4607      	mov	r7, r0
 80040c8:	9b01      	ldr	r3, [sp, #4]
 80040ca:	4631      	mov	r1, r6
 80040cc:	3b01      	subs	r3, #1
 80040ce:	4658      	mov	r0, fp
 80040d0:	9302      	str	r3, [sp, #8]
 80040d2:	f7ff fa69 	bl	80035a8 <quorem>
 80040d6:	4603      	mov	r3, r0
 80040d8:	3330      	adds	r3, #48	; 0x30
 80040da:	9004      	str	r0, [sp, #16]
 80040dc:	4641      	mov	r1, r8
 80040de:	4658      	mov	r0, fp
 80040e0:	9308      	str	r3, [sp, #32]
 80040e2:	f000 fd91 	bl	8004c08 <__mcmp>
 80040e6:	463a      	mov	r2, r7
 80040e8:	4681      	mov	r9, r0
 80040ea:	4631      	mov	r1, r6
 80040ec:	4620      	mov	r0, r4
 80040ee:	f000 fda7 	bl	8004c40 <__mdiff>
 80040f2:	68c2      	ldr	r2, [r0, #12]
 80040f4:	9b08      	ldr	r3, [sp, #32]
 80040f6:	4605      	mov	r5, r0
 80040f8:	bb02      	cbnz	r2, 800413c <_dtoa_r+0xa7c>
 80040fa:	4601      	mov	r1, r0
 80040fc:	4658      	mov	r0, fp
 80040fe:	f000 fd83 	bl	8004c08 <__mcmp>
 8004102:	9b08      	ldr	r3, [sp, #32]
 8004104:	4602      	mov	r2, r0
 8004106:	4629      	mov	r1, r5
 8004108:	4620      	mov	r0, r4
 800410a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800410e:	f000 fb3d 	bl	800478c <_Bfree>
 8004112:	9b05      	ldr	r3, [sp, #20]
 8004114:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004116:	9d01      	ldr	r5, [sp, #4]
 8004118:	ea43 0102 	orr.w	r1, r3, r2
 800411c:	9b06      	ldr	r3, [sp, #24]
 800411e:	430b      	orrs	r3, r1
 8004120:	9b08      	ldr	r3, [sp, #32]
 8004122:	d10d      	bne.n	8004140 <_dtoa_r+0xa80>
 8004124:	2b39      	cmp	r3, #57	; 0x39
 8004126:	d029      	beq.n	800417c <_dtoa_r+0xabc>
 8004128:	f1b9 0f00 	cmp.w	r9, #0
 800412c:	dd01      	ble.n	8004132 <_dtoa_r+0xa72>
 800412e:	9b04      	ldr	r3, [sp, #16]
 8004130:	3331      	adds	r3, #49	; 0x31
 8004132:	9a02      	ldr	r2, [sp, #8]
 8004134:	7013      	strb	r3, [r2, #0]
 8004136:	e774      	b.n	8004022 <_dtoa_r+0x962>
 8004138:	4638      	mov	r0, r7
 800413a:	e7b9      	b.n	80040b0 <_dtoa_r+0x9f0>
 800413c:	2201      	movs	r2, #1
 800413e:	e7e2      	b.n	8004106 <_dtoa_r+0xa46>
 8004140:	f1b9 0f00 	cmp.w	r9, #0
 8004144:	db06      	blt.n	8004154 <_dtoa_r+0xa94>
 8004146:	9905      	ldr	r1, [sp, #20]
 8004148:	ea41 0909 	orr.w	r9, r1, r9
 800414c:	9906      	ldr	r1, [sp, #24]
 800414e:	ea59 0101 	orrs.w	r1, r9, r1
 8004152:	d120      	bne.n	8004196 <_dtoa_r+0xad6>
 8004154:	2a00      	cmp	r2, #0
 8004156:	ddec      	ble.n	8004132 <_dtoa_r+0xa72>
 8004158:	4659      	mov	r1, fp
 800415a:	2201      	movs	r2, #1
 800415c:	4620      	mov	r0, r4
 800415e:	9301      	str	r3, [sp, #4]
 8004160:	f000 fce6 	bl	8004b30 <__lshift>
 8004164:	4631      	mov	r1, r6
 8004166:	4683      	mov	fp, r0
 8004168:	f000 fd4e 	bl	8004c08 <__mcmp>
 800416c:	2800      	cmp	r0, #0
 800416e:	9b01      	ldr	r3, [sp, #4]
 8004170:	dc02      	bgt.n	8004178 <_dtoa_r+0xab8>
 8004172:	d1de      	bne.n	8004132 <_dtoa_r+0xa72>
 8004174:	07da      	lsls	r2, r3, #31
 8004176:	d5dc      	bpl.n	8004132 <_dtoa_r+0xa72>
 8004178:	2b39      	cmp	r3, #57	; 0x39
 800417a:	d1d8      	bne.n	800412e <_dtoa_r+0xa6e>
 800417c:	9a02      	ldr	r2, [sp, #8]
 800417e:	2339      	movs	r3, #57	; 0x39
 8004180:	7013      	strb	r3, [r2, #0]
 8004182:	462b      	mov	r3, r5
 8004184:	461d      	mov	r5, r3
 8004186:	3b01      	subs	r3, #1
 8004188:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800418c:	2a39      	cmp	r2, #57	; 0x39
 800418e:	d050      	beq.n	8004232 <_dtoa_r+0xb72>
 8004190:	3201      	adds	r2, #1
 8004192:	701a      	strb	r2, [r3, #0]
 8004194:	e745      	b.n	8004022 <_dtoa_r+0x962>
 8004196:	2a00      	cmp	r2, #0
 8004198:	dd03      	ble.n	80041a2 <_dtoa_r+0xae2>
 800419a:	2b39      	cmp	r3, #57	; 0x39
 800419c:	d0ee      	beq.n	800417c <_dtoa_r+0xabc>
 800419e:	3301      	adds	r3, #1
 80041a0:	e7c7      	b.n	8004132 <_dtoa_r+0xa72>
 80041a2:	9a01      	ldr	r2, [sp, #4]
 80041a4:	9907      	ldr	r1, [sp, #28]
 80041a6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80041aa:	428a      	cmp	r2, r1
 80041ac:	d02a      	beq.n	8004204 <_dtoa_r+0xb44>
 80041ae:	4659      	mov	r1, fp
 80041b0:	2300      	movs	r3, #0
 80041b2:	220a      	movs	r2, #10
 80041b4:	4620      	mov	r0, r4
 80041b6:	f000 fb0b 	bl	80047d0 <__multadd>
 80041ba:	45b8      	cmp	r8, r7
 80041bc:	4683      	mov	fp, r0
 80041be:	f04f 0300 	mov.w	r3, #0
 80041c2:	f04f 020a 	mov.w	r2, #10
 80041c6:	4641      	mov	r1, r8
 80041c8:	4620      	mov	r0, r4
 80041ca:	d107      	bne.n	80041dc <_dtoa_r+0xb1c>
 80041cc:	f000 fb00 	bl	80047d0 <__multadd>
 80041d0:	4680      	mov	r8, r0
 80041d2:	4607      	mov	r7, r0
 80041d4:	9b01      	ldr	r3, [sp, #4]
 80041d6:	3301      	adds	r3, #1
 80041d8:	9301      	str	r3, [sp, #4]
 80041da:	e775      	b.n	80040c8 <_dtoa_r+0xa08>
 80041dc:	f000 faf8 	bl	80047d0 <__multadd>
 80041e0:	4639      	mov	r1, r7
 80041e2:	4680      	mov	r8, r0
 80041e4:	2300      	movs	r3, #0
 80041e6:	220a      	movs	r2, #10
 80041e8:	4620      	mov	r0, r4
 80041ea:	f000 faf1 	bl	80047d0 <__multadd>
 80041ee:	4607      	mov	r7, r0
 80041f0:	e7f0      	b.n	80041d4 <_dtoa_r+0xb14>
 80041f2:	f1b9 0f00 	cmp.w	r9, #0
 80041f6:	9a00      	ldr	r2, [sp, #0]
 80041f8:	bfcc      	ite	gt
 80041fa:	464d      	movgt	r5, r9
 80041fc:	2501      	movle	r5, #1
 80041fe:	4415      	add	r5, r2
 8004200:	f04f 0800 	mov.w	r8, #0
 8004204:	4659      	mov	r1, fp
 8004206:	2201      	movs	r2, #1
 8004208:	4620      	mov	r0, r4
 800420a:	9301      	str	r3, [sp, #4]
 800420c:	f000 fc90 	bl	8004b30 <__lshift>
 8004210:	4631      	mov	r1, r6
 8004212:	4683      	mov	fp, r0
 8004214:	f000 fcf8 	bl	8004c08 <__mcmp>
 8004218:	2800      	cmp	r0, #0
 800421a:	dcb2      	bgt.n	8004182 <_dtoa_r+0xac2>
 800421c:	d102      	bne.n	8004224 <_dtoa_r+0xb64>
 800421e:	9b01      	ldr	r3, [sp, #4]
 8004220:	07db      	lsls	r3, r3, #31
 8004222:	d4ae      	bmi.n	8004182 <_dtoa_r+0xac2>
 8004224:	462b      	mov	r3, r5
 8004226:	461d      	mov	r5, r3
 8004228:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800422c:	2a30      	cmp	r2, #48	; 0x30
 800422e:	d0fa      	beq.n	8004226 <_dtoa_r+0xb66>
 8004230:	e6f7      	b.n	8004022 <_dtoa_r+0x962>
 8004232:	9a00      	ldr	r2, [sp, #0]
 8004234:	429a      	cmp	r2, r3
 8004236:	d1a5      	bne.n	8004184 <_dtoa_r+0xac4>
 8004238:	f10a 0a01 	add.w	sl, sl, #1
 800423c:	2331      	movs	r3, #49	; 0x31
 800423e:	e779      	b.n	8004134 <_dtoa_r+0xa74>
 8004240:	4b13      	ldr	r3, [pc, #76]	; (8004290 <_dtoa_r+0xbd0>)
 8004242:	f7ff baaf 	b.w	80037a4 <_dtoa_r+0xe4>
 8004246:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004248:	2b00      	cmp	r3, #0
 800424a:	f47f aa86 	bne.w	800375a <_dtoa_r+0x9a>
 800424e:	4b11      	ldr	r3, [pc, #68]	; (8004294 <_dtoa_r+0xbd4>)
 8004250:	f7ff baa8 	b.w	80037a4 <_dtoa_r+0xe4>
 8004254:	f1b9 0f00 	cmp.w	r9, #0
 8004258:	dc03      	bgt.n	8004262 <_dtoa_r+0xba2>
 800425a:	9b05      	ldr	r3, [sp, #20]
 800425c:	2b02      	cmp	r3, #2
 800425e:	f73f aec9 	bgt.w	8003ff4 <_dtoa_r+0x934>
 8004262:	9d00      	ldr	r5, [sp, #0]
 8004264:	4631      	mov	r1, r6
 8004266:	4658      	mov	r0, fp
 8004268:	f7ff f99e 	bl	80035a8 <quorem>
 800426c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8004270:	f805 3b01 	strb.w	r3, [r5], #1
 8004274:	9a00      	ldr	r2, [sp, #0]
 8004276:	1aaa      	subs	r2, r5, r2
 8004278:	4591      	cmp	r9, r2
 800427a:	ddba      	ble.n	80041f2 <_dtoa_r+0xb32>
 800427c:	4659      	mov	r1, fp
 800427e:	2300      	movs	r3, #0
 8004280:	220a      	movs	r2, #10
 8004282:	4620      	mov	r0, r4
 8004284:	f000 faa4 	bl	80047d0 <__multadd>
 8004288:	4683      	mov	fp, r0
 800428a:	e7eb      	b.n	8004264 <_dtoa_r+0xba4>
 800428c:	080057a3 	.word	0x080057a3
 8004290:	080056fc 	.word	0x080056fc
 8004294:	08005720 	.word	0x08005720

08004298 <__sflush_r>:
 8004298:	898a      	ldrh	r2, [r1, #12]
 800429a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800429e:	4605      	mov	r5, r0
 80042a0:	0710      	lsls	r0, r2, #28
 80042a2:	460c      	mov	r4, r1
 80042a4:	d458      	bmi.n	8004358 <__sflush_r+0xc0>
 80042a6:	684b      	ldr	r3, [r1, #4]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	dc05      	bgt.n	80042b8 <__sflush_r+0x20>
 80042ac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	dc02      	bgt.n	80042b8 <__sflush_r+0x20>
 80042b2:	2000      	movs	r0, #0
 80042b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80042b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80042ba:	2e00      	cmp	r6, #0
 80042bc:	d0f9      	beq.n	80042b2 <__sflush_r+0x1a>
 80042be:	2300      	movs	r3, #0
 80042c0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80042c4:	682f      	ldr	r7, [r5, #0]
 80042c6:	602b      	str	r3, [r5, #0]
 80042c8:	d032      	beq.n	8004330 <__sflush_r+0x98>
 80042ca:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80042cc:	89a3      	ldrh	r3, [r4, #12]
 80042ce:	075a      	lsls	r2, r3, #29
 80042d0:	d505      	bpl.n	80042de <__sflush_r+0x46>
 80042d2:	6863      	ldr	r3, [r4, #4]
 80042d4:	1ac0      	subs	r0, r0, r3
 80042d6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80042d8:	b10b      	cbz	r3, 80042de <__sflush_r+0x46>
 80042da:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80042dc:	1ac0      	subs	r0, r0, r3
 80042de:	2300      	movs	r3, #0
 80042e0:	4602      	mov	r2, r0
 80042e2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80042e4:	6a21      	ldr	r1, [r4, #32]
 80042e6:	4628      	mov	r0, r5
 80042e8:	47b0      	blx	r6
 80042ea:	1c43      	adds	r3, r0, #1
 80042ec:	89a3      	ldrh	r3, [r4, #12]
 80042ee:	d106      	bne.n	80042fe <__sflush_r+0x66>
 80042f0:	6829      	ldr	r1, [r5, #0]
 80042f2:	291d      	cmp	r1, #29
 80042f4:	d82c      	bhi.n	8004350 <__sflush_r+0xb8>
 80042f6:	4a2a      	ldr	r2, [pc, #168]	; (80043a0 <__sflush_r+0x108>)
 80042f8:	40ca      	lsrs	r2, r1
 80042fa:	07d6      	lsls	r6, r2, #31
 80042fc:	d528      	bpl.n	8004350 <__sflush_r+0xb8>
 80042fe:	2200      	movs	r2, #0
 8004300:	6062      	str	r2, [r4, #4]
 8004302:	04d9      	lsls	r1, r3, #19
 8004304:	6922      	ldr	r2, [r4, #16]
 8004306:	6022      	str	r2, [r4, #0]
 8004308:	d504      	bpl.n	8004314 <__sflush_r+0x7c>
 800430a:	1c42      	adds	r2, r0, #1
 800430c:	d101      	bne.n	8004312 <__sflush_r+0x7a>
 800430e:	682b      	ldr	r3, [r5, #0]
 8004310:	b903      	cbnz	r3, 8004314 <__sflush_r+0x7c>
 8004312:	6560      	str	r0, [r4, #84]	; 0x54
 8004314:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004316:	602f      	str	r7, [r5, #0]
 8004318:	2900      	cmp	r1, #0
 800431a:	d0ca      	beq.n	80042b2 <__sflush_r+0x1a>
 800431c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004320:	4299      	cmp	r1, r3
 8004322:	d002      	beq.n	800432a <__sflush_r+0x92>
 8004324:	4628      	mov	r0, r5
 8004326:	f000 fd7f 	bl	8004e28 <_free_r>
 800432a:	2000      	movs	r0, #0
 800432c:	6360      	str	r0, [r4, #52]	; 0x34
 800432e:	e7c1      	b.n	80042b4 <__sflush_r+0x1c>
 8004330:	6a21      	ldr	r1, [r4, #32]
 8004332:	2301      	movs	r3, #1
 8004334:	4628      	mov	r0, r5
 8004336:	47b0      	blx	r6
 8004338:	1c41      	adds	r1, r0, #1
 800433a:	d1c7      	bne.n	80042cc <__sflush_r+0x34>
 800433c:	682b      	ldr	r3, [r5, #0]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d0c4      	beq.n	80042cc <__sflush_r+0x34>
 8004342:	2b1d      	cmp	r3, #29
 8004344:	d001      	beq.n	800434a <__sflush_r+0xb2>
 8004346:	2b16      	cmp	r3, #22
 8004348:	d101      	bne.n	800434e <__sflush_r+0xb6>
 800434a:	602f      	str	r7, [r5, #0]
 800434c:	e7b1      	b.n	80042b2 <__sflush_r+0x1a>
 800434e:	89a3      	ldrh	r3, [r4, #12]
 8004350:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004354:	81a3      	strh	r3, [r4, #12]
 8004356:	e7ad      	b.n	80042b4 <__sflush_r+0x1c>
 8004358:	690f      	ldr	r7, [r1, #16]
 800435a:	2f00      	cmp	r7, #0
 800435c:	d0a9      	beq.n	80042b2 <__sflush_r+0x1a>
 800435e:	0793      	lsls	r3, r2, #30
 8004360:	680e      	ldr	r6, [r1, #0]
 8004362:	bf08      	it	eq
 8004364:	694b      	ldreq	r3, [r1, #20]
 8004366:	600f      	str	r7, [r1, #0]
 8004368:	bf18      	it	ne
 800436a:	2300      	movne	r3, #0
 800436c:	eba6 0807 	sub.w	r8, r6, r7
 8004370:	608b      	str	r3, [r1, #8]
 8004372:	f1b8 0f00 	cmp.w	r8, #0
 8004376:	dd9c      	ble.n	80042b2 <__sflush_r+0x1a>
 8004378:	6a21      	ldr	r1, [r4, #32]
 800437a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800437c:	4643      	mov	r3, r8
 800437e:	463a      	mov	r2, r7
 8004380:	4628      	mov	r0, r5
 8004382:	47b0      	blx	r6
 8004384:	2800      	cmp	r0, #0
 8004386:	dc06      	bgt.n	8004396 <__sflush_r+0xfe>
 8004388:	89a3      	ldrh	r3, [r4, #12]
 800438a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800438e:	81a3      	strh	r3, [r4, #12]
 8004390:	f04f 30ff 	mov.w	r0, #4294967295
 8004394:	e78e      	b.n	80042b4 <__sflush_r+0x1c>
 8004396:	4407      	add	r7, r0
 8004398:	eba8 0800 	sub.w	r8, r8, r0
 800439c:	e7e9      	b.n	8004372 <__sflush_r+0xda>
 800439e:	bf00      	nop
 80043a0:	20400001 	.word	0x20400001

080043a4 <_fflush_r>:
 80043a4:	b538      	push	{r3, r4, r5, lr}
 80043a6:	690b      	ldr	r3, [r1, #16]
 80043a8:	4605      	mov	r5, r0
 80043aa:	460c      	mov	r4, r1
 80043ac:	b913      	cbnz	r3, 80043b4 <_fflush_r+0x10>
 80043ae:	2500      	movs	r5, #0
 80043b0:	4628      	mov	r0, r5
 80043b2:	bd38      	pop	{r3, r4, r5, pc}
 80043b4:	b118      	cbz	r0, 80043be <_fflush_r+0x1a>
 80043b6:	6983      	ldr	r3, [r0, #24]
 80043b8:	b90b      	cbnz	r3, 80043be <_fflush_r+0x1a>
 80043ba:	f000 f887 	bl	80044cc <__sinit>
 80043be:	4b14      	ldr	r3, [pc, #80]	; (8004410 <_fflush_r+0x6c>)
 80043c0:	429c      	cmp	r4, r3
 80043c2:	d11b      	bne.n	80043fc <_fflush_r+0x58>
 80043c4:	686c      	ldr	r4, [r5, #4]
 80043c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d0ef      	beq.n	80043ae <_fflush_r+0xa>
 80043ce:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80043d0:	07d0      	lsls	r0, r2, #31
 80043d2:	d404      	bmi.n	80043de <_fflush_r+0x3a>
 80043d4:	0599      	lsls	r1, r3, #22
 80043d6:	d402      	bmi.n	80043de <_fflush_r+0x3a>
 80043d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80043da:	f000 f91a 	bl	8004612 <__retarget_lock_acquire_recursive>
 80043de:	4628      	mov	r0, r5
 80043e0:	4621      	mov	r1, r4
 80043e2:	f7ff ff59 	bl	8004298 <__sflush_r>
 80043e6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80043e8:	07da      	lsls	r2, r3, #31
 80043ea:	4605      	mov	r5, r0
 80043ec:	d4e0      	bmi.n	80043b0 <_fflush_r+0xc>
 80043ee:	89a3      	ldrh	r3, [r4, #12]
 80043f0:	059b      	lsls	r3, r3, #22
 80043f2:	d4dd      	bmi.n	80043b0 <_fflush_r+0xc>
 80043f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80043f6:	f000 f90d 	bl	8004614 <__retarget_lock_release_recursive>
 80043fa:	e7d9      	b.n	80043b0 <_fflush_r+0xc>
 80043fc:	4b05      	ldr	r3, [pc, #20]	; (8004414 <_fflush_r+0x70>)
 80043fe:	429c      	cmp	r4, r3
 8004400:	d101      	bne.n	8004406 <_fflush_r+0x62>
 8004402:	68ac      	ldr	r4, [r5, #8]
 8004404:	e7df      	b.n	80043c6 <_fflush_r+0x22>
 8004406:	4b04      	ldr	r3, [pc, #16]	; (8004418 <_fflush_r+0x74>)
 8004408:	429c      	cmp	r4, r3
 800440a:	bf08      	it	eq
 800440c:	68ec      	ldreq	r4, [r5, #12]
 800440e:	e7da      	b.n	80043c6 <_fflush_r+0x22>
 8004410:	080057d4 	.word	0x080057d4
 8004414:	080057f4 	.word	0x080057f4
 8004418:	080057b4 	.word	0x080057b4

0800441c <std>:
 800441c:	2300      	movs	r3, #0
 800441e:	b510      	push	{r4, lr}
 8004420:	4604      	mov	r4, r0
 8004422:	e9c0 3300 	strd	r3, r3, [r0]
 8004426:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800442a:	6083      	str	r3, [r0, #8]
 800442c:	8181      	strh	r1, [r0, #12]
 800442e:	6643      	str	r3, [r0, #100]	; 0x64
 8004430:	81c2      	strh	r2, [r0, #14]
 8004432:	6183      	str	r3, [r0, #24]
 8004434:	4619      	mov	r1, r3
 8004436:	2208      	movs	r2, #8
 8004438:	305c      	adds	r0, #92	; 0x5c
 800443a:	f7fe fb65 	bl	8002b08 <memset>
 800443e:	4b05      	ldr	r3, [pc, #20]	; (8004454 <std+0x38>)
 8004440:	6263      	str	r3, [r4, #36]	; 0x24
 8004442:	4b05      	ldr	r3, [pc, #20]	; (8004458 <std+0x3c>)
 8004444:	62a3      	str	r3, [r4, #40]	; 0x28
 8004446:	4b05      	ldr	r3, [pc, #20]	; (800445c <std+0x40>)
 8004448:	62e3      	str	r3, [r4, #44]	; 0x2c
 800444a:	4b05      	ldr	r3, [pc, #20]	; (8004460 <std+0x44>)
 800444c:	6224      	str	r4, [r4, #32]
 800444e:	6323      	str	r3, [r4, #48]	; 0x30
 8004450:	bd10      	pop	{r4, pc}
 8004452:	bf00      	nop
 8004454:	08005251 	.word	0x08005251
 8004458:	08005273 	.word	0x08005273
 800445c:	080052ab 	.word	0x080052ab
 8004460:	080052cf 	.word	0x080052cf

08004464 <_cleanup_r>:
 8004464:	4901      	ldr	r1, [pc, #4]	; (800446c <_cleanup_r+0x8>)
 8004466:	f000 b8af 	b.w	80045c8 <_fwalk_reent>
 800446a:	bf00      	nop
 800446c:	080043a5 	.word	0x080043a5

08004470 <__sfmoreglue>:
 8004470:	b570      	push	{r4, r5, r6, lr}
 8004472:	1e4a      	subs	r2, r1, #1
 8004474:	2568      	movs	r5, #104	; 0x68
 8004476:	4355      	muls	r5, r2
 8004478:	460e      	mov	r6, r1
 800447a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800447e:	f000 fd23 	bl	8004ec8 <_malloc_r>
 8004482:	4604      	mov	r4, r0
 8004484:	b140      	cbz	r0, 8004498 <__sfmoreglue+0x28>
 8004486:	2100      	movs	r1, #0
 8004488:	e9c0 1600 	strd	r1, r6, [r0]
 800448c:	300c      	adds	r0, #12
 800448e:	60a0      	str	r0, [r4, #8]
 8004490:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004494:	f7fe fb38 	bl	8002b08 <memset>
 8004498:	4620      	mov	r0, r4
 800449a:	bd70      	pop	{r4, r5, r6, pc}

0800449c <__sfp_lock_acquire>:
 800449c:	4801      	ldr	r0, [pc, #4]	; (80044a4 <__sfp_lock_acquire+0x8>)
 800449e:	f000 b8b8 	b.w	8004612 <__retarget_lock_acquire_recursive>
 80044a2:	bf00      	nop
 80044a4:	20000228 	.word	0x20000228

080044a8 <__sfp_lock_release>:
 80044a8:	4801      	ldr	r0, [pc, #4]	; (80044b0 <__sfp_lock_release+0x8>)
 80044aa:	f000 b8b3 	b.w	8004614 <__retarget_lock_release_recursive>
 80044ae:	bf00      	nop
 80044b0:	20000228 	.word	0x20000228

080044b4 <__sinit_lock_acquire>:
 80044b4:	4801      	ldr	r0, [pc, #4]	; (80044bc <__sinit_lock_acquire+0x8>)
 80044b6:	f000 b8ac 	b.w	8004612 <__retarget_lock_acquire_recursive>
 80044ba:	bf00      	nop
 80044bc:	20000223 	.word	0x20000223

080044c0 <__sinit_lock_release>:
 80044c0:	4801      	ldr	r0, [pc, #4]	; (80044c8 <__sinit_lock_release+0x8>)
 80044c2:	f000 b8a7 	b.w	8004614 <__retarget_lock_release_recursive>
 80044c6:	bf00      	nop
 80044c8:	20000223 	.word	0x20000223

080044cc <__sinit>:
 80044cc:	b510      	push	{r4, lr}
 80044ce:	4604      	mov	r4, r0
 80044d0:	f7ff fff0 	bl	80044b4 <__sinit_lock_acquire>
 80044d4:	69a3      	ldr	r3, [r4, #24]
 80044d6:	b11b      	cbz	r3, 80044e0 <__sinit+0x14>
 80044d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80044dc:	f7ff bff0 	b.w	80044c0 <__sinit_lock_release>
 80044e0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80044e4:	6523      	str	r3, [r4, #80]	; 0x50
 80044e6:	4b13      	ldr	r3, [pc, #76]	; (8004534 <__sinit+0x68>)
 80044e8:	4a13      	ldr	r2, [pc, #76]	; (8004538 <__sinit+0x6c>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	62a2      	str	r2, [r4, #40]	; 0x28
 80044ee:	42a3      	cmp	r3, r4
 80044f0:	bf04      	itt	eq
 80044f2:	2301      	moveq	r3, #1
 80044f4:	61a3      	streq	r3, [r4, #24]
 80044f6:	4620      	mov	r0, r4
 80044f8:	f000 f820 	bl	800453c <__sfp>
 80044fc:	6060      	str	r0, [r4, #4]
 80044fe:	4620      	mov	r0, r4
 8004500:	f000 f81c 	bl	800453c <__sfp>
 8004504:	60a0      	str	r0, [r4, #8]
 8004506:	4620      	mov	r0, r4
 8004508:	f000 f818 	bl	800453c <__sfp>
 800450c:	2200      	movs	r2, #0
 800450e:	60e0      	str	r0, [r4, #12]
 8004510:	2104      	movs	r1, #4
 8004512:	6860      	ldr	r0, [r4, #4]
 8004514:	f7ff ff82 	bl	800441c <std>
 8004518:	68a0      	ldr	r0, [r4, #8]
 800451a:	2201      	movs	r2, #1
 800451c:	2109      	movs	r1, #9
 800451e:	f7ff ff7d 	bl	800441c <std>
 8004522:	68e0      	ldr	r0, [r4, #12]
 8004524:	2202      	movs	r2, #2
 8004526:	2112      	movs	r1, #18
 8004528:	f7ff ff78 	bl	800441c <std>
 800452c:	2301      	movs	r3, #1
 800452e:	61a3      	str	r3, [r4, #24]
 8004530:	e7d2      	b.n	80044d8 <__sinit+0xc>
 8004532:	bf00      	nop
 8004534:	080056e8 	.word	0x080056e8
 8004538:	08004465 	.word	0x08004465

0800453c <__sfp>:
 800453c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800453e:	4607      	mov	r7, r0
 8004540:	f7ff ffac 	bl	800449c <__sfp_lock_acquire>
 8004544:	4b1e      	ldr	r3, [pc, #120]	; (80045c0 <__sfp+0x84>)
 8004546:	681e      	ldr	r6, [r3, #0]
 8004548:	69b3      	ldr	r3, [r6, #24]
 800454a:	b913      	cbnz	r3, 8004552 <__sfp+0x16>
 800454c:	4630      	mov	r0, r6
 800454e:	f7ff ffbd 	bl	80044cc <__sinit>
 8004552:	3648      	adds	r6, #72	; 0x48
 8004554:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004558:	3b01      	subs	r3, #1
 800455a:	d503      	bpl.n	8004564 <__sfp+0x28>
 800455c:	6833      	ldr	r3, [r6, #0]
 800455e:	b30b      	cbz	r3, 80045a4 <__sfp+0x68>
 8004560:	6836      	ldr	r6, [r6, #0]
 8004562:	e7f7      	b.n	8004554 <__sfp+0x18>
 8004564:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004568:	b9d5      	cbnz	r5, 80045a0 <__sfp+0x64>
 800456a:	4b16      	ldr	r3, [pc, #88]	; (80045c4 <__sfp+0x88>)
 800456c:	60e3      	str	r3, [r4, #12]
 800456e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004572:	6665      	str	r5, [r4, #100]	; 0x64
 8004574:	f000 f84c 	bl	8004610 <__retarget_lock_init_recursive>
 8004578:	f7ff ff96 	bl	80044a8 <__sfp_lock_release>
 800457c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004580:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004584:	6025      	str	r5, [r4, #0]
 8004586:	61a5      	str	r5, [r4, #24]
 8004588:	2208      	movs	r2, #8
 800458a:	4629      	mov	r1, r5
 800458c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004590:	f7fe faba 	bl	8002b08 <memset>
 8004594:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004598:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800459c:	4620      	mov	r0, r4
 800459e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80045a0:	3468      	adds	r4, #104	; 0x68
 80045a2:	e7d9      	b.n	8004558 <__sfp+0x1c>
 80045a4:	2104      	movs	r1, #4
 80045a6:	4638      	mov	r0, r7
 80045a8:	f7ff ff62 	bl	8004470 <__sfmoreglue>
 80045ac:	4604      	mov	r4, r0
 80045ae:	6030      	str	r0, [r6, #0]
 80045b0:	2800      	cmp	r0, #0
 80045b2:	d1d5      	bne.n	8004560 <__sfp+0x24>
 80045b4:	f7ff ff78 	bl	80044a8 <__sfp_lock_release>
 80045b8:	230c      	movs	r3, #12
 80045ba:	603b      	str	r3, [r7, #0]
 80045bc:	e7ee      	b.n	800459c <__sfp+0x60>
 80045be:	bf00      	nop
 80045c0:	080056e8 	.word	0x080056e8
 80045c4:	ffff0001 	.word	0xffff0001

080045c8 <_fwalk_reent>:
 80045c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80045cc:	4606      	mov	r6, r0
 80045ce:	4688      	mov	r8, r1
 80045d0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80045d4:	2700      	movs	r7, #0
 80045d6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80045da:	f1b9 0901 	subs.w	r9, r9, #1
 80045de:	d505      	bpl.n	80045ec <_fwalk_reent+0x24>
 80045e0:	6824      	ldr	r4, [r4, #0]
 80045e2:	2c00      	cmp	r4, #0
 80045e4:	d1f7      	bne.n	80045d6 <_fwalk_reent+0xe>
 80045e6:	4638      	mov	r0, r7
 80045e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80045ec:	89ab      	ldrh	r3, [r5, #12]
 80045ee:	2b01      	cmp	r3, #1
 80045f0:	d907      	bls.n	8004602 <_fwalk_reent+0x3a>
 80045f2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80045f6:	3301      	adds	r3, #1
 80045f8:	d003      	beq.n	8004602 <_fwalk_reent+0x3a>
 80045fa:	4629      	mov	r1, r5
 80045fc:	4630      	mov	r0, r6
 80045fe:	47c0      	blx	r8
 8004600:	4307      	orrs	r7, r0
 8004602:	3568      	adds	r5, #104	; 0x68
 8004604:	e7e9      	b.n	80045da <_fwalk_reent+0x12>
	...

08004608 <_localeconv_r>:
 8004608:	4800      	ldr	r0, [pc, #0]	; (800460c <_localeconv_r+0x4>)
 800460a:	4770      	bx	lr
 800460c:	20000164 	.word	0x20000164

08004610 <__retarget_lock_init_recursive>:
 8004610:	4770      	bx	lr

08004612 <__retarget_lock_acquire_recursive>:
 8004612:	4770      	bx	lr

08004614 <__retarget_lock_release_recursive>:
 8004614:	4770      	bx	lr

08004616 <__swhatbuf_r>:
 8004616:	b570      	push	{r4, r5, r6, lr}
 8004618:	460e      	mov	r6, r1
 800461a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800461e:	2900      	cmp	r1, #0
 8004620:	b096      	sub	sp, #88	; 0x58
 8004622:	4614      	mov	r4, r2
 8004624:	461d      	mov	r5, r3
 8004626:	da07      	bge.n	8004638 <__swhatbuf_r+0x22>
 8004628:	2300      	movs	r3, #0
 800462a:	602b      	str	r3, [r5, #0]
 800462c:	89b3      	ldrh	r3, [r6, #12]
 800462e:	061a      	lsls	r2, r3, #24
 8004630:	d410      	bmi.n	8004654 <__swhatbuf_r+0x3e>
 8004632:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004636:	e00e      	b.n	8004656 <__swhatbuf_r+0x40>
 8004638:	466a      	mov	r2, sp
 800463a:	f000 ff5f 	bl	80054fc <_fstat_r>
 800463e:	2800      	cmp	r0, #0
 8004640:	dbf2      	blt.n	8004628 <__swhatbuf_r+0x12>
 8004642:	9a01      	ldr	r2, [sp, #4]
 8004644:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004648:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800464c:	425a      	negs	r2, r3
 800464e:	415a      	adcs	r2, r3
 8004650:	602a      	str	r2, [r5, #0]
 8004652:	e7ee      	b.n	8004632 <__swhatbuf_r+0x1c>
 8004654:	2340      	movs	r3, #64	; 0x40
 8004656:	2000      	movs	r0, #0
 8004658:	6023      	str	r3, [r4, #0]
 800465a:	b016      	add	sp, #88	; 0x58
 800465c:	bd70      	pop	{r4, r5, r6, pc}
	...

08004660 <__smakebuf_r>:
 8004660:	898b      	ldrh	r3, [r1, #12]
 8004662:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004664:	079d      	lsls	r5, r3, #30
 8004666:	4606      	mov	r6, r0
 8004668:	460c      	mov	r4, r1
 800466a:	d507      	bpl.n	800467c <__smakebuf_r+0x1c>
 800466c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004670:	6023      	str	r3, [r4, #0]
 8004672:	6123      	str	r3, [r4, #16]
 8004674:	2301      	movs	r3, #1
 8004676:	6163      	str	r3, [r4, #20]
 8004678:	b002      	add	sp, #8
 800467a:	bd70      	pop	{r4, r5, r6, pc}
 800467c:	ab01      	add	r3, sp, #4
 800467e:	466a      	mov	r2, sp
 8004680:	f7ff ffc9 	bl	8004616 <__swhatbuf_r>
 8004684:	9900      	ldr	r1, [sp, #0]
 8004686:	4605      	mov	r5, r0
 8004688:	4630      	mov	r0, r6
 800468a:	f000 fc1d 	bl	8004ec8 <_malloc_r>
 800468e:	b948      	cbnz	r0, 80046a4 <__smakebuf_r+0x44>
 8004690:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004694:	059a      	lsls	r2, r3, #22
 8004696:	d4ef      	bmi.n	8004678 <__smakebuf_r+0x18>
 8004698:	f023 0303 	bic.w	r3, r3, #3
 800469c:	f043 0302 	orr.w	r3, r3, #2
 80046a0:	81a3      	strh	r3, [r4, #12]
 80046a2:	e7e3      	b.n	800466c <__smakebuf_r+0xc>
 80046a4:	4b0d      	ldr	r3, [pc, #52]	; (80046dc <__smakebuf_r+0x7c>)
 80046a6:	62b3      	str	r3, [r6, #40]	; 0x28
 80046a8:	89a3      	ldrh	r3, [r4, #12]
 80046aa:	6020      	str	r0, [r4, #0]
 80046ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80046b0:	81a3      	strh	r3, [r4, #12]
 80046b2:	9b00      	ldr	r3, [sp, #0]
 80046b4:	6163      	str	r3, [r4, #20]
 80046b6:	9b01      	ldr	r3, [sp, #4]
 80046b8:	6120      	str	r0, [r4, #16]
 80046ba:	b15b      	cbz	r3, 80046d4 <__smakebuf_r+0x74>
 80046bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80046c0:	4630      	mov	r0, r6
 80046c2:	f000 ff2d 	bl	8005520 <_isatty_r>
 80046c6:	b128      	cbz	r0, 80046d4 <__smakebuf_r+0x74>
 80046c8:	89a3      	ldrh	r3, [r4, #12]
 80046ca:	f023 0303 	bic.w	r3, r3, #3
 80046ce:	f043 0301 	orr.w	r3, r3, #1
 80046d2:	81a3      	strh	r3, [r4, #12]
 80046d4:	89a0      	ldrh	r0, [r4, #12]
 80046d6:	4305      	orrs	r5, r0
 80046d8:	81a5      	strh	r5, [r4, #12]
 80046da:	e7cd      	b.n	8004678 <__smakebuf_r+0x18>
 80046dc:	08004465 	.word	0x08004465

080046e0 <malloc>:
 80046e0:	4b02      	ldr	r3, [pc, #8]	; (80046ec <malloc+0xc>)
 80046e2:	4601      	mov	r1, r0
 80046e4:	6818      	ldr	r0, [r3, #0]
 80046e6:	f000 bbef 	b.w	8004ec8 <_malloc_r>
 80046ea:	bf00      	nop
 80046ec:	20000010 	.word	0x20000010

080046f0 <memcpy>:
 80046f0:	440a      	add	r2, r1
 80046f2:	4291      	cmp	r1, r2
 80046f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80046f8:	d100      	bne.n	80046fc <memcpy+0xc>
 80046fa:	4770      	bx	lr
 80046fc:	b510      	push	{r4, lr}
 80046fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004702:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004706:	4291      	cmp	r1, r2
 8004708:	d1f9      	bne.n	80046fe <memcpy+0xe>
 800470a:	bd10      	pop	{r4, pc}

0800470c <_Balloc>:
 800470c:	b570      	push	{r4, r5, r6, lr}
 800470e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004710:	4604      	mov	r4, r0
 8004712:	460d      	mov	r5, r1
 8004714:	b976      	cbnz	r6, 8004734 <_Balloc+0x28>
 8004716:	2010      	movs	r0, #16
 8004718:	f7ff ffe2 	bl	80046e0 <malloc>
 800471c:	4602      	mov	r2, r0
 800471e:	6260      	str	r0, [r4, #36]	; 0x24
 8004720:	b920      	cbnz	r0, 800472c <_Balloc+0x20>
 8004722:	4b18      	ldr	r3, [pc, #96]	; (8004784 <_Balloc+0x78>)
 8004724:	4818      	ldr	r0, [pc, #96]	; (8004788 <_Balloc+0x7c>)
 8004726:	2166      	movs	r1, #102	; 0x66
 8004728:	f000 fea8 	bl	800547c <__assert_func>
 800472c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004730:	6006      	str	r6, [r0, #0]
 8004732:	60c6      	str	r6, [r0, #12]
 8004734:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004736:	68f3      	ldr	r3, [r6, #12]
 8004738:	b183      	cbz	r3, 800475c <_Balloc+0x50>
 800473a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800473c:	68db      	ldr	r3, [r3, #12]
 800473e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004742:	b9b8      	cbnz	r0, 8004774 <_Balloc+0x68>
 8004744:	2101      	movs	r1, #1
 8004746:	fa01 f605 	lsl.w	r6, r1, r5
 800474a:	1d72      	adds	r2, r6, #5
 800474c:	0092      	lsls	r2, r2, #2
 800474e:	4620      	mov	r0, r4
 8004750:	f000 fb5a 	bl	8004e08 <_calloc_r>
 8004754:	b160      	cbz	r0, 8004770 <_Balloc+0x64>
 8004756:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800475a:	e00e      	b.n	800477a <_Balloc+0x6e>
 800475c:	2221      	movs	r2, #33	; 0x21
 800475e:	2104      	movs	r1, #4
 8004760:	4620      	mov	r0, r4
 8004762:	f000 fb51 	bl	8004e08 <_calloc_r>
 8004766:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004768:	60f0      	str	r0, [r6, #12]
 800476a:	68db      	ldr	r3, [r3, #12]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d1e4      	bne.n	800473a <_Balloc+0x2e>
 8004770:	2000      	movs	r0, #0
 8004772:	bd70      	pop	{r4, r5, r6, pc}
 8004774:	6802      	ldr	r2, [r0, #0]
 8004776:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800477a:	2300      	movs	r3, #0
 800477c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004780:	e7f7      	b.n	8004772 <_Balloc+0x66>
 8004782:	bf00      	nop
 8004784:	0800572d 	.word	0x0800572d
 8004788:	08005814 	.word	0x08005814

0800478c <_Bfree>:
 800478c:	b570      	push	{r4, r5, r6, lr}
 800478e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004790:	4605      	mov	r5, r0
 8004792:	460c      	mov	r4, r1
 8004794:	b976      	cbnz	r6, 80047b4 <_Bfree+0x28>
 8004796:	2010      	movs	r0, #16
 8004798:	f7ff ffa2 	bl	80046e0 <malloc>
 800479c:	4602      	mov	r2, r0
 800479e:	6268      	str	r0, [r5, #36]	; 0x24
 80047a0:	b920      	cbnz	r0, 80047ac <_Bfree+0x20>
 80047a2:	4b09      	ldr	r3, [pc, #36]	; (80047c8 <_Bfree+0x3c>)
 80047a4:	4809      	ldr	r0, [pc, #36]	; (80047cc <_Bfree+0x40>)
 80047a6:	218a      	movs	r1, #138	; 0x8a
 80047a8:	f000 fe68 	bl	800547c <__assert_func>
 80047ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80047b0:	6006      	str	r6, [r0, #0]
 80047b2:	60c6      	str	r6, [r0, #12]
 80047b4:	b13c      	cbz	r4, 80047c6 <_Bfree+0x3a>
 80047b6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80047b8:	6862      	ldr	r2, [r4, #4]
 80047ba:	68db      	ldr	r3, [r3, #12]
 80047bc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80047c0:	6021      	str	r1, [r4, #0]
 80047c2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80047c6:	bd70      	pop	{r4, r5, r6, pc}
 80047c8:	0800572d 	.word	0x0800572d
 80047cc:	08005814 	.word	0x08005814

080047d0 <__multadd>:
 80047d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80047d4:	690e      	ldr	r6, [r1, #16]
 80047d6:	4607      	mov	r7, r0
 80047d8:	4698      	mov	r8, r3
 80047da:	460c      	mov	r4, r1
 80047dc:	f101 0014 	add.w	r0, r1, #20
 80047e0:	2300      	movs	r3, #0
 80047e2:	6805      	ldr	r5, [r0, #0]
 80047e4:	b2a9      	uxth	r1, r5
 80047e6:	fb02 8101 	mla	r1, r2, r1, r8
 80047ea:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80047ee:	0c2d      	lsrs	r5, r5, #16
 80047f0:	fb02 c505 	mla	r5, r2, r5, ip
 80047f4:	b289      	uxth	r1, r1
 80047f6:	3301      	adds	r3, #1
 80047f8:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80047fc:	429e      	cmp	r6, r3
 80047fe:	f840 1b04 	str.w	r1, [r0], #4
 8004802:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8004806:	dcec      	bgt.n	80047e2 <__multadd+0x12>
 8004808:	f1b8 0f00 	cmp.w	r8, #0
 800480c:	d022      	beq.n	8004854 <__multadd+0x84>
 800480e:	68a3      	ldr	r3, [r4, #8]
 8004810:	42b3      	cmp	r3, r6
 8004812:	dc19      	bgt.n	8004848 <__multadd+0x78>
 8004814:	6861      	ldr	r1, [r4, #4]
 8004816:	4638      	mov	r0, r7
 8004818:	3101      	adds	r1, #1
 800481a:	f7ff ff77 	bl	800470c <_Balloc>
 800481e:	4605      	mov	r5, r0
 8004820:	b928      	cbnz	r0, 800482e <__multadd+0x5e>
 8004822:	4602      	mov	r2, r0
 8004824:	4b0d      	ldr	r3, [pc, #52]	; (800485c <__multadd+0x8c>)
 8004826:	480e      	ldr	r0, [pc, #56]	; (8004860 <__multadd+0x90>)
 8004828:	21b5      	movs	r1, #181	; 0xb5
 800482a:	f000 fe27 	bl	800547c <__assert_func>
 800482e:	6922      	ldr	r2, [r4, #16]
 8004830:	3202      	adds	r2, #2
 8004832:	f104 010c 	add.w	r1, r4, #12
 8004836:	0092      	lsls	r2, r2, #2
 8004838:	300c      	adds	r0, #12
 800483a:	f7ff ff59 	bl	80046f0 <memcpy>
 800483e:	4621      	mov	r1, r4
 8004840:	4638      	mov	r0, r7
 8004842:	f7ff ffa3 	bl	800478c <_Bfree>
 8004846:	462c      	mov	r4, r5
 8004848:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800484c:	3601      	adds	r6, #1
 800484e:	f8c3 8014 	str.w	r8, [r3, #20]
 8004852:	6126      	str	r6, [r4, #16]
 8004854:	4620      	mov	r0, r4
 8004856:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800485a:	bf00      	nop
 800485c:	080057a3 	.word	0x080057a3
 8004860:	08005814 	.word	0x08005814

08004864 <__hi0bits>:
 8004864:	0c03      	lsrs	r3, r0, #16
 8004866:	041b      	lsls	r3, r3, #16
 8004868:	b9d3      	cbnz	r3, 80048a0 <__hi0bits+0x3c>
 800486a:	0400      	lsls	r0, r0, #16
 800486c:	2310      	movs	r3, #16
 800486e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8004872:	bf04      	itt	eq
 8004874:	0200      	lsleq	r0, r0, #8
 8004876:	3308      	addeq	r3, #8
 8004878:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800487c:	bf04      	itt	eq
 800487e:	0100      	lsleq	r0, r0, #4
 8004880:	3304      	addeq	r3, #4
 8004882:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8004886:	bf04      	itt	eq
 8004888:	0080      	lsleq	r0, r0, #2
 800488a:	3302      	addeq	r3, #2
 800488c:	2800      	cmp	r0, #0
 800488e:	db05      	blt.n	800489c <__hi0bits+0x38>
 8004890:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8004894:	f103 0301 	add.w	r3, r3, #1
 8004898:	bf08      	it	eq
 800489a:	2320      	moveq	r3, #32
 800489c:	4618      	mov	r0, r3
 800489e:	4770      	bx	lr
 80048a0:	2300      	movs	r3, #0
 80048a2:	e7e4      	b.n	800486e <__hi0bits+0xa>

080048a4 <__lo0bits>:
 80048a4:	6803      	ldr	r3, [r0, #0]
 80048a6:	f013 0207 	ands.w	r2, r3, #7
 80048aa:	4601      	mov	r1, r0
 80048ac:	d00b      	beq.n	80048c6 <__lo0bits+0x22>
 80048ae:	07da      	lsls	r2, r3, #31
 80048b0:	d424      	bmi.n	80048fc <__lo0bits+0x58>
 80048b2:	0798      	lsls	r0, r3, #30
 80048b4:	bf49      	itett	mi
 80048b6:	085b      	lsrmi	r3, r3, #1
 80048b8:	089b      	lsrpl	r3, r3, #2
 80048ba:	2001      	movmi	r0, #1
 80048bc:	600b      	strmi	r3, [r1, #0]
 80048be:	bf5c      	itt	pl
 80048c0:	600b      	strpl	r3, [r1, #0]
 80048c2:	2002      	movpl	r0, #2
 80048c4:	4770      	bx	lr
 80048c6:	b298      	uxth	r0, r3
 80048c8:	b9b0      	cbnz	r0, 80048f8 <__lo0bits+0x54>
 80048ca:	0c1b      	lsrs	r3, r3, #16
 80048cc:	2010      	movs	r0, #16
 80048ce:	f013 0fff 	tst.w	r3, #255	; 0xff
 80048d2:	bf04      	itt	eq
 80048d4:	0a1b      	lsreq	r3, r3, #8
 80048d6:	3008      	addeq	r0, #8
 80048d8:	071a      	lsls	r2, r3, #28
 80048da:	bf04      	itt	eq
 80048dc:	091b      	lsreq	r3, r3, #4
 80048de:	3004      	addeq	r0, #4
 80048e0:	079a      	lsls	r2, r3, #30
 80048e2:	bf04      	itt	eq
 80048e4:	089b      	lsreq	r3, r3, #2
 80048e6:	3002      	addeq	r0, #2
 80048e8:	07da      	lsls	r2, r3, #31
 80048ea:	d403      	bmi.n	80048f4 <__lo0bits+0x50>
 80048ec:	085b      	lsrs	r3, r3, #1
 80048ee:	f100 0001 	add.w	r0, r0, #1
 80048f2:	d005      	beq.n	8004900 <__lo0bits+0x5c>
 80048f4:	600b      	str	r3, [r1, #0]
 80048f6:	4770      	bx	lr
 80048f8:	4610      	mov	r0, r2
 80048fa:	e7e8      	b.n	80048ce <__lo0bits+0x2a>
 80048fc:	2000      	movs	r0, #0
 80048fe:	4770      	bx	lr
 8004900:	2020      	movs	r0, #32
 8004902:	4770      	bx	lr

08004904 <__i2b>:
 8004904:	b510      	push	{r4, lr}
 8004906:	460c      	mov	r4, r1
 8004908:	2101      	movs	r1, #1
 800490a:	f7ff feff 	bl	800470c <_Balloc>
 800490e:	4602      	mov	r2, r0
 8004910:	b928      	cbnz	r0, 800491e <__i2b+0x1a>
 8004912:	4b05      	ldr	r3, [pc, #20]	; (8004928 <__i2b+0x24>)
 8004914:	4805      	ldr	r0, [pc, #20]	; (800492c <__i2b+0x28>)
 8004916:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800491a:	f000 fdaf 	bl	800547c <__assert_func>
 800491e:	2301      	movs	r3, #1
 8004920:	6144      	str	r4, [r0, #20]
 8004922:	6103      	str	r3, [r0, #16]
 8004924:	bd10      	pop	{r4, pc}
 8004926:	bf00      	nop
 8004928:	080057a3 	.word	0x080057a3
 800492c:	08005814 	.word	0x08005814

08004930 <__multiply>:
 8004930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004934:	4614      	mov	r4, r2
 8004936:	690a      	ldr	r2, [r1, #16]
 8004938:	6923      	ldr	r3, [r4, #16]
 800493a:	429a      	cmp	r2, r3
 800493c:	bfb8      	it	lt
 800493e:	460b      	movlt	r3, r1
 8004940:	460d      	mov	r5, r1
 8004942:	bfbc      	itt	lt
 8004944:	4625      	movlt	r5, r4
 8004946:	461c      	movlt	r4, r3
 8004948:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800494c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8004950:	68ab      	ldr	r3, [r5, #8]
 8004952:	6869      	ldr	r1, [r5, #4]
 8004954:	eb0a 0709 	add.w	r7, sl, r9
 8004958:	42bb      	cmp	r3, r7
 800495a:	b085      	sub	sp, #20
 800495c:	bfb8      	it	lt
 800495e:	3101      	addlt	r1, #1
 8004960:	f7ff fed4 	bl	800470c <_Balloc>
 8004964:	b930      	cbnz	r0, 8004974 <__multiply+0x44>
 8004966:	4602      	mov	r2, r0
 8004968:	4b42      	ldr	r3, [pc, #264]	; (8004a74 <__multiply+0x144>)
 800496a:	4843      	ldr	r0, [pc, #268]	; (8004a78 <__multiply+0x148>)
 800496c:	f240 115d 	movw	r1, #349	; 0x15d
 8004970:	f000 fd84 	bl	800547c <__assert_func>
 8004974:	f100 0614 	add.w	r6, r0, #20
 8004978:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800497c:	4633      	mov	r3, r6
 800497e:	2200      	movs	r2, #0
 8004980:	4543      	cmp	r3, r8
 8004982:	d31e      	bcc.n	80049c2 <__multiply+0x92>
 8004984:	f105 0c14 	add.w	ip, r5, #20
 8004988:	f104 0314 	add.w	r3, r4, #20
 800498c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8004990:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8004994:	9202      	str	r2, [sp, #8]
 8004996:	ebac 0205 	sub.w	r2, ip, r5
 800499a:	3a15      	subs	r2, #21
 800499c:	f022 0203 	bic.w	r2, r2, #3
 80049a0:	3204      	adds	r2, #4
 80049a2:	f105 0115 	add.w	r1, r5, #21
 80049a6:	458c      	cmp	ip, r1
 80049a8:	bf38      	it	cc
 80049aa:	2204      	movcc	r2, #4
 80049ac:	9201      	str	r2, [sp, #4]
 80049ae:	9a02      	ldr	r2, [sp, #8]
 80049b0:	9303      	str	r3, [sp, #12]
 80049b2:	429a      	cmp	r2, r3
 80049b4:	d808      	bhi.n	80049c8 <__multiply+0x98>
 80049b6:	2f00      	cmp	r7, #0
 80049b8:	dc55      	bgt.n	8004a66 <__multiply+0x136>
 80049ba:	6107      	str	r7, [r0, #16]
 80049bc:	b005      	add	sp, #20
 80049be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049c2:	f843 2b04 	str.w	r2, [r3], #4
 80049c6:	e7db      	b.n	8004980 <__multiply+0x50>
 80049c8:	f8b3 a000 	ldrh.w	sl, [r3]
 80049cc:	f1ba 0f00 	cmp.w	sl, #0
 80049d0:	d020      	beq.n	8004a14 <__multiply+0xe4>
 80049d2:	f105 0e14 	add.w	lr, r5, #20
 80049d6:	46b1      	mov	r9, r6
 80049d8:	2200      	movs	r2, #0
 80049da:	f85e 4b04 	ldr.w	r4, [lr], #4
 80049de:	f8d9 b000 	ldr.w	fp, [r9]
 80049e2:	b2a1      	uxth	r1, r4
 80049e4:	fa1f fb8b 	uxth.w	fp, fp
 80049e8:	fb0a b101 	mla	r1, sl, r1, fp
 80049ec:	4411      	add	r1, r2
 80049ee:	f8d9 2000 	ldr.w	r2, [r9]
 80049f2:	0c24      	lsrs	r4, r4, #16
 80049f4:	0c12      	lsrs	r2, r2, #16
 80049f6:	fb0a 2404 	mla	r4, sl, r4, r2
 80049fa:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80049fe:	b289      	uxth	r1, r1
 8004a00:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8004a04:	45f4      	cmp	ip, lr
 8004a06:	f849 1b04 	str.w	r1, [r9], #4
 8004a0a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8004a0e:	d8e4      	bhi.n	80049da <__multiply+0xaa>
 8004a10:	9901      	ldr	r1, [sp, #4]
 8004a12:	5072      	str	r2, [r6, r1]
 8004a14:	9a03      	ldr	r2, [sp, #12]
 8004a16:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8004a1a:	3304      	adds	r3, #4
 8004a1c:	f1b9 0f00 	cmp.w	r9, #0
 8004a20:	d01f      	beq.n	8004a62 <__multiply+0x132>
 8004a22:	6834      	ldr	r4, [r6, #0]
 8004a24:	f105 0114 	add.w	r1, r5, #20
 8004a28:	46b6      	mov	lr, r6
 8004a2a:	f04f 0a00 	mov.w	sl, #0
 8004a2e:	880a      	ldrh	r2, [r1, #0]
 8004a30:	f8be b002 	ldrh.w	fp, [lr, #2]
 8004a34:	fb09 b202 	mla	r2, r9, r2, fp
 8004a38:	4492      	add	sl, r2
 8004a3a:	b2a4      	uxth	r4, r4
 8004a3c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8004a40:	f84e 4b04 	str.w	r4, [lr], #4
 8004a44:	f851 4b04 	ldr.w	r4, [r1], #4
 8004a48:	f8be 2000 	ldrh.w	r2, [lr]
 8004a4c:	0c24      	lsrs	r4, r4, #16
 8004a4e:	fb09 2404 	mla	r4, r9, r4, r2
 8004a52:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8004a56:	458c      	cmp	ip, r1
 8004a58:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8004a5c:	d8e7      	bhi.n	8004a2e <__multiply+0xfe>
 8004a5e:	9a01      	ldr	r2, [sp, #4]
 8004a60:	50b4      	str	r4, [r6, r2]
 8004a62:	3604      	adds	r6, #4
 8004a64:	e7a3      	b.n	80049ae <__multiply+0x7e>
 8004a66:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d1a5      	bne.n	80049ba <__multiply+0x8a>
 8004a6e:	3f01      	subs	r7, #1
 8004a70:	e7a1      	b.n	80049b6 <__multiply+0x86>
 8004a72:	bf00      	nop
 8004a74:	080057a3 	.word	0x080057a3
 8004a78:	08005814 	.word	0x08005814

08004a7c <__pow5mult>:
 8004a7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a80:	4615      	mov	r5, r2
 8004a82:	f012 0203 	ands.w	r2, r2, #3
 8004a86:	4606      	mov	r6, r0
 8004a88:	460f      	mov	r7, r1
 8004a8a:	d007      	beq.n	8004a9c <__pow5mult+0x20>
 8004a8c:	4c25      	ldr	r4, [pc, #148]	; (8004b24 <__pow5mult+0xa8>)
 8004a8e:	3a01      	subs	r2, #1
 8004a90:	2300      	movs	r3, #0
 8004a92:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004a96:	f7ff fe9b 	bl	80047d0 <__multadd>
 8004a9a:	4607      	mov	r7, r0
 8004a9c:	10ad      	asrs	r5, r5, #2
 8004a9e:	d03d      	beq.n	8004b1c <__pow5mult+0xa0>
 8004aa0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8004aa2:	b97c      	cbnz	r4, 8004ac4 <__pow5mult+0x48>
 8004aa4:	2010      	movs	r0, #16
 8004aa6:	f7ff fe1b 	bl	80046e0 <malloc>
 8004aaa:	4602      	mov	r2, r0
 8004aac:	6270      	str	r0, [r6, #36]	; 0x24
 8004aae:	b928      	cbnz	r0, 8004abc <__pow5mult+0x40>
 8004ab0:	4b1d      	ldr	r3, [pc, #116]	; (8004b28 <__pow5mult+0xac>)
 8004ab2:	481e      	ldr	r0, [pc, #120]	; (8004b2c <__pow5mult+0xb0>)
 8004ab4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8004ab8:	f000 fce0 	bl	800547c <__assert_func>
 8004abc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004ac0:	6004      	str	r4, [r0, #0]
 8004ac2:	60c4      	str	r4, [r0, #12]
 8004ac4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8004ac8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004acc:	b94c      	cbnz	r4, 8004ae2 <__pow5mult+0x66>
 8004ace:	f240 2171 	movw	r1, #625	; 0x271
 8004ad2:	4630      	mov	r0, r6
 8004ad4:	f7ff ff16 	bl	8004904 <__i2b>
 8004ad8:	2300      	movs	r3, #0
 8004ada:	f8c8 0008 	str.w	r0, [r8, #8]
 8004ade:	4604      	mov	r4, r0
 8004ae0:	6003      	str	r3, [r0, #0]
 8004ae2:	f04f 0900 	mov.w	r9, #0
 8004ae6:	07eb      	lsls	r3, r5, #31
 8004ae8:	d50a      	bpl.n	8004b00 <__pow5mult+0x84>
 8004aea:	4639      	mov	r1, r7
 8004aec:	4622      	mov	r2, r4
 8004aee:	4630      	mov	r0, r6
 8004af0:	f7ff ff1e 	bl	8004930 <__multiply>
 8004af4:	4639      	mov	r1, r7
 8004af6:	4680      	mov	r8, r0
 8004af8:	4630      	mov	r0, r6
 8004afa:	f7ff fe47 	bl	800478c <_Bfree>
 8004afe:	4647      	mov	r7, r8
 8004b00:	106d      	asrs	r5, r5, #1
 8004b02:	d00b      	beq.n	8004b1c <__pow5mult+0xa0>
 8004b04:	6820      	ldr	r0, [r4, #0]
 8004b06:	b938      	cbnz	r0, 8004b18 <__pow5mult+0x9c>
 8004b08:	4622      	mov	r2, r4
 8004b0a:	4621      	mov	r1, r4
 8004b0c:	4630      	mov	r0, r6
 8004b0e:	f7ff ff0f 	bl	8004930 <__multiply>
 8004b12:	6020      	str	r0, [r4, #0]
 8004b14:	f8c0 9000 	str.w	r9, [r0]
 8004b18:	4604      	mov	r4, r0
 8004b1a:	e7e4      	b.n	8004ae6 <__pow5mult+0x6a>
 8004b1c:	4638      	mov	r0, r7
 8004b1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004b22:	bf00      	nop
 8004b24:	08005968 	.word	0x08005968
 8004b28:	0800572d 	.word	0x0800572d
 8004b2c:	08005814 	.word	0x08005814

08004b30 <__lshift>:
 8004b30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b34:	460c      	mov	r4, r1
 8004b36:	6849      	ldr	r1, [r1, #4]
 8004b38:	6923      	ldr	r3, [r4, #16]
 8004b3a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8004b3e:	68a3      	ldr	r3, [r4, #8]
 8004b40:	4607      	mov	r7, r0
 8004b42:	4691      	mov	r9, r2
 8004b44:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004b48:	f108 0601 	add.w	r6, r8, #1
 8004b4c:	42b3      	cmp	r3, r6
 8004b4e:	db0b      	blt.n	8004b68 <__lshift+0x38>
 8004b50:	4638      	mov	r0, r7
 8004b52:	f7ff fddb 	bl	800470c <_Balloc>
 8004b56:	4605      	mov	r5, r0
 8004b58:	b948      	cbnz	r0, 8004b6e <__lshift+0x3e>
 8004b5a:	4602      	mov	r2, r0
 8004b5c:	4b28      	ldr	r3, [pc, #160]	; (8004c00 <__lshift+0xd0>)
 8004b5e:	4829      	ldr	r0, [pc, #164]	; (8004c04 <__lshift+0xd4>)
 8004b60:	f240 11d9 	movw	r1, #473	; 0x1d9
 8004b64:	f000 fc8a 	bl	800547c <__assert_func>
 8004b68:	3101      	adds	r1, #1
 8004b6a:	005b      	lsls	r3, r3, #1
 8004b6c:	e7ee      	b.n	8004b4c <__lshift+0x1c>
 8004b6e:	2300      	movs	r3, #0
 8004b70:	f100 0114 	add.w	r1, r0, #20
 8004b74:	f100 0210 	add.w	r2, r0, #16
 8004b78:	4618      	mov	r0, r3
 8004b7a:	4553      	cmp	r3, sl
 8004b7c:	db33      	blt.n	8004be6 <__lshift+0xb6>
 8004b7e:	6920      	ldr	r0, [r4, #16]
 8004b80:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004b84:	f104 0314 	add.w	r3, r4, #20
 8004b88:	f019 091f 	ands.w	r9, r9, #31
 8004b8c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004b90:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004b94:	d02b      	beq.n	8004bee <__lshift+0xbe>
 8004b96:	f1c9 0e20 	rsb	lr, r9, #32
 8004b9a:	468a      	mov	sl, r1
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	6818      	ldr	r0, [r3, #0]
 8004ba0:	fa00 f009 	lsl.w	r0, r0, r9
 8004ba4:	4302      	orrs	r2, r0
 8004ba6:	f84a 2b04 	str.w	r2, [sl], #4
 8004baa:	f853 2b04 	ldr.w	r2, [r3], #4
 8004bae:	459c      	cmp	ip, r3
 8004bb0:	fa22 f20e 	lsr.w	r2, r2, lr
 8004bb4:	d8f3      	bhi.n	8004b9e <__lshift+0x6e>
 8004bb6:	ebac 0304 	sub.w	r3, ip, r4
 8004bba:	3b15      	subs	r3, #21
 8004bbc:	f023 0303 	bic.w	r3, r3, #3
 8004bc0:	3304      	adds	r3, #4
 8004bc2:	f104 0015 	add.w	r0, r4, #21
 8004bc6:	4584      	cmp	ip, r0
 8004bc8:	bf38      	it	cc
 8004bca:	2304      	movcc	r3, #4
 8004bcc:	50ca      	str	r2, [r1, r3]
 8004bce:	b10a      	cbz	r2, 8004bd4 <__lshift+0xa4>
 8004bd0:	f108 0602 	add.w	r6, r8, #2
 8004bd4:	3e01      	subs	r6, #1
 8004bd6:	4638      	mov	r0, r7
 8004bd8:	612e      	str	r6, [r5, #16]
 8004bda:	4621      	mov	r1, r4
 8004bdc:	f7ff fdd6 	bl	800478c <_Bfree>
 8004be0:	4628      	mov	r0, r5
 8004be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004be6:	f842 0f04 	str.w	r0, [r2, #4]!
 8004bea:	3301      	adds	r3, #1
 8004bec:	e7c5      	b.n	8004b7a <__lshift+0x4a>
 8004bee:	3904      	subs	r1, #4
 8004bf0:	f853 2b04 	ldr.w	r2, [r3], #4
 8004bf4:	f841 2f04 	str.w	r2, [r1, #4]!
 8004bf8:	459c      	cmp	ip, r3
 8004bfa:	d8f9      	bhi.n	8004bf0 <__lshift+0xc0>
 8004bfc:	e7ea      	b.n	8004bd4 <__lshift+0xa4>
 8004bfe:	bf00      	nop
 8004c00:	080057a3 	.word	0x080057a3
 8004c04:	08005814 	.word	0x08005814

08004c08 <__mcmp>:
 8004c08:	b530      	push	{r4, r5, lr}
 8004c0a:	6902      	ldr	r2, [r0, #16]
 8004c0c:	690c      	ldr	r4, [r1, #16]
 8004c0e:	1b12      	subs	r2, r2, r4
 8004c10:	d10e      	bne.n	8004c30 <__mcmp+0x28>
 8004c12:	f100 0314 	add.w	r3, r0, #20
 8004c16:	3114      	adds	r1, #20
 8004c18:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8004c1c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8004c20:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8004c24:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8004c28:	42a5      	cmp	r5, r4
 8004c2a:	d003      	beq.n	8004c34 <__mcmp+0x2c>
 8004c2c:	d305      	bcc.n	8004c3a <__mcmp+0x32>
 8004c2e:	2201      	movs	r2, #1
 8004c30:	4610      	mov	r0, r2
 8004c32:	bd30      	pop	{r4, r5, pc}
 8004c34:	4283      	cmp	r3, r0
 8004c36:	d3f3      	bcc.n	8004c20 <__mcmp+0x18>
 8004c38:	e7fa      	b.n	8004c30 <__mcmp+0x28>
 8004c3a:	f04f 32ff 	mov.w	r2, #4294967295
 8004c3e:	e7f7      	b.n	8004c30 <__mcmp+0x28>

08004c40 <__mdiff>:
 8004c40:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c44:	460c      	mov	r4, r1
 8004c46:	4606      	mov	r6, r0
 8004c48:	4611      	mov	r1, r2
 8004c4a:	4620      	mov	r0, r4
 8004c4c:	4617      	mov	r7, r2
 8004c4e:	f7ff ffdb 	bl	8004c08 <__mcmp>
 8004c52:	1e05      	subs	r5, r0, #0
 8004c54:	d110      	bne.n	8004c78 <__mdiff+0x38>
 8004c56:	4629      	mov	r1, r5
 8004c58:	4630      	mov	r0, r6
 8004c5a:	f7ff fd57 	bl	800470c <_Balloc>
 8004c5e:	b930      	cbnz	r0, 8004c6e <__mdiff+0x2e>
 8004c60:	4b39      	ldr	r3, [pc, #228]	; (8004d48 <__mdiff+0x108>)
 8004c62:	4602      	mov	r2, r0
 8004c64:	f240 2132 	movw	r1, #562	; 0x232
 8004c68:	4838      	ldr	r0, [pc, #224]	; (8004d4c <__mdiff+0x10c>)
 8004c6a:	f000 fc07 	bl	800547c <__assert_func>
 8004c6e:	2301      	movs	r3, #1
 8004c70:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8004c74:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c78:	bfa4      	itt	ge
 8004c7a:	463b      	movge	r3, r7
 8004c7c:	4627      	movge	r7, r4
 8004c7e:	4630      	mov	r0, r6
 8004c80:	6879      	ldr	r1, [r7, #4]
 8004c82:	bfa6      	itte	ge
 8004c84:	461c      	movge	r4, r3
 8004c86:	2500      	movge	r5, #0
 8004c88:	2501      	movlt	r5, #1
 8004c8a:	f7ff fd3f 	bl	800470c <_Balloc>
 8004c8e:	b920      	cbnz	r0, 8004c9a <__mdiff+0x5a>
 8004c90:	4b2d      	ldr	r3, [pc, #180]	; (8004d48 <__mdiff+0x108>)
 8004c92:	4602      	mov	r2, r0
 8004c94:	f44f 7110 	mov.w	r1, #576	; 0x240
 8004c98:	e7e6      	b.n	8004c68 <__mdiff+0x28>
 8004c9a:	693e      	ldr	r6, [r7, #16]
 8004c9c:	60c5      	str	r5, [r0, #12]
 8004c9e:	6925      	ldr	r5, [r4, #16]
 8004ca0:	f107 0114 	add.w	r1, r7, #20
 8004ca4:	f104 0914 	add.w	r9, r4, #20
 8004ca8:	f100 0e14 	add.w	lr, r0, #20
 8004cac:	f107 0210 	add.w	r2, r7, #16
 8004cb0:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8004cb4:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8004cb8:	46f2      	mov	sl, lr
 8004cba:	2700      	movs	r7, #0
 8004cbc:	f859 3b04 	ldr.w	r3, [r9], #4
 8004cc0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8004cc4:	fa1f f883 	uxth.w	r8, r3
 8004cc8:	fa17 f78b 	uxtah	r7, r7, fp
 8004ccc:	0c1b      	lsrs	r3, r3, #16
 8004cce:	eba7 0808 	sub.w	r8, r7, r8
 8004cd2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8004cd6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8004cda:	fa1f f888 	uxth.w	r8, r8
 8004cde:	141f      	asrs	r7, r3, #16
 8004ce0:	454d      	cmp	r5, r9
 8004ce2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8004ce6:	f84a 3b04 	str.w	r3, [sl], #4
 8004cea:	d8e7      	bhi.n	8004cbc <__mdiff+0x7c>
 8004cec:	1b2b      	subs	r3, r5, r4
 8004cee:	3b15      	subs	r3, #21
 8004cf0:	f023 0303 	bic.w	r3, r3, #3
 8004cf4:	3304      	adds	r3, #4
 8004cf6:	3415      	adds	r4, #21
 8004cf8:	42a5      	cmp	r5, r4
 8004cfa:	bf38      	it	cc
 8004cfc:	2304      	movcc	r3, #4
 8004cfe:	4419      	add	r1, r3
 8004d00:	4473      	add	r3, lr
 8004d02:	469e      	mov	lr, r3
 8004d04:	460d      	mov	r5, r1
 8004d06:	4565      	cmp	r5, ip
 8004d08:	d30e      	bcc.n	8004d28 <__mdiff+0xe8>
 8004d0a:	f10c 0203 	add.w	r2, ip, #3
 8004d0e:	1a52      	subs	r2, r2, r1
 8004d10:	f022 0203 	bic.w	r2, r2, #3
 8004d14:	3903      	subs	r1, #3
 8004d16:	458c      	cmp	ip, r1
 8004d18:	bf38      	it	cc
 8004d1a:	2200      	movcc	r2, #0
 8004d1c:	441a      	add	r2, r3
 8004d1e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8004d22:	b17b      	cbz	r3, 8004d44 <__mdiff+0x104>
 8004d24:	6106      	str	r6, [r0, #16]
 8004d26:	e7a5      	b.n	8004c74 <__mdiff+0x34>
 8004d28:	f855 8b04 	ldr.w	r8, [r5], #4
 8004d2c:	fa17 f488 	uxtah	r4, r7, r8
 8004d30:	1422      	asrs	r2, r4, #16
 8004d32:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8004d36:	b2a4      	uxth	r4, r4
 8004d38:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8004d3c:	f84e 4b04 	str.w	r4, [lr], #4
 8004d40:	1417      	asrs	r7, r2, #16
 8004d42:	e7e0      	b.n	8004d06 <__mdiff+0xc6>
 8004d44:	3e01      	subs	r6, #1
 8004d46:	e7ea      	b.n	8004d1e <__mdiff+0xde>
 8004d48:	080057a3 	.word	0x080057a3
 8004d4c:	08005814 	.word	0x08005814

08004d50 <__d2b>:
 8004d50:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004d54:	4689      	mov	r9, r1
 8004d56:	2101      	movs	r1, #1
 8004d58:	ec57 6b10 	vmov	r6, r7, d0
 8004d5c:	4690      	mov	r8, r2
 8004d5e:	f7ff fcd5 	bl	800470c <_Balloc>
 8004d62:	4604      	mov	r4, r0
 8004d64:	b930      	cbnz	r0, 8004d74 <__d2b+0x24>
 8004d66:	4602      	mov	r2, r0
 8004d68:	4b25      	ldr	r3, [pc, #148]	; (8004e00 <__d2b+0xb0>)
 8004d6a:	4826      	ldr	r0, [pc, #152]	; (8004e04 <__d2b+0xb4>)
 8004d6c:	f240 310a 	movw	r1, #778	; 0x30a
 8004d70:	f000 fb84 	bl	800547c <__assert_func>
 8004d74:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8004d78:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004d7c:	bb35      	cbnz	r5, 8004dcc <__d2b+0x7c>
 8004d7e:	2e00      	cmp	r6, #0
 8004d80:	9301      	str	r3, [sp, #4]
 8004d82:	d028      	beq.n	8004dd6 <__d2b+0x86>
 8004d84:	4668      	mov	r0, sp
 8004d86:	9600      	str	r6, [sp, #0]
 8004d88:	f7ff fd8c 	bl	80048a4 <__lo0bits>
 8004d8c:	9900      	ldr	r1, [sp, #0]
 8004d8e:	b300      	cbz	r0, 8004dd2 <__d2b+0x82>
 8004d90:	9a01      	ldr	r2, [sp, #4]
 8004d92:	f1c0 0320 	rsb	r3, r0, #32
 8004d96:	fa02 f303 	lsl.w	r3, r2, r3
 8004d9a:	430b      	orrs	r3, r1
 8004d9c:	40c2      	lsrs	r2, r0
 8004d9e:	6163      	str	r3, [r4, #20]
 8004da0:	9201      	str	r2, [sp, #4]
 8004da2:	9b01      	ldr	r3, [sp, #4]
 8004da4:	61a3      	str	r3, [r4, #24]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	bf14      	ite	ne
 8004daa:	2202      	movne	r2, #2
 8004dac:	2201      	moveq	r2, #1
 8004dae:	6122      	str	r2, [r4, #16]
 8004db0:	b1d5      	cbz	r5, 8004de8 <__d2b+0x98>
 8004db2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8004db6:	4405      	add	r5, r0
 8004db8:	f8c9 5000 	str.w	r5, [r9]
 8004dbc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8004dc0:	f8c8 0000 	str.w	r0, [r8]
 8004dc4:	4620      	mov	r0, r4
 8004dc6:	b003      	add	sp, #12
 8004dc8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004dcc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004dd0:	e7d5      	b.n	8004d7e <__d2b+0x2e>
 8004dd2:	6161      	str	r1, [r4, #20]
 8004dd4:	e7e5      	b.n	8004da2 <__d2b+0x52>
 8004dd6:	a801      	add	r0, sp, #4
 8004dd8:	f7ff fd64 	bl	80048a4 <__lo0bits>
 8004ddc:	9b01      	ldr	r3, [sp, #4]
 8004dde:	6163      	str	r3, [r4, #20]
 8004de0:	2201      	movs	r2, #1
 8004de2:	6122      	str	r2, [r4, #16]
 8004de4:	3020      	adds	r0, #32
 8004de6:	e7e3      	b.n	8004db0 <__d2b+0x60>
 8004de8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8004dec:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8004df0:	f8c9 0000 	str.w	r0, [r9]
 8004df4:	6918      	ldr	r0, [r3, #16]
 8004df6:	f7ff fd35 	bl	8004864 <__hi0bits>
 8004dfa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8004dfe:	e7df      	b.n	8004dc0 <__d2b+0x70>
 8004e00:	080057a3 	.word	0x080057a3
 8004e04:	08005814 	.word	0x08005814

08004e08 <_calloc_r>:
 8004e08:	b513      	push	{r0, r1, r4, lr}
 8004e0a:	434a      	muls	r2, r1
 8004e0c:	4611      	mov	r1, r2
 8004e0e:	9201      	str	r2, [sp, #4]
 8004e10:	f000 f85a 	bl	8004ec8 <_malloc_r>
 8004e14:	4604      	mov	r4, r0
 8004e16:	b118      	cbz	r0, 8004e20 <_calloc_r+0x18>
 8004e18:	9a01      	ldr	r2, [sp, #4]
 8004e1a:	2100      	movs	r1, #0
 8004e1c:	f7fd fe74 	bl	8002b08 <memset>
 8004e20:	4620      	mov	r0, r4
 8004e22:	b002      	add	sp, #8
 8004e24:	bd10      	pop	{r4, pc}
	...

08004e28 <_free_r>:
 8004e28:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004e2a:	2900      	cmp	r1, #0
 8004e2c:	d048      	beq.n	8004ec0 <_free_r+0x98>
 8004e2e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e32:	9001      	str	r0, [sp, #4]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	f1a1 0404 	sub.w	r4, r1, #4
 8004e3a:	bfb8      	it	lt
 8004e3c:	18e4      	addlt	r4, r4, r3
 8004e3e:	f000 fba3 	bl	8005588 <__malloc_lock>
 8004e42:	4a20      	ldr	r2, [pc, #128]	; (8004ec4 <_free_r+0x9c>)
 8004e44:	9801      	ldr	r0, [sp, #4]
 8004e46:	6813      	ldr	r3, [r2, #0]
 8004e48:	4615      	mov	r5, r2
 8004e4a:	b933      	cbnz	r3, 8004e5a <_free_r+0x32>
 8004e4c:	6063      	str	r3, [r4, #4]
 8004e4e:	6014      	str	r4, [r2, #0]
 8004e50:	b003      	add	sp, #12
 8004e52:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004e56:	f000 bb9d 	b.w	8005594 <__malloc_unlock>
 8004e5a:	42a3      	cmp	r3, r4
 8004e5c:	d90b      	bls.n	8004e76 <_free_r+0x4e>
 8004e5e:	6821      	ldr	r1, [r4, #0]
 8004e60:	1862      	adds	r2, r4, r1
 8004e62:	4293      	cmp	r3, r2
 8004e64:	bf04      	itt	eq
 8004e66:	681a      	ldreq	r2, [r3, #0]
 8004e68:	685b      	ldreq	r3, [r3, #4]
 8004e6a:	6063      	str	r3, [r4, #4]
 8004e6c:	bf04      	itt	eq
 8004e6e:	1852      	addeq	r2, r2, r1
 8004e70:	6022      	streq	r2, [r4, #0]
 8004e72:	602c      	str	r4, [r5, #0]
 8004e74:	e7ec      	b.n	8004e50 <_free_r+0x28>
 8004e76:	461a      	mov	r2, r3
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	b10b      	cbz	r3, 8004e80 <_free_r+0x58>
 8004e7c:	42a3      	cmp	r3, r4
 8004e7e:	d9fa      	bls.n	8004e76 <_free_r+0x4e>
 8004e80:	6811      	ldr	r1, [r2, #0]
 8004e82:	1855      	adds	r5, r2, r1
 8004e84:	42a5      	cmp	r5, r4
 8004e86:	d10b      	bne.n	8004ea0 <_free_r+0x78>
 8004e88:	6824      	ldr	r4, [r4, #0]
 8004e8a:	4421      	add	r1, r4
 8004e8c:	1854      	adds	r4, r2, r1
 8004e8e:	42a3      	cmp	r3, r4
 8004e90:	6011      	str	r1, [r2, #0]
 8004e92:	d1dd      	bne.n	8004e50 <_free_r+0x28>
 8004e94:	681c      	ldr	r4, [r3, #0]
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	6053      	str	r3, [r2, #4]
 8004e9a:	4421      	add	r1, r4
 8004e9c:	6011      	str	r1, [r2, #0]
 8004e9e:	e7d7      	b.n	8004e50 <_free_r+0x28>
 8004ea0:	d902      	bls.n	8004ea8 <_free_r+0x80>
 8004ea2:	230c      	movs	r3, #12
 8004ea4:	6003      	str	r3, [r0, #0]
 8004ea6:	e7d3      	b.n	8004e50 <_free_r+0x28>
 8004ea8:	6825      	ldr	r5, [r4, #0]
 8004eaa:	1961      	adds	r1, r4, r5
 8004eac:	428b      	cmp	r3, r1
 8004eae:	bf04      	itt	eq
 8004eb0:	6819      	ldreq	r1, [r3, #0]
 8004eb2:	685b      	ldreq	r3, [r3, #4]
 8004eb4:	6063      	str	r3, [r4, #4]
 8004eb6:	bf04      	itt	eq
 8004eb8:	1949      	addeq	r1, r1, r5
 8004eba:	6021      	streq	r1, [r4, #0]
 8004ebc:	6054      	str	r4, [r2, #4]
 8004ebe:	e7c7      	b.n	8004e50 <_free_r+0x28>
 8004ec0:	b003      	add	sp, #12
 8004ec2:	bd30      	pop	{r4, r5, pc}
 8004ec4:	20000210 	.word	0x20000210

08004ec8 <_malloc_r>:
 8004ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004eca:	1ccd      	adds	r5, r1, #3
 8004ecc:	f025 0503 	bic.w	r5, r5, #3
 8004ed0:	3508      	adds	r5, #8
 8004ed2:	2d0c      	cmp	r5, #12
 8004ed4:	bf38      	it	cc
 8004ed6:	250c      	movcc	r5, #12
 8004ed8:	2d00      	cmp	r5, #0
 8004eda:	4606      	mov	r6, r0
 8004edc:	db01      	blt.n	8004ee2 <_malloc_r+0x1a>
 8004ede:	42a9      	cmp	r1, r5
 8004ee0:	d903      	bls.n	8004eea <_malloc_r+0x22>
 8004ee2:	230c      	movs	r3, #12
 8004ee4:	6033      	str	r3, [r6, #0]
 8004ee6:	2000      	movs	r0, #0
 8004ee8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004eea:	f000 fb4d 	bl	8005588 <__malloc_lock>
 8004eee:	4921      	ldr	r1, [pc, #132]	; (8004f74 <_malloc_r+0xac>)
 8004ef0:	680a      	ldr	r2, [r1, #0]
 8004ef2:	4614      	mov	r4, r2
 8004ef4:	b99c      	cbnz	r4, 8004f1e <_malloc_r+0x56>
 8004ef6:	4f20      	ldr	r7, [pc, #128]	; (8004f78 <_malloc_r+0xb0>)
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	b923      	cbnz	r3, 8004f06 <_malloc_r+0x3e>
 8004efc:	4621      	mov	r1, r4
 8004efe:	4630      	mov	r0, r6
 8004f00:	f000 f996 	bl	8005230 <_sbrk_r>
 8004f04:	6038      	str	r0, [r7, #0]
 8004f06:	4629      	mov	r1, r5
 8004f08:	4630      	mov	r0, r6
 8004f0a:	f000 f991 	bl	8005230 <_sbrk_r>
 8004f0e:	1c43      	adds	r3, r0, #1
 8004f10:	d123      	bne.n	8004f5a <_malloc_r+0x92>
 8004f12:	230c      	movs	r3, #12
 8004f14:	6033      	str	r3, [r6, #0]
 8004f16:	4630      	mov	r0, r6
 8004f18:	f000 fb3c 	bl	8005594 <__malloc_unlock>
 8004f1c:	e7e3      	b.n	8004ee6 <_malloc_r+0x1e>
 8004f1e:	6823      	ldr	r3, [r4, #0]
 8004f20:	1b5b      	subs	r3, r3, r5
 8004f22:	d417      	bmi.n	8004f54 <_malloc_r+0x8c>
 8004f24:	2b0b      	cmp	r3, #11
 8004f26:	d903      	bls.n	8004f30 <_malloc_r+0x68>
 8004f28:	6023      	str	r3, [r4, #0]
 8004f2a:	441c      	add	r4, r3
 8004f2c:	6025      	str	r5, [r4, #0]
 8004f2e:	e004      	b.n	8004f3a <_malloc_r+0x72>
 8004f30:	6863      	ldr	r3, [r4, #4]
 8004f32:	42a2      	cmp	r2, r4
 8004f34:	bf0c      	ite	eq
 8004f36:	600b      	streq	r3, [r1, #0]
 8004f38:	6053      	strne	r3, [r2, #4]
 8004f3a:	4630      	mov	r0, r6
 8004f3c:	f000 fb2a 	bl	8005594 <__malloc_unlock>
 8004f40:	f104 000b 	add.w	r0, r4, #11
 8004f44:	1d23      	adds	r3, r4, #4
 8004f46:	f020 0007 	bic.w	r0, r0, #7
 8004f4a:	1ac2      	subs	r2, r0, r3
 8004f4c:	d0cc      	beq.n	8004ee8 <_malloc_r+0x20>
 8004f4e:	1a1b      	subs	r3, r3, r0
 8004f50:	50a3      	str	r3, [r4, r2]
 8004f52:	e7c9      	b.n	8004ee8 <_malloc_r+0x20>
 8004f54:	4622      	mov	r2, r4
 8004f56:	6864      	ldr	r4, [r4, #4]
 8004f58:	e7cc      	b.n	8004ef4 <_malloc_r+0x2c>
 8004f5a:	1cc4      	adds	r4, r0, #3
 8004f5c:	f024 0403 	bic.w	r4, r4, #3
 8004f60:	42a0      	cmp	r0, r4
 8004f62:	d0e3      	beq.n	8004f2c <_malloc_r+0x64>
 8004f64:	1a21      	subs	r1, r4, r0
 8004f66:	4630      	mov	r0, r6
 8004f68:	f000 f962 	bl	8005230 <_sbrk_r>
 8004f6c:	3001      	adds	r0, #1
 8004f6e:	d1dd      	bne.n	8004f2c <_malloc_r+0x64>
 8004f70:	e7cf      	b.n	8004f12 <_malloc_r+0x4a>
 8004f72:	bf00      	nop
 8004f74:	20000210 	.word	0x20000210
 8004f78:	20000214 	.word	0x20000214

08004f7c <__sfputc_r>:
 8004f7c:	6893      	ldr	r3, [r2, #8]
 8004f7e:	3b01      	subs	r3, #1
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	b410      	push	{r4}
 8004f84:	6093      	str	r3, [r2, #8]
 8004f86:	da08      	bge.n	8004f9a <__sfputc_r+0x1e>
 8004f88:	6994      	ldr	r4, [r2, #24]
 8004f8a:	42a3      	cmp	r3, r4
 8004f8c:	db01      	blt.n	8004f92 <__sfputc_r+0x16>
 8004f8e:	290a      	cmp	r1, #10
 8004f90:	d103      	bne.n	8004f9a <__sfputc_r+0x1e>
 8004f92:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004f96:	f000 b99f 	b.w	80052d8 <__swbuf_r>
 8004f9a:	6813      	ldr	r3, [r2, #0]
 8004f9c:	1c58      	adds	r0, r3, #1
 8004f9e:	6010      	str	r0, [r2, #0]
 8004fa0:	7019      	strb	r1, [r3, #0]
 8004fa2:	4608      	mov	r0, r1
 8004fa4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004fa8:	4770      	bx	lr

08004faa <__sfputs_r>:
 8004faa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fac:	4606      	mov	r6, r0
 8004fae:	460f      	mov	r7, r1
 8004fb0:	4614      	mov	r4, r2
 8004fb2:	18d5      	adds	r5, r2, r3
 8004fb4:	42ac      	cmp	r4, r5
 8004fb6:	d101      	bne.n	8004fbc <__sfputs_r+0x12>
 8004fb8:	2000      	movs	r0, #0
 8004fba:	e007      	b.n	8004fcc <__sfputs_r+0x22>
 8004fbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004fc0:	463a      	mov	r2, r7
 8004fc2:	4630      	mov	r0, r6
 8004fc4:	f7ff ffda 	bl	8004f7c <__sfputc_r>
 8004fc8:	1c43      	adds	r3, r0, #1
 8004fca:	d1f3      	bne.n	8004fb4 <__sfputs_r+0xa>
 8004fcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004fd0 <_vfiprintf_r>:
 8004fd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fd4:	460d      	mov	r5, r1
 8004fd6:	b09d      	sub	sp, #116	; 0x74
 8004fd8:	4614      	mov	r4, r2
 8004fda:	4698      	mov	r8, r3
 8004fdc:	4606      	mov	r6, r0
 8004fde:	b118      	cbz	r0, 8004fe8 <_vfiprintf_r+0x18>
 8004fe0:	6983      	ldr	r3, [r0, #24]
 8004fe2:	b90b      	cbnz	r3, 8004fe8 <_vfiprintf_r+0x18>
 8004fe4:	f7ff fa72 	bl	80044cc <__sinit>
 8004fe8:	4b89      	ldr	r3, [pc, #548]	; (8005210 <_vfiprintf_r+0x240>)
 8004fea:	429d      	cmp	r5, r3
 8004fec:	d11b      	bne.n	8005026 <_vfiprintf_r+0x56>
 8004fee:	6875      	ldr	r5, [r6, #4]
 8004ff0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004ff2:	07d9      	lsls	r1, r3, #31
 8004ff4:	d405      	bmi.n	8005002 <_vfiprintf_r+0x32>
 8004ff6:	89ab      	ldrh	r3, [r5, #12]
 8004ff8:	059a      	lsls	r2, r3, #22
 8004ffa:	d402      	bmi.n	8005002 <_vfiprintf_r+0x32>
 8004ffc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004ffe:	f7ff fb08 	bl	8004612 <__retarget_lock_acquire_recursive>
 8005002:	89ab      	ldrh	r3, [r5, #12]
 8005004:	071b      	lsls	r3, r3, #28
 8005006:	d501      	bpl.n	800500c <_vfiprintf_r+0x3c>
 8005008:	692b      	ldr	r3, [r5, #16]
 800500a:	b9eb      	cbnz	r3, 8005048 <_vfiprintf_r+0x78>
 800500c:	4629      	mov	r1, r5
 800500e:	4630      	mov	r0, r6
 8005010:	f000 f9c6 	bl	80053a0 <__swsetup_r>
 8005014:	b1c0      	cbz	r0, 8005048 <_vfiprintf_r+0x78>
 8005016:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005018:	07dc      	lsls	r4, r3, #31
 800501a:	d50e      	bpl.n	800503a <_vfiprintf_r+0x6a>
 800501c:	f04f 30ff 	mov.w	r0, #4294967295
 8005020:	b01d      	add	sp, #116	; 0x74
 8005022:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005026:	4b7b      	ldr	r3, [pc, #492]	; (8005214 <_vfiprintf_r+0x244>)
 8005028:	429d      	cmp	r5, r3
 800502a:	d101      	bne.n	8005030 <_vfiprintf_r+0x60>
 800502c:	68b5      	ldr	r5, [r6, #8]
 800502e:	e7df      	b.n	8004ff0 <_vfiprintf_r+0x20>
 8005030:	4b79      	ldr	r3, [pc, #484]	; (8005218 <_vfiprintf_r+0x248>)
 8005032:	429d      	cmp	r5, r3
 8005034:	bf08      	it	eq
 8005036:	68f5      	ldreq	r5, [r6, #12]
 8005038:	e7da      	b.n	8004ff0 <_vfiprintf_r+0x20>
 800503a:	89ab      	ldrh	r3, [r5, #12]
 800503c:	0598      	lsls	r0, r3, #22
 800503e:	d4ed      	bmi.n	800501c <_vfiprintf_r+0x4c>
 8005040:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005042:	f7ff fae7 	bl	8004614 <__retarget_lock_release_recursive>
 8005046:	e7e9      	b.n	800501c <_vfiprintf_r+0x4c>
 8005048:	2300      	movs	r3, #0
 800504a:	9309      	str	r3, [sp, #36]	; 0x24
 800504c:	2320      	movs	r3, #32
 800504e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005052:	f8cd 800c 	str.w	r8, [sp, #12]
 8005056:	2330      	movs	r3, #48	; 0x30
 8005058:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800521c <_vfiprintf_r+0x24c>
 800505c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005060:	f04f 0901 	mov.w	r9, #1
 8005064:	4623      	mov	r3, r4
 8005066:	469a      	mov	sl, r3
 8005068:	f813 2b01 	ldrb.w	r2, [r3], #1
 800506c:	b10a      	cbz	r2, 8005072 <_vfiprintf_r+0xa2>
 800506e:	2a25      	cmp	r2, #37	; 0x25
 8005070:	d1f9      	bne.n	8005066 <_vfiprintf_r+0x96>
 8005072:	ebba 0b04 	subs.w	fp, sl, r4
 8005076:	d00b      	beq.n	8005090 <_vfiprintf_r+0xc0>
 8005078:	465b      	mov	r3, fp
 800507a:	4622      	mov	r2, r4
 800507c:	4629      	mov	r1, r5
 800507e:	4630      	mov	r0, r6
 8005080:	f7ff ff93 	bl	8004faa <__sfputs_r>
 8005084:	3001      	adds	r0, #1
 8005086:	f000 80aa 	beq.w	80051de <_vfiprintf_r+0x20e>
 800508a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800508c:	445a      	add	r2, fp
 800508e:	9209      	str	r2, [sp, #36]	; 0x24
 8005090:	f89a 3000 	ldrb.w	r3, [sl]
 8005094:	2b00      	cmp	r3, #0
 8005096:	f000 80a2 	beq.w	80051de <_vfiprintf_r+0x20e>
 800509a:	2300      	movs	r3, #0
 800509c:	f04f 32ff 	mov.w	r2, #4294967295
 80050a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80050a4:	f10a 0a01 	add.w	sl, sl, #1
 80050a8:	9304      	str	r3, [sp, #16]
 80050aa:	9307      	str	r3, [sp, #28]
 80050ac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80050b0:	931a      	str	r3, [sp, #104]	; 0x68
 80050b2:	4654      	mov	r4, sl
 80050b4:	2205      	movs	r2, #5
 80050b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80050ba:	4858      	ldr	r0, [pc, #352]	; (800521c <_vfiprintf_r+0x24c>)
 80050bc:	f7fb f898 	bl	80001f0 <memchr>
 80050c0:	9a04      	ldr	r2, [sp, #16]
 80050c2:	b9d8      	cbnz	r0, 80050fc <_vfiprintf_r+0x12c>
 80050c4:	06d1      	lsls	r1, r2, #27
 80050c6:	bf44      	itt	mi
 80050c8:	2320      	movmi	r3, #32
 80050ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80050ce:	0713      	lsls	r3, r2, #28
 80050d0:	bf44      	itt	mi
 80050d2:	232b      	movmi	r3, #43	; 0x2b
 80050d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80050d8:	f89a 3000 	ldrb.w	r3, [sl]
 80050dc:	2b2a      	cmp	r3, #42	; 0x2a
 80050de:	d015      	beq.n	800510c <_vfiprintf_r+0x13c>
 80050e0:	9a07      	ldr	r2, [sp, #28]
 80050e2:	4654      	mov	r4, sl
 80050e4:	2000      	movs	r0, #0
 80050e6:	f04f 0c0a 	mov.w	ip, #10
 80050ea:	4621      	mov	r1, r4
 80050ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 80050f0:	3b30      	subs	r3, #48	; 0x30
 80050f2:	2b09      	cmp	r3, #9
 80050f4:	d94e      	bls.n	8005194 <_vfiprintf_r+0x1c4>
 80050f6:	b1b0      	cbz	r0, 8005126 <_vfiprintf_r+0x156>
 80050f8:	9207      	str	r2, [sp, #28]
 80050fa:	e014      	b.n	8005126 <_vfiprintf_r+0x156>
 80050fc:	eba0 0308 	sub.w	r3, r0, r8
 8005100:	fa09 f303 	lsl.w	r3, r9, r3
 8005104:	4313      	orrs	r3, r2
 8005106:	9304      	str	r3, [sp, #16]
 8005108:	46a2      	mov	sl, r4
 800510a:	e7d2      	b.n	80050b2 <_vfiprintf_r+0xe2>
 800510c:	9b03      	ldr	r3, [sp, #12]
 800510e:	1d19      	adds	r1, r3, #4
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	9103      	str	r1, [sp, #12]
 8005114:	2b00      	cmp	r3, #0
 8005116:	bfbb      	ittet	lt
 8005118:	425b      	neglt	r3, r3
 800511a:	f042 0202 	orrlt.w	r2, r2, #2
 800511e:	9307      	strge	r3, [sp, #28]
 8005120:	9307      	strlt	r3, [sp, #28]
 8005122:	bfb8      	it	lt
 8005124:	9204      	strlt	r2, [sp, #16]
 8005126:	7823      	ldrb	r3, [r4, #0]
 8005128:	2b2e      	cmp	r3, #46	; 0x2e
 800512a:	d10c      	bne.n	8005146 <_vfiprintf_r+0x176>
 800512c:	7863      	ldrb	r3, [r4, #1]
 800512e:	2b2a      	cmp	r3, #42	; 0x2a
 8005130:	d135      	bne.n	800519e <_vfiprintf_r+0x1ce>
 8005132:	9b03      	ldr	r3, [sp, #12]
 8005134:	1d1a      	adds	r2, r3, #4
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	9203      	str	r2, [sp, #12]
 800513a:	2b00      	cmp	r3, #0
 800513c:	bfb8      	it	lt
 800513e:	f04f 33ff 	movlt.w	r3, #4294967295
 8005142:	3402      	adds	r4, #2
 8005144:	9305      	str	r3, [sp, #20]
 8005146:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800522c <_vfiprintf_r+0x25c>
 800514a:	7821      	ldrb	r1, [r4, #0]
 800514c:	2203      	movs	r2, #3
 800514e:	4650      	mov	r0, sl
 8005150:	f7fb f84e 	bl	80001f0 <memchr>
 8005154:	b140      	cbz	r0, 8005168 <_vfiprintf_r+0x198>
 8005156:	2340      	movs	r3, #64	; 0x40
 8005158:	eba0 000a 	sub.w	r0, r0, sl
 800515c:	fa03 f000 	lsl.w	r0, r3, r0
 8005160:	9b04      	ldr	r3, [sp, #16]
 8005162:	4303      	orrs	r3, r0
 8005164:	3401      	adds	r4, #1
 8005166:	9304      	str	r3, [sp, #16]
 8005168:	f814 1b01 	ldrb.w	r1, [r4], #1
 800516c:	482c      	ldr	r0, [pc, #176]	; (8005220 <_vfiprintf_r+0x250>)
 800516e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005172:	2206      	movs	r2, #6
 8005174:	f7fb f83c 	bl	80001f0 <memchr>
 8005178:	2800      	cmp	r0, #0
 800517a:	d03f      	beq.n	80051fc <_vfiprintf_r+0x22c>
 800517c:	4b29      	ldr	r3, [pc, #164]	; (8005224 <_vfiprintf_r+0x254>)
 800517e:	bb1b      	cbnz	r3, 80051c8 <_vfiprintf_r+0x1f8>
 8005180:	9b03      	ldr	r3, [sp, #12]
 8005182:	3307      	adds	r3, #7
 8005184:	f023 0307 	bic.w	r3, r3, #7
 8005188:	3308      	adds	r3, #8
 800518a:	9303      	str	r3, [sp, #12]
 800518c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800518e:	443b      	add	r3, r7
 8005190:	9309      	str	r3, [sp, #36]	; 0x24
 8005192:	e767      	b.n	8005064 <_vfiprintf_r+0x94>
 8005194:	fb0c 3202 	mla	r2, ip, r2, r3
 8005198:	460c      	mov	r4, r1
 800519a:	2001      	movs	r0, #1
 800519c:	e7a5      	b.n	80050ea <_vfiprintf_r+0x11a>
 800519e:	2300      	movs	r3, #0
 80051a0:	3401      	adds	r4, #1
 80051a2:	9305      	str	r3, [sp, #20]
 80051a4:	4619      	mov	r1, r3
 80051a6:	f04f 0c0a 	mov.w	ip, #10
 80051aa:	4620      	mov	r0, r4
 80051ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 80051b0:	3a30      	subs	r2, #48	; 0x30
 80051b2:	2a09      	cmp	r2, #9
 80051b4:	d903      	bls.n	80051be <_vfiprintf_r+0x1ee>
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d0c5      	beq.n	8005146 <_vfiprintf_r+0x176>
 80051ba:	9105      	str	r1, [sp, #20]
 80051bc:	e7c3      	b.n	8005146 <_vfiprintf_r+0x176>
 80051be:	fb0c 2101 	mla	r1, ip, r1, r2
 80051c2:	4604      	mov	r4, r0
 80051c4:	2301      	movs	r3, #1
 80051c6:	e7f0      	b.n	80051aa <_vfiprintf_r+0x1da>
 80051c8:	ab03      	add	r3, sp, #12
 80051ca:	9300      	str	r3, [sp, #0]
 80051cc:	462a      	mov	r2, r5
 80051ce:	4b16      	ldr	r3, [pc, #88]	; (8005228 <_vfiprintf_r+0x258>)
 80051d0:	a904      	add	r1, sp, #16
 80051d2:	4630      	mov	r0, r6
 80051d4:	f7fd fd40 	bl	8002c58 <_printf_float>
 80051d8:	4607      	mov	r7, r0
 80051da:	1c78      	adds	r0, r7, #1
 80051dc:	d1d6      	bne.n	800518c <_vfiprintf_r+0x1bc>
 80051de:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80051e0:	07d9      	lsls	r1, r3, #31
 80051e2:	d405      	bmi.n	80051f0 <_vfiprintf_r+0x220>
 80051e4:	89ab      	ldrh	r3, [r5, #12]
 80051e6:	059a      	lsls	r2, r3, #22
 80051e8:	d402      	bmi.n	80051f0 <_vfiprintf_r+0x220>
 80051ea:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80051ec:	f7ff fa12 	bl	8004614 <__retarget_lock_release_recursive>
 80051f0:	89ab      	ldrh	r3, [r5, #12]
 80051f2:	065b      	lsls	r3, r3, #25
 80051f4:	f53f af12 	bmi.w	800501c <_vfiprintf_r+0x4c>
 80051f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80051fa:	e711      	b.n	8005020 <_vfiprintf_r+0x50>
 80051fc:	ab03      	add	r3, sp, #12
 80051fe:	9300      	str	r3, [sp, #0]
 8005200:	462a      	mov	r2, r5
 8005202:	4b09      	ldr	r3, [pc, #36]	; (8005228 <_vfiprintf_r+0x258>)
 8005204:	a904      	add	r1, sp, #16
 8005206:	4630      	mov	r0, r6
 8005208:	f7fd ffca 	bl	80031a0 <_printf_i>
 800520c:	e7e4      	b.n	80051d8 <_vfiprintf_r+0x208>
 800520e:	bf00      	nop
 8005210:	080057d4 	.word	0x080057d4
 8005214:	080057f4 	.word	0x080057f4
 8005218:	080057b4 	.word	0x080057b4
 800521c:	08005974 	.word	0x08005974
 8005220:	0800597e 	.word	0x0800597e
 8005224:	08002c59 	.word	0x08002c59
 8005228:	08004fab 	.word	0x08004fab
 800522c:	0800597a 	.word	0x0800597a

08005230 <_sbrk_r>:
 8005230:	b538      	push	{r3, r4, r5, lr}
 8005232:	4d06      	ldr	r5, [pc, #24]	; (800524c <_sbrk_r+0x1c>)
 8005234:	2300      	movs	r3, #0
 8005236:	4604      	mov	r4, r0
 8005238:	4608      	mov	r0, r1
 800523a:	602b      	str	r3, [r5, #0]
 800523c:	f7fc fe28 	bl	8001e90 <_sbrk>
 8005240:	1c43      	adds	r3, r0, #1
 8005242:	d102      	bne.n	800524a <_sbrk_r+0x1a>
 8005244:	682b      	ldr	r3, [r5, #0]
 8005246:	b103      	cbz	r3, 800524a <_sbrk_r+0x1a>
 8005248:	6023      	str	r3, [r4, #0]
 800524a:	bd38      	pop	{r3, r4, r5, pc}
 800524c:	2000022c 	.word	0x2000022c

08005250 <__sread>:
 8005250:	b510      	push	{r4, lr}
 8005252:	460c      	mov	r4, r1
 8005254:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005258:	f000 f9a2 	bl	80055a0 <_read_r>
 800525c:	2800      	cmp	r0, #0
 800525e:	bfab      	itete	ge
 8005260:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005262:	89a3      	ldrhlt	r3, [r4, #12]
 8005264:	181b      	addge	r3, r3, r0
 8005266:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800526a:	bfac      	ite	ge
 800526c:	6563      	strge	r3, [r4, #84]	; 0x54
 800526e:	81a3      	strhlt	r3, [r4, #12]
 8005270:	bd10      	pop	{r4, pc}

08005272 <__swrite>:
 8005272:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005276:	461f      	mov	r7, r3
 8005278:	898b      	ldrh	r3, [r1, #12]
 800527a:	05db      	lsls	r3, r3, #23
 800527c:	4605      	mov	r5, r0
 800527e:	460c      	mov	r4, r1
 8005280:	4616      	mov	r6, r2
 8005282:	d505      	bpl.n	8005290 <__swrite+0x1e>
 8005284:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005288:	2302      	movs	r3, #2
 800528a:	2200      	movs	r2, #0
 800528c:	f000 f958 	bl	8005540 <_lseek_r>
 8005290:	89a3      	ldrh	r3, [r4, #12]
 8005292:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005296:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800529a:	81a3      	strh	r3, [r4, #12]
 800529c:	4632      	mov	r2, r6
 800529e:	463b      	mov	r3, r7
 80052a0:	4628      	mov	r0, r5
 80052a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80052a6:	f000 b869 	b.w	800537c <_write_r>

080052aa <__sseek>:
 80052aa:	b510      	push	{r4, lr}
 80052ac:	460c      	mov	r4, r1
 80052ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052b2:	f000 f945 	bl	8005540 <_lseek_r>
 80052b6:	1c43      	adds	r3, r0, #1
 80052b8:	89a3      	ldrh	r3, [r4, #12]
 80052ba:	bf15      	itete	ne
 80052bc:	6560      	strne	r0, [r4, #84]	; 0x54
 80052be:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80052c2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80052c6:	81a3      	strheq	r3, [r4, #12]
 80052c8:	bf18      	it	ne
 80052ca:	81a3      	strhne	r3, [r4, #12]
 80052cc:	bd10      	pop	{r4, pc}

080052ce <__sclose>:
 80052ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052d2:	f000 b8f1 	b.w	80054b8 <_close_r>
	...

080052d8 <__swbuf_r>:
 80052d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052da:	460e      	mov	r6, r1
 80052dc:	4614      	mov	r4, r2
 80052de:	4605      	mov	r5, r0
 80052e0:	b118      	cbz	r0, 80052ea <__swbuf_r+0x12>
 80052e2:	6983      	ldr	r3, [r0, #24]
 80052e4:	b90b      	cbnz	r3, 80052ea <__swbuf_r+0x12>
 80052e6:	f7ff f8f1 	bl	80044cc <__sinit>
 80052ea:	4b21      	ldr	r3, [pc, #132]	; (8005370 <__swbuf_r+0x98>)
 80052ec:	429c      	cmp	r4, r3
 80052ee:	d12b      	bne.n	8005348 <__swbuf_r+0x70>
 80052f0:	686c      	ldr	r4, [r5, #4]
 80052f2:	69a3      	ldr	r3, [r4, #24]
 80052f4:	60a3      	str	r3, [r4, #8]
 80052f6:	89a3      	ldrh	r3, [r4, #12]
 80052f8:	071a      	lsls	r2, r3, #28
 80052fa:	d52f      	bpl.n	800535c <__swbuf_r+0x84>
 80052fc:	6923      	ldr	r3, [r4, #16]
 80052fe:	b36b      	cbz	r3, 800535c <__swbuf_r+0x84>
 8005300:	6923      	ldr	r3, [r4, #16]
 8005302:	6820      	ldr	r0, [r4, #0]
 8005304:	1ac0      	subs	r0, r0, r3
 8005306:	6963      	ldr	r3, [r4, #20]
 8005308:	b2f6      	uxtb	r6, r6
 800530a:	4283      	cmp	r3, r0
 800530c:	4637      	mov	r7, r6
 800530e:	dc04      	bgt.n	800531a <__swbuf_r+0x42>
 8005310:	4621      	mov	r1, r4
 8005312:	4628      	mov	r0, r5
 8005314:	f7ff f846 	bl	80043a4 <_fflush_r>
 8005318:	bb30      	cbnz	r0, 8005368 <__swbuf_r+0x90>
 800531a:	68a3      	ldr	r3, [r4, #8]
 800531c:	3b01      	subs	r3, #1
 800531e:	60a3      	str	r3, [r4, #8]
 8005320:	6823      	ldr	r3, [r4, #0]
 8005322:	1c5a      	adds	r2, r3, #1
 8005324:	6022      	str	r2, [r4, #0]
 8005326:	701e      	strb	r6, [r3, #0]
 8005328:	6963      	ldr	r3, [r4, #20]
 800532a:	3001      	adds	r0, #1
 800532c:	4283      	cmp	r3, r0
 800532e:	d004      	beq.n	800533a <__swbuf_r+0x62>
 8005330:	89a3      	ldrh	r3, [r4, #12]
 8005332:	07db      	lsls	r3, r3, #31
 8005334:	d506      	bpl.n	8005344 <__swbuf_r+0x6c>
 8005336:	2e0a      	cmp	r6, #10
 8005338:	d104      	bne.n	8005344 <__swbuf_r+0x6c>
 800533a:	4621      	mov	r1, r4
 800533c:	4628      	mov	r0, r5
 800533e:	f7ff f831 	bl	80043a4 <_fflush_r>
 8005342:	b988      	cbnz	r0, 8005368 <__swbuf_r+0x90>
 8005344:	4638      	mov	r0, r7
 8005346:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005348:	4b0a      	ldr	r3, [pc, #40]	; (8005374 <__swbuf_r+0x9c>)
 800534a:	429c      	cmp	r4, r3
 800534c:	d101      	bne.n	8005352 <__swbuf_r+0x7a>
 800534e:	68ac      	ldr	r4, [r5, #8]
 8005350:	e7cf      	b.n	80052f2 <__swbuf_r+0x1a>
 8005352:	4b09      	ldr	r3, [pc, #36]	; (8005378 <__swbuf_r+0xa0>)
 8005354:	429c      	cmp	r4, r3
 8005356:	bf08      	it	eq
 8005358:	68ec      	ldreq	r4, [r5, #12]
 800535a:	e7ca      	b.n	80052f2 <__swbuf_r+0x1a>
 800535c:	4621      	mov	r1, r4
 800535e:	4628      	mov	r0, r5
 8005360:	f000 f81e 	bl	80053a0 <__swsetup_r>
 8005364:	2800      	cmp	r0, #0
 8005366:	d0cb      	beq.n	8005300 <__swbuf_r+0x28>
 8005368:	f04f 37ff 	mov.w	r7, #4294967295
 800536c:	e7ea      	b.n	8005344 <__swbuf_r+0x6c>
 800536e:	bf00      	nop
 8005370:	080057d4 	.word	0x080057d4
 8005374:	080057f4 	.word	0x080057f4
 8005378:	080057b4 	.word	0x080057b4

0800537c <_write_r>:
 800537c:	b538      	push	{r3, r4, r5, lr}
 800537e:	4d07      	ldr	r5, [pc, #28]	; (800539c <_write_r+0x20>)
 8005380:	4604      	mov	r4, r0
 8005382:	4608      	mov	r0, r1
 8005384:	4611      	mov	r1, r2
 8005386:	2200      	movs	r2, #0
 8005388:	602a      	str	r2, [r5, #0]
 800538a:	461a      	mov	r2, r3
 800538c:	f7fc fc9c 	bl	8001cc8 <_write>
 8005390:	1c43      	adds	r3, r0, #1
 8005392:	d102      	bne.n	800539a <_write_r+0x1e>
 8005394:	682b      	ldr	r3, [r5, #0]
 8005396:	b103      	cbz	r3, 800539a <_write_r+0x1e>
 8005398:	6023      	str	r3, [r4, #0]
 800539a:	bd38      	pop	{r3, r4, r5, pc}
 800539c:	2000022c 	.word	0x2000022c

080053a0 <__swsetup_r>:
 80053a0:	4b32      	ldr	r3, [pc, #200]	; (800546c <__swsetup_r+0xcc>)
 80053a2:	b570      	push	{r4, r5, r6, lr}
 80053a4:	681d      	ldr	r5, [r3, #0]
 80053a6:	4606      	mov	r6, r0
 80053a8:	460c      	mov	r4, r1
 80053aa:	b125      	cbz	r5, 80053b6 <__swsetup_r+0x16>
 80053ac:	69ab      	ldr	r3, [r5, #24]
 80053ae:	b913      	cbnz	r3, 80053b6 <__swsetup_r+0x16>
 80053b0:	4628      	mov	r0, r5
 80053b2:	f7ff f88b 	bl	80044cc <__sinit>
 80053b6:	4b2e      	ldr	r3, [pc, #184]	; (8005470 <__swsetup_r+0xd0>)
 80053b8:	429c      	cmp	r4, r3
 80053ba:	d10f      	bne.n	80053dc <__swsetup_r+0x3c>
 80053bc:	686c      	ldr	r4, [r5, #4]
 80053be:	89a3      	ldrh	r3, [r4, #12]
 80053c0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80053c4:	0719      	lsls	r1, r3, #28
 80053c6:	d42c      	bmi.n	8005422 <__swsetup_r+0x82>
 80053c8:	06dd      	lsls	r5, r3, #27
 80053ca:	d411      	bmi.n	80053f0 <__swsetup_r+0x50>
 80053cc:	2309      	movs	r3, #9
 80053ce:	6033      	str	r3, [r6, #0]
 80053d0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80053d4:	81a3      	strh	r3, [r4, #12]
 80053d6:	f04f 30ff 	mov.w	r0, #4294967295
 80053da:	e03e      	b.n	800545a <__swsetup_r+0xba>
 80053dc:	4b25      	ldr	r3, [pc, #148]	; (8005474 <__swsetup_r+0xd4>)
 80053de:	429c      	cmp	r4, r3
 80053e0:	d101      	bne.n	80053e6 <__swsetup_r+0x46>
 80053e2:	68ac      	ldr	r4, [r5, #8]
 80053e4:	e7eb      	b.n	80053be <__swsetup_r+0x1e>
 80053e6:	4b24      	ldr	r3, [pc, #144]	; (8005478 <__swsetup_r+0xd8>)
 80053e8:	429c      	cmp	r4, r3
 80053ea:	bf08      	it	eq
 80053ec:	68ec      	ldreq	r4, [r5, #12]
 80053ee:	e7e6      	b.n	80053be <__swsetup_r+0x1e>
 80053f0:	0758      	lsls	r0, r3, #29
 80053f2:	d512      	bpl.n	800541a <__swsetup_r+0x7a>
 80053f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80053f6:	b141      	cbz	r1, 800540a <__swsetup_r+0x6a>
 80053f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80053fc:	4299      	cmp	r1, r3
 80053fe:	d002      	beq.n	8005406 <__swsetup_r+0x66>
 8005400:	4630      	mov	r0, r6
 8005402:	f7ff fd11 	bl	8004e28 <_free_r>
 8005406:	2300      	movs	r3, #0
 8005408:	6363      	str	r3, [r4, #52]	; 0x34
 800540a:	89a3      	ldrh	r3, [r4, #12]
 800540c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005410:	81a3      	strh	r3, [r4, #12]
 8005412:	2300      	movs	r3, #0
 8005414:	6063      	str	r3, [r4, #4]
 8005416:	6923      	ldr	r3, [r4, #16]
 8005418:	6023      	str	r3, [r4, #0]
 800541a:	89a3      	ldrh	r3, [r4, #12]
 800541c:	f043 0308 	orr.w	r3, r3, #8
 8005420:	81a3      	strh	r3, [r4, #12]
 8005422:	6923      	ldr	r3, [r4, #16]
 8005424:	b94b      	cbnz	r3, 800543a <__swsetup_r+0x9a>
 8005426:	89a3      	ldrh	r3, [r4, #12]
 8005428:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800542c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005430:	d003      	beq.n	800543a <__swsetup_r+0x9a>
 8005432:	4621      	mov	r1, r4
 8005434:	4630      	mov	r0, r6
 8005436:	f7ff f913 	bl	8004660 <__smakebuf_r>
 800543a:	89a0      	ldrh	r0, [r4, #12]
 800543c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005440:	f010 0301 	ands.w	r3, r0, #1
 8005444:	d00a      	beq.n	800545c <__swsetup_r+0xbc>
 8005446:	2300      	movs	r3, #0
 8005448:	60a3      	str	r3, [r4, #8]
 800544a:	6963      	ldr	r3, [r4, #20]
 800544c:	425b      	negs	r3, r3
 800544e:	61a3      	str	r3, [r4, #24]
 8005450:	6923      	ldr	r3, [r4, #16]
 8005452:	b943      	cbnz	r3, 8005466 <__swsetup_r+0xc6>
 8005454:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005458:	d1ba      	bne.n	80053d0 <__swsetup_r+0x30>
 800545a:	bd70      	pop	{r4, r5, r6, pc}
 800545c:	0781      	lsls	r1, r0, #30
 800545e:	bf58      	it	pl
 8005460:	6963      	ldrpl	r3, [r4, #20]
 8005462:	60a3      	str	r3, [r4, #8]
 8005464:	e7f4      	b.n	8005450 <__swsetup_r+0xb0>
 8005466:	2000      	movs	r0, #0
 8005468:	e7f7      	b.n	800545a <__swsetup_r+0xba>
 800546a:	bf00      	nop
 800546c:	20000010 	.word	0x20000010
 8005470:	080057d4 	.word	0x080057d4
 8005474:	080057f4 	.word	0x080057f4
 8005478:	080057b4 	.word	0x080057b4

0800547c <__assert_func>:
 800547c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800547e:	4614      	mov	r4, r2
 8005480:	461a      	mov	r2, r3
 8005482:	4b09      	ldr	r3, [pc, #36]	; (80054a8 <__assert_func+0x2c>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	4605      	mov	r5, r0
 8005488:	68d8      	ldr	r0, [r3, #12]
 800548a:	b14c      	cbz	r4, 80054a0 <__assert_func+0x24>
 800548c:	4b07      	ldr	r3, [pc, #28]	; (80054ac <__assert_func+0x30>)
 800548e:	9100      	str	r1, [sp, #0]
 8005490:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005494:	4906      	ldr	r1, [pc, #24]	; (80054b0 <__assert_func+0x34>)
 8005496:	462b      	mov	r3, r5
 8005498:	f000 f81e 	bl	80054d8 <fiprintf>
 800549c:	f000 f89f 	bl	80055de <abort>
 80054a0:	4b04      	ldr	r3, [pc, #16]	; (80054b4 <__assert_func+0x38>)
 80054a2:	461c      	mov	r4, r3
 80054a4:	e7f3      	b.n	800548e <__assert_func+0x12>
 80054a6:	bf00      	nop
 80054a8:	20000010 	.word	0x20000010
 80054ac:	08005985 	.word	0x08005985
 80054b0:	08005992 	.word	0x08005992
 80054b4:	080059c0 	.word	0x080059c0

080054b8 <_close_r>:
 80054b8:	b538      	push	{r3, r4, r5, lr}
 80054ba:	4d06      	ldr	r5, [pc, #24]	; (80054d4 <_close_r+0x1c>)
 80054bc:	2300      	movs	r3, #0
 80054be:	4604      	mov	r4, r0
 80054c0:	4608      	mov	r0, r1
 80054c2:	602b      	str	r3, [r5, #0]
 80054c4:	f7fc fc28 	bl	8001d18 <_close>
 80054c8:	1c43      	adds	r3, r0, #1
 80054ca:	d102      	bne.n	80054d2 <_close_r+0x1a>
 80054cc:	682b      	ldr	r3, [r5, #0]
 80054ce:	b103      	cbz	r3, 80054d2 <_close_r+0x1a>
 80054d0:	6023      	str	r3, [r4, #0]
 80054d2:	bd38      	pop	{r3, r4, r5, pc}
 80054d4:	2000022c 	.word	0x2000022c

080054d8 <fiprintf>:
 80054d8:	b40e      	push	{r1, r2, r3}
 80054da:	b503      	push	{r0, r1, lr}
 80054dc:	4601      	mov	r1, r0
 80054de:	ab03      	add	r3, sp, #12
 80054e0:	4805      	ldr	r0, [pc, #20]	; (80054f8 <fiprintf+0x20>)
 80054e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80054e6:	6800      	ldr	r0, [r0, #0]
 80054e8:	9301      	str	r3, [sp, #4]
 80054ea:	f7ff fd71 	bl	8004fd0 <_vfiprintf_r>
 80054ee:	b002      	add	sp, #8
 80054f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80054f4:	b003      	add	sp, #12
 80054f6:	4770      	bx	lr
 80054f8:	20000010 	.word	0x20000010

080054fc <_fstat_r>:
 80054fc:	b538      	push	{r3, r4, r5, lr}
 80054fe:	4d07      	ldr	r5, [pc, #28]	; (800551c <_fstat_r+0x20>)
 8005500:	2300      	movs	r3, #0
 8005502:	4604      	mov	r4, r0
 8005504:	4608      	mov	r0, r1
 8005506:	4611      	mov	r1, r2
 8005508:	602b      	str	r3, [r5, #0]
 800550a:	f7fc fc53 	bl	8001db4 <_fstat>
 800550e:	1c43      	adds	r3, r0, #1
 8005510:	d102      	bne.n	8005518 <_fstat_r+0x1c>
 8005512:	682b      	ldr	r3, [r5, #0]
 8005514:	b103      	cbz	r3, 8005518 <_fstat_r+0x1c>
 8005516:	6023      	str	r3, [r4, #0]
 8005518:	bd38      	pop	{r3, r4, r5, pc}
 800551a:	bf00      	nop
 800551c:	2000022c 	.word	0x2000022c

08005520 <_isatty_r>:
 8005520:	b538      	push	{r3, r4, r5, lr}
 8005522:	4d06      	ldr	r5, [pc, #24]	; (800553c <_isatty_r+0x1c>)
 8005524:	2300      	movs	r3, #0
 8005526:	4604      	mov	r4, r0
 8005528:	4608      	mov	r0, r1
 800552a:	602b      	str	r3, [r5, #0]
 800552c:	f7fc fbb6 	bl	8001c9c <_isatty>
 8005530:	1c43      	adds	r3, r0, #1
 8005532:	d102      	bne.n	800553a <_isatty_r+0x1a>
 8005534:	682b      	ldr	r3, [r5, #0]
 8005536:	b103      	cbz	r3, 800553a <_isatty_r+0x1a>
 8005538:	6023      	str	r3, [r4, #0]
 800553a:	bd38      	pop	{r3, r4, r5, pc}
 800553c:	2000022c 	.word	0x2000022c

08005540 <_lseek_r>:
 8005540:	b538      	push	{r3, r4, r5, lr}
 8005542:	4d07      	ldr	r5, [pc, #28]	; (8005560 <_lseek_r+0x20>)
 8005544:	4604      	mov	r4, r0
 8005546:	4608      	mov	r0, r1
 8005548:	4611      	mov	r1, r2
 800554a:	2200      	movs	r2, #0
 800554c:	602a      	str	r2, [r5, #0]
 800554e:	461a      	mov	r2, r3
 8005550:	f7fc fbf9 	bl	8001d46 <_lseek>
 8005554:	1c43      	adds	r3, r0, #1
 8005556:	d102      	bne.n	800555e <_lseek_r+0x1e>
 8005558:	682b      	ldr	r3, [r5, #0]
 800555a:	b103      	cbz	r3, 800555e <_lseek_r+0x1e>
 800555c:	6023      	str	r3, [r4, #0]
 800555e:	bd38      	pop	{r3, r4, r5, pc}
 8005560:	2000022c 	.word	0x2000022c

08005564 <__ascii_mbtowc>:
 8005564:	b082      	sub	sp, #8
 8005566:	b901      	cbnz	r1, 800556a <__ascii_mbtowc+0x6>
 8005568:	a901      	add	r1, sp, #4
 800556a:	b142      	cbz	r2, 800557e <__ascii_mbtowc+0x1a>
 800556c:	b14b      	cbz	r3, 8005582 <__ascii_mbtowc+0x1e>
 800556e:	7813      	ldrb	r3, [r2, #0]
 8005570:	600b      	str	r3, [r1, #0]
 8005572:	7812      	ldrb	r2, [r2, #0]
 8005574:	1e10      	subs	r0, r2, #0
 8005576:	bf18      	it	ne
 8005578:	2001      	movne	r0, #1
 800557a:	b002      	add	sp, #8
 800557c:	4770      	bx	lr
 800557e:	4610      	mov	r0, r2
 8005580:	e7fb      	b.n	800557a <__ascii_mbtowc+0x16>
 8005582:	f06f 0001 	mvn.w	r0, #1
 8005586:	e7f8      	b.n	800557a <__ascii_mbtowc+0x16>

08005588 <__malloc_lock>:
 8005588:	4801      	ldr	r0, [pc, #4]	; (8005590 <__malloc_lock+0x8>)
 800558a:	f7ff b842 	b.w	8004612 <__retarget_lock_acquire_recursive>
 800558e:	bf00      	nop
 8005590:	20000224 	.word	0x20000224

08005594 <__malloc_unlock>:
 8005594:	4801      	ldr	r0, [pc, #4]	; (800559c <__malloc_unlock+0x8>)
 8005596:	f7ff b83d 	b.w	8004614 <__retarget_lock_release_recursive>
 800559a:	bf00      	nop
 800559c:	20000224 	.word	0x20000224

080055a0 <_read_r>:
 80055a0:	b538      	push	{r3, r4, r5, lr}
 80055a2:	4d07      	ldr	r5, [pc, #28]	; (80055c0 <_read_r+0x20>)
 80055a4:	4604      	mov	r4, r0
 80055a6:	4608      	mov	r0, r1
 80055a8:	4611      	mov	r1, r2
 80055aa:	2200      	movs	r2, #0
 80055ac:	602a      	str	r2, [r5, #0]
 80055ae:	461a      	mov	r2, r3
 80055b0:	f7fc fbda 	bl	8001d68 <_read>
 80055b4:	1c43      	adds	r3, r0, #1
 80055b6:	d102      	bne.n	80055be <_read_r+0x1e>
 80055b8:	682b      	ldr	r3, [r5, #0]
 80055ba:	b103      	cbz	r3, 80055be <_read_r+0x1e>
 80055bc:	6023      	str	r3, [r4, #0]
 80055be:	bd38      	pop	{r3, r4, r5, pc}
 80055c0:	2000022c 	.word	0x2000022c

080055c4 <__ascii_wctomb>:
 80055c4:	b149      	cbz	r1, 80055da <__ascii_wctomb+0x16>
 80055c6:	2aff      	cmp	r2, #255	; 0xff
 80055c8:	bf85      	ittet	hi
 80055ca:	238a      	movhi	r3, #138	; 0x8a
 80055cc:	6003      	strhi	r3, [r0, #0]
 80055ce:	700a      	strbls	r2, [r1, #0]
 80055d0:	f04f 30ff 	movhi.w	r0, #4294967295
 80055d4:	bf98      	it	ls
 80055d6:	2001      	movls	r0, #1
 80055d8:	4770      	bx	lr
 80055da:	4608      	mov	r0, r1
 80055dc:	4770      	bx	lr

080055de <abort>:
 80055de:	b508      	push	{r3, lr}
 80055e0:	2006      	movs	r0, #6
 80055e2:	f000 f82b 	bl	800563c <raise>
 80055e6:	2001      	movs	r0, #1
 80055e8:	f000 f854 	bl	8005694 <_exit>

080055ec <_raise_r>:
 80055ec:	291f      	cmp	r1, #31
 80055ee:	b538      	push	{r3, r4, r5, lr}
 80055f0:	4604      	mov	r4, r0
 80055f2:	460d      	mov	r5, r1
 80055f4:	d904      	bls.n	8005600 <_raise_r+0x14>
 80055f6:	2316      	movs	r3, #22
 80055f8:	6003      	str	r3, [r0, #0]
 80055fa:	f04f 30ff 	mov.w	r0, #4294967295
 80055fe:	bd38      	pop	{r3, r4, r5, pc}
 8005600:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005602:	b112      	cbz	r2, 800560a <_raise_r+0x1e>
 8005604:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005608:	b94b      	cbnz	r3, 800561e <_raise_r+0x32>
 800560a:	4620      	mov	r0, r4
 800560c:	f000 f830 	bl	8005670 <_getpid_r>
 8005610:	462a      	mov	r2, r5
 8005612:	4601      	mov	r1, r0
 8005614:	4620      	mov	r0, r4
 8005616:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800561a:	f000 b817 	b.w	800564c <_kill_r>
 800561e:	2b01      	cmp	r3, #1
 8005620:	d00a      	beq.n	8005638 <_raise_r+0x4c>
 8005622:	1c59      	adds	r1, r3, #1
 8005624:	d103      	bne.n	800562e <_raise_r+0x42>
 8005626:	2316      	movs	r3, #22
 8005628:	6003      	str	r3, [r0, #0]
 800562a:	2001      	movs	r0, #1
 800562c:	e7e7      	b.n	80055fe <_raise_r+0x12>
 800562e:	2400      	movs	r4, #0
 8005630:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005634:	4628      	mov	r0, r5
 8005636:	4798      	blx	r3
 8005638:	2000      	movs	r0, #0
 800563a:	e7e0      	b.n	80055fe <_raise_r+0x12>

0800563c <raise>:
 800563c:	4b02      	ldr	r3, [pc, #8]	; (8005648 <raise+0xc>)
 800563e:	4601      	mov	r1, r0
 8005640:	6818      	ldr	r0, [r3, #0]
 8005642:	f7ff bfd3 	b.w	80055ec <_raise_r>
 8005646:	bf00      	nop
 8005648:	20000010 	.word	0x20000010

0800564c <_kill_r>:
 800564c:	b538      	push	{r3, r4, r5, lr}
 800564e:	4d07      	ldr	r5, [pc, #28]	; (800566c <_kill_r+0x20>)
 8005650:	2300      	movs	r3, #0
 8005652:	4604      	mov	r4, r0
 8005654:	4608      	mov	r0, r1
 8005656:	4611      	mov	r1, r2
 8005658:	602b      	str	r3, [r5, #0]
 800565a:	f000 f813 	bl	8005684 <_kill>
 800565e:	1c43      	adds	r3, r0, #1
 8005660:	d102      	bne.n	8005668 <_kill_r+0x1c>
 8005662:	682b      	ldr	r3, [r5, #0]
 8005664:	b103      	cbz	r3, 8005668 <_kill_r+0x1c>
 8005666:	6023      	str	r3, [r4, #0]
 8005668:	bd38      	pop	{r3, r4, r5, pc}
 800566a:	bf00      	nop
 800566c:	2000022c 	.word	0x2000022c

08005670 <_getpid_r>:
 8005670:	f000 b800 	b.w	8005674 <_getpid>

08005674 <_getpid>:
 8005674:	4b02      	ldr	r3, [pc, #8]	; (8005680 <_getpid+0xc>)
 8005676:	2258      	movs	r2, #88	; 0x58
 8005678:	601a      	str	r2, [r3, #0]
 800567a:	f04f 30ff 	mov.w	r0, #4294967295
 800567e:	4770      	bx	lr
 8005680:	2000022c 	.word	0x2000022c

08005684 <_kill>:
 8005684:	4b02      	ldr	r3, [pc, #8]	; (8005690 <_kill+0xc>)
 8005686:	2258      	movs	r2, #88	; 0x58
 8005688:	601a      	str	r2, [r3, #0]
 800568a:	f04f 30ff 	mov.w	r0, #4294967295
 800568e:	4770      	bx	lr
 8005690:	2000022c 	.word	0x2000022c

08005694 <_exit>:
 8005694:	e7fe      	b.n	8005694 <_exit>
	...

08005698 <_init>:
 8005698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800569a:	bf00      	nop
 800569c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800569e:	bc08      	pop	{r3}
 80056a0:	469e      	mov	lr, r3
 80056a2:	4770      	bx	lr

080056a4 <_fini>:
 80056a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056a6:	bf00      	nop
 80056a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80056aa:	bc08      	pop	{r3}
 80056ac:	469e      	mov	lr, r3
 80056ae:	4770      	bx	lr
