<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p142" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_142{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_142{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_142{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_142{left:69px;bottom:1088px;letter-spacing:-0.19px;}
#t5_142{left:233px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t6_142{left:69px;bottom:1066px;letter-spacing:-0.19px;}
#t7_142{left:233px;bottom:1066px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t8_142{left:69px;bottom:998px;letter-spacing:0.16px;}
#t9_142{left:150px;bottom:998px;letter-spacing:0.2px;word-spacing:-0.01px;}
#ta_142{left:69px;bottom:975px;letter-spacing:-0.13px;}
#tb_142{left:101px;bottom:981px;}
#tc_142{left:116px;bottom:975px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#td_142{left:69px;bottom:958px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_142{left:69px;bottom:941px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tf_142{left:69px;bottom:924px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tg_142{left:69px;bottom:900px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#th_142{left:69px;bottom:883px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ti_142{left:69px;bottom:859px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tj_142{left:69px;bottom:837px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tk_142{left:69px;bottom:811px;}
#tl_142{left:95px;bottom:814px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tm_142{left:95px;bottom:797px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#tn_142{left:69px;bottom:771px;}
#to_142{left:95px;bottom:774px;letter-spacing:-0.16px;word-spacing:-0.77px;}
#tp_142{left:95px;bottom:758px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tq_142{left:69px;bottom:731px;}
#tr_142{left:95px;bottom:735px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#ts_142{left:95px;bottom:718px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tt_142{left:69px;bottom:692px;}
#tu_142{left:95px;bottom:695px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tv_142{left:95px;bottom:678px;letter-spacing:-0.11px;}
#tw_142{left:69px;bottom:652px;}
#tx_142{left:95px;bottom:655px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#ty_142{left:95px;bottom:639px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tz_142{left:69px;bottom:612px;}
#t10_142{left:95px;bottom:616px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t11_142{left:69px;bottom:547px;letter-spacing:0.17px;}
#t12_142{left:150px;bottom:547px;letter-spacing:0.19px;word-spacing:0.07px;}
#t13_142{left:69px;bottom:522px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t14_142{left:69px;bottom:506px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t15_142{left:69px;bottom:489px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t16_142{left:69px;bottom:467px;letter-spacing:-0.18px;}
#t17_142{left:233px;bottom:467px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t18_142{left:233px;bottom:451px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t19_142{left:69px;bottom:429px;letter-spacing:-0.18px;}
#t1a_142{left:233px;bottom:429px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1b_142{left:233px;bottom:412px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1c_142{left:69px;bottom:388px;letter-spacing:-0.15px;word-spacing:-1.11px;}
#t1d_142{left:69px;bottom:371px;letter-spacing:-0.13px;}
#t1e_142{left:101px;bottom:378px;}
#t1f_142{left:116px;bottom:371px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1g_142{left:69px;bottom:354px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1h_142{left:69px;bottom:338px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1i_142{left:69px;bottom:269px;letter-spacing:0.16px;}
#t1j_142{left:150px;bottom:269px;letter-spacing:0.2px;word-spacing:-0.03px;}
#t1k_142{left:69px;bottom:246px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1l_142{left:69px;bottom:229px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1m_142{left:69px;bottom:212px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1n_142{left:69px;bottom:195px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1o_142{left:69px;bottom:169px;}
#t1p_142{left:95px;bottom:173px;letter-spacing:-0.18px;word-spacing:-0.43px;}

.s1_142{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_142{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_142{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_142{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_142{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_142{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts142" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg142Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg142" style="-webkit-user-select: none;"><object width="935" height="1210" data="142/142.svg" type="image/svg+xml" id="pdf142" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_142" class="t s1_142">5-30 </span><span id="t2_142" class="t s1_142">Vol. 1 </span>
<span id="t3_142" class="t s2_142">INSTRUCTION SET SUMMARY </span>
<span id="t4_142" class="t s3_142">AESKEYGENASSIST </span><span id="t5_142" class="t s3_142">Assist the creation of round keys with a key expansion schedule. </span>
<span id="t6_142" class="t s3_142">PCLMULQDQ </span><span id="t7_142" class="t s3_142">Perform carryless multiplication of two 64-bit numbers. </span>
<span id="t8_142" class="t s4_142">5.13 </span><span id="t9_142" class="t s4_142">INTEL® ADVANCED VECTOR EXTENSIONS (INTEL® AVX) </span>
<span id="ta_142" class="t s3_142">Intel </span>
<span id="tb_142" class="t s5_142">® </span>
<span id="tc_142" class="t s3_142">Advanced Vector Extensions (AVX) promote legacy 128-bit SIMD instruction sets that operate on the XMM </span>
<span id="td_142" class="t s3_142">register set to use a “vector extension” (VEX) prefix and operates on 256-bit vector registers (YMM). Almost all </span>
<span id="te_142" class="t s3_142">prior generations of 128-bit SIMD instructions that operate on XMM (but not on MMX registers) are promoted to </span>
<span id="tf_142" class="t s3_142">support three-operand syntax with VEX-128 encoding. </span>
<span id="tg_142" class="t s3_142">VEX-prefix encoded Intel AVX instructions support 256-bit and 128-bit floating-point operations by extending the </span>
<span id="th_142" class="t s3_142">legacy 128-bit SIMD floating-point instructions to support three-operand syntax. </span>
<span id="ti_142" class="t s3_142">Additional functional enhancements are also provided with VEX-encoded Intel AVX instructions. </span>
<span id="tj_142" class="t s3_142">The list of Intel AVX instructions is included in the following tables: </span>
<span id="tk_142" class="t s6_142">• </span><span id="tl_142" class="t s3_142">Table 14-2 lists 256-bit and 128-bit floating-point arithmetic instructions promoted from legacy 128-bit SIMD </span>
<span id="tm_142" class="t s3_142">instruction sets. </span>
<span id="tn_142" class="t s6_142">• </span><span id="to_142" class="t s3_142">Table 14-3 lists 256-bit and 128-bit data movement and processing instructions promoted from legacy 128-bit </span>
<span id="tp_142" class="t s3_142">SIMD instruction sets. </span>
<span id="tq_142" class="t s6_142">• </span><span id="tr_142" class="t s3_142">Table 14-4 lists functional enhancements of 256-bit Intel AVX instructions not available from legacy 128-bit </span>
<span id="ts_142" class="t s3_142">SIMD instruction sets. </span>
<span id="tt_142" class="t s6_142">• </span><span id="tu_142" class="t s3_142">Table 14-5 lists 128-bit integer and floating-point instructions promoted from legacy 128-bit SIMD instruction </span>
<span id="tv_142" class="t s3_142">sets. </span>
<span id="tw_142" class="t s6_142">• </span><span id="tx_142" class="t s3_142">Table 14-6 lists functional enhancements of 128-bit Intel AVX instructions not available from legacy 128-bit </span>
<span id="ty_142" class="t s3_142">SIMD instruction sets. </span>
<span id="tz_142" class="t s6_142">• </span><span id="t10_142" class="t s3_142">Table 14-7 lists 128-bit data movement and processing instructions promoted from legacy instruction sets. </span>
<span id="t11_142" class="t s4_142">5.14 </span><span id="t12_142" class="t s4_142">16-BIT FLOATING-POINT CONVERSION </span>
<span id="t13_142" class="t s3_142">Conversions between single precision floating-point (32-bit) and half precision floating-point (16-bit) data are </span>
<span id="t14_142" class="t s3_142">provided by the VCVTPS2PH and VCVTPH2PS instructions, introduced beginning with the third generation of Intel </span>
<span id="t15_142" class="t s3_142">Core processors based on Ivy Bridge microarchitecture: </span>
<span id="t16_142" class="t s3_142">VCVTPH2PS </span><span id="t17_142" class="t s3_142">Convert eight/four data elements containing 16-bit floating-point data into eight/four </span>
<span id="t18_142" class="t s3_142">single precision floating-point data. </span>
<span id="t19_142" class="t s3_142">VCVTPS2PH </span><span id="t1a_142" class="t s3_142">Convert eight/four data elements containing single precision floating-point data into </span>
<span id="t1b_142" class="t s3_142">eight/four 16-bit floating-point data. </span>
<span id="t1c_142" class="t s3_142">Starting with the 4th generation Intel Xeon Scalable Processor Family based on Sapphire Rapids microarchitecture, </span>
<span id="t1d_142" class="t s3_142">Intel </span>
<span id="t1e_142" class="t s5_142">® </span>
<span id="t1f_142" class="t s3_142">AVX-512 instruction set architecture for FP16 was added, supporting a wide range of general-purpose </span>
<span id="t1g_142" class="t s3_142">numeric operations for 16-bit half precision floating-point values (binary16 in IEEE Standard 754-2019 for </span>
<span id="t1h_142" class="t s3_142">Floating-Point Arithmetic, aka half precision or FP16). Section 5.19 includes a list of these instructions. </span>
<span id="t1i_142" class="t s4_142">5.15 </span><span id="t1j_142" class="t s4_142">FUSED-MULTIPLY-ADD (FMA) </span>
<span id="t1k_142" class="t s3_142">FMA extensions enhances Intel AVX with high-throughput, arithmetic capabilities covering fused multiply-add, </span>
<span id="t1l_142" class="t s3_142">fused multiply-subtract, fused multiply add/subtract interleave, signed-reversed multiply on fused multiply-add </span>
<span id="t1m_142" class="t s3_142">and multiply-subtract. FMA extensions provide 36 256-bit floating-point instructions to perform computation on </span>
<span id="t1n_142" class="t s3_142">256-bit vectors and additional 128-bit and scalar FMA instructions. </span>
<span id="t1o_142" class="t s6_142">• </span><span id="t1p_142" class="t s3_142">Table 14-15 lists FMA instruction sets. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
