

================================================================
== Vitis HLS Report for 'MultiPixStream2AXIvideo'
================================================================
* Date:           Thu May  9 19:06:40 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.111 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |       19|  8320339|  63.327 ns|  27.732 ms|   19|  8320339|       no|
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_348_2  |        0|  8320320|  6 ~ 1926|          -|          -|  0 ~ 4320|        no|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.64>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:347]   --->   Operation 7 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_loc25 = alloca i32 1"   --->   Operation 8 'alloca' 'p_loc25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_loc24 = alloca i32 1"   --->   Operation 9 'alloca' 'p_loc24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_loc23 = alloca i32 1"   --->   Operation 10 'alloca' 'p_loc23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_loc22 = alloca i32 1"   --->   Operation 11 'alloca' 'p_loc22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_loc21 = alloca i32 1"   --->   Operation 12 'alloca' 'p_loc21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_loc20 = alloca i32 1"   --->   Operation 13 'alloca' 'p_loc20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_loc19 = alloca i32 1"   --->   Operation 14 'alloca' 'p_loc19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_loc18 = alloca i32 1"   --->   Operation 15 'alloca' 'p_loc18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_loc17 = alloca i32 1"   --->   Operation 16 'alloca' 'p_loc17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_loc16 = alloca i32 1"   --->   Operation 17 'alloca' 'p_loc16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_loc15 = alloca i32 1"   --->   Operation 18 'alloca' 'p_loc15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_loc = alloca i32 1"   --->   Operation 19 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%muxLogicCE_to_colorFormat_val_read = muxlogic"   --->   Operation 20 'muxlogic' 'muxLogicCE_to_colorFormat_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.64ns)   --->   "%colorFormat_val_read = read i2 @_ssdm_op_Read.ap_fifo.i2P0A, i2 %colorFormat_val"   --->   Operation 21 'read' 'colorFormat_val_read' <Predicate = true> <Delay = 0.64> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 4> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln347 = muxlogic i13 0"   --->   Operation 22 'muxlogic' 'muxLogicData_to_store_ln347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln347 = muxlogic i13 %i_1"   --->   Operation 23 'muxlogic' 'muxLogicAddr_to_store_ln347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.51ns)   --->   "%store_ln347 = store i13 0, i13 %i_1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:347]   --->   Operation 24 'store' 'store_ln347' <Predicate = true> <Delay = 0.51>

State 2 <SV = 1> <Delay = 1.86>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %colorFormat_val_read, i4 0" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343]   --->   Operation 25 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %colorFormat_val_read, i2 0" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343]   --->   Operation 26 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln343 = zext i4 %tmp_s" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343]   --->   Operation 27 'zext' 'zext_ln343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.71ns)   --->   "%sub_ln343 = sub i6 %tmp, i6 %zext_ln343" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343]   --->   Operation 28 'sub' 'sub_ln343' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [2/2] (1.15ns)   --->   "%call_ln343 = call void @MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1, i6 %sub_ln343, i4 %p_loc, i4 %p_loc15, i4 %p_loc16, i4 %p_loc17, i4 %p_loc18, i4 %p_loc19, i4 %p_loc20, i4 %p_loc21, i4 %p_loc22, i4 %p_loc23, i4 %p_loc24, i4 %p_loc25, i4 %mapComp" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343]   --->   Operation 29 'call' 'call_ln343' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%muxLogicCE_to_WidthOut_val_read = muxlogic"   --->   Operation 30 'muxlogic' 'muxLogicCE_to_WidthOut_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%WidthOut_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %WidthOut_val"   --->   Operation 31 'read' 'WidthOut_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%muxLogicCE_to_Height_val_read = muxlogic"   --->   Operation 32 'muxlogic' 'muxLogicCE_to_Height_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%Height_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %Height_val"   --->   Operation 33 'read' 'Height_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (0.00ns)   --->   "%rows = call i13 @reg<unsigned short>, i13 %Height_val_read" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:291]   --->   Operation 34 'call' 'rows' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 35 [2/2] (0.00ns)   --->   "%cols = call i13 @reg<unsigned short>, i13 %WidthOut_val_read" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:292]   --->   Operation 35 'call' 'cols' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln343 = call void @MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1, i6 %sub_ln343, i4 %p_loc, i4 %p_loc15, i4 %p_loc16, i4 %p_loc17, i4 %p_loc18, i4 %p_loc19, i4 %p_loc20, i4 %p_loc21, i4 %p_loc22, i4 %p_loc23, i4 %p_loc24, i4 %p_loc25, i4 %mapComp" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343]   --->   Operation 36 'call' 'call_ln343' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.80>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %colorFormat_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i120 %m_axis_video_V_data_V, i15 %m_axis_video_V_keep_V, i15 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, void @empty_5"   --->   Operation 38 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i13 %Height_val, void "   --->   Operation 39 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i13 %WidthOut_val, void "   --->   Operation 40 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i120 %img, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i120 %m_axis_video_V_data_V, i15 %m_axis_video_V_keep_V, i15 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/2] (0.00ns)   --->   "%rows = call i13 @reg<unsigned short>, i13 %Height_val_read" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:291]   --->   Operation 43 'call' 'rows' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 44 [1/2] (0.00ns)   --->   "%cols = call i13 @reg<unsigned short>, i13 %WidthOut_val_read" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:292]   --->   Operation 44 'call' 'cols' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_loc_load = muxlogic i4 %p_loc"   --->   Operation 45 'muxlogic' 'MuxLogicAddr_to_p_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%p_loc_load = load i4 %p_loc"   --->   Operation 46 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_loc15_load = muxlogic i4 %p_loc15"   --->   Operation 47 'muxlogic' 'MuxLogicAddr_to_p_loc15_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%p_loc15_load = load i4 %p_loc15"   --->   Operation 48 'load' 'p_loc15_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_loc16_load = muxlogic i4 %p_loc16"   --->   Operation 49 'muxlogic' 'MuxLogicAddr_to_p_loc16_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%p_loc16_load = load i4 %p_loc16"   --->   Operation 50 'load' 'p_loc16_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_loc17_load = muxlogic i4 %p_loc17"   --->   Operation 51 'muxlogic' 'MuxLogicAddr_to_p_loc17_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%p_loc17_load = load i4 %p_loc17"   --->   Operation 52 'load' 'p_loc17_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_loc18_load = muxlogic i4 %p_loc18"   --->   Operation 53 'muxlogic' 'MuxLogicAddr_to_p_loc18_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%p_loc18_load = load i4 %p_loc18"   --->   Operation 54 'load' 'p_loc18_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_loc19_load = muxlogic i4 %p_loc19"   --->   Operation 55 'muxlogic' 'MuxLogicAddr_to_p_loc19_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%p_loc19_load = load i4 %p_loc19"   --->   Operation 56 'load' 'p_loc19_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_loc20_load = muxlogic i4 %p_loc20"   --->   Operation 57 'muxlogic' 'MuxLogicAddr_to_p_loc20_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%p_loc20_load = load i4 %p_loc20"   --->   Operation 58 'load' 'p_loc20_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_loc21_load = muxlogic i4 %p_loc21"   --->   Operation 59 'muxlogic' 'MuxLogicAddr_to_p_loc21_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%p_loc21_load = load i4 %p_loc21"   --->   Operation 60 'load' 'p_loc21_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_loc22_load = muxlogic i4 %p_loc22"   --->   Operation 61 'muxlogic' 'MuxLogicAddr_to_p_loc22_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%p_loc22_load = load i4 %p_loc22"   --->   Operation 62 'load' 'p_loc22_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_loc23_load = muxlogic i4 %p_loc23"   --->   Operation 63 'muxlogic' 'MuxLogicAddr_to_p_loc23_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%p_loc23_load = load i4 %p_loc23"   --->   Operation 64 'load' 'p_loc23_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_loc24_load = muxlogic i4 %p_loc24"   --->   Operation 65 'muxlogic' 'MuxLogicAddr_to_p_loc24_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%p_loc24_load = load i4 %p_loc24"   --->   Operation 66 'load' 'p_loc24_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_loc25_load = muxlogic i4 %p_loc25"   --->   Operation 67 'muxlogic' 'MuxLogicAddr_to_p_loc25_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%p_loc25_load = load i4 %p_loc25"   --->   Operation 68 'load' 'p_loc25_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%div_cast1 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %cols, i32 2, i32 12" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:292]   --->   Operation 69 'partselect' 'div_cast1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%div_cast = zext i11 %div_cast1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:292]   --->   Operation 70 'zext' 'div_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.80ns)   --->   "%sub = add i12 %div_cast, i12 4095" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:292]   --->   Operation 71 'add' 'sub' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.80ns)   --->   "%icmp_ln348 = icmp_eq  i11 %div_cast1, i11 0" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:348]   --->   Operation 72 'icmp' 'icmp_ln348' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.33ns)   --->   "%br_ln348 = br void %VITIS_LOOP_350_3" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:348]   --->   Operation 73 'br' 'br_ln348' <Predicate = true> <Delay = 0.33>

State 5 <SV = 4> <Delay = 2.11>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%sof = phi i1 1, void %entry, i1 %and_ln348, void %VITIS_LOOP_350_3.split" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:348]   --->   Operation 74 'phi' 'sof' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_i = muxlogic i13 %i_1"   --->   Operation 75 'muxlogic' 'MuxLogicAddr_to_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%i = load i13 %i_1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:348]   --->   Operation 76 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.81ns)   --->   "%i_2 = add i13 %i, i13 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:348]   --->   Operation 77 'add' 'i_2' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.81ns)   --->   "%icmp_ln348_1 = icmp_eq  i13 %i, i13 %rows" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:348]   --->   Operation 78 'icmp' 'icmp_ln348_1' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 4320, i64 0"   --->   Operation 79 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln348 = br i1 %icmp_ln348_1, void %VITIS_LOOP_350_3.split, void %for.end115.loopexit" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:348]   --->   Operation 80 'br' 'br_ln348' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 81 'wait' 'empty' <Predicate = (!icmp_ln348_1)> <Delay = 0.00>
ST_5 : Operation 82 [2/2] (1.29ns)   --->   "%call_ln348 = call void @MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3, i1 %sof, i11 %div_cast1, i12 %sub, i120 %img, i4 %p_loc25_load, i4 %p_loc24_load, i4 %p_loc23_load, i4 %p_loc22_load, i4 %p_loc21_load, i4 %p_loc20_load, i4 %p_loc19_load, i4 %p_loc18_load, i4 %p_loc17_load, i4 %p_loc16_load, i4 %p_loc15_load, i4 %p_loc_load, i120 %m_axis_video_V_data_V, i15 %m_axis_video_V_keep_V, i15 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:348]   --->   Operation 82 'call' 'call_ln348' <Predicate = (!icmp_ln348_1)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 83 [1/1] (0.30ns)   --->   "%and_ln348 = and i1 %icmp_ln348, i1 %sof" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:348]   --->   Operation 83 'and' 'and_ln348' <Predicate = (!icmp_ln348_1)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln347 = muxlogic i13 %i_2"   --->   Operation 84 'muxlogic' 'muxLogicData_to_store_ln347' <Predicate = (!icmp_ln348_1)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln347 = muxlogic i13 %i_1"   --->   Operation 85 'muxlogic' 'muxLogicAddr_to_store_ln347' <Predicate = (!icmp_ln348_1)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.51ns)   --->   "%store_ln347 = store i13 %i_2, i13 %i_1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:347]   --->   Operation 86 'store' 'store_ln347' <Predicate = (!icmp_ln348_1)> <Delay = 0.51>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln394 = ret" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:394]   --->   Operation 87 'ret' 'ret_ln394' <Predicate = (icmp_ln348_1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln348 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:348]   --->   Operation 88 'specloopname' 'specloopname_ln348' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/2] (0.00ns)   --->   "%call_ln348 = call void @MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3, i1 %sof, i11 %div_cast1, i12 %sub, i120 %img, i4 %p_loc25_load, i4 %p_loc24_load, i4 %p_loc23_load, i4 %p_loc22_load, i4 %p_loc21_load, i4 %p_loc20_load, i4 %p_loc19_load, i4 %p_loc18_load, i4 %p_loc17_load, i4 %p_loc16_load, i4 %p_loc15_load, i4 %p_loc_load, i120 %m_axis_video_V_data_V, i15 %m_axis_video_V_keep_V, i15 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:348]   --->   Operation 89 'call' 'call_ln348' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln348 = br void %VITIS_LOOP_350_3" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:348]   --->   Operation 90 'br' 'br_ln348' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 0.640ns
The critical path consists of the following:
	'muxlogic' operation 2 bit ('muxLogicCE_to_colorFormat_val_read') [31]  (0.000 ns)
	fifo read operation ('colorFormat_val_read') on port 'colorFormat_val' [32]  (0.640 ns)

 <State 2>: 1.865ns
The critical path consists of the following:
	'sub' operation 6 bit ('sub_ln343', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343) [43]  (0.711 ns)
	'call' operation 0 bit ('call_ln343', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343) to 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1' [44]  (1.154 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.802ns
The critical path consists of the following:
	'call' operation 13 bit ('cols', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:292) to 'reg<unsigned short>' [39]  (0.000 ns)
	'add' operation 12 bit ('sub', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:292) [71]  (0.802 ns)

 <State 5>: 2.111ns
The critical path consists of the following:
	'muxlogic' operation 13 bit ('MuxLogicAddr_to_i') [79]  (0.000 ns)
	'load' operation 13 bit ('i', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:348) on local variable 'i', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:347 [80]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln348_1', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:348) [82]  (0.815 ns)
	'call' operation 0 bit ('call_ln348', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:348) to 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3' [88]  (1.296 ns)

 <State 6>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
