Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jul 18 14:46:18 2022
| Host         : Thuong-Nguyen-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file accel_spi_rw_control_sets_placed.rpt
| Design       : accel_spi_rw
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              41 |           13 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              76 |           22 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                 Enable Signal                 | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | sclkCntr[4]_i_1_n_0                           | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | p_0_in4_in                                    | reset_IBUF       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | p_1_in                                        | reset_IBUF       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | p_2_in5_in                                    | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | p_3_in6_in                                    | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | sig24bitMiso0                                 | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | FSM_onehot_Moore_state_commandFSM_reg_n_0_[4] | reset_IBUF       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | sig24bitMosi[23]_i_1_n_0                      | reset_IBUF       |                5 |             23 |         4.60 |
|  clk_IBUF_BUFG |                                               | reset_IBUF       |               13 |             41 |         3.15 |
+----------------+-----------------------------------------------+------------------+------------------+----------------+--------------+


