Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1cd45ce93ed249de9c15102f74b55921 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot axi_test_tb_behav xil_defaultlib.axi_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'axi_w_data_0' on this module [C:/Users/jialf/Desktop/fpgaModule/axi_master/axi_master/axi_master.srcs/sources_1/bd/axi_test/hdl/axi_test_wrapper.v:43]
ERROR: [VRFC 10-3180] cannot find port 'axi_w_addr_0' on this module [C:/Users/jialf/Desktop/fpgaModule/axi_master/axi_master/axi_master.srcs/sources_1/bd/axi_test/hdl/axi_test_wrapper.v:42]
ERROR: [VRFC 10-3180] cannot find port 'axi_rd_0' on this module [C:/Users/jialf/Desktop/fpgaModule/axi_master/axi_master/axi_master.srcs/sources_1/bd/axi_test/hdl/axi_test_wrapper.v:41]
ERROR: [VRFC 10-3180] cannot find port 'axi_r_addr_0' on this module [C:/Users/jialf/Desktop/fpgaModule/axi_master/axi_master/axi_master.srcs/sources_1/bd/axi_test/hdl/axi_test_wrapper.v:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
