vhdl work "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/proj_template/effects_pack.vhd"
vhdl work "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/proj_template/ROM.vhd"
vhdl work "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/proj_template/counter_N.vhd"
vhdl work "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/proj_template/counter_48.vhd"
vhdl work "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/proj_template/column.vhd"
vhdl work "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/tlv_gp_ifc.vhd"
vhdl work "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/proj_template/FSM.vhd"
vhdl work "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/clkgen_config.vhd"
vhdl work "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/proj_template/fpga_inst.vhd"
vhdl work "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/clkgen.vhd"
vhdl work "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/fpga.vhd"
vhdl work "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/counter_8.vhd"
vhdl work "/mnt/c/Users/duric/OneDrive/Dokumenty/skola/ivh/Projects/proj_template/CNT.vhd"
