Protel Design System Design Rule Check
PCB File : C:\Users\Nick Mah\Documents\GitHub\Altium-Designs\CPRacing Designs\Analog CAN Module\SG_CAN_Board 2018\SG_CAN_Board.PcbDoc
Date     : 12/23/2018
Time     : 12:21:41 PM

Processing Rule : Clearance Constraint (Gap=10mil) (InNetClass('All Nets')),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=5mil) (Max=150mil) (Preferred=15mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=15mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=10mil) (Max=247mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Arc (600.353mil,2972.637mil) on Bottom Overlay And Pad D5-1(586.573mil,2923.425mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C10_U_ThermoAmp1-1(1720.222mil,2570mil) on Top Layer And Text "TP41_U_ThermoAmp1" (1171.796mil,2535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.312mil < 10mil) Between Pad C10_U_ThermoAmp1-1(1720.222mil,2570mil) on Top Layer And Text "U4_U_ThermoAmp1" (1596.796mil,2550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.312mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10_U_ThermoAmp1-1(1720.222mil,2570mil) on Top Layer And Track (1691.678mil,2542.441mil)(1691.678mil,2554.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C10_U_ThermoAmp1-1(1720.222mil,2570mil) on Top Layer And Track (1691.678mil,2542.441mil)(1801.915mil,2542.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10_U_ThermoAmp1-1(1720.222mil,2570mil) on Top Layer And Track (1691.678mil,2585.748mil)(1691.678mil,2597.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C10_U_ThermoAmp1-1(1720.222mil,2570mil) on Top Layer And Track (1691.678mil,2597.559mil)(1801.915mil,2597.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10_U_ThermoAmp1-1(1720.222mil,2570mil) on Top Layer And Track (1746.796mil,2542.441mil)(1746.796mil,2597.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C10_U_ThermoAmp1-2(1773.371mil,2570mil) on Top Layer And Text "TP41_U_ThermoAmp1" (1171.796mil,2535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C10_U_ThermoAmp1-2(1773.371mil,2570mil) on Top Layer And Text "U4_U_ThermoAmp1" (1596.796mil,2550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C10_U_ThermoAmp1-2(1773.371mil,2570mil) on Top Layer And Track (1691.678mil,2542.441mil)(1801.915mil,2542.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C10_U_ThermoAmp1-2(1773.371mil,2570mil) on Top Layer And Track (1691.678mil,2597.559mil)(1801.915mil,2597.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10_U_ThermoAmp1-2(1773.371mil,2570mil) on Top Layer And Track (1746.796mil,2542.441mil)(1746.796mil,2597.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10_U_ThermoAmp1-2(1773.371mil,2570mil) on Top Layer And Track (1801.915mil,2542.441mil)(1801.915mil,2554.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10_U_ThermoAmp1-2(1773.371mil,2570mil) on Top Layer And Track (1801.915mil,2585.748mil)(1801.915mil,2597.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C10_U_ThermoAmp2-1(1714.315mil,2117.441mil) on Top Layer And Text "TP41_U_ThermoAmp2" (1165.889mil,2082.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.312mil < 10mil) Between Pad C10_U_ThermoAmp2-1(1714.315mil,2117.441mil) on Top Layer And Text "U4_U_ThermoAmp2" (1590.889mil,2097.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.312mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10_U_ThermoAmp2-1(1714.315mil,2117.441mil) on Top Layer And Track (1685.771mil,2089.882mil)(1685.771mil,2101.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C10_U_ThermoAmp2-1(1714.315mil,2117.441mil) on Top Layer And Track (1685.771mil,2089.882mil)(1796.007mil,2089.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10_U_ThermoAmp2-1(1714.315mil,2117.441mil) on Top Layer And Track (1685.771mil,2133.189mil)(1685.771mil,2145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C10_U_ThermoAmp2-1(1714.315mil,2117.441mil) on Top Layer And Track (1685.771mil,2145mil)(1796.007mil,2145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10_U_ThermoAmp2-1(1714.315mil,2117.441mil) on Top Layer And Track (1740.889mil,2089.882mil)(1740.889mil,2145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C10_U_ThermoAmp2-2(1767.464mil,2117.441mil) on Top Layer And Text "TP41_U_ThermoAmp2" (1165.889mil,2082.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C10_U_ThermoAmp2-2(1767.464mil,2117.441mil) on Top Layer And Track (1685.771mil,2089.882mil)(1796.007mil,2089.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C10_U_ThermoAmp2-2(1767.464mil,2117.441mil) on Top Layer And Track (1685.771mil,2145mil)(1796.007mil,2145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10_U_ThermoAmp2-2(1767.464mil,2117.441mil) on Top Layer And Track (1740.889mil,2089.882mil)(1740.889mil,2145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10_U_ThermoAmp2-2(1767.464mil,2117.441mil) on Top Layer And Track (1796.007mil,2089.882mil)(1796.007mil,2101.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10_U_ThermoAmp2-2(1767.464mil,2117.441mil) on Top Layer And Track (1796.007mil,2133.189mil)(1796.007mil,2145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11-1(6235.728mil,6001.26mil) on Top Layer And Track (6208.169mil,5972.717mil)(6208.169mil,6082.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-1(6235.728mil,6001.26mil) on Top Layer And Track (6208.169mil,5972.717mil)(6219.98mil,5972.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11-1(6235.728mil,6001.26mil) on Top Layer And Track (6208.169mil,6027.835mil)(6263.287mil,6027.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-1(6235.728mil,6001.26mil) on Top Layer And Track (6251.476mil,5972.717mil)(6263.287mil,5972.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11-1(6235.728mil,6001.26mil) on Top Layer And Track (6263.287mil,5972.717mil)(6263.287mil,6082.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11-2(6235.728mil,6054.409mil) on Top Layer And Track (6208.169mil,5972.717mil)(6208.169mil,6082.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11-2(6235.728mil,6054.409mil) on Top Layer And Track (6208.169mil,6027.835mil)(6263.287mil,6027.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-2(6235.728mil,6054.409mil) on Top Layer And Track (6208.169mil,6082.953mil)(6219.98mil,6082.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-2(6235.728mil,6054.409mil) on Top Layer And Track (6251.476mil,6082.953mil)(6263.287mil,6082.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11-2(6235.728mil,6054.409mil) on Top Layer And Track (6263.287mil,5972.717mil)(6263.287mil,6082.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.328mil < 10mil) Between Pad C12_U_ThermoAmp2-1(1904.315mil,2152.441mil) on Top Layer And Text "TP41_U_ThermoAmp2" (1165.889mil,2082.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.328mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12_U_ThermoAmp2-1(1904.315mil,2152.441mil) on Top Layer And Track (1875.771mil,2124.882mil)(1875.771mil,2136.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C12_U_ThermoAmp2-1(1904.315mil,2152.441mil) on Top Layer And Track (1875.771mil,2124.882mil)(1986.007mil,2124.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12_U_ThermoAmp2-1(1904.315mil,2152.441mil) on Top Layer And Track (1875.771mil,2168.189mil)(1875.771mil,2180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C12_U_ThermoAmp2-1(1904.315mil,2152.441mil) on Top Layer And Track (1875.771mil,2180mil)(1986.007mil,2180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C12_U_ThermoAmp2-1(1904.315mil,2152.441mil) on Top Layer And Track (1930.889mil,2124.882mil)(1930.889mil,2180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C12_U_ThermoAmp2-2(1957.464mil,2152.441mil) on Top Layer And Track (1930.889mil,2124.882mil)(1930.889mil,2180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12_U_ThermoAmp2-2(1957.464mil,2152.441mil) on Top Layer And Track (1986.007mil,2124.882mil)(1986.007mil,2136.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12_U_ThermoAmp2-2(1957.464mil,2152.441mil) on Top Layer And Track (1986.007mil,2168.189mil)(1986.007mil,2180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C17-1(7590mil,869.008mil) on Top Layer And Track (7562.441mil,840.465mil)(7562.441mil,950.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-1(7590mil,869.008mil) on Top Layer And Track (7562.441mil,840.465mil)(7574.252mil,840.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C17-1(7590mil,869.008mil) on Top Layer And Track (7562.441mil,895.583mil)(7617.559mil,895.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-1(7590mil,869.008mil) on Top Layer And Track (7605.748mil,840.465mil)(7617.559mil,840.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C17-1(7590mil,869.008mil) on Top Layer And Track (7617.559mil,840.465mil)(7617.559mil,950.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C18-1(7977.837mil,1202.086mil) on Top Layer And Track (7942.404mil,1166.653mil)(7942.404mil,1300.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C18-1(7977.837mil,1202.086mil) on Top Layer And Track (7942.404mil,1166.653mil)(7958.152mil,1166.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad C18-1(7977.837mil,1202.086mil) on Top Layer And Track (7942.404mil,1233.583mil)(8013.27mil,1233.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C18-1(7977.837mil,1202.086mil) on Top Layer And Track (7997.522mil,1166.653mil)(8013.27mil,1166.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C18-1(7977.837mil,1202.086mil) on Top Layer And Track (8013.27mil,1166.653mil)(8013.27mil,1300.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C18-2(7977.837mil,1265.079mil) on Top Layer And Track (7942.404mil,1166.653mil)(7942.404mil,1300.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad C18-2(7977.837mil,1265.079mil) on Top Layer And Track (7942.404mil,1233.583mil)(8013.27mil,1233.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C18-2(7977.837mil,1265.079mil) on Top Layer And Track (7942.404mil,1300.512mil)(7958.152mil,1300.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C18-2(7977.837mil,1265.079mil) on Top Layer And Track (7997.522mil,1300.512mil)(8013.27mil,1300.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C18-2(7977.837mil,1265.079mil) on Top Layer And Track (8013.27mil,1166.653mil)(8013.27mil,1300.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C19-1(8337.283mil,1284.764mil) on Bottom Layer And Track (8301.85mil,1186.339mil)(8301.85mil,1320.197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad C19-1(8337.283mil,1284.764mil) on Bottom Layer And Track (8301.85mil,1253.268mil)(8372.717mil,1253.268mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C19-1(8337.283mil,1284.764mil) on Bottom Layer And Track (8301.85mil,1320.197mil)(8317.598mil,1320.197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C19-1(8337.283mil,1284.764mil) on Bottom Layer And Track (8356.968mil,1320.197mil)(8372.717mil,1320.197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C19-1(8337.283mil,1284.764mil) on Bottom Layer And Track (8372.717mil,1186.339mil)(8372.717mil,1320.197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C20-1(5535.842mil,3056.89mil) on Bottom Layer And Track (5508.283mil,3028.346mil)(5508.283mil,3138.583mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-1(5535.842mil,3056.89mil) on Bottom Layer And Track (5508.283mil,3028.346mil)(5520.094mil,3028.346mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C20-1(5535.842mil,3056.89mil) on Bottom Layer And Track (5508.283mil,3083.465mil)(5563.401mil,3083.465mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-1(5535.842mil,3056.89mil) on Bottom Layer And Track (5551.59mil,3028.346mil)(5563.401mil,3028.346mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C20-1(5535.842mil,3056.89mil) on Bottom Layer And Track (5563.401mil,3028.346mil)(5563.401mil,3138.583mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C20-2(5535.842mil,3110.039mil) on Bottom Layer And Track (5508.283mil,3028.346mil)(5508.283mil,3138.583mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-2(5535.842mil,3110.039mil) on Bottom Layer And Track (5508.283mil,3138.583mil)(5520.094mil,3138.583mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-2(5535.842mil,3110.039mil) on Bottom Layer And Track (5551.59mil,3138.583mil)(5563.401mil,3138.583mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C20-2(5535.842mil,3110.039mil) on Bottom Layer And Track (5563.401mil,3028.346mil)(5563.401mil,3138.583mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-1(3813.425mil,1535.63mil) on Bottom Layer And Track (3784.882mil,1508.071mil)(3784.882mil,1519.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C23-1(3813.425mil,1535.63mil) on Bottom Layer And Track (3784.882mil,1508.071mil)(3895.118mil,1508.071mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-1(3813.425mil,1535.63mil) on Bottom Layer And Track (3784.882mil,1551.378mil)(3784.882mil,1563.189mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C23-1(3813.425mil,1535.63mil) on Bottom Layer And Track (3784.882mil,1563.189mil)(3895.118mil,1563.189mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C23-1(3813.425mil,1535.63mil) on Bottom Layer And Track (3840mil,1508.071mil)(3840mil,1563.189mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C23-2(3866.575mil,1535.63mil) on Bottom Layer And Track (3840mil,1508.071mil)(3840mil,1563.189mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-2(3866.575mil,1535.63mil) on Bottom Layer And Track (3895.118mil,1508.071mil)(3895.118mil,1519.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-2(3866.575mil,1535.63mil) on Bottom Layer And Track (3895.118mil,1551.378mil)(3895.118mil,1563.189mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C24-1(3806.418mil,1730mil) on Bottom Layer And Track (3777.874mil,1702.441mil)(3777.874mil,1714.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C24-1(3806.418mil,1730mil) on Bottom Layer And Track (3777.874mil,1702.441mil)(3888.11mil,1702.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C24-1(3806.418mil,1730mil) on Bottom Layer And Track (3777.874mil,1745.748mil)(3777.874mil,1757.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C24-1(3806.418mil,1730mil) on Bottom Layer And Track (3777.874mil,1757.559mil)(3888.11mil,1757.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C24-1(3806.418mil,1730mil) on Bottom Layer And Track (3832.992mil,1702.441mil)(3832.992mil,1757.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C24-2(3859.567mil,1730mil) on Bottom Layer And Track (3777.874mil,1702.441mil)(3888.11mil,1702.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C24-2(3859.567mil,1730mil) on Bottom Layer And Track (3777.874mil,1757.559mil)(3888.11mil,1757.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C24-2(3859.567mil,1730mil) on Bottom Layer And Track (3832.992mil,1702.441mil)(3832.992mil,1757.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C24-2(3859.567mil,1730mil) on Bottom Layer And Track (3888.11mil,1702.441mil)(3888.11mil,1714.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C24-2(3859.567mil,1730mil) on Bottom Layer And Track (3888.11mil,1745.748mil)(3888.11mil,1757.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C28_SG_Amp3-2(1548.365mil,1330.046mil) on Bottom Layer And Track (1520.806mil,1248.353mil)(1520.806mil,1358.59mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C28_SG_Amp3-2(1548.365mil,1330.046mil) on Bottom Layer And Track (1520.806mil,1303.471mil)(1575.924mil,1303.471mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C28_SG_Amp3-2(1548.365mil,1330.046mil) on Bottom Layer And Track (1520.806mil,1358.59mil)(1532.617mil,1358.59mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C28_SG_Amp3-2(1548.365mil,1330.046mil) on Bottom Layer And Track (1564.113mil,1358.59mil)(1575.924mil,1358.59mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C28_SG_Amp3-2(1548.365mil,1330.046mil) on Bottom Layer And Track (1575.924mil,1248.353mil)(1575.924mil,1358.59mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.331mil < 10mil) Between Pad C28_SG_Amp3-2(1548.365mil,1330.046mil) on Bottom Layer And Track (1580.334mil,1253.468mil)(1580.334mil,1353.468mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C28_SG_Amp6-1(1550.297mil,615.117mil) on Bottom Layer And Text "R24_SG_Amp6" (1530.254mil,536.964mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C28_SG_Amp6-1(1550.297mil,615.117mil) on Bottom Layer And Track (1522.738mil,586.573mil)(1522.738mil,696.81mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C28_SG_Amp6-1(1550.297mil,615.117mil) on Bottom Layer And Track (1522.738mil,586.573mil)(1534.549mil,586.573mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C28_SG_Amp6-1(1550.297mil,615.117mil) on Bottom Layer And Track (1522.738mil,641.692mil)(1577.856mil,641.692mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.924mil < 10mil) Between Pad C28_SG_Amp6-1(1550.297mil,615.117mil) on Bottom Layer And Track (1535.81mil,576.964mil)(1535.81mil,584.523mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.924mil < 10mil) Between Pad C28_SG_Amp6-1(1550.297mil,615.117mil) on Bottom Layer And Track (1535.81mil,584.523mil)(1635.81mil,584.523mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C28_SG_Amp6-1(1550.297mil,615.117mil) on Bottom Layer And Track (1566.045mil,586.573mil)(1577.856mil,586.573mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C28_SG_Amp6-1(1550.297mil,615.117mil) on Bottom Layer And Track (1577.856mil,586.573mil)(1577.856mil,696.81mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.331mil < 10mil) Between Pad C28_SG_Amp6-1(1550.297mil,615.117mil) on Bottom Layer And Track (1582.265mil,591.688mil)(1582.265mil,691.688mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C28_SG_Amp6-2(1550.297mil,668.266mil) on Bottom Layer And Track (1522.738mil,586.573mil)(1522.738mil,696.81mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C28_SG_Amp6-2(1550.297mil,668.266mil) on Bottom Layer And Track (1522.738mil,641.692mil)(1577.856mil,641.692mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C28_SG_Amp6-2(1550.297mil,668.266mil) on Bottom Layer And Track (1522.738mil,696.81mil)(1534.549mil,696.81mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C28_SG_Amp6-2(1550.297mil,668.266mil) on Bottom Layer And Track (1566.045mil,696.81mil)(1577.856mil,696.81mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C28_SG_Amp6-2(1550.297mil,668.266mil) on Bottom Layer And Track (1577.856mil,586.573mil)(1577.856mil,696.81mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.331mil < 10mil) Between Pad C28_SG_Amp6-2(1550.297mil,668.266mil) on Bottom Layer And Track (1582.265mil,591.688mil)(1582.265mil,691.688mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.364mil < 10mil) Between Pad C28_SG_Amp8-1(1550mil,176.897mil) on Bottom Layer And Text "R24_SG_Amp8" (1519.961mil,98.744mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.364mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C28_SG_Amp8-1(1550mil,176.897mil) on Bottom Layer And Track (1522.441mil,148.353mil)(1522.441mil,258.589mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C28_SG_Amp8-1(1550mil,176.897mil) on Bottom Layer And Track (1522.441mil,148.353mil)(1534.252mil,148.353mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C28_SG_Amp8-1(1550mil,176.897mil) on Bottom Layer And Track (1522.441mil,203.471mil)(1577.56mil,203.471mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.924mil < 10mil) Between Pad C28_SG_Amp8-1(1550mil,176.897mil) on Bottom Layer And Track (1535.514mil,138.744mil)(1535.514mil,146.303mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.924mil < 10mil) Between Pad C28_SG_Amp8-1(1550mil,176.897mil) on Bottom Layer And Track (1535.514mil,146.303mil)(1635.514mil,146.303mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C28_SG_Amp8-1(1550mil,176.897mil) on Bottom Layer And Track (1565.748mil,148.353mil)(1577.56mil,148.353mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C28_SG_Amp8-1(1550mil,176.897mil) on Bottom Layer And Track (1577.56mil,148.353mil)(1577.56mil,258.589mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.331mil < 10mil) Between Pad C28_SG_Amp8-1(1550mil,176.897mil) on Bottom Layer And Track (1581.969mil,153.468mil)(1581.969mil,253.468mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C28_SG_Amp8-2(1550mil,230.046mil) on Bottom Layer And Track (1522.441mil,148.353mil)(1522.441mil,258.589mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C28_SG_Amp8-2(1550mil,230.046mil) on Bottom Layer And Track (1522.441mil,203.471mil)(1577.56mil,203.471mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C28_SG_Amp8-2(1550mil,230.046mil) on Bottom Layer And Track (1522.441mil,258.589mil)(1534.252mil,258.589mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C28_SG_Amp8-2(1550mil,230.046mil) on Bottom Layer And Track (1565.748mil,258.589mil)(1577.56mil,258.589mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C28_SG_Amp8-2(1550mil,230.046mil) on Bottom Layer And Track (1577.56mil,148.353mil)(1577.56mil,258.589mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.331mil < 10mil) Between Pad C28_SG_Amp8-2(1550mil,230.046mil) on Bottom Layer And Track (1581.969mil,153.468mil)(1581.969mil,253.468mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C5-1(3790mil,2064.606mil) on Top Layer And Track (3762.441mil,1982.913mil)(3762.441mil,2093.149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-1(3790mil,2064.606mil) on Top Layer And Track (3762.441mil,2038.031mil)(3817.559mil,2038.031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-1(3790mil,2064.606mil) on Top Layer And Track (3762.441mil,2093.149mil)(3774.252mil,2093.149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-1(3790mil,2064.606mil) on Top Layer And Track (3805.748mil,2093.149mil)(3817.559mil,2093.149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C5-1(3790mil,2064.606mil) on Top Layer And Track (3817.559mil,1982.913mil)(3817.559mil,2093.149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C5-2(3790mil,2011.457mil) on Top Layer And Track (3762.441mil,1982.913mil)(3762.441mil,2093.149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-2(3790mil,2011.457mil) on Top Layer And Track (3762.441mil,1982.913mil)(3774.252mil,1982.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-2(3790mil,2011.457mil) on Top Layer And Track (3762.441mil,2038.031mil)(3817.559mil,2038.031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-2(3790mil,2011.457mil) on Top Layer And Track (3805.748mil,1982.913mil)(3817.559mil,1982.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C5-2(3790mil,2011.457mil) on Top Layer And Track (3817.559mil,1982.913mil)(3817.559mil,2093.149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C6-1(3931.418mil,2356.575mil) on Top Layer And Track (3903.859mil,2274.882mil)(3903.859mil,2385.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-1(3931.418mil,2356.575mil) on Top Layer And Track (3903.859mil,2330mil)(3958.977mil,2330mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-1(3931.418mil,2356.575mil) on Top Layer And Track (3903.859mil,2385.118mil)(3915.67mil,2385.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-1(3931.418mil,2356.575mil) on Top Layer And Track (3947.166mil,2385.118mil)(3958.977mil,2385.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C6-1(3931.418mil,2356.575mil) on Top Layer And Track (3958.977mil,2274.882mil)(3958.977mil,2385.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C6-2(3931.418mil,2303.425mil) on Top Layer And Track (3903.859mil,2274.882mil)(3903.859mil,2385.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-2(3931.418mil,2303.425mil) on Top Layer And Track (3903.859mil,2274.882mil)(3915.67mil,2274.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-2(3931.418mil,2303.425mil) on Top Layer And Track (3903.859mil,2330mil)(3958.977mil,2330mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-2(3931.418mil,2303.425mil) on Top Layer And Track (3947.166mil,2274.882mil)(3958.977mil,2274.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C6-2(3931.418mil,2303.425mil) on Top Layer And Track (3958.977mil,2274.882mil)(3958.977mil,2385.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C7-1(5816.199mil,6189.409mil) on Top Layer And Track (5788.64mil,6107.716mil)(5788.64mil,6217.952mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-1(5816.199mil,6189.409mil) on Top Layer And Track (5788.64mil,6162.834mil)(5843.758mil,6162.834mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-1(5816.199mil,6189.409mil) on Top Layer And Track (5788.64mil,6217.952mil)(5800.451mil,6217.952mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-1(5816.199mil,6189.409mil) on Top Layer And Track (5831.947mil,6217.952mil)(5843.758mil,6217.952mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C7-1(5816.199mil,6189.409mil) on Top Layer And Track (5843.758mil,6107.716mil)(5843.758mil,6217.952mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C7-2(5816.199mil,6136.26mil) on Top Layer And Track (5788.64mil,6107.716mil)(5788.64mil,6217.952mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-2(5816.199mil,6136.26mil) on Top Layer And Track (5788.64mil,6107.716mil)(5800.451mil,6107.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-2(5816.199mil,6136.26mil) on Top Layer And Track (5788.64mil,6162.834mil)(5843.758mil,6162.834mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-2(5816.199mil,6136.26mil) on Top Layer And Track (5831.947mil,6107.716mil)(5843.758mil,6107.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C7-2(5816.199mil,6136.26mil) on Top Layer And Track (5843.758mil,6107.716mil)(5843.758mil,6217.952mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C8_U_ThermoAmp2-1(1545.889mil,1985.866mil) on Top Layer And Text "C8_U_ThermoAmp1" (1521.796mil,2390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.715mil < 10mil) Between Pad C8_U_ThermoAmp2-1(1545.889mil,1985.866mil) on Top Layer And Text "C8_U_ThermoAmp2" (1515.889mil,1957.435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.715mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.244mil < 10mil) Between Pad C8_U_ThermoAmp2-1(1545.889mil,1985.866mil) on Top Layer And Text "TP38_U_ThermoAmp2" (880.889mil,2010.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C8_U_ThermoAmp2-1(1545.889mil,1985.866mil) on Top Layer And Track (1518.33mil,1957.323mil)(1518.33mil,2067.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8_U_ThermoAmp2-1(1545.889mil,1985.866mil) on Top Layer And Track (1518.33mil,1957.323mil)(1530.141mil,1957.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8_U_ThermoAmp2-1(1545.889mil,1985.866mil) on Top Layer And Track (1518.33mil,2012.441mil)(1573.448mil,2012.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8_U_ThermoAmp2-1(1545.889mil,1985.866mil) on Top Layer And Track (1561.637mil,1957.323mil)(1573.448mil,1957.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C8_U_ThermoAmp2-1(1545.889mil,1985.866mil) on Top Layer And Track (1573.448mil,1957.323mil)(1573.448mil,2067.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.382mil < 10mil) Between Pad C9_U_ThermoAmp1-1(1725.222mil,2345mil) on Top Layer And Text "R10_U_ThermoAmp2" (1445.889mil,2287.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9_U_ThermoAmp1-1(1725.222mil,2345mil) on Top Layer And Text "R11_U_ThermoAmp2" (1680.889mil,2317.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9_U_ThermoAmp1-1(1725.222mil,2345mil) on Top Layer And Track (1696.678mil,2317.441mil)(1696.678mil,2329.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C9_U_ThermoAmp1-1(1725.222mil,2345mil) on Top Layer And Track (1696.678mil,2317.441mil)(1806.915mil,2317.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9_U_ThermoAmp1-1(1725.222mil,2345mil) on Top Layer And Track (1696.678mil,2360.748mil)(1696.678mil,2372.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C9_U_ThermoAmp1-1(1725.222mil,2345mil) on Top Layer And Track (1696.678mil,2372.559mil)(1806.915mil,2372.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C9_U_ThermoAmp1-1(1725.222mil,2345mil) on Top Layer And Track (1751.796mil,2317.441mil)(1751.796mil,2372.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9_U_ThermoAmp1-2(1778.371mil,2345mil) on Top Layer And Text "R10_U_ThermoAmp2" (1445.889mil,2287.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9_U_ThermoAmp1-2(1778.371mil,2345mil) on Top Layer And Text "R11_U_ThermoAmp2" (1680.889mil,2317.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C9_U_ThermoAmp1-2(1778.371mil,2345mil) on Top Layer And Track (1696.678mil,2317.441mil)(1806.915mil,2317.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C9_U_ThermoAmp1-2(1778.371mil,2345mil) on Top Layer And Track (1696.678mil,2372.559mil)(1806.915mil,2372.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C9_U_ThermoAmp1-2(1778.371mil,2345mil) on Top Layer And Track (1751.796mil,2317.441mil)(1751.796mil,2372.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9_U_ThermoAmp1-2(1778.371mil,2345mil) on Top Layer And Track (1806.915mil,2317.441mil)(1806.915mil,2329.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9_U_ThermoAmp1-2(1778.371mil,2345mil) on Top Layer And Track (1806.915mil,2360.748mil)(1806.915mil,2372.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D1-1(5222.48mil,1609.407mil) on Top Layer And Track (5187.48mil,1484.131mil)(5187.48mil,1645.155mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D1-1(5222.48mil,1609.407mil) on Top Layer And Track (5257.48mil,1484.131mil)(5257.48mil,1645.155mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D1-2(5222.48mil,1518.856mil) on Top Layer And Track (5187.48mil,1484.131mil)(5187.48mil,1645.155mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad D1-2(5222.48mil,1518.856mil) on Top Layer And Track (5187.48mil,1484.131mil)(5257.48mil,1484.131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D1-2(5222.48mil,1518.856mil) on Top Layer And Track (5257.48mil,1484.131mil)(5257.48mil,1645.155mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D3-1(5300mil,1609.407mil) on Top Layer And Track (5265mil,1484.131mil)(5265mil,1645.155mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D3-1(5300mil,1609.407mil) on Top Layer And Track (5335mil,1484.131mil)(5335mil,1645.155mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.506mil < 10mil) Between Pad D3-2(5300mil,1518.856mil) on Top Layer And Text "*" (5242.48mil,1504.131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.506mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D3-2(5300mil,1518.856mil) on Top Layer And Track (5265mil,1484.131mil)(5265mil,1645.155mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad D3-2(5300mil,1518.856mil) on Top Layer And Track (5265mil,1484.131mil)(5335mil,1484.131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D3-2(5300mil,1518.856mil) on Top Layer And Track (5335mil,1484.131mil)(5335mil,1645.155mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D4-1(8423.576mil,994.258mil) on Top Layer And Track (8387.828mil,1029.258mil)(8548.852mil,1029.258mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D4-1(8423.576mil,994.258mil) on Top Layer And Track (8387.828mil,959.258mil)(8548.852mil,959.258mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D4-2(8514.127mil,994.258mil) on Top Layer And Track (8387.828mil,1029.258mil)(8548.852mil,1029.258mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D4-2(8514.127mil,994.258mil) on Top Layer And Track (8387.828mil,959.258mil)(8548.852mil,959.258mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad D4-2(8514.127mil,994.258mil) on Top Layer And Track (8548.852mil,959.258mil)(8548.852mil,1029.258mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad F1-1(410.709mil,1990.394mil) on Bottom Layer And Track (371.339mil,1966.772mil)(371.339mil,2124.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad F1-1(410.709mil,1990.394mil) on Bottom Layer And Track (371.339mil,1966.772mil)(420.551mil,1966.772mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad F1-1(410.709mil,1990.394mil) on Bottom Layer And Track (420.551mil,1966.772mil)(450.079mil,1966.772mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad F1-1(410.709mil,1990.394mil) on Bottom Layer And Track (450.079mil,1966.772mil)(450.079mil,2124.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad F1-2(410.709mil,2100.63mil) on Bottom Layer And Track (371.339mil,1966.772mil)(371.339mil,2124.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad F1-2(410.709mil,2100.63mil) on Bottom Layer And Track (371.339mil,2124.252mil)(450.079mil,2124.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad F1-2(410.709mil,2100.63mil) on Bottom Layer And Track (450.079mil,1966.772mil)(450.079mil,2124.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.84mil < 10mil) Between Pad IC5_SG_Amp1-1(1496.456mil,1777.988mil) on Top Layer And Text "C8_U_ThermoAmp1" (1521.796mil,2390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.84mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5_SG_Amp1-1(1496.456mil,1777.988mil) on Top Layer And Text "C8_U_ThermoAmp2" (1515.889mil,1957.435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5_SG_Amp1-1(1496.456mil,1777.988mil) on Top Layer And Text "TP5_SG_Amp1" (1138.365mil,1788.303mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.84mil < 10mil) Between Pad IC5_SG_Amp1-2(1496.456mil,1752.397mil) on Top Layer And Text "C8_U_ThermoAmp1" (1521.796mil,2390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.84mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5_SG_Amp1-2(1496.456mil,1752.397mil) on Top Layer And Text "C8_U_ThermoAmp2" (1515.889mil,1957.435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.84mil < 10mil) Between Pad IC5_SG_Amp1-3(1496.456mil,1726.807mil) on Top Layer And Text "C8_U_ThermoAmp1" (1521.796mil,2390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.84mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5_SG_Amp1-3(1496.456mil,1726.807mil) on Top Layer And Text "C8_U_ThermoAmp2" (1515.889mil,1957.435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.559mil < 10mil) Between Pad IC5_SG_Amp1-3(1496.456mil,1726.807mil) on Top Layer And Text "IC5_SG_Amp2" (1466mil,1650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.559mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5_SG_Amp2-4(1498.388mil,1483.302mil) on Top Layer And Text "C8_U_ThermoAmp2" (1515.889mil,1957.435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5_SG_Amp2-4(1498.388mil,1483.302mil) on Top Layer And Text "IC5_SG_Amp3" (1464mil,1432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.251mil < 10mil) Between Pad IC5_SG_Amp2-5(1664.175mil,1483.302mil) on Top Layer And Text "IC5_SG_Amp3" (1464mil,1432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.644mil < 10mil) Between Pad IC5_SG_Amp2-7(1664.175mil,1534.483mil) on Top Layer And Text "TP5_SG_Amp2" (1140.297mil,1570.389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.644mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5_SG_Amp2-8(1664.175mil,1560.074mil) on Top Layer And Text "TP5_SG_Amp2" (1140.297mil,1570.389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5_SG_Amp3-1(1496.456mil,1341.854mil) on Top Layer And Text "C8_U_ThermoAmp2" (1515.889mil,1957.435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5_SG_Amp3-1(1496.456mil,1341.854mil) on Top Layer And Text "TP5_SG_Amp3" (1138.365mil,1352.169mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5_SG_Amp3-2(1496.456mil,1316.263mil) on Top Layer And Text "C8_U_ThermoAmp2" (1515.889mil,1957.435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5_SG_Amp3-3(1496.456mil,1290.673mil) on Top Layer And Text "C8_U_ThermoAmp2" (1515.889mil,1957.435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.425mil < 10mil) Between Pad IC5_SG_Amp3-3(1496.456mil,1290.673mil) on Top Layer And Text "IC5_SG_Amp4" (1464mil,1210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5_SG_Amp4-4(1496.456mil,1043.302mil) on Top Layer And Text "IC5_SG_Amp5" (1464mil,990mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.182mil < 10mil) Between Pad IC5_SG_Amp4-5(1662.243mil,1043.302mil) on Top Layer And Text "IC5_SG_Amp5" (1464mil,990mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.182mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.644mil < 10mil) Between Pad IC5_SG_Amp4-7(1662.243mil,1094.483mil) on Top Layer And Text "TP5_SG_Amp4" (1138.365mil,1130.389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.644mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5_SG_Amp4-8(1662.243mil,1120.074mil) on Top Layer And Text "TP5_SG_Amp4" (1138.365mil,1130.389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5_SG_Amp5-1(1496.456mil,900.004mil) on Top Layer And Text "TP5_SG_Amp5" (1138.365mil,910.319mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.575mil < 10mil) Between Pad IC5_SG_Amp5-3(1496.456mil,848.823mil) on Top Layer And Text "IC5_SG_Amp6" (1466mil,770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5_SG_Amp6-4(1498.388mil,603.302mil) on Top Layer And Text "IC5_SG_Amp7" (1466mil,552mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.251mil < 10mil) Between Pad IC5_SG_Amp6-5(1664.175mil,603.302mil) on Top Layer And Text "IC5_SG_Amp7" (1466mil,552mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.644mil < 10mil) Between Pad IC5_SG_Amp6-7(1664.175mil,654.483mil) on Top Layer And Text "TP5_SG_Amp6" (1140.297mil,690.389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.644mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5_SG_Amp6-8(1664.175mil,680.074mil) on Top Layer And Text "TP5_SG_Amp6" (1140.297mil,690.389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5_SG_Amp7-1(1498.091mil,461.854mil) on Top Layer And Text "TP5_SG_Amp7" (1140mil,472.169mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.425mil < 10mil) Between Pad IC5_SG_Amp7-3(1498.091mil,410.673mil) on Top Layer And Text "IC5_SG_Amp8" (1466mil,332mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.644mil < 10mil) Between Pad IC5_SG_Amp8-7(1663.879mil,216.263mil) on Top Layer And Text "TP5_SG_Amp8" (1140mil,252.169mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.644mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5_SG_Amp8-8(1663.879mil,241.854mil) on Top Layer And Text "TP5_SG_Amp8" (1140mil,252.169mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J2-11(5880mil,1450mil) on Top Layer And Text "TEST_USBD_N1" (5592.198mil,1429mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J2-4(5774.685mil,1428.347mil) on Top Layer And Text "TEST_USBD_N1" (5592.198mil,1429mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad N1-1(4638.976mil,80mil) on Top Layer And Track (4610.433mil,103.622mil)(4610.433mil,111.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad N1-1(4638.976mil,80mil) on Top Layer And Track (4610.433mil,111.496mil)(4728.543mil,111.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad N1-1(4638.976mil,80mil) on Top Layer And Track (4610.433mil,48.504mil)(4610.433mil,56.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad N1-1(4638.976mil,80mil) on Top Layer And Track (4610.433mil,48.504mil)(4728.543mil,48.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad OVP_G1-1(655.471mil,3623.425mil) on Top Layer And Text "OVP_G1" (635.471mil,3953.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad POWER1-1(760.747mil,3162mil) on Top Layer And Track (635.471mil,3127mil)(796.495mil,3127mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad POWER1-1(760.747mil,3162mil) on Top Layer And Track (635.471mil,3197mil)(796.495mil,3197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad POWER1-2(670.196mil,3162mil) on Top Layer And Track (635.471mil,3127mil)(635.471mil,3197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad POWER1-2(670.196mil,3162mil) on Top Layer And Track (635.471mil,3127mil)(796.495mil,3127mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad POWER1-2(670.196mil,3162mil) on Top Layer And Track (635.471mil,3197mil)(796.495mil,3197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.68mil < 10mil) Between Pad R10_U_ThermoAmp2-1(1635.889mil,2248.032mil) on Top Layer And Text "R10_U_ThermoAmp2" (1445.889mil,2287.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.68mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10_U_ThermoAmp2-1(1635.889mil,2248.032mil) on Top Layer And Text "TP39_U_ThermoAmp2" (1065.889mil,2196.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10_U_ThermoAmp2-1(1635.889mil,2248.032mil) on Top Layer And Track (1608.33mil,2172.441mil)(1608.33mil,2272.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10_U_ThermoAmp2-1(1635.889mil,2248.032mil) on Top Layer And Track (1608.33mil,2222.441mil)(1663.448mil,2222.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R10_U_ThermoAmp2-1(1635.889mil,2248.032mil) on Top Layer And Track (1608.33mil,2272.441mil)(1615.889mil,2272.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R10_U_ThermoAmp2-1(1635.889mil,2248.032mil) on Top Layer And Track (1655.889mil,2272.441mil)(1663.448mil,2272.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10_U_ThermoAmp2-1(1635.889mil,2248.032mil) on Top Layer And Track (1663.448mil,2172.441mil)(1663.448mil,2272.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10_U_ThermoAmp2-2(1635.889mil,2196.85mil) on Top Layer And Text "TP39_U_ThermoAmp2" (1065.889mil,2196.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10_U_ThermoAmp2-2(1635.889mil,2196.85mil) on Top Layer And Track (1608.33mil,2172.441mil)(1608.33mil,2272.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R10_U_ThermoAmp2-2(1635.889mil,2196.85mil) on Top Layer And Track (1608.33mil,2172.441mil)(1615.889mil,2172.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10_U_ThermoAmp2-2(1635.889mil,2196.85mil) on Top Layer And Track (1608.33mil,2222.441mil)(1663.448mil,2222.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R10_U_ThermoAmp2-2(1635.889mil,2196.85mil) on Top Layer And Track (1655.889mil,2172.441mil)(1663.448mil,2172.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10_U_ThermoAmp2-2(1635.889mil,2196.85mil) on Top Layer And Track (1663.448mil,2172.441mil)(1663.448mil,2272.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11_U_ThermoAmp1-1(1772.387mil,2645mil) on Top Layer And Text "TP39_U_ThermoAmp1" (1071.796mil,2649.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11_U_ThermoAmp1-1(1772.387mil,2645mil) on Top Layer And Track (1696.796mil,2617.441mil)(1796.796mil,2617.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11_U_ThermoAmp1-1(1772.387mil,2645mil) on Top Layer And Track (1696.796mil,2672.559mil)(1796.796mil,2672.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11_U_ThermoAmp1-1(1772.387mil,2645mil) on Top Layer And Track (1746.796mil,2617.441mil)(1746.796mil,2672.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R11_U_ThermoAmp1-1(1772.387mil,2645mil) on Top Layer And Track (1796.796mil,2617.441mil)(1796.796mil,2625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R11_U_ThermoAmp1-1(1772.387mil,2645mil) on Top Layer And Track (1796.796mil,2665mil)(1796.796mil,2672.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11_U_ThermoAmp2-1(1766.48mil,2192.441mil) on Top Layer And Text "TP39_U_ThermoAmp2" (1065.889mil,2196.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11_U_ThermoAmp2-1(1766.48mil,2192.441mil) on Top Layer And Track (1690.889mil,2164.882mil)(1790.889mil,2164.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11_U_ThermoAmp2-1(1766.48mil,2192.441mil) on Top Layer And Track (1690.889mil,2220mil)(1790.889mil,2220mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11_U_ThermoAmp2-1(1766.48mil,2192.441mil) on Top Layer And Track (1740.889mil,2164.882mil)(1740.889mil,2220mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R11_U_ThermoAmp2-1(1766.48mil,2192.441mil) on Top Layer And Track (1790.889mil,2164.882mil)(1790.889mil,2172.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R11_U_ThermoAmp2-1(1766.48mil,2192.441mil) on Top Layer And Track (1790.889mil,2212.441mil)(1790.889mil,2220mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11_U_ThermoAmp2-2(1715.299mil,2192.441mil) on Top Layer And Text "TP39_U_ThermoAmp2" (1065.889mil,2196.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R11_U_ThermoAmp2-2(1715.299mil,2192.441mil) on Top Layer And Track (1690.889mil,2164.882mil)(1690.889mil,2172.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11_U_ThermoAmp2-2(1715.299mil,2192.441mil) on Top Layer And Track (1690.889mil,2164.882mil)(1790.889mil,2164.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R11_U_ThermoAmp2-2(1715.299mil,2192.441mil) on Top Layer And Track (1690.889mil,2212.441mil)(1690.889mil,2220mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11_U_ThermoAmp2-2(1715.299mil,2192.441mil) on Top Layer And Track (1690.889mil,2220mil)(1790.889mil,2220mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11_U_ThermoAmp2-2(1715.299mil,2192.441mil) on Top Layer And Track (1740.889mil,2164.882mil)(1740.889mil,2220mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-1(6321.2mil,6109.37mil) on Top Layer And Track (6293.641mil,6033.78mil)(6293.641mil,6133.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-1(6321.2mil,6109.37mil) on Top Layer And Track (6293.641mil,6083.78mil)(6348.759mil,6083.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R12-1(6321.2mil,6109.37mil) on Top Layer And Track (6293.641mil,6133.78mil)(6301.2mil,6133.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R12-1(6321.2mil,6109.37mil) on Top Layer And Track (6341.2mil,6133.78mil)(6348.759mil,6133.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-1(6321.2mil,6109.37mil) on Top Layer And Track (6348.759mil,6033.78mil)(6348.759mil,6133.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-2(6321.2mil,6058.189mil) on Top Layer And Track (6293.641mil,6033.78mil)(6293.641mil,6133.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R12-2(6321.2mil,6058.189mil) on Top Layer And Track (6293.641mil,6033.78mil)(6301.2mil,6033.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-2(6321.2mil,6058.189mil) on Top Layer And Track (6293.641mil,6083.78mil)(6348.759mil,6083.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R12-2(6321.2mil,6058.189mil) on Top Layer And Track (6341.2mil,6033.78mil)(6348.759mil,6033.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-2(6321.2mil,6058.189mil) on Top Layer And Track (6348.759mil,6033.78mil)(6348.759mil,6133.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-1(6321.2mil,6274.37mil) on Top Layer And Track (6293.641mil,6198.78mil)(6293.641mil,6298.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-1(6321.2mil,6274.37mil) on Top Layer And Track (6293.641mil,6248.78mil)(6348.759mil,6248.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R13-1(6321.2mil,6274.37mil) on Top Layer And Track (6293.641mil,6298.78mil)(6301.2mil,6298.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R13-1(6321.2mil,6274.37mil) on Top Layer And Track (6341.2mil,6298.78mil)(6348.759mil,6298.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-1(6321.2mil,6274.37mil) on Top Layer And Track (6348.759mil,6198.78mil)(6348.759mil,6298.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-2(6321.2mil,6223.189mil) on Top Layer And Track (6293.641mil,6198.78mil)(6293.641mil,6298.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R13-2(6321.2mil,6223.189mil) on Top Layer And Track (6293.641mil,6198.78mil)(6301.2mil,6198.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-2(6321.2mil,6223.189mil) on Top Layer And Track (6293.641mil,6248.78mil)(6348.759mil,6248.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R13-2(6321.2mil,6223.189mil) on Top Layer And Track (6341.2mil,6198.78mil)(6348.759mil,6198.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-2(6321.2mil,6223.189mil) on Top Layer And Track (6348.759mil,6198.78mil)(6348.759mil,6298.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20_SG_Amp3-2(1607.893mil,1329.059mil) on Bottom Layer And Track (1580.334mil,1303.468mil)(1635.452mil,1303.468mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R20_SG_Amp3-2(1607.893mil,1329.059mil) on Bottom Layer And Track (1580.334mil,1353.468mil)(1587.893mil,1353.468mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20_SG_Amp4-1(1607.893mil,1056.098mil) on Bottom Layer And Track (1580.334mil,1031.688mil)(1580.334mil,1131.688mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R20_SG_Amp4-1(1607.893mil,1056.098mil) on Bottom Layer And Track (1580.334mil,1031.688mil)(1587.893mil,1031.688mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20_SG_Amp4-1(1607.893mil,1056.098mil) on Bottom Layer And Track (1580.334mil,1081.688mil)(1635.452mil,1081.688mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R20_SG_Amp4-1(1607.893mil,1056.098mil) on Bottom Layer And Track (1627.893mil,1031.688mil)(1635.452mil,1031.688mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20_SG_Amp4-1(1607.893mil,1056.098mil) on Bottom Layer And Track (1635.452mil,1031.688mil)(1635.452mil,1131.688mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20_SG_Amp4-2(1607.893mil,1107.279mil) on Bottom Layer And Track (1580.334mil,1031.688mil)(1580.334mil,1131.688mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20_SG_Amp4-2(1607.893mil,1107.279mil) on Bottom Layer And Track (1580.334mil,1081.688mil)(1635.452mil,1081.688mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R20_SG_Amp4-2(1607.893mil,1107.279mil) on Bottom Layer And Track (1580.334mil,1131.688mil)(1587.893mil,1131.688mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R20_SG_Amp4-2(1607.893mil,1107.279mil) on Bottom Layer And Track (1627.893mil,1131.688mil)(1635.452mil,1131.688mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20_SG_Amp4-2(1607.893mil,1107.279mil) on Bottom Layer And Track (1635.452mil,1031.688mil)(1635.452mil,1131.688mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20_SG_Amp6-1(1609.824mil,616.098mil) on Bottom Layer And Track (1582.265mil,591.688mil)(1582.265mil,691.688mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R20_SG_Amp6-1(1609.824mil,616.098mil) on Bottom Layer And Track (1582.265mil,591.688mil)(1589.824mil,591.688mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20_SG_Amp6-1(1609.824mil,616.098mil) on Bottom Layer And Track (1582.265mil,641.688mil)(1637.384mil,641.688mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R20_SG_Amp6-1(1609.824mil,616.098mil) on Bottom Layer And Track (1629.824mil,591.688mil)(1637.384mil,591.688mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20_SG_Amp6-1(1609.824mil,616.098mil) on Bottom Layer And Track (1637.384mil,591.688mil)(1637.384mil,691.688mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20_SG_Amp6-2(1609.824mil,667.279mil) on Bottom Layer And Track (1582.265mil,591.688mil)(1582.265mil,691.688mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20_SG_Amp6-2(1609.824mil,667.279mil) on Bottom Layer And Track (1582.265mil,641.688mil)(1637.384mil,641.688mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R20_SG_Amp6-2(1609.824mil,667.279mil) on Bottom Layer And Track (1582.265mil,691.688mil)(1589.824mil,691.688mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R20_SG_Amp6-2(1609.824mil,667.279mil) on Bottom Layer And Track (1629.824mil,691.688mil)(1637.384mil,691.688mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20_SG_Amp6-2(1609.824mil,667.279mil) on Bottom Layer And Track (1637.384mil,591.688mil)(1637.384mil,691.688mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20_SG_Amp8-2(1609.528mil,229.059mil) on Bottom Layer And Track (1581.969mil,153.468mil)(1581.969mil,253.468mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20_SG_Amp8-2(1609.528mil,229.059mil) on Bottom Layer And Track (1581.969mil,203.468mil)(1637.087mil,203.468mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R20_SG_Amp8-2(1609.528mil,229.059mil) on Bottom Layer And Track (1581.969mil,253.468mil)(1589.528mil,253.468mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R20_SG_Amp8-2(1609.528mil,229.059mil) on Bottom Layer And Track (1629.528mil,253.468mil)(1637.087mil,253.468mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20_SG_Amp8-2(1609.528mil,229.059mil) on Bottom Layer And Track (1637.087mil,153.468mil)(1637.087mil,253.468mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R24_SG_Amp2-2(1560.219mil,1436.964mil) on Bottom Layer And Text "C28_SG_Amp3" (1573.444mil,1388.744mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R24_SG_Amp2-2(1560.219mil,1436.964mil) on Bottom Layer And Text "R24_SG_Amp2" (1540.251mil,1416.964mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R24_SG_Amp2-2(1560.219mil,1436.964mil) on Bottom Layer And Track (1535.81mil,1409.405mil)(1535.81mil,1416.964mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24_SG_Amp2-2(1560.219mil,1436.964mil) on Bottom Layer And Track (1535.81mil,1409.405mil)(1635.81mil,1409.405mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R24_SG_Amp2-2(1560.219mil,1436.964mil) on Bottom Layer And Track (1535.81mil,1456.964mil)(1535.81mil,1464.523mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24_SG_Amp2-2(1560.219mil,1436.964mil) on Bottom Layer And Track (1535.81mil,1464.523mil)(1635.81mil,1464.523mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.956mil < 10mil) Between Pad R24_SG_Amp2-2(1560.219mil,1436.964mil) on Bottom Layer And Track (1566.045mil,1466.573mil)(1577.856mil,1466.573mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.956mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.993mil < 10mil) Between Pad R24_SG_Amp2-2(1560.219mil,1436.964mil) on Bottom Layer And Track (1577.856mil,1466.573mil)(1577.856mil,1576.81mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.993mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24_SG_Amp2-2(1560.219mil,1436.964mil) on Bottom Layer And Track (1585.81mil,1409.405mil)(1585.81mil,1464.523mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R24_SG_Amp3-1(1609.469mil,1218.744mil) on Bottom Layer And Text "R20_SG_Amp4" (1753.875mil,1156.964mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24_SG_Amp3-1(1609.469mil,1218.744mil) on Bottom Layer And Track (1533.879mil,1191.185mil)(1633.879mil,1191.185mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24_SG_Amp3-1(1609.469mil,1218.744mil) on Bottom Layer And Track (1533.879mil,1246.303mil)(1633.879mil,1246.303mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24_SG_Amp3-1(1609.469mil,1218.744mil) on Bottom Layer And Track (1583.879mil,1191.185mil)(1583.879mil,1246.303mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R24_SG_Amp3-1(1609.469mil,1218.744mil) on Bottom Layer And Track (1633.879mil,1191.185mil)(1633.879mil,1198.744mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R24_SG_Amp3-1(1609.469mil,1218.744mil) on Bottom Layer And Track (1633.879mil,1238.744mil)(1633.879mil,1246.303mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R24_SG_Amp3-2(1558.288mil,1218.744mil) on Bottom Layer And Text "C28_SG_Amp4" (1573.444mil,1166.964mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R24_SG_Amp3-2(1558.288mil,1218.744mil) on Bottom Layer And Text "R24_SG_Amp3" (1538.32mil,1198.744mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R24_SG_Amp3-2(1558.288mil,1218.744mil) on Bottom Layer And Track (1533.879mil,1191.185mil)(1533.879mil,1198.744mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24_SG_Amp3-2(1558.288mil,1218.744mil) on Bottom Layer And Track (1533.879mil,1191.185mil)(1633.879mil,1191.185mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R24_SG_Amp3-2(1558.288mil,1218.744mil) on Bottom Layer And Track (1533.879mil,1238.744mil)(1533.879mil,1246.303mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24_SG_Amp3-2(1558.288mil,1218.744mil) on Bottom Layer And Track (1533.879mil,1246.303mil)(1633.879mil,1246.303mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.956mil < 10mil) Between Pad R24_SG_Amp3-2(1558.288mil,1218.744mil) on Bottom Layer And Track (1564.113mil,1248.353mil)(1575.924mil,1248.353mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.956mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.993mil < 10mil) Between Pad R24_SG_Amp3-2(1558.288mil,1218.744mil) on Bottom Layer And Track (1575.924mil,1248.353mil)(1575.924mil,1358.59mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.993mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24_SG_Amp3-2(1558.288mil,1218.744mil) on Bottom Layer And Track (1583.879mil,1191.185mil)(1583.879mil,1246.303mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R24_SG_Amp7-2(1559.923mil,338.744mil) on Bottom Layer And Text "C28_SG_Amp8" (1575.079mil,288.744mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.91mil < 10mil) Between Pad R24_SG_Amp7-2(1559.923mil,338.744mil) on Bottom Layer And Text "R20_SG_Amp8" (1745.514mil,278.744mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R24_SG_Amp7-2(1559.923mil,338.744mil) on Bottom Layer And Text "R24_SG_Amp7" (1539.955mil,318.744mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R24_SG_Amp7-2(1559.923mil,338.744mil) on Bottom Layer And Track (1535.514mil,311.185mil)(1535.514mil,318.744mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24_SG_Amp7-2(1559.923mil,338.744mil) on Bottom Layer And Track (1535.514mil,311.185mil)(1635.514mil,311.185mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R24_SG_Amp7-2(1559.923mil,338.744mil) on Bottom Layer And Track (1535.514mil,358.744mil)(1535.514mil,366.303mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24_SG_Amp7-2(1559.923mil,338.744mil) on Bottom Layer And Track (1535.514mil,366.303mil)(1635.514mil,366.303mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.956mil < 10mil) Between Pad R24_SG_Amp7-2(1559.923mil,338.744mil) on Bottom Layer And Track (1565.748mil,368.353mil)(1577.56mil,368.353mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.956mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.993mil < 10mil) Between Pad R24_SG_Amp7-2(1559.923mil,338.744mil) on Bottom Layer And Track (1577.56mil,368.353mil)(1577.56mil,478.589mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.993mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24_SG_Amp7-2(1559.923mil,338.744mil) on Bottom Layer And Track (1585.514mil,311.185mil)(1585.514mil,366.303mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24_SG_Amp8-1(1611.104mil,118.744mil) on Bottom Layer And Track (1535.514mil,146.303mil)(1635.514mil,146.303mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24_SG_Amp8-1(1611.104mil,118.744mil) on Bottom Layer And Track (1535.514mil,91.185mil)(1635.514mil,91.185mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24_SG_Amp8-1(1611.104mil,118.744mil) on Bottom Layer And Track (1585.514mil,91.185mil)(1585.514mil,146.303mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R24_SG_Amp8-1(1611.104mil,118.744mil) on Bottom Layer And Track (1635.514mil,138.744mil)(1635.514mil,146.303mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R24_SG_Amp8-1(1611.104mil,118.744mil) on Bottom Layer And Track (1635.514mil,91.185mil)(1635.514mil,98.744mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R24_SG_Amp8-2(1559.923mil,118.744mil) on Bottom Layer And Track (1535.514mil,138.744mil)(1535.514mil,146.303mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24_SG_Amp8-2(1559.923mil,118.744mil) on Bottom Layer And Track (1535.514mil,146.303mil)(1635.514mil,146.303mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R24_SG_Amp8-2(1559.923mil,118.744mil) on Bottom Layer And Track (1535.514mil,91.185mil)(1535.514mil,98.744mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24_SG_Amp8-2(1559.923mil,118.744mil) on Bottom Layer And Track (1535.514mil,91.185mil)(1635.514mil,91.185mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.956mil < 10mil) Between Pad R24_SG_Amp8-2(1559.923mil,118.744mil) on Bottom Layer And Track (1565.748mil,148.353mil)(1577.56mil,148.353mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.956mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.993mil < 10mil) Between Pad R24_SG_Amp8-2(1559.923mil,118.744mil) on Bottom Layer And Track (1577.56mil,148.353mil)(1577.56mil,258.589mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.993mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24_SG_Amp8-2(1559.923mil,118.744mil) on Bottom Layer And Track (1585.514mil,91.185mil)(1585.514mil,146.303mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R34-2(418.424mil,3093.425mil) on Bottom Layer And Text "D5" (500.842mil,3010mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R34-2(418.424mil,3093.425mil) on Bottom Layer And Track (385.944mil,3057.992mil)(385.944mil,3065.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R34-2(418.424mil,3093.425mil) on Bottom Layer And Track (385.944mil,3057.992mil)(519.802mil,3057.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R34-2(418.424mil,3093.425mil) on Bottom Layer And Track (385.944mil,3120.984mil)(385.944mil,3128.858mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R34-2(418.424mil,3093.425mil) on Bottom Layer And Track (385.944mil,3128.858mil)(519.802mil,3128.858mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R34-2(418.424mil,3093.425mil) on Bottom Layer And Track (452.873mil,3057.992mil)(452.873mil,3128.858mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R5-2(3420mil,2454.41mil) on Top Layer And Text "R4" (3399mil,2419mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-2(3420mil,2454.41mil) on Top Layer And Track (3392.441mil,2430mil)(3392.441mil,2530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R5-2(3420mil,2454.41mil) on Top Layer And Track (3392.441mil,2430mil)(3400mil,2430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-2(3420mil,2454.41mil) on Top Layer And Track (3392.441mil,2480mil)(3447.559mil,2480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R5-2(3420mil,2454.41mil) on Top Layer And Track (3440mil,2430mil)(3447.559mil,2430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-2(3420mil,2454.41mil) on Top Layer And Track (3447.559mil,2430mil)(3447.559mil,2530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6_U_ThermoAmp1-1(1416.206mil,2491.575mil) on Top Layer And Text "TP38_U_ThermoAmp1" (886.796mil,2463.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.728mil < 10mil) Between Pad R6_U_ThermoAmp1-1(1416.206mil,2491.575mil) on Top Layer And Text "TP41_U_ThermoAmp1" (1171.796mil,2535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.728mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R6_U_ThermoAmp1-1(1416.206mil,2491.575mil) on Top Layer And Track (1391.796mil,2464.016mil)(1391.796mil,2471.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6_U_ThermoAmp1-1(1416.206mil,2491.575mil) on Top Layer And Track (1391.796mil,2464.016mil)(1491.796mil,2464.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R6_U_ThermoAmp1-1(1416.206mil,2491.575mil) on Top Layer And Track (1391.796mil,2511.575mil)(1391.796mil,2519.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6_U_ThermoAmp1-1(1416.206mil,2491.575mil) on Top Layer And Track (1391.796mil,2519.134mil)(1491.796mil,2519.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6_U_ThermoAmp1-1(1416.206mil,2491.575mil) on Top Layer And Track (1441.796mil,2464.016mil)(1441.796mil,2519.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6_U_ThermoAmp2-1(1410.299mil,2039.016mil) on Top Layer And Text "TP38_U_ThermoAmp2" (880.889mil,2010.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.728mil < 10mil) Between Pad R6_U_ThermoAmp2-1(1410.299mil,2039.016mil) on Top Layer And Text "TP41_U_ThermoAmp2" (1165.889mil,2082.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.728mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R6_U_ThermoAmp2-1(1410.299mil,2039.016mil) on Top Layer And Track (1385.889mil,2011.457mil)(1385.889mil,2019.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6_U_ThermoAmp2-1(1410.299mil,2039.016mil) on Top Layer And Track (1385.889mil,2011.457mil)(1485.889mil,2011.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R6_U_ThermoAmp2-1(1410.299mil,2039.016mil) on Top Layer And Track (1385.889mil,2059.016mil)(1385.889mil,2066.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6_U_ThermoAmp2-1(1410.299mil,2039.016mil) on Top Layer And Track (1385.889mil,2066.575mil)(1485.889mil,2066.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6_U_ThermoAmp2-1(1410.299mil,2039.016mil) on Top Layer And Track (1435.889mil,2011.457mil)(1435.889mil,2066.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R7-1(4775.551mil,1260mil) on Top Layer And Track (4743.071mil,1224.567mil)(4743.071mil,1232.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-1(4775.551mil,1260mil) on Top Layer And Track (4743.071mil,1224.567mil)(4876.929mil,1224.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R7-1(4775.551mil,1260mil) on Top Layer And Track (4743.071mil,1287.559mil)(4743.071mil,1295.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-1(4775.551mil,1260mil) on Top Layer And Track (4743.071mil,1295.433mil)(4876.929mil,1295.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R7-1(4775.551mil,1260mil) on Top Layer And Track (4810mil,1224.567mil)(4810mil,1295.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-2(4844.449mil,1260mil) on Top Layer And Track (4743.071mil,1224.567mil)(4876.929mil,1224.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-2(4844.449mil,1260mil) on Top Layer And Track (4743.071mil,1295.433mil)(4876.929mil,1295.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R7-2(4844.449mil,1260mil) on Top Layer And Track (4810mil,1224.567mil)(4810mil,1295.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R7-2(4844.449mil,1260mil) on Top Layer And Track (4876.929mil,1224.567mil)(4876.929mil,1232.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R7-2(4844.449mil,1260mil) on Top Layer And Track (4876.929mil,1287.559mil)(4876.929mil,1295.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R8-1(6029.704mil,6460mil) on Top Layer And Track (6005.295mil,6432.441mil)(6005.295mil,6440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-1(6029.704mil,6460mil) on Top Layer And Track (6005.295mil,6432.441mil)(6105.295mil,6432.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R8-1(6029.704mil,6460mil) on Top Layer And Track (6005.295mil,6480mil)(6005.295mil,6487.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-1(6029.704mil,6460mil) on Top Layer And Track (6005.295mil,6487.559mil)(6105.295mil,6487.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-1(6029.704mil,6460mil) on Top Layer And Track (6055.295mil,6432.441mil)(6055.295mil,6487.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-1(4934.449mil,980mil) on Top Layer And Track (4833.071mil,1015.433mil)(4966.929mil,1015.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-1(4934.449mil,980mil) on Top Layer And Track (4833.071mil,944.567mil)(4966.929mil,944.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R9-1(4934.449mil,980mil) on Top Layer And Track (4900mil,944.567mil)(4900mil,1015.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R9-1(4934.449mil,980mil) on Top Layer And Track (4966.929mil,1007.559mil)(4966.929mil,1015.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R9-1(4934.449mil,980mil) on Top Layer And Track (4966.929mil,944.567mil)(4966.929mil,952.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R9-2(4865.551mil,980mil) on Top Layer And Track (4833.071mil,1007.559mil)(4833.071mil,1015.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-2(4865.551mil,980mil) on Top Layer And Track (4833.071mil,1015.433mil)(4966.929mil,1015.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R9-2(4865.551mil,980mil) on Top Layer And Track (4833.071mil,944.567mil)(4833.071mil,952.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-2(4865.551mil,980mil) on Top Layer And Track (4833.071mil,944.567mil)(4966.929mil,944.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R9-2(4865.551mil,980mil) on Top Layer And Track (4900mil,944.567mil)(4900mil,1015.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad TEST_CANN1-1(6660mil,6084.685mil) on Top Layer And Text "TEST_CANN1" (6576.199mil,5972.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP28_SG_Amp1-1(1788.365mil,1668.303mil) on Top Layer And Text "IC5_SG_Amp2" (1466mil,1650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.917mil < 10mil) Between Pad TP28_SG_Amp1-1(1788.365mil,1668.303mil) on Top Layer And Text "TP14_SG_Amp1" (1118.365mil,1608.303mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP28_SG_Amp1-1(1788.365mil,1668.303mil) on Top Layer And Text "TP5_SG_Amp2" (1140.297mil,1570.389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP28_SG_Amp2-1(1790.296mil,1450.389mil) on Top Layer And Text "IC5_SG_Amp3" (1464mil,1432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP28_SG_Amp2-1(1790.296mil,1450.389mil) on Top Layer And Text "TP14_SG_Amp2" (1120.297mil,1390.389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP28_SG_Amp2-1(1790.296mil,1450.389mil) on Top Layer And Text "TP5_SG_Amp3" (1138.365mil,1352.169mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP28_SG_Amp3-1(1788.365mil,1232.169mil) on Top Layer And Text "IC5_SG_Amp4" (1464mil,1210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP28_SG_Amp3-1(1788.365mil,1232.169mil) on Top Layer And Text "TP14_SG_Amp3" (1118.365mil,1172.169mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP28_SG_Amp3-1(1788.365mil,1232.169mil) on Top Layer And Text "TP5_SG_Amp4" (1138.365mil,1130.389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP28_SG_Amp4-1(1788.365mil,1010.389mil) on Top Layer And Text "IC5_SG_Amp5" (1464mil,990mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP28_SG_Amp4-1(1788.365mil,1010.389mil) on Top Layer And Text "TP14_SG_Amp4" (1118.365mil,950.389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP28_SG_Amp4-1(1788.365mil,1010.389mil) on Top Layer And Text "TP5_SG_Amp5" (1138.365mil,910.319mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP28_SG_Amp5-1(1788.365mil,790.319mil) on Top Layer And Text "IC5_SG_Amp6" (1466mil,770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP28_SG_Amp5-1(1788.365mil,790.319mil) on Top Layer And Text "TP14_SG_Amp5" (1118.365mil,730.319mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP28_SG_Amp5-1(1788.365mil,790.319mil) on Top Layer And Text "TP5_SG_Amp6" (1140.297mil,690.389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP28_SG_Amp6-1(1790.296mil,570.389mil) on Top Layer And Text "IC5_SG_Amp7" (1466mil,552mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP28_SG_Amp6-1(1790.296mil,570.389mil) on Top Layer And Text "TP14_SG_Amp6" (1120.297mil,510.389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP28_SG_Amp6-1(1790.296mil,570.389mil) on Top Layer And Text "TP5_SG_Amp7" (1140mil,472.169mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP28_SG_Amp7-1(1790mil,352.169mil) on Top Layer And Text "IC5_SG_Amp8" (1466mil,332mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP28_SG_Amp7-1(1790mil,352.169mil) on Top Layer And Text "TP14_SG_Amp7" (1120mil,292.169mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP28_SG_Amp7-1(1790mil,352.169mil) on Top Layer And Text "TP5_SG_Amp8" (1140mil,252.169mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP28_SG_Amp8-1(1790mil,132.169mil) on Top Layer And Text "TP14_SG_Amp8" (1120mil,72.169mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP30_SG_Amp1-1(1788.365mil,1768.303mil) on Top Layer And Text "C9_U_ThermoAmp2" (1695.889mil,1787.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.563mil < 10mil) Between Pad TP30_SG_Amp1-1(1788.365mil,1768.303mil) on Top Layer And Text "TP5_SG_Amp1" (1138.365mil,1788.303mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.563mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP30_SG_Amp2-1(1790.297mil,1550.389mil) on Top Layer And Text "TP5_SG_Amp2" (1140.297mil,1570.389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP30_SG_Amp3-1(1788.365mil,1332.169mil) on Top Layer And Text "TP5_SG_Amp3" (1138.365mil,1352.169mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP30_SG_Amp4-1(1788.365mil,1110.389mil) on Top Layer And Text "TP5_SG_Amp4" (1138.365mil,1130.389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP30_SG_Amp5-1(1788.365mil,890.319mil) on Top Layer And Text "TP5_SG_Amp5" (1138.365mil,910.319mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP30_SG_Amp8-1(1790mil,232.169mil) on Top Layer And Text "TP5_SG_Amp8" (1140mil,252.169mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP38_U_ThermoAmp1-1(1286.796mil,2491.575mil) on Top Layer And Text "TP38_U_ThermoAmp1" (886.796mil,2463.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP38_U_ThermoAmp2-1(1280.889mil,2039.016mil) on Top Layer And Text "TP38_U_ThermoAmp2" (880.889mil,2010.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP39_U_ThermoAmp1-1(1451.796mil,2649.41mil) on Top Layer And Text "TP39_U_ThermoAmp1" (1071.796mil,2649.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.075mil < 10mil) Between Pad TP39_U_ThermoAmp1-1(1451.796mil,2649.41mil) on Top Layer And Text "TP41_U_ThermoAmp1" (1171.796mil,2535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP39_U_ThermoAmp2-1(1445.889mil,2196.85mil) on Top Layer And Text "TP39_U_ThermoAmp2" (1065.889mil,2196.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.075mil < 10mil) Between Pad TP39_U_ThermoAmp2-1(1445.889mil,2196.85mil) on Top Layer And Text "TP41_U_ThermoAmp2" (1165.889mil,2082.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.34mil < 10mil) Between Pad TP42_U_ThermoAmp1-1(1936.796mil,2415mil) on Top Layer And Text "R11_U_ThermoAmp2" (1680.889mil,2317.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP42_U_ThermoAmp1-1(1936.796mil,2415mil) on Top Layer And Text "R6_U_ThermoAmp1" (1296.796mil,2380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.02mil < 10mil) Between Pad TP42_U_ThermoAmp2-1(1930.889mil,1962.441mil) on Top Layer And Text "IC5_SG_Amp1" (1464.069mil,1867.914mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.02mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP42_U_ThermoAmp2-1(1930.889mil,1962.441mil) on Top Layer And Text "R6_U_ThermoAmp2" (1290.889mil,1927.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP43_U_ThermoAmp1-1(1936.796mil,2520mil) on Top Layer And Text "TP41_U_ThermoAmp1" (1171.796mil,2535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP43_U_ThermoAmp1-1(1936.796mil,2520mil) on Top Layer And Text "U4_U_ThermoAmp1" (1596.796mil,2550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP43_U_ThermoAmp2-1(1930.889mil,2067.441mil) on Top Layer And Text "TP41_U_ThermoAmp2" (1165.889mil,2082.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP43_U_ThermoAmp2-1(1930.889mil,2067.441mil) on Top Layer And Text "U4_U_ThermoAmp2" (1590.889mil,2097.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4_U_ThermoAmp1-4(1663.903mil,2421.614mil) on Top Layer And Text "R6_U_ThermoAmp1" (1296.796mil,2380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4_U_ThermoAmp1-5(1829.69mil,2421.614mil) on Top Layer And Text "R6_U_ThermoAmp1" (1296.796mil,2380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.913mil < 10mil) Between Pad U4_U_ThermoAmp1-6(1829.69mil,2447.205mil) on Top Layer And Text "TP38_U_ThermoAmp1" (886.796mil,2463.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4_U_ThermoAmp1-7(1829.69mil,2472.795mil) on Top Layer And Text "TP38_U_ThermoAmp1" (886.796mil,2463.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4_U_ThermoAmp1-8(1829.69mil,2498.386mil) on Top Layer And Text "TP38_U_ThermoAmp1" (886.796mil,2463.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4_U_ThermoAmp2-4(1657.996mil,1969.055mil) on Top Layer And Text "R6_U_ThermoAmp2" (1290.889mil,1927.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4_U_ThermoAmp2-5(1823.783mil,1969.055mil) on Top Layer And Text "R6_U_ThermoAmp2" (1290.889mil,1927.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.913mil < 10mil) Between Pad U4_U_ThermoAmp2-6(1823.783mil,1994.646mil) on Top Layer And Text "TP38_U_ThermoAmp2" (880.889mil,2010.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4_U_ThermoAmp2-7(1823.783mil,2020.236mil) on Top Layer And Text "TP38_U_ThermoAmp2" (880.889mil,2010.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-5(6959.883mil,1273.583mil) on Top Layer And Text "C14" (6805mil,1238mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.869mil < 10mil) Between Pad U5-6(6959.883mil,1323.583mil) on Top Layer And Text "C14" (6805mil,1238mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.869mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad UART_RX1-1(4780mil,1172.047mil) on Top Layer And Text "UART_TX1" (4710mil,1146.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad UART_TX1-1(4780mil,1073.232mil) on Top Layer And Text "UART_RX1" (4710mil,1062.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :481

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (4.656mil < 10mil) Between Arc (1657.996mil,2075.748mil) on Top Overlay And Text "TP38_U_ThermoAmp2" (880.889mil,2010.827mil) on Top Overlay Silk Text to Silk Clearance [4.656mil]
   Violation between Silk To Silk Clearance Constraint: (4.108mil < 10mil) Between Arc (1657.996mil,2075.748mil) on Top Overlay And Text "TP41_U_ThermoAmp2" (1165.889mil,2082.441mil) on Top Overlay Silk Text to Silk Clearance [4.108mil]
   Violation between Silk To Silk Clearance Constraint: (4.656mil < 10mil) Between Arc (1663.903mil,2528.307mil) on Top Overlay And Text "TP38_U_ThermoAmp1" (886.796mil,2463.386mil) on Top Overlay Silk Text to Silk Clearance [4.656mil]
   Violation between Silk To Silk Clearance Constraint: (4.108mil < 10mil) Between Arc (1663.903mil,2528.307mil) on Top Overlay And Text "TP41_U_ThermoAmp1" (1171.796mil,2535mil) on Top Overlay Silk Text to Silk Clearance [4.108mil]
   Violation between Silk To Silk Clearance Constraint: (8.018mil < 10mil) Between Arc (7191.812mil,1057.047mil) on Top Overlay And Text "C15" (7019mil,1037mil) on Top Overlay Silk Text to Silk Clearance [8.018mil]
   Violation between Silk To Silk Clearance Constraint: (8.901mil < 10mil) Between Text "*" (655.471mil,3142mil) on Top Overlay And Track (635.471mil,3127mil)(635.471mil,3197mil) on Top Overlay Silk Text to Silk Clearance [8.901mil]
   Violation between Silk To Silk Clearance Constraint: (8.147mil < 10mil) Between Text "*" (655.471mil,3142mil) on Top Overlay And Track (635.471mil,3127mil)(796.495mil,3127mil) on Top Overlay Silk Text to Silk Clearance [8.147mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C15" (7019mil,1037mil) on Top Overlay And Text "U6" (7162mil,1097mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IC5_SG_Amp6" (1466mil,770mil) on Top Overlay And Text "TP28_SG_Amp5" (1828.365mil,757.839mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IC5_SG_Amp7" (1466mil,552mil) on Top Overlay And Text "TP28_SG_Amp6" (1830.297mil,537.909mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.851mil < 10mil) Between Text "IC5_SG_Amp7" (1466mil,552mil) on Top Overlay And Text "TP5_SG_Amp7" (1140mil,472.169mil) on Top Overlay Silk Text to Silk Clearance [9.851mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IC5_SG_Amp8" (1466mil,332mil) on Top Overlay And Text "TP28_SG_Amp7" (1830mil,319.688mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TEST_CANRX1" (3854.362mil,2125mil) on Top Overlay And Text "TEST_CANTX1" (3913.418mil,2124.016mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TEST_USBD_N1" (5592.198mil,1429mil) on Top Overlay And Text "TEST_USBD_P1" (5717.795mil,1403.048mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TEST_USBD_N1" (5592.198mil,1429mil) on Top Overlay And Track (5996.142mil,1245.276mil)(5996.142mil,1560.236mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TP14_SG_Amp6" (1120.297mil,510.389mil) on Top Overlay And Text "TP5_SG_Amp7" (1140mil,472.169mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TP5_SG_Amp7" (1140mil,472.169mil) on Top Overlay And Track (1535.709mil,362.445mil)(1535.709mil,484.492mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TP5_SG_Amp7" (1140mil,472.169mil) on Top Overlay And Track (1535.709mil,484.492mil)(1626.26mil,484.492mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TP5_SG_Amp7" (1140mil,472.169mil) on Top Overlay And Track (1626.26mil,362.445mil)(1626.26mil,484.492mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :19

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=10mil) (InNet('D_N'))
Rule Violations :0

Processing Rule : Room U_ThermoAmp2 (Bounding Region = (4695.889mil, 5127.441mil, 5495.889mil, 5577.441mil) (InComponentClass('U_ThermoAmp2'))
Rule Violations :0

Processing Rule : Room U_ThermoAmp1 (Bounding Region = (4695.889mil, 5580mil, 5495.889mil, 6030mil) (InComponentClass('U_ThermoAmp1'))
Rule Violations :0

Processing Rule : Room SG_Amp1 (Bounding Region = (4594.35mil, 4898.303mil, 5639.35mil, 5114.878mil) (InComponentClass('SG_Amp1'))
Rule Violations :0

Processing Rule : Room U_USB (Bounding Region = (8022.047mil, 4240mil, 9500mil, 5340mil) (InComponentClass('U_USB'))
Rule Violations :0

Processing Rule : Room U_CAN_Tranceiver (Bounding Region = (9236.199mil, 9162.834mil, 10306.199mil, 9792.834mil) (InComponentClass('U_CAN_Tranceiver'))
Rule Violations :0

Processing Rule : Room U_36Pin_SuperSeal_Conn (Bounding Region = (0mil, 3723.071mil, 4475.748mil, 6268.583mil) (InComponentClass('U_36Pin_SuperSeal_Conn'))
Rule Violations :0

Processing Rule : Room U_SG_Power_Supplies (Bounding Region = (9977.6mil, 3833.583mil, 12682.6mil, 5073.583mil) (InComponentClass('U_SG_Power_Supplies'))
Rule Violations :0

Processing Rule : Room U_MCU_MKE185F512VLH16 (Bounding Region = (6767.244mil, 4085mil, 7773.819mil, 6015mil) (InComponentClass('U_MCU_MKE185F512VLH16'))
Rule Violations :0

Processing Rule : Room SG_Amp8 (Bounding Region = (4595.985mil, 3362.169mil, 5640.985mil, 3578.744mil) (InComponentClass('SG_Amp8'))
Rule Violations :0

Processing Rule : Room SG_Amp7 (Bounding Region = (4595.985mil, 3582.169mil, 5640.985mil, 3798.744mil) (InComponentClass('SG_Amp7'))
Rule Violations :0

Processing Rule : Room SG_CAN_System (Bounding Region = (7779.488mil, 3330mil, 8569.488mil, 3820mil) (InComponentClass('SG_CAN_System'))
Rule Violations :0

Processing Rule : Room U_RVP_OVP_LC (Bounding Region = (3360.944mil, 6093.425mil, 4305.944mil, 7373.425mil) (InComponentClass('U_RVP_OVP_LC'))
Rule Violations :0

Processing Rule : Room SG_Amp6 (Bounding Region = (4596.281mil, 3800.389mil, 5641.281mil, 4016.964mil) (InComponentClass('SG_Amp6'))
Rule Violations :0

Processing Rule : Room SG_Amp3 (Bounding Region = (4594.35mil, 4462.169mil, 5639.35mil, 4678.744mil) (InComponentClass('SG_Amp3'))
Rule Violations :0

Processing Rule : Room SG_Amp2 (Bounding Region = (4596.281mil, 4680.389mil, 5641.281mil, 4896.964mil) (InComponentClass('SG_Amp2'))
Rule Violations :0

Processing Rule : Room SG_Amp5 (Bounding Region = (4594.35mil, 4020.319mil, 5639.35mil, 4236.894mil) (InComponentClass('SG_Amp5'))
Rule Violations :0

Processing Rule : Room SG_Amp4 (Bounding Region = (4594.35mil, 4240.389mil, 5639.35mil, 4456.964mil) (InComponentClass('SG_Amp4'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01