[p GLOBOPT AUTOSTATIC IEEE_FLT IEEE_DBL LFSROK EMI_WORD ]
[d version 1.1 ]
[d edition pro ]
[d chip 18F26K83 ]
[d frameptr 16353 ]
"42 /home/teo/Documents/Alberto MPLAB/SPI-Master-Full-Duplex-Test-main/spi-test-master-main/mcc_generated_files/drivers/spi_master.c
[e E355 . `uc
MASTER0_CONFIG 0
SPI1_DEFAULT 1
]
"56
[e E377 . `uc
MASTER0 0
]
"90 /home/teo/Documents/Alberto MPLAB/SPI-Master-Full-Duplex-Test-main/spi-test-master-main/mcc_generated_files/examples/spi_master_example.c
[e E544 . `uc
MASTER0 0
]
"91 /home/teo/Documents/Alberto MPLAB/SPI-Master-Full-Duplex-Test-main/spi-test-master-main/mcc_generated_files/spi1.c
[e E355 . `uc
MASTER0_CONFIG 0
SPI1_DEFAULT 1
]
"4 /opt/microchip/xc8/v2.40/pic/sources/c99/common/fleq.c
[v ___fleq __fleq `(b  1 e 0 0 ]
"62 /opt/microchip/xc8/v2.40/pic/sources/c99/common/float.c
[v ___ftpack __ftpack `(f  1 e 4 0 ]
"86 /opt/microchip/xc8/v2.40/pic/sources/c99/common/ftadd.c
[v ___ftadd __ftadd `(f  1 e 4 0 ]
"54 /opt/microchip/xc8/v2.40/pic/sources/c99/common/ftdiv.c
[v ___ftdiv __ftdiv `(f  1 e 4 0 ]
"62 /opt/microchip/xc8/v2.40/pic/sources/c99/common/ftmul.c
[v ___ftmul __ftmul `(f  1 e 4 0 ]
"19 /opt/microchip/xc8/v2.40/pic/sources/c99/common/ftsub.c
[v ___ftsub __ftsub `(f  1 e 4 0 ]
"10 /opt/microchip/xc8/v2.40/pic/sources/c99/common/sprcadd.c
[v ___fladd __fladd `(d  1 e 4 0 ]
"245
[v ___flsub __flsub `(d  1 e 4 0 ]
"11 /opt/microchip/xc8/v2.40/pic/sources/c99/common/sprcdiv.c
[v ___fldiv __fldiv `(d  1 e 4 0 ]
"8 /opt/microchip/xc8/v2.40/pic/sources/c99/common/sprcmul.c
[v ___flmul __flmul `(d  1 e 4 0 ]
"15 /opt/microchip/xc8/v2.40/pic/sources/c99/common/Umul32.c
[v ___lmul __lmul `(ul  1 e 4 0 ]
"91 /opt/microchip/xc8/v2.40/pic/sources/c99/common/Umul64.c
[v ___omul __omul `(uo  1 e 8 0 ]
"51 /home/teo/Documents/Alberto MPLAB/SPI-Master-Full-Duplex-Test-main/spi-test-master-main/main.c
[v _main main `(v  1 e 1 0 ]
"41 /home/teo/Documents/Alberto MPLAB/SPI-Master-Full-Duplex-Test-main/spi-test-master-main/mcc_generated_files/drivers/spi_master.c
[v _MASTER0_open MASTER0_open `(a  1 e 1 0 ]
"56
[v _spi_master_open spi_master_open `(a  1 e 1 0 ]
"73 /home/teo/Documents/Alberto MPLAB/SPI-Master-Full-Duplex-Test-main/spi-test-master-main/mcc_generated_files/examples/spi_master_example.c
[v _drive_slave_select_low drive_slave_select_low `(v  1 s 1 drive_slave_select_low ]
"80
[v _drive_slave_select_high drive_slave_select_high `(v  1 s 1 drive_slave_select_high ]
"123
[v _SPI_Master_test_2 SPI_Master_test_2 `(uc  1 e 1 0 ]
"50 /home/teo/Documents/Alberto MPLAB/SPI-Master-Full-Duplex-Test-main/spi-test-master-main/mcc_generated_files/mcc.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 1 0 ]
"58
[v _OSCILLATOR_Initialize OSCILLATOR_Initialize `(v  1 e 1 0 ]
"72
[v _PMD_Initialize PMD_Initialize `(v  1 e 1 0 ]
"55 /home/teo/Documents/Alberto MPLAB/SPI-Master-Full-Duplex-Test-main/spi-test-master-main/mcc_generated_files/pin_manager.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 1 0 ]
"76 /home/teo/Documents/Alberto MPLAB/SPI-Master-Full-Duplex-Test-main/spi-test-master-main/mcc_generated_files/spi1.c
[v _SPI1_Initialize SPI1_Initialize `(v  1 e 1 0 ]
"91
[v _SPI1_Open SPI1_Open `(a  1 e 1 0 ]
"107
[v _SPI1_Close SPI1_Close `(v  1 e 1 0 ]
"112
[v _SPI1_ExchangeByte SPI1_ExchangeByte `(uc  1 e 1 0 ]
"121
[v _SPI1_ExchangeBlock SPI1_ExchangeBlock `(v  1 e 1 0 ]
"134
[v _SPI1_WriteBlock SPI1_WriteBlock `(v  1 e 1 0 ]
"143
[v _SPI1_ReadBlock SPI1_ReadBlock `(v  1 e 1 0 ]
"152
[v _SPI1_WriteByte SPI1_WriteByte `(v  1 e 1 0 ]
"157
[v _SPI1_ReadByte SPI1_ReadByte `(uc  1 e 1 0 ]
"4066 /home/teo/.mchp_packs/Microchip/PIC18F-K_DFP/1.8.249/xc8/pic/include/proc/pic18f26k83.h
[v _LATA LATA `VEuc  1 e 1 @16314 ]
"4178
[v _LATB LATB `VEuc  1 e 1 @16315 ]
"4290
[v _LATC LATC `VEuc  1 e 1 @16316 ]
"4402
[v _TRISA TRISA `VEuc  1 e 1 @16322 ]
"4464
[v _TRISB TRISB `VEuc  1 e 1 @16323 ]
"4526
[v _TRISC TRISC `VEuc  1 e 1 @16324 ]
[s S300 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
"4543
[u S309 . 1 `S300 1 . 1 0 ]
[v _TRISCbits TRISCbits `VES309  1 e 1 @16324 ]
[s S146 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
"4612
[s S155 . 1 `uc 1 ULPWUIN 1 0 :1:0 
`uc 1 . 1 0 :4:1 
`uc 1 LVDIN 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 RJPU 1 0 :1:7 
]
[u S161 . 1 `S146 1 . 1 0 `S155 1 . 1 0 ]
[v _PORTAbits PORTAbits `VES161  1 e 1 @16330 ]
[s S185 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
"4769
[s S194 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCP2 1 0 :1:1 
`uc 1 PA1 1 0 :1:2 
]
[s S198 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PA2 1 0 :1:1 
]
[u S201 . 1 `S185 1 . 1 0 `S194 1 . 1 0 `S198 1 . 1 0 ]
[v _PORTCbits PORTCbits `VES201  1 e 1 @16332 ]
[s S354 . 1 `uc 1 DMA1SCNTIF 1 0 :1:0 
`uc 1 DMA1DCNTIF 1 0 :1:1 
`uc 1 DMA1ORIF 1 0 :1:2 
`uc 1 DMA1AIF 1 0 :1:3 
`uc 1 SPI1RXIF 1 0 :1:4 
`uc 1 SPI1TXIF 1 0 :1:5 
`uc 1 SPI1IF 1 0 :1:6 
`uc 1 I2C1RXIF 1 0 :1:7 
]
"26055
[s S363 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIF 1 0 :1:6 
]
[u S366 . 1 `S354 1 . 1 0 `S363 1 . 1 0 ]
[v _PIR2bits PIR2bits `VES366  1 e 1 @14754 ]
"26578
[v _PMD0 PMD0 `VEuc  1 e 1 @14784 ]
"26655
[v _PMD1 PMD1 `VEuc  1 e 1 @14785 ]
"26725
[v _PMD2 PMD2 `VEuc  1 e 1 @14786 ]
"26770
[v _PMD3 PMD3 `VEuc  1 e 1 @14787 ]
"26832
[v _PMD4 PMD4 `VEuc  1 e 1 @14788 ]
"26865
[v _PMD5 PMD5 `VEuc  1 e 1 @14789 ]
"26910
[v _PMD6 PMD6 `VEuc  1 e 1 @14790 ]
"26966
[v _PMD7 PMD7 `VEuc  1 e 1 @14791 ]
"27112
[v _OSCCON1 OSCCON1 `VEuc  1 e 1 @14809 ]
"27252
[v _OSCCON3 OSCCON3 `VEuc  1 e 1 @14811 ]
"27404
[v _OSCEN OSCEN `VEuc  1 e 1 @14813 ]
"27455
[v _OSCTUNE OSCTUNE `VEuc  1 e 1 @14814 ]
"27559
[v _OSCFRQ OSCFRQ `VEuc  1 e 1 @14815 ]
"28671
[v _RA5PPS RA5PPS `VEuc  1 e 1 @14853 ]
"29371
[v _RC3PPS RC3PPS `VEuc  1 e 1 @14867 ]
"29471
[v _RC5PPS RC5PPS `VEuc  1 e 1 @14869 ]
"29621
[v _ANSELA ANSELA `VEuc  1 e 1 @14912 ]
"29683
[v _WPUA WPUA `VEuc  1 e 1 @14913 ]
"29745
[v _ODCONA ODCONA `VEuc  1 e 1 @14914 ]
"29807
[v _SLRCONA SLRCONA `VEuc  1 e 1 @14915 ]
"29869
[v _INLVLA INLVLA `VEuc  1 e 1 @14916 ]
"30117
[v _ANSELB ANSELB `VEuc  1 e 1 @14928 ]
"30179
[v _WPUB WPUB `VEuc  1 e 1 @14929 ]
"30241
[v _ODCONB ODCONB `VEuc  1 e 1 @14930 ]
"30303
[v _SLRCONB SLRCONB `VEuc  1 e 1 @14931 ]
"30365
[v _INLVLB INLVLB `VEuc  1 e 1 @14932 ]
"30829
[v _ANSELC ANSELC `VEuc  1 e 1 @14944 ]
"30891
[v _WPUC WPUC `VEuc  1 e 1 @14945 ]
"30953
[v _ODCONC ODCONC `VEuc  1 e 1 @14946 ]
"31015
[v _SLRCONC SLRCONC `VEuc  1 e 1 @14947 ]
"31077
[v _INLVLC INLVLC `VEuc  1 e 1 @14948 ]
"31541
[v _WPUE WPUE `VEuc  1 e 1 @14977 ]
"31562
[v _INLVLE INLVLE `VEuc  1 e 1 @14980 ]
"32306
[v _SPI1SCKPPS SPI1SCKPPS `VEuc  1 e 1 @15072 ]
"32326
[v _SPI1SDIPPS SPI1SDIPPS `VEuc  1 e 1 @15073 ]
"32346
[v _SPI1SSPPS SPI1SSPPS `VEuc  1 e 1 @15074 ]
"43088
[v _SPI1RXB SPI1RXB `VEuc  1 e 1 @15632 ]
"43158
[v _SPI1TXB SPI1TXB `VEuc  1 e 1 @15633 ]
"43235
[v _SPI1TCNTL SPI1TCNTL `VEuc  1 e 1 @15634 ]
"43275
[v _SPI1CON0 SPI1CON0 `VEuc  1 e 1 @15636 ]
[s S324 . 1 `uc 1 BMODE 1 0 :1:0 
`uc 1 MST 1 0 :1:1 
`uc 1 LSBF 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 EN 1 0 :1:7 
]
"43296
[s S330 . 1 `uc 1 SPI1BMODE 1 0 :1:0 
`uc 1 SPI1MST 1 0 :1:1 
`uc 1 SPI1LSBF 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 SPI1SPIEN 1 0 :1:7 
]
"43296
[u S336 . 1 `S324 1 . 1 0 `S330 1 . 1 0 ]
"43296
"43296
[v _SPI1CON0bits SPI1CON0bits `VES336  1 e 1 @15636 ]
"43341
[v _SPI1CON1 SPI1CON1 `VEuc  1 e 1 @15637 ]
"43443
[v _SPI1CON2 SPI1CON2 `VEuc  1 e 1 @15638 ]
"43643
[v _SPI1BAUD SPI1BAUD `VEuc  1 e 1 @15641 ]
"43897
[v _SPI1CLK SPI1CLK `VEuc  1 e 1 @15644 ]
"53 /home/teo/Documents/Alberto MPLAB/SPI-Master-Full-Duplex-Test-main/spi-test-master-main/mcc_generated_files/examples/spi_master_example.c
[v _buffer buffer `[4]uc  1 s 4 buffer ]
"65
[v _buffer2 buffer2 `[4]uc  1 e 4 0 ]
[s S289 . 5 `uc 1 con0 1 0 `uc 1 con1 1 1 `uc 1 con2 1 2 `uc 1 baud 1 3 `uc 1 operation 1 4 ]
"60 /home/teo/Documents/Alberto MPLAB/SPI-Master-Full-Duplex-Test-main/spi-test-master-main/mcc_generated_files/spi1.c
[v _spi1_configuration spi1_configuration `C[2]S289  1 s 10 spi1_configuration ]
"51 /home/teo/Documents/Alberto MPLAB/SPI-Master-Full-Duplex-Test-main/spi-test-master-main/main.c
[v _main main `(v  1 e 1 0 ]
{
"67
} 0
"50 /home/teo/Documents/Alberto MPLAB/SPI-Master-Full-Duplex-Test-main/spi-test-master-main/mcc_generated_files/mcc.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 1 0 ]
{
"56
} 0
"76 /home/teo/Documents/Alberto MPLAB/SPI-Master-Full-Duplex-Test-main/spi-test-master-main/mcc_generated_files/spi1.c
[v _SPI1_Initialize SPI1_Initialize `(v  1 e 1 0 ]
{
"89
} 0
"72 /home/teo/Documents/Alberto MPLAB/SPI-Master-Full-Duplex-Test-main/spi-test-master-main/mcc_generated_files/mcc.c
[v _PMD_Initialize PMD_Initialize `(v  1 e 1 0 ]
{
"90
} 0
"55 /home/teo/Documents/Alberto MPLAB/SPI-Master-Full-Duplex-Test-main/spi-test-master-main/mcc_generated_files/pin_manager.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 1 0 ]
{
"120
} 0
"58 /home/teo/Documents/Alberto MPLAB/SPI-Master-Full-Duplex-Test-main/spi-test-master-main/mcc_generated_files/mcc.c
[v _OSCILLATOR_Initialize OSCILLATOR_Initialize `(v  1 e 1 0 ]
{
"70
} 0
"123 /home/teo/Documents/Alberto MPLAB/SPI-Master-Full-Duplex-Test-main/spi-test-master-main/mcc_generated_files/examples/spi_master_example.c
[v _SPI_Master_test_2 SPI_Master_test_2 `(uc  1 e 1 0 ]
{
"163
} 0
"56 /home/teo/Documents/Alberto MPLAB/SPI-Master-Full-Duplex-Test-main/spi-test-master-main/mcc_generated_files/drivers/spi_master.c
[v _spi_master_open spi_master_open `(a  1 e 1 0 ]
{
[v spi_master_open@config config `E377  1 a 1 wreg ]
[v spi_master_open@config config `E377  1 a 1 wreg ]
[v spi_master_open@config config `E377  1 a 1 4 ]
"63
} 0
"41
[v _MASTER0_open MASTER0_open `(a  1 e 1 0 ]
{
"43
} 0
"91 /home/teo/Documents/Alberto MPLAB/SPI-Master-Full-Duplex-Test-main/spi-test-master-main/mcc_generated_files/spi1.c
[v _SPI1_Open SPI1_Open `(a  1 e 1 0 ]
{
[v SPI1_Open@spi1UniqueConfiguration spi1UniqueConfiguration `E355  1 a 1 wreg ]
[v SPI1_Open@spi1UniqueConfiguration spi1UniqueConfiguration `E355  1 a 1 wreg ]
"93
[v SPI1_Open@spi1UniqueConfiguration spi1UniqueConfiguration `E355  1 a 1 1 ]
"105
} 0
"73 /home/teo/Documents/Alberto MPLAB/SPI-Master-Full-Duplex-Test-main/spi-test-master-main/mcc_generated_files/examples/spi_master_example.c
[v _drive_slave_select_low drive_slave_select_low `(v  1 s 1 drive_slave_select_low ]
{
"77
} 0
"80
[v _drive_slave_select_high drive_slave_select_high `(v  1 s 1 drive_slave_select_high ]
{
"84
} 0
"107 /home/teo/Documents/Alberto MPLAB/SPI-Master-Full-Duplex-Test-main/spi-test-master-main/mcc_generated_files/spi1.c
[v _SPI1_Close SPI1_Close `(v  1 e 1 0 ]
{
"110
} 0
