vendor_name = ModelSim
source_file = 1, /cours_REDS/CSN/SpinelliIsaia/Labo_5_elem_mem/elemem/src/flipflop_rs.vhd
source_file = 1, /cours_REDS/CSN/SpinelliIsaia/Labo_5_elem_mem/elemem/src/flipflop_t.vhd
source_file = 1, /cours_REDS/CSN/SpinelliIsaia/Labo_5_elem_mem/elemem/src/dff_en.vhd
source_file = 1, /cours_REDS/CSN/SpinelliIsaia/Labo_5_elem_mem/elemem/src/dff_ar.vhd
source_file = 1, /cours_REDS/intelFPGA/17.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /cours_REDS/intelFPGA/17.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /cours_REDS/intelFPGA/17.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /cours_REDS/intelFPGA/17.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /cours_REDS/CSN/SpinelliIsaia/Labo_5_elem_mem/elemem/pr/db/dff_ar.cbx.xml
design_name = hard_block
design_name = flipflop_rs
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, flipflop_rs, 1
instance = comp, \Q_o~output\, Q_o~output, flipflop_rs, 1
instance = comp, \clk_i~input\, clk_i~input, flipflop_rs, 1
instance = comp, \R_i~input\, R_i~input, flipflop_rs, 1
instance = comp, \S_i~input\, S_i~input, flipflop_rs, 1
instance = comp, \Q_pres~0\, Q_pres~0, flipflop_rs, 1
instance = comp, \reset_i~input\, reset_i~input, flipflop_rs, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, flipflop_rs, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, flipflop_rs, 1
