0.7
2020.2
Jun 10 2021
20:04:57
C:/Users/jonja/Documents/VHDL/JJVHDL/lab02/lab02.srcs/sim_1/new/full_adder_tb.vhd,1631568153,vhdl,,,,testbench_full_adder,,,,,,,,
C:/Users/jonja/Documents/VHDL/JJVHDL/lab02/lab02.srcs/sources_1/new/full_adder.vhd,1631567879,vhdl,,,,full_adder_vhdl_code,,,,,,,,
