strict digraph "compose( ,  )" {
	node [label="\N"];
	"17:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f293d377090>",
		clk_sens=True,
		fillcolor=gold,
		label="17:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['load', 'ena', 'amount', 'data', 'q']"];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f293d363d10>",
		fillcolor=turquoise,
		label="17:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"17:AL" -> "17:BL"	[cond="[]",
		lineno=None];
	"21:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f293d30ee90>",
		fillcolor=turquoise,
		label="21:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"22:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f293d30ecd0>",
		fillcolor=springgreen,
		label="22:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"21:BL" -> "22:IF"	[cond="[]",
		lineno=None];
	"18:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f293d363ed0>",
		fillcolor=springgreen,
		label="18:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:BL" -> "18:IF"	[cond="[]",
		lineno=None];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f293d363790>",
		fillcolor=turquoise,
		label="18:BL
q <= data;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f293d363210>]",
		style=filled,
		typ=Block];
	"Leaf_17:AL"	[def_var="['q']",
		label="Leaf_17:AL"];
	"18:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"26:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f293d6dee50>",
		fillcolor=springgreen,
		label="26:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"26:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f293d366d10>",
		fillcolor=turquoise,
		label="26:BL
q <= q >> 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f29414c5d10>]",
		style=filled,
		typ=Block];
	"26:IF" -> "26:BL"	[cond="['amount']",
		label="(amount == 2'b10)",
		lineno=26];
	"29:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f293d781610>",
		fillcolor=turquoise,
		label="29:BL
q <= q;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f293d3e0f90>]",
		style=filled,
		typ=Block];
	"26:IF" -> "29:BL"	[cond="['amount']",
		label="!((amount == 2'b10))",
		lineno=26];
	"23:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f293d37dd10>",
		fillcolor=springgreen,
		label="23:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"23:IF" -> "26:IF"	[cond="['amount']",
		label="!((amount == 2'b01))",
		lineno=23];
	"23:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f293d371250>",
		fillcolor=turquoise,
		label="23:BL
q <= q << 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f293d366650>]",
		style=filled,
		typ=Block];
	"23:IF" -> "23:BL"	[cond="['amount']",
		label="(amount == 2'b01)",
		lineno=23];
	"22:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f293d30ebd0>",
		fillcolor=turquoise,
		label="22:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"22:IF" -> "22:BL"	[cond="['ena']",
		label=ena,
		lineno=22];
	"18:IF" -> "21:BL"	[cond="['load']",
		label="!(load)",
		lineno=18];
	"18:IF" -> "18:BL"	[cond="['load']",
		label=load,
		lineno=18];
	"26:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"Leaf_17:AL" -> "17:AL";
	"22:BL" -> "23:IF"	[cond="[]",
		lineno=None];
	"29:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"23:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
}
