cellMap,*sw_pmos,*sw_pmos,*final_project,*schematic
netMap,*sw_pmos,*gnd!,*0
instMap,*sw_pmos,*I0,*I0
instMaster,*sw_pmos,*I0,*final_project_inverter_schematic,*inverter
instMap,*sw_pmos,*M0,*M0
instMaster,*sw_pmos,*M0,*PRIMLIB_pe_spectre,*pe
portMap,*sw_pmos,*VSS,*VSS
portMap,*sw_pmos,*io0,*io0
portMap,*sw_pmos,*io1,*io1
portMap,*sw_pmos,*sw_ctrl,*sw_ctrl
portMap,*sw_pmos,*VDD,*VDD
