multiline_comment|/*&n; * arch/ppc/platforms/sandpoint_setup.c&n; * &n; * Board setup routines for the Motorola SPS Sandpoint Test Platform.&n; *&n; * Author: Mark A. Greer&n; *         mgreer@mvista.com&n; *&n; * Copyright 2000-2002 MontaVista Software Inc.&n; *&n; * This program is free software; you can redistribute  it and/or modify it&n; * under  the terms of  the GNU General  Public License as published by the&n; * Free Software Foundation;  either version 2 of the  License, or (at your&n; * option) any later version.&n; */
multiline_comment|/*&n; * This file adds support for the Motorola SPS Sandpoint Test Platform.&n; * These boards have a PPMC slot for the processor so any combination&n; * of cpu and host bridge can be attached.  This port is for an 8240 PPMC&n; * module from Motorola SPS and other closely related cpu/host bridge&n; * combinations (e.g., 750/755/7400 with MPC107 host bridge).&n; * The sandpoint itself has a Windbond 83c553 (PCI-ISA bridge, 2 DMA ctlrs, 2&n; * cascaded 8259 interrupt ctlrs, 8254 Timer/Counter, and an IDE ctlr), a&n; * National 87308 (RTC, 2 UARTs, Keyboard &amp; mouse ctlrs, and a floppy ctlr),&n; * and 4 PCI slots (only 2 of which are usable; the other 2 are keyed for 3.3V&n; * but are really 5V).&n; *&n; * The firmware on the sandpoint is called DINK (not my acronym :).  This port&n; * depends on DINK to do some basic initialization (e.g., initialize the memory&n; * ctlr) and to ensure that the processor is using MAP B (CHRP map).&n; *&n; * The switch settings for the Sandpoint board MUST be as follows:&n; * &t;S3: down&n; * &t;S4: up&n; * &t;S5: up&n; * &t;S6: down&n; *&n; * &squot;down&squot; is in the direction from the PCI slots towards the PPMC slot;&n; * &squot;up&squot; is in the direction from the PPMC slot towards the PCI slots.&n; * Be careful, the way the sandpoint board is installed in XT chasses will&n; * make the directions reversed.&n; *&n; * Since Motorola listened to our suggestions for improvement, we now have&n; * the Sandpoint X3 board.  All of the PCI slots are available, it uses&n; * the serial interrupt interface (just a hardware thing we need to&n; * configure properly).&n; *&n; * Use the default X3 switch settings.  The interrupts are then:&n; *&t;&t;EPIC&t;Source&n; *&t;&t;  0&t;SIOINT &t;&t;(8259, active low)&n; *&t;&t;  1&t;PCI #1&n; *&t;&t;  2&t;PCI #2&n; *&t;&t;  3&t;PCI #3&n; *&t;&t;  4&t;PCI #4&n; *&t;&t;  7&t;Winbond INTC&t;(IDE interrupt)&n; *&t;&t;  8&t;Winbond INTD&t;(IDE interrupt)&n; *&n; */
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/stddef.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/errno.h&gt;
macro_line|#include &lt;linux/reboot.h&gt;
macro_line|#include &lt;linux/pci.h&gt;
macro_line|#include &lt;linux/kdev_t.h&gt;
macro_line|#include &lt;linux/major.h&gt;
macro_line|#include &lt;linux/blk.h&gt;
macro_line|#include &lt;linux/console.h&gt;
macro_line|#include &lt;linux/delay.h&gt;
macro_line|#include &lt;linux/irq.h&gt;
macro_line|#include &lt;linux/ide.h&gt;
macro_line|#include &lt;linux/seq_file.h&gt;
macro_line|#include &lt;linux/root_dev.h&gt;
macro_line|#include &lt;asm/system.h&gt;
macro_line|#include &lt;asm/pgtable.h&gt;
macro_line|#include &lt;asm/page.h&gt;
macro_line|#include &lt;asm/time.h&gt;
macro_line|#include &lt;asm/dma.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/machdep.h&gt;
macro_line|#include &lt;asm/prom.h&gt;
macro_line|#include &lt;asm/smp.h&gt;
macro_line|#include &lt;asm/vga.h&gt;
macro_line|#include &lt;asm/open_pic.h&gt;
macro_line|#include &lt;asm/i8259.h&gt;
macro_line|#include &lt;asm/todc.h&gt;
macro_line|#include &lt;asm/bootinfo.h&gt;
macro_line|#include &lt;asm/mpc10x.h&gt;
macro_line|#include &lt;asm/pci-bridge.h&gt;
macro_line|#include &quot;sandpoint.h&quot;
r_extern
id|u_int
id|openpic_irq
c_func
(paren
r_void
)paren
suffix:semicolon
r_extern
r_void
id|openpic_eoi
c_func
(paren
r_void
)paren
suffix:semicolon
r_static
r_void
id|sandpoint_halt
c_func
(paren
r_void
)paren
suffix:semicolon
multiline_comment|/*&n; * *** IMPORTANT ***&n; *&n; * The first 16 entries of &squot;sandpoint_openpic_initsenses[]&squot; are there and&n; * initialized to 0 on purpose.  DO NOT REMOVE THEM as the &squot;offset&squot; parameter&n; * of &squot;openpic_init()&squot; does not work for the sandpoint because the 8259&n; * interrupt is NOT routed to the EPIC&squot;s IRQ 0 AND the EPIC&squot;s IRQ 0&squot;s offset is&n; * the same as a normal openpic&squot;s IRQ 16 offset.&n; */
DECL|variable|__initdata
r_static
id|u_char
id|sandpoint_openpic_initsenses
(braket
)braket
id|__initdata
op_assign
(brace
l_int|0
comma
multiline_comment|/* 0-15 not used by EPCI but by 8259 (std PC-type IRQs) */
l_int|0
comma
multiline_comment|/* 1 */
l_int|0
comma
multiline_comment|/* 2 */
l_int|0
comma
multiline_comment|/* 3 */
l_int|0
comma
multiline_comment|/* 4 */
l_int|0
comma
multiline_comment|/* 5 */
l_int|0
comma
multiline_comment|/* 6 */
l_int|0
comma
multiline_comment|/* 7 */
l_int|0
comma
multiline_comment|/* 8 */
l_int|0
comma
multiline_comment|/* 9 */
l_int|0
comma
multiline_comment|/* 10 */
l_int|0
comma
multiline_comment|/* 11 */
l_int|0
comma
multiline_comment|/* 12 */
l_int|0
comma
multiline_comment|/* 13 */
l_int|0
comma
multiline_comment|/* 14 */
l_int|0
comma
multiline_comment|/* 15 */
macro_line|#ifdef CONFIG_SANDPOINT_X3
l_int|1
comma
multiline_comment|/* 16: EPIC IRQ 0: Active Low -- SIOINT (8259) */
l_int|0
comma
multiline_comment|/* AACK!  Shouldn&squot;t need this.....see sandpoint_pci.c for more info */
l_int|1
comma
multiline_comment|/* 17: EPIC IRQ 1: Active Low -- PCI Slot 1 */
l_int|1
comma
multiline_comment|/* 18: EPIC IRQ 2: Active Low -- PCI Slot 2 */
l_int|1
comma
multiline_comment|/* 19: EPIC IRQ 3: Active Low -- PCI Slot 3 */
l_int|1
comma
multiline_comment|/* 20: EPIC IRQ 4: Active Low -- PCI Slot 4 */
l_int|0
comma
multiline_comment|/* 21 -- Unused */
l_int|0
comma
multiline_comment|/* 22 -- Unused */
l_int|1
comma
multiline_comment|/* 23 -- IDE (Winbond INT C)  */
l_int|1
comma
multiline_comment|/* 24 -- IDE (Winbond INT D)  */
multiline_comment|/* 35 - 31 (EPIC 9 - 15) Unused */
macro_line|#else
l_int|1
comma
multiline_comment|/* 16: EPIC IRQ 0: Active Low -- PCI intrs */
l_int|1
comma
multiline_comment|/* 17: EPIC IRQ 1: Active Low -- PCI (possibly 8259) intrs */
l_int|1
comma
multiline_comment|/* 18: EPIC IRQ 2: Active Low -- PCI (possibly 8259) intrs  */
l_int|1
multiline_comment|/* 19: EPIC IRQ 3: Active Low -- PCI intrs */
multiline_comment|/* 20: EPIC IRQ 4: Not used */
macro_line|#endif
)brace
suffix:semicolon
r_static
r_void
id|__init
DECL|function|sandpoint_setup_arch
id|sandpoint_setup_arch
c_func
(paren
r_void
)paren
(brace
id|loops_per_jiffy
op_assign
l_int|100000000
op_div
id|HZ
suffix:semicolon
macro_line|#ifdef CONFIG_BLK_DEV_INITRD
r_if
c_cond
(paren
id|initrd_start
)paren
id|ROOT_DEV
op_assign
id|Root_RAM0
suffix:semicolon
r_else
macro_line|#endif
macro_line|#ifdef&t;CONFIG_ROOT_NFS
id|ROOT_DEV
op_assign
id|Root_NFS
suffix:semicolon
macro_line|#else
id|ROOT_DEV
op_assign
id|Root_HDA1
suffix:semicolon
macro_line|#endif
multiline_comment|/* Lookup PCI host bridges */
id|sandpoint_find_bridges
c_func
(paren
)paren
suffix:semicolon
macro_line|#ifdef CONFIG_DUMMY_CONSOLE
id|conswitchp
op_assign
op_amp
id|dummy_con
suffix:semicolon
macro_line|#endif
id|printk
c_func
(paren
l_string|&quot;Motorola SPS Sandpoint Test Platform&bslash;n&quot;
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;Sandpoint port (MontaVista Software, Inc. (source@mvista.com))&bslash;n&quot;
)paren
suffix:semicolon
multiline_comment|/* The Sandpoint rom doesn&squot;t enable any caches.  Do that now.&n;&t; * The 7450 portion will also set up the L3s once I get enough&n;&t; * information do do so.  If the processor running doesn&squot;t have&n;&t; * and L2, the _set_L2CR is a no-op.&n;&t; */
r_if
c_cond
(paren
id|cur_cpu_spec
(braket
l_int|0
)braket
op_member_access_from_pointer
id|cpu_features
op_amp
id|CPU_FTR_SPEC7450
)paren
(brace
multiline_comment|/* Just enable L2, the bits are different from others.&n;&t;&t;*/
id|_set_L2CR
c_func
(paren
id|L2CR_L2E
)paren
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/* The magic number for Sandpoint/74xx PrPMCs.&n;&t;&t;*/
id|_set_L2CR
c_func
(paren
l_int|0xbd014000
)paren
suffix:semicolon
)brace
)brace
DECL|macro|SANDPOINT_87308_CFG_ADDR
mdefine_line|#define&t;SANDPOINT_87308_CFG_ADDR&t;&t;0x15c
DECL|macro|SANDPOINT_87308_CFG_DATA
mdefine_line|#define&t;SANDPOINT_87308_CFG_DATA&t;&t;0x15d
DECL|macro|SANDPOINT_87308_CFG_INB
mdefine_line|#define&t;SANDPOINT_87308_CFG_INB(addr, byte) {&t;&t;&t;&t;&bslash;&n;&t;outb((addr), SANDPOINT_87308_CFG_ADDR);&t;&t;&t;&t;&bslash;&n;&t;(byte) = inb(SANDPOINT_87308_CFG_DATA);&t;&t;&t;&t;&bslash;&n;}
DECL|macro|SANDPOINT_87308_CFG_OUTB
mdefine_line|#define&t;SANDPOINT_87308_CFG_OUTB(addr, byte) {&t;&t;&t;&t;&bslash;&n;&t;outb((addr), SANDPOINT_87308_CFG_ADDR);&t;&t;&t;&t;&bslash;&n;&t;outb((byte), SANDPOINT_87308_CFG_DATA);&t;&t;&t;&t;&bslash;&n;}
DECL|macro|SANDPOINT_87308_SELECT_DEV
mdefine_line|#define SANDPOINT_87308_SELECT_DEV(dev_num) {&t;&t;&t;&t;&bslash;&n;&t;SANDPOINT_87308_CFG_OUTB(0x07, (dev_num));&t;&t;&t;&bslash;&n;}
DECL|macro|SANDPOINT_87308_DEV_ENABLE
mdefine_line|#define&t;SANDPOINT_87308_DEV_ENABLE(dev_num) {&t;&t;&t;&t;&bslash;&n;&t;SANDPOINT_87308_SELECT_DEV(dev_num);&t;&t;&t;&t;&bslash;&n;&t;SANDPOINT_87308_CFG_OUTB(0x30, 0x01);&t;&t;&t;&t;&bslash;&n;}
multiline_comment|/*&n; * Initialize the ISA devices on the Nat&squot;l PC87308VUL SuperIO chip.&n; */
r_static
r_void
id|__init
DECL|function|sandpoint_setup_natl_87308
id|sandpoint_setup_natl_87308
c_func
(paren
r_void
)paren
(brace
id|u_char
id|reg
suffix:semicolon
multiline_comment|/*&n;&t; * Enable all the devices on the Super I/O chip.&n;&t; */
id|SANDPOINT_87308_SELECT_DEV
c_func
(paren
l_int|0x00
)paren
suffix:semicolon
multiline_comment|/* Select kbd logical device */
id|SANDPOINT_87308_CFG_OUTB
c_func
(paren
l_int|0xf0
comma
l_int|0x00
)paren
suffix:semicolon
multiline_comment|/* Set KBC clock to 8 Mhz */
id|SANDPOINT_87308_DEV_ENABLE
c_func
(paren
l_int|0x00
)paren
suffix:semicolon
multiline_comment|/* Enable keyboard */
id|SANDPOINT_87308_DEV_ENABLE
c_func
(paren
l_int|0x01
)paren
suffix:semicolon
multiline_comment|/* Enable mouse */
id|SANDPOINT_87308_DEV_ENABLE
c_func
(paren
l_int|0x02
)paren
suffix:semicolon
multiline_comment|/* Enable rtc */
id|SANDPOINT_87308_DEV_ENABLE
c_func
(paren
l_int|0x03
)paren
suffix:semicolon
multiline_comment|/* Enable fdc (floppy) */
id|SANDPOINT_87308_DEV_ENABLE
c_func
(paren
l_int|0x04
)paren
suffix:semicolon
multiline_comment|/* Enable parallel */
id|SANDPOINT_87308_DEV_ENABLE
c_func
(paren
l_int|0x05
)paren
suffix:semicolon
multiline_comment|/* Enable UART 2 */
id|SANDPOINT_87308_CFG_OUTB
c_func
(paren
l_int|0xf0
comma
l_int|0x82
)paren
suffix:semicolon
multiline_comment|/* Enable bank select regs */
id|SANDPOINT_87308_DEV_ENABLE
c_func
(paren
l_int|0x06
)paren
suffix:semicolon
multiline_comment|/* Enable UART 1 */
id|SANDPOINT_87308_CFG_OUTB
c_func
(paren
l_int|0xf0
comma
l_int|0x82
)paren
suffix:semicolon
multiline_comment|/* Enable bank select regs */
multiline_comment|/* Set up floppy in PS/2 mode */
id|outb
c_func
(paren
l_int|0x09
comma
id|SIO_CONFIG_RA
)paren
suffix:semicolon
id|reg
op_assign
id|inb
c_func
(paren
id|SIO_CONFIG_RD
)paren
suffix:semicolon
id|reg
op_assign
(paren
id|reg
op_amp
l_int|0x3F
)paren
op_or
l_int|0x40
suffix:semicolon
id|outb
c_func
(paren
id|reg
comma
id|SIO_CONFIG_RD
)paren
suffix:semicolon
id|outb
c_func
(paren
id|reg
comma
id|SIO_CONFIG_RD
)paren
suffix:semicolon
multiline_comment|/* Have to write twice to change! */
r_return
suffix:semicolon
)brace
multiline_comment|/*&n; * Fix IDE interrupts.&n; */
r_static
r_void
id|__init
DECL|function|sandpoint_fix_winbond_83553
id|sandpoint_fix_winbond_83553
c_func
(paren
r_void
)paren
(brace
multiline_comment|/* Make all 8259 interrupt level sensitive */
id|outb
c_func
(paren
l_int|0xf8
comma
l_int|0x4d0
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0xde
comma
l_int|0x4d1
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
r_static
r_void
id|__init
DECL|function|sandpoint_init2
id|sandpoint_init2
c_func
(paren
r_void
)paren
(brace
multiline_comment|/* Do Sandpoint board specific initialization.  */
id|sandpoint_fix_winbond_83553
c_func
(paren
)paren
suffix:semicolon
id|sandpoint_setup_natl_87308
c_func
(paren
)paren
suffix:semicolon
id|request_region
c_func
(paren
l_int|0x00
comma
l_int|0x20
comma
l_string|&quot;dma1&quot;
)paren
suffix:semicolon
id|request_region
c_func
(paren
l_int|0x20
comma
l_int|0x20
comma
l_string|&quot;pic1&quot;
)paren
suffix:semicolon
id|request_region
c_func
(paren
l_int|0x40
comma
l_int|0x20
comma
l_string|&quot;timer&quot;
)paren
suffix:semicolon
id|request_region
c_func
(paren
l_int|0x80
comma
l_int|0x10
comma
l_string|&quot;dma page reg&quot;
)paren
suffix:semicolon
id|request_region
c_func
(paren
l_int|0xa0
comma
l_int|0x20
comma
l_string|&quot;pic2&quot;
)paren
suffix:semicolon
id|request_region
c_func
(paren
l_int|0xc0
comma
l_int|0x20
comma
l_string|&quot;dma2&quot;
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
multiline_comment|/*&n; * Interrupt setup and service.  Interrrupts on the Sandpoint come&n; * from the four PCI slots plus the 8259 in the Winbond Super I/O (SIO).&n; * These interrupts are sent to one of four IRQs on the EPIC.&n; * The SIO shares its interrupt with either slot 2 or slot 3 (INTA#).&n; * Slot numbering is confusing.  Sometimes in the documentation they&n; * use 0,1,2,3 and others 1,2,3,4.  We will use slots 1,2,3,4 and&n; * map this to IRQ 16, 17, 18, 19.&n; * For Sandpoint X3, this has been better designed.  The 8259 is&n; * cascaded from EPIC IRQ0, IRQ1-4 map to PCI slots 1-4, IDE is on&n; * EPIC 7 and 8.&n; */
r_static
r_void
id|__init
DECL|function|sandpoint_init_IRQ
id|sandpoint_init_IRQ
c_func
(paren
r_void
)paren
(brace
r_int
id|i
suffix:semicolon
multiline_comment|/*&n;&t; * 3 things cause us to jump through some hoops:&n;&t; *   1) the EPIC on the 8240 &amp; 107 are not full-blown openpic pic&squot;s&n;&t; *   2) the 8259 is NOT cascaded on the openpic IRQ 0&n;&t; *   3) the 8259 shares its interrupt line with some PCI interrupts.&n;&t; *&n;&t; * What we&squot;ll do is set up the 8259 to be level sensitive, active low&n;&t; * just like a PCI device.  Then, when an interrupt on the IRQ that is&n;&t; * shared with the 8259 comes in, we&squot;ll take a peek at the 8259 to see&n;&t; * it its generating an interrupt.  If it is, we&squot;ll handle the 8259&n;&t; * interrupt.  Otherwise, we&squot;ll handle it just like a normal PCI&n;&t; * interrupt.  This does give the 8259 interrupts a higher priority&n;&t; * than the EPIC ones--hopefully, not a problem.&n;&t; */
id|OpenPIC_InitSenses
op_assign
id|sandpoint_openpic_initsenses
suffix:semicolon
id|OpenPIC_NumInitSenses
op_assign
r_sizeof
(paren
id|sandpoint_openpic_initsenses
)paren
suffix:semicolon
id|openpic_init
c_func
(paren
l_int|1
comma
l_int|0
comma
l_int|NULL
comma
op_minus
l_int|1
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * openpic_init() has set up irq_desc[0-23] to be openpic&n;&t; * interrupts.  We need to set irq_desc[0-15] to be 8259 interrupts.&n;&t; * We then need to request and enable the 8259 irq.&n;&t; */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|NUM_8259_INTERRUPTS
suffix:semicolon
id|i
op_increment
)paren
(brace
id|irq_desc
(braket
id|i
)braket
dot
id|handler
op_assign
op_amp
id|i8259_pic
suffix:semicolon
)brace
r_if
c_cond
(paren
id|request_irq
c_func
(paren
id|SANDPOINT_SIO_IRQ
comma
id|no_action
comma
id|SA_INTERRUPT
comma
l_string|&quot;8259 cascade to EPIC&quot;
comma
l_int|NULL
)paren
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;Unable to get OpenPIC IRQ %d for cascade&bslash;n&quot;
comma
id|SANDPOINT_SIO_IRQ
)paren
suffix:semicolon
)brace
id|i8259_init
c_func
(paren
l_int|NULL
)paren
suffix:semicolon
)brace
r_static
r_int
DECL|function|sandpoint_get_irq
id|sandpoint_get_irq
c_func
(paren
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
id|irq
comma
id|cascade_irq
suffix:semicolon
id|irq
op_assign
id|openpic_irq
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|irq
op_eq
id|SANDPOINT_SIO_IRQ
)paren
(brace
id|cascade_irq
op_assign
id|i8259_poll
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|cascade_irq
op_ne
op_minus
l_int|1
)paren
(brace
id|irq
op_assign
id|cascade_irq
suffix:semicolon
id|openpic_eoi
c_func
(paren
)paren
suffix:semicolon
)brace
)brace
r_else
r_if
c_cond
(paren
id|irq
op_eq
id|OPENPIC_VEC_SPURIOUS
)paren
(brace
id|irq
op_assign
op_minus
l_int|1
suffix:semicolon
)brace
r_return
id|irq
suffix:semicolon
)brace
r_static
id|u32
DECL|function|sandpoint_irq_cannonicalize
id|sandpoint_irq_cannonicalize
c_func
(paren
id|u32
id|irq
)paren
(brace
r_if
c_cond
(paren
id|irq
op_eq
l_int|2
)paren
(brace
r_return
l_int|9
suffix:semicolon
)brace
r_else
(brace
r_return
id|irq
suffix:semicolon
)brace
)brace
r_static
id|ulong
id|__init
DECL|function|sandpoint_find_end_of_memory
id|sandpoint_find_end_of_memory
c_func
(paren
r_void
)paren
(brace
id|ulong
id|size
op_assign
l_int|0
suffix:semicolon
macro_line|#if 0&t;/* Leave out until DINK sets mem ctlr correctly */
id|size
op_assign
id|mpc10x_get_mem_size
c_func
(paren
id|MPC10X_MEM_MAP_B
)paren
suffix:semicolon
macro_line|#else
id|size
op_assign
l_int|32
op_star
l_int|1024
op_star
l_int|1024
suffix:semicolon
macro_line|#endif
r_return
id|size
suffix:semicolon
)brace
r_static
r_void
id|__init
DECL|function|sandpoint_map_io
id|sandpoint_map_io
c_func
(paren
r_void
)paren
(brace
id|io_block_mapping
c_func
(paren
l_int|0xfe000000
comma
l_int|0xfe000000
comma
l_int|0x02000000
comma
id|_PAGE_IO
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * Due to Sandpoint X2 errata, the Port 92 will not work.&n; */
r_static
r_void
DECL|function|sandpoint_restart
id|sandpoint_restart
c_func
(paren
r_char
op_star
id|cmd
)paren
(brace
id|local_irq_disable
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* Set exception prefix high - to the firmware */
id|_nmask_and_or_msr
c_func
(paren
l_int|0
comma
id|MSR_IP
)paren
suffix:semicolon
multiline_comment|/* Reset system via Port 92 */
id|outb
c_func
(paren
l_int|0x00
comma
l_int|0x92
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0x01
comma
l_int|0x92
)paren
suffix:semicolon
r_for
c_loop
(paren
suffix:semicolon
suffix:semicolon
)paren
(brace
suffix:semicolon
)brace
multiline_comment|/* Spin until reset happens */
)brace
r_static
r_void
DECL|function|sandpoint_power_off
id|sandpoint_power_off
c_func
(paren
r_void
)paren
(brace
id|local_irq_disable
c_func
(paren
)paren
suffix:semicolon
r_for
c_loop
(paren
suffix:semicolon
suffix:semicolon
)paren
(brace
suffix:semicolon
)brace
multiline_comment|/* No way to shut power off with software */
multiline_comment|/* NOTREACHED */
)brace
r_static
r_void
DECL|function|sandpoint_halt
id|sandpoint_halt
c_func
(paren
r_void
)paren
(brace
id|sandpoint_power_off
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* NOTREACHED */
)brace
r_static
r_int
DECL|function|sandpoint_show_cpuinfo
id|sandpoint_show_cpuinfo
c_func
(paren
r_struct
id|seq_file
op_star
id|m
)paren
(brace
id|uint
id|pvid
suffix:semicolon
id|pvid
op_assign
id|mfspr
c_func
(paren
id|PVR
)paren
suffix:semicolon
id|seq_printf
c_func
(paren
id|m
comma
l_string|&quot;vendor&bslash;t&bslash;t: Motorola SPS&bslash;n&quot;
)paren
suffix:semicolon
id|seq_printf
c_func
(paren
id|m
comma
l_string|&quot;machine&bslash;t&bslash;t: Sandpoint&bslash;n&quot;
)paren
suffix:semicolon
id|seq_printf
c_func
(paren
id|m
comma
l_string|&quot;processor&bslash;t: PVID: 0x%x, vendor: %s&bslash;n&quot;
comma
id|pvid
comma
(paren
id|pvid
op_amp
(paren
l_int|1
op_lshift
l_int|15
)paren
ques
c_cond
l_string|&quot;IBM&quot;
suffix:colon
l_string|&quot;Motorola&quot;
)paren
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
macro_line|#if defined(CONFIG_BLK_DEV_IDE) || defined(CONFIG_BLK_DEV_IDE_MODULE)
multiline_comment|/*&n; * IDE support.&n; */
DECL|variable|sandpoint_ide_ports_known
r_static
r_int
id|sandpoint_ide_ports_known
op_assign
l_int|0
suffix:semicolon
DECL|variable|sandpoint_ide_regbase
r_static
id|ide_ioreg_t
id|sandpoint_ide_regbase
(braket
id|MAX_HWIFS
)braket
suffix:semicolon
DECL|variable|sandpoint_ide_ctl_regbase
r_static
id|ide_ioreg_t
id|sandpoint_ide_ctl_regbase
(braket
id|MAX_HWIFS
)braket
suffix:semicolon
DECL|variable|sandpoint_idedma_regbase
r_static
id|ide_ioreg_t
id|sandpoint_idedma_regbase
suffix:semicolon
r_static
r_void
DECL|function|sandpoint_ide_probe
id|sandpoint_ide_probe
c_func
(paren
r_void
)paren
(brace
r_struct
id|pci_dev
op_star
id|pdev
op_assign
id|pci_find_device
c_func
(paren
id|PCI_VENDOR_ID_WINBOND
comma
id|PCI_DEVICE_ID_WINBOND_82C105
comma
l_int|NULL
)paren
suffix:semicolon
r_if
c_cond
(paren
id|pdev
)paren
(brace
id|sandpoint_ide_regbase
(braket
l_int|0
)braket
op_assign
id|pdev-&gt;resource
(braket
l_int|0
)braket
dot
id|start
suffix:semicolon
id|sandpoint_ide_regbase
(braket
l_int|1
)braket
op_assign
id|pdev-&gt;resource
(braket
l_int|2
)braket
dot
id|start
suffix:semicolon
id|sandpoint_ide_ctl_regbase
(braket
l_int|0
)braket
op_assign
id|pdev-&gt;resource
(braket
l_int|1
)braket
dot
id|start
suffix:semicolon
id|sandpoint_ide_ctl_regbase
(braket
l_int|1
)braket
op_assign
id|pdev-&gt;resource
(braket
l_int|3
)braket
dot
id|start
suffix:semicolon
id|sandpoint_idedma_regbase
op_assign
id|pdev-&gt;resource
(braket
l_int|4
)braket
dot
id|start
suffix:semicolon
)brace
id|sandpoint_ide_ports_known
op_assign
l_int|1
suffix:semicolon
r_return
suffix:semicolon
)brace
r_static
r_int
DECL|function|sandpoint_ide_default_irq
id|sandpoint_ide_default_irq
c_func
(paren
id|ide_ioreg_t
id|base
)paren
(brace
r_if
c_cond
(paren
id|sandpoint_ide_ports_known
op_eq
l_int|0
)paren
id|sandpoint_ide_probe
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|base
op_eq
id|sandpoint_ide_regbase
(braket
l_int|0
)braket
)paren
r_return
id|SANDPOINT_IDE_INT0
suffix:semicolon
r_else
r_if
c_cond
(paren
id|base
op_eq
id|sandpoint_ide_regbase
(braket
l_int|1
)braket
)paren
r_return
id|SANDPOINT_IDE_INT1
suffix:semicolon
r_else
r_return
l_int|0
suffix:semicolon
)brace
r_static
id|ide_ioreg_t
DECL|function|sandpoint_ide_default_io_base
id|sandpoint_ide_default_io_base
c_func
(paren
r_int
id|index
)paren
(brace
r_if
c_cond
(paren
id|sandpoint_ide_ports_known
op_eq
l_int|0
)paren
id|sandpoint_ide_probe
c_func
(paren
)paren
suffix:semicolon
r_return
id|sandpoint_ide_regbase
(braket
id|index
)braket
suffix:semicolon
)brace
r_static
r_void
id|__init
DECL|function|sandpoint_ide_init_hwif_ports
id|sandpoint_ide_init_hwif_ports
c_func
(paren
id|hw_regs_t
op_star
id|hw
comma
id|ide_ioreg_t
id|data_port
comma
id|ide_ioreg_t
id|ctrl_port
comma
r_int
op_star
id|irq
)paren
(brace
id|ide_ioreg_t
id|reg
op_assign
id|data_port
suffix:semicolon
id|uint
id|alt_status_base
suffix:semicolon
r_int
id|i
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
id|IDE_DATA_OFFSET
suffix:semicolon
id|i
op_le
id|IDE_STATUS_OFFSET
suffix:semicolon
id|i
op_increment
)paren
(brace
id|hw-&gt;io_ports
(braket
id|i
)braket
op_assign
id|reg
op_increment
suffix:semicolon
)brace
r_if
c_cond
(paren
id|data_port
op_eq
id|sandpoint_ide_regbase
(braket
l_int|0
)braket
)paren
(brace
id|alt_status_base
op_assign
id|sandpoint_ide_ctl_regbase
(braket
l_int|0
)braket
op_plus
l_int|2
suffix:semicolon
id|hw-&gt;irq
op_assign
l_int|14
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|data_port
op_eq
id|sandpoint_ide_regbase
(braket
l_int|1
)braket
)paren
(brace
id|alt_status_base
op_assign
id|sandpoint_ide_ctl_regbase
(braket
l_int|1
)braket
op_plus
l_int|2
suffix:semicolon
id|hw-&gt;irq
op_assign
l_int|15
suffix:semicolon
)brace
r_else
(brace
id|alt_status_base
op_assign
l_int|0
suffix:semicolon
id|hw-&gt;irq
op_assign
l_int|0
suffix:semicolon
)brace
r_if
c_cond
(paren
id|ctrl_port
)paren
(brace
id|hw-&gt;io_ports
(braket
id|IDE_CONTROL_OFFSET
)braket
op_assign
id|ctrl_port
suffix:semicolon
)brace
r_else
(brace
id|hw-&gt;io_ports
(braket
id|IDE_CONTROL_OFFSET
)braket
op_assign
id|alt_status_base
suffix:semicolon
)brace
r_if
c_cond
(paren
id|irq
op_ne
l_int|NULL
)paren
(brace
op_star
id|irq
op_assign
id|hw-&gt;irq
suffix:semicolon
)brace
r_return
suffix:semicolon
)brace
macro_line|#endif
multiline_comment|/*&n; * Set BAT 3 to map 0xf8000000 to end of physical memory space 1-to-1.&n; */
r_static
id|__inline__
r_void
DECL|function|sandpoint_set_bat
id|sandpoint_set_bat
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|bat3u
comma
id|bat3l
suffix:semicolon
r_static
r_int
id|mapping_set
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|mapping_set
)paren
(brace
id|__asm__
id|__volatile__
c_func
(paren
l_string|&quot; lis %0,0xf800&bslash;n &bslash;&n;&t;&t;  ori %1,%0,0x002a&bslash;n &bslash;&n;&t;&t;  ori %0,%0,0x0ffe&bslash;n &bslash;&n;&t;&t;  mtspr 0x21e,%0&bslash;n &bslash;&n;&t;&t;  mtspr 0x21f,%1&bslash;n &bslash;&n;&t;&t;  isync&bslash;n &bslash;&n;&t;&t;  sync &quot;
suffix:colon
l_string|&quot;=r&quot;
(paren
id|bat3u
)paren
comma
l_string|&quot;=r&quot;
(paren
id|bat3l
)paren
)paren
suffix:semicolon
id|mapping_set
op_assign
l_int|1
suffix:semicolon
)brace
r_return
suffix:semicolon
)brace
macro_line|#ifdef&t;CONFIG_SERIAL_TEXT_DEBUG
macro_line|#include &lt;linux/serialP.h&gt;
macro_line|#include &lt;linux/serial_reg.h&gt;
macro_line|#include &lt;asm/serial.h&gt;
DECL|variable|rs_table
r_static
r_struct
id|serial_state
id|rs_table
(braket
id|RS_TABLE_SIZE
)braket
op_assign
(brace
id|SERIAL_PORT_DFNS
multiline_comment|/* Defined in &lt;asm/serial.h&gt; */
)brace
suffix:semicolon
r_static
r_void
DECL|function|sandpoint_progress
id|sandpoint_progress
c_func
(paren
r_char
op_star
id|s
comma
r_int
r_int
id|hex
)paren
(brace
r_volatile
r_char
id|c
suffix:semicolon
r_volatile
r_int
r_int
id|com_port
suffix:semicolon
id|u16
id|shift
suffix:semicolon
id|com_port
op_assign
id|rs_table
(braket
l_int|0
)braket
dot
id|port
suffix:semicolon
id|shift
op_assign
id|rs_table
(braket
l_int|0
)braket
dot
id|iomem_reg_shift
suffix:semicolon
r_while
c_loop
(paren
(paren
id|c
op_assign
op_star
id|s
op_increment
)paren
op_ne
l_int|0
)paren
(brace
r_while
c_loop
(paren
(paren
op_star
(paren
(paren
r_volatile
r_int
r_char
op_star
)paren
id|com_port
op_plus
(paren
id|UART_LSR
op_lshift
id|shift
)paren
)paren
op_amp
id|UART_LSR_THRE
)paren
op_eq
l_int|0
)paren
suffix:semicolon
op_star
(paren
r_volatile
r_int
r_char
op_star
)paren
id|com_port
op_assign
id|c
suffix:semicolon
r_if
c_cond
(paren
id|c
op_eq
l_char|&squot;&bslash;n&squot;
)paren
(brace
r_while
c_loop
(paren
(paren
op_star
(paren
(paren
r_volatile
r_int
r_char
op_star
)paren
id|com_port
op_plus
(paren
id|UART_LSR
op_lshift
id|shift
)paren
)paren
op_amp
id|UART_LSR_THRE
)paren
op_eq
l_int|0
)paren
suffix:semicolon
op_star
(paren
r_volatile
r_int
r_char
op_star
)paren
id|com_port
op_assign
l_char|&squot;&bslash;r&squot;
suffix:semicolon
)brace
)brace
)brace
macro_line|#endif&t;/* CONFIG_SERIAL_TEXT_DEBUG */
id|__init
r_void
id|sandpoint_setup_pci_ptrs
c_func
(paren
r_void
)paren
suffix:semicolon
id|TODC_ALLOC
c_func
(paren
)paren
suffix:semicolon
r_void
id|__init
DECL|function|platform_init
id|platform_init
c_func
(paren
r_int
r_int
id|r3
comma
r_int
r_int
id|r4
comma
r_int
r_int
id|r5
comma
r_int
r_int
id|r6
comma
r_int
r_int
id|r7
)paren
(brace
id|parse_bootinfo
c_func
(paren
id|find_bootinfo
c_func
(paren
)paren
)paren
suffix:semicolon
multiline_comment|/* Map in board regs, etc. */
id|sandpoint_set_bat
c_func
(paren
)paren
suffix:semicolon
id|isa_io_base
op_assign
id|MPC10X_MAPB_ISA_IO_BASE
suffix:semicolon
id|isa_mem_base
op_assign
id|MPC10X_MAPB_ISA_MEM_BASE
suffix:semicolon
id|pci_dram_offset
op_assign
id|MPC10X_MAPB_DRAM_OFFSET
suffix:semicolon
id|ISA_DMA_THRESHOLD
op_assign
l_int|0x00ffffff
suffix:semicolon
id|DMA_MODE_READ
op_assign
l_int|0x44
suffix:semicolon
id|DMA_MODE_WRITE
op_assign
l_int|0x48
suffix:semicolon
id|ppc_md.setup_arch
op_assign
id|sandpoint_setup_arch
suffix:semicolon
id|ppc_md.show_cpuinfo
op_assign
id|sandpoint_show_cpuinfo
suffix:semicolon
id|ppc_md.irq_cannonicalize
op_assign
id|sandpoint_irq_cannonicalize
suffix:semicolon
id|ppc_md.init_IRQ
op_assign
id|sandpoint_init_IRQ
suffix:semicolon
id|ppc_md.get_irq
op_assign
id|sandpoint_get_irq
suffix:semicolon
id|ppc_md.init
op_assign
id|sandpoint_init2
suffix:semicolon
id|ppc_md.restart
op_assign
id|sandpoint_restart
suffix:semicolon
id|ppc_md.power_off
op_assign
id|sandpoint_power_off
suffix:semicolon
id|ppc_md.halt
op_assign
id|sandpoint_halt
suffix:semicolon
id|ppc_md.find_end_of_memory
op_assign
id|sandpoint_find_end_of_memory
suffix:semicolon
id|ppc_md.setup_io_mappings
op_assign
id|sandpoint_map_io
suffix:semicolon
id|TODC_INIT
c_func
(paren
id|TODC_TYPE_PC97307
comma
l_int|0x70
comma
l_int|0x00
comma
l_int|0x71
comma
l_int|8
)paren
suffix:semicolon
id|ppc_md.time_init
op_assign
id|todc_time_init
suffix:semicolon
id|ppc_md.set_rtc_time
op_assign
id|todc_set_rtc_time
suffix:semicolon
id|ppc_md.get_rtc_time
op_assign
id|todc_get_rtc_time
suffix:semicolon
id|ppc_md.calibrate_decr
op_assign
id|todc_calibrate_decr
suffix:semicolon
id|ppc_md.nvram_read_val
op_assign
id|todc_mc146818_read_val
suffix:semicolon
id|ppc_md.nvram_write_val
op_assign
id|todc_mc146818_write_val
suffix:semicolon
id|ppc_md.heartbeat
op_assign
l_int|NULL
suffix:semicolon
id|ppc_md.heartbeat_reset
op_assign
l_int|0
suffix:semicolon
id|ppc_md.heartbeat_count
op_assign
l_int|0
suffix:semicolon
macro_line|#ifdef&t;CONFIG_SERIAL_TEXT_DEBUG
id|ppc_md.progress
op_assign
id|sandpoint_progress
suffix:semicolon
macro_line|#else&t;/* !CONFIG_SERIAL_TEXT_DEBUG */
id|ppc_md.progress
op_assign
l_int|NULL
suffix:semicolon
macro_line|#endif&t;/* CONFIG_SERIAL_TEXT_DEBUG */
macro_line|#if defined(CONFIG_BLK_DEV_IDE) || defined(CONFIG_BLK_DEV_IDE_MODULE)
id|ppc_ide_md.default_irq
op_assign
id|sandpoint_ide_default_irq
suffix:semicolon
id|ppc_ide_md.default_io_base
op_assign
id|sandpoint_ide_default_io_base
suffix:semicolon
id|ppc_ide_md.ide_init_hwif
op_assign
id|sandpoint_ide_init_hwif_ports
suffix:semicolon
macro_line|#endif
r_return
suffix:semicolon
)brace
eof
