
*** Running vivado
    with args -log Domaine_Horloge.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Domaine_Horloge.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Domaine_Horloge.tcl -notrace
Command: synth_design -top Domaine_Horloge -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1

*** Running vivado
    with args -log Domaine_Horloge.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Domaine_Horloge.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Domaine_Horloge.tcl -notrace
Command: synth_design -top Domaine_Horloge -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9496
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1102.594 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Domaine_Horloge' [C:/Users/utilisateur/Documents/TP/TP05/Domaine_Horloge.vhd:15]
INFO: [Synth 8-3491] module 'LedDriver' declared at 'C:/Users/utilisateur/Documents/TP/TP05/Module/LedDriver.vhd:6' bound to instance 'Led_Driver_Led0' of component 'LedDriver' [C:/Users/utilisateur/Documents/TP/TP05/Domaine_Horloge.vhd:83]
INFO: [Synth 8-638] synthesizing module 'LedDriver' [C:/Users/utilisateur/Documents/TP/TP05/Module/LedDriver.vhd:17]
INFO: [Synth 8-3491] module 'counter_unit' declared at 'C:/Users/utilisateur/Documents/TP/TP05/Module/Counter_unit.vhd:6' bound to instance 'Compteur' of component 'Counter_unit' [C:/Users/utilisateur/Documents/TP/TP05/Module/LedDriver.vhd:51]
INFO: [Synth 8-638] synthesizing module 'counter_unit' [C:/Users/utilisateur/Documents/TP/TP05/Module/Counter_unit.vhd:15]
	Parameter Cst bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_unit' (1#1) [C:/Users/utilisateur/Documents/TP/TP05/Module/Counter_unit.vhd:15]
WARNING: [Synth 8-614] signal 'Reset_Value' is read in the process but is not in the sensitivity list [C:/Users/utilisateur/Documents/TP/TP05/Module/LedDriver.vhd:59]
WARNING: [Synth 8-614] signal 'Reset_Value' is read in the process but is not in the sensitivity list [C:/Users/utilisateur/Documents/TP/TP05/Module/LedDriver.vhd:98]
WARNING: [Synth 8-614] signal 'Reset_Value' is read in the process but is not in the sensitivity list [C:/Users/utilisateur/Documents/TP/TP05/Module/LedDriver.vhd:123]
WARNING: [Synth 8-614] signal 'Reset_Value' is read in the process but is not in the sensitivity list [C:/Users/utilisateur/Documents/TP/TP05/Module/LedDriver.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'LedDriver' (2#1) [C:/Users/utilisateur/Documents/TP/TP05/Module/LedDriver.vhd:17]
INFO: [Synth 8-3491] module 'LedDriver' declared at 'C:/Users/utilisateur/Documents/TP/TP05/Module/LedDriver.vhd:6' bound to instance 'Led_Driver_Led1' of component 'LedDriver' [C:/Users/utilisateur/Documents/TP/TP05/Domaine_Horloge.vhd:92]
INFO: [Synth 8-3491] module 'PLL_Clock' declared at 'C:/Users/utilisateur/Documents/TP/TP05/Domaine_Horloge/Domaine_Horloge.runs/synth_1/.Xil/Vivado-5492-DESKTOP-AD02GFS/realtime/PLL_Clock_stub.v:5' bound to instance 'PLL' of component 'PLL_Clock' [C:/Users/utilisateur/Documents/TP/TP05/Domaine_Horloge.vhd:101]
INFO: [Synth 8-6157] synthesizing module 'PLL_Clock' [C:/Users/utilisateur/Documents/TP/TP05/Domaine_Horloge/Domaine_Horloge.runs/synth_1/.Xil/Vivado-5492-DESKTOP-AD02GFS/realtime/PLL_Clock_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PLL_Clock' (3#1) [C:/Users/utilisateur/Documents/TP/TP05/Domaine_Horloge/Domaine_Horloge.runs/synth_1/.Xil/Vivado-5492-DESKTOP-AD02GFS/realtime/PLL_Clock_stub.v:5]
WARNING: [Synth 8-614] signal 'Reset_Value' is read in the process but is not in the sensitivity list [C:/Users/utilisateur/Documents/TP/TP05/Domaine_Horloge.vhd:111]
WARNING: [Synth 8-614] signal 'Reset_Value' is read in the process but is not in the sensitivity list [C:/Users/utilisateur/Documents/TP/TP05/Domaine_Horloge.vhd:133]
WARNING: [Synth 8-614] signal 'Code_Eteint' is read in the process but is not in the sensitivity list [C:/Users/utilisateur/Documents/TP/TP05/Domaine_Horloge.vhd:156]
WARNING: [Synth 8-614] signal 'Code_Rouge' is read in the process but is not in the sensitivity list [C:/Users/utilisateur/Documents/TP/TP05/Domaine_Horloge.vhd:156]
WARNING: [Synth 8-614] signal 'Code_Bleu' is read in the process but is not in the sensitivity list [C:/Users/utilisateur/Documents/TP/TP05/Domaine_Horloge.vhd:156]
WARNING: [Synth 8-614] signal 'Code_Vert' is read in the process but is not in the sensitivity list [C:/Users/utilisateur/Documents/TP/TP05/Domaine_Horloge.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'Domaine_Horloge' (4#1) [C:/Users/utilisateur/Documents/TP/TP05/Domaine_Horloge.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1102.594 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1102.594 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1102.594 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1102.594 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/utilisateur/Documents/TP/TP05/Domaine_Horloge/Domaine_Horloge.gen/sources_1/ip/PLL_Clock/PLL_Clock/PLL_Clock_in_context.xdc] for cell 'PLL'
Finished Parsing XDC File [c:/Users/utilisateur/Documents/TP/TP05/Domaine_Horloge/Domaine_Horloge.gen/sources_1/ip/PLL_Clock/PLL_Clock/PLL_Clock_in_context.xdc] for cell 'PLL'
Parsing XDC File [C:/Users/utilisateur/Documents/TP/TP05/Cora-Z7-10-Master.xdc]
Finished Parsing XDC File [C:/Users/utilisateur/Documents/TP/TP05/Cora-Z7-10-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/utilisateur/Documents/TP/TP05/Cora-Z7-10-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Domaine_Horloge_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Domaine_Horloge_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/utilisateur/Documents/TP/TP05/Domaine_Horloge/Domaine_Horloge.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/utilisateur/Documents/TP/TP05/Domaine_Horloge/Domaine_Horloge.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1185.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1185.824 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1185.824 ; gain = 83.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1185.824 ; gain = 83.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/utilisateur/Documents/TP/TP05/Domaine_Horloge/Domaine_Horloge.gen/sources_1/ip/PLL_Clock/PLL_Clock/PLL_Clock_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/utilisateur/Documents/TP/TP05/Domaine_Horloge/Domaine_Horloge.gen/sources_1/ip/PLL_Clock/PLL_Clock/PLL_Clock_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for PLL. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1185.824 ; gain = 83.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1185.824 ; gain = 83.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1185.824 ; gain = 83.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1185.824 ; gain = 83.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1190.645 ; gain = 88.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1191.676 ; gain = 89.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1197.457 ; gain = 94.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1197.457 ; gain = 94.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1197.457 ; gain = 94.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1197.457 ; gain = 94.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1197.457 ; gain = 94.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1197.457 ; gain = 94.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |PLL_Clock     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |PLL_Clock |     1|
|2     |CARRY4    |    14|
|3     |LUT1      |     1|
|4     |LUT2      |     7|
|5     |LUT3      |     2|
|6     |LUT4      |    13|
|7     |LUT5      |     1|
|8     |LUT6      |    78|
|9     |FDCE      |    70|
|10    |FDRE      |     4|
|11    |IBUF      |     1|
|12    |OBUF      |     6|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1197.457 ; gain = 94.863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 1197.457 ; gain = 11.633
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1197.457 ; gain = 94.863
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1208.477 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1214.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:11 ; elapsed = 00:01:18 . Memory (MB): peak = 1214.926 ; gain = 112.332
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'C:/Users/utilisateur/Documents/TP/TP05/Domaine_Horloge/Domaine_Horloge.runs/synth_1/Domaine_Horloge.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Domaine_Horloge_utilization_synth.rpt -pb Domaine_Horloge_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 26 10:51:44 2023...
