// Seed: 1707440556
module module_0 (
    input supply1 id_0,
    output tri1 id_1,
    input tri id_2,
    input wand id_3,
    input tri id_4,
    input tri0 id_5,
    input uwire id_6,
    output wor id_7,
    output wire id_8,
    input supply1 id_9,
    output supply0 id_10,
    output supply1 id_11,
    output supply1 id_12,
    input wire id_13,
    output wand id_14,
    input tri id_15,
    input supply1 id_16
);
  wire id_18 = id_2;
endmodule
module module_1 #(
    parameter id_5 = 32'd17,
    parameter id_9 = 32'd14
) (
    input supply0 id_0,
    input supply0 id_1,
    input wor id_2,
    output tri0 id_3,
    input tri0 id_4,
    input uwire _id_5,
    output supply0 id_6,
    input tri id_7,
    output supply0 id_8,
    input wor _id_9,
    input wor id_10,
    input tri0 id_11
);
  logic [-1 : -1 'b0] id_13;
  ;
  wire [id_9 : id_5] id_14;
  module_0 modCall_1 (
      id_10,
      id_3,
      id_7,
      id_7,
      id_4,
      id_11,
      id_2,
      id_6,
      id_3,
      id_0,
      id_8,
      id_6,
      id_3,
      id_0,
      id_3,
      id_0,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
