#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000018a7ad64f70 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000018a7add7fb0_0 .net "PC", 31 0, v0000018a7add1a80_0;  1 drivers
v0000018a7add6390_0 .var "clk", 0 0;
v0000018a7add6750_0 .net "clkout", 0 0, L_0000018a7ae20980;  1 drivers
v0000018a7add7ab0_0 .net "cycles_consumed", 31 0, v0000018a7add5280_0;  1 drivers
v0000018a7add7290_0 .var "rst", 0 0;
S_0000018a7ad06580 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000018a7ad64f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000018a7ad79a40 .param/l "RType" 0 4 2, C4<000000>;
P_0000018a7ad79a78 .param/l "add" 0 4 5, C4<100000>;
P_0000018a7ad79ab0 .param/l "addi" 0 4 8, C4<001000>;
P_0000018a7ad79ae8 .param/l "addu" 0 4 5, C4<100001>;
P_0000018a7ad79b20 .param/l "and_" 0 4 5, C4<100100>;
P_0000018a7ad79b58 .param/l "andi" 0 4 8, C4<001100>;
P_0000018a7ad79b90 .param/l "beq" 0 4 10, C4<000100>;
P_0000018a7ad79bc8 .param/l "bne" 0 4 10, C4<000101>;
P_0000018a7ad79c00 .param/l "handler_addr" 0 3 4, C4<00000000000000000000001111101000>;
P_0000018a7ad79c38 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000018a7ad79c70 .param/l "j" 0 4 12, C4<000010>;
P_0000018a7ad79ca8 .param/l "jal" 0 4 12, C4<000011>;
P_0000018a7ad79ce0 .param/l "jr" 0 4 6, C4<001000>;
P_0000018a7ad79d18 .param/l "lw" 0 4 8, C4<100011>;
P_0000018a7ad79d50 .param/l "nor_" 0 4 5, C4<100111>;
P_0000018a7ad79d88 .param/l "or_" 0 4 5, C4<100101>;
P_0000018a7ad79dc0 .param/l "ori" 0 4 8, C4<001101>;
P_0000018a7ad79df8 .param/l "sgt" 0 4 6, C4<101011>;
P_0000018a7ad79e30 .param/l "sll" 0 4 6, C4<000000>;
P_0000018a7ad79e68 .param/l "slt" 0 4 5, C4<101010>;
P_0000018a7ad79ea0 .param/l "slti" 0 4 8, C4<101010>;
P_0000018a7ad79ed8 .param/l "srl" 0 4 6, C4<000010>;
P_0000018a7ad79f10 .param/l "sub" 0 4 5, C4<100010>;
P_0000018a7ad79f48 .param/l "subu" 0 4 5, C4<100011>;
P_0000018a7ad79f80 .param/l "sw" 0 4 8, C4<101011>;
P_0000018a7ad79fb8 .param/l "xor_" 0 4 5, C4<100110>;
P_0000018a7ad79ff0 .param/l "xori" 0 4 8, C4<001110>;
L_0000018a7ad46000 .functor NOT 1, v0000018a7add7290_0, C4<0>, C4<0>, C4<0>;
L_0000018a7ae20590 .functor NOT 1, v0000018a7add7290_0, C4<0>, C4<0>, C4<0>;
L_0000018a7ae209f0 .functor NOT 1, v0000018a7add7290_0, C4<0>, C4<0>, C4<0>;
L_0000018a7ae20830 .functor NOT 1, v0000018a7add7290_0, C4<0>, C4<0>, C4<0>;
L_0000018a7ae20440 .functor NOT 1, v0000018a7add7290_0, C4<0>, C4<0>, C4<0>;
L_0000018a7ae20ad0 .functor NOT 1, v0000018a7add7290_0, C4<0>, C4<0>, C4<0>;
L_0000018a7ae20fa0 .functor NOT 1, v0000018a7add7290_0, C4<0>, C4<0>, C4<0>;
L_0000018a7ae204b0 .functor NOT 1, v0000018a7add7290_0, C4<0>, C4<0>, C4<0>;
L_0000018a7ae20980 .functor OR 1, v0000018a7add6390_0, v0000018a7ad69710_0, C4<0>, C4<0>;
L_0000018a7ae20d70 .functor OR 1, L_0000018a7add6bb0, L_0000018a7add7010, C4<0>, C4<0>;
L_0000018a7ae20b40 .functor AND 1, L_0000018a7add6430, L_0000018a7add76f0, C4<1>, C4<1>;
L_0000018a7ae201a0 .functor NOT 1, v0000018a7add7290_0, C4<0>, C4<0>, C4<0>;
L_0000018a7ae20130 .functor OR 1, L_0000018a7ae33340, L_0000018a7ae34ce0, C4<0>, C4<0>;
L_0000018a7ae20bb0 .functor OR 1, L_0000018a7ae20130, L_0000018a7ae344c0, C4<0>, C4<0>;
L_0000018a7ae20c20 .functor OR 1, L_0000018a7ae35000, L_0000018a7ae33160, C4<0>, C4<0>;
L_0000018a7ae20360 .functor AND 1, L_0000018a7ae34ec0, L_0000018a7ae20c20, C4<1>, C4<1>;
L_0000018a7ae20210 .functor OR 1, L_0000018a7ae34a60, L_0000018a7ae341a0, C4<0>, C4<0>;
L_0000018a7ae20280 .functor AND 1, L_0000018a7ae346a0, L_0000018a7ae20210, C4<1>, C4<1>;
L_0000018a7ae20e50 .functor NOT 1, L_0000018a7ae20980, C4<0>, C4<0>, C4<0>;
v0000018a7add00e0_0 .net "ALUOp", 3 0, v0000018a7ad68ef0_0;  1 drivers
v0000018a7add0180_0 .net "ALUResult", 31 0, v0000018a7ad99e40_0;  1 drivers
v0000018a7add02c0_0 .net "ALUSrc", 0 0, v0000018a7ad68f90_0;  1 drivers
v0000018a7add1f80_0 .net "ALUin2", 31 0, L_0000018a7ae34100;  1 drivers
v0000018a7add07c0_0 .net "MemReadEn", 0 0, v0000018a7ad69490_0;  1 drivers
v0000018a7add1580_0 .net "MemWriteEn", 0 0, v0000018a7ad69670_0;  1 drivers
v0000018a7add09a0_0 .net "MemtoReg", 0 0, v0000018a7ad67ff0_0;  1 drivers
v0000018a7add1760_0 .net "PC", 31 0, v0000018a7add1a80_0;  alias, 1 drivers
v0000018a7add0220_0 .net "PCPlus1", 31 0, L_0000018a7add7c90;  1 drivers
v0000018a7add14e0_0 .net "PCsrc", 1 0, v0000018a7ad9afc0_0;  1 drivers
v0000018a7add0360_0 .net "RegDst", 0 0, v0000018a7ad67eb0_0;  1 drivers
v0000018a7add1bc0_0 .net "RegWriteEn", 0 0, v0000018a7ad67b90_0;  1 drivers
v0000018a7add1c60_0 .net "WriteRegister", 4 0, L_0000018a7ae34560;  1 drivers
v0000018a7add0ae0_0 .net *"_ivl_0", 0 0, L_0000018a7ad46000;  1 drivers
L_0000018a7add8120 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000018a7add0c20_0 .net/2u *"_ivl_10", 4 0, L_0000018a7add8120;  1 drivers
L_0000018a7add8510 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018a7add05e0_0 .net *"_ivl_101", 15 0, L_0000018a7add8510;  1 drivers
v0000018a7add1300_0 .net *"_ivl_102", 31 0, L_0000018a7add7510;  1 drivers
L_0000018a7add8558 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018a7add0400_0 .net *"_ivl_105", 25 0, L_0000018a7add8558;  1 drivers
L_0000018a7add85a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018a7add0d60_0 .net/2u *"_ivl_106", 31 0, L_0000018a7add85a0;  1 drivers
v0000018a7add0540_0 .net *"_ivl_108", 0 0, L_0000018a7add6430;  1 drivers
L_0000018a7add85e8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000018a7add1620_0 .net/2u *"_ivl_110", 5 0, L_0000018a7add85e8;  1 drivers
v0000018a7add1940_0 .net *"_ivl_112", 0 0, L_0000018a7add76f0;  1 drivers
v0000018a7add04a0_0 .net *"_ivl_115", 0 0, L_0000018a7ae20b40;  1 drivers
v0000018a7add0cc0_0 .net *"_ivl_116", 47 0, L_0000018a7add6610;  1 drivers
L_0000018a7add8630 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018a7add0b80_0 .net *"_ivl_119", 15 0, L_0000018a7add8630;  1 drivers
L_0000018a7add8168 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018a7add0680_0 .net/2u *"_ivl_12", 5 0, L_0000018a7add8168;  1 drivers
v0000018a7add1440_0 .net *"_ivl_120", 47 0, L_0000018a7add64d0;  1 drivers
L_0000018a7add8678 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018a7add13a0_0 .net *"_ivl_123", 15 0, L_0000018a7add8678;  1 drivers
v0000018a7add19e0_0 .net *"_ivl_125", 0 0, L_0000018a7add7790;  1 drivers
v0000018a7add0720_0 .net *"_ivl_126", 31 0, L_0000018a7add6890;  1 drivers
v0000018a7add1d00_0 .net *"_ivl_128", 47 0, L_0000018a7add6570;  1 drivers
v0000018a7add1800_0 .net *"_ivl_130", 47 0, L_0000018a7add7d30;  1 drivers
v0000018a7add18a0_0 .net *"_ivl_132", 47 0, L_0000018a7add6d90;  1 drivers
v0000018a7add1da0_0 .net *"_ivl_134", 47 0, L_0000018a7add7830;  1 drivers
L_0000018a7add86c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018a7add0900_0 .net/2u *"_ivl_138", 1 0, L_0000018a7add86c0;  1 drivers
v0000018a7add0860_0 .net *"_ivl_14", 0 0, L_0000018a7add7bf0;  1 drivers
v0000018a7add1e40_0 .net *"_ivl_140", 0 0, L_0000018a7add7a10;  1 drivers
L_0000018a7add8708 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000018a7add0e00_0 .net/2u *"_ivl_142", 1 0, L_0000018a7add8708;  1 drivers
v0000018a7add0ea0_0 .net *"_ivl_144", 0 0, L_0000018a7add7dd0;  1 drivers
L_0000018a7add8750 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000018a7add0f40_0 .net/2u *"_ivl_146", 1 0, L_0000018a7add8750;  1 drivers
v0000018a7add1ee0_0 .net *"_ivl_148", 0 0, L_0000018a7ae33c00;  1 drivers
L_0000018a7add8798 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000018a7add0fe0_0 .net/2u *"_ivl_150", 31 0, L_0000018a7add8798;  1 drivers
L_0000018a7add87e0 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000018a7add11c0_0 .net/2u *"_ivl_152", 31 0, L_0000018a7add87e0;  1 drivers
v0000018a7add1080_0 .net *"_ivl_154", 31 0, L_0000018a7ae33660;  1 drivers
v0000018a7add1120_0 .net *"_ivl_156", 31 0, L_0000018a7ae33840;  1 drivers
L_0000018a7add81b0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000018a7add2af0_0 .net/2u *"_ivl_16", 4 0, L_0000018a7add81b0;  1 drivers
v0000018a7add25f0_0 .net *"_ivl_160", 0 0, L_0000018a7ae201a0;  1 drivers
L_0000018a7add8870 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018a7add2910_0 .net/2u *"_ivl_162", 31 0, L_0000018a7add8870;  1 drivers
L_0000018a7add8948 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000018a7add3d10_0 .net/2u *"_ivl_166", 5 0, L_0000018a7add8948;  1 drivers
v0000018a7add2190_0 .net *"_ivl_168", 0 0, L_0000018a7ae33340;  1 drivers
L_0000018a7add8990 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000018a7add3b30_0 .net/2u *"_ivl_170", 5 0, L_0000018a7add8990;  1 drivers
v0000018a7add2c30_0 .net *"_ivl_172", 0 0, L_0000018a7ae34ce0;  1 drivers
v0000018a7add39f0_0 .net *"_ivl_175", 0 0, L_0000018a7ae20130;  1 drivers
L_0000018a7add89d8 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000018a7add3a90_0 .net/2u *"_ivl_176", 5 0, L_0000018a7add89d8;  1 drivers
v0000018a7add3950_0 .net *"_ivl_178", 0 0, L_0000018a7ae344c0;  1 drivers
v0000018a7add3590_0 .net *"_ivl_181", 0 0, L_0000018a7ae20bb0;  1 drivers
L_0000018a7add8a20 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018a7add3bd0_0 .net/2u *"_ivl_182", 15 0, L_0000018a7add8a20;  1 drivers
v0000018a7add20f0_0 .net *"_ivl_184", 31 0, L_0000018a7ae34f60;  1 drivers
v0000018a7add2690_0 .net *"_ivl_187", 0 0, L_0000018a7ae33ac0;  1 drivers
v0000018a7add2d70_0 .net *"_ivl_188", 15 0, L_0000018a7ae34600;  1 drivers
v0000018a7add2e10_0 .net *"_ivl_19", 4 0, L_0000018a7add6cf0;  1 drivers
v0000018a7add2a50_0 .net *"_ivl_190", 31 0, L_0000018a7ae34880;  1 drivers
v0000018a7add2f50_0 .net *"_ivl_194", 31 0, L_0000018a7ae33980;  1 drivers
L_0000018a7add8a68 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018a7add2cd0_0 .net *"_ivl_197", 25 0, L_0000018a7add8a68;  1 drivers
L_0000018a7add8ab0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018a7add3ef0_0 .net/2u *"_ivl_198", 31 0, L_0000018a7add8ab0;  1 drivers
L_0000018a7add80d8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018a7add3310_0 .net/2u *"_ivl_2", 5 0, L_0000018a7add80d8;  1 drivers
v0000018a7add3450_0 .net *"_ivl_20", 4 0, L_0000018a7add7330;  1 drivers
v0000018a7add2410_0 .net *"_ivl_200", 0 0, L_0000018a7ae34ec0;  1 drivers
L_0000018a7add8af8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018a7add38b0_0 .net/2u *"_ivl_202", 5 0, L_0000018a7add8af8;  1 drivers
v0000018a7add3db0_0 .net *"_ivl_204", 0 0, L_0000018a7ae35000;  1 drivers
L_0000018a7add8b40 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000018a7add2230_0 .net/2u *"_ivl_206", 5 0, L_0000018a7add8b40;  1 drivers
v0000018a7add3c70_0 .net *"_ivl_208", 0 0, L_0000018a7ae33160;  1 drivers
v0000018a7add3e50_0 .net *"_ivl_211", 0 0, L_0000018a7ae20c20;  1 drivers
v0000018a7add22d0_0 .net *"_ivl_213", 0 0, L_0000018a7ae20360;  1 drivers
L_0000018a7add8b88 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018a7add3f90_0 .net/2u *"_ivl_214", 5 0, L_0000018a7add8b88;  1 drivers
v0000018a7add24b0_0 .net *"_ivl_216", 0 0, L_0000018a7ae33fc0;  1 drivers
L_0000018a7add8bd0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000018a7add2b90_0 .net/2u *"_ivl_218", 31 0, L_0000018a7add8bd0;  1 drivers
v0000018a7add3130_0 .net *"_ivl_220", 31 0, L_0000018a7ae34060;  1 drivers
v0000018a7add2370_0 .net *"_ivl_224", 31 0, L_0000018a7ae33700;  1 drivers
L_0000018a7add8c18 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018a7add2550_0 .net *"_ivl_227", 25 0, L_0000018a7add8c18;  1 drivers
L_0000018a7add8c60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018a7add3090_0 .net/2u *"_ivl_228", 31 0, L_0000018a7add8c60;  1 drivers
v0000018a7add2730_0 .net *"_ivl_230", 0 0, L_0000018a7ae346a0;  1 drivers
L_0000018a7add8ca8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018a7add27d0_0 .net/2u *"_ivl_232", 5 0, L_0000018a7add8ca8;  1 drivers
v0000018a7add31d0_0 .net *"_ivl_234", 0 0, L_0000018a7ae34a60;  1 drivers
L_0000018a7add8cf0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000018a7add3270_0 .net/2u *"_ivl_236", 5 0, L_0000018a7add8cf0;  1 drivers
v0000018a7add2870_0 .net *"_ivl_238", 0 0, L_0000018a7ae341a0;  1 drivers
v0000018a7add2ff0_0 .net *"_ivl_24", 0 0, L_0000018a7ae209f0;  1 drivers
v0000018a7add29b0_0 .net *"_ivl_241", 0 0, L_0000018a7ae20210;  1 drivers
v0000018a7add33b0_0 .net *"_ivl_243", 0 0, L_0000018a7ae20280;  1 drivers
L_0000018a7add8d38 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018a7add2eb0_0 .net/2u *"_ivl_244", 5 0, L_0000018a7add8d38;  1 drivers
v0000018a7add34f0_0 .net *"_ivl_246", 0 0, L_0000018a7ae33200;  1 drivers
v0000018a7add3630_0 .net *"_ivl_248", 31 0, L_0000018a7ae342e0;  1 drivers
L_0000018a7add81f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000018a7add36d0_0 .net/2u *"_ivl_26", 4 0, L_0000018a7add81f8;  1 drivers
v0000018a7add3770_0 .net *"_ivl_29", 4 0, L_0000018a7add67f0;  1 drivers
v0000018a7add3810_0 .net *"_ivl_32", 0 0, L_0000018a7ae20830;  1 drivers
L_0000018a7add8240 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000018a7add4ce0_0 .net/2u *"_ivl_34", 4 0, L_0000018a7add8240;  1 drivers
v0000018a7add5aa0_0 .net *"_ivl_37", 4 0, L_0000018a7add73d0;  1 drivers
v0000018a7add4420_0 .net *"_ivl_40", 0 0, L_0000018a7ae20440;  1 drivers
L_0000018a7add8288 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018a7add4c40_0 .net/2u *"_ivl_42", 15 0, L_0000018a7add8288;  1 drivers
v0000018a7add5b40_0 .net *"_ivl_45", 15 0, L_0000018a7add75b0;  1 drivers
v0000018a7add4b00_0 .net *"_ivl_48", 0 0, L_0000018a7ae20ad0;  1 drivers
v0000018a7add55a0_0 .net *"_ivl_5", 5 0, L_0000018a7add6c50;  1 drivers
L_0000018a7add82d0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018a7add47e0_0 .net/2u *"_ivl_50", 36 0, L_0000018a7add82d0;  1 drivers
L_0000018a7add8318 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018a7add41a0_0 .net/2u *"_ivl_52", 31 0, L_0000018a7add8318;  1 drivers
v0000018a7add5000_0 .net *"_ivl_55", 4 0, L_0000018a7add7150;  1 drivers
v0000018a7add4ba0_0 .net *"_ivl_56", 36 0, L_0000018a7add6e30;  1 drivers
v0000018a7add4880_0 .net *"_ivl_58", 36 0, L_0000018a7add7470;  1 drivers
v0000018a7add5960_0 .net *"_ivl_62", 0 0, L_0000018a7ae20fa0;  1 drivers
L_0000018a7add8360 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018a7add4d80_0 .net/2u *"_ivl_64", 5 0, L_0000018a7add8360;  1 drivers
v0000018a7add4600_0 .net *"_ivl_67", 5 0, L_0000018a7add7970;  1 drivers
v0000018a7add4920_0 .net *"_ivl_70", 0 0, L_0000018a7ae204b0;  1 drivers
L_0000018a7add83a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018a7add5d20_0 .net/2u *"_ivl_72", 57 0, L_0000018a7add83a8;  1 drivers
L_0000018a7add83f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018a7add4240_0 .net/2u *"_ivl_74", 31 0, L_0000018a7add83f0;  1 drivers
v0000018a7add5f00_0 .net *"_ivl_77", 25 0, L_0000018a7add6930;  1 drivers
v0000018a7add5be0_0 .net *"_ivl_78", 57 0, L_0000018a7add7650;  1 drivers
v0000018a7add5a00_0 .net *"_ivl_8", 0 0, L_0000018a7ae20590;  1 drivers
v0000018a7add5c80_0 .net *"_ivl_80", 57 0, L_0000018a7add6b10;  1 drivers
L_0000018a7add8438 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000018a7add4e20_0 .net/2u *"_ivl_84", 31 0, L_0000018a7add8438;  1 drivers
L_0000018a7add8480 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018a7add4ec0_0 .net/2u *"_ivl_88", 5 0, L_0000018a7add8480;  1 drivers
v0000018a7add5dc0_0 .net *"_ivl_90", 0 0, L_0000018a7add6bb0;  1 drivers
L_0000018a7add84c8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000018a7add4a60_0 .net/2u *"_ivl_92", 5 0, L_0000018a7add84c8;  1 drivers
v0000018a7add49c0_0 .net *"_ivl_94", 0 0, L_0000018a7add7010;  1 drivers
v0000018a7add4f60_0 .net *"_ivl_97", 0 0, L_0000018a7ae20d70;  1 drivers
v0000018a7add50a0_0 .net *"_ivl_98", 47 0, L_0000018a7add6f70;  1 drivers
v0000018a7add5140_0 .net "adderResult", 31 0, L_0000018a7add78d0;  1 drivers
v0000018a7add51e0_0 .net "address", 31 0, L_0000018a7add62f0;  1 drivers
v0000018a7add5e60_0 .net "clk", 0 0, L_0000018a7ae20980;  alias, 1 drivers
v0000018a7add5280_0 .var "cycles_consumed", 31 0;
o0000018a7ada1048 .functor BUFZ 1, C4<z>; HiZ drive
v0000018a7add5320_0 .net "excep_flag", 0 0, o0000018a7ada1048;  0 drivers
v0000018a7add53c0_0 .net "extImm", 31 0, L_0000018a7ae337a0;  1 drivers
v0000018a7add42e0_0 .net "funct", 5 0, L_0000018a7add6ed0;  1 drivers
v0000018a7add5460_0 .net "hlt", 0 0, v0000018a7ad69710_0;  1 drivers
v0000018a7add5fa0_0 .net "imm", 15 0, L_0000018a7add6250;  1 drivers
v0000018a7add5500_0 .net "immediate", 31 0, L_0000018a7ae34240;  1 drivers
v0000018a7add5640_0 .net "input_clk", 0 0, v0000018a7add6390_0;  1 drivers
v0000018a7add4100_0 .net "instruction", 31 0, L_0000018a7ae33ca0;  1 drivers
v0000018a7add4380_0 .net "memoryReadData", 31 0, v0000018a7ad9ab60_0;  1 drivers
v0000018a7add56e0_0 .net "nextPC", 31 0, L_0000018a7ae34c40;  1 drivers
v0000018a7add5780_0 .net "opcode", 5 0, L_0000018a7add6110;  1 drivers
v0000018a7add44c0_0 .net "rd", 4 0, L_0000018a7add69d0;  1 drivers
v0000018a7add4560_0 .net "readData1", 31 0, L_0000018a7ae206e0;  1 drivers
v0000018a7add5820_0 .net "readData1_w", 31 0, L_0000018a7ae33a20;  1 drivers
v0000018a7add58c0_0 .net "readData2", 31 0, L_0000018a7ae20a60;  1 drivers
v0000018a7add46a0_0 .net "rs", 4 0, L_0000018a7add66b0;  1 drivers
v0000018a7add4740_0 .net "rst", 0 0, v0000018a7add7290_0;  1 drivers
v0000018a7add6a70_0 .net "rt", 4 0, L_0000018a7add61b0;  1 drivers
v0000018a7add7f10_0 .net "shamt", 31 0, L_0000018a7add7b50;  1 drivers
v0000018a7add70b0_0 .net "wire_instruction", 31 0, L_0000018a7ae207c0;  1 drivers
v0000018a7add7e70_0 .net "writeData", 31 0, L_0000018a7ae34380;  1 drivers
v0000018a7add71f0_0 .net "zero", 0 0, L_0000018a7ae33480;  1 drivers
L_0000018a7add6c50 .part L_0000018a7ae33ca0, 26, 6;
L_0000018a7add6110 .functor MUXZ 6, L_0000018a7add6c50, L_0000018a7add80d8, L_0000018a7ad46000, C4<>;
L_0000018a7add7bf0 .cmp/eq 6, L_0000018a7add6110, L_0000018a7add8168;
L_0000018a7add6cf0 .part L_0000018a7ae33ca0, 11, 5;
L_0000018a7add7330 .functor MUXZ 5, L_0000018a7add6cf0, L_0000018a7add81b0, L_0000018a7add7bf0, C4<>;
L_0000018a7add69d0 .functor MUXZ 5, L_0000018a7add7330, L_0000018a7add8120, L_0000018a7ae20590, C4<>;
L_0000018a7add67f0 .part L_0000018a7ae33ca0, 21, 5;
L_0000018a7add66b0 .functor MUXZ 5, L_0000018a7add67f0, L_0000018a7add81f8, L_0000018a7ae209f0, C4<>;
L_0000018a7add73d0 .part L_0000018a7ae33ca0, 16, 5;
L_0000018a7add61b0 .functor MUXZ 5, L_0000018a7add73d0, L_0000018a7add8240, L_0000018a7ae20830, C4<>;
L_0000018a7add75b0 .part L_0000018a7ae33ca0, 0, 16;
L_0000018a7add6250 .functor MUXZ 16, L_0000018a7add75b0, L_0000018a7add8288, L_0000018a7ae20440, C4<>;
L_0000018a7add7150 .part L_0000018a7ae33ca0, 6, 5;
L_0000018a7add6e30 .concat [ 5 32 0 0], L_0000018a7add7150, L_0000018a7add8318;
L_0000018a7add7470 .functor MUXZ 37, L_0000018a7add6e30, L_0000018a7add82d0, L_0000018a7ae20ad0, C4<>;
L_0000018a7add7b50 .part L_0000018a7add7470, 0, 32;
L_0000018a7add7970 .part L_0000018a7ae33ca0, 0, 6;
L_0000018a7add6ed0 .functor MUXZ 6, L_0000018a7add7970, L_0000018a7add8360, L_0000018a7ae20fa0, C4<>;
L_0000018a7add6930 .part L_0000018a7ae33ca0, 0, 26;
L_0000018a7add7650 .concat [ 26 32 0 0], L_0000018a7add6930, L_0000018a7add83f0;
L_0000018a7add6b10 .functor MUXZ 58, L_0000018a7add7650, L_0000018a7add83a8, L_0000018a7ae204b0, C4<>;
L_0000018a7add62f0 .part L_0000018a7add6b10, 0, 32;
L_0000018a7add7c90 .arith/sum 32, v0000018a7add1a80_0, L_0000018a7add8438;
L_0000018a7add6bb0 .cmp/eq 6, L_0000018a7add6110, L_0000018a7add8480;
L_0000018a7add7010 .cmp/eq 6, L_0000018a7add6110, L_0000018a7add84c8;
L_0000018a7add6f70 .concat [ 32 16 0 0], L_0000018a7add62f0, L_0000018a7add8510;
L_0000018a7add7510 .concat [ 6 26 0 0], L_0000018a7add6110, L_0000018a7add8558;
L_0000018a7add6430 .cmp/eq 32, L_0000018a7add7510, L_0000018a7add85a0;
L_0000018a7add76f0 .cmp/eq 6, L_0000018a7add6ed0, L_0000018a7add85e8;
L_0000018a7add6610 .concat [ 32 16 0 0], L_0000018a7ae206e0, L_0000018a7add8630;
L_0000018a7add64d0 .concat [ 32 16 0 0], v0000018a7add1a80_0, L_0000018a7add8678;
L_0000018a7add7790 .part L_0000018a7add6250, 15, 1;
LS_0000018a7add6890_0_0 .concat [ 1 1 1 1], L_0000018a7add7790, L_0000018a7add7790, L_0000018a7add7790, L_0000018a7add7790;
LS_0000018a7add6890_0_4 .concat [ 1 1 1 1], L_0000018a7add7790, L_0000018a7add7790, L_0000018a7add7790, L_0000018a7add7790;
LS_0000018a7add6890_0_8 .concat [ 1 1 1 1], L_0000018a7add7790, L_0000018a7add7790, L_0000018a7add7790, L_0000018a7add7790;
LS_0000018a7add6890_0_12 .concat [ 1 1 1 1], L_0000018a7add7790, L_0000018a7add7790, L_0000018a7add7790, L_0000018a7add7790;
LS_0000018a7add6890_0_16 .concat [ 1 1 1 1], L_0000018a7add7790, L_0000018a7add7790, L_0000018a7add7790, L_0000018a7add7790;
LS_0000018a7add6890_0_20 .concat [ 1 1 1 1], L_0000018a7add7790, L_0000018a7add7790, L_0000018a7add7790, L_0000018a7add7790;
LS_0000018a7add6890_0_24 .concat [ 1 1 1 1], L_0000018a7add7790, L_0000018a7add7790, L_0000018a7add7790, L_0000018a7add7790;
LS_0000018a7add6890_0_28 .concat [ 1 1 1 1], L_0000018a7add7790, L_0000018a7add7790, L_0000018a7add7790, L_0000018a7add7790;
LS_0000018a7add6890_1_0 .concat [ 4 4 4 4], LS_0000018a7add6890_0_0, LS_0000018a7add6890_0_4, LS_0000018a7add6890_0_8, LS_0000018a7add6890_0_12;
LS_0000018a7add6890_1_4 .concat [ 4 4 4 4], LS_0000018a7add6890_0_16, LS_0000018a7add6890_0_20, LS_0000018a7add6890_0_24, LS_0000018a7add6890_0_28;
L_0000018a7add6890 .concat [ 16 16 0 0], LS_0000018a7add6890_1_0, LS_0000018a7add6890_1_4;
L_0000018a7add6570 .concat [ 16 32 0 0], L_0000018a7add6250, L_0000018a7add6890;
L_0000018a7add7d30 .arith/sum 48, L_0000018a7add64d0, L_0000018a7add6570;
L_0000018a7add6d90 .functor MUXZ 48, L_0000018a7add7d30, L_0000018a7add6610, L_0000018a7ae20b40, C4<>;
L_0000018a7add7830 .functor MUXZ 48, L_0000018a7add6d90, L_0000018a7add6f70, L_0000018a7ae20d70, C4<>;
L_0000018a7add78d0 .part L_0000018a7add7830, 0, 32;
L_0000018a7add7a10 .cmp/eq 2, v0000018a7ad9afc0_0, L_0000018a7add86c0;
L_0000018a7add7dd0 .cmp/eq 2, v0000018a7ad9afc0_0, L_0000018a7add8708;
L_0000018a7ae33c00 .cmp/eq 2, v0000018a7ad9afc0_0, L_0000018a7add8750;
L_0000018a7ae33660 .functor MUXZ 32, L_0000018a7add87e0, L_0000018a7add8798, L_0000018a7ae33c00, C4<>;
L_0000018a7ae33840 .functor MUXZ 32, L_0000018a7ae33660, L_0000018a7add78d0, L_0000018a7add7dd0, C4<>;
L_0000018a7ae34c40 .functor MUXZ 32, L_0000018a7ae33840, L_0000018a7add7c90, L_0000018a7add7a10, C4<>;
L_0000018a7ae33ca0 .functor MUXZ 32, L_0000018a7ae207c0, L_0000018a7add8870, L_0000018a7ae201a0, C4<>;
L_0000018a7ae33340 .cmp/eq 6, L_0000018a7add6110, L_0000018a7add8948;
L_0000018a7ae34ce0 .cmp/eq 6, L_0000018a7add6110, L_0000018a7add8990;
L_0000018a7ae344c0 .cmp/eq 6, L_0000018a7add6110, L_0000018a7add89d8;
L_0000018a7ae34f60 .concat [ 16 16 0 0], L_0000018a7add6250, L_0000018a7add8a20;
L_0000018a7ae33ac0 .part L_0000018a7add6250, 15, 1;
LS_0000018a7ae34600_0_0 .concat [ 1 1 1 1], L_0000018a7ae33ac0, L_0000018a7ae33ac0, L_0000018a7ae33ac0, L_0000018a7ae33ac0;
LS_0000018a7ae34600_0_4 .concat [ 1 1 1 1], L_0000018a7ae33ac0, L_0000018a7ae33ac0, L_0000018a7ae33ac0, L_0000018a7ae33ac0;
LS_0000018a7ae34600_0_8 .concat [ 1 1 1 1], L_0000018a7ae33ac0, L_0000018a7ae33ac0, L_0000018a7ae33ac0, L_0000018a7ae33ac0;
LS_0000018a7ae34600_0_12 .concat [ 1 1 1 1], L_0000018a7ae33ac0, L_0000018a7ae33ac0, L_0000018a7ae33ac0, L_0000018a7ae33ac0;
L_0000018a7ae34600 .concat [ 4 4 4 4], LS_0000018a7ae34600_0_0, LS_0000018a7ae34600_0_4, LS_0000018a7ae34600_0_8, LS_0000018a7ae34600_0_12;
L_0000018a7ae34880 .concat [ 16 16 0 0], L_0000018a7add6250, L_0000018a7ae34600;
L_0000018a7ae337a0 .functor MUXZ 32, L_0000018a7ae34880, L_0000018a7ae34f60, L_0000018a7ae20bb0, C4<>;
L_0000018a7ae33980 .concat [ 6 26 0 0], L_0000018a7add6110, L_0000018a7add8a68;
L_0000018a7ae34ec0 .cmp/eq 32, L_0000018a7ae33980, L_0000018a7add8ab0;
L_0000018a7ae35000 .cmp/eq 6, L_0000018a7add6ed0, L_0000018a7add8af8;
L_0000018a7ae33160 .cmp/eq 6, L_0000018a7add6ed0, L_0000018a7add8b40;
L_0000018a7ae33fc0 .cmp/eq 6, L_0000018a7add6110, L_0000018a7add8b88;
L_0000018a7ae34060 .functor MUXZ 32, L_0000018a7ae337a0, L_0000018a7add8bd0, L_0000018a7ae33fc0, C4<>;
L_0000018a7ae34240 .functor MUXZ 32, L_0000018a7ae34060, L_0000018a7add7b50, L_0000018a7ae20360, C4<>;
L_0000018a7ae33700 .concat [ 6 26 0 0], L_0000018a7add6110, L_0000018a7add8c18;
L_0000018a7ae346a0 .cmp/eq 32, L_0000018a7ae33700, L_0000018a7add8c60;
L_0000018a7ae34a60 .cmp/eq 6, L_0000018a7add6ed0, L_0000018a7add8ca8;
L_0000018a7ae341a0 .cmp/eq 6, L_0000018a7add6ed0, L_0000018a7add8cf0;
L_0000018a7ae33200 .cmp/eq 6, L_0000018a7add6110, L_0000018a7add8d38;
L_0000018a7ae342e0 .functor MUXZ 32, L_0000018a7ae206e0, v0000018a7add1a80_0, L_0000018a7ae33200, C4<>;
L_0000018a7ae33a20 .functor MUXZ 32, L_0000018a7ae342e0, L_0000018a7ae20a60, L_0000018a7ae20280, C4<>;
S_0000018a7ad06710 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_0000018a7ad06580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000018a7ad557f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000018a7ae203d0 .functor NOT 1, v0000018a7ad68f90_0, C4<0>, C4<0>, C4<0>;
v0000018a7ad68db0_0 .net *"_ivl_0", 0 0, L_0000018a7ae203d0;  1 drivers
v0000018a7ad68b30_0 .net "in1", 31 0, L_0000018a7ae20a60;  alias, 1 drivers
v0000018a7ad67cd0_0 .net "in2", 31 0, L_0000018a7ae34240;  alias, 1 drivers
v0000018a7ad67910_0 .net "out", 31 0, L_0000018a7ae34100;  alias, 1 drivers
v0000018a7ad679b0_0 .net "s", 0 0, v0000018a7ad68f90_0;  alias, 1 drivers
L_0000018a7ae34100 .functor MUXZ 32, L_0000018a7ae34240, L_0000018a7ae20a60, L_0000018a7ae203d0, C4<>;
S_0000018a7acb29c0 .scope module, "CU" "controlUnit" 3 68, 6 1 0, S_0000018a7ad06580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000018a7ad98b10 .param/l "RType" 0 4 2, C4<000000>;
P_0000018a7ad98b48 .param/l "add" 0 4 5, C4<100000>;
P_0000018a7ad98b80 .param/l "addi" 0 4 8, C4<001000>;
P_0000018a7ad98bb8 .param/l "addu" 0 4 5, C4<100001>;
P_0000018a7ad98bf0 .param/l "and_" 0 4 5, C4<100100>;
P_0000018a7ad98c28 .param/l "andi" 0 4 8, C4<001100>;
P_0000018a7ad98c60 .param/l "beq" 0 4 10, C4<000100>;
P_0000018a7ad98c98 .param/l "bne" 0 4 10, C4<000101>;
P_0000018a7ad98cd0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000018a7ad98d08 .param/l "j" 0 4 12, C4<000010>;
P_0000018a7ad98d40 .param/l "jal" 0 4 12, C4<000011>;
P_0000018a7ad98d78 .param/l "jr" 0 4 6, C4<001000>;
P_0000018a7ad98db0 .param/l "lw" 0 4 8, C4<100011>;
P_0000018a7ad98de8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000018a7ad98e20 .param/l "or_" 0 4 5, C4<100101>;
P_0000018a7ad98e58 .param/l "ori" 0 4 8, C4<001101>;
P_0000018a7ad98e90 .param/l "sgt" 0 4 6, C4<101011>;
P_0000018a7ad98ec8 .param/l "sll" 0 4 6, C4<000000>;
P_0000018a7ad98f00 .param/l "slt" 0 4 5, C4<101010>;
P_0000018a7ad98f38 .param/l "slti" 0 4 8, C4<101010>;
P_0000018a7ad98f70 .param/l "srl" 0 4 6, C4<000010>;
P_0000018a7ad98fa8 .param/l "sub" 0 4 5, C4<100010>;
P_0000018a7ad98fe0 .param/l "subu" 0 4 5, C4<100011>;
P_0000018a7ad99018 .param/l "sw" 0 4 8, C4<101011>;
P_0000018a7ad99050 .param/l "xor_" 0 4 5, C4<100110>;
P_0000018a7ad99088 .param/l "xori" 0 4 8, C4<001110>;
v0000018a7ad68ef0_0 .var "ALUOp", 3 0;
v0000018a7ad68f90_0 .var "ALUSrc", 0 0;
v0000018a7ad69490_0 .var "MemReadEn", 0 0;
v0000018a7ad69670_0 .var "MemWriteEn", 0 0;
v0000018a7ad67ff0_0 .var "MemtoReg", 0 0;
v0000018a7ad67eb0_0 .var "RegDst", 0 0;
v0000018a7ad67b90_0 .var "RegWriteEn", 0 0;
v0000018a7ad695d0_0 .net "funct", 5 0, L_0000018a7add6ed0;  alias, 1 drivers
v0000018a7ad69710_0 .var "hlt", 0 0;
v0000018a7ad68090_0 .net "opcode", 5 0, L_0000018a7add6110;  alias, 1 drivers
v0000018a7ad68130_0 .net "rst", 0 0, v0000018a7add7290_0;  alias, 1 drivers
E_0000018a7ad55430 .event anyedge, v0000018a7ad68130_0, v0000018a7ad68090_0, v0000018a7ad695d0_0;
S_0000018a7acb2b50 .scope module, "InstMem" "IM" 3 64, 7 1 0, S_0000018a7ad06580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000018a7ad55770 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000018a7ae207c0 .functor BUFZ 32, L_0000018a7ae338e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018a7ad681d0_0 .net "Data_Out", 31 0, L_0000018a7ae207c0;  alias, 1 drivers
v0000018a7ad69530 .array "InstMem", 0 1023, 31 0;
v0000018a7ad67af0_0 .net *"_ivl_0", 31 0, L_0000018a7ae338e0;  1 drivers
v0000018a7ad67870_0 .net *"_ivl_3", 9 0, L_0000018a7ae33de0;  1 drivers
v0000018a7ad67c30_0 .net *"_ivl_4", 11 0, L_0000018a7ae33b60;  1 drivers
L_0000018a7add8828 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018a7ad45200_0 .net *"_ivl_7", 1 0, L_0000018a7add8828;  1 drivers
v0000018a7ad45340_0 .net "addr", 31 0, v0000018a7add1a80_0;  alias, 1 drivers
v0000018a7ad9ac00_0 .var/i "i", 31 0;
L_0000018a7ae338e0 .array/port v0000018a7ad69530, L_0000018a7ae33b60;
L_0000018a7ae33de0 .part v0000018a7add1a80_0, 0, 10;
L_0000018a7ae33b60 .concat [ 10 2 0 0], L_0000018a7ae33de0, L_0000018a7add8828;
S_0000018a7ad04c30 .scope module, "RF" "registerFile" 3 74, 8 1 0, S_0000018a7ad06580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000018a7ae206e0 .functor BUFZ 32, L_0000018a7ae33d40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018a7ae20a60 .functor BUFZ 32, L_0000018a7ae33e80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018a7ad99ee0_0 .net *"_ivl_0", 31 0, L_0000018a7ae33d40;  1 drivers
v0000018a7ad9ad40_0 .net *"_ivl_10", 6 0, L_0000018a7ae33f20;  1 drivers
L_0000018a7add8900 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018a7ad99f80_0 .net *"_ivl_13", 1 0, L_0000018a7add8900;  1 drivers
v0000018a7ad99c60_0 .net *"_ivl_2", 6 0, L_0000018a7ae335c0;  1 drivers
L_0000018a7add88b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018a7ad99120_0 .net *"_ivl_5", 1 0, L_0000018a7add88b8;  1 drivers
v0000018a7ad9aa20_0 .net *"_ivl_8", 31 0, L_0000018a7ae33e80;  1 drivers
v0000018a7ad99da0_0 .net "clk", 0 0, L_0000018a7ae20980;  alias, 1 drivers
v0000018a7ad99bc0_0 .var/i "i", 31 0;
v0000018a7ad99440_0 .net "readData1", 31 0, L_0000018a7ae206e0;  alias, 1 drivers
v0000018a7ad9a340_0 .net "readData2", 31 0, L_0000018a7ae20a60;  alias, 1 drivers
v0000018a7ad9a5c0_0 .net "readRegister1", 4 0, L_0000018a7add66b0;  alias, 1 drivers
v0000018a7ad998a0_0 .net "readRegister2", 4 0, L_0000018a7add61b0;  alias, 1 drivers
v0000018a7ad9a020 .array "registers", 31 0, 31 0;
v0000018a7ad9aca0_0 .net "rst", 0 0, v0000018a7add7290_0;  alias, 1 drivers
v0000018a7ad99d00_0 .net "we", 0 0, v0000018a7ad67b90_0;  alias, 1 drivers
v0000018a7ad9ade0_0 .net "writeData", 31 0, L_0000018a7ae34380;  alias, 1 drivers
v0000018a7ad991c0_0 .net "writeRegister", 4 0, L_0000018a7ae34560;  alias, 1 drivers
E_0000018a7ad548b0/0 .event negedge, v0000018a7ad68130_0;
E_0000018a7ad548b0/1 .event posedge, v0000018a7ad99da0_0;
E_0000018a7ad548b0 .event/or E_0000018a7ad548b0/0, E_0000018a7ad548b0/1;
L_0000018a7ae33d40 .array/port v0000018a7ad9a020, L_0000018a7ae335c0;
L_0000018a7ae335c0 .concat [ 5 2 0 0], L_0000018a7add66b0, L_0000018a7add88b8;
L_0000018a7ae33e80 .array/port v0000018a7ad9a020, L_0000018a7ae33f20;
L_0000018a7ae33f20 .concat [ 5 2 0 0], L_0000018a7add61b0, L_0000018a7add8900;
S_0000018a7ad04dc0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000018a7ad04c30;
 .timescale 0 0;
v0000018a7ad9a2a0_0 .var/i "i", 31 0;
S_0000018a7aceede0 .scope module, "RFMux" "mux2x1" 3 72, 5 1 0, S_0000018a7ad06580;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000018a7ad551b0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000018a7ae20de0 .functor NOT 1, v0000018a7ad67eb0_0, C4<0>, C4<0>, C4<0>;
v0000018a7ad9ae80_0 .net *"_ivl_0", 0 0, L_0000018a7ae20de0;  1 drivers
v0000018a7ad99300_0 .net "in1", 4 0, L_0000018a7add61b0;  alias, 1 drivers
v0000018a7ad9a7a0_0 .net "in2", 4 0, L_0000018a7add69d0;  alias, 1 drivers
v0000018a7ad99260_0 .net "out", 4 0, L_0000018a7ae34560;  alias, 1 drivers
v0000018a7ad9a700_0 .net "s", 0 0, v0000018a7ad67eb0_0;  alias, 1 drivers
L_0000018a7ae34560 .functor MUXZ 5, L_0000018a7add69d0, L_0000018a7add61b0, L_0000018a7ae20de0, C4<>;
S_0000018a7aceef70 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_0000018a7ad06580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000018a7ad551f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000018a7ae202f0 .functor NOT 1, v0000018a7ad67ff0_0, C4<0>, C4<0>, C4<0>;
v0000018a7ad9a3e0_0 .net *"_ivl_0", 0 0, L_0000018a7ae202f0;  1 drivers
v0000018a7ad994e0_0 .net "in1", 31 0, v0000018a7ad99e40_0;  alias, 1 drivers
v0000018a7ad99580_0 .net "in2", 31 0, v0000018a7ad9ab60_0;  alias, 1 drivers
v0000018a7ad9a840_0 .net "out", 31 0, L_0000018a7ae34380;  alias, 1 drivers
v0000018a7ad9a520_0 .net "s", 0 0, v0000018a7ad67ff0_0;  alias, 1 drivers
L_0000018a7ae34380 .functor MUXZ 32, v0000018a7ad9ab60_0, v0000018a7ad99e40_0, L_0000018a7ae202f0, C4<>;
S_0000018a7ad32a60 .scope module, "alu" "ALU" 3 88, 9 1 0, S_0000018a7ad06580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000018a7ad32bf0 .param/l "ADD" 0 9 12, C4<0000>;
P_0000018a7ad32c28 .param/l "AND" 0 9 12, C4<0010>;
P_0000018a7ad32c60 .param/l "NOR" 0 9 12, C4<0101>;
P_0000018a7ad32c98 .param/l "OR" 0 9 12, C4<0011>;
P_0000018a7ad32cd0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000018a7ad32d08 .param/l "SLL" 0 9 12, C4<1000>;
P_0000018a7ad32d40 .param/l "SLT" 0 9 12, C4<0110>;
P_0000018a7ad32d78 .param/l "SRL" 0 9 12, C4<1001>;
P_0000018a7ad32db0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000018a7ad32de8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000018a7ad32e20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000018a7ad32e58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000018a7add8d80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018a7ad9a660_0 .net/2u *"_ivl_0", 31 0, L_0000018a7add8d80;  1 drivers
v0000018a7ad99620_0 .net "opSel", 3 0, v0000018a7ad68ef0_0;  alias, 1 drivers
v0000018a7ad9af20_0 .net "operand1", 31 0, L_0000018a7ae33a20;  alias, 1 drivers
v0000018a7ad996c0_0 .net "operand2", 31 0, L_0000018a7ae34100;  alias, 1 drivers
v0000018a7ad99e40_0 .var "result", 31 0;
v0000018a7ad99760_0 .net "zero", 0 0, L_0000018a7ae33480;  alias, 1 drivers
E_0000018a7ad54c30 .event anyedge, v0000018a7ad68ef0_0, v0000018a7ad9af20_0, v0000018a7ad67910_0;
L_0000018a7ae33480 .cmp/eq 32, v0000018a7ad99e40_0, L_0000018a7add8d80;
S_0000018a7ad1b070 .scope module, "branchcontroller" "BranchController" 3 44, 10 1 0, S_0000018a7ad06580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_0000018a7ad9d0f0 .param/l "RType" 0 4 2, C4<000000>;
P_0000018a7ad9d128 .param/l "add" 0 4 5, C4<100000>;
P_0000018a7ad9d160 .param/l "addi" 0 4 8, C4<001000>;
P_0000018a7ad9d198 .param/l "addu" 0 4 5, C4<100001>;
P_0000018a7ad9d1d0 .param/l "and_" 0 4 5, C4<100100>;
P_0000018a7ad9d208 .param/l "andi" 0 4 8, C4<001100>;
P_0000018a7ad9d240 .param/l "beq" 0 4 10, C4<000100>;
P_0000018a7ad9d278 .param/l "bne" 0 4 10, C4<000101>;
P_0000018a7ad9d2b0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000018a7ad9d2e8 .param/l "j" 0 4 12, C4<000010>;
P_0000018a7ad9d320 .param/l "jal" 0 4 12, C4<000011>;
P_0000018a7ad9d358 .param/l "jr" 0 4 6, C4<001000>;
P_0000018a7ad9d390 .param/l "lw" 0 4 8, C4<100011>;
P_0000018a7ad9d3c8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000018a7ad9d400 .param/l "or_" 0 4 5, C4<100101>;
P_0000018a7ad9d438 .param/l "ori" 0 4 8, C4<001101>;
P_0000018a7ad9d470 .param/l "sgt" 0 4 6, C4<101011>;
P_0000018a7ad9d4a8 .param/l "sll" 0 4 6, C4<000000>;
P_0000018a7ad9d4e0 .param/l "slt" 0 4 5, C4<101010>;
P_0000018a7ad9d518 .param/l "slti" 0 4 8, C4<101010>;
P_0000018a7ad9d550 .param/l "srl" 0 4 6, C4<000010>;
P_0000018a7ad9d588 .param/l "sub" 0 4 5, C4<100010>;
P_0000018a7ad9d5c0 .param/l "subu" 0 4 5, C4<100011>;
P_0000018a7ad9d5f8 .param/l "sw" 0 4 8, C4<101011>;
P_0000018a7ad9d630 .param/l "xor_" 0 4 5, C4<100110>;
P_0000018a7ad9d668 .param/l "xori" 0 4 8, C4<001110>;
v0000018a7ad9afc0_0 .var "PCsrc", 1 0;
v0000018a7ad9a200_0 .net "excep_flag", 0 0, o0000018a7ada1048;  alias, 0 drivers
v0000018a7ad9a0c0_0 .net "funct", 5 0, L_0000018a7add6ed0;  alias, 1 drivers
v0000018a7ad993a0_0 .net "opcode", 5 0, L_0000018a7add6110;  alias, 1 drivers
v0000018a7ad9a480_0 .net "operand1", 31 0, L_0000018a7ae206e0;  alias, 1 drivers
v0000018a7ad9a8e0_0 .net "operand2", 31 0, L_0000018a7ae34100;  alias, 1 drivers
v0000018a7ad9a980_0 .net "rst", 0 0, v0000018a7add7290_0;  alias, 1 drivers
E_0000018a7ad55070/0 .event anyedge, v0000018a7ad68130_0, v0000018a7ad9a200_0, v0000018a7ad68090_0, v0000018a7ad99440_0;
E_0000018a7ad55070/1 .event anyedge, v0000018a7ad67910_0, v0000018a7ad695d0_0;
E_0000018a7ad55070 .event/or E_0000018a7ad55070/0, E_0000018a7ad55070/1;
S_0000018a7ad1b200 .scope module, "dataMem" "DM" 3 92, 11 1 0, S_0000018a7ad06580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000018a7ad99800 .array "DataMem", 0 1023, 31 0;
v0000018a7ad9aac0_0 .net "address", 31 0, v0000018a7ad99e40_0;  alias, 1 drivers
v0000018a7ad99940_0 .net "clock", 0 0, L_0000018a7ae20e50;  1 drivers
v0000018a7ad999e0_0 .net "data", 31 0, L_0000018a7ae20a60;  alias, 1 drivers
v0000018a7ad99a80_0 .var/i "i", 31 0;
v0000018a7ad9ab60_0 .var "q", 31 0;
v0000018a7ad99b20_0 .net "rden", 0 0, v0000018a7ad69490_0;  alias, 1 drivers
v0000018a7add1260_0 .net "wren", 0 0, v0000018a7ad69670_0;  alias, 1 drivers
E_0000018a7ad54cf0 .event posedge, v0000018a7ad99940_0;
S_0000018a7ace6ab0 .scope module, "pc" "programCounter" 3 61, 12 1 0, S_0000018a7ad06580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000018a7ad54970 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000018a7add1b20_0 .net "PCin", 31 0, L_0000018a7ae34c40;  alias, 1 drivers
v0000018a7add1a80_0 .var "PCout", 31 0;
v0000018a7add0a40_0 .net "clk", 0 0, L_0000018a7ae20980;  alias, 1 drivers
v0000018a7add16c0_0 .net "rst", 0 0, v0000018a7add7290_0;  alias, 1 drivers
    .scope S_0000018a7ad1b070;
T_0 ;
    %wait E_0000018a7ad55070;
    %load/vec4 v0000018a7ad9a980_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018a7ad9afc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018a7ad9a200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000018a7ad9afc0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000018a7ad993a0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0000018a7ad9a480_0;
    %load/vec4 v0000018a7ad9a8e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v0000018a7ad993a0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v0000018a7ad9a480_0;
    %load/vec4 v0000018a7ad9a8e0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v0000018a7ad993a0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000018a7ad993a0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000018a7ad993a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v0000018a7ad9a0c0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000018a7ad9afc0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018a7ad9afc0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000018a7ace6ab0;
T_1 ;
    %wait E_0000018a7ad548b0;
    %load/vec4 v0000018a7add16c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000018a7add1a80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000018a7add1b20_0;
    %assign/vec4 v0000018a7add1a80_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000018a7acb2b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018a7ad9ac00_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000018a7ad9ac00_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018a7ad9ac00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a7ad69530, 0, 4;
    %load/vec4 v0000018a7ad9ac00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018a7ad9ac00_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a7ad69530, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a7ad69530, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a7ad69530, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a7ad69530, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a7ad69530, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a7ad69530, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a7ad69530, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a7ad69530, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a7ad69530, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a7ad69530, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a7ad69530, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a7ad69530, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a7ad69530, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a7ad69530, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a7ad69530, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a7ad69530, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a7ad69530, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a7ad69530, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a7ad69530, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a7ad69530, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a7ad69530, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a7ad69530, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a7ad69530, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a7ad69530, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a7ad69530, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a7ad69530, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a7ad69530, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a7ad69530, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000018a7acb29c0;
T_3 ;
    %wait E_0000018a7ad55430;
    %load/vec4 v0000018a7ad68130_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000018a7ad69710_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000018a7ad68ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018a7ad68f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018a7ad67b90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018a7ad69670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018a7ad67ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018a7ad69490_0, 0;
    %assign/vec4 v0000018a7ad67eb0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000018a7ad69710_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000018a7ad68ef0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000018a7ad68f90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018a7ad67b90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018a7ad69670_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018a7ad67ff0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018a7ad69490_0, 0, 1;
    %store/vec4 v0000018a7ad67eb0_0, 0, 1;
    %load/vec4 v0000018a7ad68090_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018a7ad69710_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018a7ad67eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018a7ad67b90_0, 0;
    %load/vec4 v0000018a7ad695d0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018a7ad68ef0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018a7ad68ef0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018a7ad68ef0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018a7ad68ef0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000018a7ad68ef0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000018a7ad68ef0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000018a7ad68ef0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000018a7ad68ef0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000018a7ad68ef0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000018a7ad68ef0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018a7ad68f90_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000018a7ad68ef0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018a7ad68f90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000018a7ad68ef0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018a7ad68ef0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018a7ad67b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018a7ad67eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018a7ad68f90_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018a7ad67b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018a7ad67eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018a7ad68f90_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000018a7ad68ef0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018a7ad67b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018a7ad68f90_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000018a7ad68ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018a7ad67b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018a7ad68f90_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000018a7ad68ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018a7ad67b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018a7ad68f90_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000018a7ad68ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018a7ad67b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018a7ad68f90_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018a7ad69490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018a7ad67b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018a7ad68f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018a7ad67ff0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018a7ad69670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018a7ad68f90_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018a7ad68ef0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018a7ad68ef0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000018a7ad04c30;
T_4 ;
    %wait E_0000018a7ad548b0;
    %fork t_1, S_0000018a7ad04dc0;
    %jmp t_0;
    .scope S_0000018a7ad04dc0;
t_1 ;
    %load/vec4 v0000018a7ad9aca0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018a7ad9a2a0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000018a7ad9a2a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018a7ad9a2a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a7ad9a020, 0, 4;
    %load/vec4 v0000018a7ad9a2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018a7ad9a2a0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000018a7ad99d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000018a7ad9ade0_0;
    %load/vec4 v0000018a7ad991c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a7ad9a020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a7ad9a020, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000018a7ad04c30;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000018a7ad04c30;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018a7ad99bc0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000018a7ad99bc0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000018a7ad99bc0_0;
    %ix/getv/s 4, v0000018a7ad99bc0_0;
    %load/vec4a v0000018a7ad9a020, 4;
    %ix/getv/s 4, v0000018a7ad99bc0_0;
    %load/vec4a v0000018a7ad9a020, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000018a7ad99bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018a7ad99bc0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000018a7ad32a60;
T_6 ;
    %wait E_0000018a7ad54c30;
    %load/vec4 v0000018a7ad99620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000018a7ad99e40_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000018a7ad9af20_0;
    %load/vec4 v0000018a7ad996c0_0;
    %add;
    %assign/vec4 v0000018a7ad99e40_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000018a7ad9af20_0;
    %load/vec4 v0000018a7ad996c0_0;
    %sub;
    %assign/vec4 v0000018a7ad99e40_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000018a7ad9af20_0;
    %load/vec4 v0000018a7ad996c0_0;
    %and;
    %assign/vec4 v0000018a7ad99e40_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000018a7ad9af20_0;
    %load/vec4 v0000018a7ad996c0_0;
    %or;
    %assign/vec4 v0000018a7ad99e40_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000018a7ad9af20_0;
    %load/vec4 v0000018a7ad996c0_0;
    %xor;
    %assign/vec4 v0000018a7ad99e40_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000018a7ad9af20_0;
    %load/vec4 v0000018a7ad996c0_0;
    %or;
    %inv;
    %assign/vec4 v0000018a7ad99e40_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000018a7ad9af20_0;
    %load/vec4 v0000018a7ad996c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000018a7ad99e40_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000018a7ad996c0_0;
    %load/vec4 v0000018a7ad9af20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000018a7ad99e40_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000018a7ad9af20_0;
    %ix/getv 4, v0000018a7ad996c0_0;
    %shiftl 4;
    %assign/vec4 v0000018a7ad99e40_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000018a7ad9af20_0;
    %ix/getv 4, v0000018a7ad996c0_0;
    %shiftr 4;
    %assign/vec4 v0000018a7ad99e40_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000018a7ad1b200;
T_7 ;
    %wait E_0000018a7ad54cf0;
    %load/vec4 v0000018a7ad99b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000018a7ad9aac0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000018a7ad99800, 4;
    %assign/vec4 v0000018a7ad9ab60_0, 0;
T_7.0 ;
    %load/vec4 v0000018a7add1260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000018a7ad999e0_0;
    %ix/getv 3, v0000018a7ad9aac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a7ad99800, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000018a7ad1b200;
T_8 ;
    %end;
    .thread T_8;
    .scope S_0000018a7ad1b200;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018a7ad99a80_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000018a7ad99a80_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000018a7ad99a80_0;
    %load/vec4a v0000018a7ad99800, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v0000018a7ad99a80_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000018a7ad99a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018a7ad99a80_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000018a7ad06580;
T_10 ;
    %wait E_0000018a7ad548b0;
    %load/vec4 v0000018a7add4740_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018a7add5280_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000018a7add5280_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000018a7add5280_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000018a7ad64f70;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a7add6390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a7add7290_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000018a7ad64f70;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000018a7add6390_0;
    %inv;
    %assign/vec4 v0000018a7add6390_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000018a7ad64f70;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a7add7290_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a7add7290_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000018a7add7ab0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
