// Seed: 180822962
`define pp_2 0
module module_0 (
    input logic id_0,
    input logic id_1
);
  assign id_2   = id_1;
  assign sample = 1;
endmodule
