// Seed: 2112636851
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input supply1 id_2,
    input tri0 id_3,
    output tri0 id_4
);
endmodule
module module_1 #(
    parameter id_3 = 32'd90,
    parameter id_7 = 32'd3
) (
    output supply0 id_0
    , id_5,
    output wor id_1,
    input tri0 id_2,
    input supply1 _id_3
);
  wire id_6;
  ;
  wire ["" : -1 'b0] _id_7;
  logic id_8;
  localparam id_9 = -1;
  logic [id_3 : id_7] id_10;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_0
  );
  assign modCall_1.id_2 = 0;
  logic id_11;
  ;
  wire [1 : ""] id_12;
  logic id_13 = -1, id_14;
  wire [-1 'b0 : -1] id_15;
  logic id_16;
  ;
endmodule
