# //  QuestaSim-64 6.5b May 21 2009 Linux 2.6.36-02063602-generic
# //
# //  Copyright 1991-2009 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
project open /chalmers/users/oleander/VHDL/Projects/count4b-3-2/Binarraknare.mpf
# Loading project Binarraknare
# after#241
# Compile of count4b.vhd was successful.
vsim work.count4b
# vsim work.count4b 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.count4b(arch)#1
do runner.do
do runner.do
do runner.do
