Analysis & Synthesis report for BB_SYSTEM
Thu Oct 17 17:39:50 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Logic Cells Representing Combinational Loops
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: Top-level Entity: |BB_SYSTEM
 14. Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0
 15. Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|CC_ALU:CC_ALU_u0
 16. Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|CC_MUXX:CC_MUXX_ABUS
 17. Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|CC_MUXX:CC_MUXX_BBUS
 18. Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|CC_MUXX_LOAD:CC_MUXX_LOAD_CBUSMUX
 19. Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|CC_MUXX_EXTERNO:CC_MUXX_EXTERNO_AMUX
 20. Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|CC_MUXX_EXTERNO:CC_MUXX_EXTERNO_BMUX
 21. Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|CC_MUXX_EXTERNO:CC_MUXX_EXTERNO_CMUX
 22. Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R0
 23. Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1
 24. Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_PC
 25. Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_IR
 26. Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_Out
 27. Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_R3
 28. Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_R4
 29. Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_R5
 30. Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_R6
 31. Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_R7
 32. Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_R8
 33. Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_R9
 34. Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_R10
 35. Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_R11
 36. Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_R12
 37. Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_r13
 38. Parameter Settings for User Entity Instance: CONTROL:CONTROL_u0
 39. Parameter Settings for User Entity Instance: CONTROL:CONTROL_u0|MICROCODE_STORE:MICROCODE_STORE_u0
 40. Parameter Settings for User Entity Instance: CONTROL:CONTROL_u0|BRANCH_LOGIC:BRANCH_LOGIC_u0
 41. Parameter Settings for User Entity Instance: CONTROL:CONTROL_u0|ADDRESS_INCREMENTER:ADDRESS_INCREMENTER_u0
 42. Parameter Settings for User Entity Instance: CONTROL:CONTROL_u0|CSADDRESS:CSADDRESS_u0
 43. Parameter Settings for User Entity Instance: CONTROL:CONTROL_u0|PSR:PSR_u0
 44. Parameter Settings for User Entity Instance: MAIN_MEMORY:MAIN_MEMORY_u0
 45. Post-Synthesis Netlist Statistics for Top Partition
 46. Elapsed Time Per Partition
 47. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Oct 17 17:39:50 2019       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; BB_SYSTEM                                   ;
; Top-level Entity Name              ; BB_SYSTEM                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,461                                       ;
;     Total combinational functions  ; 1,045                                       ;
;     Dedicated logic registers      ; 496                                         ;
; Total registers                    ; 496                                         ;
; Total pins                         ; 34                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; BB_SYSTEM          ; BB_SYSTEM          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                        ; 4                  ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                            ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                              ; Library ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; rtl/SC_RegGENERAL.v              ; yes             ; User Verilog HDL File  ; C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/SC_RegGENERAL.v       ;         ;
; rtl/SC_RegFIXED.v                ; yes             ; User Verilog HDL File  ; C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/SC_RegFIXED.v         ;         ;
; rtl/CC_MUXX.v                    ; yes             ; User Verilog HDL File  ; C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_MUXX.v             ;         ;
; rtl/CC_ALU.v                     ; yes             ; User Verilog HDL File  ; C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_ALU.v              ;         ;
; BB_SYSTEM.v                      ; yes             ; User Verilog HDL File  ; C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v               ;         ;
; rtl/CONTROL.v                    ; yes             ; User Verilog HDL File  ; C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v             ;         ;
; rtl/MAIN_MEMORY.v                ; yes             ; User Verilog HDL File  ; C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/MAIN_MEMORY.v         ;         ;
; rtl/DATAPATH.v                   ; yes             ; User Verilog HDL File  ; C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v            ;         ;
; rtl/MICROCODE_STORE.v            ; yes             ; User Verilog HDL File  ; C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/MICROCODE_STORE.v     ;         ;
; rtl/BRANCH_LOGIC.v               ; yes             ; User Verilog HDL File  ; C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/BRANCH_LOGIC.v        ;         ;
; rtl/ADDRESS_INCREMENTER.v        ; yes             ; User Verilog HDL File  ; C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/ADDRESS_INCREMENTER.v ;         ;
; rtl/CSADDRESS.v                  ; yes             ; User Verilog HDL File  ; C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CSADDRESS.v           ;         ;
; rtl/PSR.v                        ; yes             ; User Verilog HDL File  ; C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/PSR.v                 ;         ;
; rtl/CC_MUXX_LOAD.v               ; yes             ; User Verilog HDL File  ; C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_MUXX_LOAD.v        ;         ;
; rtl/CC_MUXX_EXTERNO.v            ; yes             ; User Verilog HDL File  ; C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_MUXX_EXTERNO.v     ;         ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 1,461       ;
;                                             ;             ;
; Total combinational functions               ; 1045        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 849         ;
;     -- 3 input functions                    ; 166         ;
;     -- <=2 input functions                  ; 30          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 962         ;
;     -- arithmetic mode                      ; 83          ;
;                                             ;             ;
; Total registers                             ; 496         ;
;     -- Dedicated logic registers            ; 496         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 34          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; CLOCK~input ;
; Maximum fan-out                             ; 496         ;
; Total fan-out                               ; 5962        ;
; Average fan-out                             ; 3.71        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                           ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                      ; Entity Name         ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------+---------------------+--------------+
; |BB_SYSTEM                                         ; 1045 (0)            ; 496 (0)                   ; 0           ; 0            ; 0       ; 0         ; 34   ; 0            ; |BB_SYSTEM                                                               ; BB_SYSTEM           ; work         ;
;    |CONTROL:CONTROL_u0|                            ; 82 (0)              ; 48 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BB_SYSTEM|CONTROL:CONTROL_u0                                            ; CONTROL             ; work         ;
;       |ADDRESS_INCREMENTER:ADDRESS_INCREMENTER_u0| ; 11 (11)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BB_SYSTEM|CONTROL:CONTROL_u0|ADDRESS_INCREMENTER:ADDRESS_INCREMENTER_u0 ; ADDRESS_INCREMENTER ; work         ;
;       |BRANCH_LOGIC:BRANCH_LOGIC_u0|               ; 6 (6)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BB_SYSTEM|CONTROL:CONTROL_u0|BRANCH_LOGIC:BRANCH_LOGIC_u0               ; BRANCH_LOGIC        ; work         ;
;       |CSADDRESS:CSADDRESS_u0|                     ; 36 (36)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BB_SYSTEM|CONTROL:CONTROL_u0|CSADDRESS:CSADDRESS_u0                     ; CSADDRESS           ; work         ;
;       |MICROCODE_STORE:MICROCODE_STORE_u0|         ; 29 (29)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BB_SYSTEM|CONTROL:CONTROL_u0|MICROCODE_STORE:MICROCODE_STORE_u0         ; MICROCODE_STORE     ; work         ;
;       |PSR:PSR_u0|                                 ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BB_SYSTEM|CONTROL:CONTROL_u0|PSR:PSR_u0                                 ; PSR                 ; work         ;
;    |DATAPATH:DATAPATH_u0|                          ; 942 (0)             ; 448 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BB_SYSTEM|DATAPATH:DATAPATH_u0                                          ; DATAPATH            ; work         ;
;       |CC_ALU:CC_ALU_u0|                           ; 224 (224)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BB_SYSTEM|DATAPATH:DATAPATH_u0|CC_ALU:CC_ALU_u0                         ; CC_ALU              ; work         ;
;       |CC_MUXX:CC_MUXX_ABUS|                       ; 328 (328)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BB_SYSTEM|DATAPATH:DATAPATH_u0|CC_MUXX:CC_MUXX_ABUS                     ; CC_MUXX             ; work         ;
;       |CC_MUXX:CC_MUXX_BBUS|                       ; 317 (317)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BB_SYSTEM|DATAPATH:DATAPATH_u0|CC_MUXX:CC_MUXX_BBUS                     ; CC_MUXX             ; work         ;
;       |CC_MUXX_EXTERNO:CC_MUXX_EXTERNO_AMUX|       ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BB_SYSTEM|DATAPATH:DATAPATH_u0|CC_MUXX_EXTERNO:CC_MUXX_EXTERNO_AMUX     ; CC_MUXX_EXTERNO     ; work         ;
;       |CC_MUXX_EXTERNO:CC_MUXX_EXTERNO_BMUX|       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BB_SYSTEM|DATAPATH:DATAPATH_u0|CC_MUXX_EXTERNO:CC_MUXX_EXTERNO_BMUX     ; CC_MUXX_EXTERNO     ; work         ;
;       |CC_MUXX_EXTERNO:CC_MUXX_EXTERNO_CMUX|       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BB_SYSTEM|DATAPATH:DATAPATH_u0|CC_MUXX_EXTERNO:CC_MUXX_EXTERNO_CMUX     ; CC_MUXX_EXTERNO     ; work         ;
;       |CC_MUXX_LOAD:CC_MUXX_LOAD_CBUSMUX|          ; 60 (60)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BB_SYSTEM|DATAPATH:DATAPATH_u0|CC_MUXX_LOAD:CC_MUXX_LOAD_CBUSMUX        ; CC_MUXX_LOAD        ; work         ;
;       |SC_RegGENERAL:SC_RegGENERAL_IR|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BB_SYSTEM|DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_IR           ; SC_RegGENERAL       ; work         ;
;       |SC_RegGENERAL:SC_RegGENERAL_Out|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BB_SYSTEM|DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_Out          ; SC_RegGENERAL       ; work         ;
;       |SC_RegGENERAL:SC_RegGENERAL_PC|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BB_SYSTEM|DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_PC           ; SC_RegGENERAL       ; work         ;
;       |SC_RegGENERAL:SC_RegGENERAL_R10|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BB_SYSTEM|DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_R10          ; SC_RegGENERAL       ; work         ;
;       |SC_RegGENERAL:SC_RegGENERAL_R11|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BB_SYSTEM|DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_R11          ; SC_RegGENERAL       ; work         ;
;       |SC_RegGENERAL:SC_RegGENERAL_R12|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BB_SYSTEM|DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_R12          ; SC_RegGENERAL       ; work         ;
;       |SC_RegGENERAL:SC_RegGENERAL_R3|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BB_SYSTEM|DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_R3           ; SC_RegGENERAL       ; work         ;
;       |SC_RegGENERAL:SC_RegGENERAL_R4|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BB_SYSTEM|DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_R4           ; SC_RegGENERAL       ; work         ;
;       |SC_RegGENERAL:SC_RegGENERAL_R5|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BB_SYSTEM|DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_R5           ; SC_RegGENERAL       ; work         ;
;       |SC_RegGENERAL:SC_RegGENERAL_R6|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BB_SYSTEM|DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_R6           ; SC_RegGENERAL       ; work         ;
;       |SC_RegGENERAL:SC_RegGENERAL_R7|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BB_SYSTEM|DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_R7           ; SC_RegGENERAL       ; work         ;
;       |SC_RegGENERAL:SC_RegGENERAL_R8|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BB_SYSTEM|DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_R8           ; SC_RegGENERAL       ; work         ;
;       |SC_RegGENERAL:SC_RegGENERAL_R9|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BB_SYSTEM|DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_R9           ; SC_RegGENERAL       ; work         ;
;       |SC_RegGENERAL:SC_RegGENERAL_r13|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BB_SYSTEM|DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_r13          ; SC_RegGENERAL       ; work         ;
;    |MAIN_MEMORY:MAIN_MEMORY_u0|                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BB_SYSTEM|MAIN_MEMORY:MAIN_MEMORY_u0                                    ; MAIN_MEMORY         ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                   ;
+--------------------------------------------------------------+-----------------------------------------------+------------------------+
; Latch Name                                                   ; Latch Enable Signal                           ; Free of Timing Hazards ;
+--------------------------------------------------------------+-----------------------------------------------+------------------------+
; DATAPATH:DATAPATH_u0|CC_ALU:CC_ALU_u0|CC_ALU_General_SetCode ; DATAPATH:DATAPATH_u0|CC_ALU:CC_ALU_u0|WideOr0 ; yes                    ;
; Number of user-specified and inferred latches = 1            ;                                               ;                        ;
+--------------------------------------------------------------+-----------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                                                   ;
+--------------------------------------------------------------------------------------------+---+
; Logic Cell Name                                                                            ;   ;
+--------------------------------------------------------------------------------------------+---+
; DATAPATH:DATAPATH_u0|CC_MUXX_EXTERNO:CC_MUXX_EXTERNO_AMUX|CC_MUXX_EXTERNO_data_OutBus[0]~4 ;   ;
; DATAPATH:DATAPATH_u0|CC_MUXX_EXTERNO:CC_MUXX_EXTERNO_AMUX|CC_MUXX_EXTERNO_data_OutBus[3]~1 ;   ;
; DATAPATH:DATAPATH_u0|CC_MUXX_EXTERNO:CC_MUXX_EXTERNO_AMUX|CC_MUXX_EXTERNO_data_OutBus[2]~2 ;   ;
; DATAPATH:DATAPATH_u0|CC_MUXX_EXTERNO:CC_MUXX_EXTERNO_AMUX|CC_MUXX_EXTERNO_data_OutBus[1]~3 ;   ;
; DATAPATH:DATAPATH_u0|CC_MUXX_EXTERNO:CC_MUXX_EXTERNO_AMUX|CC_MUXX_EXTERNO_data_OutBus[4]~0 ;   ;
; Number of logic cells representing combinational loops                                     ; 5 ;
+--------------------------------------------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                ;
+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Register name                                                                                ; Reason for Removal                                                                 ;
+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; CONTROL:CONTROL_u0|MICROCODE_STORE:MICROCODE_STORE_u0|OUT_Register[22,24,25,29..32,36,38,39] ; Stuck at GND due to stuck port data_in                                             ;
; CONTROL:CONTROL_u0|MICROCODE_STORE:MICROCODE_STORE_u0|OUT_Register[2,3,7,8,20]               ; Merged with CONTROL:CONTROL_u0|MICROCODE_STORE:MICROCODE_STORE_u0|OUT_Register[34] ;
; CONTROL:CONTROL_u0|MICROCODE_STORE:MICROCODE_STORE_u0|OUT_Register[21]                       ; Merged with CONTROL:CONTROL_u0|MICROCODE_STORE:MICROCODE_STORE_u0|OUT_Register[26] ;
; CONTROL:CONTROL_u0|MICROCODE_STORE:MICROCODE_STORE_u0|OUT_Register[19]                       ; Merged with CONTROL:CONTROL_u0|MICROCODE_STORE:MICROCODE_STORE_u0|OUT_Register[23] ;
; CONTROL:CONTROL_u0|MICROCODE_STORE:MICROCODE_STORE_u0|OUT_Register[1,9]                      ; Merged with CONTROL:CONTROL_u0|MICROCODE_STORE:MICROCODE_STORE_u0|OUT_Register[10] ;
; CONTROL:CONTROL_u0|MICROCODE_STORE:MICROCODE_STORE_u0|OUT_Register[4]                        ; Merged with CONTROL:CONTROL_u0|MICROCODE_STORE:MICROCODE_STORE_u0|OUT_Register[5]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R0|RegFIXED_Register[18,26]                     ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[10]                        ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R0|RegFIXED_Register[10,30]                     ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[14]                        ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R0|RegFIXED_Register[22]                        ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[22]                        ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R0|RegFIXED_Register[14]                        ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[6]                         ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R0|RegFIXED_Register[0,6]                       ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[16]                        ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R0|RegFIXED_Register[28]                        ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[24]                        ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R0|RegFIXED_Register[24]                        ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[12]                        ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R0|RegFIXED_Register[20]                        ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[28]                        ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R0|RegFIXED_Register[16]                        ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[8]                         ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R0|RegFIXED_Register[12]                        ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[20]                        ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R0|RegFIXED_Register[8]                         ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[4]                         ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R0|RegFIXED_Register[1,4]                       ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[17]                        ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R0|RegFIXED_Register[31]                        ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[25]                        ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R0|RegFIXED_Register[29]                        ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[15]                        ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R0|RegFIXED_Register[27]                        ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[29]                        ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R0|RegFIXED_Register[25]                        ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[13]                        ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R0|RegFIXED_Register[23]                        ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[23]                        ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R0|RegFIXED_Register[21]                        ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[11]                        ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R0|RegFIXED_Register[17,19]                     ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[9]                         ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R0|RegFIXED_Register[15]                        ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[21]                        ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R0|RegFIXED_Register[13]                        ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[7]                         ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R0|RegFIXED_Register[11]                        ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[27]                        ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R0|RegFIXED_Register[9]                         ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[5]                         ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R0|RegFIXED_Register[7]                         ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[19]                        ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R0|RegFIXED_Register[5]                         ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[1,3]                       ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R0|RegFIXED_Register[3]                         ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[2,18,26,30]                ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R0|RegFIXED_Register[2]                         ; Merged with DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]  ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[0]                         ; Stuck at VCC due to stuck port data_in                                             ;
; DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1|RegFIXED_Register[31]                        ; Stuck at GND due to stuck port data_in                                             ;
; Total Number of Removed Registers = 84                                                       ;                                                                                    ;
+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 496   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 3     ;
; Number of registers using Asynchronous Clear ; 496   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 452   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |BB_SYSTEM|CONTROL:CONTROL_u0|CSADDRESS:CSADDRESS_u0|CSADDRESS_General_Address[8] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |BB_SYSTEM|CONTROL:CONTROL_u0|CSADDRESS:CSADDRESS_u0|CSADDRESS_General_Address[5] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |BB_SYSTEM|CONTROL:CONTROL_u0|CSADDRESS:CSADDRESS_u0|CSADDRESS_General_Address[1] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |BB_SYSTEM|CONTROL:CONTROL_u0|BRANCH_LOGIC:BRANCH_LOGIC_u0|Condition_Register[0]  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; No         ; |BB_SYSTEM|DATAPATH:DATAPATH_u0|CC_ALU:CC_ALU_u0|Add0                             ;
; 64:1               ; 32 bits   ; 1344 LEs      ; 352 LEs              ; 992 LEs                ; No         ; |BB_SYSTEM|DATAPATH:DATAPATH_u0|CC_MUXX:CC_MUXX_ABUS|Mux9                         ;
; 64:1               ; 32 bits   ; 1344 LEs      ; 352 LEs              ; 992 LEs                ; No         ; |BB_SYSTEM|DATAPATH:DATAPATH_u0|CC_MUXX:CC_MUXX_BBUS|Mux31                        ;
; 13:1               ; 32 bits   ; 256 LEs       ; 128 LEs              ; 128 LEs                ; No         ; |BB_SYSTEM|DATAPATH:DATAPATH_u0|CC_ALU:CC_ALU_u0|Mux25                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; No         ; |BB_SYSTEM|DATAPATH:DATAPATH_u0|CC_ALU:CC_ALU_u0|Add0                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |BB_SYSTEM ;
+--------------------------------+-------+----------------------------------+
; Parameter Name                 ; Value ; Type                             ;
+--------------------------------+-------+----------------------------------+
; DATAWIDTH_BUS                  ; 32    ; Signed Integer                   ;
; DATAWIDTH_MIR_DIRECTION        ; 6     ; Signed Integer                   ;
; DATAWIDTH_SCRATCHPAD_DIRECTION ; 5     ; Signed Integer                   ;
; DATAWIDTH_ALU_SELECTION        ; 4     ; Signed Integer                   ;
; DATAWIDTH_DECODEROP            ; 8     ; Signed Integer                   ;
; DATAWIDTH_DECODER_SELECTION    ; 4     ; Signed Integer                   ;
; DATAWIDTH_DECODER_OUT          ; 14    ; Signed Integer                   ;
+--------------------------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0 ;
+--------------------------------+-------+--------------------------+
; Parameter Name                 ; Value ; Type                     ;
+--------------------------------+-------+--------------------------+
; DATAWIDTH_BUS                  ; 32    ; Signed Integer           ;
; DATAWIDTH_SCRATCHPAD_DIRECTION ; 5     ; Signed Integer           ;
; DATAWIDTH_MIR_DIRECTION        ; 6     ; Signed Integer           ;
; DATAWIDTH_ALU_SELECTION        ; 4     ; Signed Integer           ;
; DATAWIDTH_DECODER_SELECTION    ; 4     ; Signed Integer           ;
; DATAWIDTH_DECODER_OUT          ; 14    ; Signed Integer           ;
+--------------------------------+-------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|CC_ALU:CC_ALU_u0 ;
+-------------------------+-------+--------------------------------------------------+
; Parameter Name          ; Value ; Type                                             ;
+-------------------------+-------+--------------------------------------------------+
; DATAWIDTH_BUS           ; 32    ; Signed Integer                                   ;
; DATAWIDTH_ALU_SELECTION ; 4     ; Signed Integer                                   ;
+-------------------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|CC_MUXX:CC_MUXX_ABUS ;
+-------------------------+-------+------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                 ;
+-------------------------+-------+------------------------------------------------------+
; DATAWIDTH_MIR_DIRECTION ; 6     ; Signed Integer                                       ;
; DATAWIDTH_BUS           ; 32    ; Signed Integer                                       ;
+-------------------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|CC_MUXX:CC_MUXX_BBUS ;
+-------------------------+-------+------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                 ;
+-------------------------+-------+------------------------------------------------------+
; DATAWIDTH_MIR_DIRECTION ; 6     ; Signed Integer                                       ;
; DATAWIDTH_BUS           ; 32    ; Signed Integer                                       ;
+-------------------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|CC_MUXX_LOAD:CC_MUXX_LOAD_CBUSMUX ;
+-------------------------+-------+-------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                              ;
+-------------------------+-------+-------------------------------------------------------------------+
; DATAWIDTH_MIR_DIRECTION ; 6     ; Signed Integer                                                    ;
; DATAWIDTH_BUS           ; 32    ; Signed Integer                                                    ;
; DATAWIDTH_DECODER_OUT   ; 14    ; Signed Integer                                                    ;
+-------------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|CC_MUXX_EXTERNO:CC_MUXX_EXTERNO_AMUX ;
+--------------------------------+-------+---------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                          ;
+--------------------------------+-------+---------------------------------------------------------------+
; DATAWIDTH_SCRATCHPAD_DIRECTION ; 5     ; Signed Integer                                                ;
; DATAWIDTH_MIR_DIRECTION        ; 6     ; Signed Integer                                                ;
+--------------------------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|CC_MUXX_EXTERNO:CC_MUXX_EXTERNO_BMUX ;
+--------------------------------+-------+---------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                          ;
+--------------------------------+-------+---------------------------------------------------------------+
; DATAWIDTH_SCRATCHPAD_DIRECTION ; 5     ; Signed Integer                                                ;
; DATAWIDTH_MIR_DIRECTION        ; 6     ; Signed Integer                                                ;
+--------------------------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|CC_MUXX_EXTERNO:CC_MUXX_EXTERNO_CMUX ;
+--------------------------------+-------+---------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                          ;
+--------------------------------+-------+---------------------------------------------------------------+
; DATAWIDTH_SCRATCHPAD_DIRECTION ; 5     ; Signed Integer                                                ;
; DATAWIDTH_MIR_DIRECTION        ; 6     ; Signed Integer                                                ;
+--------------------------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R0 ;
+--------------------+----------------------------------+--------------------------------------+
; Parameter Name     ; Value                            ; Type                                 ;
+--------------------+----------------------------------+--------------------------------------+
; DATAWIDTH_BUS      ; 32                               ; Signed Integer                       ;
; DATA_REGFIXED_INIT ; 00000000000000000000000000000000 ; Unsigned Binary                      ;
+--------------------+----------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1 ;
+--------------------+----------------------------------+--------------------------------------+
; Parameter Name     ; Value                            ; Type                                 ;
+--------------------+----------------------------------+--------------------------------------+
; DATAWIDTH_BUS      ; 32                               ; Signed Integer                       ;
; DATA_REGFIXED_INIT ; 00000000000000000000000000000001 ; Unsigned Binary                      ;
+--------------------+----------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_PC ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; DATAWIDTH_BUS  ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_IR ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; DATAWIDTH_BUS  ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_Out ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; DATAWIDTH_BUS  ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_R3 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; DATAWIDTH_BUS  ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_R4 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; DATAWIDTH_BUS  ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_R5 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; DATAWIDTH_BUS  ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_R6 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; DATAWIDTH_BUS  ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_R7 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; DATAWIDTH_BUS  ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_R8 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; DATAWIDTH_BUS  ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_R9 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; DATAWIDTH_BUS  ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_R10 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; DATAWIDTH_BUS  ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_R11 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; DATAWIDTH_BUS  ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_R12 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; DATAWIDTH_BUS  ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_r13 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; DATAWIDTH_BUS  ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CONTROL:CONTROL_u0 ;
+-------------------------+-------+-------------------------------+
; Parameter Name          ; Value ; Type                          ;
+-------------------------+-------+-------------------------------+
; DATAWIDTH_MIR_DIRECTION ; 6     ; Signed Integer                ;
; DATAWIDTH_ALU_SELECTION ; 4     ; Signed Integer                ;
; DATAWIDTH_DECODEROP     ; 8     ; Signed Integer                ;
+-------------------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CONTROL:CONTROL_u0|MICROCODE_STORE:MICROCODE_STORE_u0 ;
+----------------------------+-------+---------------------------------------------------------------+
; Parameter Name             ; Value ; Type                                                          ;
+----------------------------+-------+---------------------------------------------------------------+
; DATAWIDTH_MIR_DIRECTION    ; 6     ; Signed Integer                                                ;
; DATAWIDTH_ALU_SELECTION    ; 4     ; Signed Integer                                                ;
; DATAWIDTH_DECODEROP        ; 8     ; Signed Integer                                                ;
; DATAWIDTH_CONDITION        ; 3     ; Signed Integer                                                ;
; DATAWIDTH_JUMPADDRESS      ; 11    ; Signed Integer                                                ;
; DATAWIDTH_MICROINSTRUCTION ; 41    ; Signed Integer                                                ;
+----------------------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CONTROL:CONTROL_u0|BRANCH_LOGIC:BRANCH_LOGIC_u0 ;
+------------------------+-------+-------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                        ;
+------------------------+-------+-------------------------------------------------------------+
; BRANCH_LOGIC_PSR       ; 4     ; Signed Integer                                              ;
; BRANCH_LOGIC_CONDITION ; 3     ; Signed Integer                                              ;
; BRANCH_LOGIC_TIPO      ; 2     ; Signed Integer                                              ;
+------------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CONTROL:CONTROL_u0|ADDRESS_INCREMENTER:ADDRESS_INCREMENTER_u0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; CSAI_DATAWIDTH ; 11    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CONTROL:CONTROL_u0|CSADDRESS:CSADDRESS_u0 ;
+---------------------+-------+----------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                     ;
+---------------------+-------+----------------------------------------------------------+
; DATAWIDTH_CSADDRESS ; 11    ; Signed Integer                                           ;
; DATAWIDTH_OPS       ; 8     ; Signed Integer                                           ;
; DATAWIDTH_CBL       ; 2     ; Signed Integer                                           ;
+---------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CONTROL:CONTROL_u0|PSR:PSR_u0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; PSR_PSR        ; 4     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAIN_MEMORY:MAIN_MEMORY_u0 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATAWIDTH_BUS  ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 34                          ;
; cycloneiii_ff         ; 496                         ;
;     CLR               ; 41                          ;
;     CLR SLD           ; 3                           ;
;     ENA CLR           ; 452                         ;
; cycloneiii_lcell_comb ; 1045                        ;
;     arith             ; 83                          ;
;         2 data inputs ; 9                           ;
;         3 data inputs ; 74                          ;
;     normal            ; 962                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 18                          ;
;         3 data inputs ; 92                          ;
;         4 data inputs ; 849                         ;
;                       ;                             ;
; Max LUT depth         ; 20.90                       ;
; Average LUT depth     ; 14.35                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu Oct 17 17:39:29 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 1 design units, including 1 entities, in source file rtl/udatapath.v
    Info (12023): Found entity 1: uDATAPATH File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/uDATAPATH.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sc_reggeneral.v
    Info (12023): Found entity 1: SC_RegGENERAL File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/SC_RegGENERAL.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sc_regfixed.v
    Info (12023): Found entity 1: SC_RegFIXED File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/SC_RegFIXED.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cc_muxx.v
    Info (12023): Found entity 1: CC_MUXX File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_MUXX.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cc_decoder.v
    Info (12023): Found entity 1: CC_DECODER File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_DECODER.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cc_alu.v
    Info (12023): Found entity 1: CC_ALU File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_ALU.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file bb_system.v
    Info (12023): Found entity 1: BB_SYSTEM File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file rtl/control.v
    Info (12023): Found entity 1: CONTROL File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file rtl/main_memory.v
    Info (12023): Found entity 1: MAIN_MEMORY File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/MAIN_MEMORY.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file rtl/datapath.v
    Info (12023): Found entity 1: DATAPATH File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file rtl/microcode_store.v
    Info (12023): Found entity 1: MICROCODE_STORE File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/MICROCODE_STORE.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file rtl/branch_logic.v
    Info (12023): Found entity 1: BRANCH_LOGIC File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/BRANCH_LOGIC.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file rtl/address_incrementer.v
    Info (12023): Found entity 1: ADDRESS_INCREMENTER File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/ADDRESS_INCREMENTER.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file rtl/csaddress.v
    Info (12023): Found entity 1: CSADDRESS File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CSADDRESS.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file rtl/psr.v
    Info (12023): Found entity 1: PSR File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/PSR.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cc_muxx_load.v
    Info (12023): Found entity 1: CC_MUXX_LOAD File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_MUXX_LOAD.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cc_muxx_externo.v
    Info (12023): Found entity 1: CC_MUXX_EXTERNO File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_MUXX_EXTERNO.v Line: 17
Warning (10222): Verilog HDL Parameter Declaration warning at DATAPATH.v(46): Parameter Declaration in module "DATAPATH" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v Line: 46
Warning (10222): Verilog HDL Parameter Declaration warning at DATAPATH.v(47): Parameter Declaration in module "DATAPATH" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v Line: 47
Warning (10222): Verilog HDL Parameter Declaration warning at CONTROL.v(45): Parameter Declaration in module "CONTROL" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v Line: 45
Warning (10222): Verilog HDL Parameter Declaration warning at CONTROL.v(46): Parameter Declaration in module "CONTROL" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v Line: 46
Warning (10222): Verilog HDL Parameter Declaration warning at CONTROL.v(47): Parameter Declaration in module "CONTROL" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v Line: 47
Warning (10222): Verilog HDL Parameter Declaration warning at CONTROL.v(48): Parameter Declaration in module "CONTROL" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v Line: 48
Info (12127): Elaborating entity "BB_SYSTEM" for the top level hierarchy
Info (12128): Elaborating entity "DATAPATH" for hierarchy "DATAPATH:DATAPATH_u0" File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v Line: 98
Info (12128): Elaborating entity "CC_ALU" for hierarchy "DATAPATH:DATAPATH_u0|CC_ALU:CC_ALU_u0" File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v Line: 119
Warning (10036): Verilog HDL or VHDL warning at CC_ALU.v(51): object "addition0" assigned a value but never read File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_ALU.v Line: 51
Warning (10036): Verilog HDL or VHDL warning at CC_ALU.v(52): object "addition1" assigned a value but never read File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_ALU.v Line: 52
Warning (10240): Verilog HDL Always Construct warning at CC_ALU.v(61): inferring latch(es) for variable "CC_ALU_General_SetCode", which holds its previous value in one or more paths through the always construct File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_ALU.v Line: 61
Info (10041): Inferred latch for "CC_ALU_General_SetCode" at CC_ALU.v(61) File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_ALU.v Line: 61
Info (12128): Elaborating entity "CC_MUXX" for hierarchy "DATAPATH:DATAPATH_u0|CC_MUXX:CC_MUXX_ABUS" File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v Line: 143
Info (12128): Elaborating entity "CC_MUXX_LOAD" for hierarchy "DATAPATH:DATAPATH_u0|CC_MUXX_LOAD:CC_MUXX_LOAD_CBUSMUX" File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v Line: 178
Info (12128): Elaborating entity "CC_MUXX_EXTERNO" for hierarchy "DATAPATH:DATAPATH_u0|CC_MUXX_EXTERNO:CC_MUXX_EXTERNO_AMUX" File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v Line: 188
Info (12128): Elaborating entity "SC_RegFIXED" for hierarchy "DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R0" File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v Line: 220
Info (12128): Elaborating entity "SC_RegFIXED" for hierarchy "DATAPATH:DATAPATH_u0|SC_RegFIXED:SC_RegFIXED_R1" File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v Line: 228
Info (12128): Elaborating entity "SC_RegGENERAL" for hierarchy "DATAPATH:DATAPATH_u0|SC_RegGENERAL:SC_RegGENERAL_PC" File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v Line: 240
Info (12128): Elaborating entity "CONTROL" for hierarchy "CONTROL:CONTROL_u0" File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v Line: 121
Info (12128): Elaborating entity "MICROCODE_STORE" for hierarchy "CONTROL:CONTROL_u0|MICROCODE_STORE:MICROCODE_STORE_u0" File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v Line: 108
Info (12128): Elaborating entity "BRANCH_LOGIC" for hierarchy "CONTROL:CONTROL_u0|BRANCH_LOGIC:BRANCH_LOGIC_u0" File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v Line: 120
Warning (10230): Verilog HDL assignment warning at BRANCH_LOGIC.v(88): truncated value with size 3 to match size of target (2) File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/BRANCH_LOGIC.v Line: 88
Info (12128): Elaborating entity "ADDRESS_INCREMENTER" for hierarchy "CONTROL:CONTROL_u0|ADDRESS_INCREMENTER:ADDRESS_INCREMENTER_u0" File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v Line: 131
Warning (10230): Verilog HDL assignment warning at ADDRESS_INCREMENTER.v(52): truncated value with size 32 to match size of target (11) File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/ADDRESS_INCREMENTER.v Line: 52
Info (12128): Elaborating entity "CSADDRESS" for hierarchy "CONTROL:CONTROL_u0|CSADDRESS:CSADDRESS_u0" File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v Line: 144
Info (12128): Elaborating entity "PSR" for hierarchy "CONTROL:CONTROL_u0|PSR:PSR_u0" File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v Line: 158
Info (12128): Elaborating entity "MAIN_MEMORY" for hierarchy "MAIN_MEMORY:MAIN_MEMORY_u0" File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v Line: 133
Warning (10762): Verilog HDL Case Statement warning at MAIN_MEMORY.v(62): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/MAIN_MEMORY.v Line: 62
Warning (13012): Latch DATAPATH:DATAPATH_u0|CC_ALU:CC_ALU_u0|CC_ALU_General_SetCode has unsafe behavior File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_ALU.v Line: 61
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CONTROL:CONTROL_u0|MICROCODE_STORE:MICROCODE_STORE_u0|OUT_Register[17] File: C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/MICROCODE_STORE.v Line: 102
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1530 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 1496 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 4814 megabytes
    Info: Processing ended: Thu Oct 17 17:39:50 2019
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:32


