Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Tue Oct 21 19:55:32 2025


Cell Usage:
GTP_APM_E1                   74 uses
GTP_DFF                      11 uses
GTP_DFF_C                  5357 uses
GTP_DFF_CE                  323 uses
GTP_DFF_E                    51 uses
GTP_DFF_P                    26 uses
GTP_DFF_PE                    5 uses
GTP_DFF_R                    39 uses
GTP_DFF_RE                   46 uses
GTP_DFF_S                     4 uses
GTP_DFF_SE                    1 use
GTP_DRM18K                    9 uses
GTP_DRM9K                     1 use
GTP_GRS                       1 use
GTP_INV                      11 uses
GTP_LUT1                     41 uses
GTP_LUT2                    200 uses
GTP_LUT3                   1359 uses
GTP_LUT4                    583 uses
GTP_LUT5                    467 uses
GTP_LUT5CARRY              1285 uses
GTP_LUT5M                   598 uses
GTP_MUX2LUT6                266 uses
GTP_MUX2LUT7                108 uses
GTP_MUX2LUT8                 54 uses
GTP_PLL_E3                    2 uses
GTP_RAM16X1DP               514 uses
GTP_RAM32X1DP              2304 uses
GTP_ROM128X1                  2 uses
GTP_ROM256X1                 12 uses
GTP_ROM32X1                   6 uses
GTP_ROM64X1                  12 uses

I/O ports: 71
GTP_INBUF                  28 uses
GTP_IOBUF                   1 use
GTP_OUTBUF                 42 uses

Mapping Summary:
Total LUTs: 7485 of 42800 (17.49%)
	LUTs as dram: 2818 of 17000 (16.58%)
	LUTs as logic: 4667
Total Registers: 5863 of 64200 (9.13%)
Total Latches: 0

DRM18K:
Total DRM18K = 9.5 of 134 (7.09%)

APMs:
Total APMs = 74.00 of 84 (88.10%)

Total I/O ports = 71 of 296 (23.99%)


Overview of Control Sets:

Number of unique control sets : 56

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 2        | 1                 1
  [2, 4)      | 6        | 3                 3
  [4, 6)      | 7        | 3                 4
  [6, 8)      | 2        | 1                 1
  [8, 10)     | 5        | 4                 1
  [10, 12)    | 17       | 1                 16
  [12, 14)    | 4        | 0                 4
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 13       | 4                 9
--------------------------------------------------------------
  The maximum fanout: 5044
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 11
  NO              NO                YES                5383
  NO              YES               NO                 43
  YES             NO                NO                 51
  YES             NO                YES                328
  YES             YES               NO                 47
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file signal_analyzer_top_controlsets.txt.


Device Utilization Summary Of Each Module:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                                | LUT      | FF       | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| signal_analyzer_top                                             | 7485     | 5863     | 2818                | 74      | 9.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 71     | 0           | 0           | 0            | 0        | 1285          | 266          | 108          | 54           | 0       | 0        | 2       | 0        | 0          | 0             | 1         | 0        | 0        
| + u_adc_dual                                                    | 20       | 61       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ch1_fifo                                                    | 112      | 100      | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_fifo_ip                                                   | 112      | 100      | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_async_ip                                 | 112      | 100      | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                        | 112      | 100      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                           | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ch1_spectrum_ram0                                           | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_dpram_ip                                                  | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_dpram                                        | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ch1_spectrum_ram1                                           | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_dpram_ip                                                  | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_dpram                                        | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ch2_fifo                                                    | 112      | 100      | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_fifo_ip                                                   | 112      | 100      | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_async_ip                                 | 112      | 100      | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                        | 112      | 100      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                           | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ch2_spectrum_ram0                                           | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_dpram_ip                                                  | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_dpram                                        | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ch2_spectrum_ram1                                           | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_dpram_ip                                                  | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_dpram                                        | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_dual_fft_ctrl                                               | 169      | 291      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 72            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_spectrum_calc                                             | 95       | 180      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 63            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_fft_1024                                                    | 6441     | 4844     | 2818                | 74      | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 904           | 266          | 108          | 54           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_output_ctrl                                               | 3        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + use_pipeline.u_pipeline_core                                | 6422     | 4814     | 2818                | 74      | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 894           | 266          | 108          | 54           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + inst_r22_dif_group[0].u_r22_dif_group                     | 959      | 783      | 323                 | 12      | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 164           | 36           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en.u_r22_bf2                                        | 485      | 254      | 299                 | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 23            | 36           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_parallel_as.u_r22bf_as_paral                      | 485      | 254      | 299                 | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 23            | 36           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + inst_shift_ram.u_shift_ram                          | 382      | 44       | 288                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 14            | 36           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                        | 382      | 44       | 288                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 14            | 36           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg            | 382      | 44       | 288                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 14            | 36           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                   | 382      | 44       | 288                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 14            | 36           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                        | 367      | 36       | 288                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 36           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_input_sreg                                     | 0        | 34       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_output_sreg                                    | 0        | 36       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_index_input_sreg                                  | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_o_user_info_sreg                                  | 14       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg              | 14       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                     | 14       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                          | 11       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_as_core                                      | 0        | 0        | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_adder                                      | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                                        | 0        | 0        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                          | 0        | 0        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                                        | 0        | 0        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                          | 0        | 0        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_subtractor                                 | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                                        | 0        | 0        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                          | 0        | 0        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                                        | 0        | 0        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                          | 0        | 0        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                                     | 0        | 34       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_output_sreg                                    | 0        | 36       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en.u_r22_mult_by_j                                  | 66       | 45       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 32            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle     | 297      | 265      | 13                  | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 84            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_comp_mult                                           | 2        | 0        | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + t16.u_comp_mult_t16                                 | 2        | 0        | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_4mult_1                                         | 0        | 0        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_4mult_2                                         | 1        | 0        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_4mult_3                                         | 0        | 0        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_4mult_4                                         | 1        | 0        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_fft_comp_round                                      | 92       | 173      | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_round                                          | 46       | 87       | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 26            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_din_sign_sreg                 | 1        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg            | 1        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                   | 1        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                        | 1        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_rouning_adder                 | 26       | 40       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 26            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                         | 26       | 40       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 26            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_round                                          | 46       | 86       | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 26            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_din_sign_sreg                 | 1        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg            | 1        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                   | 1        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                        | 1        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_rouning_adder                 | 26       | 39       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 26            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                         | 26       | 39       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 26            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_o_user_info_sreg                                    | 14       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + latency_larger_than_2.u_distram_sreg                | 14       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_shiftregister                       | 14       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_sdpram                            | 11       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_twiddle_gen                                         | 170      | 71       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                                     | 0        | 22       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_sin_rom                                           | 110      | 16       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_sin_distram_rom                     | 110      | 16       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_r22_bf1                                               | 111      | 219      | 11                  | 4       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 25            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_parallel_as.u_r22bf_as_paral                      | 111      | 219      | 11                  | 4       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 25            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + inst_shift_ram.u_shift_ram                          | 17       | 51       | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_drm.u_drm_sreg                                | 17       | 51       | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_drm_sdpram                                    | 0        | 34       | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_output_sreg                                    | 0        | 34       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_index_input_sreg                                  | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_o_user_info_sreg                                  | 11       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg              | 11       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                     | 11       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                          | 11       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_as_core                                      | 0        | 0        | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_adder                                      | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                                        | 0        | 0        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                          | 0        | 0        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                                        | 0        | 0        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                          | 0        | 0        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_subtractor                                 | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                                        | 0        | 0        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                          | 0        | 0        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                                        | 0        | 0        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                          | 0        | 0        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                                     | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_output_sreg                                    | 0        | 34       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + inst_r22_dif_group[1].u_r22_dif_group                     | 910      | 1008     | 279                 | 22      | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 206           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en.u_r22_bf2                                        | 249      | 288      | 95                  | 8       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_parallel_as.u_r22bf_as_paral                      | 249      | 288      | 95                  | 8       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + inst_shift_ram.u_shift_ram                          | 137      | 48       | 84                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                        | 137      | 48       | 84                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg            | 137      | 48       | 84                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                   | 137      | 48       | 84                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                        | 126      | 42       | 84                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_input_sreg                                     | 0        | 40       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_output_sreg                                    | 0        | 42       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_index_input_sreg                                  | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_o_user_info_sreg                                  | 11       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg              | 11       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                     | 11       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                          | 11       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_as_core                                      | 0        | 0        | 0                   | 8       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_adder                                      | 0        | 0        | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                                        | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                          | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                                        | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                          | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_subtractor                                 | 0        | 0        | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                                        | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                          | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                                        | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                          | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                                     | 0        | 40       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_output_sreg                                    | 0        | 42       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en.u_r22_mult_by_j                                  | 78       | 51       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle     | 259      | 392      | 13                  | 6       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 128           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_comp_mult                                           | 46       | 122      | 0                   | 6       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 44            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + t3.u_comp_mult_t3                                   | 46       | 122      | 0                   | 6       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 44            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_1_1                                       | 1        | 0        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_1_2                                       | 0        | 0        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_2_1                                       | 0        | 0        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_2_2                                       | 0        | 0        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_3_1                                       | 1        | 0        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_3_2                                       | 0        | 0        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sreg_dly1                                       | 0        | 42       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sreg_dly2                                       | 0        | 36       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_fft_comp_round                                      | 100      | 188      | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 56            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_round                                          | 50       | 94       | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_din_sign_sreg                 | 1        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg            | 1        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                   | 1        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                        | 1        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_rouning_adder                 | 28       | 43       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                         | 28       | 43       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_round                                          | 50       | 94       | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_din_sign_sreg                 | 1        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg            | 1        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                   | 1        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                        | 1        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_rouning_adder                 | 28       | 43       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                         | 28       | 43       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_o_user_info_sreg                                    | 12       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + latency_larger_than_2.u_distram_sreg                | 12       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_shiftregister                       | 12       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_sdpram                            | 11       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_twiddle_gen                                         | 86       | 63       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 21            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                                     | 0        | 18       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_sin_rom                                           | 32       | 16       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_sin_distram_rom                     | 32       | 16       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_r22_bf1                                               | 324      | 277      | 171                 | 8       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 21            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_parallel_as.u_r22bf_as_paral                      | 324      | 277      | 171                 | 8       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 21            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + inst_shift_ram.u_shift_ram                          | 216      | 47       | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                        | 216      | 47       | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg            | 216      | 47       | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                   | 216      | 47       | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                        | 203      | 40       | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_input_sreg                                     | 0        | 38       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_output_sreg                                    | 0        | 40       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_index_input_sreg                                  | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_o_user_info_sreg                                  | 11       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg              | 11       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                     | 11       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                          | 11       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_as_core                                      | 0        | 0        | 0                   | 8       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_adder                                      | 0        | 0        | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                                        | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                          | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                                        | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                          | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_subtractor                                 | 0        | 0        | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                                        | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                          | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                                        | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                          | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                                     | 0        | 38       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_output_sreg                                    | 0        | 40       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + inst_r22_dif_group[2].u_r22_dif_group                     | 698      | 968      | 168                 | 18      | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 182           | 6            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en.u_r22_bf2                                        | 207      | 210      | 100                 | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_multiplex_as.u_r22bf_as_multi                     | 207      | 210      | 100                 | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_o_user_info_sreg                                  | 11       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg              | 11       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                     | 11       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                          | 11       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_addsub                                       | 1        | 0        | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_im_add                                          | 1        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_apm.u_apm_addsub                            | 1        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_re_add                                          | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_apm.u_apm_addsub                            | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_shift_ram_1                                       | 45       | 45       | 45                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                        | 45       | 45       | 45                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg            | 45       | 45       | 45                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                   | 45       | 45       | 45                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                        | 45       | 45       | 45                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_shift_ram_2                                       | 44       | 44       | 44                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                        | 44       | 44       | 44                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg            | 44       | 44       | 44                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                   | 44       | 44       | 44                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                        | 44       | 44       | 44                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en.u_r22_mult_by_j                                  | 86       | 55       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle     | 236      | 404      | 13                  | 6       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 122           | 6            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_comp_mult                                           | 50       | 130      | 0                   | 6       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + t3.u_comp_mult_t3                                   | 50       | 130      | 0                   | 6       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_1_1                                       | 1        | 0        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_1_2                                       | 0        | 0        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_2_1                                       | 0        | 0        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_2_2                                       | 0        | 0        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_3_1                                       | 1        | 0        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_3_2                                       | 0        | 0        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sreg_dly1                                       | 0        | 46       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sreg_dly2                                       | 0        | 36       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_fft_comp_round                                      | 108      | 204      | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 60            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_round                                          | 54       | 102      | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_din_sign_sreg                 | 1        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg            | 1        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                   | 1        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                        | 1        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_rouning_adder                 | 30       | 47       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                         | 30       | 47       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_round                                          | 54       | 102      | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_din_sign_sreg                 | 1        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg            | 1        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                   | 1        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                        | 1        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_rouning_adder                 | 30       | 47       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                         | 30       | 47       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_o_user_info_sreg                                    | 11       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + latency_larger_than_2.u_distram_sreg                | 11       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_shiftregister                       | 11       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_sdpram                            | 11       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_twiddle_gen                                         | 61       | 53       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 14            | 6            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                                     | 0        | 14       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_sin_rom                                           | 14       | 14       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_sin_distram_rom                     | 14       | 14       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_r22_bf1                                               | 169      | 299      | 55                  | 8       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_parallel_as.u_r22bf_as_paral                      | 169      | 299      | 55                  | 8       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + inst_shift_ram.u_shift_ram                          | 53       | 49       | 44                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                        | 53       | 49       | 44                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg            | 53       | 49       | 44                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                   | 53       | 49       | 44                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                        | 44       | 44       | 44                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_input_sreg                                     | 0        | 42       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_output_sreg                                    | 0        | 44       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_index_input_sreg                                  | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_o_user_info_sreg                                  | 11       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg              | 11       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                     | 11       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                          | 11       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_as_core                                      | 0        | 0        | 0                   | 8       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_adder                                      | 0        | 0        | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                                        | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                          | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                                        | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                          | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_subtractor                                 | 0        | 0        | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                                        | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                          | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                                        | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                          | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                                     | 0        | 42       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_output_sreg                                    | 0        | 44       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + inst_r22_dif_group[3].u_r22_dif_group                     | 781      | 926      | 225                 | 14      | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 194           | 6            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en.u_r22_bf2                                        | 225      | 226      | 108                 | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_multiplex_as.u_r22bf_as_multi                     | 225      | 226      | 108                 | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_o_user_info_sreg                                  | 11       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg              | 11       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                     | 11       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                          | 11       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_addsub                                       | 1        | 0        | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_im_add                                          | 1        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_apm.u_apm_addsub                            | 1        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_re_add                                          | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_apm.u_apm_addsub                            | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_shift_ram_1                                       | 51       | 49       | 49                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                        | 51       | 49       | 49                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg            | 51       | 49       | 49                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                   | 51       | 49       | 49                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                        | 49       | 49       | 49                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_shift_ram_2                                       | 48       | 48       | 48                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                        | 48       | 48       | 48                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg            | 48       | 48       | 48                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                   | 48       | 48       | 48                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                        | 48       | 48       | 48                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en.u_r22_mult_by_j                                  | 94       | 59       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 46            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle     | 246      | 423      | 13                  | 6       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 130           | 6            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_comp_mult                                           | 54       | 138      | 0                   | 6       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + t3.u_comp_mult_t3                                   | 54       | 138      | 0                   | 6       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_1_1                                       | 1        | 0        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_1_2                                       | 0        | 0        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_2_1                                       | 0        | 0        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_2_2                                       | 0        | 0        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_3_1                                       | 1        | 0        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_3_2                                       | 0        | 0        | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sreg_dly1                                       | 0        | 50       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sreg_dly2                                       | 0        | 36       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_fft_comp_round                                      | 124      | 224      | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 64            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_round                                          | 62       | 114      | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 32            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_din_sign_sreg                 | 5        | 5        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg            | 5        | 5        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                   | 5        | 5        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                        | 1        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_rouning_adder                 | 32       | 51       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 32            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                         | 32       | 51       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 32            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_round                                          | 62       | 110      | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 32            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_din_sign_sreg                 | 5        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg            | 5        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                   | 5        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                        | 1        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_rouning_adder                 | 32       | 51       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 32            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                         | 32       | 51       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 32            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_o_user_info_sreg                                    | 14       | 15       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + latency_larger_than_2.u_distram_sreg                | 14       | 15       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_shiftregister                       | 14       | 15       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_sdpram                            | 11       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_twiddle_gen                                         | 50       | 42       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 14            | 6            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                                     | 0        | 10       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_sin_rom                                           | 8        | 11       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_sin_distram_rom                     | 8        | 11       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_r22_bf1                                               | 216      | 218      | 104                 | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_multiplex_as.u_r22bf_as_multi                     | 216      | 218      | 104                 | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_o_user_info_sreg                                  | 11       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg              | 11       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                     | 11       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                          | 11       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_addsub                                       | 1        | 0        | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_im_add                                          | 1        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_apm.u_apm_addsub                            | 1        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_re_add                                          | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_apm.u_apm_addsub                            | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_shift_ram_1                                       | 48       | 47       | 47                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                        | 48       | 47       | 47                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg            | 48       | 47       | 47                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                   | 48       | 47       | 47                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                        | 47       | 47       | 47                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_shift_ram_2                                       | 46       | 46       | 46                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                        | 46       | 46       | 46                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg            | 46       | 46       | 46                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                   | 46       | 46       | 46                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                        | 46       | 46       | 46                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + inst_r22_dif_group[4].u_r22_dif_group                     | 348      | 627      | 21                  | 8       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 59            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en.u_r22_bf2                                        | 116      | 230      | 10                  | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_multiplex_as.u_r22bf_as_multi                     | 116      | 230      | 10                  | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_o_user_info_sreg                                  | 10       | 10       | 10                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg              | 10       | 10       | 10                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                     | 10       | 10       | 10                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                          | 10       | 10       | 10                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_addsub                                       | 1        | 0        | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_im_add                                          | 1        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_apm.u_apm_addsub                            | 1        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_re_add                                          | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_apm.u_apm_addsub                            | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_shift_ram_1                                       | 0        | 53       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                        | 0        | 53       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_shift_ram_2                                       | 0        | 52       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                        | 0        | 52       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en.u_r22_mult_by_j                                  | 102      | 62       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_r22_bf1                                               | 130      | 335      | 11                  | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_multiplex_as.u_r22bf_as_multi                     | 130      | 335      | 11                  | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_o_user_info_sreg                                  | 11       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg              | 11       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                     | 11       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                          | 11       | 11       | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_addsub                                       | 1        | 0        | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_im_add                                          | 1        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_apm.u_apm_addsub                            | 1        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_re_add                                          | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_apm.u_apm_addsub                            | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_shift_ram_1                                       | 0        | 102      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                        | 0        | 102      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_shift_ram_2                                       | 0        | 100      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                        | 0        | 100      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + output_process_en.u_output_process                        | 2726     | 502      | 1802                | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 89            | 218          | 108          | 54           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bfp_en.u_dynamic_comp_round                             | 375      | 228      | 10                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 76            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_dynamic_im_round                                    | 197      | 114      | 5                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 38            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_din_sign_sreg                                     | 5        | 5        | 5                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg              | 5        | 5        | 5                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                     | 5        | 5        | 5                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                          | 5        | 5        | 5                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_rounding_adder                                    | 28       | 55       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + no_use_apm.u_lut_addsub                           | 28       | 55       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_dynamic_re_round                                    | 178      | 114      | 5                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_din_sign_sreg                                     | 5        | 5        | 5                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg              | 5        | 5        | 5                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                     | 5        | 5        | 5                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                          | 5        | 5        | 5                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_rounding_adder                                    | 28       | 55       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + no_use_apm.u_lut_addsub                           | 28       | 55       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bfp_en.u_overflow_det                                   | 44       | 34       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + natual_output_with_bfp.u_i_index_sreg                   | 0        | 20       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + natual_output_with_bfp.u_index_dly_new_p1_sreg          | 10       | 10       | 10                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + latency_larger_than_2.u_distram_sreg                  | 10       | 10       | 10                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_distributed_shiftregister                         | 10       | 10       | 10                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_sdpram                              | 10       | 10       | 10                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_i_data_sreg                                           | 54       | 54       | 54                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + latency_larger_than_2.u_distram_sreg                  | 54       | 54       | 54                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_distributed_shiftregister                         | 54       | 54       | 54                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_sdpram                              | 54       | 54       | 54                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sdpram                                                | 2191     | 108      | 1728                | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 216          | 108          | 54           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_distram.u_distram_sdpram                          | 2191     | 54       | 1728                | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 216          | 108          | 54           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_distributed_sdpram                                | 2191     | 54       | 1728                | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 216          | 108          | 54           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + use_pipeline.u_pipeline_input_ctrl                          | 16       | 29       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_hdmi_ctrl                                                   | 149      | 116      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 37            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_iic_dri_ms7210                                              | 77       | 61       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_key_display_ch                                              | 28       | 25       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_key_mode                                                    | 28       | 25       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_key_start                                                   | 28       | 25       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_key_stop                                                    | 28       | 25       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_key_test                                                    | 28       | 25       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ms7210_ctl                                                  | 89       | 62       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll_hdmi                                                    | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll_sys                                                     | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_reset_sync                                                  | 1        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_uart_tx                                                     | 33       | 26       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                       
**************************************************************************************************************************************
                                                                                     Clock   Non-clock                                
 Clock                    Period       Waveform            Type                      Loads       Loads  Sources                       
--------------------------------------------------------------------------------------------------------------------------------------
 sys_clk_50m              20.0000      {0.0000 10.0000}    Declared                      0           3  {sys_clk_50m}                 
   clk_100m               10.0000      {0.0000 5.0000}     Generated (sys_clk_50m)    8349           0  {u_pll_sys/u_pll_e3/CLKOUT0}  
   clk_10m                100.0000     {0.0000 50.0000}    Generated (sys_clk_50m)     125           0  {u_pll_sys/u_pll_e3/CLKOUT1}  
   clk_adc                1000.0000    {0.0000 500.0000}   Generated (sys_clk_50m)     177           2  {u_pll_sys/u_pll_e3/CLKOUT2}  
 sys_clk_27m              37.0370      {0.0000 18.5180}    Declared                      0           1  {sys_clk_27m}                 
   clk_hdmi_pixel         13.4680      {0.0000 6.7340}     Generated (sys_clk_27m)     124           1  {u_pll_hdmi/u_pll_e3/CLKOUT0} 
======================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 clock_group_0                 asynchronous                                                         
     clock_group_0_0                                      sys_clk_50m  clk_100m                     
     clock_group_0_1                                      clk_adc                                   
     clock_group_0_2                                      sys_clk_27m  clk_hdmi_pixel               
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_100m                  100.0000 MHz    148.3019 MHz        10.0000         6.7430          3.257
 clk_10m                    10.0000 MHz    225.8866 MHz       100.0000         4.4270         95.573
 clk_adc                     1.0000 MHz    154.0595 MHz      1000.0000         6.4910        993.509
 clk_hdmi_pixel             74.2501 MHz     90.3016 MHz        13.4680        11.0740          2.394
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_100m               clk_100m                     3.257       0.000              0          30717
 clk_10m                clk_10m                     95.573       0.000              0            241
 clk_100m               clk_10m                      1.084       0.000              0             59
 clk_adc                clk_adc                    993.509       0.000              0            239
 clk_hdmi_pixel         clk_hdmi_pixel               2.394       0.000              0            193
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_100m               clk_100m                     0.453       0.000              0          30717
 clk_10m                clk_10m                      0.740       0.000              0            241
 clk_100m               clk_10m                      7.980       0.000              0             59
 clk_adc                clk_adc                      0.650       0.000              0            239
 clk_hdmi_pixel         clk_hdmi_pixel               0.740       0.000              0            193
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_100m               clk_100m                     4.323       0.000              0           6086
 clk_adc                clk_adc                    998.056       0.000              0            102
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_100m               clk_100m                     1.287       0.000              0           6086
 clk_adc                clk_adc                      1.305       0.000              0            102
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_100m                                            3.100       0.000              0           8349
 clk_10m                                            49.102       0.000              0            125
 clk_adc                                           499.102       0.000              0            177
 clk_hdmi_pixel                                      5.836       0.000              0            124
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[0]/CLK (GTP_DFF_C)
Endpoint    : u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[0]/D (GTP_DFF_C)
Path Group  : clk_100m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.880
  Launch Clock Delay      :  6.880
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_100m (rising edge)                            0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_sys/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8349)     4.484       6.880         clk_fft          
                                                                           r       u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.209 r       u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[0]/Q (GTP_DFF_C)
                                   net (fanout=489)      2.505       9.714         u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [0]
                                                                                   u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_sum3_3/I0 (GTP_LUT3)
                                   td                    0.206       9.920 f       u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_sum3_3/Z (GTP_LUT3)
                                   net (fanout=185)      1.705      11.625         u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N24 [2]
                                                                                   u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_sum3_1/I0 (GTP_LUT2)
                                   td                    0.185      11.810 r       u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_sum3_1/Z (GTP_LUT2)
                                   net (fanout=97)       1.264      13.074         u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_alias [3]
                                                                                   u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/RADDR[3] (GTP_RAM16X1DP)
                                   td                    0.433      13.507 f       u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/DO (GTP_RAM16X1DP)
                                   net (fanout=1)        0.000      13.507         u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1863
                                                                           f       u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[0]/D (GTP_DFF_C)

 Data arrival time                                                  13.507         Logic Levels: 3  
                                                                                   Logic: 1.153ns(17.399%), Route: 5.474ns(82.601%)
----------------------------------------------------------------------------------------------------

 Clock clk_100m (rising edge)                           10.000      10.000 r                        
 sys_clk_50m                                             0.000      10.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_pll_sys/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8349)     4.484      16.880         clk_fft          
                                                                           r       u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.880                          
 clock uncertainty                                      -0.150      16.730                          

 Setup time                                              0.034      16.764                          

 Data required time                                                 16.764                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.764                          
 Data arrival time                                                  13.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.257                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[0]/CLK (GTP_DFF_C)
Endpoint    : u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[1]/D (GTP_DFF_C)
Path Group  : clk_100m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.880
  Launch Clock Delay      :  6.880
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_100m (rising edge)                            0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_sys/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8349)     4.484       6.880         clk_fft          
                                                                           r       u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.209 r       u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[0]/Q (GTP_DFF_C)
                                   net (fanout=489)      2.505       9.714         u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [0]
                                                                                   u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_sum3_3/I0 (GTP_LUT3)
                                   td                    0.206       9.920 f       u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_sum3_3/Z (GTP_LUT3)
                                   net (fanout=185)      1.705      11.625         u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N24 [2]
                                                                                   u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_sum3_1/I0 (GTP_LUT2)
                                   td                    0.185      11.810 r       u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_sum3_1/Z (GTP_LUT2)
                                   net (fanout=97)       1.264      13.074         u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_alias [3]
                                                                                   u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/RADDR[3] (GTP_RAM16X1DP)
                                   td                    0.433      13.507 f       u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/DO (GTP_RAM16X1DP)
                                   net (fanout=1)        0.000      13.507         u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1864
                                                                           f       u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[1]/D (GTP_DFF_C)

 Data arrival time                                                  13.507         Logic Levels: 3  
                                                                                   Logic: 1.153ns(17.399%), Route: 5.474ns(82.601%)
----------------------------------------------------------------------------------------------------

 Clock clk_100m (rising edge)                           10.000      10.000 r                        
 sys_clk_50m                                             0.000      10.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_pll_sys/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8349)     4.484      16.880         clk_fft          
                                                                           r       u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.880                          
 clock uncertainty                                      -0.150      16.730                          

 Setup time                                              0.034      16.764                          

 Data required time                                                 16.764                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.764                          
 Data arrival time                                                  13.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.257                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[0]/CLK (GTP_DFF_C)
Endpoint    : u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[2]/D (GTP_DFF_C)
Path Group  : clk_100m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.880
  Launch Clock Delay      :  6.880
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_100m (rising edge)                            0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_sys/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8349)     4.484       6.880         clk_fft          
                                                                           r       u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.209 r       u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[0]/Q (GTP_DFF_C)
                                   net (fanout=489)      2.505       9.714         u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [0]
                                                                                   u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_sum3_3/I0 (GTP_LUT3)
                                   td                    0.206       9.920 f       u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_sum3_3/Z (GTP_LUT3)
                                   net (fanout=185)      1.705      11.625         u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N24 [2]
                                                                                   u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_sum3_1/I0 (GTP_LUT2)
                                   td                    0.185      11.810 r       u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_sum3_1/Z (GTP_LUT2)
                                   net (fanout=97)       1.264      13.074         u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_alias [3]
                                                                                   u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/RADDR[3] (GTP_RAM16X1DP)
                                   td                    0.433      13.507 f       u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/DO (GTP_RAM16X1DP)
                                   net (fanout=1)        0.000      13.507         u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/_N1865
                                                                           f       u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[2]/D (GTP_DFF_C)

 Data arrival time                                                  13.507         Logic Levels: 3  
                                                                                   Logic: 1.153ns(17.399%), Route: 5.474ns(82.601%)
----------------------------------------------------------------------------------------------------

 Clock clk_100m (rising edge)                           10.000      10.000 r                        
 sys_clk_50m                                             0.000      10.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_pll_sys/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8349)     4.484      16.880         clk_fft          
                                                                           r       u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.880                          
 clock uncertainty                                      -0.150      16.730                          

 Setup time                                              0.034      16.764                          

 Data required time                                                 16.764                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.764                          
 Data arrival time                                                  13.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.257                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/o_index[0]/CLK (GTP_DFF_C)
Endpoint    : u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/DI (GTP_RAM16X1DP)
Path Group  : clk_100m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.880
  Launch Clock Delay      :  6.880
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_100m (rising edge)                            0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_sys/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8349)     4.484       6.880         clk_fft          
                                                                           r       u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/o_index[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       7.203 f       u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/o_index[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       7.667         u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_as_index [0]
                                                                           f       u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/DI (GTP_RAM16X1DP)

 Data arrival time                                                   7.667         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk_100m (rising edge)                            0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_sys/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8349)     4.484       6.880         clk_fft          
                                                                           r       u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       6.880                          
 clock uncertainty                                       0.000       6.880                          

 Hold time                                               0.334       7.214                          

 Data required time                                                  7.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.214                          
 Data arrival time                                                   7.667                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/o_index[1]/CLK (GTP_DFF_C)
Endpoint    : u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/DI (GTP_RAM16X1DP)
Path Group  : clk_100m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.880
  Launch Clock Delay      :  6.880
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_100m (rising edge)                            0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_sys/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8349)     4.484       6.880         clk_fft          
                                                                           r       u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/o_index[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       7.203 f       u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/o_index[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       7.667         u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_as_index [1]
                                                                           f       u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/DI (GTP_RAM16X1DP)

 Data arrival time                                                   7.667         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk_100m (rising edge)                            0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_sys/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8349)     4.484       6.880         clk_fft          
                                                                           r       u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       6.880                          
 clock uncertainty                                       0.000       6.880                          

 Hold time                                               0.334       7.214                          

 Data required time                                                  7.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.214                          
 Data arrival time                                                   7.667                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/o_index[2]/CLK (GTP_DFF_C)
Endpoint    : u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/DI (GTP_RAM16X1DP)
Path Group  : clk_100m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.880
  Launch Clock Delay      :  6.880
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_100m (rising edge)                            0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_sys/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8349)     4.484       6.880         clk_fft          
                                                                           r       u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/o_index[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       7.203 f       u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/o_index[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       7.667         u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_as_index [2]
                                                                           f       u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/DI (GTP_RAM16X1DP)

 Data arrival time                                                   7.667         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk_100m (rising edge)                            0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_sys/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8349)     4.484       6.880         clk_fft          
                                                                           r       u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       6.880                          
 clock uncertainty                                       0.000       6.880                          

 Hold time                                               0.334       7.214                          

 Data required time                                                  7.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.214                          
 Data arrival time                                                   7.667                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms7210_ctl/delay_cnt[5]/CLK (GTP_DFF_R)
Endpoint    : u_ms7210_ctl/delay_cnt[0]/R (GTP_DFF_R)
Path Group  : clk_10m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.334
  Launch Clock Delay      :  3.334
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_sys/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=125)      0.943       3.334         clk_10m          
                                                                           r       u_ms7210_ctl/delay_cnt[5]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.663 r       u_ms7210_ctl/delay_cnt[5]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       4.216         u_ms7210_ctl/delay_cnt [5]
                                                                                   u_ms7210_ctl/N403_5/I0 (GTP_LUT3)
                                   td                    0.243       4.459 f       u_ms7210_ctl/N403_5/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       4.923         u_ms7210_ctl/_N17988
                                                                                   u_ms7210_ctl/N403_19/I4 (GTP_LUT5)
                                   td                    0.185       5.108 r       u_ms7210_ctl/N403_19/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.572         u_ms7210_ctl/_N18002
                                                                                   u_ms7210_ctl/N403_22/I3 (GTP_LUT4)
                                   td                    0.187       5.759 f       u_ms7210_ctl/N403_22/Z (GTP_LUT4)
                                   net (fanout=4)        0.641       6.400         u_ms7210_ctl/N612 [0]
                                                                                   u_ms7210_ctl/N539/I1 (GTP_LUT2)
                                   td                    0.172       6.572 f       u_ms7210_ctl/N539/Z (GTP_LUT2)
                                   net (fanout=22)       0.693       7.265         u_ms7210_ctl/N539
                                                                           f       u_ms7210_ctl/delay_cnt[0]/R (GTP_DFF_R)

 Data arrival time                                                   7.265         Logic Levels: 4  
                                                                                   Logic: 1.116ns(28.390%), Route: 2.815ns(71.610%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                           100.000     100.000 r                        
 sys_clk_50m                                             0.000     100.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000     100.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091     102.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     102.391 r       u_pll_sys/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=125)      0.943     103.334         clk_10m          
                                                                           r       u_ms7210_ctl/delay_cnt[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000     103.334                          
 clock uncertainty                                      -0.150     103.184                          

 Setup time                                             -0.346     102.838                          

 Data required time                                                102.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.838                          
 Data arrival time                                                   7.265                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.573                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms7210_ctl/delay_cnt[5]/CLK (GTP_DFF_R)
Endpoint    : u_ms7210_ctl/delay_cnt[1]/R (GTP_DFF_R)
Path Group  : clk_10m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.334
  Launch Clock Delay      :  3.334
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_sys/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=125)      0.943       3.334         clk_10m          
                                                                           r       u_ms7210_ctl/delay_cnt[5]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.663 r       u_ms7210_ctl/delay_cnt[5]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       4.216         u_ms7210_ctl/delay_cnt [5]
                                                                                   u_ms7210_ctl/N403_5/I0 (GTP_LUT3)
                                   td                    0.243       4.459 f       u_ms7210_ctl/N403_5/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       4.923         u_ms7210_ctl/_N17988
                                                                                   u_ms7210_ctl/N403_19/I4 (GTP_LUT5)
                                   td                    0.185       5.108 r       u_ms7210_ctl/N403_19/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.572         u_ms7210_ctl/_N18002
                                                                                   u_ms7210_ctl/N403_22/I3 (GTP_LUT4)
                                   td                    0.187       5.759 f       u_ms7210_ctl/N403_22/Z (GTP_LUT4)
                                   net (fanout=4)        0.641       6.400         u_ms7210_ctl/N612 [0]
                                                                                   u_ms7210_ctl/N539/I1 (GTP_LUT2)
                                   td                    0.172       6.572 f       u_ms7210_ctl/N539/Z (GTP_LUT2)
                                   net (fanout=22)       0.693       7.265         u_ms7210_ctl/N539
                                                                           f       u_ms7210_ctl/delay_cnt[1]/R (GTP_DFF_R)

 Data arrival time                                                   7.265         Logic Levels: 4  
                                                                                   Logic: 1.116ns(28.390%), Route: 2.815ns(71.610%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                           100.000     100.000 r                        
 sys_clk_50m                                             0.000     100.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000     100.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091     102.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     102.391 r       u_pll_sys/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=125)      0.943     103.334         clk_10m          
                                                                           r       u_ms7210_ctl/delay_cnt[1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000     103.334                          
 clock uncertainty                                      -0.150     103.184                          

 Setup time                                             -0.346     102.838                          

 Data required time                                                102.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.838                          
 Data arrival time                                                   7.265                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.573                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms7210_ctl/delay_cnt[5]/CLK (GTP_DFF_R)
Endpoint    : u_ms7210_ctl/delay_cnt[2]/R (GTP_DFF_R)
Path Group  : clk_10m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.334
  Launch Clock Delay      :  3.334
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_sys/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=125)      0.943       3.334         clk_10m          
                                                                           r       u_ms7210_ctl/delay_cnt[5]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.663 r       u_ms7210_ctl/delay_cnt[5]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       4.216         u_ms7210_ctl/delay_cnt [5]
                                                                                   u_ms7210_ctl/N403_5/I0 (GTP_LUT3)
                                   td                    0.243       4.459 f       u_ms7210_ctl/N403_5/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       4.923         u_ms7210_ctl/_N17988
                                                                                   u_ms7210_ctl/N403_19/I4 (GTP_LUT5)
                                   td                    0.185       5.108 r       u_ms7210_ctl/N403_19/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.572         u_ms7210_ctl/_N18002
                                                                                   u_ms7210_ctl/N403_22/I3 (GTP_LUT4)
                                   td                    0.187       5.759 f       u_ms7210_ctl/N403_22/Z (GTP_LUT4)
                                   net (fanout=4)        0.641       6.400         u_ms7210_ctl/N612 [0]
                                                                                   u_ms7210_ctl/N539/I1 (GTP_LUT2)
                                   td                    0.172       6.572 f       u_ms7210_ctl/N539/Z (GTP_LUT2)
                                   net (fanout=22)       0.693       7.265         u_ms7210_ctl/N539
                                                                           f       u_ms7210_ctl/delay_cnt[2]/R (GTP_DFF_R)

 Data arrival time                                                   7.265         Logic Levels: 4  
                                                                                   Logic: 1.116ns(28.390%), Route: 2.815ns(71.610%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                           100.000     100.000 r                        
 sys_clk_50m                                             0.000     100.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000     100.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091     102.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     102.391 r       u_pll_sys/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=125)      0.943     103.334         clk_10m          
                                                                           r       u_ms7210_ctl/delay_cnt[2]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000     103.334                          
 clock uncertainty                                      -0.150     103.184                          

 Setup time                                             -0.346     102.838                          

 Data required time                                                102.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.838                          
 Data arrival time                                                   7.265                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.573                          
====================================================================================================

====================================================================================================

Startpoint  : u_iic_dri_ms7210/receiv_data[7]/CLK (GTP_DFF_RE)
Endpoint    : u_iic_dri_ms7210/data_out[7]/D (GTP_DFF_E)
Path Group  : clk_10m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.334
  Launch Clock Delay      :  3.334
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_sys/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=125)      0.943       3.334         clk_10m          
                                                                           r       u_iic_dri_ms7210/receiv_data[7]/CLK (GTP_DFF_RE)

                                   tco                   0.323       3.657 f       u_iic_dri_ms7210/receiv_data[7]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       4.121         u_iic_dri_ms7210/receiv_data [7]
                                                                           f       u_iic_dri_ms7210/data_out[7]/D (GTP_DFF_E)

 Data arrival time                                                   4.121         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_sys/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=125)      0.943       3.334         clk_10m          
                                                                           r       u_iic_dri_ms7210/data_out[7]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       3.334                          
 clock uncertainty                                       0.000       3.334                          

 Hold time                                               0.047       3.381                          

 Data required time                                                  3.381                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.381                          
 Data arrival time                                                   4.121                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms7210_ctl/iic_trig/CLK (GTP_DFF_R)
Endpoint    : u_iic_dri_ms7210/pluse_1d/D (GTP_DFF_R)
Path Group  : clk_10m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.334
  Launch Clock Delay      :  3.334
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_sys/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=125)      0.943       3.334         clk_10m          
                                                                           r       u_ms7210_ctl/iic_trig/CLK (GTP_DFF_R)

                                   tco                   0.323       3.657 f       u_ms7210_ctl/iic_trig/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       4.121         ms7210_iic_trig  
                                                                           f       u_iic_dri_ms7210/pluse_1d/D (GTP_DFF_R)

 Data arrival time                                                   4.121         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_sys/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=125)      0.943       3.334         clk_10m          
                                                                           r       u_iic_dri_ms7210/pluse_1d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.334                          
 clock uncertainty                                       0.000       3.334                          

 Hold time                                               0.047       3.381                          

 Data required time                                                  3.381                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.381                          
 Data arrival time                                                   4.121                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_iic_dri_ms7210/pluse_1d/CLK (GTP_DFF_R)
Endpoint    : u_iic_dri_ms7210/pluse_2d/D (GTP_DFF_R)
Path Group  : clk_10m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.334
  Launch Clock Delay      :  3.334
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_sys/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=125)      0.943       3.334         clk_10m          
                                                                           r       u_iic_dri_ms7210/pluse_1d/CLK (GTP_DFF_R)

                                   tco                   0.323       3.657 f       u_iic_dri_ms7210/pluse_1d/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       4.121         u_iic_dri_ms7210/pluse_1d
                                                                           f       u_iic_dri_ms7210/pluse_2d/D (GTP_DFF_R)

 Data arrival time                                                   4.121         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_sys/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=125)      0.943       3.334         clk_10m          
                                                                           r       u_iic_dri_ms7210/pluse_2d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.334                          
 clock uncertainty                                       0.000       3.334                          

 Hold time                                               0.047       3.381                          

 Data required time                                                  3.381                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.381                          
 Data arrival time                                                   4.121                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_reset_sync/sync_rst_n/CLK (GTP_DFF_C)
Endpoint    : u_ms7210_ctl/N325_2_concat_2/RSTB (GTP_DRM9K)
Path Group  : clk_10m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.848
  Launch Clock Delay      :  6.880
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_100m (rising edge)                           90.000      90.000 r                        
 sys_clk_50m                                             0.000      90.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000      90.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      91.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      92.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      92.396 r       u_pll_sys/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8349)     4.484      96.880         clk_fft          
                                                                           r       u_reset_sync/sync_rst_n/CLK (GTP_DFF_C)

                                   tco                   0.329      97.209 r       u_reset_sync/sync_rst_n/Q (GTP_DFF_C)
                                   net (fanout=11)       4.136     101.345         rst_n            
                                                                                   u_ms7210_ctl/N581_1/I0 (GTP_LUT2)
                                   td                    0.185     101.530 r       u_ms7210_ctl/N581_1/Z (GTP_LUT2)
                                   net (fanout=2)        1.067     102.597         u_ms7210_ctl/N581
                                                                           r       u_ms7210_ctl/N325_2_concat_2/RSTB (GTP_DRM9K)

 Data arrival time                                                 102.597         Logic Levels: 1  
                                                                                   Logic: 0.514ns(8.991%), Route: 5.203ns(91.009%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                           100.000     100.000 r                        
 sys_clk_50m                                             0.000     100.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000     100.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091     102.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     102.391 r       u_pll_sys/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=125)      1.457     103.848         clk_10m          
                                                                           r       u_ms7210_ctl/N325_2_concat_2/CLKB (GTP_DRM9K)
 clock pessimism                                         0.000     103.848                          
 clock uncertainty                                      -0.150     103.698                          

 Setup time                                             -0.017     103.681                          

 Data required time                                                103.681                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.681                          
 Data arrival time                                                 102.597                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.084                          
====================================================================================================

====================================================================================================

Startpoint  : u_reset_sync/sync_rst_n/CLK (GTP_DFF_C)
Endpoint    : u_ms7210_ctl/N325_2_concat_2/RSTA (GTP_DRM9K)
Path Group  : clk_10m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.848
  Launch Clock Delay      :  6.880
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_100m (rising edge)                           90.000      90.000 r                        
 sys_clk_50m                                             0.000      90.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000      90.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      91.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      92.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      92.396 r       u_pll_sys/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8349)     4.484      96.880         clk_fft          
                                                                           r       u_reset_sync/sync_rst_n/CLK (GTP_DFF_C)

                                   tco                   0.329      97.209 r       u_reset_sync/sync_rst_n/Q (GTP_DFF_C)
                                   net (fanout=11)       4.136     101.345         rst_n            
                                                                                   u_ms7210_ctl/N581_1/I0 (GTP_LUT2)
                                   td                    0.185     101.530 r       u_ms7210_ctl/N581_1/Z (GTP_LUT2)
                                   net (fanout=2)        1.067     102.597         u_ms7210_ctl/N581
                                                                           r       u_ms7210_ctl/N325_2_concat_2/RSTA (GTP_DRM9K)

 Data arrival time                                                 102.597         Logic Levels: 1  
                                                                                   Logic: 0.514ns(8.991%), Route: 5.203ns(91.009%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                           100.000     100.000 r                        
 sys_clk_50m                                             0.000     100.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000     100.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091     102.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     102.391 r       u_pll_sys/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=125)      1.457     103.848         clk_10m          
                                                                           r       u_ms7210_ctl/N325_2_concat_2/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000     103.848                          
 clock uncertainty                                      -0.150     103.698                          

 Setup time                                             -0.015     103.683                          

 Data required time                                                103.683                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.683                          
 Data arrival time                                                 102.597                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.086                          
====================================================================================================

====================================================================================================

Startpoint  : u_reset_sync/sync_rst_n/CLK (GTP_DFF_C)
Endpoint    : u_iic_dri_ms7210/pluse_1d/R (GTP_DFF_R)
Path Group  : clk_10m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.546  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.334
  Launch Clock Delay      :  6.880
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_100m (rising edge)                           90.000      90.000 r                        
 sys_clk_50m                                             0.000      90.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000      90.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      91.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      92.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      92.396 r       u_pll_sys/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8349)     4.484      96.880         clk_fft          
                                                                           r       u_reset_sync/sync_rst_n/CLK (GTP_DFF_C)

                                   tco                   0.329      97.209 r       u_reset_sync/sync_rst_n/Q (GTP_DFF_C)
                                   net (fanout=11)       0.000      97.209         rst_n            
                                                                                   N9_0/I (GTP_INV) 
                                   td                    0.000      97.209 f       N9_0/Z (GTP_INV) 
                                   net (fanout=6225)     4.136     101.345         N9_0             
                                                                           f       u_iic_dri_ms7210/pluse_1d/R (GTP_DFF_R)

 Data arrival time                                                 101.345         Logic Levels: 1  
                                                                                   Logic: 0.329ns(7.368%), Route: 4.136ns(92.632%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                           100.000     100.000 r                        
 sys_clk_50m                                             0.000     100.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000     100.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091     102.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     102.391 r       u_pll_sys/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=125)      0.943     103.334         clk_10m          
                                                                           r       u_iic_dri_ms7210/pluse_1d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000     103.334                          
 clock uncertainty                                      -0.150     103.184                          

 Setup time                                             -0.346     102.838                          

 Data required time                                                102.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.838                          
 Data arrival time                                                 101.345                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.493                          
====================================================================================================

====================================================================================================

Startpoint  : u_reset_sync/sync_rst_n/CLK (GTP_DFF_C)
Endpoint    : u_iic_dri_ms7210/fre_cnt[0]/D (GTP_DFF)
Path Group  : clk_10m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.546  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.334
  Launch Clock Delay      :  6.880
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_100m (rising edge)                          100.000     100.000 r                        
 sys_clk_50m                                             0.000     100.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000     100.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091     102.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     102.396 r       u_pll_sys/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8349)     4.484     106.880         clk_fft          
                                                                           r       u_reset_sync/sync_rst_n/CLK (GTP_DFF_C)

                                   tco                   0.323     107.203 f       u_reset_sync/sync_rst_n/Q (GTP_DFF_C)
                                   net (fanout=11)       4.136     111.339         rst_n            
                                                                                   u_iic_dri_ms7210/fre_cnt[0]_3/I0 (GTP_LUT3)
                                   td                    0.172     111.511 f       u_iic_dri_ms7210/fre_cnt[0]_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.000     111.511         u_iic_dri_ms7210/fre_cnt[0]_1
                                                                           f       u_iic_dri_ms7210/fre_cnt[0]/D (GTP_DFF)

 Data arrival time                                                 111.511         Logic Levels: 1  
                                                                                   Logic: 0.495ns(10.689%), Route: 4.136ns(89.311%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                           100.000     100.000 r                        
 sys_clk_50m                                             0.000     100.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000     100.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091     102.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     102.391 r       u_pll_sys/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=125)      0.943     103.334         clk_10m          
                                                                           r       u_iic_dri_ms7210/fre_cnt[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000     103.334                          
 clock uncertainty                                       0.150     103.484                          

 Hold time                                               0.047     103.531                          

 Data required time                                                103.531                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.531                          
 Data arrival time                                                 111.511                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.980                          
====================================================================================================

====================================================================================================

Startpoint  : u_reset_sync/sync_rst_n/CLK (GTP_DFF_C)
Endpoint    : u_iic_dri_ms7210/fre_cnt[1]/D (GTP_DFF)
Path Group  : clk_10m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.546  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.334
  Launch Clock Delay      :  6.880
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_100m (rising edge)                          100.000     100.000 r                        
 sys_clk_50m                                             0.000     100.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000     100.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091     102.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     102.396 r       u_pll_sys/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8349)     4.484     106.880         clk_fft          
                                                                           r       u_reset_sync/sync_rst_n/CLK (GTP_DFF_C)

                                   tco                   0.323     107.203 f       u_reset_sync/sync_rst_n/Q (GTP_DFF_C)
                                   net (fanout=11)       4.136     111.339         rst_n            
                                                                                   u_iic_dri_ms7210/fre_cnt[1]_3/I0 (GTP_LUT4)
                                   td                    0.172     111.511 f       u_iic_dri_ms7210/fre_cnt[1]_3/Z (GTP_LUT4)
                                   net (fanout=1)        0.000     111.511         u_iic_dri_ms7210/fre_cnt[1]_1
                                                                           f       u_iic_dri_ms7210/fre_cnt[1]/D (GTP_DFF)

 Data arrival time                                                 111.511         Logic Levels: 1  
                                                                                   Logic: 0.495ns(10.689%), Route: 4.136ns(89.311%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                           100.000     100.000 r                        
 sys_clk_50m                                             0.000     100.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000     100.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091     102.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     102.391 r       u_pll_sys/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=125)      0.943     103.334         clk_10m          
                                                                           r       u_iic_dri_ms7210/fre_cnt[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000     103.334                          
 clock uncertainty                                       0.150     103.484                          

 Hold time                                               0.047     103.531                          

 Data required time                                                103.531                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.531                          
 Data arrival time                                                 111.511                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.980                          
====================================================================================================

====================================================================================================

Startpoint  : u_reset_sync/sync_rst_n/CLK (GTP_DFF_C)
Endpoint    : u_iic_dri_ms7210/fre_cnt[2]/D (GTP_DFF)
Path Group  : clk_10m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.546  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.334
  Launch Clock Delay      :  6.880
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_100m (rising edge)                          100.000     100.000 r                        
 sys_clk_50m                                             0.000     100.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000     100.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091     102.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     102.396 r       u_pll_sys/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8349)     4.484     106.880         clk_fft          
                                                                           r       u_reset_sync/sync_rst_n/CLK (GTP_DFF_C)

                                   tco                   0.323     107.203 f       u_reset_sync/sync_rst_n/Q (GTP_DFF_C)
                                   net (fanout=11)       4.136     111.339         rst_n            
                                                                                   u_iic_dri_ms7210/fre_cnt[2]_3/I0 (GTP_LUT5)
                                   td                    0.172     111.511 f       u_iic_dri_ms7210/fre_cnt[2]_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     111.511         u_iic_dri_ms7210/fre_cnt[2]_1
                                                                           f       u_iic_dri_ms7210/fre_cnt[2]/D (GTP_DFF)

 Data arrival time                                                 111.511         Logic Levels: 1  
                                                                                   Logic: 0.495ns(10.689%), Route: 4.136ns(89.311%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                           100.000     100.000 r                        
 sys_clk_50m                                             0.000     100.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000     100.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091     102.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     102.391 r       u_pll_sys/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=125)      0.943     103.334         clk_10m          
                                                                           r       u_iic_dri_ms7210/fre_cnt[2]/CLK (GTP_DFF)
 clock pessimism                                         0.000     103.334                          
 clock uncertainty                                       0.150     103.484                          

 Hold time                                               0.047     103.531                          

 Data required time                                                103.531                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.531                          
 Data arrival time                                                 111.511                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.980                          
====================================================================================================

====================================================================================================

Startpoint  : adc_ch1_data[0] (port)
Endpoint    : u_adc_dual/ch1_d1[0]/D (GTP_DFF_C)
Path Group  : clk_adc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.421
  Launch Clock Delay      :  2.393
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_adc (rising edge)                             0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_sys/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
 Input external delay                                    5.000       7.393 f                        

 adc_ch1_data[0]                                         0.000       7.393 f       adc_ch1_data[0] (port)
                                   net (fanout=1)        0.000       7.393         adc_ch1_data[0]  
                                                                                   adc_ch1_data_ibuf[0]/I (GTP_INBUF)
                                   td                    1.312       8.705 f       adc_ch1_data_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       9.796         nt_adc_ch1_data[0]
                                                                           f       u_adc_dual/ch1_d1[0]/D (GTP_DFF_C)

 Data arrival time                                                   9.796         Logic Levels: 1  
                                                                                   Logic: 1.312ns(54.598%), Route: 1.091ns(45.402%)
----------------------------------------------------------------------------------------------------

 Clock clk_adc (rising edge)                          1000.000    1000.000 r                        
 sys_clk_50m                                             0.000    1000.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000    1000.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091    1002.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091    1002.393 r       u_pll_sys/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=179)      1.028    1003.421         clk_adc          
                                                                           r       u_adc_dual/ch1_d1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.421                          
 clock uncertainty                                      -0.150    1003.271                          

 Setup time                                              0.034    1003.305                          

 Data required time                                               1003.305                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.305                          
 Data arrival time                                                   9.796                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.509                          
====================================================================================================

====================================================================================================

Startpoint  : adc_ch1_data[1] (port)
Endpoint    : u_adc_dual/ch1_d1[1]/D (GTP_DFF_C)
Path Group  : clk_adc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.421
  Launch Clock Delay      :  2.393
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_adc (rising edge)                             0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_sys/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
 Input external delay                                    5.000       7.393 f                        

 adc_ch1_data[1]                                         0.000       7.393 f       adc_ch1_data[1] (port)
                                   net (fanout=1)        0.000       7.393         adc_ch1_data[1]  
                                                                                   adc_ch1_data_ibuf[1]/I (GTP_INBUF)
                                   td                    1.312       8.705 f       adc_ch1_data_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       9.796         nt_adc_ch1_data[1]
                                                                           f       u_adc_dual/ch1_d1[1]/D (GTP_DFF_C)

 Data arrival time                                                   9.796         Logic Levels: 1  
                                                                                   Logic: 1.312ns(54.598%), Route: 1.091ns(45.402%)
----------------------------------------------------------------------------------------------------

 Clock clk_adc (rising edge)                          1000.000    1000.000 r                        
 sys_clk_50m                                             0.000    1000.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000    1000.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091    1002.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091    1002.393 r       u_pll_sys/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=179)      1.028    1003.421         clk_adc          
                                                                           r       u_adc_dual/ch1_d1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.421                          
 clock uncertainty                                      -0.150    1003.271                          

 Setup time                                              0.034    1003.305                          

 Data required time                                               1003.305                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.305                          
 Data arrival time                                                   9.796                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.509                          
====================================================================================================

====================================================================================================

Startpoint  : adc_ch1_data[2] (port)
Endpoint    : u_adc_dual/ch1_d1[2]/D (GTP_DFF_C)
Path Group  : clk_adc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.421
  Launch Clock Delay      :  2.393
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_adc (rising edge)                             0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_sys/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
 Input external delay                                    5.000       7.393 f                        

 adc_ch1_data[2]                                         0.000       7.393 f       adc_ch1_data[2] (port)
                                   net (fanout=1)        0.000       7.393         adc_ch1_data[2]  
                                                                                   adc_ch1_data_ibuf[2]/I (GTP_INBUF)
                                   td                    1.312       8.705 f       adc_ch1_data_ibuf[2]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       9.796         nt_adc_ch1_data[2]
                                                                           f       u_adc_dual/ch1_d1[2]/D (GTP_DFF_C)

 Data arrival time                                                   9.796         Logic Levels: 1  
                                                                                   Logic: 1.312ns(54.598%), Route: 1.091ns(45.402%)
----------------------------------------------------------------------------------------------------

 Clock clk_adc (rising edge)                          1000.000    1000.000 r                        
 sys_clk_50m                                             0.000    1000.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000    1000.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091    1002.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091    1002.393 r       u_pll_sys/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=179)      1.028    1003.421         clk_adc          
                                                                           r       u_adc_dual/ch1_d1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.421                          
 clock uncertainty                                      -0.150    1003.271                          

 Setup time                                              0.034    1003.305                          

 Data required time                                               1003.305                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.305                          
 Data arrival time                                                   9.796                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.509                          
====================================================================================================

====================================================================================================

Startpoint  : u_adc_dual/ch2_data_out[0]/CLK (GTP_DFF_C)
Endpoint    : u_ch2_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[6] (GTP_DRM18K)
Path Group  : clk_adc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.935
  Launch Clock Delay      :  3.421
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_adc (rising edge)                             0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_sys/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=179)      1.028       3.421         clk_adc          
                                                                           r       u_adc_dual/ch2_data_out[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.744 f       u_adc_dual/ch2_data_out[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.978       4.722         ch2_data_sync[0] 
                                                                           f       u_ch2_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[6] (GTP_DRM18K)

 Data arrival time                                                   4.722         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_adc (rising edge)                             0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_sys/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=179)      1.542       3.935         clk_adc          
                                                                           r       u_ch2_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       3.935                          
 clock uncertainty                                       0.000       3.935                          

 Hold time                                               0.137       4.072                          

 Data required time                                                  4.072                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.072                          
 Data arrival time                                                   4.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : u_adc_dual/ch2_data_out[1]/CLK (GTP_DFF_C)
Endpoint    : u_ch2_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[7] (GTP_DRM18K)
Path Group  : clk_adc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.935
  Launch Clock Delay      :  3.421
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_adc (rising edge)                             0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_sys/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=179)      1.028       3.421         clk_adc          
                                                                           r       u_adc_dual/ch2_data_out[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.744 f       u_adc_dual/ch2_data_out[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.978       4.722         ch2_data_sync[1] 
                                                                           f       u_ch2_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[7] (GTP_DRM18K)

 Data arrival time                                                   4.722         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_adc (rising edge)                             0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_sys/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=179)      1.542       3.935         clk_adc          
                                                                           r       u_ch2_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       3.935                          
 clock uncertainty                                       0.000       3.935                          

 Hold time                                               0.137       4.072                          

 Data required time                                                  4.072                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.072                          
 Data arrival time                                                   4.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : u_adc_dual/ch2_data_out[2]/CLK (GTP_DFF_C)
Endpoint    : u_ch2_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : clk_adc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.935
  Launch Clock Delay      :  3.421
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_adc (rising edge)                             0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_sys/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=179)      1.028       3.421         clk_adc          
                                                                           r       u_adc_dual/ch2_data_out[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.744 f       u_adc_dual/ch2_data_out[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.978       4.722         ch2_data_sync[2] 
                                                                           f       u_ch2_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                                   4.722         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_adc (rising edge)                             0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_sys/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=179)      1.542       3.935         clk_adc          
                                                                           r       u_ch2_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       3.935                          
 clock uncertainty                                       0.000       3.935                          

 Hold time                                               0.137       4.072                          

 Data required time                                                  4.072                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.072                          
 Data arrival time                                                   4.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : u_ch2_spectrum_ram0/u_dpram_ip/U_ipml_dpram_dpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : u_hdmi_ctrl/rgb_out_reg[14]/D (GTP_DFF_C)
Path Group  : clk_hdmi_pixel
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.349
  Launch Clock Delay      :  3.863
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_hdmi_pixel (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_27m                                             0.000       0.000 r       sys_clk_27m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_27m      
                                                                                   sys_clk_27m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_27m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_27m   
                                                                                   u_pll_hdmi/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=125)      1.467       3.863         hdmi_clk_p       
                                                                           r       u_ch2_spectrum_ram0/u_dpram_ip/U_ipml_dpram_dpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   2.024       5.887 f       u_ch2_spectrum_ram0/u_dpram_ip/U_ipml_dpram_dpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DOB[12] (GTP_DRM18K)
                                   net (fanout=1)        0.903       6.790         ch2_ram0_rd_data[11]
                                                                                   N111_7[11]/I1 (GTP_LUT3)
                                   td                    0.217       7.007 r       N111_7[11]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       7.471         _N10926          
                                                                                   N111_9[11]/I4 (GTP_LUT5)
                                   td                    0.258       7.729 f       N111_9[11]/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       8.282         spectrum_rd_data[11]
                                                                                   u_hdmi_ctrl/N136_mux5_2/I2 (GTP_LUT5M)
                                   td                    0.300       8.582 f       u_hdmi_ctrl/N136_mux5_2/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464       9.046         u_hdmi_ctrl/_N18954
                                                                                   u_hdmi_ctrl/N136_mux5_6/I4 (GTP_LUT5)
                                   td                    0.185       9.231 r       u_hdmi_ctrl/N136_mux5_6/Z (GTP_LUT5)
                                   net (fanout=6)        0.693       9.924         u_hdmi_ctrl/N136 
                                                                                   u_hdmi_ctrl/N151[5]/I2 (GTP_LUT3)
                                   td                    0.185      10.109 r       u_hdmi_ctrl/N151[5]/Z (GTP_LUT3)
                                   net (fanout=2)        0.553      10.662         u_hdmi_ctrl/N151 [5]
                                                                                   u_hdmi_ctrl/N154_mux9/I1 (GTP_LUT5)
                                   td                    0.243      10.905 f       u_hdmi_ctrl/N154_mux9/Z (GTP_LUT5)
                                   net (fanout=5)        0.670      11.575         u_hdmi_ctrl/N154 
                                                                                   u_hdmi_ctrl/N161_1.fsub_0/I1 (GTP_LUT5CARRY)
                                   td                    0.233      11.808 f       u_hdmi_ctrl/N161_1.fsub_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.808         u_hdmi_ctrl/N161_1.co [0]
                                                                                   u_hdmi_ctrl/N161_1.fsub_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.838 r       u_hdmi_ctrl/N161_1.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.838         u_hdmi_ctrl/N161_1.co [1]
                                                                                   u_hdmi_ctrl/N161_1.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.868 r       u_hdmi_ctrl/N161_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.868         u_hdmi_ctrl/N161_1.co [2]
                                                                                   u_hdmi_ctrl/N161_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.898 r       u_hdmi_ctrl/N161_1.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.898         u_hdmi_ctrl/N161_1.co [3]
                                                                                   u_hdmi_ctrl/N161_1.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.928 r       u_hdmi_ctrl/N161_1.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.928         u_hdmi_ctrl/N161_1.co [4]
                                                                                   u_hdmi_ctrl/N161_1.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.958 r       u_hdmi_ctrl/N161_1.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.958         u_hdmi_ctrl/N161_1.co [5]
                                                                                   u_hdmi_ctrl/N161_1.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.988 r       u_hdmi_ctrl/N161_1.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.988         u_hdmi_ctrl/N161_1.co [6]
                                                                                   u_hdmi_ctrl/N161_1.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.018 r       u_hdmi_ctrl/N161_1.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.018         u_hdmi_ctrl/N161_1.co [7]
                                                                                   u_hdmi_ctrl/N161_1.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.048 r       u_hdmi_ctrl/N161_1.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.048         u_hdmi_ctrl/N161_1.co [8]
                                                                                   u_hdmi_ctrl/N161_1.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.078 r       u_hdmi_ctrl/N161_1.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.078         u_hdmi_ctrl/N161_1.co [9]
                                                                                   u_hdmi_ctrl/N161_1.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.314 r       u_hdmi_ctrl/N161_1.fsub_10/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      12.867         u_hdmi_ctrl/N161 [10]
                                                                                   u_hdmi_ctrl/N162.lt_5/I0 (GTP_LUT5CARRY)
                                   td                    0.201      13.068 f       u_hdmi_ctrl/N162.lt_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.068         u_hdmi_ctrl/N162.co [10]
                                                                                   u_hdmi_ctrl/N162.lt_6/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.304 r       u_hdmi_ctrl/N162.lt_6/Z (GTP_LUT5CARRY)
                                   net (fanout=9)        0.745      14.049         u_hdmi_ctrl/N162 
                                                                                   u_hdmi_ctrl/N217_20[5]_9/I0 (GTP_LUT5M)
                                   td                    0.258      14.307 f       u_hdmi_ctrl/N217_20[5]_9/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      14.307         u_hdmi_ctrl/rgb_data [14]
                                                                           f       u_hdmi_ctrl/rgb_out_reg[14]/D (GTP_DFF_C)

 Data arrival time                                                  14.307         Logic Levels: 11 
                                                                                   Logic: 4.846ns(46.400%), Route: 5.598ns(53.600%)
----------------------------------------------------------------------------------------------------

 Clock clk_hdmi_pixel (rising edge)
                                                        13.468      13.468 r                        
 sys_clk_27m                                             0.000      13.468 r       sys_clk_27m (port)
                                   net (fanout=1)        0.000      13.468         sys_clk_27m      
                                                                                   sys_clk_27m_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.679 r       sys_clk_27m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      15.770         nt_sys_clk_27m   
                                                                                   u_pll_hdmi/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.864 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=125)      0.953      16.817         hdmi_clk_p       
                                                                           r       u_hdmi_ctrl/rgb_out_reg[14]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.817                          
 clock uncertainty                                      -0.150      16.667                          

 Setup time                                              0.034      16.701                          

 Data required time                                                 16.701                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.701                          
 Data arrival time                                                  14.307                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.394                          
====================================================================================================

====================================================================================================

Startpoint  : u_ch2_spectrum_ram0/u_dpram_ip/U_ipml_dpram_dpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : u_hdmi_ctrl/rgb_out_reg[0]/D (GTP_DFF_C)
Path Group  : clk_hdmi_pixel
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.349
  Launch Clock Delay      :  3.863
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_hdmi_pixel (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_27m                                             0.000       0.000 r       sys_clk_27m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_27m      
                                                                                   sys_clk_27m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_27m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_27m   
                                                                                   u_pll_hdmi/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=125)      1.467       3.863         hdmi_clk_p       
                                                                           r       u_ch2_spectrum_ram0/u_dpram_ip/U_ipml_dpram_dpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   2.024       5.887 f       u_ch2_spectrum_ram0/u_dpram_ip/U_ipml_dpram_dpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DOB[12] (GTP_DRM18K)
                                   net (fanout=1)        0.903       6.790         ch2_ram0_rd_data[11]
                                                                                   N111_7[11]/I1 (GTP_LUT3)
                                   td                    0.217       7.007 r       N111_7[11]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       7.471         _N10926          
                                                                                   N111_9[11]/I4 (GTP_LUT5)
                                   td                    0.258       7.729 f       N111_9[11]/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       8.282         spectrum_rd_data[11]
                                                                                   u_hdmi_ctrl/N136_mux5_2/I2 (GTP_LUT5M)
                                   td                    0.300       8.582 f       u_hdmi_ctrl/N136_mux5_2/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464       9.046         u_hdmi_ctrl/_N18954
                                                                                   u_hdmi_ctrl/N136_mux5_6/I4 (GTP_LUT5)
                                   td                    0.185       9.231 r       u_hdmi_ctrl/N136_mux5_6/Z (GTP_LUT5)
                                   net (fanout=6)        0.693       9.924         u_hdmi_ctrl/N136 
                                                                                   u_hdmi_ctrl/N151[5]/I2 (GTP_LUT3)
                                   td                    0.185      10.109 r       u_hdmi_ctrl/N151[5]/Z (GTP_LUT3)
                                   net (fanout=2)        0.553      10.662         u_hdmi_ctrl/N151 [5]
                                                                                   u_hdmi_ctrl/N154_mux9/I1 (GTP_LUT5)
                                   td                    0.243      10.905 f       u_hdmi_ctrl/N154_mux9/Z (GTP_LUT5)
                                   net (fanout=5)        0.670      11.575         u_hdmi_ctrl/N154 
                                                                                   u_hdmi_ctrl/N161_1.fsub_0/I1 (GTP_LUT5CARRY)
                                   td                    0.233      11.808 f       u_hdmi_ctrl/N161_1.fsub_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.808         u_hdmi_ctrl/N161_1.co [0]
                                                                                   u_hdmi_ctrl/N161_1.fsub_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.838 r       u_hdmi_ctrl/N161_1.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.838         u_hdmi_ctrl/N161_1.co [1]
                                                                                   u_hdmi_ctrl/N161_1.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.868 r       u_hdmi_ctrl/N161_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.868         u_hdmi_ctrl/N161_1.co [2]
                                                                                   u_hdmi_ctrl/N161_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.898 r       u_hdmi_ctrl/N161_1.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.898         u_hdmi_ctrl/N161_1.co [3]
                                                                                   u_hdmi_ctrl/N161_1.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.928 r       u_hdmi_ctrl/N161_1.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.928         u_hdmi_ctrl/N161_1.co [4]
                                                                                   u_hdmi_ctrl/N161_1.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.958 r       u_hdmi_ctrl/N161_1.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.958         u_hdmi_ctrl/N161_1.co [5]
                                                                                   u_hdmi_ctrl/N161_1.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.988 r       u_hdmi_ctrl/N161_1.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.988         u_hdmi_ctrl/N161_1.co [6]
                                                                                   u_hdmi_ctrl/N161_1.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.018 r       u_hdmi_ctrl/N161_1.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.018         u_hdmi_ctrl/N161_1.co [7]
                                                                                   u_hdmi_ctrl/N161_1.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.048 r       u_hdmi_ctrl/N161_1.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.048         u_hdmi_ctrl/N161_1.co [8]
                                                                                   u_hdmi_ctrl/N161_1.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.078 r       u_hdmi_ctrl/N161_1.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.078         u_hdmi_ctrl/N161_1.co [9]
                                                                                   u_hdmi_ctrl/N161_1.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.314 r       u_hdmi_ctrl/N161_1.fsub_10/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      12.867         u_hdmi_ctrl/N161 [10]
                                                                                   u_hdmi_ctrl/N162.lt_5/I0 (GTP_LUT5CARRY)
                                   td                    0.201      13.068 f       u_hdmi_ctrl/N162.lt_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.068         u_hdmi_ctrl/N162.co [10]
                                                                                   u_hdmi_ctrl/N162.lt_6/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.304 r       u_hdmi_ctrl/N162.lt_6/Z (GTP_LUT5CARRY)
                                   net (fanout=9)        0.745      14.049         u_hdmi_ctrl/N162 
                                                                                   u_hdmi_ctrl/N217_20[0]_6/I1 (GTP_LUT5)
                                   td                    0.185      14.234 r       u_hdmi_ctrl/N217_20[0]_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      14.234         u_hdmi_ctrl/rgb_data [0]
                                                                           r       u_hdmi_ctrl/rgb_out_reg[0]/D (GTP_DFF_C)

 Data arrival time                                                  14.234         Logic Levels: 11 
                                                                                   Logic: 4.773ns(46.023%), Route: 5.598ns(53.977%)
----------------------------------------------------------------------------------------------------

 Clock clk_hdmi_pixel (rising edge)
                                                        13.468      13.468 r                        
 sys_clk_27m                                             0.000      13.468 r       sys_clk_27m (port)
                                   net (fanout=1)        0.000      13.468         sys_clk_27m      
                                                                                   sys_clk_27m_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.679 r       sys_clk_27m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      15.770         nt_sys_clk_27m   
                                                                                   u_pll_hdmi/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.864 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=125)      0.953      16.817         hdmi_clk_p       
                                                                           r       u_hdmi_ctrl/rgb_out_reg[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.817                          
 clock uncertainty                                      -0.150      16.667                          

 Setup time                                              0.034      16.701                          

 Data required time                                                 16.701                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.701                          
 Data arrival time                                                  14.234                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.467                          
====================================================================================================

====================================================================================================

Startpoint  : u_ch2_spectrum_ram0/u_dpram_ip/U_ipml_dpram_dpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : u_hdmi_ctrl/rgb_out_reg[5]/D (GTP_DFF_C)
Path Group  : clk_hdmi_pixel
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.349
  Launch Clock Delay      :  3.863
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_hdmi_pixel (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_27m                                             0.000       0.000 r       sys_clk_27m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_27m      
                                                                                   sys_clk_27m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_27m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_27m   
                                                                                   u_pll_hdmi/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=125)      1.467       3.863         hdmi_clk_p       
                                                                           r       u_ch2_spectrum_ram0/u_dpram_ip/U_ipml_dpram_dpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   2.024       5.887 f       u_ch2_spectrum_ram0/u_dpram_ip/U_ipml_dpram_dpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DOB[12] (GTP_DRM18K)
                                   net (fanout=1)        0.903       6.790         ch2_ram0_rd_data[11]
                                                                                   N111_7[11]/I1 (GTP_LUT3)
                                   td                    0.217       7.007 r       N111_7[11]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       7.471         _N10926          
                                                                                   N111_9[11]/I4 (GTP_LUT5)
                                   td                    0.258       7.729 f       N111_9[11]/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       8.282         spectrum_rd_data[11]
                                                                                   u_hdmi_ctrl/N136_mux5_2/I2 (GTP_LUT5M)
                                   td                    0.300       8.582 f       u_hdmi_ctrl/N136_mux5_2/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464       9.046         u_hdmi_ctrl/_N18954
                                                                                   u_hdmi_ctrl/N136_mux5_6/I4 (GTP_LUT5)
                                   td                    0.185       9.231 r       u_hdmi_ctrl/N136_mux5_6/Z (GTP_LUT5)
                                   net (fanout=6)        0.693       9.924         u_hdmi_ctrl/N136 
                                                                                   u_hdmi_ctrl/N151[5]/I2 (GTP_LUT3)
                                   td                    0.185      10.109 r       u_hdmi_ctrl/N151[5]/Z (GTP_LUT3)
                                   net (fanout=2)        0.553      10.662         u_hdmi_ctrl/N151 [5]
                                                                                   u_hdmi_ctrl/N154_mux9/I1 (GTP_LUT5)
                                   td                    0.243      10.905 f       u_hdmi_ctrl/N154_mux9/Z (GTP_LUT5)
                                   net (fanout=5)        0.670      11.575         u_hdmi_ctrl/N154 
                                                                                   u_hdmi_ctrl/N161_1.fsub_0/I1 (GTP_LUT5CARRY)
                                   td                    0.233      11.808 f       u_hdmi_ctrl/N161_1.fsub_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.808         u_hdmi_ctrl/N161_1.co [0]
                                                                                   u_hdmi_ctrl/N161_1.fsub_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.838 r       u_hdmi_ctrl/N161_1.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.838         u_hdmi_ctrl/N161_1.co [1]
                                                                                   u_hdmi_ctrl/N161_1.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.868 r       u_hdmi_ctrl/N161_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.868         u_hdmi_ctrl/N161_1.co [2]
                                                                                   u_hdmi_ctrl/N161_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.898 r       u_hdmi_ctrl/N161_1.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.898         u_hdmi_ctrl/N161_1.co [3]
                                                                                   u_hdmi_ctrl/N161_1.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.928 r       u_hdmi_ctrl/N161_1.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.928         u_hdmi_ctrl/N161_1.co [4]
                                                                                   u_hdmi_ctrl/N161_1.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.958 r       u_hdmi_ctrl/N161_1.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.958         u_hdmi_ctrl/N161_1.co [5]
                                                                                   u_hdmi_ctrl/N161_1.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.988 r       u_hdmi_ctrl/N161_1.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.988         u_hdmi_ctrl/N161_1.co [6]
                                                                                   u_hdmi_ctrl/N161_1.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.018 r       u_hdmi_ctrl/N161_1.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.018         u_hdmi_ctrl/N161_1.co [7]
                                                                                   u_hdmi_ctrl/N161_1.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.048 r       u_hdmi_ctrl/N161_1.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.048         u_hdmi_ctrl/N161_1.co [8]
                                                                                   u_hdmi_ctrl/N161_1.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.078 r       u_hdmi_ctrl/N161_1.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.078         u_hdmi_ctrl/N161_1.co [9]
                                                                                   u_hdmi_ctrl/N161_1.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.314 r       u_hdmi_ctrl/N161_1.fsub_10/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      12.867         u_hdmi_ctrl/N161 [10]
                                                                                   u_hdmi_ctrl/N162.lt_5/I0 (GTP_LUT5CARRY)
                                   td                    0.201      13.068 f       u_hdmi_ctrl/N162.lt_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.068         u_hdmi_ctrl/N162.co [10]
                                                                                   u_hdmi_ctrl/N162.lt_6/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.304 r       u_hdmi_ctrl/N162.lt_6/Z (GTP_LUT5CARRY)
                                   net (fanout=9)        0.745      14.049         u_hdmi_ctrl/N162 
                                                                                   u_hdmi_ctrl/N217_20[1]_6/I1 (GTP_LUT5)
                                   td                    0.185      14.234 r       u_hdmi_ctrl/N217_20[1]_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      14.234         u_hdmi_ctrl/rgb_data [5]
                                                                           r       u_hdmi_ctrl/rgb_out_reg[5]/D (GTP_DFF_C)

 Data arrival time                                                  14.234         Logic Levels: 11 
                                                                                   Logic: 4.773ns(46.023%), Route: 5.598ns(53.977%)
----------------------------------------------------------------------------------------------------

 Clock clk_hdmi_pixel (rising edge)
                                                        13.468      13.468 r                        
 sys_clk_27m                                             0.000      13.468 r       sys_clk_27m (port)
                                   net (fanout=1)        0.000      13.468         sys_clk_27m      
                                                                                   sys_clk_27m_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.679 r       sys_clk_27m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      15.770         nt_sys_clk_27m   
                                                                                   u_pll_hdmi/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.864 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=125)      0.953      16.817         hdmi_clk_p       
                                                                           r       u_hdmi_ctrl/rgb_out_reg[5]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.817                          
 clock uncertainty                                      -0.150      16.667                          

 Setup time                                              0.034      16.701                          

 Data required time                                                 16.701                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.701                          
 Data arrival time                                                  14.234                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.467                          
====================================================================================================

====================================================================================================

Startpoint  : ch1_buffer_sel_sync1/CLK (GTP_DFF_C)
Endpoint    : ch1_buffer_sel_sync2/D (GTP_DFF_C)
Path Group  : clk_hdmi_pixel
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.349
  Launch Clock Delay      :  3.349
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_hdmi_pixel (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_27m                                             0.000       0.000 r       sys_clk_27m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_27m      
                                                                                   sys_clk_27m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_27m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_27m   
                                                                                   u_pll_hdmi/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=125)      0.953       3.349         hdmi_clk_p       
                                                                           r       ch1_buffer_sel_sync1/CLK (GTP_DFF_C)

                                   tco                   0.323       3.672 f       ch1_buffer_sel_sync1/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.136         ch1_buffer_sel_sync1
                                                                           f       ch1_buffer_sel_sync2/D (GTP_DFF_C)

 Data arrival time                                                   4.136         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk_hdmi_pixel (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_27m                                             0.000       0.000 r       sys_clk_27m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_27m      
                                                                                   sys_clk_27m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_27m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_27m   
                                                                                   u_pll_hdmi/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=125)      0.953       3.349         hdmi_clk_p       
                                                                           r       ch1_buffer_sel_sync2/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.349                          
 clock uncertainty                                       0.000       3.349                          

 Hold time                                               0.047       3.396                          

 Data required time                                                  3.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.396                          
 Data arrival time                                                   4.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ch2_buffer_sel_sync1/CLK (GTP_DFF_C)
Endpoint    : ch2_buffer_sel_sync2/D (GTP_DFF_C)
Path Group  : clk_hdmi_pixel
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.349
  Launch Clock Delay      :  3.349
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_hdmi_pixel (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_27m                                             0.000       0.000 r       sys_clk_27m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_27m      
                                                                                   sys_clk_27m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_27m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_27m   
                                                                                   u_pll_hdmi/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=125)      0.953       3.349         hdmi_clk_p       
                                                                           r       ch2_buffer_sel_sync1/CLK (GTP_DFF_C)

                                   tco                   0.323       3.672 f       ch2_buffer_sel_sync1/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.136         ch2_buffer_sel_sync1
                                                                           f       ch2_buffer_sel_sync2/D (GTP_DFF_C)

 Data arrival time                                                   4.136         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk_hdmi_pixel (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_27m                                             0.000       0.000 r       sys_clk_27m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_27m      
                                                                                   sys_clk_27m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_27m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_27m   
                                                                                   u_pll_hdmi/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=125)      0.953       3.349         hdmi_clk_p       
                                                                           r       ch2_buffer_sel_sync2/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.349                          
 clock uncertainty                                       0.000       3.349                          

 Hold time                                               0.047       3.396                          

 Data required time                                                  3.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.396                          
 Data arrival time                                                   4.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_ctrl/pixel_x[0]/CLK (GTP_DFF_C)
Endpoint    : u_hdmi_ctrl/pixel_x_d1[0]/D (GTP_DFF_C)
Path Group  : clk_hdmi_pixel
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.349
  Launch Clock Delay      :  3.349
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_hdmi_pixel (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_27m                                             0.000       0.000 r       sys_clk_27m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_27m      
                                                                                   sys_clk_27m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_27m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_27m   
                                                                                   u_pll_hdmi/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=125)      0.953       3.349         hdmi_clk_p       
                                                                           r       u_hdmi_ctrl/pixel_x[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.672 f       u_hdmi_ctrl/pixel_x[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.136         u_hdmi_ctrl/pixel_x [0]
                                                                           f       u_hdmi_ctrl/pixel_x_d1[0]/D (GTP_DFF_C)

 Data arrival time                                                   4.136         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk_hdmi_pixel (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_27m                                             0.000       0.000 r       sys_clk_27m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_27m      
                                                                                   sys_clk_27m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_27m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_27m   
                                                                                   u_pll_hdmi/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=125)      0.953       3.349         hdmi_clk_p       
                                                                           r       u_hdmi_ctrl/pixel_x_d1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.349                          
 clock uncertainty                                       0.000       3.349                          

 Hold time                                               0.047       3.396                          

 Data required time                                                  3.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.396                          
 Data arrival time                                                   4.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_reset_sync/sync_rst_n/CLK (GTP_DFF_C)
Endpoint    : u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_r2bf_as_core/u_r2bf_adder/u_im_add/use_apm.u_apm_addsub/inst_apm[0].u_gtp_apm_e1/RSTM (GTP_APM_E1)
Path Group  : clk_100m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.395
  Launch Clock Delay      :  6.880
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_100m (rising edge)                            0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_sys/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8349)     4.484       6.880         clk_fft          
                                                                           r       u_reset_sync/sync_rst_n/CLK (GTP_DFF_C)

                                   tco                   0.329       7.209 r       u_reset_sync/sync_rst_n/Q (GTP_DFF_C)
                                   net (fanout=11)       0.000       7.209         rst_n            
                                                                                   N9_0/I (GTP_INV) 
                                   td                    0.000       7.209 f       N9_0/Z (GTP_INV) 
                                   net (fanout=6225)     4.650      11.859         N9_0             
                                                                           f       u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_r2bf_as_core/u_r2bf_adder/u_im_add/use_apm.u_apm_addsub/inst_apm[0].u_gtp_apm_e1/RSTM (GTP_APM_E1)

 Data arrival time                                                  11.859         Logic Levels: 1  
                                                                                   Logic: 0.329ns(6.608%), Route: 4.650ns(93.392%)
----------------------------------------------------------------------------------------------------

 Clock clk_100m (rising edge)                           10.000      10.000 r                        
 sys_clk_50m                                             0.000      10.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_pll_sys/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8349)     4.999      17.395         clk_fft          
                                                                           r       u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_r2bf_as_core/u_r2bf_adder/u_im_add/use_apm.u_apm_addsub/inst_apm[0].u_gtp_apm_e1/CLK (GTP_APM_E1)
 clock pessimism                                         0.000      17.395                          
 clock uncertainty                                      -0.150      17.245                          

 Recovery time                                          -1.063      16.182                          

 Data required time                                                 16.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.182                          
 Data arrival time                                                  11.859                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.323                          
====================================================================================================

====================================================================================================

Startpoint  : u_reset_sync/sync_rst_n/CLK (GTP_DFF_C)
Endpoint    : u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_r2bf_as_core/u_r2bf_adder/u_re_add/use_apm.u_apm_addsub/inst_apm[0].u_gtp_apm_e1/RSTM (GTP_APM_E1)
Path Group  : clk_100m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.395
  Launch Clock Delay      :  6.880
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_100m (rising edge)                            0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_sys/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8349)     4.484       6.880         clk_fft          
                                                                           r       u_reset_sync/sync_rst_n/CLK (GTP_DFF_C)

                                   tco                   0.329       7.209 r       u_reset_sync/sync_rst_n/Q (GTP_DFF_C)
                                   net (fanout=11)       0.000       7.209         rst_n            
                                                                                   N9_0/I (GTP_INV) 
                                   td                    0.000       7.209 f       N9_0/Z (GTP_INV) 
                                   net (fanout=6225)     4.650      11.859         N9_0             
                                                                           f       u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_r2bf_as_core/u_r2bf_adder/u_re_add/use_apm.u_apm_addsub/inst_apm[0].u_gtp_apm_e1/RSTM (GTP_APM_E1)

 Data arrival time                                                  11.859         Logic Levels: 1  
                                                                                   Logic: 0.329ns(6.608%), Route: 4.650ns(93.392%)
----------------------------------------------------------------------------------------------------

 Clock clk_100m (rising edge)                           10.000      10.000 r                        
 sys_clk_50m                                             0.000      10.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_pll_sys/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8349)     4.999      17.395         clk_fft          
                                                                           r       u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_r2bf_as_core/u_r2bf_adder/u_re_add/use_apm.u_apm_addsub/inst_apm[0].u_gtp_apm_e1/CLK (GTP_APM_E1)
 clock pessimism                                         0.000      17.395                          
 clock uncertainty                                      -0.150      17.245                          

 Recovery time                                          -1.063      16.182                          

 Data required time                                                 16.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.182                          
 Data arrival time                                                  11.859                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.323                          
====================================================================================================

====================================================================================================

Startpoint  : u_reset_sync/sync_rst_n/CLK (GTP_DFF_C)
Endpoint    : u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_r2bf_as_core/u_r2bf_subtractor/u_im_add/use_apm.u_apm_addsub/inst_apm[0].u_gtp_apm_e1/RSTM (GTP_APM_E1)
Path Group  : clk_100m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.395
  Launch Clock Delay      :  6.880
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_100m (rising edge)                            0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_sys/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8349)     4.484       6.880         clk_fft          
                                                                           r       u_reset_sync/sync_rst_n/CLK (GTP_DFF_C)

                                   tco                   0.329       7.209 r       u_reset_sync/sync_rst_n/Q (GTP_DFF_C)
                                   net (fanout=11)       0.000       7.209         rst_n            
                                                                                   N9_0/I (GTP_INV) 
                                   td                    0.000       7.209 f       N9_0/Z (GTP_INV) 
                                   net (fanout=6225)     4.650      11.859         N9_0             
                                                                           f       u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_r2bf_as_core/u_r2bf_subtractor/u_im_add/use_apm.u_apm_addsub/inst_apm[0].u_gtp_apm_e1/RSTM (GTP_APM_E1)

 Data arrival time                                                  11.859         Logic Levels: 1  
                                                                                   Logic: 0.329ns(6.608%), Route: 4.650ns(93.392%)
----------------------------------------------------------------------------------------------------

 Clock clk_100m (rising edge)                           10.000      10.000 r                        
 sys_clk_50m                                             0.000      10.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000      10.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_pll_sys/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8349)     4.999      17.395         clk_fft          
                                                                           r       u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_r2bf_as_core/u_r2bf_subtractor/u_im_add/use_apm.u_apm_addsub/inst_apm[0].u_gtp_apm_e1/CLK (GTP_APM_E1)
 clock pessimism                                         0.000      17.395                          
 clock uncertainty                                      -0.150      17.245                          

 Recovery time                                          -1.063      16.182                          

 Data required time                                                 16.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.182                          
 Data arrival time                                                  11.859                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.323                          
====================================================================================================

====================================================================================================

Startpoint  : rd_rst_n/CLK (GTP_DFF_C)
Endpoint    : u_ch1_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : clk_100m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.395
  Launch Clock Delay      :  6.880
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_100m (rising edge)                            0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_sys/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8349)     4.484       6.880         clk_fft          
                                                                           r       rd_rst_n/CLK (GTP_DFF_C)

                                   tco                   0.329       7.209 r       rd_rst_n/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       7.209         rd_rst_n         
                                                                                   u_ch1_fifo/N3/I (GTP_INV)
                                   td                    0.000       7.209 f       u_ch1_fifo/N3/Z (GTP_INV)
                                   net (fanout=106)      1.447       8.656         u_ch1_fifo/N3    
                                                                           f       u_ch1_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   8.656         Logic Levels: 1  
                                                                                   Logic: 0.329ns(18.525%), Route: 1.447ns(81.475%)
----------------------------------------------------------------------------------------------------

 Clock clk_100m (rising edge)                            0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_sys/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8349)     4.999       7.395         clk_fft          
                                                                           r       u_ch1_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       7.395                          
 clock uncertainty                                       0.000       7.395                          

 Removal time                                           -0.026       7.369                          

 Data required time                                                  7.369                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.369                          
 Data arrival time                                                   8.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.287                          
====================================================================================================

====================================================================================================

Startpoint  : rd_rst_n/CLK (GTP_DFF_C)
Endpoint    : u_ch1_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : clk_100m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.395
  Launch Clock Delay      :  6.880
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_100m (rising edge)                            0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_sys/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8349)     4.484       6.880         clk_fft          
                                                                           r       rd_rst_n/CLK (GTP_DFF_C)

                                   tco                   0.329       7.209 r       rd_rst_n/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       7.209         rd_rst_n         
                                                                                   u_ch1_fifo/N3/I (GTP_INV)
                                   td                    0.000       7.209 f       u_ch1_fifo/N3/Z (GTP_INV)
                                   net (fanout=106)      1.447       8.656         u_ch1_fifo/N3    
                                                                           f       u_ch1_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   8.656         Logic Levels: 1  
                                                                                   Logic: 0.329ns(18.525%), Route: 1.447ns(81.475%)
----------------------------------------------------------------------------------------------------

 Clock clk_100m (rising edge)                            0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_sys/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8349)     4.999       7.395         clk_fft          
                                                                           r       u_ch1_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       7.395                          
 clock uncertainty                                       0.000       7.395                          

 Removal time                                           -0.026       7.369                          

 Data required time                                                  7.369                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.369                          
 Data arrival time                                                   8.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.287                          
====================================================================================================

====================================================================================================

Startpoint  : rd_rst_n/CLK (GTP_DFF_C)
Endpoint    : u_ch2_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : clk_100m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.395
  Launch Clock Delay      :  6.880
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_100m (rising edge)                            0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_sys/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8349)     4.484       6.880         clk_fft          
                                                                           r       rd_rst_n/CLK (GTP_DFF_C)

                                   tco                   0.329       7.209 r       rd_rst_n/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       7.209         rd_rst_n         
                                                                                   u_ch1_fifo/N3/I (GTP_INV)
                                   td                    0.000       7.209 f       u_ch1_fifo/N3/Z (GTP_INV)
                                   net (fanout=106)      1.447       8.656         u_ch1_fifo/N3    
                                                                           f       u_ch2_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   8.656         Logic Levels: 1  
                                                                                   Logic: 0.329ns(18.525%), Route: 1.447ns(81.475%)
----------------------------------------------------------------------------------------------------

 Clock clk_100m (rising edge)                            0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_sys/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8349)     4.999       7.395         clk_fft          
                                                                           r       u_ch2_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       7.395                          
 clock uncertainty                                       0.000       7.395                          

 Removal time                                           -0.026       7.369                          

 Data required time                                                  7.369                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.369                          
 Data arrival time                                                   8.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.287                          
====================================================================================================

====================================================================================================

Startpoint  : wr_rst_n/CLK (GTP_DFF_C)
Endpoint    : u_ch1_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)
Path Group  : clk_adc
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.421
  Launch Clock Delay      :  3.421
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_adc (rising edge)                             0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_sys/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=179)      1.028       3.421         clk_adc          
                                                                           r       wr_rst_n/CLK (GTP_DFF_C)

                                   tco                   0.329       3.750 r       wr_rst_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       3.750         wr_rst_n         
                                                                                   u_ch1_fifo/N0/I (GTP_INV)
                                   td                    0.000       3.750 f       u_ch1_fifo/N0/Z (GTP_INV)
                                   net (fanout=102)      0.923       4.673         u_ch1_fifo/N0    
                                                                           f       u_ch1_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                   4.673         Logic Levels: 1  
                                                                                   Logic: 0.329ns(26.278%), Route: 0.923ns(73.722%)
----------------------------------------------------------------------------------------------------

 Clock clk_adc (rising edge)                          1000.000    1000.000 r                        
 sys_clk_50m                                             0.000    1000.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000    1000.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091    1002.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091    1002.393 r       u_pll_sys/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=179)      1.028    1003.421         clk_adc          
                                                                           r       u_ch1_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.421                          
 clock uncertainty                                      -0.150    1003.271                          

 Recovery time                                          -0.542    1002.729                          

 Data required time                                               1002.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.729                          
 Data arrival time                                                   4.673                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.056                          
====================================================================================================

====================================================================================================

Startpoint  : wr_rst_n/CLK (GTP_DFF_C)
Endpoint    : u_ch1_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)
Path Group  : clk_adc
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.421
  Launch Clock Delay      :  3.421
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_adc (rising edge)                             0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_sys/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=179)      1.028       3.421         clk_adc          
                                                                           r       wr_rst_n/CLK (GTP_DFF_C)

                                   tco                   0.329       3.750 r       wr_rst_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       3.750         wr_rst_n         
                                                                                   u_ch1_fifo/N0/I (GTP_INV)
                                   td                    0.000       3.750 f       u_ch1_fifo/N0/Z (GTP_INV)
                                   net (fanout=102)      0.923       4.673         u_ch1_fifo/N0    
                                                                           f       u_ch1_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   4.673         Logic Levels: 1  
                                                                                   Logic: 0.329ns(26.278%), Route: 0.923ns(73.722%)
----------------------------------------------------------------------------------------------------

 Clock clk_adc (rising edge)                          1000.000    1000.000 r                        
 sys_clk_50m                                             0.000    1000.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000    1000.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091    1002.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091    1002.393 r       u_pll_sys/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=179)      1.028    1003.421         clk_adc          
                                                                           r       u_ch1_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.421                          
 clock uncertainty                                      -0.150    1003.271                          

 Recovery time                                          -0.542    1002.729                          

 Data required time                                               1002.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.729                          
 Data arrival time                                                   4.673                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.056                          
====================================================================================================

====================================================================================================

Startpoint  : wr_rst_n/CLK (GTP_DFF_C)
Endpoint    : u_ch1_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)
Path Group  : clk_adc
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.421
  Launch Clock Delay      :  3.421
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_adc (rising edge)                             0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_sys/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=179)      1.028       3.421         clk_adc          
                                                                           r       wr_rst_n/CLK (GTP_DFF_C)

                                   tco                   0.329       3.750 r       wr_rst_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       3.750         wr_rst_n         
                                                                                   u_ch1_fifo/N0/I (GTP_INV)
                                   td                    0.000       3.750 f       u_ch1_fifo/N0/Z (GTP_INV)
                                   net (fanout=102)      0.923       4.673         u_ch1_fifo/N0    
                                                                           f       u_ch1_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   4.673         Logic Levels: 1  
                                                                                   Logic: 0.329ns(26.278%), Route: 0.923ns(73.722%)
----------------------------------------------------------------------------------------------------

 Clock clk_adc (rising edge)                          1000.000    1000.000 r                        
 sys_clk_50m                                             0.000    1000.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000    1000.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091    1002.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091    1002.393 r       u_pll_sys/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=179)      1.028    1003.421         clk_adc          
                                                                           r       u_ch1_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.421                          
 clock uncertainty                                      -0.150    1003.271                          

 Recovery time                                          -0.542    1002.729                          

 Data required time                                               1002.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.729                          
 Data arrival time                                                   4.673                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.056                          
====================================================================================================

====================================================================================================

Startpoint  : wr_rst_n/CLK (GTP_DFF_C)
Endpoint    : u_ch1_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : clk_adc
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.935
  Launch Clock Delay      :  3.421
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_adc (rising edge)                             0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_sys/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=179)      1.028       3.421         clk_adc          
                                                                           r       wr_rst_n/CLK (GTP_DFF_C)

                                   tco                   0.329       3.750 r       wr_rst_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       3.750         wr_rst_n         
                                                                                   u_ch1_fifo/N0/I (GTP_INV)
                                   td                    0.000       3.750 f       u_ch1_fifo/N0/Z (GTP_INV)
                                   net (fanout=102)      1.437       5.187         u_ch1_fifo/N0    
                                                                           f       u_ch1_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   5.187         Logic Levels: 1  
                                                                                   Logic: 0.329ns(18.630%), Route: 1.437ns(81.370%)
----------------------------------------------------------------------------------------------------

 Clock clk_adc (rising edge)                             0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_sys/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=179)      1.542       3.935         clk_adc          
                                                                           r       u_ch1_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       3.935                          
 clock uncertainty                                       0.000       3.935                          

 Removal time                                           -0.053       3.882                          

 Data required time                                                  3.882                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.882                          
 Data arrival time                                                   5.187                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.305                          
====================================================================================================

====================================================================================================

Startpoint  : wr_rst_n/CLK (GTP_DFF_C)
Endpoint    : u_ch1_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : clk_adc
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.935
  Launch Clock Delay      :  3.421
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_adc (rising edge)                             0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_sys/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=179)      1.028       3.421         clk_adc          
                                                                           r       wr_rst_n/CLK (GTP_DFF_C)

                                   tco                   0.329       3.750 r       wr_rst_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       3.750         wr_rst_n         
                                                                                   u_ch1_fifo/N0/I (GTP_INV)
                                   td                    0.000       3.750 f       u_ch1_fifo/N0/Z (GTP_INV)
                                   net (fanout=102)      1.437       5.187         u_ch1_fifo/N0    
                                                                           f       u_ch1_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   5.187         Logic Levels: 1  
                                                                                   Logic: 0.329ns(18.630%), Route: 1.437ns(81.370%)
----------------------------------------------------------------------------------------------------

 Clock clk_adc (rising edge)                             0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_sys/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=179)      1.542       3.935         clk_adc          
                                                                           r       u_ch1_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       3.935                          
 clock uncertainty                                       0.000       3.935                          

 Removal time                                           -0.053       3.882                          

 Data required time                                                  3.882                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.882                          
 Data arrival time                                                   5.187                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.305                          
====================================================================================================

====================================================================================================

Startpoint  : wr_rst_n/CLK (GTP_DFF_C)
Endpoint    : u_ch2_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : clk_adc
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.935
  Launch Clock Delay      :  3.421
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_adc (rising edge)                             0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_sys/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=179)      1.028       3.421         clk_adc          
                                                                           r       wr_rst_n/CLK (GTP_DFF_C)

                                   tco                   0.329       3.750 r       wr_rst_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       3.750         wr_rst_n         
                                                                                   u_ch1_fifo/N0/I (GTP_INV)
                                   td                    0.000       3.750 f       u_ch1_fifo/N0/Z (GTP_INV)
                                   net (fanout=102)      1.437       5.187         u_ch1_fifo/N0    
                                                                           f       u_ch2_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   5.187         Logic Levels: 1  
                                                                                   Logic: 0.329ns(18.630%), Route: 1.437ns(81.370%)
----------------------------------------------------------------------------------------------------

 Clock clk_adc (rising edge)                             0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_sys/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=179)      1.542       3.935         clk_adc          
                                                                           r       u_ch2_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       3.935                          
 clock uncertainty                                       0.000       3.935                          

 Removal time                                           -0.053       3.882                          

 Data required time                                                  3.882                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.882                          
 Data arrival time                                                   5.187                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.305                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_tx/uart_tx_pin/CLK (GTP_DFF_PE)
Endpoint    : uart_tx (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_100m (rising edge)                            0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_sys/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8349)     4.484       6.880         clk_fft          
                                                                           r       u_uart_tx/uart_tx_pin/CLK (GTP_DFF_PE)

                                   tco                   0.323       7.203 f       u_uart_tx/uart_tx_pin/Q (GTP_DFF_PE)
                                   net (fanout=1)        1.091       8.294         nt_uart_tx       
                                                                                   uart_tx_obuf/I (GTP_OUTBUF)
                                   td                    2.803      11.097 f       uart_tx_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      11.097         uart_tx          
 uart_tx                                                                   f       uart_tx (port)   

 Data arrival time                                                  11.097         Logic Levels: 1  
                                                                                   Logic: 3.126ns(74.129%), Route: 1.091ns(25.871%)
====================================================================================================

====================================================================================================

Startpoint  : u_iic_dri_ms7210/state_reg[4]/CLK (GTP_DFF_R)
Endpoint    : hd_iic_sda (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_sys/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=125)      0.943       3.334         clk_10m          
                                                                           r       u_iic_dri_ms7210/state_reg[4]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.663 r       u_iic_dri_ms7210/state_reg[4]/Q (GTP_DFF_R)
                                   net (fanout=8)        0.745       4.408         u_iic_dri_ms7210/state_reg [4]
                                                                                   u_iic_dri_ms7210/N80_0/I0 (GTP_LUT2)
                                   td                    0.215       4.623 r       u_iic_dri_ms7210/N80_0/Z (GTP_LUT2)
                                   net (fanout=1)        1.091       5.714         u_iic_dri_ms7210/N80_rnmt
                                                                                   hd_iic_sda_tri/T (GTP_IOBUF)
                                   tse                   2.810       8.524 f       hd_iic_sda_tri/IO (GTP_IOBUF)
                                   net (fanout=1)        0.000       8.524         nt_hd_iic_sda    
 hd_iic_sda                                                                f       hd_iic_sda (port)

 Data arrival time                                                   8.524         Logic Levels: 2  
                                                                                   Logic: 3.354ns(64.624%), Route: 1.836ns(35.376%)
====================================================================================================

====================================================================================================

Startpoint  : u_iic_dri_ms7210/scl_out/CLK (GTP_DFF_SE)
Endpoint    : hd_iic_scl (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_sys/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=125)      0.943       3.334         clk_10m          
                                                                           r       u_iic_dri_ms7210/scl_out/CLK (GTP_DFF_SE)

                                   tco                   0.323       3.657 f       u_iic_dri_ms7210/scl_out/Q (GTP_DFF_SE)
                                   net (fanout=2)        1.180       4.837         nt_hd_iic_scl    
                                                                                   hd_iic_scl_obuf/I (GTP_OUTBUF)
                                   td                    2.803       7.640 f       hd_iic_scl_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.640         hd_iic_scl       
 hd_iic_scl                                                                f       hd_iic_scl (port)

 Data arrival time                                                   7.640         Logic Levels: 1  
                                                                                   Logic: 3.126ns(72.596%), Route: 1.180ns(27.404%)
====================================================================================================

====================================================================================================

Startpoint  : hd_iic_sda (port)
Endpoint    : u_iic_dri_ms7210/receiv_data[0]/D (GTP_DFF_RE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 hd_iic_sda                                              0.000       0.000 r       hd_iic_sda (port)
                                   net (fanout=1)        0.000       0.000         nt_hd_iic_sda    
                                                                                   hd_iic_sda_tri/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       hd_iic_sda_tri/O (GTP_IOBUF)
                                   net (fanout=1)        1.091       2.302         _N35             
                                                                           r       u_iic_dri_ms7210/receiv_data[0]/D (GTP_DFF_RE)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : sys_clk_27m (port)
Endpoint    : hd_tx_pclk (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_clk_27m                                             0.000       0.000 r       sys_clk_27m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_27m      
                                                                                   sys_clk_27m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_27m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_27m   
                                                                                   u_pll_hdmi/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=125)      1.580       3.976         hdmi_clk_p       
                                                                                   hd_tx_pclk_obuf/I (GTP_OUTBUF)
                                   td                    2.708       6.684 r       hd_tx_pclk_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       6.684         hd_tx_pclk       
 hd_tx_pclk                                                                r       hd_tx_pclk (port)

 Data arrival time                                                   6.684         Logic Levels: 3  
                                                                                   Logic: 4.013ns(60.039%), Route: 2.671ns(39.961%)
====================================================================================================

====================================================================================================

Startpoint  : sys_clk_50m (port)
Endpoint    : adc_ch1_clk (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_clk_50m                                             0.000       0.000 r       sys_clk_50m (port)
                                   net (fanout=1)        0.000       0.000         sys_clk_50m      
                                                                                   sys_clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk_50m   
                                                                                   u_pll_sys/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_sys/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=179)      1.655       4.048         clk_adc          
                                                                                   adc_ch1_clk_obuf/I (GTP_OUTBUF)
                                   td                    2.708       6.756 r       adc_ch1_clk_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       6.756         adc_ch1_clk      
 adc_ch1_clk                                                               r       adc_ch1_clk (port)

 Data arrival time                                                   6.756         Logic Levels: 3  
                                                                                   Logic: 4.010ns(59.355%), Route: 2.746ns(40.645%)
====================================================================================================

{clk_100m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width                          u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0_0/WCLK
 3.100       5.000           1.900           Low Pulse Width                           u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0_0/WCLK
 3.100       5.000           1.900           High Pulse Width                          u_fft_1024/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0_1/WCLK
====================================================================================================

{clk_10m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           High Pulse Width                          u_ms7210_ctl/N325_2_concat_2/CLKA
 49.102      50.000          0.898           Low Pulse Width                           u_ms7210_ctl/N325_2_concat_2/CLKA
 49.102      50.000          0.898           Low Pulse Width                           u_ms7210_ctl/N325_2_concat_2/CLKB
====================================================================================================

{clk_adc} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width                          u_ch1_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 499.102     500.000         0.898           Low Pulse Width                           u_ch1_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 499.102     500.000         0.898           Low Pulse Width                           u_ch1_fifo/u_fifo_ip/U_ipml_fifo_fifo_async_ip/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA
====================================================================================================

{clk_hdmi_pixel} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.836       6.734           0.898           Low Pulse Width                           u_ch1_spectrum_ram0/u_dpram_ip/U_ipml_dpram_dpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
 5.836       6.734           0.898           High Pulse Width                          u_ch1_spectrum_ram0/u_dpram_ip/U_ipml_dpram_dpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
 5.836       6.734           0.898           High Pulse Width                          u_ch1_spectrum_ram1/u_dpram_ip/U_ipml_dpram_dpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------+
| Type       | File Name                                                          
+----------------------------------------------------------------------------------+
| Input      | E:/Odyssey_proj/compile/signal_analyzer_top_comp.adf               
|            | E:/Odyssey_proj/source/source/signal_analyzer.fdc                  
| Output     | E:/Odyssey_proj/synthesize/signal_analyzer_top_syn.adf             
|            | E:/Odyssey_proj/synthesize/signal_analyzer_top_syn.vm              
|            | E:/Odyssey_proj/synthesize/signal_analyzer_top_controlsets.txt     
|            | E:/Odyssey_proj/synthesize/snr.db                                  
|            | E:/Odyssey_proj/synthesize/signal_analyzer_top.snr                 
+----------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 610 MB
Total CPU time to synthesize completion : 0h:0m:20s
Process Total CPU time to synthesize completion : 0h:0m:23s
Total real time to synthesize completion : 0h:0m:26s
