// Seed: 3353800681
module module_0 (
    input tri id_0,
    input tri id_1,
    input wand id_2,
    input wor id_3,
    output wor id_4,
    input tri id_5,
    output uwire id_6,
    input tri0 id_7,
    output uwire id_8,
    input wire id_9,
    input tri1 id_10,
    input tri0 id_11,
    output wire id_12,
    input tri id_13,
    input tri0 id_14,
    output tri id_15,
    output uwire id_16,
    input tri1 id_17,
    input wire id_18,
    input wor id_19,
    output tri1 id_20,
    input supply1 id_21,
    input uwire id_22,
    input wor id_23,
    input wor id_24,
    input wand id_25,
    input supply1 id_26,
    input wor void id_27
);
endmodule
module module_1 #(
    parameter id_1 = 32'd17,
    parameter id_3 = 32'd17
) (
    input wor id_0,
    output tri1 _id_1,
    input tri0 id_2,
    input tri0 _id_3,
    output uwire id_4,
    output logic id_5,
    input supply1 id_6,
    input tri void id_7,
    output tri0 id_8,
    output tri id_9,
    input wor id_10,
    output tri0 id_11
);
  logic [id_1  .  id_3 : 1  -  id_1] id_13;
  assign id_5 = id_7 - id_7;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_10,
      id_7,
      id_9,
      id_10,
      id_11,
      id_6,
      id_11,
      id_6,
      id_2,
      id_0,
      id_9,
      id_2,
      id_10,
      id_9,
      id_11,
      id_7,
      id_0,
      id_2,
      id_11,
      id_10,
      id_2,
      id_2,
      id_6,
      id_6,
      id_10,
      id_0
  );
  assign modCall_1.id_6 = 0;
  assign id_1 = id_10;
  reg id_14, id_15, id_16;
  wire id_17;
  always id_5 = id_10 ? id_15 + -1 : id_2;
  logic id_18 = id_16 + id_16;
  always id_14 <= 1;
  wire [~ "" : 1] id_19, id_20, id_21;
  id_22(
      id_14 * id_20, id_14, id_22
  );
  wire id_23;
  wire id_24;
  ;
endmodule
