Release 12.3 - xst M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: arm.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "arm.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "arm"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : arm
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"\quartus\FreeARM7\DATE20140419\arm_clear\arm.v\" into library work
Parsing module <arm>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <arm>.
WARNING:HDLCompiler:1127 - "\quartus\FreeARM7\DATE20140419\arm_clear\arm.v" Line 338: Assignment to code_is_mrs ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\quartus\FreeARM7\DATE20140419\arm_clear\arm.v" Line 348: Assignment to code_is_swi ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <arm>.
    Related source file is "/quartus/freearm7/date20140419/arm_clear/arm.v".
    Found 3-bit register for signal <code_rs_flag>.
    Found 6-bit register for signal <go_fmt>.
    Found 4-bit register for signal <go_num>.
    Found 4-bit register for signal <ldm_num>.
    Found 32-bit register for signal <r0>.
    Found 32-bit register for signal <r1>.
    Found 32-bit register for signal <r2>.
    Found 32-bit register for signal <r3>.
    Found 32-bit register for signal <r4>.
    Found 32-bit register for signal <r5>.
    Found 32-bit register for signal <r6>.
    Found 32-bit register for signal <r7>.
    Found 32-bit register for signal <r8_fiq>.
    Found 32-bit register for signal <r8_usr>.
    Found 32-bit register for signal <r9_fiq>.
    Found 32-bit register for signal <r9_usr>.
    Found 32-bit register for signal <ra_fiq>.
    Found 32-bit register for signal <ra_usr>.
    Found 32-bit register for signal <rb_fiq>.
    Found 32-bit register for signal <rb_usr>.
    Found 32-bit register for signal <rc_fiq>.
    Found 32-bit register for signal <rc_usr>.
    Found 32-bit register for signal <rd_abt>.
    Found 32-bit register for signal <rd_fiq>.
    Found 32-bit register for signal <rd_irq>.
    Found 32-bit register for signal <rd_svc>.
    Found 32-bit register for signal <rd_und>.
    Found 32-bit register for signal <rd_usr>.
    Found 32-bit register for signal <re_abt>.
    Found 32-bit register for signal <re_fiq>.
    Found 32-bit register for signal <re_irq>.
    Found 32-bit register for signal <re_svc>.
    Found 32-bit register for signal <re_und>.
    Found 32-bit register for signal <re_usr>.
    Found 32-bit register for signal <rom_addr>.
    Found 32-bit register for signal <rn_register>.
    Found 32-bit register for signal <cmd>.
    Found 64-bit register for signal <reg_ans>.
    Found 11-bit register for signal <spsr_abt>.
    Found 11-bit register for signal <spsr_fiq>.
    Found 11-bit register for signal <spsr_irq>.
    Found 11-bit register for signal <spsr_svc>.
    Found 11-bit register for signal <spsr_und>.
    Found 5-bit register for signal <sum_m>.
    Found 5-bit register for signal <cpsr_m>.
    Found 1-bit register for signal <cmd_flag>.
    Found 1-bit register for signal <code_abort>.
    Found 1-bit register for signal <code_flag>.
    Found 1-bit register for signal <code_und>.
    Found 1-bit register for signal <cpsr_c>.
    Found 1-bit register for signal <cpsr_f>.
    Found 1-bit register for signal <cpsr_i>.
    Found 1-bit register for signal <cpsr_n>.
    Found 1-bit register for signal <cpsr_v>.
    Found 1-bit register for signal <cpsr_z>.
    Found 1-bit register for signal <fiq_flag>.
    Found 1-bit register for signal <go_vld>.
    Found 1-bit register for signal <hold_en_dly>.
    Found 1-bit register for signal <irq_flag>.
    Found 1-bit register for signal <ldm_change>.
    Found 1-bit register for signal <ldm_usr>.
    Found 1-bit register for signal <ldm_vld>.
    Found 1-bit register for signal <multl_extra_num>.
    Found 1-bit register for signal <rm_msb>.
    Found 1-bit register for signal <rs_msb>.
    Found 2-bit subtractor for signal <GND_1_o_GND_1_o_sub_119_OUT> created at line 372.
    Found 2-bit subtractor for signal <GND_1_o_GND_1_o_sub_120_OUT> created at line 372.
    Found 32-bit subtractor for signal <rf_b> created at line 413.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_146_OUT> created at line 419.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_147_OUT> created at line 419.
    Found 5-bit subtractor for signal <code_sum_m[4]_GND_1_o_sub_219_OUT> created at line 589.
    Found 5-bit subtractor for signal <reg_ans[6]_GND_1_o_sub_782_OUT> created at line 1604.
    Found 2-bit adder for signal <n1958[1:0]> created at line 306.
    Found 3-bit adder for signal <n1961[2:0]> created at line 306.
    Found 4-bit adder for signal <n1964[3:0]> created at line 306.
    Found 2-bit adder for signal <n2003[1:0]> created at line 368.
    Found 3-bit adder for signal <n2006[2:0]> created at line 368.
    Found 4-bit adder for signal <n2009[3:0]> created at line 368.
    Found 2-bit adder for signal <n2049> created at line 372.
    Found 2-bit adder for signal <BUS_0031_GND_1_o_add_117_OUT> created at line 372.
    Found 32-bit adder for signal <n2055> created at line 419.
    Found 32-bit adder for signal <BUS_0033_GND_1_o_add_144_OUT> created at line 419.
    Found 32-bit adder for signal <code_rma[31]_GND_1_o_add_221_OUT> created at line 599.
    Found 5-bit adder for signal <code[11]_GND_1_o_add_235_OUT> created at line 627.
    Found 5-bit adder for signal <code_rsa[4]_GND_1_o_add_239_OUT> created at line 629.
    Found 4-bit adder for signal <code[11]_GND_1_o_add_242_OUT> created at line 631.
    Found 32-bit adder for signal <code_rsa[31]_GND_1_o_add_247_OUT> created at line 638.
    Found 32-bit adder for signal <rf[31]_GND_1_o_add_259_OUT> created at line 677.
    Found 5-bit adder for signal <reg_ans[6]_GND_1_o_add_780_OUT> created at line 1602.
    Found 5-bit adder for signal <_n2365> created at line 208.
    Found 5-bit adder for signal <_n2366> created at line 208.
    Found 5-bit adder for signal <_n2367> created at line 208.
    Found 5-bit adder for signal <_n2368> created at line 208.
    Found 5-bit adder for signal <_n2369> created at line 208.
    Found 5-bit adder for signal <_n2370> created at line 208.
    Found 5-bit adder for signal <_n2371> created at line 208.
    Found 5-bit adder for signal <_n2372> created at line 208.
    Found 5-bit adder for signal <_n2373> created at line 208.
    Found 5-bit adder for signal <_n2374> created at line 208.
    Found 5-bit adder for signal <_n2375> created at line 208.
    Found 5-bit adder for signal <code_sum_m> created at line 208.
    Found 5-bit adder for signal <_n2377> created at line 177.
    Found 5-bit adder for signal <_n2378> created at line 177.
    Found 5-bit adder for signal <_n2379> created at line 177.
    Found 5-bit adder for signal <_n2380> created at line 177.
    Found 5-bit adder for signal <_n2381> created at line 177.
    Found 5-bit adder for signal <_n2382> created at line 177.
    Found 5-bit adder for signal <_n2383> created at line 177.
    Found 5-bit adder for signal <_n2384> created at line 177.
    Found 5-bit adder for signal <_n2385> created at line 177.
    Found 5-bit adder for signal <_n2386> created at line 177.
    Found 5-bit adder for signal <_n2387> created at line 177.
    Found 5-bit adder for signal <cmd_sum_m> created at line 177.
    Found 32x32-bit multiplier for signal <mult_ans> created at line 393.
    Found 4-bit shifter logical left for signal <GND_1_o_cmd_addr[1]_shift_left_515_OUT> created at line 1289
    Found 32-bit 4-to-1 multiplexer for signal <code[24]_GND_1_o_wide_mux_219_OUT> created at line 588.
    Found 32-bit 16-to-1 multiplexer for signal <code_rma> created at line 606.
    Found 32-bit 16-to-1 multiplexer for signal <code_rsa> created at line 661.
    Found 1-bit 16-to-1 multiplexer for signal <cond_satisfy> created at line 690.
    Found 1-bit 4-to-1 multiplexer for signal <cmd[6]_reg_ans[31]_Mux_289_o> created at line 727.
    Found 1-bit 4-to-1 multiplexer for signal <cmd[6]_reg_ans[31]_Mux_292_o> created at line 736.
    Found 32-bit 4-to-1 multiplexer for signal <go_fmt[1]_go_fmt[2]_wide_mux_350_OUT> created at line 967.
    Found 32-bit 16-to-1 multiplexer for signal <rna> created at line 1673.
    Found 32-bit 16-to-1 multiplexer for signal <rnb> created at line 1693.
    Found 32-bit 4-to-1 multiplexer for signal <cmd[6]_reg_ans[63]_wide_mux_821_OUT> created at line 1723.
    Found 32-bit 4-to-1 multiplexer for signal <cmd[6]_reg_ans[63]_wide_mux_836_OUT> created at line 1730.
    Found 1-bit 7-to-1 multiplexer for signal <all_code> created at line 50.
    Found 4-bit comparator equal for signal <cha_num[3]_code_rm_num[3]_equal_154_o> created at line 427
    Found 4-bit comparator equal for signal <to_num[3]_code_rm_num[3]_equal_155_o> created at line 427
    Found 4-bit comparator equal for signal <go_num[3]_code_rm_num[3]_equal_156_o> created at line 427
    Found 4-bit comparator equal for signal <cha_num[3]_code_rs_num[3]_equal_157_o> created at line 427
    Found 4-bit comparator equal for signal <to_num[3]_code_rs_num[3]_equal_158_o> created at line 427
    Found 4-bit comparator equal for signal <go_num[3]_code_rs_num[3]_equal_159_o> created at line 427
    Found 4-bit comparator equal for signal <code_rn_num[3]_cha_num[3]_equal_160_o> created at line 427
    Found 4-bit comparator equal for signal <code_rnhi_num[3]_cha_num[3]_equal_161_o> created at line 427
    Found 4-bit comparator equal for signal <ldm_num[3]_code_rm_num[3]_equal_162_o> created at line 427
    Found 4-bit comparator equal for signal <ldm_num[3]_code_rs_num[3]_equal_163_o> created at line 427
    Found 8-bit comparator greater for signal <GND_1_o_code_rsa[7]_LessThan_253_o> created at line 654
    Found 1-bit comparator equal for signal <cpsr_n_cpsr_v_equal_277_o> created at line 703
    Summary:
	inferred   1 Multiplier(s).
	inferred  43 Adder/Subtractor(s).
	inferred 1222 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred 443 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <arm> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 43
 2-bit adder                                           : 2
 2-bit addsub                                          : 2
 3-bit adder                                           : 2
 32-bit adder                                          : 3
 32-bit addsub                                         : 2
 32-bit subtractor                                     : 1
 4-bit adder                                           : 3
 5-bit adder                                           : 26
 5-bit subtractor                                      : 2
# Registers                                            : 65
 1-bit register                                        : 20
 11-bit register                                       : 5
 3-bit register                                        : 1
 32-bit register                                       : 33
 4-bit register                                        : 2
 5-bit register                                        : 2
 6-bit register                                        : 1
 64-bit register                                       : 1
# Comparators                                          : 12
 1-bit comparator equal                                : 1
 4-bit comparator equal                                : 10
 8-bit comparator greater                              : 1
# Multiplexers                                         : 443
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 202
 1-bit 4-to-1 multiplexer                              : 2
 1-bit 7-to-1 multiplexer                              : 1
 11-bit 2-to-1 multiplexer                             : 11
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 16-to-1 multiplexer                            : 4
 32-bit 2-to-1 multiplexer                             : 165
 32-bit 4-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 25
 5-bit 2-to-1 multiplexer                              : 17
 6-bit 2-to-1 multiplexer                              : 4
 64-bit 2-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 5
# Logic shifters                                       : 1
 4-bit shifter logical left                            : 1
# Xors                                                 : 3
 1-bit xor2                                            : 2
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <go_fmt_3> of sequential type is unconnected in block <arm>.

Synthesizing (advanced) Unit <arm>.
	The following adders/subtractors are grouped into adder tree <Madd_cmd_sum_m_Madd1> :
 	<Madd__n2378> in block <arm>, 	<Madd__n2379_Madd> in block <arm>, 	<Madd__n2380> in block <arm>, 	<Madd__n2382_Madd> in block <arm>, 	<Madd__n2384> in block <arm>, 	<Madd__n2385_Madd> in block <arm>, 	<Madd_n1961[2:0]_Madd> in block <arm>, 	<Madd_cmd_sum_m_Madd> in block <arm>.
	The following adders/subtractors are grouped into adder tree <Madd_code_sum_m_Madd1> :
 	<Madd__n2366> in block <arm>, 	<Madd__n2367_Madd> in block <arm>, 	<Madd__n2368> in block <arm>, 	<Madd__n2370_Madd> in block <arm>, 	<Madd__n2372> in block <arm>, 	<Madd__n2373_Madd> in block <arm>, 	<Madd_n2006[2:0]_Madd> in block <arm>, 	<Madd_code_sum_m_Madd> in block <arm>.
Unit <arm> synthesized (advanced).
WARNING:Xst:2677 - Node <go_fmt_3> of sequential type is unconnected in block <arm>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 11
 2-bit addsub carry/borrow in                          : 1
 32-bit adder                                          : 3
 32-bit addsub carry/borrow in                         : 1
 32-bit subtractor                                     : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 2
 5-bit subtractor                                      : 2
# Adder Trees                                          : 2
 5-bit / 11-inputs adder tree                          : 2
# Registers                                            : 1221
 Flip-Flops                                            : 1221
# Comparators                                          : 12
 1-bit comparator equal                                : 1
 4-bit comparator equal                                : 10
 8-bit comparator greater                              : 1
# Multiplexers                                         : 941
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 728
 1-bit 4-to-1 multiplexer                              : 2
 1-bit 7-to-1 multiplexer                              : 1
 11-bit 2-to-1 multiplexer                             : 6
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 16-to-1 multiplexer                            : 4
 32-bit 2-to-1 multiplexer                             : 152
 32-bit 4-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 20
 5-bit 2-to-1 multiplexer                              : 17
 6-bit 2-to-1 multiplexer                              : 4
 64-bit 2-to-1 multiplexer                             : 1
# Logic shifters                                       : 1
 4-bit shifter logical left                            : 1
# Xors                                                 : 3
 1-bit xor2                                            : 2
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <arm> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block arm, actual ratio is 53.
FlipFlop cpsr_m_0 has been replicated 4 time(s)
FlipFlop cpsr_m_1 has been replicated 6 time(s)
FlipFlop cpsr_m_2 has been replicated 4 time(s)
FlipFlop cpsr_m_3 has been replicated 6 time(s)
FlipFlop cpsr_m_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1242
 Flip-Flops                                            : 1242

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : arm.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4654
#      GND                         : 1
#      INV                         : 93
#      LUT1                        : 32
#      LUT2                        : 11
#      LUT3                        : 146
#      LUT4                        : 608
#      LUT5                        : 730
#      LUT6                        : 2207
#      MUXCY                       : 151
#      MUXF7                       : 390
#      MUXF8                       : 128
#      VCC                         : 1
#      XORCY                       : 156
# FlipFlops/Latches                : 1242
#      FDCE                        : 1228
#      FDPE                        : 14
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 174
#      IBUF                        : 71
#      OBUF                        : 103
# DSPs                             : 4
#      DSP48A1                     : 4

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1242  out of  18224     6%  
 Number of Slice LUTs:                 3827  out of   9112    41%  
    Number used as Logic:              3827  out of   9112    41%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4700
   Number with an unused Flip Flop:    3458  out of   4700    73%  
   Number with an unused LUT:           873  out of   4700    18%  
   Number of fully used LUT-FF pairs:   369  out of   4700     7%  
   Number of unique control sets:        51

IO Utilization: 
 Number of IOs:                         175
 Number of bonded IOBs:                 175  out of    232    75%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      4  out of     32    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1242  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 26.279ns (Maximum Frequency: 38.053MHz)
   Minimum input arrival time before clock: 29.838ns
   Maximum output required time after clock: 20.523ns
   Maximum combinational path delay: 17.209ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 26.279ns (frequency: 38.053MHz)
  Total number of paths / destination ports: 182302690211 / 2368
-------------------------------------------------------------------------
Delay:               26.279ns (Levels of Logic = 16)
  Source:            cpsr_m_0_1 (FF)
  Destination:       reg_ans_34 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cpsr_m_0_1 to reg_ans_34
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             5   0.525   0.943  cpsr_m_0_1 (cpsr_m_0_1)
     LUT3:I0->O          240   0.235   2.064  n0853<4>11 (N1171)
     LUT5:I4->O            4   0.254   0.792  mux100331 (r9<0>)
     LUT6:I4->O            1   0.250   0.000  Mmux_code_rma_5 (Mmux_code_rma_5)
     MUXF7:I0->O           1   0.163   0.000  Mmux_code_rma_3_f7 (Mmux_code_rma_3_f7)
     MUXF8:I1->O           2   0.152   0.617  Mmux_code_rma_2_f8 (code_rma<0>)
     LUT1:I0->O            1   0.254   0.000  Madd_code_rma[31]_GND_1_o_add_221_OUT_cy<0>_rt (Madd_code_rma[31]_GND_1_o_add_221_OUT_cy<0>_rt)
     MUXCY:S->O            1   0.215   0.000  Madd_code_rma[31]_GND_1_o_add_221_OUT_cy<0> (Madd_code_rma[31]_GND_1_o_add_221_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Madd_code_rma[31]_GND_1_o_add_221_OUT_cy<1> (Madd_code_rma[31]_GND_1_o_add_221_OUT_cy<1>)
     XORCY:CI->O           2   0.206   0.617  Madd_code_rma[31]_GND_1_o_add_221_OUT_xor<2> (code_rma[31]_GND_1_o_add_221_OUT<2>)
     LUT6:I5->O            1   0.254   0.688  Mmux_code_rm247 (Mmux_code_rm246)
     LUT4:I2->O            2   0.250   0.616  Mmux_code_rm248 (code_rm<2>)
     DSP48A1:A2->P47      18   5.220   1.049  Mmult_mult_ans (Mmult_mult_ans_P47_to_Mmult_mult_ans1)
     DSP48A1:C30->PCOUT0    1   3.149   0.000  Mmult_mult_ans1 (Mmult_mult_ans1_PCOUT_to_Mmult_mult_ans2_PCIN_0)
     DSP48A1:PCIN0->P47   18   2.645   1.049  Mmult_mult_ans2 (Mmult_mult_ans2_P47_to_Mmult_mult_ans3)
     DSP48A1:C30->P0       1   3.141   0.580  Mmult_mult_ans3 (mult_ans<34>)
     LUT6:I5->O            1   0.254   0.000  Mmux_reg_ans[63]_mult_ans[63]_mux_782_OUT291 (reg_ans[63]_mult_ans[63]_mux_782_OUT<34>)
     FDCE:D                    0.074          reg_ans_34
    ----------------------------------------
    Total                     26.279ns (17.264ns logic, 9.015ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 47593322498 / 3678
-------------------------------------------------------------------------
Offset:              29.838ns (Levels of Logic = 14)
  Source:            rom_data<1> (PAD)
  Destination:       reg_ans_34 (FF)
  Destination Clock: clk rising

  Data Path: rom_data<1> to reg_ans_34
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           140   1.228   2.413  rom_data_1_IBUF (rom_data_1_IBUF)
     LUT5:I0->O            3   0.254   1.081  ADDERTREE_INTERNAL_Madd18_lut<0>2 (ADDERTREE_INTERNAL_Madd18_lut<0>)
     LUT5:I0->O            5   0.254   0.943  ADDERTREE_INTERNAL_Madd191 (ADDERTREE_INTERNAL_Madd19)
     LUT4:I1->O            5   0.235   0.991  ADDERTREE_INTERNAL_Madd19_lut<0>11 (ADDERTREE_INTERNAL_Madd19_lut<0>1)
     LUT6:I2->O            3   0.254   0.651  ADDERTREE_INTERNAL_Madd19_cy<0>31 (ADDERTREE_INTERNAL_Madd19_cy<0>2)
     LUT4:I3->O            2   0.254   1.047  ADDERTREE_INTERNAL_Madd19_xor<0>41 (ADDERTREE_INTERNAL_Madd_319)
     LUT6:I1->O            1   0.254   0.688  Mmux_code_rm323 (Mmux_code_rm322)
     LUT6:I4->O            1   0.250   1.010  Mmux_code_rm324 (Mmux_code_rm323)
     LUT6:I1->O            2   0.254   0.616  Mmux_code_rm326 (code_rm<5>)
     DSP48A1:A5->P47      18   5.220   1.049  Mmult_mult_ans (Mmult_mult_ans_P47_to_Mmult_mult_ans1)
     DSP48A1:C30->PCOUT0    1   3.149   0.000  Mmult_mult_ans1 (Mmult_mult_ans1_PCOUT_to_Mmult_mult_ans2_PCIN_0)
     DSP48A1:PCIN0->P47   18   2.645   1.049  Mmult_mult_ans2 (Mmult_mult_ans2_P47_to_Mmult_mult_ans3)
     DSP48A1:C30->P0       1   3.141   0.580  Mmult_mult_ans3 (mult_ans<34>)
     LUT6:I5->O            1   0.254   0.000  Mmux_reg_ans[63]_mult_ans[63]_mux_782_OUT291 (reg_ans[63]_mult_ans[63]_mux_782_OUT<34>)
     FDCE:D                    0.074          reg_ans_34
    ----------------------------------------
    Total                     29.838ns (17.720ns logic, 12.118ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 559563 / 101
-------------------------------------------------------------------------
Offset:              20.523ns (Levels of Logic = 15)
  Source:            cmd_14 (FF)
  Destination:       ram_flag<3> (PAD)
  Source Clock:      clk rising

  Data Path: cmd_14 to ram_flag<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           144   0.525   2.269  cmd_14 (cmd_14)
     LUT4:I0->O            2   0.254   1.047  ADDERTREE_INTERNAL_Madd1_lut<0>1 (ADDERTREE_INTERNAL_Madd1_lut<0>)
     LUT5:I0->O            8   0.254   0.911  ADDERTREE_INTERNAL_Madd9_lut<0>1 (ADDERTREE_INTERNAL_Madd9_lut<0>)
     LUT4:I2->O            1   0.250   0.580  cmd_sum_m[4]_GND_1_o_equal_780_o<4>23_SW1_SW0 (N3228)
     LUT6:I5->O            1   0.254   0.580  cmd_sum_m[4]_GND_1_o_equal_780_o<4>23_SW1 (N3222)
     LUT4:I3->O            1   0.254   1.035  cmd_sum_m[4]_GND_1_o_equal_780_o<4>23_SW0 (N3232)
     LUT6:I0->O            7   0.254   0.882  cmd_sum_m[4]_GND_1_o_equal_780_o<4>23 (N1157)
     LUT6:I4->O           58   0.250   1.877  hold_en1 (hold_en)
     LUT6:I2->O            1   0.254   1.010  Mmux_rn21 (Mmux_rn2)
     LUT6:I1->O            4   0.254   0.912  Mmux_rn23 (rn<0>)
     LUT3:I0->O            1   0.235   0.000  Mmux_sum_middle_rs_Madd_lut<0> (Mmux_sum_middle_rs_Madd_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Mmux_sum_middle_rs_Madd_cy<0> (Mmux_sum_middle_rs_Madd_cy<0>)
     XORCY:CI->O           5   0.206   0.991  Mmux_sum_middle_rs_Madd_xor<1> (sum_middle<1>)
     LUT5:I1->O            5   0.254   1.170  cmd_addr<1>1 (cmd_addr<1>)
     LUT6:I0->O            1   0.254   0.579  Mmux_ram_flag11 (ram_flag_0_OBUF)
     OBUF:I->O                 2.715          ram_flag_0_OBUF (ram_flag<0>)
    ----------------------------------------
    Total                     20.523ns (6.682ns logic, 13.841ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2299 / 36
-------------------------------------------------------------------------
Delay:               17.209ns (Levels of Logic = 12)
  Source:            ram_abort (PAD)
  Destination:       ram_flag<3> (PAD)

  Data Path: ram_abort to ram_flag<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   1.228   1.390  ram_abort_IBUF (ram_abort_IBUF)
     LUT6:I2->O            2   0.254   0.617  int_all1 (int_all1)
     LUT6:I5->O           93   0.254   2.287  cmd_ok1 (cmd_ok)
     LUT6:I0->O           58   0.254   1.877  hold_en1 (hold_en)
     LUT6:I2->O            1   0.254   1.010  Mmux_rn21 (Mmux_rn2)
     LUT6:I1->O            4   0.254   0.912  Mmux_rn23 (rn<0>)
     LUT3:I0->O            1   0.235   0.000  Mmux_sum_middle_rs_Madd_lut<0> (Mmux_sum_middle_rs_Madd_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Mmux_sum_middle_rs_Madd_cy<0> (Mmux_sum_middle_rs_Madd_cy<0>)
     XORCY:CI->O           5   0.206   0.991  Mmux_sum_middle_rs_Madd_xor<1> (sum_middle<1>)
     LUT5:I1->O            5   0.254   1.170  cmd_addr<1>1 (cmd_addr<1>)
     LUT6:I0->O            1   0.254   0.579  Mmux_ram_flag11 (ram_flag_0_OBUF)
     OBUF:I->O                 2.715          ram_flag_0_OBUF (ram_flag<0>)
    ----------------------------------------
    Total                     17.209ns (6.377ns logic, 10.832ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   26.279|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 91.00 secs
Total CPU time to Xst completion: 91.88 secs
 
--> 

Total memory usage is 361152 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    1 (   0 filtered)

