From f5d6fb295f5265ac38fd9cd70fe31779aceb7bdd Mon Sep 17 00:00:00 2001
From: Hyun Kwon <hyun.kwon@xilinx.com>
Date: Thu, 26 Jan 2017 14:02:51 -0800
Subject: [PATCH 1243/1566] ARM64: zynqmp: zcu102: Use only one lane for DP

commit  0fef1fb0fd555a3fa2cb056b36b3245b15bf24b3 from
https://github.com/Xilinx/linux-xlnx.git

Signed-off-by: Hyun Kwon <hyun.kwon@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 arch/arm64/boot/dts/xilinx/zynqmp-zcu102.dts |    3 ++-
 1 files changed, 2 insertions(+), 1 deletions(-)

diff --git a/arch/arm64/boot/dts/xilinx/zynqmp-zcu102.dts b/arch/arm64/boot/dts/xilinx/zynqmp-zcu102.dts
index a2130a9..566eb14 100644
--- a/arch/arm64/boot/dts/xilinx/zynqmp-zcu102.dts
+++ b/arch/arm64/boot/dts/xilinx/zynqmp-zcu102.dts
@@ -952,7 +952,8 @@ drivers/hwmon/pmbus/Makefile:11:obj-$(CONFIG_SENSORS_MAX20751)  += max20751.o
 &xlnx_dp {
 	status = "okay";
 	phy-names = "dp-phy0", "dp-phy1";
-	phys = <&lane1 PHY_TYPE_DP 0 3 27000000>, <&lane0 PHY_TYPE_DP 1 3 27000000>;
+	phys = <&lane1 PHY_TYPE_DP 0 3 27000000>;
+	xlnx,max-lanes = <1>;
 };
 
 &xlnx_dp_sub {
-- 
1.7.5.4

