-- ==============================================================
-- Generated by Vitis HLS v2023.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fiat_25519_carry_square is
generic (
    C_M_AXI_MEM_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_MEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_MEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_MEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_MEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_MEM_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_mem_AWVALID : OUT STD_LOGIC;
    m_axi_mem_AWREADY : IN STD_LOGIC;
    m_axi_mem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ADDR_WIDTH-1 downto 0);
    m_axi_mem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ID_WIDTH-1 downto 0);
    m_axi_mem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_AWUSER_WIDTH-1 downto 0);
    m_axi_mem_WVALID : OUT STD_LOGIC;
    m_axi_mem_WREADY : IN STD_LOGIC;
    m_axi_mem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_DATA_WIDTH-1 downto 0);
    m_axi_mem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_DATA_WIDTH/8-1 downto 0);
    m_axi_mem_WLAST : OUT STD_LOGIC;
    m_axi_mem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ID_WIDTH-1 downto 0);
    m_axi_mem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_WUSER_WIDTH-1 downto 0);
    m_axi_mem_ARVALID : OUT STD_LOGIC;
    m_axi_mem_ARREADY : IN STD_LOGIC;
    m_axi_mem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ADDR_WIDTH-1 downto 0);
    m_axi_mem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ID_WIDTH-1 downto 0);
    m_axi_mem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ARUSER_WIDTH-1 downto 0);
    m_axi_mem_RVALID : IN STD_LOGIC;
    m_axi_mem_RREADY : OUT STD_LOGIC;
    m_axi_mem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_DATA_WIDTH-1 downto 0);
    m_axi_mem_RLAST : IN STD_LOGIC;
    m_axi_mem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_ID_WIDTH-1 downto 0);
    m_axi_mem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_RUSER_WIDTH-1 downto 0);
    m_axi_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_BVALID : IN STD_LOGIC;
    m_axi_mem_BREADY : OUT STD_LOGIC;
    m_axi_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_ID_WIDTH-1 downto 0);
    m_axi_mem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of fiat_25519_carry_square is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "fiat_25519_carry_square_fiat_25519_carry_square,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=58,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=4283,HLS_SYN_LUT=7866,HLS_VERSION=2023_1_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (24 downto 0) := "0000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (24 downto 0) := "0000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (24 downto 0) := "0000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (24 downto 0) := "0000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (24 downto 0) := "0000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (24 downto 0) := "0000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (24 downto 0) := "0001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (24 downto 0) := "0010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (24 downto 0) := "0100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (24 downto 0) := "1000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv44_13 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000000010011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal out1 : STD_LOGIC_VECTOR (63 downto 0);
    signal arg1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mem_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal mem_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal mem_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal grp_fu_384_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_405 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_done : STD_LOGIC;
    signal grp_fu_328_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_410 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_ap_done : STD_LOGIC;
    signal trunc_ln22_1_reg_1578 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln97_1_reg_1584 : STD_LOGIC_VECTOR (61 downto 0);
    signal empty_23_fu_450_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal empty_23_reg_1598 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln27_reg_1609 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln30_1_fu_472_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln30_1_reg_1616 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_332_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal arr_17_reg_1626 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_24_fu_514_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal empty_24_reg_1652 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal empty_25_fu_519_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal empty_25_reg_1657 : STD_LOGIC_VECTOR (30 downto 0);
    signal empty_26_fu_524_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal empty_26_reg_1663 : STD_LOGIC_VECTOR (30 downto 0);
    signal empty_27_fu_529_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal empty_27_reg_1669 : STD_LOGIC_VECTOR (30 downto 0);
    signal empty_28_fu_534_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal empty_28_reg_1675 : STD_LOGIC_VECTOR (30 downto 0);
    signal empty_29_fu_539_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal empty_29_reg_1681 : STD_LOGIC_VECTOR (30 downto 0);
    signal empty_30_fu_544_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal empty_30_reg_1687 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln61_fu_390_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln61_reg_1693 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln75_fu_395_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln75_reg_1699 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln59_fu_572_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln59_reg_1713 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal mul_ln68_fu_312_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln68_reg_1719 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln70_fu_316_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln70_reg_1724 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln84_10_fu_775_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln84_10_reg_1729 : STD_LOGIC_VECTOR (25 downto 0);
    signal lshr_ln_reg_1735 : STD_LOGIC_VECTOR (37 downto 0);
    signal add_ln71_1_fu_791_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln71_1_reg_1740 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln71_fu_797_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln71_reg_1745 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln71_1_fu_801_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln71_1_reg_1750 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln6_reg_1755 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln66_fu_821_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln66_reg_1760 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln67_fu_827_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln67_reg_1765 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln67_1_fu_831_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln67_1_reg_1770 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln62_fu_841_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln62_reg_1775 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln63_1_fu_847_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln63_1_reg_1780 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln81_1_fu_851_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln81_1_reg_1785 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln81_2_fu_857_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln81_2_reg_1790 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln81_fu_863_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln81_reg_1795 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln81_1_fu_867_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln81_1_reg_1800 : STD_LOGIC_VECTOR (25 downto 0);
    signal lshr_ln84_4_reg_1805 : STD_LOGIC_VECTOR (37 downto 0);
    signal trunc_ln84_5_reg_1810 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln85_2_fu_1097_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln85_2_reg_1815 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln86_1_fu_1114_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln86_1_reg_1821 : STD_LOGIC_VECTOR (25 downto 0);
    signal out1_w_3_fu_1126_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal out1_w_3_reg_1826 : STD_LOGIC_VECTOR (24 downto 0);
    signal out1_w_4_fu_1137_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal out1_w_4_reg_1831 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln84_12_reg_1836 : STD_LOGIC_VECTOR (38 downto 0);
    signal out1_w_5_fu_1323_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal out1_w_5_reg_1841 : STD_LOGIC_VECTOR (24 downto 0);
    signal out1_w_6_fu_1328_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal out1_w_6_reg_1846 : STD_LOGIC_VECTOR (25 downto 0);
    signal out1_w_7_fu_1334_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal out1_w_7_reg_1851 : STD_LOGIC_VECTOR (24 downto 0);
    signal out1_w_8_fu_1340_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal out1_w_8_reg_1856 : STD_LOGIC_VECTOR (25 downto 0);
    signal out1_w_9_fu_1346_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal out1_w_9_reg_1861 : STD_LOGIC_VECTOR (24 downto 0);
    signal out1_w_fu_1370_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal out1_w_reg_1871 : STD_LOGIC_VECTOR (25 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal out1_w_1_fu_1403_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal out1_w_1_reg_1876 : STD_LOGIC_VECTOR (24 downto 0);
    signal out1_w_2_fu_1433_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal out1_w_2_reg_1881 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_ap_start : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_ap_done : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_ap_idle : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_ap_ready : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWVALID : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_WVALID : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_WLAST : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARVALID : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_RREADY : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_BREADY : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_9_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_9_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_8_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_8_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_7_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_7_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_6_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_6_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_5_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_5_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_4_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_4_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_3_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_3_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_2_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_1_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_start : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_idle : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_ready : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_11_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_11_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_10_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_10_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_9_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_9_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_8_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_8_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_7_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_7_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_6_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_6_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_5_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_5_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_4_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_4_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_3_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_3_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_ap_start : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_ap_idle : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_ap_ready : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_add17310_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_add17310_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_add1569_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_add1569_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_add1368_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_add1368_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_add1237_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_add1237_out_ap_vld : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_ap_start : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_ap_done : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_ap_idle : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_ap_ready : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_AWVALID : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_WVALID : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_WLAST : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_ARVALID : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_RREADY : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_BREADY : STD_LOGIC;
    signal mem_AWVALID : STD_LOGIC;
    signal mem_AWREADY : STD_LOGIC;
    signal mem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal mem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal mem_WVALID : STD_LOGIC;
    signal mem_WREADY : STD_LOGIC;
    signal mem_ARVALID : STD_LOGIC;
    signal mem_ARREADY : STD_LOGIC;
    signal mem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal mem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal mem_RVALID : STD_LOGIC;
    signal mem_RREADY : STD_LOGIC;
    signal mem_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal mem_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_BVALID : STD_LOGIC;
    signal mem_BREADY : STD_LOGIC;
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_start_reg : STD_LOGIC := '0';
    signal grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_ap_start_reg : STD_LOGIC := '0';
    signal grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal sext_ln22_fu_436_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln97_fu_1352_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln68_fu_312_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_1_fu_634_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln68_fu_312_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_2_fu_639_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln70_fu_316_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln70_fu_644_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln70_fu_316_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln74_fu_320_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln74_fu_320_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln77_fu_324_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln77_fu_324_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_328_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln30_fu_467_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln27_fu_549_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln65_fu_581_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_328_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln27_1_fu_553_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln61_fu_576_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_332_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln31_1_fu_481_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln61_1_fu_586_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_332_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln31_fu_477_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln62_fu_336_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln62_fu_336_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln67_fu_340_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln67_fu_613_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln67_fu_340_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln63_fu_602_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln63_fu_344_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln63_1_fu_624_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln63_fu_344_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln66_fu_348_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln66_fu_348_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln71_fu_352_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln71_fu_352_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln72_fu_356_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln72_fu_356_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln75_1_fu_360_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln75_1_fu_360_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln76_fu_364_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln76_fu_364_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln79_fu_368_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln79_fu_368_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln80_fu_372_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln80_fu_372_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln81_fu_376_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln81_fu_698_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln81_fu_376_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln82_fu_380_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln82_fu_380_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_384_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_384_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln61_fu_390_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln75_fu_395_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln84_fu_400_p0 : STD_LOGIC_VECTOR (38 downto 0);
    signal mul_ln84_fu_400_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_23_fu_450_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln30_fu_461_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln30_fu_461_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln31_fu_477_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_26_fu_524_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_27_fu_529_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_28_fu_534_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln27_1_fu_553_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln61_fu_576_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln62_fu_592_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln67_fu_608_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln63_fu_619_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_fu_630_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_2_fu_639_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln74_fu_320_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln77_fu_324_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal shl_ln79_fu_678_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln80_fu_688_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln82_fu_703_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln75_1_fu_360_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln76_fu_364_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln75_fu_713_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln74_fu_707_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln76_fu_729_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal shl_ln8_fu_654_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln9_fu_670_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln77_1_fu_751_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln77_fu_745_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln1_fu_717_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln2_fu_733_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln75_1_fu_725_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln77_fu_741_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln84_11_fu_769_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln84_9_fu_763_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal arr_18_fu_757_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln71_fu_352_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln72_fu_356_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln67_fu_340_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln66_1_fu_815_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln66_fu_348_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln63_fu_344_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln62_1_fu_835_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln62_fu_336_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln81_fu_376_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln79_fu_368_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln80_fu_372_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln82_fu_380_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln7_fu_890_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln4_fu_900_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln84_1_fu_897_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln84_12_fu_921_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln71_fu_907_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln84_fu_927_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln84_1_fu_933_p4 : STD_LOGIC_VECTOR (38 downto 0);
    signal shl_ln6_fu_883_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln84_2_fu_943_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln84_14_fu_973_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln84_13_fu_968_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln84_1_fu_979_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln84_2_fu_985_p4 : STD_LOGIC_VECTOR (37 downto 0);
    signal zext_ln84_3_fu_995_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln84_15_fu_1013_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln84_2_fu_1019_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln84_3_fu_1024_p4 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln84_4_fu_1034_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln84_16_fu_1060_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln81_fu_1038_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln84_3_fu_1066_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln72_fu_912_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln85_1_fu_1092_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln72_fu_916_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln7_fu_947_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln68_fu_954_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln84_2_fu_958_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln86_3_fu_1108_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln86_2_fu_1103_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln63_fu_999_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln84_3_fu_1003_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln87_fu_1120_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln82_fu_1042_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln84_4_fu_1050_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln88_fu_1131_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln82_fu_1046_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln84_5_fu_1158_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln84_4_fu_1165_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln84_5_fu_1171_p4 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln84_6_fu_1181_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln84_5_fu_1199_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln84_6_fu_1205_p4 : STD_LOGIC_VECTOR (37 downto 0);
    signal zext_ln84_7_fu_1215_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln84_6_fu_1233_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln84_7_fu_1239_p4 : STD_LOGIC_VECTOR (38 downto 0);
    signal arr_fu_1253_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln84_8_fu_1249_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln84_7_fu_1273_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln84_8_fu_1279_p4 : STD_LOGIC_VECTOR (37 downto 0);
    signal zext_ln84_9_fu_1289_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln84_8_fu_1307_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln84_fu_1161_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln84_8_fu_1189_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln84_1_fu_1185_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln84_s_fu_1223_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln84_6_fu_1219_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln84_9_fu_1269_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln84_7_fu_1259_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln84_11_fu_1297_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln84_10_fu_1293_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln84_fu_400_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal trunc_ln84_13_fu_1366_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln85_fu_1376_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal add_ln85_fu_1379_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_s_fu_1385_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln85_2_fu_1399_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln85_1_fu_1395_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln86_fu_1409_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln86_fu_1412_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_fu_1418_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln86_2_fu_1430_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln86_1_fu_1426_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal mul_ln62_fu_336_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln72_fu_356_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln74_fu_320_p10 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln75_1_fu_360_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln75_1_fu_360_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln77_fu_324_p10 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln79_fu_368_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln80_fu_372_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln82_fu_380_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln84_fu_400_p00 : STD_LOGIC_VECTOR (43 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_1_READ IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_mem_AWVALID : OUT STD_LOGIC;
        m_axi_mem_AWREADY : IN STD_LOGIC;
        m_axi_mem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WVALID : OUT STD_LOGIC;
        m_axi_mem_WREADY : IN STD_LOGIC;
        m_axi_mem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_WLAST : OUT STD_LOGIC;
        m_axi_mem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARVALID : OUT STD_LOGIC;
        m_axi_mem_ARREADY : IN STD_LOGIC;
        m_axi_mem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RVALID : IN STD_LOGIC;
        m_axi_mem_RREADY : OUT STD_LOGIC;
        m_axi_mem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_RLAST : IN STD_LOGIC;
        m_axi_mem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_mem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BVALID : IN STD_LOGIC;
        m_axi_mem_BREADY : OUT STD_LOGIC;
        m_axi_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln22 : IN STD_LOGIC_VECTOR (61 downto 0);
        arg1_r_9_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_9_out_ap_vld : OUT STD_LOGIC;
        arg1_r_8_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_8_out_ap_vld : OUT STD_LOGIC;
        arg1_r_7_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_7_out_ap_vld : OUT STD_LOGIC;
        arg1_r_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_6_out_ap_vld : OUT STD_LOGIC;
        arg1_r_5_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_5_out_ap_vld : OUT STD_LOGIC;
        arg1_r_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_4_out_ap_vld : OUT STD_LOGIC;
        arg1_r_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_3_out_ap_vld : OUT STD_LOGIC;
        arg1_r_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_2_out_ap_vld : OUT STD_LOGIC;
        arg1_r_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_1_out_ap_vld : OUT STD_LOGIC;
        arg1_r_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_out_ap_vld : OUT STD_LOGIC );
    end component;


    component fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        arr_12 : IN STD_LOGIC_VECTOR (63 downto 0);
        arr_2 : IN STD_LOGIC_VECTOR (63 downto 0);
        arg1_r_4_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_5_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_6_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_7_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_8_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_3_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_9_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_3_cast : IN STD_LOGIC_VECTOR (30 downto 0);
        arg1_r_4_cast : IN STD_LOGIC_VECTOR (30 downto 0);
        arg1_r_5_cast : IN STD_LOGIC_VECTOR (30 downto 0);
        arg1_r_6_cast : IN STD_LOGIC_VECTOR (30 downto 0);
        arg1_r_7_cast : IN STD_LOGIC_VECTOR (30 downto 0);
        arg1_r_2_cast : IN STD_LOGIC_VECTOR (30 downto 0);
        arg1_r_1_cast : IN STD_LOGIC_VECTOR (30 downto 0);
        zext_ln27 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln42 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln42_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        arr_11_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        arr_11_out_ap_vld : OUT STD_LOGIC;
        arr_10_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        arr_10_out_ap_vld : OUT STD_LOGIC;
        arr_9_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        arr_9_out_ap_vld : OUT STD_LOGIC;
        arr_8_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        arr_8_out_ap_vld : OUT STD_LOGIC;
        arr_7_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        arr_7_out_ap_vld : OUT STD_LOGIC;
        arr_6_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        arr_6_out_ap_vld : OUT STD_LOGIC;
        arr_5_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        arr_5_out_ap_vld : OUT STD_LOGIC;
        arr_4_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        arr_4_out_ap_vld : OUT STD_LOGIC;
        arr_3_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        arr_3_out_ap_vld : OUT STD_LOGIC );
    end component;


    component fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        arr_9_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        arr_10_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        arr_11_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        arr_27 : IN STD_LOGIC_VECTOR (63 downto 0);
        arg1_r_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_3_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        arg1_r_5_cast : IN STD_LOGIC_VECTOR (30 downto 0);
        arg1_r_6_cast : IN STD_LOGIC_VECTOR (30 downto 0);
        arg1_r_7_cast : IN STD_LOGIC_VECTOR (30 downto 0);
        arg1_r_8_cast : IN STD_LOGIC_VECTOR (30 downto 0);
        arg1_r_4_cast : IN STD_LOGIC_VECTOR (30 downto 0);
        arg1_r_3_cast : IN STD_LOGIC_VECTOR (30 downto 0);
        arg1_r_2_cast : IN STD_LOGIC_VECTOR (30 downto 0);
        add17310_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        add17310_out_ap_vld : OUT STD_LOGIC;
        add1569_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        add1569_out_ap_vld : OUT STD_LOGIC;
        add1368_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        add1368_out_ap_vld : OUT STD_LOGIC;
        add1237_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        add1237_out_ap_vld : OUT STD_LOGIC );
    end component;


    component fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_WRITE IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_mem_AWVALID : OUT STD_LOGIC;
        m_axi_mem_AWREADY : IN STD_LOGIC;
        m_axi_mem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WVALID : OUT STD_LOGIC;
        m_axi_mem_WREADY : IN STD_LOGIC;
        m_axi_mem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_WLAST : OUT STD_LOGIC;
        m_axi_mem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARVALID : OUT STD_LOGIC;
        m_axi_mem_ARREADY : IN STD_LOGIC;
        m_axi_mem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RVALID : IN STD_LOGIC;
        m_axi_mem_RREADY : OUT STD_LOGIC;
        m_axi_mem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_RLAST : IN STD_LOGIC;
        m_axi_mem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_mem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BVALID : IN STD_LOGIC;
        m_axi_mem_BREADY : OUT STD_LOGIC;
        m_axi_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln97 : IN STD_LOGIC_VECTOR (61 downto 0);
        zext_ln85 : IN STD_LOGIC_VECTOR (25 downto 0);
        zext_ln86 : IN STD_LOGIC_VECTOR (24 downto 0);
        out1_w_2 : IN STD_LOGIC_VECTOR (26 downto 0);
        zext_ln88 : IN STD_LOGIC_VECTOR (24 downto 0);
        zext_ln89 : IN STD_LOGIC_VECTOR (25 downto 0);
        zext_ln90 : IN STD_LOGIC_VECTOR (24 downto 0);
        zext_ln91 : IN STD_LOGIC_VECTOR (25 downto 0);
        zext_ln92 : IN STD_LOGIC_VECTOR (24 downto 0);
        zext_ln93 : IN STD_LOGIC_VECTOR (25 downto 0);
        zext_ln13 : IN STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component fiat_25519_carry_square_mul_32ns_32ns_63_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (62 downto 0) );
    end component;


    component fiat_25519_carry_square_mul_32ns_32ns_64_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component fiat_25519_carry_square_mul_32s_7ns_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_square_mul_39ns_6ns_44_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (38 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (43 downto 0) );
    end component;


    component fiat_25519_carry_square_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        out1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        arg1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component fiat_25519_carry_square_mem_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;



begin
    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221 : component fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_1_READ
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_ap_start,
        ap_done => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_ap_done,
        ap_idle => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_ap_idle,
        ap_ready => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_ap_ready,
        m_axi_mem_AWVALID => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWVALID,
        m_axi_mem_AWREADY => ap_const_logic_0,
        m_axi_mem_AWADDR => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWADDR,
        m_axi_mem_AWID => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWID,
        m_axi_mem_AWLEN => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWPROT,
        m_axi_mem_AWQOS => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWQOS,
        m_axi_mem_AWREGION => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWREGION,
        m_axi_mem_AWUSER => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_AWUSER,
        m_axi_mem_WVALID => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_WVALID,
        m_axi_mem_WREADY => ap_const_logic_0,
        m_axi_mem_WDATA => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_WDATA,
        m_axi_mem_WSTRB => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_WSTRB,
        m_axi_mem_WLAST => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_WLAST,
        m_axi_mem_WID => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_WID,
        m_axi_mem_WUSER => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_WUSER,
        m_axi_mem_ARVALID => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARVALID,
        m_axi_mem_ARREADY => mem_ARREADY,
        m_axi_mem_ARADDR => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARADDR,
        m_axi_mem_ARID => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARID,
        m_axi_mem_ARLEN => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARPROT,
        m_axi_mem_ARQOS => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARQOS,
        m_axi_mem_ARREGION => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARREGION,
        m_axi_mem_ARUSER => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARUSER,
        m_axi_mem_RVALID => mem_RVALID,
        m_axi_mem_RREADY => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_RREADY,
        m_axi_mem_RDATA => mem_RDATA,
        m_axi_mem_RLAST => ap_const_logic_0,
        m_axi_mem_RID => ap_const_lv1_0,
        m_axi_mem_RFIFONUM => mem_RFIFONUM,
        m_axi_mem_RUSER => ap_const_lv1_0,
        m_axi_mem_RRESP => ap_const_lv2_0,
        m_axi_mem_BVALID => ap_const_logic_0,
        m_axi_mem_BREADY => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_BREADY,
        m_axi_mem_BRESP => ap_const_lv2_0,
        m_axi_mem_BID => ap_const_lv1_0,
        m_axi_mem_BUSER => ap_const_lv1_0,
        sext_ln22 => trunc_ln22_1_reg_1578,
        arg1_r_9_out => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_9_out,
        arg1_r_9_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_9_out_ap_vld,
        arg1_r_8_out => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_8_out,
        arg1_r_8_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_8_out_ap_vld,
        arg1_r_7_out => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_7_out,
        arg1_r_7_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_7_out_ap_vld,
        arg1_r_6_out => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_6_out,
        arg1_r_6_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_6_out_ap_vld,
        arg1_r_5_out => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_5_out,
        arg1_r_5_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_5_out_ap_vld,
        arg1_r_4_out => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_4_out,
        arg1_r_4_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_4_out_ap_vld,
        arg1_r_3_out => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_3_out,
        arg1_r_3_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_3_out_ap_vld,
        arg1_r_2_out => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_2_out,
        arg1_r_2_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_2_out_ap_vld,
        arg1_r_1_out => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_1_out,
        arg1_r_1_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_1_out_ap_vld,
        arg1_r_out => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_out,
        arg1_r_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_out_ap_vld);

    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238 : component fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_start,
        ap_done => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_done,
        ap_idle => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_idle,
        ap_ready => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_ready,
        arr_12 => arr_17_reg_1626,
        arr_2 => reg_410,
        arg1_r_4_reload => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_4_out,
        arg1_r_5_reload => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_5_out,
        arg1_r_6_reload => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_6_out,
        arg1_r_7_reload => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_7_out,
        arg1_r_8_reload => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_8_out,
        arg1_r_1_reload => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_1_out,
        arg1_r_2_reload => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_2_out,
        arg1_r_3_reload => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_3_out,
        arg1_r_9_reload => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_9_out,
        arg1_r_3_cast => empty_30_reg_1687,
        arg1_r_4_cast => empty_29_reg_1681,
        arg1_r_5_cast => empty_28_reg_1675,
        arg1_r_6_cast => empty_27_reg_1669,
        arg1_r_7_cast => empty_26_reg_1663,
        arg1_r_2_cast => empty_25_reg_1657,
        arg1_r_1_cast => empty_24_reg_1652,
        zext_ln27 => mul_ln27_reg_1609,
        zext_ln42 => reg_405,
        zext_ln42_2 => mul_ln27_reg_1609,
        arr_11_out => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_11_out,
        arr_11_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_11_out_ap_vld,
        arr_10_out => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_10_out,
        arr_10_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_10_out_ap_vld,
        arr_9_out => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_9_out,
        arr_9_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_9_out_ap_vld,
        arr_8_out => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_8_out,
        arr_8_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_8_out_ap_vld,
        arr_7_out => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_7_out,
        arr_7_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_7_out_ap_vld,
        arr_6_out => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_6_out,
        arr_6_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_6_out_ap_vld,
        arr_5_out => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_5_out,
        arr_5_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_5_out_ap_vld,
        arr_4_out => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_4_out,
        arr_4_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_4_out_ap_vld,
        arr_3_out => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_3_out,
        arr_3_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_3_out_ap_vld);

    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272 : component fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_ap_start,
        ap_done => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_ap_done,
        ap_idle => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_ap_idle,
        ap_ready => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_ap_ready,
        arr_9_reload => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_9_out,
        arr_10_reload => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_10_out,
        arr_11_reload => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_11_out,
        arr_27 => reg_410,
        arg1_r_reload => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_out,
        arg1_r_1_reload => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_1_out,
        arg1_r_2_reload => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_2_out,
        arg1_r_3_reload => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_3_out,
        arg1_r_5_cast => empty_28_reg_1675,
        arg1_r_6_cast => empty_27_reg_1669,
        arg1_r_7_cast => empty_26_reg_1663,
        arg1_r_8_cast => empty_23_reg_1598,
        arg1_r_4_cast => empty_29_reg_1681,
        arg1_r_3_cast => empty_30_reg_1687,
        arg1_r_2_cast => empty_25_reg_1657,
        add17310_out => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_add17310_out,
        add17310_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_add17310_out_ap_vld,
        add1569_out => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_add1569_out,
        add1569_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_add1569_out_ap_vld,
        add1368_out => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_add1368_out,
        add1368_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_add1368_out_ap_vld,
        add1237_out => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_add1237_out,
        add1237_out_ap_vld => grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_add1237_out_ap_vld);

    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295 : component fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_WRITE
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_ap_start,
        ap_done => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_ap_done,
        ap_idle => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_ap_idle,
        ap_ready => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_ap_ready,
        m_axi_mem_AWVALID => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_AWVALID,
        m_axi_mem_AWREADY => mem_AWREADY,
        m_axi_mem_AWADDR => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_AWADDR,
        m_axi_mem_AWID => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_AWID,
        m_axi_mem_AWLEN => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_AWPROT,
        m_axi_mem_AWQOS => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_AWQOS,
        m_axi_mem_AWREGION => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_AWREGION,
        m_axi_mem_AWUSER => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_AWUSER,
        m_axi_mem_WVALID => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_WVALID,
        m_axi_mem_WREADY => mem_WREADY,
        m_axi_mem_WDATA => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_WDATA,
        m_axi_mem_WSTRB => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_WSTRB,
        m_axi_mem_WLAST => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_WLAST,
        m_axi_mem_WID => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_WID,
        m_axi_mem_WUSER => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_WUSER,
        m_axi_mem_ARVALID => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_ARVALID,
        m_axi_mem_ARREADY => ap_const_logic_0,
        m_axi_mem_ARADDR => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_ARADDR,
        m_axi_mem_ARID => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_ARID,
        m_axi_mem_ARLEN => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_ARPROT,
        m_axi_mem_ARQOS => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_ARQOS,
        m_axi_mem_ARREGION => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_ARREGION,
        m_axi_mem_ARUSER => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_ARUSER,
        m_axi_mem_RVALID => ap_const_logic_0,
        m_axi_mem_RREADY => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_RREADY,
        m_axi_mem_RDATA => ap_const_lv32_0,
        m_axi_mem_RLAST => ap_const_logic_0,
        m_axi_mem_RID => ap_const_lv1_0,
        m_axi_mem_RFIFONUM => ap_const_lv9_0,
        m_axi_mem_RUSER => ap_const_lv1_0,
        m_axi_mem_RRESP => ap_const_lv2_0,
        m_axi_mem_BVALID => mem_BVALID,
        m_axi_mem_BREADY => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_BREADY,
        m_axi_mem_BRESP => ap_const_lv2_0,
        m_axi_mem_BID => ap_const_lv1_0,
        m_axi_mem_BUSER => ap_const_lv1_0,
        sext_ln97 => trunc_ln97_1_reg_1584,
        zext_ln85 => out1_w_reg_1871,
        zext_ln86 => out1_w_1_reg_1876,
        out1_w_2 => out1_w_2_reg_1881,
        zext_ln88 => out1_w_3_reg_1826,
        zext_ln89 => out1_w_4_reg_1831,
        zext_ln90 => out1_w_5_reg_1841,
        zext_ln91 => out1_w_6_reg_1846,
        zext_ln92 => out1_w_7_reg_1851,
        zext_ln93 => out1_w_8_reg_1856,
        zext_ln13 => out1_w_9_reg_1861);

    control_s_axi_U : component fiat_25519_carry_square_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        out1 => out1,
        arg1 => arg1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    mem_m_axi_U : component fiat_25519_carry_square_mem_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_MEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_MEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_MEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_MEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_MEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_MEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_MEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_MEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_MEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_MEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_MEM_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 9,
        USER_DW => 32,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_mem_AWVALID,
        AWREADY => m_axi_mem_AWREADY,
        AWADDR => m_axi_mem_AWADDR,
        AWID => m_axi_mem_AWID,
        AWLEN => m_axi_mem_AWLEN,
        AWSIZE => m_axi_mem_AWSIZE,
        AWBURST => m_axi_mem_AWBURST,
        AWLOCK => m_axi_mem_AWLOCK,
        AWCACHE => m_axi_mem_AWCACHE,
        AWPROT => m_axi_mem_AWPROT,
        AWQOS => m_axi_mem_AWQOS,
        AWREGION => m_axi_mem_AWREGION,
        AWUSER => m_axi_mem_AWUSER,
        WVALID => m_axi_mem_WVALID,
        WREADY => m_axi_mem_WREADY,
        WDATA => m_axi_mem_WDATA,
        WSTRB => m_axi_mem_WSTRB,
        WLAST => m_axi_mem_WLAST,
        WID => m_axi_mem_WID,
        WUSER => m_axi_mem_WUSER,
        ARVALID => m_axi_mem_ARVALID,
        ARREADY => m_axi_mem_ARREADY,
        ARADDR => m_axi_mem_ARADDR,
        ARID => m_axi_mem_ARID,
        ARLEN => m_axi_mem_ARLEN,
        ARSIZE => m_axi_mem_ARSIZE,
        ARBURST => m_axi_mem_ARBURST,
        ARLOCK => m_axi_mem_ARLOCK,
        ARCACHE => m_axi_mem_ARCACHE,
        ARPROT => m_axi_mem_ARPROT,
        ARQOS => m_axi_mem_ARQOS,
        ARREGION => m_axi_mem_ARREGION,
        ARUSER => m_axi_mem_ARUSER,
        RVALID => m_axi_mem_RVALID,
        RREADY => m_axi_mem_RREADY,
        RDATA => m_axi_mem_RDATA,
        RLAST => m_axi_mem_RLAST,
        RID => m_axi_mem_RID,
        RUSER => m_axi_mem_RUSER,
        RRESP => m_axi_mem_RRESP,
        BVALID => m_axi_mem_BVALID,
        BREADY => m_axi_mem_BREADY,
        BRESP => m_axi_mem_BRESP,
        BID => m_axi_mem_BID,
        BUSER => m_axi_mem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => mem_ARVALID,
        I_ARREADY => mem_ARREADY,
        I_ARADDR => mem_ARADDR,
        I_ARLEN => mem_ARLEN,
        I_RVALID => mem_RVALID,
        I_RREADY => mem_RREADY,
        I_RDATA => mem_RDATA,
        I_RFIFONUM => mem_RFIFONUM,
        I_AWVALID => mem_AWVALID,
        I_AWREADY => mem_AWREADY,
        I_AWADDR => mem_AWADDR,
        I_AWLEN => mem_AWLEN,
        I_WVALID => mem_WVALID,
        I_WREADY => mem_WREADY,
        I_WDATA => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_WDATA,
        I_WSTRB => grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_WSTRB,
        I_BVALID => mem_BVALID,
        I_BREADY => mem_BREADY);

    mul_32ns_32ns_63_1_1_U127 : component fiat_25519_carry_square_mul_32ns_32ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 63)
    port map (
        din0 => mul_ln68_fu_312_p0,
        din1 => mul_ln68_fu_312_p1,
        dout => mul_ln68_fu_312_p2);

    mul_32ns_32ns_63_1_1_U128 : component fiat_25519_carry_square_mul_32ns_32ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 63)
    port map (
        din0 => mul_ln70_fu_316_p0,
        din1 => mul_ln70_fu_316_p1,
        dout => mul_ln70_fu_316_p2);

    mul_32ns_32ns_63_1_1_U129 : component fiat_25519_carry_square_mul_32ns_32ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 63)
    port map (
        din0 => mul_ln74_fu_320_p0,
        din1 => mul_ln74_fu_320_p1,
        dout => mul_ln74_fu_320_p2);

    mul_32ns_32ns_63_1_1_U130 : component fiat_25519_carry_square_mul_32ns_32ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 63)
    port map (
        din0 => mul_ln77_fu_324_p0,
        din1 => mul_ln77_fu_324_p1,
        dout => mul_ln77_fu_324_p2);

    mul_32ns_32ns_64_1_1_U131 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_328_p0,
        din1 => grp_fu_328_p1,
        dout => grp_fu_328_p2);

    mul_32ns_32ns_64_1_1_U132 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_332_p0,
        din1 => grp_fu_332_p1,
        dout => grp_fu_332_p2);

    mul_32ns_32ns_64_1_1_U133 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln62_fu_336_p0,
        din1 => mul_ln62_fu_336_p1,
        dout => mul_ln62_fu_336_p2);

    mul_32ns_32ns_64_1_1_U134 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln67_fu_340_p0,
        din1 => mul_ln67_fu_340_p1,
        dout => mul_ln67_fu_340_p2);

    mul_32ns_32ns_64_1_1_U135 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln63_fu_344_p0,
        din1 => mul_ln63_fu_344_p1,
        dout => mul_ln63_fu_344_p2);

    mul_32ns_32ns_64_1_1_U136 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln66_fu_348_p0,
        din1 => mul_ln66_fu_348_p1,
        dout => mul_ln66_fu_348_p2);

    mul_32ns_32ns_64_1_1_U137 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln71_fu_352_p0,
        din1 => mul_ln71_fu_352_p1,
        dout => mul_ln71_fu_352_p2);

    mul_32ns_32ns_64_1_1_U138 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln72_fu_356_p0,
        din1 => mul_ln72_fu_356_p1,
        dout => mul_ln72_fu_356_p2);

    mul_32ns_32ns_64_1_1_U139 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln75_1_fu_360_p0,
        din1 => mul_ln75_1_fu_360_p1,
        dout => mul_ln75_1_fu_360_p2);

    mul_32ns_32ns_64_1_1_U140 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln76_fu_364_p0,
        din1 => mul_ln76_fu_364_p1,
        dout => mul_ln76_fu_364_p2);

    mul_32ns_32ns_64_1_1_U141 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln79_fu_368_p0,
        din1 => mul_ln79_fu_368_p1,
        dout => mul_ln79_fu_368_p2);

    mul_32ns_32ns_64_1_1_U142 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln80_fu_372_p0,
        din1 => mul_ln80_fu_372_p1,
        dout => mul_ln80_fu_372_p2);

    mul_32ns_32ns_64_1_1_U143 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln81_fu_376_p0,
        din1 => mul_ln81_fu_376_p1,
        dout => mul_ln81_fu_376_p2);

    mul_32ns_32ns_64_1_1_U144 : component fiat_25519_carry_square_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln82_fu_380_p0,
        din1 => mul_ln82_fu_380_p1,
        dout => mul_ln82_fu_380_p2);

    mul_32s_7ns_32_1_1_U145 : component fiat_25519_carry_square_mul_32s_7ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 7,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fu_384_p0,
        din1 => grp_fu_384_p1,
        dout => grp_fu_384_p2);

    mul_32s_7ns_32_1_1_U146 : component fiat_25519_carry_square_mul_32s_7ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 7,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_7_out,
        din1 => mul_ln61_fu_390_p1,
        dout => mul_ln61_fu_390_p2);

    mul_32s_7ns_32_1_1_U147 : component fiat_25519_carry_square_mul_32s_7ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 7,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_5_out,
        din1 => mul_ln75_fu_395_p1,
        dout => mul_ln75_fu_395_p2);

    mul_39ns_6ns_44_1_1_U148 : component fiat_25519_carry_square_mul_39ns_6ns_44_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 39,
        din1_WIDTH => 6,
        dout_WIDTH => 44)
    port map (
        din0 => mul_ln84_fu_400_p0,
        din1 => mul_ln84_fu_400_p1,
        dout => mul_ln84_fu_400_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_ap_ready = ap_const_logic_1)) then 
                    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_ap_ready = ap_const_logic_1)) then 
                    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_ready = ap_const_logic_1)) then 
                    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_ap_ready = ap_const_logic_1)) then 
                    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                add_ln62_reg_1775 <= add_ln62_fu_841_p2;
                add_ln66_reg_1760 <= add_ln66_fu_821_p2;
                add_ln71_1_reg_1740 <= add_ln71_1_fu_791_p2;
                add_ln81_1_reg_1785 <= add_ln81_1_fu_851_p2;
                add_ln81_2_reg_1790 <= add_ln81_2_fu_857_p2;
                add_ln84_10_reg_1729 <= add_ln84_10_fu_775_p2;
                lshr_ln_reg_1735 <= arr_18_fu_757_p2(63 downto 26);
                mul_ln68_reg_1719 <= mul_ln68_fu_312_p2;
                mul_ln70_reg_1724 <= mul_ln70_fu_316_p2;
                trunc_ln63_1_reg_1780 <= trunc_ln63_1_fu_847_p1;
                trunc_ln67_1_reg_1770 <= trunc_ln67_1_fu_831_p1;
                trunc_ln67_reg_1765 <= trunc_ln67_fu_827_p1;
                trunc_ln6_reg_1755 <= arr_18_fu_757_p2(50 downto 26);
                trunc_ln71_1_reg_1750 <= trunc_ln71_1_fu_801_p1;
                trunc_ln71_reg_1745 <= trunc_ln71_fu_797_p1;
                trunc_ln81_1_reg_1800 <= trunc_ln81_1_fu_867_p1;
                trunc_ln81_reg_1795 <= trunc_ln81_fu_863_p1;
                    zext_ln59_reg_1713(31 downto 0) <= zext_ln59_fu_572_p1(31 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                add_ln85_2_reg_1815 <= add_ln85_2_fu_1097_p2;
                add_ln86_1_reg_1821 <= add_ln86_1_fu_1114_p2;
                lshr_ln84_4_reg_1805 <= add_ln84_3_fu_1066_p2(63 downto 26);
                out1_w_3_reg_1826 <= out1_w_3_fu_1126_p2;
                out1_w_4_reg_1831 <= out1_w_4_fu_1137_p2;
                trunc_ln84_5_reg_1810 <= add_ln84_3_fu_1066_p2(50 downto 26);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                arr_17_reg_1626 <= grp_fu_332_p2;
                mul_ln27_reg_1609 <= grp_fu_384_p2;
                    zext_ln30_1_reg_1616(31 downto 0) <= zext_ln30_1_fu_472_p1(31 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                empty_23_reg_1598 <= empty_23_fu_450_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                empty_24_reg_1652 <= empty_24_fu_514_p1;
                empty_25_reg_1657 <= empty_25_fu_519_p1;
                empty_26_reg_1663 <= empty_26_fu_524_p1;
                empty_27_reg_1669 <= empty_27_fu_529_p1;
                empty_28_reg_1675 <= empty_28_fu_534_p1;
                empty_29_reg_1681 <= empty_29_fu_539_p1;
                empty_30_reg_1687 <= empty_30_fu_544_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                mul_ln61_reg_1693 <= mul_ln61_fu_390_p2;
                mul_ln75_reg_1699 <= mul_ln75_fu_395_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                out1_w_1_reg_1876 <= out1_w_1_fu_1403_p2;
                out1_w_2_reg_1881 <= out1_w_2_fu_1433_p2;
                out1_w_reg_1871 <= out1_w_fu_1370_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                out1_w_5_reg_1841 <= out1_w_5_fu_1323_p2;
                out1_w_6_reg_1846 <= out1_w_6_fu_1328_p2;
                out1_w_7_reg_1851 <= out1_w_7_fu_1334_p2;
                out1_w_8_reg_1856 <= out1_w_8_fu_1340_p2;
                out1_w_9_reg_1861 <= out1_w_9_fu_1346_p2;
                trunc_ln84_12_reg_1836 <= add_ln84_8_fu_1307_p2(63 downto 25);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state12) or ((ap_const_logic_1 = ap_CS_fsm_state15) and (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_done = ap_const_logic_1)))) then
                reg_405 <= grp_fu_384_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_ap_done = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state15) and (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_done = ap_const_logic_1)))) then
                reg_410 <= grp_fu_328_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                trunc_ln22_1_reg_1578 <= arg1(63 downto 2);
                trunc_ln97_1_reg_1584 <= out1(63 downto 2);
            end if;
        end if;
    end process;
    zext_ln30_1_reg_1616(63 downto 32) <= "00000000000000000000000000000000";
    zext_ln59_reg_1713(63 downto 32) <= "00000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state18, ap_CS_fsm_state25, ap_CS_fsm_state15, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_done, ap_CS_fsm_state17, grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_ap_done, grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_ap_done, grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_ap_done, mem_AWREADY, mem_ARREADY, mem_BVALID, ap_CS_fsm_state11, ap_CS_fsm_state20)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state17) and (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state18 => 
                if (((mem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                if (((mem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln62_1_fu_835_p2 <= std_logic_vector(unsigned(mul_ln63_fu_344_p2) + unsigned(grp_fu_332_p2));
    add_ln62_fu_841_p2 <= std_logic_vector(unsigned(add_ln62_1_fu_835_p2) + unsigned(mul_ln62_fu_336_p2));
    add_ln66_1_fu_815_p2 <= std_logic_vector(unsigned(mul_ln67_fu_340_p2) + unsigned(grp_fu_328_p2));
    add_ln66_fu_821_p2 <= std_logic_vector(unsigned(add_ln66_1_fu_815_p2) + unsigned(mul_ln66_fu_348_p2));
    add_ln71_1_fu_791_p2 <= std_logic_vector(unsigned(mul_ln71_fu_352_p2) + unsigned(mul_ln72_fu_356_p2));
    add_ln71_fu_907_p2 <= std_logic_vector(unsigned(add_ln71_1_reg_1740) + unsigned(shl_ln7_fu_890_p3));
    add_ln72_fu_916_p2 <= std_logic_vector(unsigned(trunc_ln71_1_reg_1750) + unsigned(trunc_ln4_fu_900_p3));
    add_ln74_fu_707_p2 <= std_logic_vector(unsigned(mul_ln75_1_fu_360_p2) + unsigned(mul_ln76_fu_364_p2));
    add_ln77_1_fu_751_p2 <= std_logic_vector(unsigned(shl_ln9_fu_670_p3) + unsigned(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_4_out));
    add_ln77_fu_745_p2 <= std_logic_vector(unsigned(add_ln74_fu_707_p2) + unsigned(shl_ln8_fu_654_p3));
    add_ln81_1_fu_851_p2 <= std_logic_vector(unsigned(mul_ln81_fu_376_p2) + unsigned(mul_ln79_fu_368_p2));
    add_ln81_2_fu_857_p2 <= std_logic_vector(unsigned(mul_ln80_fu_372_p2) + unsigned(mul_ln82_fu_380_p2));
    add_ln81_fu_1038_p2 <= std_logic_vector(unsigned(add_ln81_2_reg_1790) + unsigned(add_ln81_1_reg_1785));
    add_ln82_fu_1046_p2 <= std_logic_vector(unsigned(trunc_ln81_1_reg_1800) + unsigned(trunc_ln81_reg_1795));
    add_ln84_10_fu_775_p2 <= std_logic_vector(unsigned(add_ln84_11_fu_769_p2) + unsigned(add_ln84_9_fu_763_p2));
    add_ln84_11_fu_769_p2 <= std_logic_vector(unsigned(trunc_ln75_1_fu_725_p1) + unsigned(trunc_ln77_fu_741_p1));
    add_ln84_12_fu_921_p2 <= std_logic_vector(unsigned(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_5_out) + unsigned(zext_ln84_1_fu_897_p1));
    add_ln84_13_fu_968_p2 <= std_logic_vector(unsigned(add_ln66_reg_1760) + unsigned(shl_ln6_fu_883_p3));
    add_ln84_14_fu_973_p2 <= std_logic_vector(unsigned(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_6_out) + unsigned(zext_ln84_2_fu_943_p1));
    add_ln84_15_fu_1013_p2 <= std_logic_vector(unsigned(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_7_out) + unsigned(zext_ln84_3_fu_995_p1));
    add_ln84_16_fu_1060_p2 <= std_logic_vector(unsigned(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_8_out) + unsigned(zext_ln84_4_fu_1034_p1));
    add_ln84_1_fu_979_p2 <= std_logic_vector(unsigned(add_ln84_14_fu_973_p2) + unsigned(add_ln84_13_fu_968_p2));
    add_ln84_2_fu_1019_p2 <= std_logic_vector(unsigned(add_ln84_15_fu_1013_p2) + unsigned(add_ln62_reg_1775));
    add_ln84_3_fu_1066_p2 <= std_logic_vector(unsigned(add_ln84_16_fu_1060_p2) + unsigned(add_ln81_fu_1038_p2));
    add_ln84_4_fu_1165_p2 <= std_logic_vector(unsigned(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_add17310_out) + unsigned(zext_ln84_5_fu_1158_p1));
    add_ln84_5_fu_1199_p2 <= std_logic_vector(unsigned(zext_ln84_6_fu_1181_p1) + unsigned(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_add1569_out));
    add_ln84_6_fu_1233_p2 <= std_logic_vector(unsigned(zext_ln84_7_fu_1215_p1) + unsigned(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_add1368_out));
    add_ln84_7_fu_1273_p2 <= std_logic_vector(unsigned(arr_fu_1253_p2) + unsigned(zext_ln84_8_fu_1249_p1));
    add_ln84_8_fu_1307_p2 <= std_logic_vector(unsigned(zext_ln84_9_fu_1289_p1) + unsigned(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_3_out));
    add_ln84_9_fu_763_p2 <= std_logic_vector(unsigned(trunc_ln1_fu_717_p3) + unsigned(trunc_ln2_fu_733_p3));
    add_ln84_fu_927_p2 <= std_logic_vector(unsigned(add_ln84_12_fu_921_p2) + unsigned(add_ln71_fu_907_p2));
    add_ln85_1_fu_1092_p2 <= std_logic_vector(unsigned(trunc_ln72_fu_912_p1) + unsigned(trunc_ln6_reg_1755));
    add_ln85_2_fu_1097_p2 <= std_logic_vector(unsigned(add_ln85_1_fu_1092_p2) + unsigned(add_ln72_fu_916_p2));
    add_ln85_fu_1379_p2 <= std_logic_vector(unsigned(mul_ln84_fu_400_p2) + unsigned(zext_ln85_fu_1376_p1));
    add_ln86_1_fu_1114_p2 <= std_logic_vector(unsigned(add_ln86_3_fu_1108_p2) + unsigned(add_ln86_2_fu_1103_p2));
    add_ln86_2_fu_1103_p2 <= std_logic_vector(unsigned(trunc_ln67_1_reg_1770) + unsigned(trunc_ln7_fu_947_p3));
    add_ln86_3_fu_1108_p2 <= std_logic_vector(unsigned(trunc_ln68_fu_954_p1) + unsigned(trunc_ln84_2_fu_958_p4));
    add_ln86_fu_1412_p2 <= std_logic_vector(unsigned(zext_ln85_1_fu_1395_p1) + unsigned(zext_ln86_fu_1409_p1));
    add_ln87_fu_1120_p2 <= std_logic_vector(unsigned(trunc_ln63_fu_999_p1) + unsigned(trunc_ln84_3_fu_1003_p4));
    add_ln88_fu_1131_p2 <= std_logic_vector(unsigned(trunc_ln82_fu_1042_p1) + unsigned(trunc_ln84_4_fu_1050_p4));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_ap_done)
    begin
        if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_done)
    begin
        if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state16_blk <= ap_const_logic_0;

    ap_ST_fsm_state17_blk_assign_proc : process(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_ap_done)
    begin
        if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state17_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state17_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state18_blk_assign_proc : process(mem_AWREADY)
    begin
        if ((mem_AWREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_ap_done)
    begin
        if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;

    ap_ST_fsm_state25_blk_assign_proc : process(mem_BVALID)
    begin
        if ((mem_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state25_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state25_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(mem_ARREADY)
    begin
        if ((mem_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state25, mem_BVALID)
    begin
        if (((mem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state25, mem_BVALID)
    begin
        if (((mem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    arr_18_fu_757_p2 <= std_logic_vector(unsigned(add_ln77_1_fu_751_p2) + unsigned(add_ln77_fu_745_p2));
    arr_fu_1253_p2 <= std_logic_vector(unsigned(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_add1237_out) + unsigned(reg_410));
    empty_23_fu_450_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_8_out;
    empty_23_fu_450_p1 <= empty_23_fu_450_p0(31 - 1 downto 0);
    empty_24_fu_514_p1 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_1_out(31 - 1 downto 0);
    empty_25_fu_519_p1 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_2_out(31 - 1 downto 0);
    empty_26_fu_524_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_7_out;
    empty_26_fu_524_p1 <= empty_26_fu_524_p0(31 - 1 downto 0);
    empty_27_fu_529_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_6_out;
    empty_27_fu_529_p1 <= empty_27_fu_529_p0(31 - 1 downto 0);
    empty_28_fu_534_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_5_out;
    empty_28_fu_534_p1 <= empty_28_fu_534_p0(31 - 1 downto 0);
    empty_29_fu_539_p1 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_4_out(31 - 1 downto 0);
    empty_30_fu_544_p1 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_3_out(31 - 1 downto 0);
    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_ap_start <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_ap_start_reg;
    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_ap_start <= grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_ap_start_reg;
    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_start <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_start_reg;
    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_ap_start <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_ap_start_reg;

    grp_fu_328_p0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state13, ap_CS_fsm_state17, zext_ln59_reg_1713, ap_CS_fsm_state16, zext_ln30_fu_467_p1, zext_ln27_fu_549_p1, zext_ln65_fu_581_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_328_p0 <= zext_ln59_reg_1713(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_328_p0 <= zext_ln65_fu_581_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_328_p0 <= zext_ln27_fu_549_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_328_p0 <= zext_ln30_fu_467_p1(32 - 1 downto 0);
        else 
            grp_fu_328_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_328_p1_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state13, ap_CS_fsm_state17, zext_ln30_1_fu_472_p1, zext_ln59_reg_1713, ap_CS_fsm_state16, zext_ln27_1_fu_553_p1, zext_ln61_fu_576_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_328_p1 <= zext_ln59_reg_1713(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_328_p1 <= zext_ln61_fu_576_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_328_p1 <= zext_ln27_1_fu_553_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_328_p1 <= zext_ln30_1_fu_472_p1(32 - 1 downto 0);
        else 
            grp_fu_328_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_332_p0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state16, zext_ln31_1_fu_481_p1, zext_ln61_1_fu_586_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_332_p0 <= zext_ln61_1_fu_586_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_332_p0 <= zext_ln31_1_fu_481_p1(32 - 1 downto 0);
        else 
            grp_fu_332_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_332_p1_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state16, zext_ln61_fu_576_p1, zext_ln31_fu_477_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_332_p1 <= zext_ln61_fu_576_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_332_p1 <= zext_ln31_fu_477_p1(32 - 1 downto 0);
        else 
            grp_fu_332_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_384_p0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state15, ap_CS_fsm_state13, grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_9_out, grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_8_out, grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_6_out)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_384_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_6_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_384_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_9_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_384_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_8_out;
        else 
            grp_fu_384_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_384_p1_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state15, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_384_p1 <= ap_const_lv32_26(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_fu_384_p1 <= ap_const_lv32_13(7 - 1 downto 0);
        else 
            grp_fu_384_p1 <= "XXXXXXX";
        end if; 
    end process;

    lshr_ln84_1_fu_933_p4 <= add_ln84_fu_927_p2(63 downto 25);
    lshr_ln84_2_fu_985_p4 <= add_ln84_1_fu_979_p2(63 downto 26);
    lshr_ln84_3_fu_1024_p4 <= add_ln84_2_fu_1019_p2(63 downto 25);
    lshr_ln84_5_fu_1171_p4 <= add_ln84_4_fu_1165_p2(63 downto 25);
    lshr_ln84_6_fu_1205_p4 <= add_ln84_5_fu_1199_p2(63 downto 26);
    lshr_ln84_7_fu_1239_p4 <= add_ln84_6_fu_1233_p2(63 downto 25);
    lshr_ln84_8_fu_1279_p4 <= add_ln84_7_fu_1273_p2(63 downto 26);

    mem_ARADDR_assign_proc : process(ap_CS_fsm_state2, grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARADDR, mem_ARREADY, ap_CS_fsm_state10, ap_CS_fsm_state11, sext_ln22_fu_436_p1)
    begin
        if (((mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            mem_ARADDR <= sext_ln22_fu_436_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            mem_ARADDR <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARADDR;
        else 
            mem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    mem_ARLEN_assign_proc : process(ap_CS_fsm_state2, grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARLEN, mem_ARREADY, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            mem_ARLEN <= ap_const_lv32_A;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            mem_ARLEN <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARLEN;
        else 
            mem_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    mem_ARVALID_assign_proc : process(ap_CS_fsm_state2, grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARVALID, mem_ARREADY, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            mem_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            mem_ARVALID <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_ARVALID;
        else 
            mem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    mem_AWADDR_assign_proc : process(ap_CS_fsm_state18, ap_CS_fsm_state19, grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_AWADDR, mem_AWREADY, ap_CS_fsm_state20, sext_ln97_fu_1352_p1)
    begin
        if (((mem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            mem_AWADDR <= sext_ln97_fu_1352_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            mem_AWADDR <= grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_AWADDR;
        else 
            mem_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    mem_AWLEN_assign_proc : process(ap_CS_fsm_state18, ap_CS_fsm_state19, grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_AWLEN, mem_AWREADY, ap_CS_fsm_state20)
    begin
        if (((mem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            mem_AWLEN <= ap_const_lv32_A;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            mem_AWLEN <= grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_AWLEN;
        else 
            mem_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    mem_AWVALID_assign_proc : process(ap_CS_fsm_state18, ap_CS_fsm_state19, grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_AWVALID, mem_AWREADY, ap_CS_fsm_state20)
    begin
        if (((mem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            mem_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            mem_AWVALID <= grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_AWVALID;
        else 
            mem_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    mem_BREADY_assign_proc : process(ap_CS_fsm_state25, ap_CS_fsm_state19, grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_BREADY, mem_BVALID, ap_CS_fsm_state20)
    begin
        if (((mem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            mem_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            mem_BREADY <= grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_BREADY;
        else 
            mem_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    mem_RREADY_assign_proc : process(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_RREADY, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            mem_RREADY <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_m_axi_mem_RREADY;
        else 
            mem_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    mem_WVALID_assign_proc : process(ap_CS_fsm_state19, grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_WVALID, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            mem_WVALID <= grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_m_axi_mem_WVALID;
        else 
            mem_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    mem_blk_n_AR_assign_proc : process(m_axi_mem_ARREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            mem_blk_n_AR <= m_axi_mem_ARREADY;
        else 
            mem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    mem_blk_n_AW_assign_proc : process(m_axi_mem_AWREADY, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            mem_blk_n_AW <= m_axi_mem_AWREADY;
        else 
            mem_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    mem_blk_n_B_assign_proc : process(m_axi_mem_BVALID, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            mem_blk_n_B <= m_axi_mem_BVALID;
        else 
            mem_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;

    mul_ln61_fu_390_p1 <= ap_const_lv32_26(7 - 1 downto 0);
    mul_ln62_fu_336_p0 <= mul_ln62_fu_336_p00(32 - 1 downto 0);
    mul_ln62_fu_336_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln62_fu_592_p2),64));
    mul_ln62_fu_336_p1 <= zext_ln30_1_reg_1616(32 - 1 downto 0);
    mul_ln63_fu_344_p0 <= zext_ln63_1_fu_624_p1(32 - 1 downto 0);
    mul_ln63_fu_344_p1 <= zext_ln63_fu_602_p1(32 - 1 downto 0);
    mul_ln66_fu_348_p0 <= zext_ln63_1_fu_624_p1(32 - 1 downto 0);
    mul_ln66_fu_348_p1 <= zext_ln30_1_reg_1616(32 - 1 downto 0);
    mul_ln67_fu_340_p0 <= zext_ln67_fu_613_p1(32 - 1 downto 0);
    mul_ln67_fu_340_p1 <= zext_ln63_fu_602_p1(32 - 1 downto 0);
    mul_ln68_fu_312_p0 <= zext_ln68_1_fu_634_p1(32 - 1 downto 0);
    mul_ln68_fu_312_p1 <= zext_ln68_2_fu_639_p1(32 - 1 downto 0);
    mul_ln70_fu_316_p0 <= zext_ln70_fu_644_p1(32 - 1 downto 0);
    mul_ln70_fu_316_p1 <= zext_ln68_2_fu_639_p1(32 - 1 downto 0);
    mul_ln71_fu_352_p0 <= zext_ln67_fu_613_p1(32 - 1 downto 0);
    mul_ln71_fu_352_p1 <= zext_ln30_1_reg_1616(32 - 1 downto 0);
    mul_ln72_fu_356_p0 <= zext_ln61_1_fu_586_p1(32 - 1 downto 0);
    mul_ln72_fu_356_p1 <= mul_ln72_fu_356_p10(32 - 1 downto 0);
    mul_ln72_fu_356_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_4_out),64));
    mul_ln74_fu_320_p0 <= zext_ln70_fu_644_p1(32 - 1 downto 0);
    mul_ln74_fu_320_p1 <= mul_ln74_fu_320_p10(32 - 1 downto 0);
    mul_ln74_fu_320_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_4_out),63));
    mul_ln75_1_fu_360_p0 <= mul_ln75_1_fu_360_p00(32 - 1 downto 0);
    mul_ln75_1_fu_360_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln75_reg_1699),64));
    mul_ln75_1_fu_360_p1 <= mul_ln75_1_fu_360_p10(32 - 1 downto 0);
    mul_ln75_1_fu_360_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln68_fu_630_p0),64));
    mul_ln75_fu_395_p1 <= ap_const_lv32_26(7 - 1 downto 0);
    mul_ln76_fu_364_p0 <= zext_ln30_1_reg_1616(32 - 1 downto 0);
    mul_ln76_fu_364_p1 <= zext_ln30_1_reg_1616(32 - 1 downto 0);
    mul_ln77_fu_324_p0 <= zext_ln68_1_fu_634_p1(32 - 1 downto 0);
    mul_ln77_fu_324_p1 <= mul_ln77_fu_324_p10(32 - 1 downto 0);
    mul_ln77_fu_324_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_3_out),63));
    mul_ln79_fu_368_p0 <= mul_ln79_fu_368_p00(32 - 1 downto 0);
    mul_ln79_fu_368_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln79_fu_678_p2),64));
    mul_ln79_fu_368_p1 <= zext_ln30_1_reg_1616(32 - 1 downto 0);
    mul_ln80_fu_372_p0 <= mul_ln80_fu_372_p00(32 - 1 downto 0);
    mul_ln80_fu_372_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln80_fu_688_p2),64));
    mul_ln80_fu_372_p1 <= zext_ln63_fu_602_p1(32 - 1 downto 0);
    mul_ln81_fu_376_p0 <= zext_ln81_fu_698_p1(32 - 1 downto 0);
    mul_ln81_fu_376_p1 <= zext_ln81_fu_698_p1(32 - 1 downto 0);
    mul_ln82_fu_380_p0 <= zext_ln61_1_fu_586_p1(32 - 1 downto 0);
    mul_ln82_fu_380_p1 <= mul_ln82_fu_380_p10(32 - 1 downto 0);
    mul_ln82_fu_380_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln82_fu_703_p0),64));
    mul_ln84_fu_400_p0 <= mul_ln84_fu_400_p00(39 - 1 downto 0);
    mul_ln84_fu_400_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln84_12_reg_1836),44));
    mul_ln84_fu_400_p1 <= ap_const_lv44_13(6 - 1 downto 0);
    out1_w_1_fu_1403_p2 <= std_logic_vector(unsigned(zext_ln85_2_fu_1399_p1) + unsigned(add_ln85_2_reg_1815));
    out1_w_2_fu_1433_p2 <= std_logic_vector(unsigned(zext_ln86_2_fu_1430_p1) + unsigned(zext_ln86_1_fu_1426_p1));
    out1_w_3_fu_1126_p2 <= std_logic_vector(unsigned(add_ln87_fu_1120_p2) + unsigned(trunc_ln63_1_reg_1780));
    out1_w_4_fu_1137_p2 <= std_logic_vector(unsigned(add_ln88_fu_1131_p2) + unsigned(add_ln82_fu_1046_p2));
    out1_w_5_fu_1323_p2 <= std_logic_vector(unsigned(trunc_ln84_fu_1161_p1) + unsigned(trunc_ln84_5_reg_1810));
    out1_w_6_fu_1328_p2 <= std_logic_vector(unsigned(trunc_ln84_8_fu_1189_p4) + unsigned(trunc_ln84_1_fu_1185_p1));
    out1_w_7_fu_1334_p2 <= std_logic_vector(unsigned(trunc_ln84_s_fu_1223_p4) + unsigned(trunc_ln84_6_fu_1219_p1));
    out1_w_8_fu_1340_p2 <= std_logic_vector(unsigned(trunc_ln84_9_fu_1269_p1) + unsigned(trunc_ln84_7_fu_1259_p4));
    out1_w_9_fu_1346_p2 <= std_logic_vector(unsigned(trunc_ln84_11_fu_1297_p4) + unsigned(trunc_ln84_10_fu_1293_p1));
    out1_w_fu_1370_p2 <= std_logic_vector(unsigned(trunc_ln84_13_fu_1366_p1) + unsigned(add_ln84_10_reg_1729));
        sext_ln22_fu_436_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln22_1_reg_1578),64));

        sext_ln97_fu_1352_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln97_1_reg_1584),64));

    shl_ln30_fu_461_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_9_out;
    shl_ln30_fu_461_p2 <= std_logic_vector(shift_left(unsigned(shl_ln30_fu_461_p0),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln62_fu_592_p2 <= std_logic_vector(shift_left(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_3_out),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln63_fu_619_p2 <= std_logic_vector(shift_left(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_2_out),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln67_fu_608_p2 <= std_logic_vector(shift_left(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_1_out),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln6_fu_883_p3 <= (mul_ln68_reg_1719 & ap_const_lv1_0);
    shl_ln79_fu_678_p2 <= std_logic_vector(shift_left(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_4_out),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln7_fu_890_p3 <= (mul_ln70_reg_1724 & ap_const_lv1_0);
    shl_ln80_fu_688_p2 <= std_logic_vector(shift_left(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_3_out),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    shl_ln8_fu_654_p3 <= (mul_ln74_fu_320_p2 & ap_const_lv1_0);
    shl_ln9_fu_670_p3 <= (mul_ln77_fu_324_p2 & ap_const_lv1_0);
    tmp_fu_1418_p3 <= add_ln86_fu_1412_p2(25 downto 25);
    tmp_s_fu_1385_p4 <= add_ln85_fu_1379_p2(43 downto 26);
    trunc_ln1_fu_717_p3 <= (trunc_ln75_fu_713_p1 & ap_const_lv1_0);
    trunc_ln2_fu_733_p3 <= (trunc_ln76_fu_729_p1 & ap_const_lv1_0);
    trunc_ln4_fu_900_p3 <= (trunc_ln71_reg_1745 & ap_const_lv1_0);
    trunc_ln63_1_fu_847_p1 <= add_ln62_fu_841_p2(25 - 1 downto 0);
    trunc_ln63_fu_999_p1 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_7_out(25 - 1 downto 0);
    trunc_ln67_1_fu_831_p1 <= add_ln66_fu_821_p2(26 - 1 downto 0);
    trunc_ln67_fu_827_p1 <= mul_ln68_fu_312_p2(25 - 1 downto 0);
    trunc_ln68_fu_954_p1 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_6_out(26 - 1 downto 0);
    trunc_ln71_1_fu_801_p1 <= add_ln71_1_fu_791_p2(25 - 1 downto 0);
    trunc_ln71_fu_797_p1 <= mul_ln70_fu_316_p2(24 - 1 downto 0);
    trunc_ln72_fu_912_p1 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_5_out(25 - 1 downto 0);
    trunc_ln75_1_fu_725_p1 <= add_ln74_fu_707_p2(26 - 1 downto 0);
    trunc_ln75_fu_713_p1 <= mul_ln74_fu_320_p2(25 - 1 downto 0);
    trunc_ln76_fu_729_p1 <= mul_ln77_fu_324_p2(25 - 1 downto 0);
    trunc_ln77_fu_741_p1 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_4_out(26 - 1 downto 0);
    trunc_ln7_fu_947_p3 <= (trunc_ln67_reg_1765 & ap_const_lv1_0);
    trunc_ln81_1_fu_867_p1 <= add_ln81_2_fu_857_p2(26 - 1 downto 0);
    trunc_ln81_fu_863_p1 <= add_ln81_1_fu_851_p2(26 - 1 downto 0);
    trunc_ln82_fu_1042_p1 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_8_out(26 - 1 downto 0);
    trunc_ln84_10_fu_1293_p1 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_arr_3_out(25 - 1 downto 0);
    trunc_ln84_11_fu_1297_p4 <= add_ln84_7_fu_1273_p2(50 downto 26);
    trunc_ln84_13_fu_1366_p1 <= mul_ln84_fu_400_p2(26 - 1 downto 0);
    trunc_ln84_1_fu_1185_p1 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_add1569_out(26 - 1 downto 0);
    trunc_ln84_2_fu_958_p4 <= add_ln84_fu_927_p2(50 downto 25);
    trunc_ln84_3_fu_1003_p4 <= add_ln84_1_fu_979_p2(50 downto 26);
    trunc_ln84_4_fu_1050_p4 <= add_ln84_2_fu_1019_p2(50 downto 25);
    trunc_ln84_6_fu_1219_p1 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_add1368_out(25 - 1 downto 0);
    trunc_ln84_7_fu_1259_p4 <= add_ln84_6_fu_1233_p2(50 downto 25);
    trunc_ln84_8_fu_1189_p4 <= add_ln84_4_fu_1165_p2(50 downto 25);
    trunc_ln84_9_fu_1269_p1 <= arr_fu_1253_p2(26 - 1 downto 0);
    trunc_ln84_fu_1161_p1 <= grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_add17310_out(25 - 1 downto 0);
    trunc_ln84_s_fu_1223_p4 <= add_ln84_5_fu_1199_p2(50 downto 26);
    zext_ln27_1_fu_553_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_9_out;
    zext_ln27_1_fu_553_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln27_1_fu_553_p0),64));
    zext_ln27_fu_549_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln27_reg_1609),64));
    zext_ln30_1_fu_472_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_out),64));
    zext_ln30_fu_467_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln30_fu_461_p2),64));
    zext_ln31_1_fu_481_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_405),64));
    zext_ln31_fu_477_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_8_out;
    zext_ln31_fu_477_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln31_fu_477_p0),64));
    zext_ln59_fu_572_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_4_out),64));
    zext_ln61_1_fu_586_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln61_reg_1693),64));
    zext_ln61_fu_576_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_6_out;
    zext_ln61_fu_576_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln61_fu_576_p0),64));
    zext_ln63_1_fu_624_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln63_fu_619_p2),64));
    zext_ln63_fu_602_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_1_out),64));
    zext_ln65_fu_581_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_405),64));
    zext_ln67_fu_613_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln67_fu_608_p2),64));
    zext_ln68_1_fu_634_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln61_reg_1693),63));
    zext_ln68_2_fu_639_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_5_out;
    zext_ln68_2_fu_639_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln68_2_fu_639_p0),63));
    zext_ln68_fu_630_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_5_out;
    zext_ln70_fu_644_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_405),63));
    zext_ln81_fu_698_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_2_out),64));
    zext_ln82_fu_703_p0 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_arg1_r_7_out;
    zext_ln84_1_fu_897_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_reg_1735),64));
    zext_ln84_2_fu_943_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln84_1_fu_933_p4),64));
    zext_ln84_3_fu_995_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln84_2_fu_985_p4),64));
    zext_ln84_4_fu_1034_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln84_3_fu_1024_p4),64));
    zext_ln84_5_fu_1158_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln84_4_reg_1805),64));
    zext_ln84_6_fu_1181_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln84_5_fu_1171_p4),64));
    zext_ln84_7_fu_1215_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln84_6_fu_1205_p4),64));
    zext_ln84_8_fu_1249_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln84_7_fu_1239_p4),64));
    zext_ln84_9_fu_1289_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln84_8_fu_1279_p4),64));
    zext_ln85_1_fu_1395_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_1385_p4),26));
    zext_ln85_2_fu_1399_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_1385_p4),25));
    zext_ln85_fu_1376_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln84_10_reg_1729),44));
    zext_ln86_1_fu_1426_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_1418_p3),27));
    zext_ln86_2_fu_1430_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln86_1_reg_1821),27));
    zext_ln86_fu_1409_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln85_2_reg_1815),26));
end behav;
