{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1478139376988 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1478139376989 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 02 22:16:16 2016 " "Processing started: Wed Nov 02 22:16:16 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1478139376989 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1478139376989 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off Project2 -c Project2 " "Command: quartus_drc --read_settings_files=off --write_settings_files=off Project2 -c Project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1478139376989 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Design Assistant" 0 -1 1478139378572 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project2.sdc " "Synopsys Design Constraints File file not found: 'Project2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1478139378576 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1478139378576 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux1~0  from: dataf  to: combout " "Cell: control\|Mux1~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478139378593 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux2~0  from: dataa  to: combout " "Cell: control\|Mux2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478139378593 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux2~0  from: datac  to: combout " "Cell: control\|Mux2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478139378593 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux2~3  from: datac  to: combout " "Cell: control\|Mux2~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478139378593 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux2~3  from: datae  to: combout " "Cell: control\|Mux2~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478139378593 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux3~0  from: dataa  to: combout " "Cell: control\|Mux3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478139378593 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux3~0  from: datab  to: combout " "Cell: control\|Mux3~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478139378593 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux3~0  from: datac  to: combout " "Cell: control\|Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478139378593 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux3~0  from: datad  to: combout " "Cell: control\|Mux3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478139378593 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux3~0  from: dataf  to: combout " "Cell: control\|Mux3~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478139378593 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux4~0  from: dataa  to: combout " "Cell: control\|Mux4~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478139378593 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux4~0  from: datab  to: combout " "Cell: control\|Mux4~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478139378593 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux4~0  from: datac  to: combout " "Cell: control\|Mux4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478139378593 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux4~0  from: datae  to: combout " "Cell: control\|Mux4~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478139378593 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux4~0  from: dataf  to: combout " "Cell: control\|Mux4~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478139378593 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr0~0  from: datab  to: combout " "Cell: control\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478139378593 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr3~0  from: datab  to: combout " "Cell: control\|WideOr3~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478139378593 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr3~0  from: datac  to: combout " "Cell: control\|WideOr3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478139378593 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr3~0  from: datad  to: combout " "Cell: control\|WideOr3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478139378593 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr3~0  from: dataf  to: combout " "Cell: control\|WideOr3~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478139378593 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr4~0  from: datab  to: combout " "Cell: control\|WideOr4~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478139378593 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr4~0  from: datac  to: combout " "Cell: control\|WideOr4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478139378593 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr4~0  from: datad  to: combout " "Cell: control\|WideOr4~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478139378593 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr4~0  from: dataf  to: combout " "Cell: control\|WideOr4~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478139378593 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr7~0  from: dataa  to: combout " "Cell: control\|WideOr7~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478139378593 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr7~0  from: datac  to: combout " "Cell: control\|WideOr7~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478139378593 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr7~0  from: datad  to: combout " "Cell: control\|WideOr7~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478139378593 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr7~0  from: dataf  to: combout " "Cell: control\|WideOr7~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478139378593 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr8~0  from: dataa  to: combout " "Cell: control\|WideOr8~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478139378593 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr8~0  from: datac  to: combout " "Cell: control\|WideOr8~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478139378593 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr8~0  from: datad  to: combout " "Cell: control\|WideOr8~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478139378593 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr8~0  from: dataf  to: combout " "Cell: control\|WideOr8~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478139378593 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1478139378593 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1478139378605 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1478139378606 ""}
{ "Critical Warning" "WDRC_UNIDENTIFIED_LATCH" "Rule A108: Design should not contain latches 1 " "(High) Rule A108: Design should not contain latches. Found 1 latch(es) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ALU:mainALU\|compcalc " "Node  \"ALU:mainALU\|compcalc\"" {  } { { "ALU.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ALU.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 340 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139378991 ""}  } {  } 1 308055 "(High) %1!s!. Found %2!d! latch(es) related to this rule." 0 0 "Design Assistant" 0 -1 1478139378991 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 1 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 1 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " ClockDivider:clk_divider\|clk " "Node  \"ClockDivider:clk_divider\|clk\"" {  } { { "ClockDivider.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ClockDivider.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 503 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139378993 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1478139378993 ""}
{ "Warning" "WDRC_MIXED_CLK_EDGE" "Rule C106: Clock signal source should not drive registers triggered by different clock edges 1 " "(Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " ClockDivider:clk_divider\|clk " "Node  \"ClockDivider:clk_divider\|clk\"" {  } { { "ClockDivider.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ClockDivider.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 503 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379003 ""}  } {  } 0 308022 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1478139379003 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 47 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 47 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " ClockDivider:clk_divider\|clk~CLKENA0 " "Node  \"ClockDivider:clk_divider\|clk~CLKENA0\"" {  } { { "ClockDivider.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ClockDivider.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 3357 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379004 ""} { "Info" "IDRC_NODES_INFO" " ClockDivider:clk_divider\|Equal0~6 " "Node  \"ClockDivider:clk_divider\|Equal0~6\"" {  } { { "ClockDivider.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ClockDivider.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 2066 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379004 ""} { "Info" "IDRC_NODES_INFO" " CLOCK_50~inputCLKENA0 " "Node  \"CLOCK_50~inputCLKENA0\"" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 3358 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379004 ""} { "Info" "IDRC_NODES_INFO" " RegFile:registerFile\|data~879 " "Node  \"RegFile:registerFile\|data~879\"" {  } { { "RegFile.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/RegFile.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 2059 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379004 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[7\] " "Node  \"Register:pc\|dataOut\[7\]\"" {  } { { "Register.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 443 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379004 ""} { "Info" "IDRC_NODES_INFO" " Controller:control\|Mux4~0 " "Node  \"Controller:control\|Mux4~0\"" {  } { { "Controller.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Controller.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 2719 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379004 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[8\] " "Node  \"Register:pc\|dataOut\[8\]\"" {  } { { "Register.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 444 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379004 ""} { "Info" "IDRC_NODES_INFO" " InstMemory:instMem\|data~0 " "Node  \"InstMemory:instMem\|data~0\"" {  } { { "InstMemory.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/InstMemory.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 1164 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379004 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[12\] " "Node  \"Register:pc\|dataOut\[12\]\"" {  } { { "Register.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 448 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379004 ""} { "Info" "IDRC_NODES_INFO" " Controller:control\|Decoder1~1 " "Node  \"Controller:control\|Decoder1~1\"" {  } { { "Controller.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Controller.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 1319 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379004 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[6\] " "Node  \"Register:pc\|dataOut\[6\]\"" {  } { { "Register.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 442 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379004 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[3\] " "Node  \"Register:pc\|dataOut\[3\]\"" {  } { { "Register.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 439 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379004 ""} { "Info" "IDRC_NODES_INFO" " ALU:mainALU\|Mux26~0 " "Node  \"ALU:mainALU\|Mux26~0\"" {  } { { "ALU.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ALU.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 1392 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379004 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[2\] " "Node  \"Register:pc\|dataOut\[2\]\"" {  } { { "Register.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 438 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379004 ""} { "Info" "IDRC_NODES_INFO" " RegFile:registerFile\|data~878 " "Node  \"RegFile:registerFile\|data~878\"" {  } { { "RegFile.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/RegFile.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 2058 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379004 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[5\] " "Node  \"Register:pc\|dataOut\[5\]\"" {  } { { "Register.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 441 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379004 ""} { "Info" "IDRC_NODES_INFO" " Controller:control\|Mux3~0 " "Node  \"Controller:control\|Mux3~0\"" {  } { { "Controller.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Controller.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 2720 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379004 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[4\] " "Node  \"Register:pc\|dataOut\[4\]\"" {  } { { "Register.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 440 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379004 ""} { "Info" "IDRC_NODES_INFO" " RegFile:registerFile\|data~871 " "Node  \"RegFile:registerFile\|data~871\"" {  } { { "RegFile.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/RegFile.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 2051 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379004 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[9\] " "Node  \"Register:pc\|dataOut\[9\]\"" {  } { { "Register.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 445 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379004 ""} { "Info" "IDRC_NODES_INFO" " RegFile:registerFile\|data~866 " "Node  \"RegFile:registerFile\|data~866\"" {  } { { "RegFile.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/RegFile.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 2046 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379004 ""} { "Info" "IDRC_NODES_INFO" " Controller:control\|WideOr12~0 " "Node  \"Controller:control\|WideOr12~0\"" {  } { { "Controller.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Controller.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 1324 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379004 ""} { "Info" "IDRC_NODES_INFO" " Controller:control\|Mux8~2 " "Node  \"Controller:control\|Mux8~2\"" {  } { { "Controller.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Controller.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 1301 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379004 ""} { "Info" "IDRC_NODES_INFO" " RegFile:registerFile\|data~864 " "Node  \"RegFile:registerFile\|data~864\"" {  } { { "RegFile.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/RegFile.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 2044 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379004 ""} { "Info" "IDRC_NODES_INFO" " ALU:mainALU\|Mux4~1 " "Node  \"ALU:mainALU\|Mux4~1\"" {  } { { "ALU.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ALU.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 1359 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379004 ""} { "Info" "IDRC_NODES_INFO" " RegFile:registerFile\|data~877 " "Node  \"RegFile:registerFile\|data~877\"" {  } { { "RegFile.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/RegFile.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 2057 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379004 ""} { "Info" "IDRC_NODES_INFO" " Controller:control\|WideOr12~1 " "Node  \"Controller:control\|WideOr12~1\"" {  } { { "Controller.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Controller.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 1760 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379004 ""} { "Info" "IDRC_NODES_INFO" " RegFile:registerFile\|data~876 " "Node  \"RegFile:registerFile\|data~876\"" {  } { { "RegFile.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/RegFile.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 2056 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379004 ""} { "Info" "IDRC_NODES_INFO" " Controller:control\|Selector0~1 " "Node  \"Controller:control\|Selector0~1\"" {  } { { "Controller.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Controller.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 1317 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379004 ""} { "Info" "IDRC_NODES_INFO" " Controller:control\|Selector1~1 " "Node  \"Controller:control\|Selector1~1\"" {  } { { "Controller.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Controller.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 1315 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379004 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1478139379004 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1478139379004 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " ClockDivider:clk_divider\|clk~CLKENA0 " "Node  \"ClockDivider:clk_divider\|clk~CLKENA0\"" {  } { { "ClockDivider.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ClockDivider.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 3357 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379009 ""} { "Info" "IDRC_NODES_INFO" " Multiplexer:alumux\|Mux25~0 " "Node  \"Multiplexer:alumux\|Mux25~0\"" {  } { { "Multiplexer.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Multiplexer.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 1321 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379009 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[5\] " "Node  \"Register:pc\|dataOut\[5\]\"" {  } { { "Register.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 441 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379009 ""} { "Info" "IDRC_NODES_INFO" " Controller:control\|WideOr12~0 " "Node  \"Controller:control\|WideOr12~0\"" {  } { { "Controller.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Controller.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 1324 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379009 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[3\] " "Node  \"Register:pc\|dataOut\[3\]\"" {  } { { "Register.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 439 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379009 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[4\] " "Node  \"Register:pc\|dataOut\[4\]\"" {  } { { "Register.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 440 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379009 ""} { "Info" "IDRC_NODES_INFO" " Controller:control\|Decoder1~1 " "Node  \"Controller:control\|Decoder1~1\"" {  } { { "Controller.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Controller.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 1319 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379009 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[2\] " "Node  \"Register:pc\|dataOut\[2\]\"" {  } { { "Register.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 438 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379009 ""} { "Info" "IDRC_NODES_INFO" " Controller:control\|Selector3~2 " "Node  \"Controller:control\|Selector3~2\"" {  } { { "Controller.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Controller.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 1307 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379009 ""} { "Info" "IDRC_NODES_INFO" " Controller:control\|Selector2~3 " "Node  \"Controller:control\|Selector2~3\"" {  } { { "Controller.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Controller.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 1309 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379009 ""} { "Info" "IDRC_NODES_INFO" " Controller:control\|Mux8~2 " "Node  \"Controller:control\|Mux8~2\"" {  } { { "Controller.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Controller.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 1301 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379009 ""} { "Info" "IDRC_NODES_INFO" " Controller:control\|Mux5~0 " "Node  \"Controller:control\|Mux5~0\"" {  } { { "Controller.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Controller.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 1296 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379009 ""} { "Info" "IDRC_NODES_INFO" " Controller:control\|Mux6~0 " "Node  \"Controller:control\|Mux6~0\"" {  } { { "Controller.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Controller.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 1295 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379009 ""} { "Info" "IDRC_NODES_INFO" " Controller:control\|Selector0~1 " "Node  \"Controller:control\|Selector0~1\"" {  } { { "Controller.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Controller.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 1317 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379009 ""} { "Info" "IDRC_NODES_INFO" " Controller:control\|Mux7~0 " "Node  \"Controller:control\|Mux7~0\"" {  } { { "Controller.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Controller.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 1302 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379009 ""} { "Info" "IDRC_NODES_INFO" " Controller:control\|Selector1~1 " "Node  \"Controller:control\|Selector1~1\"" {  } { { "Controller.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Controller.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 1315 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379009 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[6\] " "Node  \"Register:pc\|dataOut\[6\]\"" {  } { { "Register.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 442 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379009 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[7\] " "Node  \"Register:pc\|dataOut\[7\]\"" {  } { { "Register.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 443 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379009 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[8\] " "Node  \"Register:pc\|dataOut\[8\]\"" {  } { { "Register.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 444 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379009 ""} { "Info" "IDRC_NODES_INFO" " Controller:control\|Mux3~0 " "Node  \"Controller:control\|Mux3~0\"" {  } { { "Controller.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Controller.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 2720 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379009 ""} { "Info" "IDRC_NODES_INFO" " Controller:control\|Mux4~0 " "Node  \"Controller:control\|Mux4~0\"" {  } { { "Controller.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Controller.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 2719 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379009 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[12\] " "Node  \"Register:pc\|dataOut\[12\]\"" {  } { { "Register.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 448 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379009 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[9\] " "Node  \"Register:pc\|dataOut\[9\]\"" {  } { { "Register.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 445 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379009 ""} { "Info" "IDRC_NODES_INFO" " InstMemory:instMem\|data~0 " "Node  \"InstMemory:instMem\|data~0\"" {  } { { "InstMemory.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/InstMemory.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 1164 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379009 ""} { "Info" "IDRC_NODES_INFO" " InstMemory:instMem\|data~67 " "Node  \"InstMemory:instMem\|data~67\"" {  } { { "InstMemory.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/InstMemory.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 1231 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379009 ""} { "Info" "IDRC_NODES_INFO" " ALU:mainALU\|Mux4~1 " "Node  \"ALU:mainALU\|Mux4~1\"" {  } { { "ALU.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ALU.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 1359 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379009 ""} { "Info" "IDRC_NODES_INFO" " ClockDivider:clk_divider\|Equal0~6 " "Node  \"ClockDivider:clk_divider\|Equal0~6\"" {  } { { "ClockDivider.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ClockDivider.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 2066 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379009 ""} { "Info" "IDRC_NODES_INFO" " RegFile:registerFile\|data~871 " "Node  \"RegFile:registerFile\|data~871\"" {  } { { "RegFile.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/RegFile.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 2051 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379009 ""} { "Info" "IDRC_NODES_INFO" " RegFile:registerFile\|data~868 " "Node  \"RegFile:registerFile\|data~868\"" {  } { { "RegFile.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/RegFile.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 2048 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379009 ""} { "Info" "IDRC_NODES_INFO" " CLOCK_50~inputCLKENA0 " "Node  \"CLOCK_50~inputCLKENA0\"" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 3358 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478139379009 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1478139379009 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1478139379009 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "97 3 " "Design Assistant information: finished post-fitting analysis of current design -- generated 97 information messages and 3 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1478139379012 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "516 " "Peak virtual memory: 516 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1478139379197 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 02 22:16:19 2016 " "Processing ended: Wed Nov 02 22:16:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1478139379197 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1478139379197 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1478139379197 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1478139379197 ""}
