Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Apr 15 14:28:17 2019
| Host         : correlator2.fnal.gov running 64-bit Scientific Linux release 7.6 (Nitrogen)
| Command      : report_methodology -file ctp7_top_methodology_drc_routed.rpt -pb ctp7_top_methodology_drc_routed.pb -rpx ctp7_top_methodology_drc_routed.rpx
| Design       : ctp7_top
| Device       : xc7vx690tffg1927-2
| Speed File   : -2
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 247
+-----------+----------+--------------------------------------------------------+------------+
| Rule      | Severity | Description                                            | Violations |
+-----------+----------+--------------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                           | 5          |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain        | 16         |
| TIMING-6  | Warning  | No common primary clock between related clocks         | 5          |
| TIMING-7  | Warning  | No common node between related clocks                  | 5          |
| TIMING-8  | Warning  | No common period between related clocks                | 1          |
| TIMING-9  | Warning  | Unknown CDC Logic                                      | 1          |
| TIMING-16 | Warning  | Large setup violation                                  | 116        |
| TIMING-18 | Warning  | Missing input or output delay                          | 20         |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects            | 74         |
| XDCC-1    | Warning  | Scoped Clock constraint overwritten with the same name | 2          |
| XDCC-7    | Warning  | Scoped Clock constraint overwritten on the same source | 2          |
+-----------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/sync_reset_out_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/sync_reset_flop_reg[0]/PRE, i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/sync_reset_flop_reg[1]/PRE, i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/sync_reset_flop_reg[2]/PRE, i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/sync_reset_flop_reg[3]/PRE, i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/sync_reset_flop_reg[4]/PRE, i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/sync_reset_flop_reg[5]/PRE, i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/sync_reset_flop_reg[6]/PRE, i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/sync_reset_flop_reg[7]/PRE, i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X66Y287 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X64Y288 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X65Y289 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X65Y287 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X69Y288 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X68Y286 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X68Y288 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12] in site SLICE_X66Y283 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20] in site SLICE_X66Y282 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4] in site SLICE_X66Y284 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10] in site SLICE_X69Y291 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2] in site SLICE_X69Y292 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#13 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0] in site SLICE_X70Y282 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#14 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X70Y283 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#15 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X71Y281 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#16 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X71Y285 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK and clk_ttc120_out_ttc_mmcm are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK] -to [get_clocks clk_ttc120_out_ttc_mmcm]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks GEM_style_source_links.i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK and clk_ttc120_out_ttc_mmcm are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks GEM_style_source_links.i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK] -to [get_clocks clk_ttc120_out_ttc_mmcm]
Related violations: <none>

TIMING-6#3 Warning
No common primary clock between related clocks  
The clocks GEM_style_source_links.i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK and clk_ttc120_out_ttc_mmcm are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks GEM_style_source_links.i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK] -to [get_clocks clk_ttc120_out_ttc_mmcm]
Related violations: <none>

TIMING-6#4 Warning
No common primary clock between related clocks  
The clocks GEM_style_source_links.i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK and clk_ttc120_out_ttc_mmcm are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks GEM_style_source_links.i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK] -to [get_clocks clk_ttc120_out_ttc_mmcm]
Related violations: <none>

TIMING-6#5 Warning
No common primary clock between related clocks  
The clocks clk_out3_v7_bd_clk_wiz_0_0 and clk_ttc120_out_ttc_mmcm are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out3_v7_bd_clk_wiz_0_0] -to [get_clocks clk_ttc120_out_ttc_mmcm]
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK and clk_ttc120_out_ttc_mmcm are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK] -to [get_clocks clk_ttc120_out_ttc_mmcm]
Related violations: <none>

TIMING-7#2 Warning
No common node between related clocks  
The clocks GEM_style_source_links.i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK and clk_ttc120_out_ttc_mmcm are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks GEM_style_source_links.i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK] -to [get_clocks clk_ttc120_out_ttc_mmcm]
Related violations: <none>

TIMING-7#3 Warning
No common node between related clocks  
The clocks GEM_style_source_links.i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK and clk_ttc120_out_ttc_mmcm are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks GEM_style_source_links.i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK] -to [get_clocks clk_ttc120_out_ttc_mmcm]
Related violations: <none>

TIMING-7#4 Warning
No common node between related clocks  
The clocks GEM_style_source_links.i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK and clk_ttc120_out_ttc_mmcm are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks GEM_style_source_links.i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK] -to [get_clocks clk_ttc120_out_ttc_mmcm]
Related violations: <none>

TIMING-7#5 Warning
No common node between related clocks  
The clocks clk_out3_v7_bd_clk_wiz_0_0 and clk_ttc120_out_ttc_mmcm are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out3_v7_bd_clk_wiz_0_0] -to [get_clocks clk_ttc120_out_ttc_mmcm]
Related violations: <none>

TIMING-8#1 Warning
No common period between related clocks  
The clocks clk_out3_v7_bd_clk_wiz_0_0 and clk_ttc120_out_ttc_mmcm are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -5.029 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][59]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -5.029 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][61]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -5.076 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][34]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -5.108 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][60]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -5.113 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][58]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -5.120 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][10]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -5.122 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][56]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -5.124 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][14]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -5.146 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][28]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -5.195 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][18]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -5.196 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][15]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -5.210 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][57]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -5.211 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][12]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -5.221 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][13]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -5.222 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][11]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -5.444 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][35]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -5.448 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][55]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -5.456 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][36]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -5.465 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][38]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -5.479 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][41]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -5.480 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][16]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -5.520 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][32]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -5.530 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][37]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -5.533 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][31]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -5.538 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][24]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -5.539 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][39]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -5.540 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][40]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -5.544 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][54]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -5.551 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][45]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -5.553 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][20]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -5.553 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][23]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -5.554 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][22]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -5.556 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][33]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -5.558 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][19]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -5.558 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][21]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -5.563 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][30]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -5.567 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][43]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -5.567 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][46]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -5.579 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][47]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -5.604 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][44]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -5.605 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][29]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -5.608 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][26]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -5.609 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][49]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -5.622 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][25]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -5.658 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][48]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -5.671 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][42]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -5.819 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][17]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -5.834 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][27]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -5.979 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][51]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -6.152 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][53]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -6.156 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][52]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -6.183 ns between GEM_style_source_links.i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXUSRCLK2 (clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][50]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -8.206 ns between U_AxiVersion/r_reg[scratchPad][21]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][147]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -8.245 ns between U_AxiVersion/r_reg[scratchPad][10]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][136]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -8.246 ns between U_AxiVersion/r_reg[scratchPad][23]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][149]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -8.247 ns between U_AxiVersion/r_reg[scratchPad][17]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][143]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -8.275 ns between U_AxiVersion/r_reg[scratchPad][28]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][90]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -8.277 ns between U_AxiVersion/r_reg[scratchPad][25]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][151]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -8.279 ns between U_AxiVersion/r_reg[scratchPad][26]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][152]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -8.279 ns between U_AxiVersion/r_reg[scratchPad][29]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][155]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -8.279 ns between U_AxiVersion/r_reg[scratchPad][7]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][133]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -8.280 ns between U_AxiVersion/r_reg[scratchPad][12]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][138]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -8.280 ns between U_AxiVersion/r_reg[scratchPad][28]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][154]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -8.280 ns between U_AxiVersion/r_reg[scratchPad][29]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][91]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -8.281 ns between U_AxiVersion/r_reg[scratchPad][13]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][139]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -8.281 ns between U_AxiVersion/r_reg[scratchPad][1]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][127]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -8.282 ns between U_AxiVersion/r_reg[scratchPad][5]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][67]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -8.283 ns between U_AxiVersion/r_reg[scratchPad][22]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][84]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -8.283 ns between U_AxiVersion/r_reg[scratchPad][26]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][88]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -8.283 ns between U_AxiVersion/r_reg[scratchPad][4]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][66]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -8.283 ns between U_AxiVersion/r_reg[scratchPad][9]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][71]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -8.284 ns between U_AxiVersion/r_reg[scratchPad][19]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][145]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -8.284 ns between U_AxiVersion/r_reg[scratchPad][1]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][63]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -8.284 ns between U_AxiVersion/r_reg[scratchPad][23]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][85]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -8.284 ns between U_AxiVersion/r_reg[scratchPad][3]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][65]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -8.284 ns between U_AxiVersion/r_reg[scratchPad][6]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][132]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -8.285 ns between U_AxiVersion/r_reg[scratchPad][11]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][73]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -8.285 ns between U_AxiVersion/r_reg[scratchPad][27]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][89]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -8.286 ns between U_AxiVersion/r_reg[scratchPad][12]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][74]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -8.286 ns between U_AxiVersion/r_reg[scratchPad][2]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][128]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -8.287 ns between U_AxiVersion/r_reg[scratchPad][15]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][77]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -8.287 ns between U_AxiVersion/r_reg[scratchPad][16]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][142]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -8.287 ns between U_AxiVersion/r_reg[scratchPad][24]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][86]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -8.287 ns between U_AxiVersion/r_reg[scratchPad][25]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][87]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -8.288 ns between U_AxiVersion/r_reg[scratchPad][13]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][75]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -8.288 ns between U_AxiVersion/r_reg[scratchPad][31]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][157]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -8.288 ns between U_AxiVersion/r_reg[scratchPad][31]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][93]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -8.288 ns between U_AxiVersion/r_reg[scratchPad][8]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][134]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -8.290 ns between U_AxiVersion/r_reg[scratchPad][0]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][126]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -8.290 ns between U_AxiVersion/r_reg[scratchPad][19]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][81]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -8.290 ns between U_AxiVersion/r_reg[scratchPad][24]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][150]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -8.291 ns between U_AxiVersion/r_reg[scratchPad][10]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][72]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -8.291 ns between U_AxiVersion/r_reg[scratchPad][16]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][78]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -8.291 ns between U_AxiVersion/r_reg[scratchPad][5]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][131]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -8.291 ns between U_AxiVersion/r_reg[scratchPad][7]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][69]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -8.292 ns between U_AxiVersion/r_reg[scratchPad][18]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][80]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -8.292 ns between U_AxiVersion/r_reg[scratchPad][27]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][153]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -8.293 ns between U_AxiVersion/r_reg[scratchPad][17]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][79]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -8.293 ns between U_AxiVersion/r_reg[scratchPad][20]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][82]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -8.293 ns between U_AxiVersion/r_reg[scratchPad][30]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][92]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -8.293 ns between U_AxiVersion/r_reg[scratchPad][9]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][135]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -8.294 ns between U_AxiVersion/r_reg[scratchPad][21]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][83]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -8.294 ns between U_AxiVersion/r_reg[scratchPad][6]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][68]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -8.295 ns between U_AxiVersion/r_reg[scratchPad][14]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][76]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -8.295 ns between U_AxiVersion/r_reg[scratchPad][3]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][129]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -8.296 ns between U_AxiVersion/r_reg[scratchPad][0]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][62]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -8.299 ns between U_AxiVersion/r_reg[scratchPad][18]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][144]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -8.301 ns between U_AxiVersion/r_reg[scratchPad][4]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][130]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -8.324 ns between U_AxiVersion/r_reg[scratchPad][8]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][70]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -8.325 ns between U_AxiVersion/r_reg[scratchPad][15]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][141]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -8.333 ns between U_AxiVersion/r_reg[scratchPad][30]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][156]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -8.337 ns between U_AxiVersion/r_reg[scratchPad][22]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][148]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -8.347 ns between U_AxiVersion/r_reg[scratchPad][11]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][137]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -8.369 ns between U_AxiVersion/r_reg[scratchPad][20]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][146]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -8.374 ns between U_AxiVersion/r_reg[scratchPad][2]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][64]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -8.376 ns between U_AxiVersion/r_reg[scratchPad][14]/C (clocked by clk_out3_v7_bd_clk_wiz_0_0) and u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][140]/D (clocked by clk_ttc120_out_ttc_mmcm). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ttc_data_n_i relative to clock(s) clk_40_ttc_p_i
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ttc_data_p_i relative to clock(s) clk_40_ttc_p_i
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_clk relative to clock(s) axi_c2c_selio_rx_clk_in
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[0] relative to clock(s) axi_c2c_selio_rx_clk_in
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[10] relative to clock(s) axi_c2c_selio_rx_clk_in
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[11] relative to clock(s) axi_c2c_selio_rx_clk_in
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[12] relative to clock(s) axi_c2c_selio_rx_clk_in
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[13] relative to clock(s) axi_c2c_selio_rx_clk_in
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[14] relative to clock(s) axi_c2c_selio_rx_clk_in
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[15] relative to clock(s) axi_c2c_selio_rx_clk_in
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[16] relative to clock(s) axi_c2c_selio_rx_clk_in
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[1] relative to clock(s) axi_c2c_selio_rx_clk_in
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[2] relative to clock(s) axi_c2c_selio_rx_clk_in
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[3] relative to clock(s) axi_c2c_selio_rx_clk_in
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[4] relative to clock(s) axi_c2c_selio_rx_clk_in
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[5] relative to clock(s) axi_c2c_selio_rx_clk_in
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[6] relative to clock(s) axi_c2c_selio_rx_clk_in
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[7] relative to clock(s) axi_c2c_selio_rx_clk_in
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[8] relative to clock(s) axi_c2c_selio_rx_clk_in
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_v7_to_zynq_data[9] relative to clock(s) axi_c2c_selio_rx_clk_in
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter {NAME =~*axi_lite_slave_gen.reset_sync_lite_slv/sync_reset_out_reg/C}]' of constraint 'set_max_delay' uses inefficient query to find pin objects (see constraint position '117' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0_clocks.xdc (Line: 19)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~*axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/fifo_reset_reg/PRE}]' of constraint 'set_max_delay' uses inefficient query to find pin objects (see constraint position '117' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0_clocks.xdc (Line: 19)
Related violations: <none>

XDCB-5#3 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[0].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '43' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 249)
Related violations: <none>

XDCB-5#4 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[0].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '42' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 248)
Related violations: <none>

XDCB-5#5 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[10].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '63' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 289)
Related violations: <none>

XDCB-5#6 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[10].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '62' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 288)
Related violations: <none>

XDCB-5#7 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[11].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '65' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 293)
Related violations: <none>

XDCB-5#8 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[11].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '64' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 292)
Related violations: <none>

XDCB-5#9 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[12].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '67' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 299)
Related violations: <none>

XDCB-5#10 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[12].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '66' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 298)
Related violations: <none>

XDCB-5#11 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[13].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '69' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 303)
Related violations: <none>

XDCB-5#12 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[13].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '68' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 302)
Related violations: <none>

XDCB-5#13 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[14].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '71' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 307)
Related violations: <none>

XDCB-5#14 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[14].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '70' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 306)
Related violations: <none>

XDCB-5#15 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[15].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '73' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 311)
Related violations: <none>

XDCB-5#16 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[15].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '72' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 310)
Related violations: <none>

XDCB-5#17 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[16].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '75' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 315)
Related violations: <none>

XDCB-5#18 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[16].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '74' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 314)
Related violations: <none>

XDCB-5#19 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[17].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '77' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 319)
Related violations: <none>

XDCB-5#20 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[17].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '76' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 318)
Related violations: <none>

XDCB-5#21 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[18].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '79' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 323)
Related violations: <none>

XDCB-5#22 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[18].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '78' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 322)
Related violations: <none>

XDCB-5#23 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[19].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '81' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 327)
Related violations: <none>

XDCB-5#24 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[19].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '80' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 326)
Related violations: <none>

XDCB-5#25 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[1].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '45' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 253)
Related violations: <none>

XDCB-5#26 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[1].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '44' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 252)
Related violations: <none>

XDCB-5#27 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[20].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '83' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 331)
Related violations: <none>

XDCB-5#28 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[20].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '82' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 330)
Related violations: <none>

XDCB-5#29 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[21].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '85' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 335)
Related violations: <none>

XDCB-5#30 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[21].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '84' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 334)
Related violations: <none>

XDCB-5#31 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[22].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '87' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 339)
Related violations: <none>

XDCB-5#32 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[22].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '86' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 338)
Related violations: <none>

XDCB-5#33 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[23].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '89' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 343)
Related violations: <none>

XDCB-5#34 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[23].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '88' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 342)
Related violations: <none>

XDCB-5#35 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[24].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '91' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 350)
Related violations: <none>

XDCB-5#36 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[24].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '90' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 349)
Related violations: <none>

XDCB-5#37 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[25].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '93' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 354)
Related violations: <none>

XDCB-5#38 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[25].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '92' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 353)
Related violations: <none>

XDCB-5#39 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[26].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '95' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 358)
Related violations: <none>

XDCB-5#40 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[26].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '94' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 357)
Related violations: <none>

XDCB-5#41 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[27].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '97' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 362)
Related violations: <none>

XDCB-5#42 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[27].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '96' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 361)
Related violations: <none>

XDCB-5#43 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[28].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '99' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 366)
Related violations: <none>

XDCB-5#44 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[28].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '98' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 365)
Related violations: <none>

XDCB-5#45 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[29].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '101' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 370)
Related violations: <none>

XDCB-5#46 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[29].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '100' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 369)
Related violations: <none>

XDCB-5#47 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[2].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '47' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 257)
Related violations: <none>

XDCB-5#48 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[2].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '46' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 256)
Related violations: <none>

XDCB-5#49 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[30].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '103' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 374)
Related violations: <none>

XDCB-5#50 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[30].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '102' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 373)
Related violations: <none>

XDCB-5#51 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[31].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '105' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 378)
Related violations: <none>

XDCB-5#52 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[31].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '104' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 377)
Related violations: <none>

XDCB-5#53 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[32].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '107' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 382)
Related violations: <none>

XDCB-5#54 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[32].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '106' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 381)
Related violations: <none>

XDCB-5#55 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[33].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '109' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 386)
Related violations: <none>

XDCB-5#56 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[33].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '108' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 385)
Related violations: <none>

XDCB-5#57 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[34].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '111' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 390)
Related violations: <none>

XDCB-5#58 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[34].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '110' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 389)
Related violations: <none>

XDCB-5#59 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[35].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '113' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 394)
Related violations: <none>

XDCB-5#60 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[35].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '112' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 393)
Related violations: <none>

XDCB-5#61 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[3].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '49' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 261)
Related violations: <none>

XDCB-5#62 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[3].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '48' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 260)
Related violations: <none>

XDCB-5#63 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[4].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '51' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 265)
Related violations: <none>

XDCB-5#64 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[4].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '50' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 264)
Related violations: <none>

XDCB-5#65 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[5].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '53' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 269)
Related violations: <none>

XDCB-5#66 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[5].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '52' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 268)
Related violations: <none>

XDCB-5#67 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[6].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '55' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 273)
Related violations: <none>

XDCB-5#68 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[6].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '54' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 272)
Related violations: <none>

XDCB-5#69 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[7].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '57' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 277)
Related violations: <none>

XDCB-5#70 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[7].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '56' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 276)
Related violations: <none>

XDCB-5#71 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[8].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '59' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 281)
Related violations: <none>

XDCB-5#72 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[8].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '58' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 280)
Related violations: <none>

XDCB-5#73 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[9].gen_gth_*/i_gthe2*RXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '61' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 285)
Related violations: <none>

XDCB-5#74 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {name=~*/gen_gth_single[9].gen_gth_*/i_gthe2*TXOUTCLK}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '60' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 284)
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 24.691 -name clk_40_ttc_p_i [get_ports clk_40_ttc_p_i] (Source: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 39))
Previous: create_clock -period 25.000 [get_ports clk_40_ttc_p_i] (Source: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/ttc_mmcm/ip/ttc_mmcm/ttc_mmcm.xdc (Line: 56))
Related violations: <none>

XDCC-1#2 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 5.000 -name clk_200_diff_in_clk_p [get_ports clk_200_diff_in_clk_p] (Source: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 7))
Previous: create_clock -period 5.000 [get_ports clk_200_diff_in_clk_p] (Source: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.xdc (Line: 56))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 24.691 -name clk_40_ttc_p_i [get_ports clk_40_ttc_p_i] (Source: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 39))
Previous: create_clock -period 25.000 [get_ports clk_40_ttc_p_i] (Source: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/ttc_mmcm/ip/ttc_mmcm/ttc_mmcm.xdc (Line: 56))
Related violations: <none>

XDCC-7#2 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 5.000 -name clk_200_diff_in_clk_p [get_ports clk_200_diff_in_clk_p] (Source: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc (Line: 7))
Previous: create_clock -period 5.000 [get_ports clk_200_diff_in_clk_p] (Source: /data/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.xdc (Line: 56))
Related violations: <none>


