#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x16e3490 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x16bf160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1709a40 .functor NOT 1, L_0x170c730, C4<0>, C4<0>, C4<0>;
L_0x170c4c0 .functor XOR 5, L_0x170c380, L_0x170c420, C4<00000>, C4<00000>;
L_0x170c620 .functor XOR 5, L_0x170c4c0, L_0x170c580, C4<00000>, C4<00000>;
v0x1708dc0_0 .net *"_ivl_10", 4 0, L_0x170c580;  1 drivers
v0x1708ec0_0 .net *"_ivl_12", 4 0, L_0x170c620;  1 drivers
v0x1708fa0_0 .net *"_ivl_2", 4 0, L_0x170c2e0;  1 drivers
v0x1709060_0 .net *"_ivl_4", 4 0, L_0x170c380;  1 drivers
v0x1709140_0 .net *"_ivl_6", 4 0, L_0x170c420;  1 drivers
v0x1709270_0 .net *"_ivl_8", 4 0, L_0x170c4c0;  1 drivers
v0x1709350_0 .var "clk", 0 0;
v0x17093f0_0 .var/2u "stats1", 159 0;
v0x17094b0_0 .var/2u "strobe", 0 0;
v0x1709600_0 .net "sum_dut", 4 0, L_0x170c090;  1 drivers
v0x17096c0_0 .net "sum_ref", 4 0, L_0x1709de0;  1 drivers
v0x1709760_0 .net "tb_match", 0 0, L_0x170c730;  1 drivers
v0x1709800_0 .net "tb_mismatch", 0 0, L_0x1709a40;  1 drivers
v0x17098c0_0 .net "x", 3 0, v0x17050b0_0;  1 drivers
v0x1709980_0 .net "y", 3 0, v0x1705170_0;  1 drivers
L_0x170c2e0 .concat [ 5 0 0 0], L_0x1709de0;
L_0x170c380 .concat [ 5 0 0 0], L_0x1709de0;
L_0x170c420 .concat [ 5 0 0 0], L_0x170c090;
L_0x170c580 .concat [ 5 0 0 0], L_0x1709de0;
L_0x170c730 .cmp/eeq 5, L_0x170c2e0, L_0x170c620;
S_0x16c8f00 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x16bf160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x16cc2d0_0 .net *"_ivl_0", 4 0, L_0x1709ad0;  1 drivers
L_0x7f6b4b5f8018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x16c9a30_0 .net *"_ivl_3", 0 0, L_0x7f6b4b5f8018;  1 drivers
v0x17048a0_0 .net *"_ivl_4", 4 0, L_0x1709c60;  1 drivers
L_0x7f6b4b5f8060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1704960_0 .net *"_ivl_7", 0 0, L_0x7f6b4b5f8060;  1 drivers
v0x1704a40_0 .net "sum", 4 0, L_0x1709de0;  alias, 1 drivers
v0x1704b70_0 .net "x", 3 0, v0x17050b0_0;  alias, 1 drivers
v0x1704c50_0 .net "y", 3 0, v0x1705170_0;  alias, 1 drivers
L_0x1709ad0 .concat [ 4 1 0 0], v0x17050b0_0, L_0x7f6b4b5f8018;
L_0x1709c60 .concat [ 4 1 0 0], v0x1705170_0, L_0x7f6b4b5f8060;
L_0x1709de0 .arith/sum 5, L_0x1709ad0, L_0x1709c60;
S_0x1704db0 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x16bf160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1704fd0_0 .net "clk", 0 0, v0x1709350_0;  1 drivers
v0x17050b0_0 .var "x", 3 0;
v0x1705170_0 .var "y", 3 0;
E_0x16d2950/0 .event negedge, v0x1704fd0_0;
E_0x16d2950/1 .event posedge, v0x1704fd0_0;
E_0x16d2950 .event/or E_0x16d2950/0, E_0x16d2950/1;
S_0x1705250 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x16bf160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
L_0x170c220 .functor BUFZ 1, L_0x170bc00, C4<0>, C4<0>, C4<0>;
v0x1708410_0 .net *"_ivl_30", 0 0, L_0x170c220;  1 drivers
v0x1708510_0 .net "c1", 0 0, L_0x170a440;  1 drivers
v0x17085d0_0 .net "c2", 0 0, L_0x170ac30;  1 drivers
v0x17086c0_0 .net "c3", 0 0, L_0x170b410;  1 drivers
v0x17087b0_0 .net "c4", 0 0, L_0x170bc00;  1 drivers
v0x17088a0_0 .net "sum", 4 0, L_0x170c090;  alias, 1 drivers
v0x1708940_0 .net "x", 3 0, v0x17050b0_0;  alias, 1 drivers
v0x1708a30_0 .net "y", 3 0, v0x1705170_0;  alias, 1 drivers
L_0x170a550 .part v0x17050b0_0, 0, 1;
L_0x170a680 .part v0x1705170_0, 0, 1;
L_0x170ad40 .part v0x17050b0_0, 1, 1;
L_0x170ae70 .part v0x1705170_0, 1, 1;
L_0x170b520 .part v0x17050b0_0, 2, 1;
L_0x170b650 .part v0x1705170_0, 2, 1;
L_0x170bd60 .part v0x17050b0_0, 3, 1;
L_0x170be90 .part v0x1705170_0, 3, 1;
LS_0x170c090_0_0 .concat8 [ 1 1 1 1], L_0x1709f90, L_0x170a8b0, L_0x170b040, L_0x170b830;
LS_0x170c090_0_4 .concat8 [ 1 0 0 0], L_0x170c220;
L_0x170c090 .concat8 [ 4 1 0 0], LS_0x170c090_0_0, LS_0x170c090_0_4;
S_0x1705430 .scope module, "fa0" "full_adder" 4 9, 4 48 0, S_0x1705250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1709e80 .functor XOR 1, L_0x170a550, L_0x170a680, C4<0>, C4<0>;
L_0x7f6b4b5f80a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1709f90 .functor XOR 1, L_0x1709e80, L_0x7f6b4b5f80a8, C4<0>, C4<0>;
L_0x170a050 .functor AND 1, L_0x170a550, L_0x170a680, C4<1>, C4<1>;
L_0x170a190 .functor AND 1, L_0x170a680, L_0x7f6b4b5f80a8, C4<1>, C4<1>;
L_0x170a280 .functor OR 1, L_0x170a050, L_0x170a190, C4<0>, C4<0>;
L_0x170a390 .functor AND 1, L_0x170a550, L_0x7f6b4b5f80a8, C4<1>, C4<1>;
L_0x170a440 .functor OR 1, L_0x170a280, L_0x170a390, C4<0>, C4<0>;
v0x17056c0_0 .net *"_ivl_0", 0 0, L_0x1709e80;  1 drivers
v0x17057c0_0 .net *"_ivl_10", 0 0, L_0x170a390;  1 drivers
v0x17058a0_0 .net *"_ivl_4", 0 0, L_0x170a050;  1 drivers
v0x1705990_0 .net *"_ivl_6", 0 0, L_0x170a190;  1 drivers
v0x1705a70_0 .net *"_ivl_8", 0 0, L_0x170a280;  1 drivers
v0x1705ba0_0 .net "a", 0 0, L_0x170a550;  1 drivers
v0x1705c60_0 .net "b", 0 0, L_0x170a680;  1 drivers
v0x1705d20_0 .net "cin", 0 0, L_0x7f6b4b5f80a8;  1 drivers
v0x1705de0_0 .net "cout", 0 0, L_0x170a440;  alias, 1 drivers
v0x1705ea0_0 .net "sum", 0 0, L_0x1709f90;  1 drivers
S_0x1706000 .scope module, "fa1" "full_adder" 4 18, 4 48 0, S_0x1705250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x170a840 .functor XOR 1, L_0x170ad40, L_0x170ae70, C4<0>, C4<0>;
L_0x170a8b0 .functor XOR 1, L_0x170a840, L_0x170a440, C4<0>, C4<0>;
L_0x170a9b0 .functor AND 1, L_0x170ad40, L_0x170ae70, C4<1>, C4<1>;
L_0x170aa20 .functor AND 1, L_0x170ae70, L_0x170a440, C4<1>, C4<1>;
L_0x170aac0 .functor OR 1, L_0x170a9b0, L_0x170aa20, C4<0>, C4<0>;
L_0x170ab80 .functor AND 1, L_0x170ad40, L_0x170a440, C4<1>, C4<1>;
L_0x170ac30 .functor OR 1, L_0x170aac0, L_0x170ab80, C4<0>, C4<0>;
v0x1706260_0 .net *"_ivl_0", 0 0, L_0x170a840;  1 drivers
v0x1706340_0 .net *"_ivl_10", 0 0, L_0x170ab80;  1 drivers
v0x1706420_0 .net *"_ivl_4", 0 0, L_0x170a9b0;  1 drivers
v0x1706510_0 .net *"_ivl_6", 0 0, L_0x170aa20;  1 drivers
v0x17065f0_0 .net *"_ivl_8", 0 0, L_0x170aac0;  1 drivers
v0x1706720_0 .net "a", 0 0, L_0x170ad40;  1 drivers
v0x17067e0_0 .net "b", 0 0, L_0x170ae70;  1 drivers
v0x17068a0_0 .net "cin", 0 0, L_0x170a440;  alias, 1 drivers
v0x1706940_0 .net "cout", 0 0, L_0x170ac30;  alias, 1 drivers
v0x1706a70_0 .net "sum", 0 0, L_0x170a8b0;  1 drivers
S_0x1706c00 .scope module, "fa2" "full_adder" 4 27, 4 48 0, S_0x1705250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x170afd0 .functor XOR 1, L_0x170b520, L_0x170b650, C4<0>, C4<0>;
L_0x170b040 .functor XOR 1, L_0x170afd0, L_0x170ac30, C4<0>, C4<0>;
L_0x170b140 .functor AND 1, L_0x170b520, L_0x170b650, C4<1>, C4<1>;
L_0x170b1b0 .functor AND 1, L_0x170b650, L_0x170ac30, C4<1>, C4<1>;
L_0x170b250 .functor OR 1, L_0x170b140, L_0x170b1b0, C4<0>, C4<0>;
L_0x170b360 .functor AND 1, L_0x170b520, L_0x170ac30, C4<1>, C4<1>;
L_0x170b410 .functor OR 1, L_0x170b250, L_0x170b360, C4<0>, C4<0>;
v0x1706e70_0 .net *"_ivl_0", 0 0, L_0x170afd0;  1 drivers
v0x1706f50_0 .net *"_ivl_10", 0 0, L_0x170b360;  1 drivers
v0x1707030_0 .net *"_ivl_4", 0 0, L_0x170b140;  1 drivers
v0x1707120_0 .net *"_ivl_6", 0 0, L_0x170b1b0;  1 drivers
v0x1707200_0 .net *"_ivl_8", 0 0, L_0x170b250;  1 drivers
v0x1707330_0 .net "a", 0 0, L_0x170b520;  1 drivers
v0x17073f0_0 .net "b", 0 0, L_0x170b650;  1 drivers
v0x17074b0_0 .net "cin", 0 0, L_0x170ac30;  alias, 1 drivers
v0x1707550_0 .net "cout", 0 0, L_0x170b410;  alias, 1 drivers
v0x1707680_0 .net "sum", 0 0, L_0x170b040;  1 drivers
S_0x1707810 .scope module, "fa3" "full_adder" 4 36, 4 48 0, S_0x1705250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x170b7c0 .functor XOR 1, L_0x170bd60, L_0x170be90, C4<0>, C4<0>;
L_0x170b830 .functor XOR 1, L_0x170b7c0, L_0x170b410, C4<0>, C4<0>;
L_0x170b930 .functor AND 1, L_0x170bd60, L_0x170be90, C4<1>, C4<1>;
L_0x170b9a0 .functor AND 1, L_0x170be90, L_0x170b410, C4<1>, C4<1>;
L_0x170ba40 .functor OR 1, L_0x170b930, L_0x170b9a0, C4<0>, C4<0>;
L_0x170bb50 .functor AND 1, L_0x170bd60, L_0x170b410, C4<1>, C4<1>;
L_0x170bc00 .functor OR 1, L_0x170ba40, L_0x170bb50, C4<0>, C4<0>;
v0x1707a50_0 .net *"_ivl_0", 0 0, L_0x170b7c0;  1 drivers
v0x1707b50_0 .net *"_ivl_10", 0 0, L_0x170bb50;  1 drivers
v0x1707c30_0 .net *"_ivl_4", 0 0, L_0x170b930;  1 drivers
v0x1707d20_0 .net *"_ivl_6", 0 0, L_0x170b9a0;  1 drivers
v0x1707e00_0 .net *"_ivl_8", 0 0, L_0x170ba40;  1 drivers
v0x1707f30_0 .net "a", 0 0, L_0x170bd60;  1 drivers
v0x1707ff0_0 .net "b", 0 0, L_0x170be90;  1 drivers
v0x17080b0_0 .net "cin", 0 0, L_0x170b410;  alias, 1 drivers
v0x1708150_0 .net "cout", 0 0, L_0x170bc00;  alias, 1 drivers
v0x1708280_0 .net "sum", 0 0, L_0x170b830;  1 drivers
S_0x1708bc0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x16bf160;
 .timescale -12 -12;
E_0x16d2e00 .event anyedge, v0x17094b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17094b0_0;
    %nor/r;
    %assign/vec4 v0x17094b0_0, 0;
    %wait E_0x16d2e00;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1704db0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16d2950;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1705170_0, 0;
    %assign/vec4 v0x17050b0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x16bf160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1709350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17094b0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x16bf160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1709350_0;
    %inv;
    %store/vec4 v0x1709350_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x16bf160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1704fd0_0, v0x1709800_0, v0x17098c0_0, v0x1709980_0, v0x17096c0_0, v0x1709600_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x16bf160;
T_5 ;
    %load/vec4 v0x17093f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x17093f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17093f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x17093f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17093f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17093f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17093f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x16bf160;
T_6 ;
    %wait E_0x16d2950;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17093f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17093f0_0, 4, 32;
    %load/vec4 v0x1709760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x17093f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17093f0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17093f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17093f0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x17096c0_0;
    %load/vec4 v0x17096c0_0;
    %load/vec4 v0x1709600_0;
    %xor;
    %load/vec4 v0x17096c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x17093f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17093f0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x17093f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17093f0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/m2014_q4j/iter0/response23/top_module.sv";
