

================================================================
== Vivado HLS Report for 'zeropad2d_cl_ss_ap_fixed_ap_fixed_config21_s'
================================================================
* Date:           Thu Aug 11 23:24:58 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.916 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9358|     9358| 46.790 us | 46.790 us |  9358|  9358|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadTopWidth_L     |      544|      544|         2|          1|          1|   544|    yes   |
        |- PadMain           |     8265|     8265|       551|          -|          -|    15|    no    |
        | + PadMain.1        |       32|       32|         2|          1|          1|    32|    yes   |
        | + CopyMain_L       |      480|      480|         2|          1|          1|   480|    yes   |
        | + PadMain.3        |       32|       32|         2|          1|          1|    32|    yes   |
        |- PadBottomWidth_L  |      544|      544|         2|          1|          1|   544|    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      159|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      236|     -|
|Register             |        -|      -|       78|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       78|      395|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln112_fu_199_p2                |     +    |      0|  0|  10|          10|           1|
    |add_ln121_fu_235_p2                |     +    |      0|  0|   9|           9|           1|
    |add_ln130_fu_259_p2                |     +    |      0|  0|  10|          10|           1|
    |c_1_fu_247_p2                      |     +    |      0|  0|   6|           6|           1|
    |c_fu_223_p2                        |     +    |      0|  0|   6|           6|           1|
    |i_fu_211_p2                        |     +    |      0|  0|   6|           4|           1|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state13_pp3_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state16_pp4_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_pp1_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln112_fu_193_p2               |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln117_fu_205_p2               |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln121_fu_229_p2               |   icmp   |      0|  0|  13|           9|           7|
    |icmp_ln130_fu_253_p2               |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln24_1_fu_241_p2              |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln24_fu_217_p2                |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state10_pp2_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 159|         116|          75|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  56|         13|    1|         13|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1   |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1   |  15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1   |  15|          3|    1|          3|
    |ap_enable_reg_pp4_iter1   |  15|          3|    1|          3|
    |c_0_i22_reg_171           |   9|          2|    6|         12|
    |c_0_i28_reg_149           |   9|          2|    6|         12|
    |data_V_V_blk_n            |   9|          2|    1|          2|
    |i1_0_reg_138              |   9|          2|    4|          8|
    |indvar_flatten11_reg_160  |   9|          2|    9|         18|
    |indvar_flatten23_reg_182  |   9|          2|   10|         20|
    |indvar_flatten_reg_127    |   9|          2|   10|         20|
    |real_start                |   9|          2|    1|          2|
    |res_V_V_blk_n             |   9|          2|    1|          2|
    |res_V_V_din               |  15|          3|   16|         48|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 236|         51|   71|        174|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |  12|   0|   12|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1   |   1|   0|    1|          0|
    |c_0_i22_reg_171           |   6|   0|    6|          0|
    |c_0_i28_reg_149           |   6|   0|    6|          0|
    |i1_0_reg_138              |   4|   0|    4|          0|
    |i_reg_278                 |   4|   0|    4|          0|
    |icmp_ln112_reg_265        |   1|   0|    1|          0|
    |icmp_ln121_reg_292        |   1|   0|    1|          0|
    |icmp_ln130_reg_310        |   1|   0|    1|          0|
    |icmp_ln24_1_reg_301       |   1|   0|    1|          0|
    |icmp_ln24_reg_283         |   1|   0|    1|          0|
    |indvar_flatten11_reg_160  |   9|   0|    9|          0|
    |indvar_flatten23_reg_182  |  10|   0|   10|          0|
    |indvar_flatten_reg_127    |  10|   0|   10|          0|
    |start_once_reg            |   1|   0|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  78|   0|   78|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | zeropad2d_cl_ss<ap_fixed,ap_fixed,config21> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | zeropad2d_cl_ss<ap_fixed,ap_fixed,config21> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | zeropad2d_cl_ss<ap_fixed,ap_fixed,config21> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | zeropad2d_cl_ss<ap_fixed,ap_fixed,config21> | return value |
|ap_done           | out |    1| ap_ctrl_hs | zeropad2d_cl_ss<ap_fixed,ap_fixed,config21> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | zeropad2d_cl_ss<ap_fixed,ap_fixed,config21> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | zeropad2d_cl_ss<ap_fixed,ap_fixed,config21> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | zeropad2d_cl_ss<ap_fixed,ap_fixed,config21> | return value |
|start_out         | out |    1| ap_ctrl_hs | zeropad2d_cl_ss<ap_fixed,ap_fixed,config21> | return value |
|start_write       | out |    1| ap_ctrl_hs | zeropad2d_cl_ss<ap_fixed,ap_fixed,config21> | return value |
|data_V_V_dout     |  in |   16|   ap_fifo  |                   data_V_V                  |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                   data_V_V                  |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                   data_V_V                  |    pointer   |
|res_V_V_din       | out |   16|   ap_fifo  |                   res_V_V                   |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                   res_V_V                   |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                   res_V_V                   |    pointer   |
+------------------+-----+-----+------------+---------------------------------------------+--------------+

