<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2019.1 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="40" Path="/home/vitalyr/projects/learn/Vivado/opening_project/opening_project.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="99be0ea13c544e4b8f418baabfb5c417"/>
    <Option Name="Part" Val="xc7k70tfbg676-2"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirXcelium" Val="$PCACHEDIR/compile_simlib/xcelium"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="ProjectType" Val="Default"/>
    <Option Name="ExampleProject" Val="TRUE"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSAVendor" Val="xilinx"/>
    <Option Name="DSANumComputeUnits" Val="60"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="0"/>
    <Option Name="WTModelSimExportSim" Val="0"/>
    <Option Name="WTQuestaExportSim" Val="0"/>
    <Option Name="WTIesExportSim" Val="0"/>
    <Option Name="WTVcsExportSim" Val="0"/>
    <Option Name="WTRivieraExportSim" Val="0"/>
    <Option Name="WTActivehdlExportSim" Val="0"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="1024"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
    <Option Name="SimTypes" Val="rtl"/>
    <Option Name="SimTypes" Val="bfm"/>
    <Option Name="SimTypes" Val="tlm"/>
    <Option Name="SimTypes" Val="tlm_dpi"/>
    <Option Name="MEMEnableMemoryMapGeneration" Val="TRUE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/imports/Sources/timescale.v">
        <FileInfo SFType="VHeader">
          <Attr Name="IsGlobalInclude" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/timescale.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/FifoBuffer.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/FifoBuffer.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/async_fifo.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/async_fifo.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/clock_generator.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/clock_generator.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/fftTop.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/fftTop.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/mgtTop.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/mgtTop.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_defines.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_defines.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_alu.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_alu.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_cfgr.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_cfgr.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_cpu.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_cpu.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_ctrl.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_ctrl.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_dc_fsm.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_dc_fsm.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_dc_ram.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_dc_ram.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_dc_tag.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_dc_tag.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_dc_top.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_dc_top.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_dmmu_tlb.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_dmmu_tlb.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_dmmu_top.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_dmmu_top.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_dpram_256x32.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_dpram_256x32.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_du.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_du.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_except.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_except.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_freeze.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_freeze.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_genpc.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_genpc.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_gmultp2_32x32.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_gmultp2_32x32.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_ic_fsm.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_ic_fsm.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_ic_ram.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_ic_ram.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_ic_tag.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_ic_tag.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_ic_top.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_ic_top.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_if.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_if.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_immu_tlb.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_immu_tlb.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_immu_top.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_immu_top.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_iwb_biu.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_iwb_biu.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_lsu.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_lsu.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_mem2reg.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_mem2reg.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_mult_mac.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_mult_mac.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_operandmuxes.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_operandmuxes.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_pic.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_pic.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_pm.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_pm.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_qmem_top.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_qmem_top.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_reg2mem.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_reg2mem.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_rf.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_rf.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_rfram_generic.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_rfram_generic.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_sb.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_sb.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_sb_fifo.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_sb_fifo.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_spram_2048x32_bw.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_spram_2048x32_bw.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_spram_512x20.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_spram_512x20.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_spram_64x14.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_spram_64x14.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_spram_64x22.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_spram_64x22.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_spram_64x24.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_spram_64x24.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_sprs.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_sprs.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_top.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_top.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_tt.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_tt.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_wb_biu.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_wb_biu.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/or1200/or1200_wbmux.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200/or1200_wbmux.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/mgt/rocketio_wrapper_tile.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/mgt/rocketio_wrapper_tile.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/mgt/rocketio_wrapper_tile_gt.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_check.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/mgt/rocketio_wrapper_tile_gt_frame_check.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_usrclk_source.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/mgt/rocketio_wrapper_tile_gt_usrclk_source.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/rtlRam.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/rtlRam.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/usbf/usbf_defines.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/usbf/usbf_defines.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/usbf/usbf_crc16.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/usbf/usbf_crc16.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/usbf/usbf_crc5.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/usbf/usbf_crc5.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/usbf/usbf_ep_rf.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/usbf/usbf_ep_rf.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/usbf/usbf_idma.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/usbf/usbf_idma.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/usbf/usbf_mem_arb.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/usbf/usbf_mem_arb.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/usbf/usbf_pa.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/usbf/usbf_pa.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/usbf/usbf_pd.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/usbf/usbf_pd.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/usbf/usbf_pe.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/usbf/usbf_pe.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/usbf/usbf_pl.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/usbf/usbf_pl.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/usbf/usbf_rf.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/usbf/usbf_rf.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/usbf/usbf_top.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/usbf/usbf_top.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/usbf/usbf_utmi_if.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/usbf/usbf_utmi_if.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/usbf/usbf_utmi_ls.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/usbf/usbf_utmi_ls.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/usbf/usbf_wb.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/usbf/usbf_wb.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/wb_conmax/wb_conmax_defines.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/wb_conmax/wb_conmax_defines.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/wb_conmax/wb_conmax_arb.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/wb_conmax/wb_conmax_arb.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/wb_conmax/wb_conmax_master_if.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/wb_conmax/wb_conmax_master_if.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/wb_conmax/wb_conmax_msel.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/wb_conmax/wb_conmax_msel.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/wb_conmax/wb_conmax_pri_dec.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_enc.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/wb_conmax/wb_conmax_pri_enc.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/wb_conmax/wb_conmax_rf.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/wb_conmax/wb_conmax_rf.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/wb_conmax/wb_conmax_slave_if.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/wb_conmax/wb_conmax_top.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/wb_conmax/wb_conmax_top.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/bftLib/bft_package.vhdl">
        <FileInfo>
          <Attr Name="Library" Val="bftLib"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/bftLib/bft_package.vhdl"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/bftLib/core_transform.vhdl">
        <FileInfo>
          <Attr Name="Library" Val="bftLib"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/bftLib/core_transform.vhdl"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/bftLib/round_1.vhdl">
        <FileInfo>
          <Attr Name="Library" Val="bftLib"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/bftLib/round_1.vhdl"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/bftLib/round_2.vhdl">
        <FileInfo>
          <Attr Name="Library" Val="bftLib"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/bftLib/round_2.vhdl"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/bftLib/round_3.vhdl">
        <FileInfo>
          <Attr Name="Library" Val="bftLib"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/bftLib/round_3.vhdl"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/bftLib/round_4.vhdl">
        <FileInfo>
          <Attr Name="Library" Val="bftLib"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/bftLib/round_4.vhdl"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/bft.vhdl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/bft.vhdl"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Sources/top.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/top.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="top"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/kintex7/top.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/kintex7/top.xdc"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/kintex7/top.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <File Path="$PSRCDIR/sim_1/imports/tb/cpu_tb.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/tb/cpu_tb.v"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="test"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="VerilogDir" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources"/>
        <Option Name="VerilogDir" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/bftLib"/>
        <Option Name="VerilogDir" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/mgt"/>
        <Option Name="VerilogDir" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/or1200"/>
        <Option Name="VerilogDir" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/usbf"/>
        <Option Name="VerilogDir" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/wb_conmax"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="utils_1" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
      <Filter Type="Utils"/>
      <Config>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_2" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_2">
      <File Path="$PSRCDIR/constrs_2/imports/kintex7/top_full.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../opt/Xilinx/Vivado/2019.1/data/ced/nonIPI/cpu_hdl/Sources/kintex7/top_full.xdc"/>
          <Attr Name="ImportTime" Val="1569621717"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_2/imports/kintex7/top_full.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="Xcelium">
      <Option Name="Description" Val="Xcelium Parallel Simulator"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7k70tfbg676-2" ConstrsSet="constrs_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="synth_2" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7k70tfbg676-2" ConstrsSet="constrs_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7k70tfbg676-2" ConstrsSet="constrs_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="synth_1" IncludeInArchive="true" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_2" Type="Ft2:EntireDesign" Part="xc7k70tfbg676-2" ConstrsSet="constrs_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_2" IncludeInArchive="true" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
  <Board/>
  <DashboardSummary Version="1" Minor="0">
    <Dashboards>
      <Dashboard Name="default_dashboard">
        <Gadgets>
          <Gadget Name="drc_1" Type="drc" Version="1" Row="2" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_drc_0 "/>
          </Gadget>
          <Gadget Name="methodology_1" Type="methodology" Version="1" Row="2" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_methodology_0 "/>
          </Gadget>
          <Gadget Name="power_1" Type="power" Version="1" Row="1" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_power_0 "/>
          </Gadget>
          <Gadget Name="timing_1" Type="timing" Version="1" Row="0" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_timing_summary_0 "/>
          </Gadget>
          <Gadget Name="utilization_1" Type="utilization" Version="1" Row="0" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="synth_1#synth_1_synth_report_utilization_0 "/>
            <GadgetParam Name="RUN.STEP" Type="string" Value="synth_design"/>
            <GadgetParam Name="RUN.TYPE" Type="string" Value="synthesis"/>
          </Gadget>
          <Gadget Name="utilization_2" Type="utilization" Version="1" Row="1" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_place_report_utilization_0 "/>
          </Gadget>
        </Gadgets>
      </Dashboard>
      <CurrentDashboard>default_dashboard</CurrentDashboard>
    </Dashboards>
  </DashboardSummary>
  <BootPmcSettings Version="1" Minor="0">
    <Parameters>
      <Parameter Name="PMC_CDO.ATTRS.LOADADDR" Value="" Type="string"/>
      <Parameter Name="BOOT.PMC.QSPI_ENABLE" Value="0" Type="string"/>
      <Parameter Name="BOOT.PMC.QSPI_FB_CLK" Value="0" Type="string"/>
      <Parameter Name="BOOT.PMC.QSPI_FREQ" Value="300" Type="string"/>
      <Parameter Name="BOOT.PMC.QSPI_BUS_WIDTH" Value="x1" Type="string"/>
      <Parameter Name="BOOT.PMC.QSPI_DATA_MODE" Value="Single" Type="string"/>
      <Parameter Name="BOOT.PMC.SD0_ENABLE" Value="0" Type="string"/>
      <Parameter Name="BOOT.PMC.SD0_FREQ" Value="200" Type="string"/>
      <Parameter Name="BOOT.PMC.SD0_SLOT_TYPE" Value="SD 2.0" Type="string"/>
      <Parameter Name="BOOT.PMC.SD0_DATA_TRANSFER_MODE" Value="4Bit" Type="string"/>
      <Parameter Name="BOOT.PMC.SD1_ENABLE" Value="0" Type="string"/>
      <Parameter Name="BOOT.PMC.SD1_FREQ" Value="200" Type="string"/>
      <Parameter Name="BOOT.PMC.SD1_SLOT_TYPE" Value="SD 2.0" Type="string"/>
      <Parameter Name="BOOT.PMC.SD1_DATA_TRANSFER_MODE" Value="4Bit" Type="string"/>
      <Parameter Name="BOOT.PMC.OSPI_ENABLE" Value="0" Type="string"/>
      <Parameter Name="BOOT.PMC.OSPI_FREQ" Value="300" Type="string"/>
      <Parameter Name="BOOT.USB_ENABLE" Value="0" Type="string"/>
      <Parameter Name="BOOT.PMC.SMAP_ENABLE" Value="0" Type="string"/>
      <Parameter Name="BOOT.PMC.SMAP_DATA_WIDTH" Value="32 Bit" Type="string"/>
      <Parameter Name="BOOT.PMC.OSC_FREQ" Value="33.333" Type="string"/>
      <Parameter Name="BOOT.SECONDARY.PCIE_ENABLE" Value="0" Type="string"/>
    </Parameters>
  </BootPmcSettings>
</Project>
