#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Mar 23 09:39:57 2022
# Process ID: 3204
# Current directory: D:/Documents/xbohuc00/digital-electronics-1/labs/06-counters/counter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5196 D:\Documents\xbohuc00\digital-electronics-1\labs\06-counters\counter\counter.xpr
# Log file: D:/Documents/xbohuc00/digital-electronics-1/labs/06-counters/counter/vivado.log
# Journal file: D:/Documents/xbohuc00/digital-electronics-1/labs/06-counters/counter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Documents/xbohuc00/digital-electronics-1/labs/06-counters/counter/counter.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/APPZ/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1204.367 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Documents/xbohuc00/digital-electronics-1/labs/06-counters/counter/counter.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 23 09:40:34 2022] Launched synth_1...
Run output will be captured here: D:/Documents/xbohuc00/digital-electronics-1/labs/06-counters/counter/counter.runs/synth_1/runme.log
[Wed Mar 23 09:40:35 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xbohuc00/digital-electronics-1/labs/06-counters/counter/counter.runs/impl_1/runme.log
close [ open D:/Documents/xbohuc00/digital-electronics-1/labs/06-counters/counter/counter.srcs/sources_1/new/hex2seg.vhd w ]
add_files D:/Documents/xbohuc00/digital-electronics-1/labs/06-counters/counter/counter.srcs/sources_1/new/hex2seg.vhd
update_compile_order -fileset sources_1
close [ open D:/Documents/xbohuc00/digital-electronics-1/labs/06-counters/counter/counter.srcs/sources_1/new/hex_7seg.vhd w ]
add_files D:/Documents/xbohuc00/digital-electronics-1/labs/06-counters/counter/counter.srcs/sources_1/new/hex_7seg.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Documents/xbohuc00/digital-electronics-1/labs/06-counters/counter/counter.srcs/sources_1/new/hex2seg.vhd] -no_script -reset -force -quiet
remove_files  D:/Documents/xbohuc00/digital-electronics-1/labs/06-counters/counter/counter.srcs/sources_1/new/hex2seg.vhd
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Documents/xbohuc00/digital-electronics-1/labs/06-counters/counter/counter.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 23 09:47:51 2022] Launched synth_1...
Run output will be captured here: D:/Documents/xbohuc00/digital-electronics-1/labs/06-counters/counter/counter.runs/synth_1/runme.log
[Wed Mar 23 09:47:51 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xbohuc00/digital-electronics-1/labs/06-counters/counter/counter.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1204.367 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1787.387 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1787.387 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1787.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1903.195 ; gain = 698.828
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-03:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1972.508 ; gain = 15.402
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD2DE7A
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {D:/Documents/xbohuc00/digital-electronics-1/labs/06-counters/counter/counter.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-03:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3294.820 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD2DE7A
set_property PROGRAM.FILE {D:/Documents/xbohuc00/digital-electronics-1/labs/06-counters/counter/counter.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/xbohuc00/digital-electronics-1/labs/06-counters/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cnt_up_down' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/xbohuc00/digital-electronics-1/labs/06-counters/counter/counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cnt_up_down_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/xbohuc00/digital-electronics-1/labs/06-counters/counter/counter.sim/sim_1/behav/xsim'
"xelab -wto 9ea0783e79e94948a2946590cfaeeb93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cnt_up_down_behav xil_defaultlib.tb_cnt_up_down -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 9ea0783e79e94948a2946590cfaeeb93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cnt_up_down_behav xil_defaultlib.tb_cnt_up_down -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/xbohuc00/digital-electronics-1/labs/06-counters/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cnt_up_down_behav -key {Behavioral:sim_1:Functional:tb_cnt_up_down} -tclbatch {tb_cnt_up_down.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_cnt_up_down.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_cnt_up_down/p_stimulus  File: D:/Documents/xbohuc00/digital-electronics-1/labs/06-counters/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd
Note: Stimulus process finished
Time: 600 ns  Iteration: 0  Process: /tb_cnt_up_down/p_stimulus  File: D:/Documents/xbohuc00/digital-electronics-1/labs/06-counters/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cnt_up_down_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3438.320 ; gain = 36.605
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-03:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3446.164 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD2DE7A
set_property PROGRAM.FILE {D:/Documents/xbohuc00/digital-electronics-1/labs/06-counters/counter/counter.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
save_wave_config {D:/Documents/xbohuc00/digital-electronics-1/labs/06-counters/counter/tb_cnt_up_down_behav1.wcfg}
add_files -fileset sim_1 -norecurse D:/Documents/xbohuc00/digital-electronics-1/labs/06-counters/counter/tb_cnt_up_down_behav1.wcfg
ERROR: [Vivado 12-106] *** Exception: java.io.FileNotFoundException: C:\Users\NEWDEF~1\AppData\Local\Temp\Vivado4298455043119842396\sigasi.xml (The system cannot find the path specified) (See D:/Documents/xbohuc00/digital-electronics-1/labs/06-counters/counter/vivado_pid3204.debug)
set_property xsim.view D:/Documents/xbohuc00/digital-electronics-1/labs/06-counters/counter/tb_cnt_up_down_behav1.wcfg [get_filesets sim_1]
ERROR: [Vivado 12-106] *** Exception: java.io.FileNotFoundException: C:\Users\NEWDEF~1\AppData\Local\Temp\Vivado4298455043119842396\sigasi.xml (The system cannot find the path specified) (See D:/Documents/xbohuc00/digital-electronics-1/labs/06-counters/counter/vivado_pid3204.debug)
ERROR: [Vivado 12-106] *** Exception: java.io.FileNotFoundException: C:\Users\NEWDEF~1\AppData\Local\Temp\Vivado4298455043119842396\sigasi.xml (The system cannot find the path specified) (See D:/Documents/xbohuc00/digital-electronics-1/labs/06-counters/counter/vivado_pid3204.debug)
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 23 10:16:55 2022...
