Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Sun Nov 16 14:56:27 2025


Cell Usage:
GTP_DFF                     118 uses
GTP_DFF_C                    50 uses
GTP_DFF_CE                   16 uses
GTP_DFF_P                    21 uses
GTP_DFF_R                    28 uses
GTP_DFF_RE                   11 uses
GTP_DRM36K_E1                48 uses
GTP_GPLL                      2 uses
GTP_GRS                       1 use
GTP_LUT2                      3 uses
GTP_LUT3                     33 uses
GTP_LUT4                     23 uses
GTP_LUT5                     59 uses
GTP_LUT6                    210 uses
GTP_LUT6CARRY                85 uses
GTP_LUT6D                    74 uses
GTP_MUX2LUT7                 24 uses
GTP_MUX2LUT8                  5 uses
GTP_OSERDES_E2                8 uses

I/O ports: 5
GTP_INBUF                   1 use
GTP_OUTBUFDS                4 uses

Mapping Summary:
Total LUTs: 487 of 17800 (2.74%)
	LUTs as dram: 0 of 5500 (0.00%)
	LUTs as logic: 487
Total Registers: 244 of 35600 (0.69%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 48.0 of 55 (87.27%)

APMs:
Total APMs = 0.00 of 80 (0.00%)

Total I/O ports = 9 of 150 (6.00%)


Overview of Control Sets:

Number of unique control sets : 9

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 2        | 1                 1
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 1        | 1                 0
  [12, 14)    | 1        | 1                 0
  [14, 16)    | 1        | 1                 0
  [16, Inf)   | 4        | 1                 3
--------------------------------------------------------------
  The maximum fanout: 118
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 118
  NO              NO                YES                71
  NO              YES               NO                 28
  YES             NO                NO                 0
  YES             NO                YES                16
  YES             YES               NO                 11
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file hdmi_picture_char_add_controlsets.txt.


Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                    | LUT     | FF      | Distributed RAM     | APM     | DRM     | ADC     | ANALOG     | CCS     | DDRPHY_CPD     | DDRPHY_IOCLK_DIV     | DDR_PHY     | GCLK_INBUF_SYN     | GPLL     | HCKB     | HSSTLP     | IO     | IOCKB     | KEYRAM     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | MRCKB     | PCIEGEN3     | PPLL     | RCKB     | RESCAL     | SCANCHAIN     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| hdmi_picture_char_add               | 487     | 244     | 0                   | 0       | 48      | 0       | 0          | 1       | 0              | 0                    | 0           | 0                  | 2        | 0        | 0          | 9      | 0         | 0          | 85            | 0            | 24           | 5            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + sync_vg                           | 90      | 50      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 32            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + u_dvi_transmitter                 | 183     | 137     | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 8      | 0         | 0          | 15            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + encoder_b                       | 64      | 49      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 5             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + encoder_g                       | 59      | 43      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 5             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + encoder_r                       | 59      | 43      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 5             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + reset_syn                       | 1       | 2       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + serializer_b                    | 0       | 0       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 2      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + serializer_clk                  | 0       | 0       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 2      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + serializer_g                    | 0       | 0       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 2      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + serializer_r                    | 0       | 0       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 2      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + u_pll_0                           | 0       | 0       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 1        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + u_pll_1                           | 0       | 0       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 1        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + video_display                     | 193     | 43      | 0                   | 0       | 48      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 25            | 0            | 24           | 5            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + blk_mem_gen_0                   | 0       | 0       | 0                   | 0       | 48      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + U_ipm2l_rom_blk_mem_gen_0     | 0       | 0       | 0                   | 0       | 48      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + U_ipm2l_spram               | 0       | 0       | 0                   | 0       | 48      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                                                                                  
*****************************************************************************************************************************************************************************************************************
                                                                                                                                                                     Clock   Non-clock                           
 Clock                                                                        Period       Waveform            Type                                                  Loads       Loads  Sources                  
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                                                      20.0000      {0.0000 10.0000}    Declared                                                  0           2  {sys_clk}                
   sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred                                    100.2020     {0.0000 50.1010}    Generated (sys_clk)                                      14           0  {u_pll_0/u_gpll/CLKOUT1} 
   sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred                                    6.7340       {0.0000 3.3670}     Generated (sys_clk)                                     334           1  {u_pll_0/u_gpll/CLKOUT0} 
     sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred  1.3460       {0.0000 0.6730}     Generated (sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred)      16           0  {u_pll_1/u_gpll/CLKOUT0} 
=================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                             9.9798 MHz    358.5515 MHz       100.2020         2.7890         97.413
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                           148.5001 MHz    156.8627 MHz         6.7340         6.3750          0.359
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                           742.9421 MHz    452.6935 MHz         1.3460         2.2090         -0.863
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                                                    97.413       0.000              0             14
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.359       0.000              0           1834
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                    -2.158    -101.688             50             50
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                                                    -0.863      -6.648              8              8
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                                                     0.788       0.000              0             14
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.619       0.000              0           1834
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     1.234       0.000              0             50
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                                                     1.809       0.000              0              8
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     5.584       0.000              0             45
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                    -3.273    -415.034            138            138
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.820       0.000              0             45
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     1.575       0.000              0            138
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred            49.901       0.000              0             14
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred             1.767       0.000              0            334
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                                                     0.257       0.000              0             16
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : rstn_1ms[6]/CLK (GTP_DFF_R)
Endpoint    : rstn_1ms[0]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.766
  Launch Clock Delay      :  4.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.346 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420       4.766         cfg_clk          
                                                                           r       rstn_1ms[6]/CLK (GTP_DFF_R)

                                   tco                   0.203       4.969 r       rstn_1ms[6]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.467       5.436         rstn_1ms[6]      
                                                                                   N42_10_cpy/I0 (GTP_LUT4)
                                   td                    0.185       5.621 r       N42_10_cpy/Z (GTP_LUT4)
                                   net (fanout=8)        0.541       6.162         _N3262_cpy       
                                                                                   sync_vg/N0_cpy/I4 (GTP_LUT6)
                                   td                    0.074       6.236 r       sync_vg/N0_cpy/Z (GTP_LUT6)
                                   net (fanout=137)      0.809       7.045         sync_vg/N0_cpy_rnmt
                                                                                   N45/I1 (GTP_LUT2)
                                   td                    0.224       7.269 r       N45/Z (GTP_LUT2) 
                                   net (fanout=1)        0.000       7.269         N45[0]           
                                                                           r       rstn_1ms[0]/D (GTP_DFF_R)

 Data arrival time                                                   7.269         Logic Levels: 3  
                                                                                   Logic: 0.686ns(27.407%), Route: 1.817ns(72.593%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                       100.202     100.202 r                        
 sys_clk                                                 0.000     100.202 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.202         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960     101.162 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320     102.482         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066     102.548 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420     104.968         cfg_clk          
                                                                           r       rstn_1ms[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000     104.968                          
 clock uncertainty                                      -0.150     104.818                          

 Setup time                                             -0.136     104.682                          

 Data required time                                                104.682                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.682                          
 Data arrival time                                                   7.269                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.413                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/CLK (GTP_DFF_R)
Endpoint    : rstn_1ms[13]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.766
  Launch Clock Delay      :  4.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.346 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420       4.766         cfg_clk          
                                                                           r       rstn_1ms[0]/CLK (GTP_DFF_R)

                                   tco                   0.203       4.969 r       rstn_1ms[0]/Q (GTP_DFF_R)
                                   net (fanout=5)        0.505       5.474         rstn_1ms[0]      
                                                                                   N12_0_1/I0 (GTP_LUT6CARRY)
                                   td                    0.165       5.639 f       N12_0_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.639         _N956            
                                                                                   N12_0_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.661 f       N12_0_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.661         _N957            
                                                                                   N12_0_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.683 f       N12_0_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.683         _N958            
                                                                                   N12_0_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.705 f       N12_0_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.705         _N959            
                                                                                   N12_0_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.727 f       N12_0_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.727         _N960            
                                                                                   N12_0_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.749 f       N12_0_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.749         _N961            
                                                                                   N12_0_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.771 f       N12_0_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.771         _N962            
                                                                                   N12_0_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.793 f       N12_0_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.793         _N963            
                                                                                   N12_0_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.815 f       N12_0_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.815         _N964            
                                                                                   N12_0_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.837 f       N12_0_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.837         _N965            
                                                                                   N12_0_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.859 f       N12_0_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.859         _N966            
                                                                                   N12_0_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.881 f       N12_0_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.881         _N967            
                                                                                   N12_0_13/CIN (GTP_LUT6CARRY)
                                   td                    0.068       5.949 r       N12_0_13/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.949         N12[13]          
                                                                           r       rstn_1ms[13]/D (GTP_DFF_R)

 Data arrival time                                                   5.949         Logic Levels: 4  
                                                                                   Logic: 0.678ns(57.312%), Route: 0.505ns(42.688%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                       100.202     100.202 r                        
 sys_clk                                                 0.000     100.202 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.202         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960     101.162 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320     102.482         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066     102.548 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420     104.968         cfg_clk          
                                                                           r       rstn_1ms[13]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000     104.968                          
 clock uncertainty                                      -0.150     104.818                          

 Setup time                                             -0.136     104.682                          

 Data required time                                                104.682                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.682                          
 Data arrival time                                                   5.949                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        98.733                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/CLK (GTP_DFF_R)
Endpoint    : rstn_1ms[12]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.766
  Launch Clock Delay      :  4.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.346 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420       4.766         cfg_clk          
                                                                           r       rstn_1ms[0]/CLK (GTP_DFF_R)

                                   tco                   0.203       4.969 r       rstn_1ms[0]/Q (GTP_DFF_R)
                                   net (fanout=5)        0.505       5.474         rstn_1ms[0]      
                                                                                   N12_0_1/I0 (GTP_LUT6CARRY)
                                   td                    0.165       5.639 f       N12_0_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.639         _N956            
                                                                                   N12_0_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.661 f       N12_0_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.661         _N957            
                                                                                   N12_0_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.683 f       N12_0_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.683         _N958            
                                                                                   N12_0_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.705 f       N12_0_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.705         _N959            
                                                                                   N12_0_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.727 f       N12_0_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.727         _N960            
                                                                                   N12_0_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.749 f       N12_0_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.749         _N961            
                                                                                   N12_0_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.771 f       N12_0_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.771         _N962            
                                                                                   N12_0_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.793 f       N12_0_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.793         _N963            
                                                                                   N12_0_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.815 f       N12_0_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.815         _N964            
                                                                                   N12_0_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.837 f       N12_0_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.837         _N965            
                                                                                   N12_0_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.859 f       N12_0_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.859         _N966            
                                                                                   N12_0_12/CIN (GTP_LUT6CARRY)
                                   td                    0.068       5.927 r       N12_0_12/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.927         N12[12]          
                                                                           r       rstn_1ms[12]/D (GTP_DFF_R)

 Data arrival time                                                   5.927         Logic Levels: 3  
                                                                                   Logic: 0.656ns(56.503%), Route: 0.505ns(43.497%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                       100.202     100.202 r                        
 sys_clk                                                 0.000     100.202 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.202         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960     101.162 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320     102.482         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066     102.548 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420     104.968         cfg_clk          
                                                                           r       rstn_1ms[12]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000     104.968                          
 clock uncertainty                                      -0.150     104.818                          

 Setup time                                             -0.136     104.682                          

 Data required time                                                104.682                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.682                          
 Data arrival time                                                   5.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        98.755                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[3]/CLK (GTP_DFF_R)
Endpoint    : rstn_1ms[3]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.766
  Launch Clock Delay      :  4.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.346 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420       4.766         cfg_clk          
                                                                           r       rstn_1ms[3]/CLK (GTP_DFF_R)

                                   tco                   0.185       4.951 f       rstn_1ms[3]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.467       5.418         rstn_1ms[3]      
                                                                                   N12_0_3/I0 (GTP_LUT6CARRY)
                                   td                    0.096       5.514 r       N12_0_3/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.514         N12[3]           
                                                                           r       rstn_1ms[3]/D (GTP_DFF_R)

 Data arrival time                                                   5.514         Logic Levels: 1  
                                                                                   Logic: 0.281ns(37.567%), Route: 0.467ns(62.433%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.346 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420       4.766         cfg_clk          
                                                                           r       rstn_1ms[3]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.766                          
 clock uncertainty                                       0.000       4.766                          

 Hold time                                              -0.040       4.726                          

 Data required time                                                  4.726                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.726                          
 Data arrival time                                                   5.514                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.788                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[5]/CLK (GTP_DFF_R)
Endpoint    : rstn_1ms[5]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.766
  Launch Clock Delay      :  4.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.346 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420       4.766         cfg_clk          
                                                                           r       rstn_1ms[5]/CLK (GTP_DFF_R)

                                   tco                   0.185       4.951 f       rstn_1ms[5]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.467       5.418         rstn_1ms[5]      
                                                                                   N12_0_5/I0 (GTP_LUT6CARRY)
                                   td                    0.096       5.514 r       N12_0_5/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.514         N12[5]           
                                                                           r       rstn_1ms[5]/D (GTP_DFF_R)

 Data arrival time                                                   5.514         Logic Levels: 1  
                                                                                   Logic: 0.281ns(37.567%), Route: 0.467ns(62.433%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.346 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420       4.766         cfg_clk          
                                                                           r       rstn_1ms[5]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.766                          
 clock uncertainty                                       0.000       4.766                          

 Hold time                                              -0.040       4.726                          

 Data required time                                                  4.726                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.726                          
 Data arrival time                                                   5.514                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.788                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/CLK (GTP_DFF_R)
Endpoint    : rstn_1ms[6]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.766
  Launch Clock Delay      :  4.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.346 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420       4.766         cfg_clk          
                                                                           r       rstn_1ms[6]/CLK (GTP_DFF_R)

                                   tco                   0.185       4.951 f       rstn_1ms[6]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.467       5.418         rstn_1ms[6]      
                                                                                   N12_0_6/I0 (GTP_LUT6CARRY)
                                   td                    0.096       5.514 r       N12_0_6/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.514         N12[6]           
                                                                           r       rstn_1ms[6]/D (GTP_DFF_R)

 Data arrival time                                                   5.514         Logic Levels: 1  
                                                                                   Logic: 0.281ns(37.567%), Route: 0.467ns(62.433%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.346 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420       4.766         cfg_clk          
                                                                           r       rstn_1ms[6]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.766                          
 clock uncertainty                                       0.000       4.766                          

 Hold time                                              -0.040       4.726                          

 Data required time                                                  4.726                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.726                          
 Data arrival time                                                   5.514                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.788                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/y_act[3]/CLK (GTP_DFF)
Endpoint    : video_display/pixel_data[0]/D (GTP_DFF_P)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.764
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      2.420       4.764         pix_clk          
                                                                           r       sync_vg/y_act[3]/CLK (GTP_DFF)

                                   tco                   0.203       4.967 r       sync_vg/y_act[3]/Q (GTP_DFF)
                                   net (fanout=73)       0.734       5.701         act_y[3]         
                                                                                   video_display/N5_1.fsub_3/I1 (GTP_LUT6CARRY)
                                   td                    0.200       5.901 f       video_display/N5_1.fsub_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.901         video_display/N5_1.co [3]
                                                                                   video_display/N5_1.fsub_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.923 f       video_display/N5_1.fsub_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.923         video_display/N5_1.co [4]
                                                                                   video_display/N5_1.fsub_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.945 f       video_display/N5_1.fsub_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.945         video_display/N5_1.co [5]
                                                                                   video_display/N5_1.fsub_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.967 f       video_display/N5_1.fsub_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.967         video_display/N5_1.co [6]
                                                                                   video_display/N5_1.fsub_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.989 f       video_display/N5_1.fsub_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.989         video_display/N5_1.co [7]
                                                                                   video_display/N5_1.fsub_8/CIN (GTP_LUT6CARRY)
                                   td                    0.068       6.057 r       video_display/N5_1.fsub_8/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.385       6.442         video_display/y_cnt [10]
                                                                                   video_display/N209_12/I3 (GTP_LUT6CARRY)
                                   td                    0.196       6.638 r       video_display/N209_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.638         video_display/_N3317_co
                                                                                   video_display/N209_18/CIN (GTP_LUT6CARRY)
                                   td                    0.068       6.706 r       video_display/N209_18/Z (GTP_LUT6CARRY)
                                   net (fanout=51)       0.686       7.392         video_display/_N2667
                                                                                   video_display/N85_1[5]_1/I4 (GTP_LUT5)
                                   td                    0.096       7.488 r       video_display/N85_1[5]_1/Z (GTP_LUT5)
                                   net (fanout=6)        0.519       8.007         video_display/N85 [33]
                                                                                   video_display/N88_1616/I3 (GTP_LUT6)
                                   td                    0.074       8.081 r       video_display/N88_1616/Z (GTP_LUT6)
                                   net (fanout=1)        0.000       8.081         video_display/_N3196_3
                                                                                   video_display/N88_1614/I1 (GTP_MUX2LUT7)
                                   td                    0.181       8.262 r       video_display/N88_1614/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.385       8.647         video_display/_N1241
                                                                                   video_display/N88_1715/I0 (GTP_LUT6)
                                   td                    0.074       8.721 r       video_display/N88_1715/Z (GTP_LUT6)
                                   net (fanout=1)        0.000       8.721         video_display/_N3707
                                                                                   video_display/N88_1716/I0 (GTP_MUX2LUT7)
                                   td                    0.181       8.902 r       video_display/N88_1716/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.385       9.287         video_display/_N1243
                                                                                   video_display/N88_126/I3 (GTP_LUT6)
                                   td                    0.074       9.361 r       video_display/N88_126/Z (GTP_LUT6)
                                   net (fanout=1)        0.000       9.361         video_display/_N1259
                                                                                   video_display/N88_171/I1 (GTP_MUX2LUT7)
                                   td                    0.181       9.542 r       video_display/N88_171/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000       9.542         video_display/_N1304
                                                                                   video_display/N88_172/I0 (GTP_MUX2LUT8)
                                   td                    0.050       9.592 r       video_display/N88_172/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.385       9.977         video_display/N88
                                                                                   video_display/N89_10/I3 (GTP_LUT6)
                                   td                    0.074      10.051 r       video_display/N89_10/Z (GTP_LUT6)
                                   net (fanout=24)       0.623      10.674         video_display/N89
                                                                                   video_display/N655_6[0]/I0 (GTP_LUT3)
                                   td                    0.179      10.853 r       video_display/N655_6[0]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      10.853         video_display/N655 [0]
                                                                           r       video_display/pixel_data[0]/D (GTP_DFF_P)

 Data arrival time                                                  10.853         Logic Levels: 13 
                                                                                   Logic: 1.987ns(32.633%), Route: 4.102ns(67.367%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 sys_clk                                                 0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       7.694 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       9.014         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       9.078 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      2.420      11.498         pix_clk          
                                                                           r       video_display/pixel_data[0]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      11.498                          
 clock uncertainty                                      -0.150      11.348                          

 Setup time                                             -0.136      11.212                          

 Data required time                                                 11.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.212                          
 Data arrival time                                                  10.853                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.359                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/y_act[3]/CLK (GTP_DFF)
Endpoint    : video_display/pixel_data[1]/D (GTP_DFF_P)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.764
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      2.420       4.764         pix_clk          
                                                                           r       sync_vg/y_act[3]/CLK (GTP_DFF)

                                   tco                   0.203       4.967 r       sync_vg/y_act[3]/Q (GTP_DFF)
                                   net (fanout=73)       0.734       5.701         act_y[3]         
                                                                                   video_display/N5_1.fsub_3/I1 (GTP_LUT6CARRY)
                                   td                    0.200       5.901 f       video_display/N5_1.fsub_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.901         video_display/N5_1.co [3]
                                                                                   video_display/N5_1.fsub_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.923 f       video_display/N5_1.fsub_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.923         video_display/N5_1.co [4]
                                                                                   video_display/N5_1.fsub_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.945 f       video_display/N5_1.fsub_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.945         video_display/N5_1.co [5]
                                                                                   video_display/N5_1.fsub_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.967 f       video_display/N5_1.fsub_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.967         video_display/N5_1.co [6]
                                                                                   video_display/N5_1.fsub_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.989 f       video_display/N5_1.fsub_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.989         video_display/N5_1.co [7]
                                                                                   video_display/N5_1.fsub_8/CIN (GTP_LUT6CARRY)
                                   td                    0.068       6.057 r       video_display/N5_1.fsub_8/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.385       6.442         video_display/y_cnt [10]
                                                                                   video_display/N209_12/I3 (GTP_LUT6CARRY)
                                   td                    0.196       6.638 r       video_display/N209_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.638         video_display/_N3317_co
                                                                                   video_display/N209_18/CIN (GTP_LUT6CARRY)
                                   td                    0.068       6.706 r       video_display/N209_18/Z (GTP_LUT6CARRY)
                                   net (fanout=51)       0.686       7.392         video_display/_N2667
                                                                                   video_display/N85_1[5]_1/I4 (GTP_LUT5)
                                   td                    0.096       7.488 r       video_display/N85_1[5]_1/Z (GTP_LUT5)
                                   net (fanout=6)        0.519       8.007         video_display/N85 [33]
                                                                                   video_display/N88_1616/I3 (GTP_LUT6)
                                   td                    0.074       8.081 r       video_display/N88_1616/Z (GTP_LUT6)
                                   net (fanout=1)        0.000       8.081         video_display/_N3196_3
                                                                                   video_display/N88_1614/I1 (GTP_MUX2LUT7)
                                   td                    0.181       8.262 r       video_display/N88_1614/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.385       8.647         video_display/_N1241
                                                                                   video_display/N88_1715/I0 (GTP_LUT6)
                                   td                    0.074       8.721 r       video_display/N88_1715/Z (GTP_LUT6)
                                   net (fanout=1)        0.000       8.721         video_display/_N3707
                                                                                   video_display/N88_1716/I0 (GTP_MUX2LUT7)
                                   td                    0.181       8.902 r       video_display/N88_1716/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.385       9.287         video_display/_N1243
                                                                                   video_display/N88_126/I3 (GTP_LUT6)
                                   td                    0.074       9.361 r       video_display/N88_126/Z (GTP_LUT6)
                                   net (fanout=1)        0.000       9.361         video_display/_N1259
                                                                                   video_display/N88_171/I1 (GTP_MUX2LUT7)
                                   td                    0.181       9.542 r       video_display/N88_171/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000       9.542         video_display/_N1304
                                                                                   video_display/N88_172/I0 (GTP_MUX2LUT8)
                                   td                    0.050       9.592 r       video_display/N88_172/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.385       9.977         video_display/N88
                                                                                   video_display/N89_10/I3 (GTP_LUT6)
                                   td                    0.074      10.051 r       video_display/N89_10/Z (GTP_LUT6)
                                   net (fanout=24)       0.623      10.674         video_display/N89
                                                                                   video_display/N655_6[1]/I0 (GTP_LUT3)
                                   td                    0.179      10.853 r       video_display/N655_6[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      10.853         video_display/N655 [1]
                                                                           r       video_display/pixel_data[1]/D (GTP_DFF_P)

 Data arrival time                                                  10.853         Logic Levels: 13 
                                                                                   Logic: 1.987ns(32.633%), Route: 4.102ns(67.367%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 sys_clk                                                 0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       7.694 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       9.014         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       9.078 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      2.420      11.498         pix_clk          
                                                                           r       video_display/pixel_data[1]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      11.498                          
 clock uncertainty                                      -0.150      11.348                          

 Setup time                                             -0.136      11.212                          

 Data required time                                                 11.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.212                          
 Data arrival time                                                  10.853                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.359                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/y_act[3]/CLK (GTP_DFF)
Endpoint    : video_display/pixel_data[2]/D (GTP_DFF_P)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.764
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      2.420       4.764         pix_clk          
                                                                           r       sync_vg/y_act[3]/CLK (GTP_DFF)

                                   tco                   0.203       4.967 r       sync_vg/y_act[3]/Q (GTP_DFF)
                                   net (fanout=73)       0.734       5.701         act_y[3]         
                                                                                   video_display/N5_1.fsub_3/I1 (GTP_LUT6CARRY)
                                   td                    0.200       5.901 f       video_display/N5_1.fsub_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.901         video_display/N5_1.co [3]
                                                                                   video_display/N5_1.fsub_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.923 f       video_display/N5_1.fsub_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.923         video_display/N5_1.co [4]
                                                                                   video_display/N5_1.fsub_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.945 f       video_display/N5_1.fsub_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.945         video_display/N5_1.co [5]
                                                                                   video_display/N5_1.fsub_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.967 f       video_display/N5_1.fsub_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.967         video_display/N5_1.co [6]
                                                                                   video_display/N5_1.fsub_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.989 f       video_display/N5_1.fsub_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.989         video_display/N5_1.co [7]
                                                                                   video_display/N5_1.fsub_8/CIN (GTP_LUT6CARRY)
                                   td                    0.068       6.057 r       video_display/N5_1.fsub_8/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.385       6.442         video_display/y_cnt [10]
                                                                                   video_display/N209_12/I3 (GTP_LUT6CARRY)
                                   td                    0.196       6.638 r       video_display/N209_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.638         video_display/_N3317_co
                                                                                   video_display/N209_18/CIN (GTP_LUT6CARRY)
                                   td                    0.068       6.706 r       video_display/N209_18/Z (GTP_LUT6CARRY)
                                   net (fanout=51)       0.686       7.392         video_display/_N2667
                                                                                   video_display/N85_1[5]_1/I4 (GTP_LUT5)
                                   td                    0.096       7.488 r       video_display/N85_1[5]_1/Z (GTP_LUT5)
                                   net (fanout=6)        0.519       8.007         video_display/N85 [33]
                                                                                   video_display/N88_1616/I3 (GTP_LUT6)
                                   td                    0.074       8.081 r       video_display/N88_1616/Z (GTP_LUT6)
                                   net (fanout=1)        0.000       8.081         video_display/_N3196_3
                                                                                   video_display/N88_1614/I1 (GTP_MUX2LUT7)
                                   td                    0.181       8.262 r       video_display/N88_1614/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.385       8.647         video_display/_N1241
                                                                                   video_display/N88_1715/I0 (GTP_LUT6)
                                   td                    0.074       8.721 r       video_display/N88_1715/Z (GTP_LUT6)
                                   net (fanout=1)        0.000       8.721         video_display/_N3707
                                                                                   video_display/N88_1716/I0 (GTP_MUX2LUT7)
                                   td                    0.181       8.902 r       video_display/N88_1716/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.385       9.287         video_display/_N1243
                                                                                   video_display/N88_126/I3 (GTP_LUT6)
                                   td                    0.074       9.361 r       video_display/N88_126/Z (GTP_LUT6)
                                   net (fanout=1)        0.000       9.361         video_display/_N1259
                                                                                   video_display/N88_171/I1 (GTP_MUX2LUT7)
                                   td                    0.181       9.542 r       video_display/N88_171/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000       9.542         video_display/_N1304
                                                                                   video_display/N88_172/I0 (GTP_MUX2LUT8)
                                   td                    0.050       9.592 r       video_display/N88_172/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.385       9.977         video_display/N88
                                                                                   video_display/N89_10/I3 (GTP_LUT6)
                                   td                    0.074      10.051 r       video_display/N89_10/Z (GTP_LUT6)
                                   net (fanout=24)       0.623      10.674         video_display/N89
                                                                                   video_display/N655_6[2]/I0 (GTP_LUT3)
                                   td                    0.179      10.853 r       video_display/N655_6[2]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      10.853         video_display/N655 [2]
                                                                           r       video_display/pixel_data[2]/D (GTP_DFF_P)

 Data arrival time                                                  10.853         Logic Levels: 13 
                                                                                   Logic: 1.987ns(32.633%), Route: 4.102ns(67.367%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 sys_clk                                                 0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       7.694 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       9.014         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       9.078 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      2.420      11.498         pix_clk          
                                                                           r       video_display/pixel_data[2]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      11.498                          
 clock uncertainty                                      -0.150      11.348                          

 Setup time                                             -0.136      11.212                          

 Data required time                                                 11.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.212                          
 Data arrival time                                                  10.853                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.359                          
====================================================================================================

====================================================================================================

Startpoint  : video_display/hs_out/CLK (GTP_DFF)
Endpoint    : u_dvi_transmitter/encoder_b/c0_q/D (GTP_DFF)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.764
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      2.420       4.764         pix_clk          
                                                                           r       video_display/hs_out/CLK (GTP_DFF)

                                   tco                   0.185       4.949 f       video_display/hs_out/Q (GTP_DFF)
                                   net (fanout=1)        0.385       5.334         hs_out           
                                                                           f       u_dvi_transmitter/encoder_b/c0_q/D (GTP_DFF)

 Data arrival time                                                   5.334         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      2.420       4.764         pix_clk          
                                                                           r       u_dvi_transmitter/encoder_b/c0_q/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.764                          
 clock uncertainty                                       0.000       4.764                          

 Hold time                                              -0.049       4.715                          

 Data required time                                                  4.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.715                          
 Data arrival time                                                   5.334                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/encoder_b/c0_q/CLK (GTP_DFF)
Endpoint    : u_dvi_transmitter/encoder_b/c0_reg/D (GTP_DFF)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.764
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      2.420       4.764         pix_clk          
                                                                           r       u_dvi_transmitter/encoder_b/c0_q/CLK (GTP_DFF)

                                   tco                   0.185       4.949 f       u_dvi_transmitter/encoder_b/c0_q/Q (GTP_DFF)
                                   net (fanout=1)        0.385       5.334         u_dvi_transmitter/encoder_b/c0_q
                                                                           f       u_dvi_transmitter/encoder_b/c0_reg/D (GTP_DFF)

 Data arrival time                                                   5.334         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      2.420       4.764         pix_clk          
                                                                           r       u_dvi_transmitter/encoder_b/c0_reg/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.764                          
 clock uncertainty                                       0.000       4.764                          

 Hold time                                              -0.049       4.715                          

 Data required time                                                  4.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.715                          
 Data arrival time                                                   5.334                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : video_display/vs_out/CLK (GTP_DFF)
Endpoint    : u_dvi_transmitter/encoder_b/c1_q/D (GTP_DFF)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.764
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      2.420       4.764         pix_clk          
                                                                           r       video_display/vs_out/CLK (GTP_DFF)

                                   tco                   0.185       4.949 f       video_display/vs_out/Q (GTP_DFF)
                                   net (fanout=1)        0.385       5.334         vs_out           
                                                                           f       u_dvi_transmitter/encoder_b/c1_q/D (GTP_DFF)

 Data arrival time                                                   5.334         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      2.420       4.764         pix_clk          
                                                                           r       u_dvi_transmitter/encoder_b/c1_q/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.764                          
 clock uncertainty                                       0.000       4.764                          

 Hold time                                              -0.049       4.715                          

 Data required time                                                  4.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.715                          
 Data arrival time                                                   5.334                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/CLK (GTP_DFF_R)
Endpoint    : sync_vg/x_act[7]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 sys_clk                                                 0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1704.394 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320    1705.714         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066    1705.780 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420    1708.200         cfg_clk          
                                                                           r       rstn_1ms[6]/CLK (GTP_DFF_R)

                                   tco                   0.203    1708.403 r       rstn_1ms[6]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.467    1708.870         rstn_1ms[6]      
                                                                                   N42_10/I0 (GTP_LUT4)
                                   td                    0.185    1709.055 r       N42_10/Z (GTP_LUT4)
                                   net (fanout=2)        0.437    1709.492         _N3262           
                                                                                   N42_13/I4 (GTP_LUT5)
                                   td                    0.096    1709.588 r       N42_13/Z (GTP_LUT5)
                                   net (fanout=31)       0.642    1710.230         _N3265           
                                                                                   sync_vg/x_act[7]_1/I3 (GTP_LUT4)
                                   td                    0.108    1710.338 r       sync_vg/x_act[7]_1/Z (GTP_LUT4)
                                   net (fanout=1)        0.000    1710.338         sync_vg/x_act[7]_1
                                                                           r       sync_vg/x_act[7]/D (GTP_DFF_R)

 Data arrival time                                                1710.338         Logic Levels: 3  
                                                                                   Logic: 0.592ns(27.689%), Route: 1.546ns(72.311%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 sys_clk                                                 0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1704.662 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320    1705.982         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064    1706.046 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      2.420    1708.466         pix_clk          
                                                                           r       sync_vg/x_act[7]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1708.466                          
 clock uncertainty                                      -0.150    1708.316                          

 Setup time                                             -0.136    1708.180                          

 Data required time                                               1708.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1708.180                          
 Data arrival time                                                1710.338                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.158                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/CLK (GTP_DFF_R)
Endpoint    : sync_vg/x_act[10]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 sys_clk                                                 0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1704.394 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320    1705.714         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066    1705.780 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420    1708.200         cfg_clk          
                                                                           r       rstn_1ms[6]/CLK (GTP_DFF_R)

                                   tco                   0.203    1708.403 r       rstn_1ms[6]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.467    1708.870         rstn_1ms[6]      
                                                                                   N42_10/I0 (GTP_LUT4)
                                   td                    0.185    1709.055 r       N42_10/Z (GTP_LUT4)
                                   net (fanout=2)        0.437    1709.492         _N3262           
                                                                                   N42_13/I4 (GTP_LUT5)
                                   td                    0.096    1709.588 r       N42_13/Z (GTP_LUT5)
                                   net (fanout=31)       0.642    1710.230         _N3265           
                                                                                   sync_vg/x_act[10]_1/I3 (GTP_LUT4)
                                   td                    0.108    1710.338 r       sync_vg/x_act[10]_1/Z (GTP_LUT4)
                                   net (fanout=1)        0.000    1710.338         sync_vg/x_act[10]_1
                                                                           r       sync_vg/x_act[10]/D (GTP_DFF_R)

 Data arrival time                                                1710.338         Logic Levels: 3  
                                                                                   Logic: 0.592ns(27.689%), Route: 1.546ns(72.311%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 sys_clk                                                 0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1704.662 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320    1705.982         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064    1706.046 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      2.420    1708.466         pix_clk          
                                                                           r       sync_vg/x_act[10]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1708.466                          
 clock uncertainty                                      -0.150    1708.316                          

 Setup time                                             -0.136    1708.180                          

 Data required time                                               1708.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1708.180                          
 Data arrival time                                                1710.338                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.158                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/CLK (GTP_DFF_R)
Endpoint    : sync_vg/x_act[8]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 sys_clk                                                 0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1704.394 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320    1705.714         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066    1705.780 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420    1708.200         cfg_clk          
                                                                           r       rstn_1ms[6]/CLK (GTP_DFF_R)

                                   tco                   0.203    1708.403 r       rstn_1ms[6]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.467    1708.870         rstn_1ms[6]      
                                                                                   N42_10/I0 (GTP_LUT4)
                                   td                    0.185    1709.055 r       N42_10/Z (GTP_LUT4)
                                   net (fanout=2)        0.437    1709.492         _N3262           
                                                                                   N42_13/I4 (GTP_LUT5)
                                   td                    0.096    1709.588 r       N42_13/Z (GTP_LUT5)
                                   net (fanout=31)       0.642    1710.230         _N3265           
                                                                                   sync_vg/x_act[8]_1/I4 (GTP_LUT5)
                                   td                    0.096    1710.326 r       sync_vg/x_act[8]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000    1710.326         sync_vg/x_act[8]_1
                                                                           r       sync_vg/x_act[8]/D (GTP_DFF_R)

 Data arrival time                                                1710.326         Logic Levels: 3  
                                                                                   Logic: 0.580ns(27.281%), Route: 1.546ns(72.719%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 sys_clk                                                 0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1704.662 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320    1705.982         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064    1706.046 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      2.420    1708.466         pix_clk          
                                                                           r       sync_vg/x_act[8]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1708.466                          
 clock uncertainty                                      -0.150    1708.316                          

 Setup time                                             -0.136    1708.180                          

 Data required time                                               1708.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1708.180                          
 Data arrival time                                                1710.326                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.146                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/CLK (GTP_DFF_R)
Endpoint    : sync_vg/de_out/R (GTP_DFF_R)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.346 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420       4.766         cfg_clk          
                                                                           r       rstn_1ms[4]/CLK (GTP_DFF_R)

                                   tco                   0.185       4.951 f       rstn_1ms[4]/Q (GTP_DFF_R)
                                   net (fanout=5)        0.505       5.456         rstn_1ms[4]      
                                                                                   sync_vg/N0/I0 (GTP_LUT6)
                                   td                    0.160       5.616 f       sync_vg/N0/Z (GTP_LUT6)
                                   net (fanout=13)       0.489       6.105         sync_vg/N0       
                                                                           f       sync_vg/de_out/R (GTP_DFF_R)

 Data arrival time                                                   6.105         Logic Levels: 1  
                                                                                   Logic: 0.345ns(25.765%), Route: 0.994ns(74.235%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      2.420       4.764         pix_clk          
                                                                           r       sync_vg/de_out/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.764                          
 clock uncertainty                                       0.150       4.914                          

 Hold time                                              -0.043       4.871                          

 Data required time                                                  4.871                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.871                          
 Data arrival time                                                   6.105                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.234                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/CLK (GTP_DFF_R)
Endpoint    : sync_vg/hs_out/R (GTP_DFF_R)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.346 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420       4.766         cfg_clk          
                                                                           r       rstn_1ms[4]/CLK (GTP_DFF_R)

                                   tco                   0.185       4.951 f       rstn_1ms[4]/Q (GTP_DFF_R)
                                   net (fanout=5)        0.505       5.456         rstn_1ms[4]      
                                                                                   sync_vg/N0/I0 (GTP_LUT6)
                                   td                    0.160       5.616 f       sync_vg/N0/Z (GTP_LUT6)
                                   net (fanout=13)       0.489       6.105         sync_vg/N0       
                                                                           f       sync_vg/hs_out/R (GTP_DFF_R)

 Data arrival time                                                   6.105         Logic Levels: 1  
                                                                                   Logic: 0.345ns(25.765%), Route: 0.994ns(74.235%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      2.420       4.764         pix_clk          
                                                                           r       sync_vg/hs_out/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.764                          
 clock uncertainty                                       0.150       4.914                          

 Hold time                                              -0.043       4.871                          

 Data required time                                                  4.871                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.871                          
 Data arrival time                                                   6.105                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.234                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/CLK (GTP_DFF_R)
Endpoint    : sync_vg/v_count[0]/R (GTP_DFF_RE)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.346 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420       4.766         cfg_clk          
                                                                           r       rstn_1ms[4]/CLK (GTP_DFF_R)

                                   tco                   0.185       4.951 f       rstn_1ms[4]/Q (GTP_DFF_R)
                                   net (fanout=5)        0.505       5.456         rstn_1ms[4]      
                                                                                   sync_vg/N0/I0 (GTP_LUT6)
                                   td                    0.160       5.616 f       sync_vg/N0/Z (GTP_LUT6)
                                   net (fanout=13)       0.489       6.105         sync_vg/N0       
                                                                           f       sync_vg/v_count[0]/R (GTP_DFF_RE)

 Data arrival time                                                   6.105         Logic Levels: 1  
                                                                                   Logic: 0.345ns(25.765%), Route: 0.994ns(74.235%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      2.420       4.764         pix_clk          
                                                                           r       sync_vg/v_count[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.764                          
 clock uncertainty                                       0.150       4.914                          

 Hold time                                              -0.043       4.871                          

 Data required time                                                  4.871                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.871                          
 Data arrival time                                                   6.105                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.234                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_slave/OCLK (GTP_OSERDES_E2)
Endpoint    : u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/OSHIFTIN0 (GTP_OSERDES_E2)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.760
  Launch Clock Delay      :  5.760
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      0.932       3.276         pix_clk          
                                                                                   u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       3.340 r       u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=16)       2.420       5.760         pix_clk_x5       
                                                                           r       u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_slave/OCLK (GTP_OSERDES_E2)

                                   tco                   0.354       6.114 r       u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_slave/OSHIFTOUT0 (GTP_OSERDES_E2)
                                   net (fanout=1)        1.320       7.434         u_dvi_transmitter/serializer_b/OSHIFTIN0
                                                                           r       u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/OSHIFTIN0 (GTP_OSERDES_E2)

 Data arrival time                                                   7.434         Logic Levels: 0  
                                                                                   Logic: 0.354ns(21.147%), Route: 1.320ns(78.853%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         1.346       1.346 r                        
 sys_clk                                                 0.000       1.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       1.346         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       2.306 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       3.626         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       3.690 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      0.932       4.622         pix_clk          
                                                                                   u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       4.686 r       u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=16)       2.420       7.106         pix_clk_x5       
                                                                           r       u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)
 clock pessimism                                         0.000       7.106                          
 clock uncertainty                                      -0.150       6.956                          

 Setup time                                             -0.385       6.571                          

 Data required time                                                  6.571                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.571                          
 Data arrival time                                                   7.434                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.863                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_slave/OCLK (GTP_OSERDES_E2)
Endpoint    : u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/OSHIFTIN0 (GTP_OSERDES_E2)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.760
  Launch Clock Delay      :  5.760
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      0.932       3.276         pix_clk          
                                                                                   u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       3.340 r       u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=16)       2.420       5.760         pix_clk_x5       
                                                                           r       u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_slave/OCLK (GTP_OSERDES_E2)

                                   tco                   0.354       6.114 r       u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_slave/OSHIFTOUT0 (GTP_OSERDES_E2)
                                   net (fanout=1)        1.320       7.434         u_dvi_transmitter/serializer_clk/OSHIFTIN0
                                                                           r       u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/OSHIFTIN0 (GTP_OSERDES_E2)

 Data arrival time                                                   7.434         Logic Levels: 0  
                                                                                   Logic: 0.354ns(21.147%), Route: 1.320ns(78.853%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         1.346       1.346 r                        
 sys_clk                                                 0.000       1.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       1.346         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       2.306 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       3.626         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       3.690 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      0.932       4.622         pix_clk          
                                                                                   u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       4.686 r       u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=16)       2.420       7.106         pix_clk_x5       
                                                                           r       u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)
 clock pessimism                                         0.000       7.106                          
 clock uncertainty                                      -0.150       6.956                          

 Setup time                                             -0.385       6.571                          

 Data required time                                                  6.571                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.571                          
 Data arrival time                                                   7.434                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.863                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_slave/OCLK (GTP_OSERDES_E2)
Endpoint    : u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_master/OSHIFTIN0 (GTP_OSERDES_E2)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.760
  Launch Clock Delay      :  5.760
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      0.932       3.276         pix_clk          
                                                                                   u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       3.340 r       u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=16)       2.420       5.760         pix_clk_x5       
                                                                           r       u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_slave/OCLK (GTP_OSERDES_E2)

                                   tco                   0.354       6.114 r       u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_slave/OSHIFTOUT0 (GTP_OSERDES_E2)
                                   net (fanout=1)        1.320       7.434         u_dvi_transmitter/serializer_g/OSHIFTIN0
                                                                           r       u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_master/OSHIFTIN0 (GTP_OSERDES_E2)

 Data arrival time                                                   7.434         Logic Levels: 0  
                                                                                   Logic: 0.354ns(21.147%), Route: 1.320ns(78.853%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         1.346       1.346 r                        
 sys_clk                                                 0.000       1.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       1.346         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       2.306 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       3.626         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       3.690 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      0.932       4.622         pix_clk          
                                                                                   u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       4.686 r       u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=16)       2.420       7.106         pix_clk_x5       
                                                                           r       u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)
 clock pessimism                                         0.000       7.106                          
 clock uncertainty                                      -0.150       6.956                          

 Setup time                                             -0.385       6.571                          

 Data required time                                                  6.571                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.571                          
 Data arrival time                                                   7.434                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.863                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_slave/OCLK (GTP_OSERDES_E2)
Endpoint    : u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/OSHIFTIN1 (GTP_OSERDES_E2)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.760
  Launch Clock Delay      :  5.760
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      0.932       3.276         pix_clk          
                                                                                   u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       3.340 r       u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=16)       2.420       5.760         pix_clk_x5       
                                                                           r       u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_slave/OCLK (GTP_OSERDES_E2)

                                   tco                   0.351       6.111 r       u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_slave/OSHIFTOUT1 (GTP_OSERDES_E2)
                                   net (fanout=1)        1.320       7.431         u_dvi_transmitter/serializer_b/OSHIFTIN1
                                                                           r       u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/OSHIFTIN1 (GTP_OSERDES_E2)

 Data arrival time                                                   7.431         Logic Levels: 0  
                                                                                   Logic: 0.351ns(21.005%), Route: 1.320ns(78.995%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      0.932       3.276         pix_clk          
                                                                                   u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       3.340 r       u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=16)       2.420       5.760         pix_clk_x5       
                                                                           r       u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)
 clock pessimism                                         0.000       5.760                          
 clock uncertainty                                       0.000       5.760                          

 Hold time                                              -0.138       5.622                          

 Data required time                                                  5.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.622                          
 Data arrival time                                                   7.431                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.809                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_slave/OCLK (GTP_OSERDES_E2)
Endpoint    : u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/OSHIFTIN1 (GTP_OSERDES_E2)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.760
  Launch Clock Delay      :  5.760
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      0.932       3.276         pix_clk          
                                                                                   u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       3.340 r       u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=16)       2.420       5.760         pix_clk_x5       
                                                                           r       u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_slave/OCLK (GTP_OSERDES_E2)

                                   tco                   0.351       6.111 r       u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_slave/OSHIFTOUT1 (GTP_OSERDES_E2)
                                   net (fanout=1)        1.320       7.431         u_dvi_transmitter/serializer_clk/OSHIFTIN1
                                                                           r       u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/OSHIFTIN1 (GTP_OSERDES_E2)

 Data arrival time                                                   7.431         Logic Levels: 0  
                                                                                   Logic: 0.351ns(21.005%), Route: 1.320ns(78.995%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      0.932       3.276         pix_clk          
                                                                                   u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       3.340 r       u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=16)       2.420       5.760         pix_clk_x5       
                                                                           r       u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)
 clock pessimism                                         0.000       5.760                          
 clock uncertainty                                       0.000       5.760                          

 Hold time                                              -0.138       5.622                          

 Data required time                                                  5.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.622                          
 Data arrival time                                                   7.431                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.809                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_slave/OCLK (GTP_OSERDES_E2)
Endpoint    : u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_master/OSHIFTIN1 (GTP_OSERDES_E2)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.760
  Launch Clock Delay      :  5.760
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      0.932       3.276         pix_clk          
                                                                                   u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       3.340 r       u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=16)       2.420       5.760         pix_clk_x5       
                                                                           r       u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_slave/OCLK (GTP_OSERDES_E2)

                                   tco                   0.351       6.111 r       u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_slave/OSHIFTOUT1 (GTP_OSERDES_E2)
                                   net (fanout=1)        1.320       7.431         u_dvi_transmitter/serializer_g/OSHIFTIN1
                                                                           r       u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_master/OSHIFTIN1 (GTP_OSERDES_E2)

 Data arrival time                                                   7.431         Logic Levels: 0  
                                                                                   Logic: 0.351ns(21.005%), Route: 1.320ns(78.995%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      0.932       3.276         pix_clk          
                                                                                   u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       3.340 r       u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=16)       2.420       5.760         pix_clk_x5       
                                                                           r       u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)
 clock pessimism                                         0.000       5.760                          
 clock uncertainty                                       0.000       5.760                          

 Hold time                                              -0.138       5.622                          

 Data required time                                                  5.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.622                          
 Data arrival time                                                   7.431                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.809                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_dvi_transmitter/encoder_b/cnt[0]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.764
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      2.420       4.764         pix_clk          
                                                                           r       u_dvi_transmitter/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.203       4.967 r       u_dvi_transmitter/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=45)       0.571       5.538         u_dvi_transmitter/reset
                                                                           r       u_dvi_transmitter/encoder_b/cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   5.538         Logic Levels: 0  
                                                                                   Logic: 0.203ns(26.227%), Route: 0.571ns(73.773%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 sys_clk                                                 0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       7.694 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       9.014         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       9.078 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      2.420      11.498         pix_clk          
                                                                           r       u_dvi_transmitter/encoder_b/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      11.498                          
 clock uncertainty                                      -0.150      11.348                          

 Recovery time                                          -0.226      11.122                          

 Data required time                                                 11.122                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.122                          
 Data arrival time                                                   5.538                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.584                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_dvi_transmitter/encoder_b/cnt[1]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.764
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      2.420       4.764         pix_clk          
                                                                           r       u_dvi_transmitter/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.203       4.967 r       u_dvi_transmitter/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=45)       0.571       5.538         u_dvi_transmitter/reset
                                                                           r       u_dvi_transmitter/encoder_b/cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   5.538         Logic Levels: 0  
                                                                                   Logic: 0.203ns(26.227%), Route: 0.571ns(73.773%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 sys_clk                                                 0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       7.694 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       9.014         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       9.078 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      2.420      11.498         pix_clk          
                                                                           r       u_dvi_transmitter/encoder_b/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      11.498                          
 clock uncertainty                                      -0.150      11.348                          

 Recovery time                                          -0.226      11.122                          

 Data required time                                                 11.122                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.122                          
 Data arrival time                                                   5.538                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.584                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_dvi_transmitter/encoder_b/cnt[2]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.764
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      2.420       4.764         pix_clk          
                                                                           r       u_dvi_transmitter/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.203       4.967 r       u_dvi_transmitter/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=45)       0.571       5.538         u_dvi_transmitter/reset
                                                                           r       u_dvi_transmitter/encoder_b/cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   5.538         Logic Levels: 0  
                                                                                   Logic: 0.203ns(26.227%), Route: 0.571ns(73.773%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 sys_clk                                                 0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       7.694 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       9.014         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       9.078 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      2.420      11.498         pix_clk          
                                                                           r       u_dvi_transmitter/encoder_b/cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      11.498                          
 clock uncertainty                                      -0.150      11.348                          

 Recovery time                                          -0.226      11.122                          

 Data required time                                                 11.122                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.122                          
 Data arrival time                                                   5.538                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.584                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_dvi_transmitter/encoder_b/cnt[0]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.764
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      2.420       4.764         pix_clk          
                                                                           r       u_dvi_transmitter/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.185       4.949 f       u_dvi_transmitter/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=45)       0.571       5.520         u_dvi_transmitter/reset
                                                                           f       u_dvi_transmitter/encoder_b/cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   5.520         Logic Levels: 0  
                                                                                   Logic: 0.185ns(24.471%), Route: 0.571ns(75.529%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      2.420       4.764         pix_clk          
                                                                           r       u_dvi_transmitter/encoder_b/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.764                          
 clock uncertainty                                       0.000       4.764                          

 Removal time                                           -0.064       4.700                          

 Data required time                                                  4.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.700                          
 Data arrival time                                                   5.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.820                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_dvi_transmitter/encoder_b/cnt[1]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.764
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      2.420       4.764         pix_clk          
                                                                           r       u_dvi_transmitter/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.185       4.949 f       u_dvi_transmitter/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=45)       0.571       5.520         u_dvi_transmitter/reset
                                                                           f       u_dvi_transmitter/encoder_b/cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   5.520         Logic Levels: 0  
                                                                                   Logic: 0.185ns(24.471%), Route: 0.571ns(75.529%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      2.420       4.764         pix_clk          
                                                                           r       u_dvi_transmitter/encoder_b/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.764                          
 clock uncertainty                                       0.000       4.764                          

 Removal time                                           -0.064       4.700                          

 Data required time                                                  4.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.700                          
 Data arrival time                                                   5.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.820                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_dvi_transmitter/encoder_b/cnt[2]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.764
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      2.420       4.764         pix_clk          
                                                                           r       u_dvi_transmitter/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.185       4.949 f       u_dvi_transmitter/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=45)       0.571       5.520         u_dvi_transmitter/reset
                                                                           f       u_dvi_transmitter/encoder_b/cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   5.520         Logic Levels: 0  
                                                                                   Logic: 0.185ns(24.471%), Route: 0.571ns(75.529%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      2.420       4.764         pix_clk          
                                                                           r       u_dvi_transmitter/encoder_b/cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.764                          
 clock uncertainty                                       0.000       4.764                          

 Removal time                                           -0.064       4.700                          

 Data required time                                                  4.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.700                          
 Data arrival time                                                   5.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.820                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/CLK (GTP_DFF_R)
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1_0/RSTA (GTP_DRM36K_E1)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 sys_clk                                                 0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1704.394 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320    1705.714         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066    1705.780 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420    1708.200         cfg_clk          
                                                                           r       rstn_1ms[6]/CLK (GTP_DFF_R)

                                   tco                   0.203    1708.403 r       rstn_1ms[6]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.467    1708.870         rstn_1ms[6]      
                                                                                   N42_10_cpy/I0 (GTP_LUT4)
                                   td                    0.185    1709.055 r       N42_10_cpy/Z (GTP_LUT4)
                                   net (fanout=8)        0.541    1709.596         _N3262_cpy       
                                                                                   sync_vg/N0_cpy/I4 (GTP_LUT6)
                                   td                    0.074    1709.670 r       sync_vg/N0_cpy/Z (GTP_LUT6)
                                   net (fanout=137)      1.524    1711.194         sync_vg/N0_cpy_rnmt
                                                                           r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1_0/RSTA (GTP_DRM36K_E1)

 Data arrival time                                                1711.194         Logic Levels: 2  
                                                                                   Logic: 0.462ns(15.431%), Route: 2.532ns(84.569%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 sys_clk                                                 0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1704.662 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320    1705.982         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064    1706.046 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      2.420    1708.466         pix_clk          
                                                                           r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1_0/CLKA (GTP_DRM36K_E1)
 clock pessimism                                         0.000    1708.466                          
 clock uncertainty                                      -0.150    1708.316                          

 Recovery time                                          -0.395    1707.921                          

 Data required time                                               1707.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1707.921                          
 Data arrival time                                                1711.194                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.273                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/CLK (GTP_DFF_R)
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1_0/RSTB (GTP_DRM36K_E1)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 sys_clk                                                 0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1704.394 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320    1705.714         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066    1705.780 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420    1708.200         cfg_clk          
                                                                           r       rstn_1ms[6]/CLK (GTP_DFF_R)

                                   tco                   0.203    1708.403 r       rstn_1ms[6]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.467    1708.870         rstn_1ms[6]      
                                                                                   N42_10_cpy/I0 (GTP_LUT4)
                                   td                    0.185    1709.055 r       N42_10_cpy/Z (GTP_LUT4)
                                   net (fanout=8)        0.541    1709.596         _N3262_cpy       
                                                                                   sync_vg/N0_cpy/I4 (GTP_LUT6)
                                   td                    0.074    1709.670 r       sync_vg/N0_cpy/Z (GTP_LUT6)
                                   net (fanout=137)      1.524    1711.194         sync_vg/N0_cpy_rnmt
                                                                           r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1_0/RSTB (GTP_DRM36K_E1)

 Data arrival time                                                1711.194         Logic Levels: 2  
                                                                                   Logic: 0.462ns(15.431%), Route: 2.532ns(84.569%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 sys_clk                                                 0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1704.662 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320    1705.982         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064    1706.046 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      2.420    1708.466         pix_clk          
                                                                           r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1_0/CLKB (GTP_DRM36K_E1)
 clock pessimism                                         0.000    1708.466                          
 clock uncertainty                                      -0.150    1708.316                          

 Recovery time                                          -0.395    1707.921                          

 Data required time                                               1707.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1707.921                          
 Data arrival time                                                1711.194                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.273                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/CLK (GTP_DFF_R)
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1_1/RSTA (GTP_DRM36K_E1)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 sys_clk                                                 0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1704.394 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320    1705.714         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066    1705.780 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420    1708.200         cfg_clk          
                                                                           r       rstn_1ms[6]/CLK (GTP_DFF_R)

                                   tco                   0.203    1708.403 r       rstn_1ms[6]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.467    1708.870         rstn_1ms[6]      
                                                                                   N42_10_cpy/I0 (GTP_LUT4)
                                   td                    0.185    1709.055 r       N42_10_cpy/Z (GTP_LUT4)
                                   net (fanout=8)        0.541    1709.596         _N3262_cpy       
                                                                                   sync_vg/N0_cpy/I4 (GTP_LUT6)
                                   td                    0.074    1709.670 r       sync_vg/N0_cpy/Z (GTP_LUT6)
                                   net (fanout=137)      1.524    1711.194         sync_vg/N0_cpy_rnmt
                                                                           r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1_1/RSTA (GTP_DRM36K_E1)

 Data arrival time                                                1711.194         Logic Levels: 2  
                                                                                   Logic: 0.462ns(15.431%), Route: 2.532ns(84.569%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 sys_clk                                                 0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1704.662 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320    1705.982         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064    1706.046 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      2.420    1708.466         pix_clk          
                                                                           r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1_1/CLKA (GTP_DRM36K_E1)
 clock pessimism                                         0.000    1708.466                          
 clock uncertainty                                      -0.150    1708.316                          

 Recovery time                                          -0.395    1707.921                          

 Data required time                                               1707.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1707.921                          
 Data arrival time                                                1711.194                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.273                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/CLK (GTP_DFF_R)
Endpoint    : video_display/pixel_data[0]/P (GTP_DFF_P)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.346 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420       4.766         cfg_clk          
                                                                           r       rstn_1ms[4]/CLK (GTP_DFF_R)

                                   tco                   0.185       4.951 f       rstn_1ms[4]/Q (GTP_DFF_R)
                                   net (fanout=5)        0.505       5.456         rstn_1ms[4]      
                                                                                   sync_vg/N0_cpy/I0 (GTP_LUT6)
                                   td                    0.160       5.616 f       sync_vg/N0_cpy/Z (GTP_LUT6)
                                   net (fanout=137)      0.809       6.425         sync_vg/N0_cpy_rnmt
                                                                           f       video_display/pixel_data[0]/P (GTP_DFF_P)

 Data arrival time                                                   6.425         Logic Levels: 1  
                                                                                   Logic: 0.345ns(20.796%), Route: 1.314ns(79.204%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      2.420       4.764         pix_clk          
                                                                           r       video_display/pixel_data[0]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       4.764                          
 clock uncertainty                                       0.150       4.914                          

 Removal time                                           -0.064       4.850                          

 Data required time                                                  4.850                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.850                          
 Data arrival time                                                   6.425                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.575                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/CLK (GTP_DFF_R)
Endpoint    : video_display/pixel_data[1]/P (GTP_DFF_P)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.346 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420       4.766         cfg_clk          
                                                                           r       rstn_1ms[4]/CLK (GTP_DFF_R)

                                   tco                   0.185       4.951 f       rstn_1ms[4]/Q (GTP_DFF_R)
                                   net (fanout=5)        0.505       5.456         rstn_1ms[4]      
                                                                                   sync_vg/N0_cpy/I0 (GTP_LUT6)
                                   td                    0.160       5.616 f       sync_vg/N0_cpy/Z (GTP_LUT6)
                                   net (fanout=137)      0.809       6.425         sync_vg/N0_cpy_rnmt
                                                                           f       video_display/pixel_data[1]/P (GTP_DFF_P)

 Data arrival time                                                   6.425         Logic Levels: 1  
                                                                                   Logic: 0.345ns(20.796%), Route: 1.314ns(79.204%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      2.420       4.764         pix_clk          
                                                                           r       video_display/pixel_data[1]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       4.764                          
 clock uncertainty                                       0.150       4.914                          

 Removal time                                           -0.064       4.850                          

 Data required time                                                  4.850                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.850                          
 Data arrival time                                                   6.425                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.575                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/CLK (GTP_DFF_R)
Endpoint    : video_display/pixel_data[2]/P (GTP_DFF_P)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.346 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420       4.766         cfg_clk          
                                                                           r       rstn_1ms[4]/CLK (GTP_DFF_R)

                                   tco                   0.185       4.951 f       rstn_1ms[4]/Q (GTP_DFF_R)
                                   net (fanout=5)        0.505       5.456         rstn_1ms[4]      
                                                                                   sync_vg/N0_cpy/I0 (GTP_LUT6)
                                   td                    0.160       5.616 f       sync_vg/N0_cpy/Z (GTP_LUT6)
                                   net (fanout=137)      0.809       6.425         sync_vg/N0_cpy_rnmt
                                                                           f       video_display/pixel_data[2]/P (GTP_DFF_P)

 Data arrival time                                                   6.425         Logic Levels: 1  
                                                                                   Logic: 0.345ns(20.796%), Route: 1.314ns(79.204%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      2.420       4.764         pix_clk          
                                                                           r       video_display/pixel_data[2]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       4.764                          
 clock uncertainty                                       0.150       4.914                          

 Removal time                                           -0.064       4.850                          

 Data required time                                                  4.850                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.850                          
 Data arrival time                                                   6.425                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.575                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)
Endpoint    : tmds_clk_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      0.932       3.276         pix_clk          
                                                                                   u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       3.340 r       u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=16)       2.420       5.760         pix_clk_x5       
                                                                           r       u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)

                                   tco                   0.429       6.189 f       u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/DO (GTP_OSERDES_E2)
                                   net (fanout=1)        0.000       6.189         u_dvi_transmitter/serializer_clk/tx_data_out
                                                                                   u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/I (GTP_OUTBUFDS)
                                   td                    2.183       8.372 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/OB (GTP_OUTBUFDS)
                                   net (fanout=1)        0.000       8.372         tmds_clk_n       
 tmds_clk_n                                                                r       tmds_clk_n (port)

 Data arrival time                                                   8.372         Logic Levels: 1  
                                                                                   Logic: 2.612ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      0.932       3.276         pix_clk          
                                                                                   u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       3.340 r       u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=16)       2.420       5.760         pix_clk_x5       
                                                                           r       u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)

                                   tco                   0.429       6.189 r       u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/DO (GTP_OSERDES_E2)
                                   net (fanout=1)        0.000       6.189         u_dvi_transmitter/serializer_clk/tx_data_out
                                                                                   u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/I (GTP_OUTBUFDS)
                                   td                    2.183       8.372 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/O (GTP_OUTBUFDS)
                                   net (fanout=1)        0.000       8.372         tmds_clk_p       
 tmds_clk_p                                                                r       tmds_clk_p (port)

 Data arrival time                                                   8.372         Logic Levels: 1  
                                                                                   Logic: 2.612ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)
Endpoint    : tmds_data_n[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      0.932       3.276         pix_clk          
                                                                                   u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       3.340 r       u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=16)       2.420       5.760         pix_clk_x5       
                                                                           r       u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)

                                   tco                   0.429       6.189 f       u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/DO (GTP_OSERDES_E2)
                                   net (fanout=1)        0.000       6.189         u_dvi_transmitter/serializer_b/tx_data_out
                                                                                   u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/I (GTP_OUTBUFDS)
                                   td                    2.183       8.372 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/OB (GTP_OUTBUFDS)
                                   net (fanout=1)        0.000       8.372         nt_tmds_data_n[0]
 tmds_data_n[0]                                                            r       tmds_data_n[0] (port)

 Data arrival time                                                   8.372         Logic Levels: 1  
                                                                                   Logic: 2.612ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)
Endpoint    : tmds_clk_n (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.181         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.245 f       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      0.932       3.177         pix_clk          
                                                                                   u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       3.241 f       u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=16)       2.420       5.661         pix_clk_x5       
                                                                           f       u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)

                                   tco                   0.429       6.090 r       u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/DO (GTP_OSERDES_E2)
                                   net (fanout=1)        0.000       6.090         u_dvi_transmitter/serializer_clk/tx_data_out
                                                                                   u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/I (GTP_OUTBUFDS)
                                   td                    2.159       8.249 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/OB (GTP_OUTBUFDS)
                                   net (fanout=1)        0.000       8.249         tmds_clk_n       
 tmds_clk_n                                                                f       tmds_clk_n (port)

 Data arrival time                                                   8.249         Logic Levels: 1  
                                                                                   Logic: 2.588ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.181         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.245 f       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      0.932       3.177         pix_clk          
                                                                                   u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       3.241 f       u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=16)       2.420       5.661         pix_clk_x5       
                                                                           f       u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)

                                   tco                   0.429       6.090 f       u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/DO (GTP_OSERDES_E2)
                                   net (fanout=1)        0.000       6.090         u_dvi_transmitter/serializer_clk/tx_data_out
                                                                                   u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/I (GTP_OUTBUFDS)
                                   td                    2.159       8.249 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/O (GTP_OUTBUFDS)
                                   net (fanout=1)        0.000       8.249         tmds_clk_p       
 tmds_clk_p                                                                f       tmds_clk_p (port)

 Data arrival time                                                   8.249         Logic Levels: 1  
                                                                                   Logic: 2.588ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)
Endpoint    : tmds_data_n[0] (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.181         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.245 f       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=335)      0.932       3.177         pix_clk          
                                                                                   u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       3.241 f       u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=16)       2.420       5.661         pix_clk_x5       
                                                                           f       u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)

                                   tco                   0.429       6.090 r       u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/DO (GTP_OSERDES_E2)
                                   net (fanout=1)        0.000       6.090         u_dvi_transmitter/serializer_b/tx_data_out
                                                                                   u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/I (GTP_OUTBUFDS)
                                   td                    2.159       8.249 f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/OB (GTP_OUTBUFDS)
                                   net (fanout=1)        0.000       8.249         nt_tmds_data_n[0]
 tmds_data_n[0]                                                            f       tmds_data_n[0] (port)

 Data arrival time                                                   8.249         Logic Levels: 1  
                                                                                   Logic: 2.588ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

{sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.901      50.101          0.200           High Pulse Width                          rstn_1ms[0]/CLK
 49.901      50.101          0.200           Low Pulse Width                           rstn_1ms[0]/CLK
 49.901      50.101          0.200           High Pulse Width                          rstn_1ms[1]/CLK
====================================================================================================

{sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.767       3.367           1.600           High Pulse Width                          u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/OCLKDIV
 1.767       3.367           1.600           Low Pulse Width                           u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/OCLKDIV
 1.767       3.367           1.600           High Pulse Width                          u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_slave/OCLKDIV
====================================================================================================

{sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.257       0.673           0.416           High Pulse Width                          u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/OCLK
 0.257       0.673           0.416           Low Pulse Width                           u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/OCLK
 0.257       0.673           0.416           High Pulse Width                          u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/SERCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                                               
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/13_HDMI_picture_char_add/project/compile/hdmi_picture_char_add_comp.adf               
|            | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/13_HDMI_picture_char_add/constraint/13_HDMI_picture_char_add.fdc                      
| Output     | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/13_HDMI_picture_char_add/project/synthesize/hdmi_picture_char_add_syn.adf             
|            | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/13_HDMI_picture_char_add/project/synthesize/hdmi_picture_char_add_syn.vm              
|            | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/13_HDMI_picture_char_add/project/synthesize/hdmi_picture_char_add_controlsets.txt     
|            | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/13_HDMI_picture_char_add/project/synthesize/snr.db                                    
|            | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/13_HDMI_picture_char_add/project/synthesize/hdmi_picture_char_add.snr                 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 330 MB
Total CPU time to synthesize completion : 0h:0m:9s
Process Total CPU time to synthesize completion : 0h:0m:9s
Total real time to synthesize completion : 0h:0m:11s
