// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module MatchCalculator (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bx_V,
        match1_dataarray_data_V_address0,
        match1_dataarray_data_V_ce0,
        match1_dataarray_data_V_q0,
        match1_nentries_0_V_read,
        match1_nentries_1_V_read,
        match2_dataarray_data_V_address0,
        match2_dataarray_data_V_ce0,
        match2_dataarray_data_V_q0,
        match2_nentries_0_V_read,
        match2_nentries_1_V_read,
        match3_dataarray_data_V_address0,
        match3_dataarray_data_V_ce0,
        match3_dataarray_data_V_q0,
        match3_nentries_0_V_read,
        match3_nentries_1_V_read,
        match4_dataarray_data_V_address0,
        match4_dataarray_data_V_ce0,
        match4_dataarray_data_V_q0,
        match4_nentries_0_V_read,
        match4_nentries_1_V_read,
        match5_dataarray_data_V_address0,
        match5_dataarray_data_V_ce0,
        match5_dataarray_data_V_q0,
        match5_nentries_0_V_read,
        match5_nentries_1_V_read,
        match6_dataarray_data_V_address0,
        match6_dataarray_data_V_ce0,
        match6_dataarray_data_V_q0,
        match6_nentries_0_V_read,
        match6_nentries_1_V_read,
        match7_dataarray_data_V_address0,
        match7_dataarray_data_V_ce0,
        match7_dataarray_data_V_q0,
        match7_nentries_0_V_read,
        match7_nentries_1_V_read,
        match8_dataarray_data_V_address0,
        match8_dataarray_data_V_ce0,
        match8_dataarray_data_V_q0,
        match8_nentries_0_V_read,
        match8_nentries_1_V_read,
        allstub_dataarray_data_V_address0,
        allstub_dataarray_data_V_ce0,
        allstub_dataarray_data_V_q0,
        allproj_dataarray_data_V_address0,
        allproj_dataarray_data_V_ce0,
        allproj_dataarray_data_V_q0,
        bx_o_V,
        bx_o_V_ap_vld,
        fullmatch1_dataarray_data_V_address0,
        fullmatch1_dataarray_data_V_ce0,
        fullmatch1_dataarray_data_V_we0,
        fullmatch1_dataarray_data_V_d0,
        fullmatch1_nentries_0_V,
        fullmatch1_nentries_0_V_ap_vld,
        fullmatch1_nentries_1_V,
        fullmatch1_nentries_1_V_ap_vld,
        fullmatch2_dataarray_data_V_address0,
        fullmatch2_dataarray_data_V_ce0,
        fullmatch2_dataarray_data_V_we0,
        fullmatch2_dataarray_data_V_d0,
        fullmatch2_nentries_0_V,
        fullmatch2_nentries_0_V_ap_vld,
        fullmatch2_nentries_1_V,
        fullmatch2_nentries_1_V_ap_vld,
        fullmatch3_dataarray_data_V_address0,
        fullmatch3_dataarray_data_V_ce0,
        fullmatch3_dataarray_data_V_we0,
        fullmatch3_dataarray_data_V_d0,
        fullmatch3_nentries_0_V,
        fullmatch3_nentries_0_V_ap_vld,
        fullmatch3_nentries_1_V,
        fullmatch3_nentries_1_V_ap_vld,
        fullmatch4_dataarray_data_V_address0,
        fullmatch4_dataarray_data_V_ce0,
        fullmatch4_dataarray_data_V_we0,
        fullmatch4_dataarray_data_V_d0,
        fullmatch4_nentries_0_V,
        fullmatch4_nentries_0_V_ap_vld,
        fullmatch4_nentries_1_V,
        fullmatch4_nentries_1_V_ap_vld,
        fullmatch5_dataarray_data_V_address0,
        fullmatch5_dataarray_data_V_ce0,
        fullmatch5_dataarray_data_V_we0,
        fullmatch5_dataarray_data_V_d0,
        fullmatch5_nentries_0_V,
        fullmatch5_nentries_0_V_ap_vld,
        fullmatch5_nentries_1_V,
        fullmatch5_nentries_1_V_ap_vld,
        fullmatch6_dataarray_data_V_address0,
        fullmatch6_dataarray_data_V_ce0,
        fullmatch6_dataarray_data_V_we0,
        fullmatch6_dataarray_data_V_d0,
        fullmatch6_nentries_0_V,
        fullmatch6_nentries_0_V_ap_vld,
        fullmatch6_nentries_1_V,
        fullmatch6_nentries_1_V_ap_vld,
        fullmatch7_dataarray_data_V_address0,
        fullmatch7_dataarray_data_V_ce0,
        fullmatch7_dataarray_data_V_we0,
        fullmatch7_dataarray_data_V_d0,
        fullmatch7_nentries_0_V,
        fullmatch7_nentries_0_V_ap_vld,
        fullmatch7_nentries_1_V,
        fullmatch7_nentries_1_V_ap_vld
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state10 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [2:0] bx_V;
output  [7:0] match1_dataarray_data_V_address0;
output   match1_dataarray_data_V_ce0;
input  [13:0] match1_dataarray_data_V_q0;
input  [7:0] match1_nentries_0_V_read;
input  [7:0] match1_nentries_1_V_read;
output  [7:0] match2_dataarray_data_V_address0;
output   match2_dataarray_data_V_ce0;
input  [13:0] match2_dataarray_data_V_q0;
input  [7:0] match2_nentries_0_V_read;
input  [7:0] match2_nentries_1_V_read;
output  [7:0] match3_dataarray_data_V_address0;
output   match3_dataarray_data_V_ce0;
input  [13:0] match3_dataarray_data_V_q0;
input  [7:0] match3_nentries_0_V_read;
input  [7:0] match3_nentries_1_V_read;
output  [7:0] match4_dataarray_data_V_address0;
output   match4_dataarray_data_V_ce0;
input  [13:0] match4_dataarray_data_V_q0;
input  [7:0] match4_nentries_0_V_read;
input  [7:0] match4_nentries_1_V_read;
output  [7:0] match5_dataarray_data_V_address0;
output   match5_dataarray_data_V_ce0;
input  [13:0] match5_dataarray_data_V_q0;
input  [7:0] match5_nentries_0_V_read;
input  [7:0] match5_nentries_1_V_read;
output  [7:0] match6_dataarray_data_V_address0;
output   match6_dataarray_data_V_ce0;
input  [13:0] match6_dataarray_data_V_q0;
input  [7:0] match6_nentries_0_V_read;
input  [7:0] match6_nentries_1_V_read;
output  [7:0] match7_dataarray_data_V_address0;
output   match7_dataarray_data_V_ce0;
input  [13:0] match7_dataarray_data_V_q0;
input  [7:0] match7_nentries_0_V_read;
input  [7:0] match7_nentries_1_V_read;
output  [7:0] match8_dataarray_data_V_address0;
output   match8_dataarray_data_V_ce0;
input  [13:0] match8_dataarray_data_V_q0;
input  [7:0] match8_nentries_0_V_read;
input  [7:0] match8_nentries_1_V_read;
output  [9:0] allstub_dataarray_data_V_address0;
output   allstub_dataarray_data_V_ce0;
input  [35:0] allstub_dataarray_data_V_q0;
output  [9:0] allproj_dataarray_data_V_address0;
output   allproj_dataarray_data_V_ce0;
input  [59:0] allproj_dataarray_data_V_q0;
output  [2:0] bx_o_V;
output   bx_o_V_ap_vld;
output  [7:0] fullmatch1_dataarray_data_V_address0;
output   fullmatch1_dataarray_data_V_ce0;
output   fullmatch1_dataarray_data_V_we0;
output  [44:0] fullmatch1_dataarray_data_V_d0;
output  [7:0] fullmatch1_nentries_0_V;
output   fullmatch1_nentries_0_V_ap_vld;
output  [7:0] fullmatch1_nentries_1_V;
output   fullmatch1_nentries_1_V_ap_vld;
output  [7:0] fullmatch2_dataarray_data_V_address0;
output   fullmatch2_dataarray_data_V_ce0;
output   fullmatch2_dataarray_data_V_we0;
output  [44:0] fullmatch2_dataarray_data_V_d0;
output  [7:0] fullmatch2_nentries_0_V;
output   fullmatch2_nentries_0_V_ap_vld;
output  [7:0] fullmatch2_nentries_1_V;
output   fullmatch2_nentries_1_V_ap_vld;
output  [7:0] fullmatch3_dataarray_data_V_address0;
output   fullmatch3_dataarray_data_V_ce0;
output   fullmatch3_dataarray_data_V_we0;
output  [44:0] fullmatch3_dataarray_data_V_d0;
output  [7:0] fullmatch3_nentries_0_V;
output   fullmatch3_nentries_0_V_ap_vld;
output  [7:0] fullmatch3_nentries_1_V;
output   fullmatch3_nentries_1_V_ap_vld;
output  [7:0] fullmatch4_dataarray_data_V_address0;
output   fullmatch4_dataarray_data_V_ce0;
output   fullmatch4_dataarray_data_V_we0;
output  [44:0] fullmatch4_dataarray_data_V_d0;
output  [7:0] fullmatch4_nentries_0_V;
output   fullmatch4_nentries_0_V_ap_vld;
output  [7:0] fullmatch4_nentries_1_V;
output   fullmatch4_nentries_1_V_ap_vld;
output  [7:0] fullmatch5_dataarray_data_V_address0;
output   fullmatch5_dataarray_data_V_ce0;
output   fullmatch5_dataarray_data_V_we0;
output  [44:0] fullmatch5_dataarray_data_V_d0;
output  [7:0] fullmatch5_nentries_0_V;
output   fullmatch5_nentries_0_V_ap_vld;
output  [7:0] fullmatch5_nentries_1_V;
output   fullmatch5_nentries_1_V_ap_vld;
output  [7:0] fullmatch6_dataarray_data_V_address0;
output   fullmatch6_dataarray_data_V_ce0;
output   fullmatch6_dataarray_data_V_we0;
output  [44:0] fullmatch6_dataarray_data_V_d0;
output  [7:0] fullmatch6_nentries_0_V;
output   fullmatch6_nentries_0_V_ap_vld;
output  [7:0] fullmatch6_nentries_1_V;
output   fullmatch6_nentries_1_V_ap_vld;
output  [7:0] fullmatch7_dataarray_data_V_address0;
output   fullmatch7_dataarray_data_V_ce0;
output   fullmatch7_dataarray_data_V_we0;
output  [44:0] fullmatch7_dataarray_data_V_d0;
output  [7:0] fullmatch7_nentries_0_V;
output   fullmatch7_nentries_0_V_ap_vld;
output  [7:0] fullmatch7_nentries_1_V;
output   fullmatch7_nentries_1_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg match1_dataarray_data_V_ce0;
reg match2_dataarray_data_V_ce0;
reg match3_dataarray_data_V_ce0;
reg match4_dataarray_data_V_ce0;
reg match5_dataarray_data_V_ce0;
reg match6_dataarray_data_V_ce0;
reg match7_dataarray_data_V_ce0;
reg match8_dataarray_data_V_ce0;
reg allstub_dataarray_data_V_ce0;
reg allproj_dataarray_data_V_ce0;
reg bx_o_V_ap_vld;
reg fullmatch1_dataarray_data_V_ce0;
reg fullmatch1_dataarray_data_V_we0;
reg[7:0] fullmatch1_nentries_0_V;
reg fullmatch1_nentries_0_V_ap_vld;
reg[7:0] fullmatch1_nentries_1_V;
reg fullmatch1_nentries_1_V_ap_vld;
reg fullmatch2_dataarray_data_V_ce0;
reg fullmatch2_dataarray_data_V_we0;
reg[7:0] fullmatch2_nentries_0_V;
reg fullmatch2_nentries_0_V_ap_vld;
reg[7:0] fullmatch2_nentries_1_V;
reg fullmatch2_nentries_1_V_ap_vld;
reg fullmatch3_dataarray_data_V_ce0;
reg fullmatch3_dataarray_data_V_we0;
reg[7:0] fullmatch3_nentries_0_V;
reg fullmatch3_nentries_0_V_ap_vld;
reg[7:0] fullmatch3_nentries_1_V;
reg fullmatch3_nentries_1_V_ap_vld;
reg fullmatch4_dataarray_data_V_ce0;
reg fullmatch4_dataarray_data_V_we0;
reg[7:0] fullmatch4_nentries_0_V;
reg fullmatch4_nentries_0_V_ap_vld;
reg[7:0] fullmatch4_nentries_1_V;
reg fullmatch4_nentries_1_V_ap_vld;
reg fullmatch5_dataarray_data_V_ce0;
reg fullmatch5_dataarray_data_V_we0;
reg[7:0] fullmatch5_nentries_0_V;
reg fullmatch5_nentries_0_V_ap_vld;
reg[7:0] fullmatch5_nentries_1_V;
reg fullmatch5_nentries_1_V_ap_vld;
reg fullmatch6_dataarray_data_V_ce0;
reg fullmatch6_dataarray_data_V_we0;
reg[7:0] fullmatch6_nentries_0_V;
reg fullmatch6_nentries_0_V_ap_vld;
reg[7:0] fullmatch6_nentries_1_V;
reg fullmatch6_nentries_1_V_ap_vld;
reg fullmatch7_dataarray_data_V_ce0;
reg fullmatch7_dataarray_data_V_we0;
reg[7:0] fullmatch7_nentries_0_V;
reg fullmatch7_nentries_0_V_ap_vld;
reg[7:0] fullmatch7_nentries_1_V;
reg fullmatch7_nentries_1_V_ap_vld;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [2:0] LUT_matchcut_phi1_address0;
reg    LUT_matchcut_phi1_ce0;
wire   [6:0] LUT_matchcut_phi1_q0;
wire   [2:0] LUT_matchcut_z2_address0;
reg    LUT_matchcut_z2_ce0;
wire   [7:0] LUT_matchcut_z2_q0;
reg   [13:0] cm_L3_next_data_V_reg_755;
reg   [44:0] bestmatch_next_data_s_reg_767;
reg   [13:0] cm_L3_next_data_V_2_reg_786;
reg   [13:0] p_Val2_37_reg_798;
reg   [13:0] cm_L2_2_next_data_V_2_reg_810;
reg   [13:0] cm_L2_1_next_data_V_2_reg_822;
reg   [13:0] p_Val2_33_reg_834;
reg   [13:0] p_Val2_29_reg_846;
reg   [13:0] cm_L2_2_next_data_V_reg_858;
reg   [13:0] cm_L2_1_next_data_V_reg_870;
reg   [13:0] cm_L1_4_next_data_V_2_reg_882;
reg   [13:0] cm_L1_3_next_data_V_2_reg_894;
reg   [13:0] cm_L1_2_next_data_V_2_reg_906;
reg   [13:0] cm_L1_1_next_data_V_2_reg_918;
reg   [13:0] p_Val2_24_reg_930;
reg   [13:0] p_Val2_19_reg_942;
reg   [13:0] p_Val2_13_reg_954;
reg   [13:0] p_Val2_3_reg_966;
reg   [13:0] cm_L1_4_next_data_V_reg_978;
reg   [13:0] cm_L1_3_next_data_V_reg_990;
reg   [13:0] cm_L1_2_next_data_V_reg_1002;
reg   [13:0] cm_L1_1_next_data_V_reg_1014;
reg   [6:0] p_s_reg_1026;
reg   [6:0] p_1_reg_1037;
reg   [6:0] p_2_reg_1048;
reg   [6:0] p_3_reg_1059;
reg   [6:0] p_4_reg_1070;
reg   [6:0] p_5_reg_1081;
reg   [6:0] p_6_reg_1092;
reg   [6:0] p_7_reg_1103;
reg   [6:0] p_8_reg_1114;
reg   [0:0] read1_reg_1125;
reg   [0:0] read2_reg_1136;
reg   [0:0] read3_reg_1147;
reg   [0:0] read4_reg_1158;
reg   [0:0] read5_reg_1169;
reg   [0:0] read6_reg_1180;
reg   [0:0] read7_reg_1191;
reg   [0:0] read8_reg_1202;
reg   [0:0] inread_assign_reg_1213;
reg   [0:0] inread_assign_1_reg_1225;
reg   [0:0] inread_assign_2_reg_1237;
reg   [0:0] inread_assign_3_reg_1249;
reg   [0:0] valid_L1_1_next_reg_1261;
reg   [0:0] valid_L1_2_next_reg_1273;
reg   [0:0] valid_L1_3_next_reg_1285;
reg   [0:0] valid_L1_4_next_reg_1297;
reg   [0:0] vA_L1_1_next_3_reg_1309;
reg   [0:0] vA_L1_2_next_3_reg_1321;
reg   [0:0] vA_L1_3_next_3_reg_1333;
reg   [0:0] vA_L1_4_next_3_reg_1345;
reg   [0:0] valid_L1_1_next_3_reg_1357;
reg   [0:0] valid_L1_2_next_3_reg_1369;
reg   [0:0] valid_L1_3_next_3_reg_1381;
reg   [0:0] valid_L1_4_next_3_reg_1393;
reg   [0:0] sA_L1_1_next_3_reg_1405;
reg   [0:0] sA_L1_2_next_3_reg_1417;
reg   [0:0] sA_L1_3_next_3_reg_1429;
reg   [0:0] sA_L1_4_next_3_reg_1441;
reg   [0:0] sB_L1_1_next_3_reg_1453;
reg   [0:0] sB_L1_2_next_3_reg_1465;
reg   [0:0] sB_L1_3_next_3_reg_1477;
reg   [0:0] sB_L1_4_next_3_reg_1489;
reg   [0:0] inread_assign_4_reg_1501;
reg   [0:0] inread_assign_5_reg_1513;
reg   [0:0] valid_L2_1_next_reg_1525;
reg   [0:0] valid_L2_2_next_reg_1537;
reg   [0:0] vA_L2_1_next_1_reg_1549;
reg   [0:0] vA_L2_2_next_1_reg_1561;
reg   [0:0] valid_L2_1_next_3_reg_1573;
reg   [0:0] valid_L2_2_next_3_reg_1585;
reg   [0:0] sA_L2_1_next_3_reg_1597;
reg   [0:0] sA_L2_2_next_3_reg_1609;
reg   [0:0] sB_L2_1_next_3_reg_1621;
reg   [0:0] sB_L2_2_next_3_reg_1633;
reg   [0:0] valid_L3_next_reg_1645;
reg   [0:0] vA_L3_next_1_reg_1657;
reg   [0:0] valid_L3_next_3_reg_1669;
reg   [0:0] sA_L3_next_3_reg_1681;
reg   [0:0] sB_L3_next_3_reg_1693;
reg   [0:0] goodmatch_next_reg_1705;
wire   [0:0] tmp_40_fu_1723_p1;
reg   [0:0] tmp_40_reg_7408;
wire   [6:0] ncm1_V_fu_1735_p3;
reg   [6:0] ncm1_V_reg_7420;
wire   [6:0] ncm2_V_fu_1751_p3;
reg   [6:0] ncm2_V_reg_7425;
wire   [6:0] ncm3_V_fu_1767_p3;
reg   [6:0] ncm3_V_reg_7430;
wire   [6:0] ncm4_V_fu_1783_p3;
reg   [6:0] ncm4_V_reg_7435;
wire   [6:0] ncm5_V_fu_1799_p3;
reg   [6:0] ncm5_V_reg_7440;
wire   [6:0] ncm6_V_fu_1815_p3;
reg   [6:0] ncm6_V_reg_7445;
wire   [6:0] ncm7_V_fu_1831_p3;
reg   [6:0] ncm7_V_reg_7450;
wire   [6:0] ncm8_V_fu_1847_p3;
reg   [6:0] ncm8_V_reg_7455;
wire   [9:0] tmp_100_cast_fu_1868_p1;
reg   [9:0] tmp_100_cast_reg_7460;
reg   [7:0] fullmatch7_dataarray_reg_7470;
wire   [0:0] tmp_1_fu_1872_p2;
reg   [0:0] tmp_1_reg_7475;
wire   [0:0] tmp_3_fu_1878_p2;
reg   [0:0] tmp_3_reg_7481;
wire   [0:0] tmp_5_fu_1884_p2;
reg   [0:0] tmp_5_reg_7487;
wire   [0:0] tmp_9_fu_1890_p2;
reg   [0:0] tmp_9_reg_7493;
wire   [0:0] tmp_10_fu_1896_p2;
reg   [0:0] tmp_10_reg_7499;
wire   [0:0] tmp_12_fu_1902_p2;
reg   [0:0] tmp_12_reg_7505;
wire   [0:0] tmp_14_fu_1908_p2;
reg   [0:0] tmp_14_reg_7511;
wire   [0:0] tmp_16_fu_1914_p2;
reg   [0:0] tmp_16_reg_7517;
wire   [0:0] tmp_6_fu_1950_p2;
reg   [0:0] tmp_6_reg_7523;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_6_reg_7523_pp0_iter1_reg;
reg   [0:0] tmp_6_reg_7523_pp0_iter2_reg;
reg   [0:0] tmp_6_reg_7523_pp0_iter3_reg;
reg   [0:0] tmp_6_reg_7523_pp0_iter4_reg;
reg   [0:0] tmp_6_reg_7523_pp0_iter5_reg;
reg   [0:0] tmp_6_reg_7523_pp0_iter6_reg;
wire   [6:0] istep_V_fu_1956_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [6:0] addr1_V_1_fu_1968_p3;
reg   [6:0] addr1_V_1_reg_7532;
wire   [6:0] p_9_fu_1982_p3;
reg   [6:0] p_9_reg_7538;
wire   [6:0] addr3_V_1_fu_1996_p3;
reg   [6:0] addr3_V_1_reg_7544;
wire   [6:0] p_10_fu_2010_p3;
reg   [6:0] p_10_reg_7550;
wire   [6:0] addr5_V_1_fu_2024_p3;
reg   [6:0] addr5_V_1_reg_7556;
wire   [6:0] p_11_fu_2038_p3;
reg   [6:0] p_11_reg_7562;
wire   [6:0] addr7_V_1_fu_2052_p3;
reg   [6:0] addr7_V_1_reg_7568;
wire   [6:0] p_12_fu_2066_p3;
reg   [6:0] p_12_reg_7574;
wire   [0:0] tmp_38_fu_2170_p2;
reg   [0:0] tmp_38_reg_7620;
reg   [0:0] tmp_38_reg_7620_pp0_iter1_reg;
reg   [0:0] tmp_38_reg_7620_pp0_iter2_reg;
reg   [0:0] tmp_38_reg_7620_pp0_iter3_reg;
reg   [0:0] tmp_38_reg_7620_pp0_iter4_reg;
reg   [0:0] tmp_38_reg_7620_pp0_iter5_reg;
reg   [0:0] tmp_38_reg_7620_pp0_iter6_reg;
wire   [0:0] valid1_fu_2180_p2;
reg   [0:0] valid1_reg_7625;
wire   [0:0] valid2_fu_2189_p2;
reg   [0:0] valid2_reg_7631;
wire   [0:0] valid3_fu_2198_p2;
reg   [0:0] valid3_reg_7637;
wire   [0:0] valid4_fu_2207_p2;
reg   [0:0] valid4_reg_7643;
wire   [0:0] valid5_fu_2216_p2;
reg   [0:0] valid5_reg_7649;
wire   [0:0] valid6_fu_2225_p2;
reg   [0:0] valid6_reg_7655;
wire   [0:0] valid7_fu_2234_p2;
reg   [0:0] valid7_reg_7661;
wire   [0:0] valid8_fu_2243_p2;
reg   [0:0] valid8_reg_7667;
wire   [0:0] vA_not_i_fu_2266_p2;
reg   [0:0] vA_not_i_reg_7673;
wire   [0:0] read1_next_fu_2278_p2;
reg    ap_enable_reg_pp0_iter1;
wire   [0:0] vB_not_i_fu_2290_p2;
reg   [0:0] vB_not_i_reg_7683;
wire   [0:0] read2_next_fu_2302_p2;
wire   [0:0] sel_tmp2_fu_2420_p2;
reg   [0:0] sel_tmp2_reg_7693;
wire   [0:0] validA_not_i_fu_2453_p2;
reg   [0:0] validA_not_i_reg_7698;
wire   [0:0] validB_not_i_fu_2464_p2;
reg   [0:0] validB_not_i_reg_7704;
wire   [0:0] sel_tmp4_fu_2470_p2;
reg   [0:0] sel_tmp4_reg_7710;
wire   [0:0] sel_tmp5_fu_2476_p2;
reg   [0:0] sel_tmp5_reg_7718;
wire   [0:0] sel_tmp6_fu_2482_p2;
reg   [0:0] sel_tmp6_reg_7728;
wire   [0:0] or_cond_fu_2488_p2;
reg   [0:0] or_cond_reg_7737;
wire   [0:0] vB_L1_1_next_fu_2516_p3;
reg   [0:0] vB_L1_1_next_reg_7746;
wire   [0:0] vA_L1_1_next_fu_2546_p3;
reg   [0:0] vA_L1_1_next_reg_7751;
wire   [0:0] valid_L1_1_4_fu_2580_p3;
reg   [0:0] valid_L1_1_4_reg_7756;
wire   [0:0] vA_not_i1_fu_2606_p2;
reg   [0:0] vA_not_i1_reg_7767;
wire   [0:0] read3_next_fu_2618_p2;
wire   [0:0] vB_not_i1_fu_2630_p2;
reg   [0:0] vB_not_i1_reg_7777;
wire   [0:0] read4_next_fu_2642_p2;
wire   [0:0] sel_tmp15_fu_2760_p2;
reg   [0:0] sel_tmp15_reg_7787;
wire   [0:0] validA_not_i1_fu_2793_p2;
reg   [0:0] validA_not_i1_reg_7792;
wire   [0:0] validB_not_i1_fu_2804_p2;
reg   [0:0] validB_not_i1_reg_7798;
wire   [0:0] sel_tmp16_fu_2810_p2;
reg   [0:0] sel_tmp16_reg_7804;
wire   [0:0] sel_tmp17_fu_2816_p2;
reg   [0:0] sel_tmp17_reg_7812;
wire   [0:0] sel_tmp18_fu_2822_p2;
reg   [0:0] sel_tmp18_reg_7822;
wire   [0:0] or_cond3_fu_2828_p2;
reg   [0:0] or_cond3_reg_7831;
wire   [0:0] vB_L1_2_next_fu_2856_p3;
reg   [0:0] vB_L1_2_next_reg_7840;
wire   [0:0] vA_L1_2_next_fu_2886_p3;
reg   [0:0] vA_L1_2_next_reg_7845;
wire   [0:0] valid_L1_2_4_fu_2920_p3;
reg   [0:0] valid_L1_2_4_reg_7850;
wire   [0:0] vA_not_i2_fu_2946_p2;
reg   [0:0] vA_not_i2_reg_7861;
wire   [0:0] read5_next_fu_2958_p2;
wire   [0:0] vB_not_i2_fu_2970_p2;
reg   [0:0] vB_not_i2_reg_7871;
wire   [0:0] read6_next_fu_2982_p2;
wire   [0:0] sel_tmp27_fu_3100_p2;
reg   [0:0] sel_tmp27_reg_7881;
wire   [0:0] validA_not_i2_fu_3133_p2;
reg   [0:0] validA_not_i2_reg_7886;
wire   [0:0] validB_not_i2_fu_3144_p2;
reg   [0:0] validB_not_i2_reg_7892;
wire   [0:0] sel_tmp28_fu_3150_p2;
reg   [0:0] sel_tmp28_reg_7898;
wire   [0:0] sel_tmp29_fu_3156_p2;
reg   [0:0] sel_tmp29_reg_7906;
wire   [0:0] sel_tmp30_fu_3162_p2;
reg   [0:0] sel_tmp30_reg_7916;
wire   [0:0] or_cond6_fu_3168_p2;
reg   [0:0] or_cond6_reg_7925;
wire   [0:0] vB_L1_3_next_fu_3196_p3;
reg   [0:0] vB_L1_3_next_reg_7934;
wire   [0:0] vA_L1_3_next_fu_3226_p3;
reg   [0:0] vA_L1_3_next_reg_7939;
wire   [0:0] valid_L1_3_4_fu_3260_p3;
reg   [0:0] valid_L1_3_4_reg_7944;
wire   [0:0] vA_not_i3_fu_3286_p2;
reg   [0:0] vA_not_i3_reg_7955;
wire   [0:0] read7_next_fu_3298_p2;
wire   [0:0] vB_not_i3_fu_3310_p2;
reg   [0:0] vB_not_i3_reg_7965;
wire   [0:0] read8_next_fu_3322_p2;
wire   [0:0] sel_tmp39_fu_3440_p2;
reg   [0:0] sel_tmp39_reg_7975;
wire   [0:0] validA_not_i3_fu_3473_p2;
reg   [0:0] validA_not_i3_reg_7980;
wire   [0:0] validB_not_i3_fu_3484_p2;
reg   [0:0] validB_not_i3_reg_7986;
wire   [0:0] sel_tmp40_fu_3490_p2;
reg   [0:0] sel_tmp40_reg_7992;
wire   [0:0] sel_tmp41_fu_3496_p2;
reg   [0:0] sel_tmp41_reg_8000;
wire   [0:0] sel_tmp42_fu_3502_p2;
reg   [0:0] sel_tmp42_reg_8010;
wire   [0:0] or_cond9_fu_3508_p2;
reg   [0:0] or_cond9_reg_8019;
wire   [0:0] vB_L1_4_next_fu_3536_p3;
reg   [0:0] vB_L1_4_next_reg_8028;
wire   [0:0] vA_L1_4_next_fu_3566_p3;
reg   [0:0] vA_L1_4_next_reg_8033;
wire   [0:0] valid_L1_4_4_fu_3600_p3;
reg   [0:0] valid_L1_4_4_reg_8038;
wire   [0:0] vout_not_i4_fu_3608_p2;
reg   [0:0] vout_not_i4_reg_8049;
wire   [0:0] brmerge15_not_i4_fu_3620_p2;
reg   [0:0] brmerge15_not_i4_reg_8055;
wire   [0:0] vA_not_i4_fu_3626_p2;
reg   [0:0] vA_not_i4_reg_8060;
wire   [0:0] read_L1_1_next_fu_3638_p2;
reg   [0:0] read_L1_1_next_reg_8065;
wire   [0:0] brmerge19_not_i4_fu_3644_p2;
reg   [0:0] brmerge19_not_i4_reg_8070;
wire   [0:0] vB_not_i4_fu_3650_p2;
reg   [0:0] vB_not_i4_reg_8075;
wire   [0:0] read_L1_2_next_fu_3662_p2;
reg   [0:0] read_L1_2_next_reg_8080;
wire   [0:0] inread_not62_i4_fu_3668_p2;
reg   [0:0] inread_not62_i4_reg_8085;
wire   [0:0] brmerge_not_not_not_4_fu_3674_p2;
reg   [0:0] brmerge_not_not_not_4_reg_8090;
wire   [0:0] vout_not_i5_fu_3680_p2;
reg   [0:0] vout_not_i5_reg_8096;
wire   [0:0] brmerge15_not_i5_fu_3692_p2;
reg   [0:0] brmerge15_not_i5_reg_8102;
wire   [0:0] vA_not_i5_fu_3698_p2;
reg   [0:0] vA_not_i5_reg_8107;
wire   [0:0] read_L1_3_next_fu_3710_p2;
reg   [0:0] read_L1_3_next_reg_8112;
wire   [0:0] brmerge19_not_i5_fu_3716_p2;
reg   [0:0] brmerge19_not_i5_reg_8117;
wire   [0:0] vB_not_i5_fu_3722_p2;
reg   [0:0] vB_not_i5_reg_8122;
wire   [0:0] read_L1_4_next_fu_3734_p2;
reg   [0:0] read_L1_4_next_reg_8127;
wire   [0:0] inread_not62_i5_fu_3740_p2;
reg   [0:0] inread_not62_i5_reg_8132;
wire   [0:0] brmerge_not_not_not_5_fu_3746_p2;
reg   [0:0] brmerge_not_not_not_5_reg_8137;
wire   [13:0] p_Val2_42_fu_3938_p3;
reg   [13:0] p_Val2_42_reg_8143;
reg    ap_enable_reg_pp0_iter2;
wire   [13:0] p_Val2_43_fu_3967_p3;
reg   [13:0] p_Val2_43_reg_8148;
wire   [13:0] cm_L1_1_data_V_4_fu_3996_p3;
reg   [13:0] cm_L1_1_data_V_4_reg_8153;
wire   [0:0] sB_L1_1_next_6_fu_4022_p3;
wire   [0:0] sA_L1_1_next_6_fu_4048_p3;
wire   [13:0] p_Val2_44_fu_4241_p3;
reg   [13:0] p_Val2_44_reg_8168;
wire   [13:0] p_Val2_45_fu_4270_p3;
reg   [13:0] p_Val2_45_reg_8173;
wire   [13:0] cm_L1_2_data_V_4_fu_4299_p3;
reg   [13:0] cm_L1_2_data_V_4_reg_8178;
wire   [0:0] sB_L1_2_next_6_fu_4325_p3;
wire   [0:0] sA_L1_2_next_6_fu_4351_p3;
wire   [13:0] p_Val2_46_fu_4544_p3;
reg   [13:0] p_Val2_46_reg_8193;
wire   [13:0] p_Val2_47_fu_4573_p3;
reg   [13:0] p_Val2_47_reg_8198;
wire   [13:0] cm_L1_3_data_V_4_fu_4602_p3;
reg   [13:0] cm_L1_3_data_V_4_reg_8203;
wire   [0:0] sB_L1_3_next_6_fu_4628_p3;
wire   [0:0] sA_L1_3_next_6_fu_4654_p3;
wire   [13:0] p_Val2_48_fu_4847_p3;
reg   [13:0] p_Val2_48_reg_8218;
wire   [13:0] p_Val2_49_fu_4876_p3;
reg   [13:0] p_Val2_49_reg_8223;
wire   [13:0] cm_L1_4_data_V_4_fu_4905_p3;
reg   [13:0] cm_L1_4_data_V_4_reg_8228;
wire   [0:0] sB_L1_4_next_6_fu_4931_p3;
wire   [0:0] sA_L1_4_next_6_fu_4957_p3;
wire   [13:0] cm_L1_2_data_V_5_fu_5295_p3;
reg   [13:0] cm_L1_2_data_V_5_reg_8243;
wire   [13:0] cm_L1_1_data_V_5_fu_5327_p3;
reg   [13:0] cm_L1_1_data_V_5_reg_8248;
wire   [13:0] cm_L2_1_data_V_4_fu_5359_p3;
reg   [13:0] cm_L2_1_data_V_4_reg_8253;
wire   [0:0] sB_L2_1_next_6_fu_5395_p3;
wire   [0:0] sA_L2_1_next_6_fu_5425_p3;
wire   [0:0] valid_L1_2_5_fu_5453_p3;
wire   [0:0] valid_L1_1_5_fu_5482_p3;
wire   [0:0] valid_L2_1_4_fu_5515_p3;
reg   [0:0] valid_L2_1_4_reg_8280;
wire   [13:0] cm_L1_4_data_V_5_fu_5854_p3;
reg   [13:0] cm_L1_4_data_V_5_reg_8291;
wire   [13:0] cm_L1_3_data_V_5_fu_5886_p3;
reg   [13:0] cm_L1_3_data_V_5_reg_8296;
wire   [13:0] cm_L2_2_data_V_4_fu_5918_p3;
reg   [13:0] cm_L2_2_data_V_4_reg_8301;
wire   [0:0] sB_L2_2_next_6_fu_5954_p3;
wire   [0:0] sA_L2_2_next_6_fu_5984_p3;
wire   [0:0] valid_L1_4_5_fu_6012_p3;
wire   [0:0] valid_L1_3_5_fu_6041_p3;
wire   [0:0] valid_L2_2_4_fu_6074_p3;
reg   [0:0] valid_L2_2_4_reg_8328;
wire   [0:0] vA_not_i6_fu_6082_p2;
reg   [0:0] vA_not_i6_reg_8339;
wire   [0:0] read_L2_1_next_fu_6094_p2;
wire   [0:0] vB_not_i6_fu_6100_p2;
reg   [0:0] vB_not_i6_reg_8349;
wire   [0:0] read_L2_2_next_fu_6112_p2;
reg   [6:0] p_Result_i24_reg_8359;
reg   [6:0] p_Result_i27_reg_8367;
wire   [13:0] cm_L2_2_data_V_5_fu_6389_p3;
reg   [13:0] cm_L2_2_data_V_5_reg_8375;
reg    ap_enable_reg_pp0_iter3;
wire   [13:0] cm_L2_1_data_V_5_fu_6420_p3;
reg   [13:0] cm_L2_1_data_V_5_reg_8380;
wire   [13:0] datastream_data_V_fu_6451_p3;
reg   [13:0] datastream_data_V_reg_8385;
wire   [0:0] sB_L3_next_6_fu_6487_p3;
wire   [0:0] sA_L3_next_6_fu_6517_p3;
wire   [0:0] valid_L2_2_5_fu_6545_p3;
wire   [0:0] valid_L2_1_5_fu_6574_p3;
wire   [0:0] valid_L3_fu_6607_p3;
reg   [0:0] valid_L3_reg_8410;
wire   [6:0] stubid_V_fu_6625_p1;
reg   [6:0] stubid_V_reg_8415;
reg   [6:0] stubid_V_reg_8415_pp0_iter4_reg;
reg   [6:0] stubid_V_reg_8415_pp0_iter5_reg;
reg   [6:0] stubid_V_reg_8415_pp0_iter6_reg;
wire   [0:0] newtracklet_fu_6659_p2;
reg   [0:0] newtracklet_reg_8430;
reg   [0:0] newtracklet_reg_8430_pp0_iter4_reg;
reg   [0:0] newtracklet_reg_8430_pp0_iter5_reg;
reg   [0:0] newtracklet_reg_8430_pp0_iter6_reg;
reg   [59:0] proj_data_V_reg_8439;
reg   [59:0] proj_data_V_reg_8439_pp0_iter6_reg;
wire   [2:0] projseed_next_V_fu_6679_p4;
reg   [2:0] projseed_next_V_reg_8444;
reg   [2:0] projseed_next_V_reg_8444_pp0_iter6_reg;
reg   [13:0] proj_phi_V_reg_8449;
reg   [9:0] tmp_41_reg_8454;
reg   [8:0] tmp_44_reg_8459;
reg   [8:0] tmp_45_reg_8464;
reg   [8:0] tmp_46_reg_8469;
reg   [13:0] tmp_118_reg_8474;
wire  signed [8:0] delta_z_V_fu_6797_p2;
reg  signed [8:0] delta_z_V_reg_8489;
wire   [16:0] delta_phi_V_fu_6826_p2;
reg   [16:0] delta_phi_V_reg_8494;
reg   [0:0] tmp_120_reg_8501;
reg   [6:0] LUT_matchcut_phi1_lo_reg_8506;
wire   [0:0] tmp_51_fu_6866_p2;
reg   [0:0] tmp_51_reg_8511;
wire   [44:0] bestmatch_data_V_fu_6971_p3;
reg    ap_enable_reg_pp0_iter7;
wire   [0:0] goodmatch_fu_6997_p2;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg   [13:0] ap_phi_mux_cm_L3_next_data_V_phi_fu_759_p4;
wire    ap_block_pp0_stage0;
reg   [13:0] ap_phi_mux_cm_L3_next_data_V_2_phi_fu_790_p4;
reg   [13:0] ap_phi_mux_p_Val2_37_phi_fu_802_p4;
reg   [13:0] ap_phi_mux_cm_L2_2_next_data_V_2_phi_fu_814_p4;
reg   [13:0] ap_phi_mux_cm_L2_1_next_data_V_2_phi_fu_826_p4;
reg   [13:0] ap_phi_mux_p_Val2_33_phi_fu_838_p4;
reg   [13:0] ap_phi_mux_p_Val2_29_phi_fu_850_p4;
reg   [13:0] ap_phi_mux_cm_L2_2_next_data_V_phi_fu_862_p4;
reg   [13:0] ap_phi_mux_cm_L2_1_next_data_V_phi_fu_874_p4;
reg   [13:0] ap_phi_mux_cm_L1_4_next_data_V_2_phi_fu_886_p4;
reg   [13:0] ap_phi_mux_cm_L1_3_next_data_V_2_phi_fu_898_p4;
reg   [13:0] ap_phi_mux_cm_L1_2_next_data_V_2_phi_fu_910_p4;
reg   [13:0] ap_phi_mux_cm_L1_1_next_data_V_2_phi_fu_922_p4;
reg   [13:0] ap_phi_mux_p_Val2_24_phi_fu_934_p4;
reg   [13:0] ap_phi_mux_p_Val2_19_phi_fu_946_p4;
reg   [13:0] ap_phi_mux_p_Val2_13_phi_fu_958_p4;
reg   [13:0] ap_phi_mux_p_Val2_3_phi_fu_970_p4;
reg   [13:0] ap_phi_mux_cm_L1_4_next_data_V_phi_fu_982_p4;
reg   [13:0] ap_phi_mux_cm_L1_3_next_data_V_phi_fu_994_p4;
reg   [13:0] ap_phi_mux_cm_L1_2_next_data_V_phi_fu_1006_p4;
reg   [13:0] ap_phi_mux_cm_L1_1_next_data_V_phi_fu_1018_p4;
reg   [6:0] ap_phi_mux_p_s_phi_fu_1030_p4;
reg   [6:0] ap_phi_mux_p_1_phi_fu_1041_p4;
reg   [6:0] ap_phi_mux_p_2_phi_fu_1052_p4;
reg   [6:0] ap_phi_mux_p_3_phi_fu_1063_p4;
reg   [6:0] ap_phi_mux_p_4_phi_fu_1074_p4;
reg   [6:0] ap_phi_mux_p_5_phi_fu_1085_p4;
reg   [6:0] ap_phi_mux_p_6_phi_fu_1096_p4;
reg   [6:0] ap_phi_mux_p_7_phi_fu_1107_p4;
reg   [0:0] ap_phi_mux_read1_phi_fu_1129_p4;
reg   [0:0] ap_phi_mux_read2_phi_fu_1140_p4;
reg   [0:0] ap_phi_mux_read3_phi_fu_1151_p4;
reg   [0:0] ap_phi_mux_read4_phi_fu_1162_p4;
reg   [0:0] ap_phi_mux_read5_phi_fu_1173_p4;
reg   [0:0] ap_phi_mux_read6_phi_fu_1184_p4;
reg   [0:0] ap_phi_mux_read7_phi_fu_1195_p4;
reg   [0:0] ap_phi_mux_read8_phi_fu_1206_p4;
reg   [0:0] ap_phi_mux_inread_assign_phi_fu_1217_p4;
reg   [0:0] ap_phi_mux_inread_assign_1_phi_fu_1229_p4;
reg   [0:0] ap_phi_mux_inread_assign_2_phi_fu_1241_p4;
reg   [0:0] ap_phi_mux_inread_assign_3_phi_fu_1253_p4;
reg   [0:0] ap_phi_mux_valid_L1_1_next_phi_fu_1265_p4;
reg   [0:0] ap_phi_mux_valid_L1_2_next_phi_fu_1277_p4;
reg   [0:0] ap_phi_mux_valid_L1_3_next_phi_fu_1289_p4;
reg   [0:0] ap_phi_mux_valid_L1_4_next_phi_fu_1301_p4;
reg   [0:0] ap_phi_mux_vA_L1_1_next_3_phi_fu_1313_p4;
reg   [0:0] ap_phi_mux_vA_L1_2_next_3_phi_fu_1325_p4;
reg   [0:0] ap_phi_mux_vA_L1_3_next_3_phi_fu_1337_p4;
reg   [0:0] ap_phi_mux_vA_L1_4_next_3_phi_fu_1349_p4;
reg   [0:0] ap_phi_mux_valid_L1_1_next_3_phi_fu_1361_p4;
reg   [0:0] ap_phi_mux_valid_L1_2_next_3_phi_fu_1373_p4;
reg   [0:0] ap_phi_mux_valid_L1_3_next_3_phi_fu_1385_p4;
reg   [0:0] ap_phi_mux_valid_L1_4_next_3_phi_fu_1397_p4;
reg   [0:0] ap_phi_mux_sA_L1_1_next_3_phi_fu_1409_p4;
reg   [0:0] ap_phi_mux_sA_L1_2_next_3_phi_fu_1421_p4;
reg   [0:0] ap_phi_mux_sA_L1_3_next_3_phi_fu_1433_p4;
reg   [0:0] ap_phi_mux_sA_L1_4_next_3_phi_fu_1445_p4;
reg   [0:0] ap_phi_mux_sB_L1_1_next_3_phi_fu_1457_p4;
reg   [0:0] ap_phi_mux_sB_L1_2_next_3_phi_fu_1469_p4;
reg   [0:0] ap_phi_mux_sB_L1_3_next_3_phi_fu_1481_p4;
reg   [0:0] ap_phi_mux_sB_L1_4_next_3_phi_fu_1493_p4;
reg   [0:0] ap_phi_mux_inread_assign_4_phi_fu_1505_p4;
reg   [0:0] ap_phi_mux_inread_assign_5_phi_fu_1517_p4;
reg   [0:0] ap_phi_mux_valid_L2_1_next_phi_fu_1529_p4;
reg   [0:0] ap_phi_mux_valid_L2_2_next_phi_fu_1541_p4;
reg   [0:0] ap_phi_mux_vA_L2_1_next_1_phi_fu_1553_p4;
reg   [0:0] ap_phi_mux_vA_L2_2_next_1_phi_fu_1565_p4;
reg   [0:0] ap_phi_mux_valid_L2_1_next_3_phi_fu_1577_p4;
reg   [0:0] ap_phi_mux_valid_L2_2_next_3_phi_fu_1589_p4;
reg   [0:0] ap_phi_mux_sA_L2_1_next_3_phi_fu_1601_p4;
reg   [0:0] ap_phi_mux_sA_L2_2_next_3_phi_fu_1613_p4;
reg   [0:0] ap_phi_mux_sB_L2_1_next_3_phi_fu_1625_p4;
reg   [0:0] ap_phi_mux_sB_L2_2_next_3_phi_fu_1637_p4;
reg   [0:0] ap_phi_mux_valid_L3_next_phi_fu_1649_p4;
reg   [0:0] ap_phi_mux_vA_L3_next_1_phi_fu_1661_p4;
reg   [0:0] ap_phi_mux_valid_L3_next_3_phi_fu_1673_p4;
reg   [0:0] ap_phi_mux_sA_L3_next_3_phi_fu_1685_p4;
reg   [0:0] ap_phi_mux_sB_L3_next_3_phi_fu_1697_p4;
wire   [63:0] tmp_93_fu_1863_p1;
wire   [63:0] tmp_96_fu_2081_p1;
wire   [63:0] tmp_100_fu_2093_p1;
wire   [63:0] tmp_102_fu_2105_p1;
wire   [63:0] tmp_105_fu_2117_p1;
wire   [63:0] tmp_107_fu_2129_p1;
wire   [63:0] tmp_109_fu_2141_p1;
wire   [63:0] tmp_111_fu_2153_p1;
wire   [63:0] tmp_113_fu_2165_p1;
wire   [63:0] tmp_115_fu_6636_p1;
wire   [63:0] tmp_117_fu_6648_p1;
wire   [63:0] tmp_50_fu_6784_p1;
wire  signed [63:0] tmp_136_cast_fu_7056_p1;
wire   [0:0] brmerge_fu_7024_p2;
wire   [2:0] projseed_V_1_load_load_fu_6872_p1;
wire   [0:0] tmp_58_fu_7041_p2;
wire  signed [63:0] tmp_135_cast_fu_7099_p1;
wire   [0:0] tmp_57_fu_7084_p2;
wire  signed [63:0] tmp_134_cast_fu_7148_p1;
wire   [0:0] tmp_56_fu_7133_p2;
wire  signed [63:0] tmp_133_cast_fu_7197_p1;
wire   [0:0] tmp_55_fu_7182_p2;
wire  signed [63:0] tmp_132_cast_fu_7246_p1;
wire   [0:0] tmp_54_fu_7231_p2;
wire  signed [63:0] tmp_131_cast_fu_7295_p1;
wire   [0:0] tmp_53_fu_7280_p2;
reg   [2:0] projseed_V_1_fu_250;
wire   [2:0] projseed_V_fu_6979_p3;
reg   [6:0] id_V_fu_254;
wire   [6:0] projid_V_fu_6615_p4;
reg   [16:0] best_delta_phi_V_fu_258;
wire   [16:0] best_delta_phi_V_3_fu_6963_p3;
reg   [31:0] addr_index_assign_5_fu_262;
wire   [31:0] nmcout6_fu_7030_p2;
reg   [31:0] addr_index_assign_3_fu_266;
wire   [31:0] nmcout4_fu_7168_p2;
reg   [31:0] addr_index_assign_2_fu_270;
wire   [31:0] nmcout3_fu_7217_p2;
reg   [31:0] addr_index_assign_1_fu_274;
wire   [31:0] nmcout2_fu_7266_p2;
reg   [31:0] addr_index_assign_fu_278;
wire   [31:0] nmcout1_fu_7315_p2;
reg   [31:0] addr_index_assign_4_fu_282;
wire   [31:0] nmcout5_1_fu_7073_p2;
wire   [31:0] nmcout5_fu_7119_p2;
wire    ap_block_pp0_stage0_01001;
wire   [7:0] p_09_0_i5_fu_7065_p2;
wire   [7:0] p_09_0_i4_fu_7108_p2;
wire   [7:0] p_09_0_i3_fu_7157_p2;
wire   [7:0] p_09_0_i2_fu_7206_p2;
wire   [7:0] p_09_0_i1_fu_7255_p2;
wire   [7:0] p_09_0_i_fu_7304_p2;
wire   [6:0] tmp_42_fu_1727_p1;
wire   [6:0] tmp_59_fu_1731_p1;
wire   [6:0] tmp_61_fu_1743_p1;
wire   [6:0] tmp_62_fu_1747_p1;
wire   [6:0] tmp_64_fu_1759_p1;
wire   [6:0] tmp_65_fu_1763_p1;
wire   [6:0] tmp_67_fu_1775_p1;
wire   [6:0] tmp_68_fu_1779_p1;
wire   [6:0] tmp_70_fu_1791_p1;
wire   [6:0] tmp_71_fu_1795_p1;
wire   [6:0] tmp_74_fu_1807_p1;
wire   [6:0] tmp_75_fu_1811_p1;
wire   [6:0] tmp_78_fu_1823_p1;
wire   [6:0] tmp_80_fu_1827_p1;
wire   [6:0] tmp_85_fu_1839_p1;
wire   [6:0] tmp_86_fu_1843_p1;
wire   [7:0] tmp_89_fu_1855_p3;
wire   [6:0] addr1_V_fu_1962_p2;
wire   [6:0] addr2_V_fu_1976_p2;
wire   [6:0] addr3_V_fu_1990_p2;
wire   [6:0] addr4_V_fu_2004_p2;
wire   [6:0] addr5_V_fu_2018_p2;
wire   [6:0] addr6_V_fu_2032_p2;
wire   [6:0] addr7_V_fu_2046_p2;
wire   [6:0] addr8_V_fu_2060_p2;
wire   [7:0] tmp_94_fu_2074_p3;
wire   [7:0] tmp_99_fu_2086_p3;
wire   [7:0] tmp_101_fu_2098_p3;
wire   [7:0] tmp_103_fu_2110_p3;
wire   [7:0] tmp_106_fu_2122_p3;
wire   [7:0] tmp_108_fu_2134_p3;
wire   [7:0] tmp_110_fu_2146_p3;
wire   [7:0] tmp_112_fu_2158_p3;
wire   [0:0] tmp_s_fu_2176_p2;
wire   [0:0] tmp_2_fu_2185_p2;
wire   [0:0] tmp_4_fu_2194_p2;
wire   [0:0] tmp_8_fu_2203_p2;
wire   [0:0] tmp_7_fu_2212_p2;
wire   [0:0] tmp_11_fu_2221_p2;
wire   [0:0] tmp_13_fu_2230_p2;
wire   [0:0] tmp_15_fu_2239_p2;
wire   [0:0] vout_not_i_fu_2248_p2;
wire   [0:0] brmerge_not_not_i_fu_2254_p2;
wire   [0:0] brmerge15_not_i_fu_2260_p2;
wire   [0:0] brmerge16_i_fu_2272_p2;
wire   [0:0] brmerge19_not_i_fu_2284_p2;
wire   [0:0] brmerge20_i_fu_2296_p2;
wire   [0:0] inread_not62_i_fu_2314_p2;
wire   [0:0] brmerge_not_not_not_s_fu_2320_p2;
wire   [0:0] sA_not_i_fu_2308_p2;
wire   [0:0] sB_not_i_fu_2332_p2;
wire   [0:0] tmp79_fu_2356_p2;
wire   [0:0] brmerge25_i_fu_2344_p2;
wire   [0:0] brmerge_i_fu_2326_p2;
wire   [0:0] brmerge61_i_fu_2338_p2;
wire   [0:0] brmerge26_i_fu_2350_p2;
wire   [0:0] tmp81_fu_2380_p2;
wire   [0:0] sel_tmp8_fu_2368_p2;
wire   [0:0] tmp82_fu_2386_p2;
wire   [0:0] tmp80_fu_2374_p2;
wire   [0:0] sel_tmp_fu_2392_p2;
wire   [0:0] brmerge31_i_fu_2362_p2;
wire   [0:0] tmp_47_fu_2406_p2;
wire   [2:0] storemerge_i_cast_fu_2398_p3;
wire   [0:0] tmp_73_fu_2434_p2;
wire   [2:0] sel_tmp3_cast_fu_2426_p3;
wire   [2:0] sel_tmp1_fu_2412_p3;
wire   [0:0] validA_not_i_demorga_fu_2448_p2;
wire   [0:0] validB_not_i_demorga_fu_2459_p2;
wire   [2:0] storemerge14_i_fu_2440_p3;
wire   [0:0] vB_L1_1_next_1_fu_2494_p2;
wire   [0:0] newSel10_fu_2500_p3;
wire   [0:0] newSel11_fu_2508_p3;
wire   [0:0] vA_L1_1_next_2_fu_2524_p2;
wire   [0:0] newSel12_fu_2530_p3;
wire   [0:0] newSel13_fu_2538_p3;
wire   [0:0] not_sel_tmp_fu_2554_p2;
wire   [0:0] tmp85_fu_2560_p2;
wire   [0:0] sel_tmp10_fu_2566_p2;
wire   [0:0] sel_tmp11_fu_2572_p3;
wire   [0:0] vout_not_i1_fu_2588_p2;
wire   [0:0] brmerge_not_not_i1_fu_2594_p2;
wire   [0:0] brmerge15_not_i1_fu_2600_p2;
wire   [0:0] brmerge16_i1_fu_2612_p2;
wire   [0:0] brmerge19_not_i1_fu_2624_p2;
wire   [0:0] brmerge20_i1_fu_2636_p2;
wire   [0:0] inread_not62_i1_fu_2654_p2;
wire   [0:0] brmerge_not_not_not_1_fu_2660_p2;
wire   [0:0] sA_not_i1_fu_2648_p2;
wire   [0:0] sB_not_i1_fu_2672_p2;
wire   [0:0] tmp86_fu_2696_p2;
wire   [0:0] brmerge25_i1_fu_2684_p2;
wire   [0:0] brmerge_i1_fu_2666_p2;
wire   [0:0] brmerge61_i1_fu_2678_p2;
wire   [0:0] brmerge26_i1_fu_2690_p2;
wire   [0:0] tmp88_fu_2720_p2;
wire   [0:0] sel_tmp12_fu_2708_p2;
wire   [0:0] tmp89_fu_2726_p2;
wire   [0:0] tmp87_fu_2714_p2;
wire   [0:0] sel_tmp13_fu_2732_p2;
wire   [0:0] brmerge31_i1_fu_2702_p2;
wire   [0:0] tmp_76_fu_2746_p2;
wire   [2:0] storemerge_i1_cast_fu_2738_p3;
wire   [0:0] tmp_79_fu_2774_p2;
wire   [2:0] sel_tmp17_cast_fu_2766_p3;
wire   [2:0] sel_tmp14_fu_2752_p3;
wire   [0:0] validA_not_i1_demorg_fu_2788_p2;
wire   [0:0] validB_not_i1_demorg_fu_2799_p2;
wire   [2:0] storemerge14_i1_fu_2780_p3;
wire   [0:0] vB_L1_2_next_1_fu_2834_p2;
wire   [0:0] newSel24_fu_2840_p3;
wire   [0:0] newSel25_fu_2848_p3;
wire   [0:0] vA_L1_2_next_2_fu_2864_p2;
wire   [0:0] newSel26_fu_2870_p3;
wire   [0:0] newSel27_fu_2878_p3;
wire   [0:0] not_sel_tmp1_fu_2894_p2;
wire   [0:0] tmp90_fu_2900_p2;
wire   [0:0] sel_tmp22_fu_2906_p2;
wire   [0:0] sel_tmp23_fu_2912_p3;
wire   [0:0] vout_not_i2_fu_2928_p2;
wire   [0:0] brmerge_not_not_i2_fu_2934_p2;
wire   [0:0] brmerge15_not_i2_fu_2940_p2;
wire   [0:0] brmerge16_i2_fu_2952_p2;
wire   [0:0] brmerge19_not_i2_fu_2964_p2;
wire   [0:0] brmerge20_i2_fu_2976_p2;
wire   [0:0] inread_not62_i2_fu_2994_p2;
wire   [0:0] brmerge_not_not_not_2_fu_3000_p2;
wire   [0:0] sA_not_i2_fu_2988_p2;
wire   [0:0] sB_not_i2_fu_3012_p2;
wire   [0:0] tmp91_fu_3036_p2;
wire   [0:0] brmerge25_i2_fu_3024_p2;
wire   [0:0] brmerge_i2_fu_3006_p2;
wire   [0:0] brmerge61_i2_fu_3018_p2;
wire   [0:0] brmerge26_i2_fu_3030_p2;
wire   [0:0] tmp93_fu_3060_p2;
wire   [0:0] sel_tmp24_fu_3048_p2;
wire   [0:0] tmp94_fu_3066_p2;
wire   [0:0] tmp92_fu_3054_p2;
wire   [0:0] sel_tmp25_fu_3072_p2;
wire   [0:0] brmerge31_i2_fu_3042_p2;
wire   [0:0] tmp_82_fu_3086_p2;
wire   [2:0] storemerge_i2_cast_fu_3078_p3;
wire   [0:0] tmp_83_fu_3114_p2;
wire   [2:0] sel_tmp30_cast_fu_3106_p3;
wire   [2:0] sel_tmp26_fu_3092_p3;
wire   [0:0] validA_not_i2_demorg_fu_3128_p2;
wire   [0:0] validB_not_i2_demorg_fu_3139_p2;
wire   [2:0] storemerge14_i2_fu_3120_p3;
wire   [0:0] vB_L1_3_next_1_fu_3174_p2;
wire   [0:0] newSel38_fu_3180_p3;
wire   [0:0] newSel39_fu_3188_p3;
wire   [0:0] vA_L1_3_next_2_fu_3204_p2;
wire   [0:0] newSel40_fu_3210_p3;
wire   [0:0] newSel41_fu_3218_p3;
wire   [0:0] not_sel_tmp2_fu_3234_p2;
wire   [0:0] tmp95_fu_3240_p2;
wire   [0:0] sel_tmp34_fu_3246_p2;
wire   [0:0] sel_tmp35_fu_3252_p3;
wire   [0:0] vout_not_i3_fu_3268_p2;
wire   [0:0] brmerge_not_not_i3_fu_3274_p2;
wire   [0:0] brmerge15_not_i3_fu_3280_p2;
wire   [0:0] brmerge16_i3_fu_3292_p2;
wire   [0:0] brmerge19_not_i3_fu_3304_p2;
wire   [0:0] brmerge20_i3_fu_3316_p2;
wire   [0:0] inread_not62_i3_fu_3334_p2;
wire   [0:0] brmerge_not_not_not_3_fu_3340_p2;
wire   [0:0] sA_not_i3_fu_3328_p2;
wire   [0:0] sB_not_i3_fu_3352_p2;
wire   [0:0] tmp96_fu_3376_p2;
wire   [0:0] brmerge25_i3_fu_3364_p2;
wire   [0:0] brmerge_i3_fu_3346_p2;
wire   [0:0] brmerge61_i3_fu_3358_p2;
wire   [0:0] brmerge26_i3_fu_3370_p2;
wire   [0:0] tmp98_fu_3400_p2;
wire   [0:0] sel_tmp36_fu_3388_p2;
wire   [0:0] tmp99_fu_3406_p2;
wire   [0:0] tmp97_fu_3394_p2;
wire   [0:0] sel_tmp37_fu_3412_p2;
wire   [0:0] brmerge31_i3_fu_3382_p2;
wire   [0:0] tmp_84_fu_3426_p2;
wire   [2:0] storemerge_i3_cast_fu_3418_p3;
wire   [0:0] tmp_87_fu_3454_p2;
wire   [2:0] sel_tmp43_cast_fu_3446_p3;
wire   [2:0] sel_tmp38_fu_3432_p3;
wire   [0:0] validA_not_i3_demorg_fu_3468_p2;
wire   [0:0] validB_not_i3_demorg_fu_3479_p2;
wire   [2:0] storemerge14_i3_fu_3460_p3;
wire   [0:0] vB_L1_4_next_1_fu_3514_p2;
wire   [0:0] newSel52_fu_3520_p3;
wire   [0:0] newSel53_fu_3528_p3;
wire   [0:0] vA_L1_4_next_2_fu_3544_p2;
wire   [0:0] newSel54_fu_3550_p3;
wire   [0:0] newSel55_fu_3558_p3;
wire   [0:0] not_sel_tmp3_fu_3574_p2;
wire   [0:0] tmp100_fu_3580_p2;
wire   [0:0] sel_tmp46_fu_3586_p2;
wire   [0:0] sel_tmp47_fu_3592_p3;
wire   [0:0] brmerge_not_not_i4_fu_3614_p2;
wire   [0:0] brmerge16_i4_fu_3632_p2;
wire   [0:0] brmerge20_i4_fu_3656_p2;
wire   [0:0] brmerge_not_not_i5_fu_3686_p2;
wire   [0:0] brmerge16_i5_fu_3704_p2;
wire   [0:0] brmerge20_i5_fu_3728_p2;
wire   [6:0] p_Result_i1_fu_3762_p4;
wire   [6:0] p_Result_i_fu_3752_p4;
wire   [0:0] ult_fu_3772_p2;
wire   [0:0] rev_fu_3778_p2;
wire   [0:0] brmerge33_i_fu_3784_p2;
wire   [0:0] tmp_17_fu_3794_p2;
wire   [0:0] brmerge34_i_fu_3800_p2;
wire   [6:0] p_Result_i3_fu_3821_p4;
wire   [6:0] p_Result_i2_fu_3811_p4;
wire   [0:0] ult1_fu_3831_p2;
wire   [0:0] rev1_fu_3837_p2;
wire   [0:0] brmerge36_i_fu_3843_p2;
wire   [0:0] tmp_18_fu_3854_p2;
wire   [0:0] brmerge38_i_fu_3860_p2;
wire   [0:0] ult2_fu_3870_p2;
wire   [0:0] rev2_fu_3876_p2;
wire   [0:0] brmerge41_i_fu_3882_p2;
wire   [0:0] tmp_19_fu_3892_p2;
wire   [0:0] brmerge43_i_fu_3898_p2;
wire   [13:0] newSel_fu_3908_p3;
wire   [13:0] newSel1_fu_3915_p3;
wire   [0:0] or_cond1_fu_3922_p2;
wire   [0:0] or_cond2_fu_3933_p2;
wire   [13:0] newSel2_fu_3926_p3;
wire   [13:0] newSel4_fu_3946_p3;
wire   [13:0] newSel5_fu_3953_p3;
wire   [13:0] newSel6_fu_3960_p3;
wire   [13:0] sel_tmp7_fu_3975_p3;
wire   [13:0] sel_tmp9_fu_3982_p3;
wire   [13:0] sel_tmp3_fu_3989_p3;
wire   [0:0] sB_L1_1_next_fu_3805_p2;
wire   [0:0] sB_L1_1_next_1_fu_3865_p2;
wire   [0:0] sB_L1_1_next_2_fu_3903_p2;
wire   [0:0] sB_L1_1_next_4_fu_4003_p2;
wire   [0:0] newSel8_fu_4008_p3;
wire   [0:0] newSel9_fu_4015_p3;
wire   [0:0] sA_L1_1_next_fu_3789_p2;
wire   [0:0] sA_L1_1_next_1_fu_3848_p2;
wire   [0:0] sA_L1_1_next_2_fu_3887_p2;
wire   [0:0] sA_L1_1_next_4_fu_4029_p2;
wire   [0:0] newSel3_fu_4034_p3;
wire   [0:0] newSel7_fu_4041_p3;
wire   [6:0] p_Result_i7_fu_4065_p4;
wire   [6:0] p_Result_i6_fu_4055_p4;
wire   [0:0] ult3_fu_4075_p2;
wire   [0:0] rev3_fu_4081_p2;
wire   [0:0] brmerge33_i1_fu_4087_p2;
wire   [0:0] tmp_20_fu_4097_p2;
wire   [0:0] brmerge34_i1_fu_4103_p2;
wire   [6:0] p_Result_i9_fu_4124_p4;
wire   [6:0] p_Result_i8_fu_4114_p4;
wire   [0:0] ult4_fu_4134_p2;
wire   [0:0] rev4_fu_4140_p2;
wire   [0:0] brmerge36_i1_fu_4146_p2;
wire   [0:0] tmp_21_fu_4157_p2;
wire   [0:0] brmerge38_i1_fu_4163_p2;
wire   [0:0] ult5_fu_4173_p2;
wire   [0:0] rev5_fu_4179_p2;
wire   [0:0] brmerge41_i1_fu_4185_p2;
wire   [0:0] tmp_22_fu_4195_p2;
wire   [0:0] brmerge43_i1_fu_4201_p2;
wire   [13:0] newSel14_fu_4211_p3;
wire   [13:0] newSel15_fu_4218_p3;
wire   [0:0] or_cond4_fu_4225_p2;
wire   [0:0] or_cond5_fu_4236_p2;
wire   [13:0] newSel16_fu_4229_p3;
wire   [13:0] newSel17_fu_4249_p3;
wire   [13:0] newSel18_fu_4256_p3;
wire   [13:0] newSel19_fu_4263_p3;
wire   [13:0] sel_tmp19_fu_4278_p3;
wire   [13:0] sel_tmp20_fu_4285_p3;
wire   [13:0] sel_tmp21_fu_4292_p3;
wire   [0:0] sB_L1_2_next_fu_4108_p2;
wire   [0:0] sB_L1_2_next_1_fu_4168_p2;
wire   [0:0] sB_L1_2_next_2_fu_4206_p2;
wire   [0:0] sB_L1_2_next_4_fu_4306_p2;
wire   [0:0] newSel20_fu_4311_p3;
wire   [0:0] newSel21_fu_4318_p3;
wire   [0:0] sA_L1_2_next_fu_4092_p2;
wire   [0:0] sA_L1_2_next_1_fu_4151_p2;
wire   [0:0] sA_L1_2_next_2_fu_4190_p2;
wire   [0:0] sA_L1_2_next_4_fu_4332_p2;
wire   [0:0] newSel22_fu_4337_p3;
wire   [0:0] newSel23_fu_4344_p3;
wire   [6:0] p_Result_i5_fu_4368_p4;
wire   [6:0] p_Result_i4_fu_4358_p4;
wire   [0:0] ult6_fu_4378_p2;
wire   [0:0] rev6_fu_4384_p2;
wire   [0:0] brmerge33_i2_fu_4390_p2;
wire   [0:0] tmp_23_fu_4400_p2;
wire   [0:0] brmerge34_i2_fu_4406_p2;
wire   [6:0] p_Result_i11_fu_4427_p4;
wire   [6:0] p_Result_i10_fu_4417_p4;
wire   [0:0] ult7_fu_4437_p2;
wire   [0:0] rev7_fu_4443_p2;
wire   [0:0] brmerge36_i2_fu_4449_p2;
wire   [0:0] tmp_24_fu_4460_p2;
wire   [0:0] brmerge38_i2_fu_4466_p2;
wire   [0:0] ult8_fu_4476_p2;
wire   [0:0] rev8_fu_4482_p2;
wire   [0:0] brmerge41_i2_fu_4488_p2;
wire   [0:0] tmp_25_fu_4498_p2;
wire   [0:0] brmerge43_i2_fu_4504_p2;
wire   [13:0] newSel28_fu_4514_p3;
wire   [13:0] newSel29_fu_4521_p3;
wire   [0:0] or_cond7_fu_4528_p2;
wire   [0:0] or_cond8_fu_4539_p2;
wire   [13:0] newSel30_fu_4532_p3;
wire   [13:0] newSel31_fu_4552_p3;
wire   [13:0] newSel32_fu_4559_p3;
wire   [13:0] newSel33_fu_4566_p3;
wire   [13:0] sel_tmp31_fu_4581_p3;
wire   [13:0] sel_tmp32_fu_4588_p3;
wire   [13:0] sel_tmp33_fu_4595_p3;
wire   [0:0] sB_L1_3_next_fu_4411_p2;
wire   [0:0] sB_L1_3_next_1_fu_4471_p2;
wire   [0:0] sB_L1_3_next_2_fu_4509_p2;
wire   [0:0] sB_L1_3_next_4_fu_4609_p2;
wire   [0:0] newSel34_fu_4614_p3;
wire   [0:0] newSel35_fu_4621_p3;
wire   [0:0] sA_L1_3_next_fu_4395_p2;
wire   [0:0] sA_L1_3_next_1_fu_4454_p2;
wire   [0:0] sA_L1_3_next_2_fu_4493_p2;
wire   [0:0] sA_L1_3_next_4_fu_4635_p2;
wire   [0:0] newSel36_fu_4640_p3;
wire   [0:0] newSel37_fu_4647_p3;
wire   [6:0] p_Result_i13_fu_4671_p4;
wire   [6:0] p_Result_i12_fu_4661_p4;
wire   [0:0] ult9_fu_4681_p2;
wire   [0:0] rev9_fu_4687_p2;
wire   [0:0] brmerge33_i3_fu_4693_p2;
wire   [0:0] tmp_26_fu_4703_p2;
wire   [0:0] brmerge34_i3_fu_4709_p2;
wire   [6:0] p_Result_i15_fu_4730_p4;
wire   [6:0] p_Result_i14_fu_4720_p4;
wire   [0:0] ult10_fu_4740_p2;
wire   [0:0] rev10_fu_4746_p2;
wire   [0:0] brmerge36_i3_fu_4752_p2;
wire   [0:0] tmp_27_fu_4763_p2;
wire   [0:0] brmerge38_i3_fu_4769_p2;
wire   [0:0] ult11_fu_4779_p2;
wire   [0:0] rev11_fu_4785_p2;
wire   [0:0] brmerge41_i3_fu_4791_p2;
wire   [0:0] tmp_28_fu_4801_p2;
wire   [0:0] brmerge43_i3_fu_4807_p2;
wire   [13:0] newSel42_fu_4817_p3;
wire   [13:0] newSel43_fu_4824_p3;
wire   [0:0] or_cond10_fu_4831_p2;
wire   [0:0] or_cond11_fu_4842_p2;
wire   [13:0] newSel44_fu_4835_p3;
wire   [13:0] newSel45_fu_4855_p3;
wire   [13:0] newSel46_fu_4862_p3;
wire   [13:0] newSel47_fu_4869_p3;
wire   [13:0] sel_tmp43_fu_4884_p3;
wire   [13:0] sel_tmp44_fu_4891_p3;
wire   [13:0] sel_tmp45_fu_4898_p3;
wire   [0:0] sB_L1_4_next_fu_4714_p2;
wire   [0:0] sB_L1_4_next_1_fu_4774_p2;
wire   [0:0] sB_L1_4_next_2_fu_4812_p2;
wire   [0:0] sB_L1_4_next_4_fu_4912_p2;
wire   [0:0] newSel48_fu_4917_p3;
wire   [0:0] newSel49_fu_4924_p3;
wire   [0:0] sA_L1_4_next_fu_4698_p2;
wire   [0:0] sA_L1_4_next_1_fu_4757_p2;
wire   [0:0] sA_L1_4_next_2_fu_4796_p2;
wire   [0:0] sA_L1_4_next_4_fu_4938_p2;
wire   [0:0] newSel50_fu_4943_p3;
wire   [0:0] newSel51_fu_4950_p3;
wire   [0:0] sA_not_i4_fu_4964_p2;
wire   [0:0] sB_not_i4_fu_4975_p2;
wire   [0:0] tmp101_fu_4996_p2;
wire   [0:0] brmerge25_i4_fu_4986_p2;
wire   [0:0] brmerge_i4_fu_4970_p2;
wire   [0:0] brmerge61_i4_fu_4981_p2;
wire   [0:0] brmerge26_i4_fu_4992_p2;
wire   [0:0] tmp103_fu_5018_p2;
wire   [0:0] sel_tmp48_fu_5006_p2;
wire   [0:0] tmp104_fu_5023_p2;
wire   [0:0] tmp102_fu_5012_p2;
wire   [0:0] sel_tmp49_fu_5029_p2;
wire   [0:0] brmerge31_i4_fu_5000_p2;
wire   [0:0] tmp_90_fu_5043_p2;
wire   [2:0] storemerge_i4_cast_fu_5035_p3;
wire   [0:0] sel_tmp51_fu_5057_p2;
wire   [0:0] tmp_91_fu_5070_p2;
wire   [2:0] sel_tmp56_cast_fu_5062_p3;
wire   [2:0] sel_tmp50_fu_5049_p3;
wire   [6:0] p_Result_i17_fu_5093_p4;
wire   [6:0] p_Result_i16_fu_5083_p4;
wire   [0:0] ult12_fu_5103_p2;
wire   [0:0] rev12_fu_5109_p2;
wire   [0:0] brmerge33_i4_fu_5115_p2;
wire   [0:0] tmp_29_fu_5125_p2;
wire   [0:0] validA_not_i4_fu_5131_p2;
wire   [0:0] brmerge34_i4_fu_5136_p2;
wire   [6:0] p_Result_i19_fu_5158_p4;
wire   [6:0] p_Result_i18_fu_5148_p4;
wire   [0:0] ult13_fu_5168_p2;
wire   [0:0] rev13_fu_5174_p2;
wire   [0:0] validB_not_i4_fu_5180_p2;
wire   [0:0] brmerge36_i4_fu_5185_p2;
wire   [0:0] tmp_30_fu_5197_p2;
wire   [0:0] brmerge38_i4_fu_5203_p2;
wire   [0:0] ult14_fu_5213_p2;
wire   [0:0] rev14_fu_5219_p2;
wire   [0:0] brmerge41_i4_fu_5225_p2;
wire   [0:0] tmp_31_fu_5236_p2;
wire   [0:0] brmerge43_i4_fu_5242_p2;
wire   [2:0] storemerge14_i4_fu_5075_p3;
wire   [0:0] sel_tmp52_fu_5253_p2;
wire   [0:0] sel_tmp53_fu_5267_p2;
wire   [13:0] cm_L1_2_data_V_fu_5259_p3;
wire   [13:0] cm_L1_2_data_V_1_fu_5273_p3;
wire   [0:0] sel_tmp54_fu_5289_p2;
wire   [13:0] cm_L1_2_data_V_2_fu_5281_p3;
wire   [13:0] cm_L1_1_data_V_fu_5303_p3;
wire   [13:0] cm_L1_1_data_V_1_fu_5311_p3;
wire   [13:0] cm_L1_1_data_V_2_fu_5319_p3;
wire   [13:0] sel_tmp55_fu_5335_p3;
wire   [13:0] sel_tmp56_fu_5343_p3;
wire   [13:0] sel_tmp57_fu_5351_p3;
wire   [0:0] sB_L2_1_next_fu_5142_p2;
wire   [0:0] sB_L2_1_next_1_fu_5208_p2;
wire   [0:0] sB_L2_1_next_2_fu_5248_p2;
wire   [0:0] sB_L2_1_next_4_fu_5367_p2;
wire   [0:0] or_cond12_fu_5381_p2;
wire   [0:0] newSel56_fu_5373_p3;
wire   [0:0] newSel57_fu_5387_p3;
wire   [0:0] sA_L2_1_next_fu_5120_p2;
wire   [0:0] sA_L2_1_next_1_fu_5191_p2;
wire   [0:0] sA_L2_1_next_2_fu_5231_p2;
wire   [0:0] sA_L2_1_next_4_fu_5403_p2;
wire   [0:0] newSel58_fu_5409_p3;
wire   [0:0] newSel59_fu_5417_p3;
wire   [0:0] valid_L1_2_fu_5433_p2;
wire   [0:0] valid_L1_2_1_fu_5439_p3;
wire   [0:0] valid_L1_2_2_fu_5446_p3;
wire   [0:0] valid_L1_1_fu_5461_p2;
wire   [0:0] valid_L1_1_1_fu_5467_p3;
wire   [0:0] valid_L1_1_2_fu_5474_p3;
wire   [0:0] not_sel_tmp4_fu_5489_p2;
wire   [0:0] tmp105_fu_5495_p2;
wire   [0:0] sel_tmp58_fu_5501_p2;
wire   [0:0] sel_tmp59_fu_5507_p3;
wire   [0:0] sA_not_i5_fu_5523_p2;
wire   [0:0] sB_not_i5_fu_5534_p2;
wire   [0:0] tmp106_fu_5555_p2;
wire   [0:0] brmerge25_i5_fu_5545_p2;
wire   [0:0] brmerge_i5_fu_5529_p2;
wire   [0:0] brmerge61_i5_fu_5540_p2;
wire   [0:0] brmerge26_i5_fu_5551_p2;
wire   [0:0] tmp108_fu_5577_p2;
wire   [0:0] sel_tmp60_fu_5565_p2;
wire   [0:0] tmp109_fu_5582_p2;
wire   [0:0] tmp107_fu_5571_p2;
wire   [0:0] sel_tmp61_fu_5588_p2;
wire   [0:0] brmerge31_i5_fu_5559_p2;
wire   [0:0] tmp_92_fu_5602_p2;
wire   [2:0] storemerge_i5_cast_fu_5594_p3;
wire   [0:0] sel_tmp63_fu_5616_p2;
wire   [0:0] tmp_95_fu_5629_p2;
wire   [2:0] sel_tmp69_cast_fu_5621_p3;
wire   [2:0] sel_tmp62_fu_5608_p3;
wire   [6:0] p_Result_i21_fu_5652_p4;
wire   [6:0] p_Result_i20_fu_5642_p4;
wire   [0:0] ult15_fu_5662_p2;
wire   [0:0] rev15_fu_5668_p2;
wire   [0:0] brmerge33_i5_fu_5674_p2;
wire   [0:0] tmp_32_fu_5684_p2;
wire   [0:0] validA_not_i5_fu_5690_p2;
wire   [0:0] brmerge34_i5_fu_5695_p2;
wire   [6:0] p_Result_i23_fu_5717_p4;
wire   [6:0] p_Result_i22_fu_5707_p4;
wire   [0:0] ult16_fu_5727_p2;
wire   [0:0] rev16_fu_5733_p2;
wire   [0:0] validB_not_i5_fu_5739_p2;
wire   [0:0] brmerge36_i5_fu_5744_p2;
wire   [0:0] tmp_33_fu_5756_p2;
wire   [0:0] brmerge38_i5_fu_5762_p2;
wire   [0:0] ult17_fu_5772_p2;
wire   [0:0] rev17_fu_5778_p2;
wire   [0:0] brmerge41_i5_fu_5784_p2;
wire   [0:0] tmp_34_fu_5795_p2;
wire   [0:0] brmerge43_i5_fu_5801_p2;
wire   [2:0] storemerge14_i5_fu_5634_p3;
wire   [0:0] sel_tmp64_fu_5812_p2;
wire   [0:0] sel_tmp65_fu_5826_p2;
wire   [13:0] cm_L1_4_data_V_fu_5818_p3;
wire   [13:0] cm_L1_4_data_V_1_fu_5832_p3;
wire   [0:0] sel_tmp66_fu_5848_p2;
wire   [13:0] cm_L1_4_data_V_2_fu_5840_p3;
wire   [13:0] cm_L1_3_data_V_fu_5862_p3;
wire   [13:0] cm_L1_3_data_V_1_fu_5870_p3;
wire   [13:0] cm_L1_3_data_V_2_fu_5878_p3;
wire   [13:0] sel_tmp67_fu_5894_p3;
wire   [13:0] sel_tmp68_fu_5902_p3;
wire   [13:0] sel_tmp69_fu_5910_p3;
wire   [0:0] sB_L2_2_next_fu_5701_p2;
wire   [0:0] sB_L2_2_next_1_fu_5767_p2;
wire   [0:0] sB_L2_2_next_2_fu_5807_p2;
wire   [0:0] sB_L2_2_next_4_fu_5926_p2;
wire   [0:0] or_cond13_fu_5940_p2;
wire   [0:0] newSel60_fu_5932_p3;
wire   [0:0] newSel61_fu_5946_p3;
wire   [0:0] sA_L2_2_next_fu_5679_p2;
wire   [0:0] sA_L2_2_next_1_fu_5750_p2;
wire   [0:0] sA_L2_2_next_2_fu_5790_p2;
wire   [0:0] sA_L2_2_next_4_fu_5962_p2;
wire   [0:0] newSel62_fu_5968_p3;
wire   [0:0] newSel63_fu_5976_p3;
wire   [0:0] valid_L1_4_fu_5992_p2;
wire   [0:0] valid_L1_4_1_fu_5998_p3;
wire   [0:0] valid_L1_4_2_fu_6005_p3;
wire   [0:0] valid_L1_3_fu_6020_p2;
wire   [0:0] valid_L1_3_1_fu_6026_p3;
wire   [0:0] valid_L1_3_2_fu_6033_p3;
wire   [0:0] not_sel_tmp5_fu_6048_p2;
wire   [0:0] tmp110_fu_6054_p2;
wire   [0:0] sel_tmp70_fu_6060_p2;
wire   [0:0] sel_tmp71_fu_6066_p3;
wire   [0:0] brmerge16_i6_fu_6088_p2;
wire   [0:0] brmerge20_i6_fu_6106_p2;
wire   [0:0] brmerge26_i6_fu_6155_p2;
wire   [0:0] brmerge26_not_i6_fu_6159_p2;
wire   [0:0] brmerge_i6_fu_6141_p2;
wire   [0:0] brmerge27_i6_fu_6165_p2;
wire   [0:0] sel_tmp72_fu_6179_p2;
wire   [0:0] sel_tmp73_fu_6185_p2;
wire   [2:0] storemerge_i6_fu_6171_p3;
wire   [2:0] p_mux_i_cast_cast_fu_6147_p3;
wire   [2:0] sel_tmp74_fu_6191_p3;
wire   [6:0] p_Result_i25_fu_6207_p4;
wire   [0:0] ult18_fu_6217_p2;
wire   [0:0] rev18_fu_6222_p2;
wire   [0:0] brmerge33_i6_fu_6228_p2;
wire   [0:0] tmp_35_fu_6238_p2;
wire   [0:0] validA_not_i6_fu_6243_p2;
wire   [0:0] brmerge34_i6_fu_6248_p2;
wire   [6:0] p_Result_i26_fu_6260_p4;
wire   [0:0] ult19_fu_6270_p2;
wire   [0:0] rev19_fu_6275_p2;
wire   [0:0] validB_not_i6_fu_6281_p2;
wire   [0:0] brmerge36_i6_fu_6286_p2;
wire   [0:0] tmp_36_fu_6298_p2;
wire   [0:0] brmerge38_i6_fu_6303_p2;
wire   [0:0] ult20_fu_6313_p2;
wire   [0:0] rev20_fu_6317_p2;
wire   [0:0] brmerge41_i6_fu_6323_p2;
wire   [0:0] tmp_37_fu_6334_p2;
wire   [0:0] brmerge43_i6_fu_6338_p2;
wire   [2:0] storemerge14_i6_fu_6199_p3;
wire   [0:0] sel_tmp75_fu_6349_p2;
wire   [0:0] sel_tmp76_fu_6363_p2;
wire   [13:0] cm_L2_2_data_V_fu_6355_p3;
wire   [0:0] sel_tmp77_fu_6376_p2;
wire   [13:0] cm_L2_2_data_V_1_fu_6369_p3;
wire   [13:0] cm_L2_2_data_V_2_fu_6382_p3;
wire   [13:0] cm_L2_1_data_V_fu_6397_p3;
wire   [13:0] cm_L2_1_data_V_1_fu_6405_p3;
wire   [13:0] cm_L2_1_data_V_2_fu_6412_p3;
wire   [13:0] sel_tmp78_fu_6427_p3;
wire   [13:0] sel_tmp79_fu_6435_p3;
wire   [13:0] sel_tmp80_fu_6443_p3;
wire   [0:0] sB_L3_next_fu_6254_p2;
wire   [0:0] sB_L3_next_1_fu_6308_p2;
wire   [0:0] sB_L3_next_2_fu_6344_p2;
wire   [0:0] sB_L3_next_4_fu_6459_p2;
wire   [0:0] or_cond14_fu_6473_p2;
wire   [0:0] newSel64_fu_6465_p3;
wire   [0:0] newSel65_fu_6479_p3;
wire   [0:0] sA_L3_next_fu_6233_p2;
wire   [0:0] sA_L3_next_1_fu_6292_p2;
wire   [0:0] sA_L3_next_2_fu_6329_p2;
wire   [0:0] sA_L3_next_4_fu_6495_p2;
wire   [0:0] newSel66_fu_6501_p3;
wire   [0:0] newSel67_fu_6509_p3;
wire   [0:0] valid_L2_2_fu_6525_p2;
wire   [0:0] valid_L2_2_1_fu_6531_p3;
wire   [0:0] valid_L2_2_2_fu_6538_p3;
wire   [0:0] valid_L2_1_fu_6553_p2;
wire   [0:0] valid_L2_1_1_fu_6559_p3;
wire   [0:0] valid_L2_1_2_fu_6566_p3;
wire   [0:0] not_sel_tmp6_fu_6581_p2;
wire   [0:0] tmp111_fu_6587_p2;
wire   [0:0] sel_tmp81_fu_6593_p2;
wire   [0:0] sel_tmp82_fu_6599_p3;
wire   [9:0] tmp_114_fu_6629_p3;
wire   [9:0] tmp_116_fu_6641_p3;
wire   [0:0] tmp_39_fu_6653_p2;
wire  signed [6:0] stub_r_V_fu_6669_p4;
wire   [9:0] proj_phid_V_fu_6699_p4;
wire  signed [6:0] r_V_fu_6721_p0;
wire  signed [9:0] r_V_fu_6721_p1;
wire  signed [9:0] proj_zd_V_fu_6709_p1;
wire   [16:0] r_V_fu_6721_p2;
wire  signed [14:0] grp_fu_7326_p3;
wire   [8:0] sum_fu_6793_p2;
wire  signed [13:0] tmp_43_fu_6790_p1;
wire   [13:0] proj_phi_corr_V_fu_6813_p2;
wire   [16:0] tmp_48_fu_6806_p3;
wire   [16:0] tmp_49_fu_6818_p3;
wire  signed [9:0] delta_z_fact_V_cast_fu_6802_p1;
wire   [0:0] tmp_119_fu_6832_p3;
wire   [9:0] tmp_2_i_fu_6840_p2;
wire   [9:0] absval_V_fu_6846_p3;
wire   [9:0] LUT_matchcut_z2_load_1_fu_6862_p1;
wire   [16:0] tmp_1_i_fu_6878_p2;
wire   [13:0] tmp_104_fu_6892_p4;
wire   [11:0] fm_phi_V_fu_6889_p1;
wire  signed [7:0] LUT_matchcut_phi1_lo_1_fu_6913_p1;
wire   [16:0] LUT_matchcut_phi1_lo_2_fu_6916_p1;
wire   [16:0] absval_V_1_fu_6883_p3;
wire   [16:0] best_delta_phi_V_1_fu_6920_p3;
wire   [0:0] tmp_52_fu_6927_p2;
wire   [0:0] not_newtracklet_fu_6952_p2;
wire   [0:0] or_cond_53_fu_6933_p2;
wire   [44:0] p_bestmatch_next_data_fu_6938_p3;
wire   [44:0] bestmatch_next_data_1_fu_6901_p6;
wire   [2:0] p_projseed_next_V_1_fu_6945_p3;
wire   [0:0] not_or_cond_demorgan_fu_6986_p2;
wire   [0:0] p_goodmatch_next_fu_6957_p2;
wire   [0:0] not_or_cond_fu_6991_p2;
wire   [0:0] newtracklet_not_fu_7013_p2;
wire   [0:0] goodmatch_next_not_fu_7018_p2;
wire   [9:0] tmp_137_fu_7047_p1;
wire   [9:0] tmp_136_fu_7051_p2;
wire   [7:0] tmp_138_fu_7061_p1;
wire   [9:0] tmp_133_fu_7090_p1;
wire   [9:0] tmp_134_fu_7094_p2;
wire   [7:0] tmp_135_fu_7104_p1;
wire   [9:0] tmp_130_fu_7139_p1;
wire   [9:0] tmp_131_fu_7143_p2;
wire   [7:0] tmp_132_fu_7153_p1;
wire   [9:0] tmp_127_fu_7188_p1;
wire   [9:0] tmp_128_fu_7192_p2;
wire   [7:0] tmp_129_fu_7202_p1;
wire   [9:0] tmp_124_fu_7237_p1;
wire   [9:0] tmp_125_fu_7241_p2;
wire   [7:0] tmp_126_fu_7251_p1;
wire   [9:0] tmp_122_fu_7286_p1;
wire   [9:0] tmp_121_fu_7290_p2;
wire   [7:0] tmp_123_fu_7300_p1;
wire   [6:0] grp_fu_7326_p2;
wire    ap_CS_fsm_state10;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1034;
reg    ap_condition_4812;
reg    ap_condition_4817;
reg    ap_condition_1025;
reg    ap_condition_1016;
reg    ap_condition_1007;
reg    ap_condition_998;
reg    ap_condition_989;
reg    ap_condition_1055;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
end

MatchCalculator_Lbkb #(
    .DataWidth( 7 ),
    .AddressRange( 7 ),
    .AddressWidth( 3 ))
LUT_matchcut_phi1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(LUT_matchcut_phi1_address0),
    .ce0(LUT_matchcut_phi1_ce0),
    .q0(LUT_matchcut_phi1_q0)
);

MatchCalculator_Lcud #(
    .DataWidth( 8 ),
    .AddressRange( 7 ),
    .AddressWidth( 3 ))
LUT_matchcut_z2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(LUT_matchcut_z2_address0),
    .ce0(LUT_matchcut_z2_ce0),
    .q0(LUT_matchcut_z2_q0)
);

MatchCalculatorTodEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
MatchCalculatorTodEe_U1(
    .din0(stub_r_V_fu_6669_p4),
    .din1(proj_zd_V_fu_6709_p1),
    .din2(grp_fu_7326_p2),
    .dout(grp_fu_7326_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter7 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((projseed_V_1_load_load_fu_6872_p1 == 3'd1) & (brmerge_fu_7024_p2 == 1'd0) & (tmp_38_reg_7620_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        addr_index_assign_1_fu_274 <= nmcout2_fu_7266_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        addr_index_assign_1_fu_274 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((projseed_V_1_load_load_fu_6872_p1 == 3'd2) & (brmerge_fu_7024_p2 == 1'd0) & (tmp_38_reg_7620_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        addr_index_assign_2_fu_270 <= nmcout3_fu_7217_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        addr_index_assign_2_fu_270 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((projseed_V_1_load_load_fu_6872_p1 == 3'd3) & (brmerge_fu_7024_p2 == 1'd0) & (tmp_38_reg_7620_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        addr_index_assign_3_fu_266 <= nmcout4_fu_7168_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        addr_index_assign_3_fu_266 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((projseed_V_1_load_load_fu_6872_p1 == 3'd4) & (brmerge_fu_7024_p2 == 1'd0) & (tmp_38_reg_7620_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        addr_index_assign_4_fu_282 <= nmcout5_fu_7119_p2;
    end else if (((projseed_V_1_load_load_fu_6872_p1 == 3'd5) & (brmerge_fu_7024_p2 == 1'd0) & (tmp_38_reg_7620_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        addr_index_assign_4_fu_282 <= nmcout5_1_fu_7073_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        addr_index_assign_4_fu_282 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((projseed_V_1_load_load_fu_6872_p1 == 3'd6) & (brmerge_fu_7024_p2 == 1'd0) & (tmp_38_reg_7620_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        addr_index_assign_5_fu_262 <= nmcout6_fu_7030_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        addr_index_assign_5_fu_262 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((projseed_V_1_load_load_fu_6872_p1 == 3'd0) & (brmerge_fu_7024_p2 == 1'd0) & (tmp_38_reg_7620_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        addr_index_assign_fu_278 <= nmcout1_fu_7315_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        addr_index_assign_fu_278 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        bestmatch_next_data_s_reg_767 <= bestmatch_data_V_fu_6971_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        bestmatch_next_data_s_reg_767 <= 45'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_1_next_data_V_2_reg_918 <= p_Val2_42_reg_8143;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cm_L1_1_next_data_V_2_reg_918 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_1_next_data_V_reg_1014 <= cm_L1_1_data_V_4_reg_8153;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cm_L1_1_next_data_V_reg_1014 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_2_next_data_V_2_reg_906 <= p_Val2_44_reg_8168;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cm_L1_2_next_data_V_2_reg_906 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_2_next_data_V_reg_1002 <= cm_L1_2_data_V_4_reg_8178;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cm_L1_2_next_data_V_reg_1002 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_3_next_data_V_2_reg_894 <= p_Val2_46_reg_8193;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cm_L1_3_next_data_V_2_reg_894 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_3_next_data_V_reg_990 <= cm_L1_3_data_V_4_reg_8203;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cm_L1_3_next_data_V_reg_990 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_4_next_data_V_2_reg_882 <= p_Val2_48_reg_8218;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cm_L1_4_next_data_V_2_reg_882 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_4_next_data_V_reg_978 <= cm_L1_4_data_V_4_reg_8228;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cm_L1_4_next_data_V_reg_978 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L2_1_next_data_V_2_reg_822 <= cm_L1_2_data_V_5_reg_8243;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cm_L2_1_next_data_V_2_reg_822 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L2_1_next_data_V_reg_870 <= cm_L2_1_data_V_4_reg_8253;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cm_L2_1_next_data_V_reg_870 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L2_2_next_data_V_2_reg_810 <= cm_L1_4_data_V_5_reg_8291;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cm_L2_2_next_data_V_2_reg_810 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L2_2_next_data_V_reg_858 <= cm_L2_2_data_V_4_reg_8301;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cm_L2_2_next_data_V_reg_858 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        cm_L3_next_data_V_2_reg_786 <= cm_L2_2_data_V_5_reg_8375;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cm_L3_next_data_V_2_reg_786 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        cm_L3_next_data_V_reg_755 <= datastream_data_V_reg_8385;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cm_L3_next_data_V_reg_755 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        goodmatch_next_reg_1705 <= goodmatch_fu_6997_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        goodmatch_next_reg_1705 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inread_assign_1_reg_1225 <= read_L1_2_next_reg_8080;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        inread_assign_1_reg_1225 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inread_assign_2_reg_1237 <= read_L1_3_next_reg_8112;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        inread_assign_2_reg_1237 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inread_assign_3_reg_1249 <= read_L1_4_next_reg_8127;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        inread_assign_3_reg_1249 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inread_assign_4_reg_1501 <= read_L2_1_next_fu_6094_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        inread_assign_4_reg_1501 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inread_assign_5_reg_1513 <= read_L2_2_next_fu_6112_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        inread_assign_5_reg_1513 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inread_assign_reg_1213 <= read_L1_1_next_reg_8065;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        inread_assign_reg_1213 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_reg_7523 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_1_reg_1037 <= p_9_reg_7538;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_1_reg_1037 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_reg_7523 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_2_reg_1048 <= addr3_V_1_reg_7544;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_2_reg_1048 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_reg_7523 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_3_reg_1059 <= p_10_reg_7550;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_3_reg_1059 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_reg_7523 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_4_reg_1070 <= addr5_V_1_reg_7556;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_4_reg_1070 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_reg_7523 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_5_reg_1081 <= p_11_reg_7562;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_5_reg_1081 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_reg_7523 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_6_reg_1092 <= addr7_V_1_reg_7568;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_6_reg_1092 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_reg_7523 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_7_reg_1103 <= p_12_reg_7574;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_7_reg_1103 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1950_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_8_reg_1114 <= istep_V_fu_1956_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_8_reg_1114 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_Val2_13_reg_954 <= p_Val2_45_reg_8173;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_13_reg_954 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_Val2_19_reg_942 <= p_Val2_47_reg_8198;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_19_reg_942 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_Val2_24_reg_930 <= p_Val2_49_reg_8223;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_24_reg_930 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_Val2_29_reg_846 <= cm_L1_1_data_V_5_reg_8248;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_29_reg_846 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_Val2_33_reg_834 <= cm_L1_3_data_V_5_reg_8296;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_33_reg_834 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_Val2_37_reg_798 <= cm_L2_1_data_V_5_reg_8380;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_37_reg_798 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_Val2_3_reg_966 <= p_Val2_43_reg_8148;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_3_reg_966 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_reg_7523 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_s_reg_1026 <= addr1_V_1_reg_7532;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_s_reg_1026 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_reg_7523 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read1_reg_1125 <= read1_next_fu_2278_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        read1_reg_1125 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_reg_7523 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read2_reg_1136 <= read2_next_fu_2302_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        read2_reg_1136 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_reg_7523 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read3_reg_1147 <= read3_next_fu_2618_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        read3_reg_1147 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_reg_7523 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read4_reg_1158 <= read4_next_fu_2642_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        read4_reg_1158 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_reg_7523 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read5_reg_1169 <= read5_next_fu_2958_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        read5_reg_1169 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_reg_7523 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read6_reg_1180 <= read6_next_fu_2982_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        read6_reg_1180 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_reg_7523 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read7_reg_1191 <= read7_next_fu_3298_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        read7_reg_1191 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_reg_7523 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read8_reg_1202 <= read8_next_fu_3322_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        read8_reg_1202 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sA_L1_1_next_3_reg_1405 <= sA_L1_1_next_6_fu_4048_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        sA_L1_1_next_3_reg_1405 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sA_L1_2_next_3_reg_1417 <= sA_L1_2_next_6_fu_4351_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        sA_L1_2_next_3_reg_1417 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sA_L1_3_next_3_reg_1429 <= sA_L1_3_next_6_fu_4654_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        sA_L1_3_next_3_reg_1429 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sA_L1_4_next_3_reg_1441 <= sA_L1_4_next_6_fu_4957_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        sA_L1_4_next_3_reg_1441 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sA_L2_1_next_3_reg_1597 <= sA_L2_1_next_6_fu_5425_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        sA_L2_1_next_3_reg_1597 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sA_L2_2_next_3_reg_1609 <= sA_L2_2_next_6_fu_5984_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        sA_L2_2_next_3_reg_1609 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        sA_L3_next_3_reg_1681 <= sA_L3_next_6_fu_6517_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        sA_L3_next_3_reg_1681 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sB_L1_1_next_3_reg_1453 <= sB_L1_1_next_6_fu_4022_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        sB_L1_1_next_3_reg_1453 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sB_L1_2_next_3_reg_1465 <= sB_L1_2_next_6_fu_4325_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        sB_L1_2_next_3_reg_1465 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sB_L1_3_next_3_reg_1477 <= sB_L1_3_next_6_fu_4628_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        sB_L1_3_next_3_reg_1477 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sB_L1_4_next_3_reg_1489 <= sB_L1_4_next_6_fu_4931_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        sB_L1_4_next_3_reg_1489 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sB_L2_1_next_3_reg_1621 <= sB_L2_1_next_6_fu_5395_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        sB_L2_1_next_3_reg_1621 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sB_L2_2_next_3_reg_1633 <= sB_L2_2_next_6_fu_5954_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        sB_L2_2_next_3_reg_1633 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        sB_L3_next_3_reg_1693 <= sB_L3_next_6_fu_6487_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        sB_L3_next_3_reg_1693 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        vA_L1_1_next_3_reg_1309 <= vA_L1_1_next_reg_7751;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vA_L1_1_next_3_reg_1309 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        vA_L1_2_next_3_reg_1321 <= vA_L1_2_next_reg_7845;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vA_L1_2_next_3_reg_1321 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        vA_L1_3_next_3_reg_1333 <= vA_L1_3_next_reg_7939;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vA_L1_3_next_3_reg_1333 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        vA_L1_4_next_3_reg_1345 <= vA_L1_4_next_reg_8033;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vA_L1_4_next_3_reg_1345 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        vA_L2_1_next_1_reg_1549 <= valid_L1_1_5_fu_5482_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vA_L2_1_next_1_reg_1549 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        vA_L2_2_next_1_reg_1561 <= valid_L1_3_5_fu_6041_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vA_L2_2_next_1_reg_1561 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        vA_L3_next_1_reg_1657 <= valid_L2_1_5_fu_6574_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vA_L3_next_1_reg_1657 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_1_next_3_reg_1357 <= vB_L1_1_next_reg_7746;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        valid_L1_1_next_3_reg_1357 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_1_next_reg_1261 <= valid_L1_1_4_reg_7756;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        valid_L1_1_next_reg_1261 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_2_next_3_reg_1369 <= vB_L1_2_next_reg_7840;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        valid_L1_2_next_3_reg_1369 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_2_next_reg_1273 <= valid_L1_2_4_reg_7850;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        valid_L1_2_next_reg_1273 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_3_next_3_reg_1381 <= vB_L1_3_next_reg_7934;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        valid_L1_3_next_3_reg_1381 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_3_next_reg_1285 <= valid_L1_3_4_reg_7944;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        valid_L1_3_next_reg_1285 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_4_next_3_reg_1393 <= vB_L1_4_next_reg_8028;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        valid_L1_4_next_3_reg_1393 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_4_next_reg_1297 <= valid_L1_4_4_reg_8038;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        valid_L1_4_next_reg_1297 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L2_1_next_3_reg_1573 <= valid_L1_2_5_fu_5453_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        valid_L2_1_next_3_reg_1573 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L2_1_next_reg_1525 <= valid_L2_1_4_fu_5515_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        valid_L2_1_next_reg_1525 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L2_2_next_3_reg_1585 <= valid_L1_4_5_fu_6012_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        valid_L2_2_next_3_reg_1585 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L2_2_next_reg_1537 <= valid_L2_2_4_fu_6074_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        valid_L2_2_next_reg_1537 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        valid_L3_next_3_reg_1669 <= valid_L2_2_5_fu_6545_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        valid_L3_next_3_reg_1669 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        valid_L3_next_reg_1645 <= valid_L3_reg_8410;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        valid_L3_next_reg_1645 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((newtracklet_reg_8430_pp0_iter5_reg == 1'd1) & (tmp_6_reg_7523_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        LUT_matchcut_phi1_lo_reg_8506 <= LUT_matchcut_phi1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1950_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        addr1_V_1_reg_7532 <= addr1_V_1_fu_1968_p3;
        addr3_V_1_reg_7544 <= addr3_V_1_fu_1996_p3;
        addr5_V_1_reg_7556 <= addr5_V_1_fu_2024_p3;
        addr7_V_1_reg_7568 <= addr7_V_1_fu_2052_p3;
        p_10_reg_7550 <= p_10_fu_2010_p3;
        p_11_reg_7562 <= p_11_fu_2038_p3;
        p_12_reg_7574 <= p_12_fu_2066_p3;
        p_9_reg_7538 <= p_9_fu_1982_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        best_delta_phi_V_fu_258 <= best_delta_phi_V_3_fu_6963_p3;
        projseed_V_1_fu_250 <= projseed_V_fu_6979_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_reg_7523 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        brmerge15_not_i4_reg_8055 <= brmerge15_not_i4_fu_3620_p2;
        brmerge15_not_i5_reg_8102 <= brmerge15_not_i5_fu_3692_p2;
        brmerge19_not_i4_reg_8070 <= brmerge19_not_i4_fu_3644_p2;
        brmerge19_not_i5_reg_8117 <= brmerge19_not_i5_fu_3716_p2;
        brmerge_not_not_not_4_reg_8090 <= brmerge_not_not_not_4_fu_3674_p2;
        brmerge_not_not_not_5_reg_8137 <= brmerge_not_not_not_5_fu_3746_p2;
        inread_not62_i4_reg_8085 <= inread_not62_i4_fu_3668_p2;
        inread_not62_i5_reg_8132 <= inread_not62_i5_fu_3740_p2;
        or_cond3_reg_7831 <= or_cond3_fu_2828_p2;
        or_cond6_reg_7925 <= or_cond6_fu_3168_p2;
        or_cond9_reg_8019 <= or_cond9_fu_3508_p2;
        or_cond_reg_7737 <= or_cond_fu_2488_p2;
        sel_tmp15_reg_7787 <= sel_tmp15_fu_2760_p2;
        sel_tmp16_reg_7804 <= sel_tmp16_fu_2810_p2;
        sel_tmp17_reg_7812 <= sel_tmp17_fu_2816_p2;
        sel_tmp18_reg_7822 <= sel_tmp18_fu_2822_p2;
        sel_tmp27_reg_7881 <= sel_tmp27_fu_3100_p2;
        sel_tmp28_reg_7898 <= sel_tmp28_fu_3150_p2;
        sel_tmp29_reg_7906 <= sel_tmp29_fu_3156_p2;
        sel_tmp2_reg_7693 <= sel_tmp2_fu_2420_p2;
        sel_tmp30_reg_7916 <= sel_tmp30_fu_3162_p2;
        sel_tmp39_reg_7975 <= sel_tmp39_fu_3440_p2;
        sel_tmp40_reg_7992 <= sel_tmp40_fu_3490_p2;
        sel_tmp41_reg_8000 <= sel_tmp41_fu_3496_p2;
        sel_tmp42_reg_8010 <= sel_tmp42_fu_3502_p2;
        sel_tmp4_reg_7710 <= sel_tmp4_fu_2470_p2;
        sel_tmp5_reg_7718 <= sel_tmp5_fu_2476_p2;
        sel_tmp6_reg_7728 <= sel_tmp6_fu_2482_p2;
        vA_not_i1_reg_7767 <= vA_not_i1_fu_2606_p2;
        vA_not_i2_reg_7861 <= vA_not_i2_fu_2946_p2;
        vA_not_i3_reg_7955 <= vA_not_i3_fu_3286_p2;
        vA_not_i4_reg_8060 <= vA_not_i4_fu_3626_p2;
        vA_not_i5_reg_8107 <= vA_not_i5_fu_3698_p2;
        vA_not_i_reg_7673 <= vA_not_i_fu_2266_p2;
        vB_not_i1_reg_7777 <= vB_not_i1_fu_2630_p2;
        vB_not_i2_reg_7871 <= vB_not_i2_fu_2970_p2;
        vB_not_i3_reg_7965 <= vB_not_i3_fu_3310_p2;
        vB_not_i4_reg_8075 <= vB_not_i4_fu_3650_p2;
        vB_not_i5_reg_8122 <= vB_not_i5_fu_3722_p2;
        vB_not_i_reg_7683 <= vB_not_i_fu_2290_p2;
        valid1_reg_7625 <= valid1_fu_2180_p2;
        valid2_reg_7631 <= valid2_fu_2189_p2;
        valid3_reg_7637 <= valid3_fu_2198_p2;
        valid4_reg_7643 <= valid4_fu_2207_p2;
        valid5_reg_7649 <= valid5_fu_2216_p2;
        valid6_reg_7655 <= valid6_fu_2225_p2;
        valid7_reg_7661 <= valid7_fu_2234_p2;
        valid8_reg_7667 <= valid8_fu_2243_p2;
        validA_not_i1_reg_7792 <= validA_not_i1_fu_2793_p2;
        validA_not_i2_reg_7886 <= validA_not_i2_fu_3133_p2;
        validA_not_i3_reg_7980 <= validA_not_i3_fu_3473_p2;
        validA_not_i_reg_7698 <= validA_not_i_fu_2453_p2;
        validB_not_i1_reg_7798 <= validB_not_i1_fu_2804_p2;
        validB_not_i2_reg_7892 <= validB_not_i2_fu_3144_p2;
        validB_not_i3_reg_7986 <= validB_not_i3_fu_3484_p2;
        validB_not_i_reg_7704 <= validB_not_i_fu_2464_p2;
        vout_not_i4_reg_8049 <= vout_not_i4_fu_3608_p2;
        vout_not_i5_reg_8096 <= vout_not_i5_fu_3680_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        cm_L1_1_data_V_4_reg_8153 <= cm_L1_1_data_V_4_fu_3996_p3;
        cm_L1_1_data_V_5_reg_8248 <= cm_L1_1_data_V_5_fu_5327_p3;
        cm_L1_2_data_V_4_reg_8178 <= cm_L1_2_data_V_4_fu_4299_p3;
        cm_L1_2_data_V_5_reg_8243 <= cm_L1_2_data_V_5_fu_5295_p3;
        cm_L1_3_data_V_4_reg_8203 <= cm_L1_3_data_V_4_fu_4602_p3;
        cm_L1_3_data_V_5_reg_8296 <= cm_L1_3_data_V_5_fu_5886_p3;
        cm_L1_4_data_V_4_reg_8228 <= cm_L1_4_data_V_4_fu_4905_p3;
        cm_L1_4_data_V_5_reg_8291 <= cm_L1_4_data_V_5_fu_5854_p3;
        cm_L2_1_data_V_4_reg_8253 <= cm_L2_1_data_V_4_fu_5359_p3;
        cm_L2_2_data_V_4_reg_8301 <= cm_L2_2_data_V_4_fu_5918_p3;
        p_Val2_42_reg_8143 <= p_Val2_42_fu_3938_p3;
        p_Val2_43_reg_8148 <= p_Val2_43_fu_3967_p3;
        p_Val2_44_reg_8168 <= p_Val2_44_fu_4241_p3;
        p_Val2_45_reg_8173 <= p_Val2_45_fu_4270_p3;
        p_Val2_46_reg_8193 <= p_Val2_46_fu_4544_p3;
        p_Val2_47_reg_8198 <= p_Val2_47_fu_4573_p3;
        p_Val2_48_reg_8218 <= p_Val2_48_fu_4847_p3;
        p_Val2_49_reg_8223 <= p_Val2_49_fu_4876_p3;
        valid_L2_1_4_reg_8280 <= valid_L2_1_4_fu_5515_p3;
        valid_L2_2_4_reg_8328 <= valid_L2_2_4_fu_6074_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L2_1_data_V_5_reg_8380 <= cm_L2_1_data_V_5_fu_6420_p3;
        cm_L2_2_data_V_5_reg_8375 <= cm_L2_2_data_V_5_fu_6389_p3;
        datastream_data_V_reg_8385 <= datastream_data_V_fu_6451_p3;
        id_V_fu_254 <= {{datastream_data_V_fu_6451_p3[13:7]}};
        valid_L3_reg_8410 <= valid_L3_fu_6607_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delta_phi_V_reg_8494[16 : 3] <= delta_phi_V_fu_6826_p2[16 : 3];
        delta_z_V_reg_8489 <= delta_z_V_fu_6797_p2;
        tmp_120_reg_8501 <= delta_phi_V_fu_6826_p2[32'd16];
        tmp_51_reg_8511 <= tmp_51_fu_6866_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        fullmatch7_dataarray_reg_7470[7] <= tmp_93_fu_1863_p1[7];
        ncm1_V_reg_7420 <= ncm1_V_fu_1735_p3;
        ncm2_V_reg_7425 <= ncm2_V_fu_1751_p3;
        ncm3_V_reg_7430 <= ncm3_V_fu_1767_p3;
        ncm4_V_reg_7435 <= ncm4_V_fu_1783_p3;
        ncm5_V_reg_7440 <= ncm5_V_fu_1799_p3;
        ncm6_V_reg_7445 <= ncm6_V_fu_1815_p3;
        ncm7_V_reg_7450 <= ncm7_V_fu_1831_p3;
        ncm8_V_reg_7455 <= ncm8_V_fu_1847_p3;
        tmp_100_cast_reg_7460[7] <= tmp_100_cast_fu_1868_p1[7];
        tmp_10_reg_7499 <= tmp_10_fu_1896_p2;
        tmp_12_reg_7505 <= tmp_12_fu_1902_p2;
        tmp_14_reg_7511 <= tmp_14_fu_1908_p2;
        tmp_16_reg_7517 <= tmp_16_fu_1914_p2;
        tmp_1_reg_7475 <= tmp_1_fu_1872_p2;
        tmp_3_reg_7481 <= tmp_3_fu_1878_p2;
        tmp_40_reg_7408 <= tmp_40_fu_1723_p1;
        tmp_5_reg_7487 <= tmp_5_fu_1884_p2;
        tmp_9_reg_7493 <= tmp_9_fu_1890_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        newtracklet_reg_8430 <= newtracklet_fu_6659_p2;
        stubid_V_reg_8415 <= stubid_V_fu_6625_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        newtracklet_reg_8430_pp0_iter4_reg <= newtracklet_reg_8430;
        newtracklet_reg_8430_pp0_iter5_reg <= newtracklet_reg_8430_pp0_iter4_reg;
        newtracklet_reg_8430_pp0_iter6_reg <= newtracklet_reg_8430_pp0_iter5_reg;
        proj_data_V_reg_8439_pp0_iter6_reg <= proj_data_V_reg_8439;
        projseed_next_V_reg_8444_pp0_iter6_reg <= projseed_next_V_reg_8444;
        stubid_V_reg_8415_pp0_iter4_reg <= stubid_V_reg_8415;
        stubid_V_reg_8415_pp0_iter5_reg <= stubid_V_reg_8415_pp0_iter4_reg;
        stubid_V_reg_8415_pp0_iter6_reg <= stubid_V_reg_8415_pp0_iter5_reg;
        tmp_38_reg_7620_pp0_iter2_reg <= tmp_38_reg_7620_pp0_iter1_reg;
        tmp_38_reg_7620_pp0_iter3_reg <= tmp_38_reg_7620_pp0_iter2_reg;
        tmp_38_reg_7620_pp0_iter4_reg <= tmp_38_reg_7620_pp0_iter3_reg;
        tmp_38_reg_7620_pp0_iter5_reg <= tmp_38_reg_7620_pp0_iter4_reg;
        tmp_38_reg_7620_pp0_iter6_reg <= tmp_38_reg_7620_pp0_iter5_reg;
        tmp_6_reg_7523_pp0_iter2_reg <= tmp_6_reg_7523_pp0_iter1_reg;
        tmp_6_reg_7523_pp0_iter3_reg <= tmp_6_reg_7523_pp0_iter2_reg;
        tmp_6_reg_7523_pp0_iter4_reg <= tmp_6_reg_7523_pp0_iter3_reg;
        tmp_6_reg_7523_pp0_iter5_reg <= tmp_6_reg_7523_pp0_iter4_reg;
        tmp_6_reg_7523_pp0_iter6_reg <= tmp_6_reg_7523_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Result_i24_reg_8359 <= {{cm_L2_1_data_V_4_fu_5359_p3[13:7]}};
        p_Result_i27_reg_8367 <= {{cm_L2_2_data_V_4_fu_5918_p3[13:7]}};
        vA_not_i6_reg_8339 <= vA_not_i6_fu_6082_p2;
        vB_not_i6_reg_8349 <= vB_not_i6_fu_6100_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_7523_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        proj_data_V_reg_8439 <= allproj_dataarray_data_V_q0;
        proj_phi_V_reg_8449 <= {{allproj_dataarray_data_V_q0[45:32]}};
        projseed_next_V_reg_8444 <= {{allproj_dataarray_data_V_q0[59:57]}};
        tmp_118_reg_8474 <= {{allstub_dataarray_data_V_q0[16:3]}};
        tmp_41_reg_8454 <= {{r_V_fu_6721_p2[16:7]}};
        tmp_44_reg_8459 <= {{allproj_dataarray_data_V_q0[28:20]}};
        tmp_45_reg_8464 <= {{grp_fu_7326_p3[14:6]}};
        tmp_46_reg_8469 <= {{allstub_dataarray_data_V_q0[25:17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_reg_7523 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read_L1_1_next_reg_8065 <= read_L1_1_next_fu_3638_p2;
        read_L1_2_next_reg_8080 <= read_L1_2_next_fu_3662_p2;
        read_L1_3_next_reg_8112 <= read_L1_3_next_fu_3710_p2;
        read_L1_4_next_reg_8127 <= read_L1_4_next_fu_3734_p2;
        vA_L1_1_next_reg_7751 <= vA_L1_1_next_fu_2546_p3;
        vA_L1_2_next_reg_7845 <= vA_L1_2_next_fu_2886_p3;
        vA_L1_3_next_reg_7939 <= vA_L1_3_next_fu_3226_p3;
        vA_L1_4_next_reg_8033 <= vA_L1_4_next_fu_3566_p3;
        vB_L1_1_next_reg_7746 <= vB_L1_1_next_fu_2516_p3;
        vB_L1_2_next_reg_7840 <= vB_L1_2_next_fu_2856_p3;
        vB_L1_3_next_reg_7934 <= vB_L1_3_next_fu_3196_p3;
        vB_L1_4_next_reg_8028 <= vB_L1_4_next_fu_3536_p3;
        valid_L1_1_4_reg_7756 <= valid_L1_1_4_fu_2580_p3;
        valid_L1_2_4_reg_7850 <= valid_L1_2_4_fu_2920_p3;
        valid_L1_3_4_reg_7944 <= valid_L1_3_4_fu_3260_p3;
        valid_L1_4_4_reg_8038 <= valid_L1_4_4_fu_3600_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1950_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_38_reg_7620 <= tmp_38_fu_2170_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_38_reg_7620_pp0_iter1_reg <= tmp_38_reg_7620;
        tmp_6_reg_7523 <= tmp_6_fu_1950_p2;
        tmp_6_reg_7523_pp0_iter1_reg <= tmp_6_reg_7523;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        LUT_matchcut_phi1_ce0 = 1'b1;
    end else begin
        LUT_matchcut_phi1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        LUT_matchcut_z2_ce0 = 1'b1;
    end else begin
        LUT_matchcut_z2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        allproj_dataarray_data_V_ce0 = 1'b1;
    end else begin
        allproj_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        allstub_dataarray_data_V_ce0 = 1'b1;
    end else begin
        allstub_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_6_fu_1950_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_cm_L1_1_next_data_V_2_phi_fu_922_p4 = p_Val2_42_reg_8143;
    end else begin
        ap_phi_mux_cm_L1_1_next_data_V_2_phi_fu_922_p4 = cm_L1_1_next_data_V_2_reg_918;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_cm_L1_1_next_data_V_phi_fu_1018_p4 = cm_L1_1_data_V_4_reg_8153;
    end else begin
        ap_phi_mux_cm_L1_1_next_data_V_phi_fu_1018_p4 = cm_L1_1_next_data_V_reg_1014;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_cm_L1_2_next_data_V_2_phi_fu_910_p4 = p_Val2_44_reg_8168;
    end else begin
        ap_phi_mux_cm_L1_2_next_data_V_2_phi_fu_910_p4 = cm_L1_2_next_data_V_2_reg_906;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_cm_L1_2_next_data_V_phi_fu_1006_p4 = cm_L1_2_data_V_4_reg_8178;
    end else begin
        ap_phi_mux_cm_L1_2_next_data_V_phi_fu_1006_p4 = cm_L1_2_next_data_V_reg_1002;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_cm_L1_3_next_data_V_2_phi_fu_898_p4 = p_Val2_46_reg_8193;
    end else begin
        ap_phi_mux_cm_L1_3_next_data_V_2_phi_fu_898_p4 = cm_L1_3_next_data_V_2_reg_894;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_cm_L1_3_next_data_V_phi_fu_994_p4 = cm_L1_3_data_V_4_reg_8203;
    end else begin
        ap_phi_mux_cm_L1_3_next_data_V_phi_fu_994_p4 = cm_L1_3_next_data_V_reg_990;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_cm_L1_4_next_data_V_2_phi_fu_886_p4 = p_Val2_48_reg_8218;
    end else begin
        ap_phi_mux_cm_L1_4_next_data_V_2_phi_fu_886_p4 = cm_L1_4_next_data_V_2_reg_882;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_cm_L1_4_next_data_V_phi_fu_982_p4 = cm_L1_4_data_V_4_reg_8228;
    end else begin
        ap_phi_mux_cm_L1_4_next_data_V_phi_fu_982_p4 = cm_L1_4_next_data_V_reg_978;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_cm_L2_1_next_data_V_2_phi_fu_826_p4 = cm_L1_2_data_V_5_reg_8243;
    end else begin
        ap_phi_mux_cm_L2_1_next_data_V_2_phi_fu_826_p4 = cm_L2_1_next_data_V_2_reg_822;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_cm_L2_1_next_data_V_phi_fu_874_p4 = cm_L2_1_data_V_4_reg_8253;
    end else begin
        ap_phi_mux_cm_L2_1_next_data_V_phi_fu_874_p4 = cm_L2_1_next_data_V_reg_870;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_cm_L2_2_next_data_V_2_phi_fu_814_p4 = cm_L1_4_data_V_5_reg_8291;
    end else begin
        ap_phi_mux_cm_L2_2_next_data_V_2_phi_fu_814_p4 = cm_L2_2_next_data_V_2_reg_810;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_cm_L2_2_next_data_V_phi_fu_862_p4 = cm_L2_2_data_V_4_reg_8301;
    end else begin
        ap_phi_mux_cm_L2_2_next_data_V_phi_fu_862_p4 = cm_L2_2_next_data_V_reg_858;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_cm_L3_next_data_V_2_phi_fu_790_p4 = cm_L2_2_data_V_5_reg_8375;
    end else begin
        ap_phi_mux_cm_L3_next_data_V_2_phi_fu_790_p4 = cm_L3_next_data_V_2_reg_786;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_cm_L3_next_data_V_phi_fu_759_p4 = datastream_data_V_reg_8385;
    end else begin
        ap_phi_mux_cm_L3_next_data_V_phi_fu_759_p4 = cm_L3_next_data_V_reg_755;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_inread_assign_1_phi_fu_1229_p4 = read_L1_2_next_reg_8080;
    end else begin
        ap_phi_mux_inread_assign_1_phi_fu_1229_p4 = inread_assign_1_reg_1225;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_inread_assign_2_phi_fu_1241_p4 = read_L1_3_next_reg_8112;
    end else begin
        ap_phi_mux_inread_assign_2_phi_fu_1241_p4 = inread_assign_2_reg_1237;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_inread_assign_3_phi_fu_1253_p4 = read_L1_4_next_reg_8127;
    end else begin
        ap_phi_mux_inread_assign_3_phi_fu_1253_p4 = inread_assign_3_reg_1249;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_inread_assign_4_phi_fu_1505_p4 = read_L2_1_next_fu_6094_p2;
    end else begin
        ap_phi_mux_inread_assign_4_phi_fu_1505_p4 = inread_assign_4_reg_1501;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_inread_assign_5_phi_fu_1517_p4 = read_L2_2_next_fu_6112_p2;
    end else begin
        ap_phi_mux_inread_assign_5_phi_fu_1517_p4 = inread_assign_5_reg_1513;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_inread_assign_phi_fu_1217_p4 = read_L1_1_next_reg_8065;
    end else begin
        ap_phi_mux_inread_assign_phi_fu_1217_p4 = inread_assign_reg_1213;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_p_1_phi_fu_1041_p4 = p_9_reg_7538;
    end else begin
        ap_phi_mux_p_1_phi_fu_1041_p4 = p_1_reg_1037;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_p_2_phi_fu_1052_p4 = addr3_V_1_reg_7544;
    end else begin
        ap_phi_mux_p_2_phi_fu_1052_p4 = p_2_reg_1048;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_p_3_phi_fu_1063_p4 = p_10_reg_7550;
    end else begin
        ap_phi_mux_p_3_phi_fu_1063_p4 = p_3_reg_1059;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_p_4_phi_fu_1074_p4 = addr5_V_1_reg_7556;
    end else begin
        ap_phi_mux_p_4_phi_fu_1074_p4 = p_4_reg_1070;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_p_5_phi_fu_1085_p4 = p_11_reg_7562;
    end else begin
        ap_phi_mux_p_5_phi_fu_1085_p4 = p_5_reg_1081;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_p_6_phi_fu_1096_p4 = addr7_V_1_reg_7568;
    end else begin
        ap_phi_mux_p_6_phi_fu_1096_p4 = p_6_reg_1092;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_p_7_phi_fu_1107_p4 = p_12_reg_7574;
    end else begin
        ap_phi_mux_p_7_phi_fu_1107_p4 = p_7_reg_1103;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_p_Val2_13_phi_fu_958_p4 = p_Val2_45_reg_8173;
    end else begin
        ap_phi_mux_p_Val2_13_phi_fu_958_p4 = p_Val2_13_reg_954;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_p_Val2_19_phi_fu_946_p4 = p_Val2_47_reg_8198;
    end else begin
        ap_phi_mux_p_Val2_19_phi_fu_946_p4 = p_Val2_19_reg_942;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_p_Val2_24_phi_fu_934_p4 = p_Val2_49_reg_8223;
    end else begin
        ap_phi_mux_p_Val2_24_phi_fu_934_p4 = p_Val2_24_reg_930;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_p_Val2_29_phi_fu_850_p4 = cm_L1_1_data_V_5_reg_8248;
    end else begin
        ap_phi_mux_p_Val2_29_phi_fu_850_p4 = p_Val2_29_reg_846;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_p_Val2_33_phi_fu_838_p4 = cm_L1_3_data_V_5_reg_8296;
    end else begin
        ap_phi_mux_p_Val2_33_phi_fu_838_p4 = p_Val2_33_reg_834;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_p_Val2_37_phi_fu_802_p4 = cm_L2_1_data_V_5_reg_8380;
    end else begin
        ap_phi_mux_p_Val2_37_phi_fu_802_p4 = p_Val2_37_reg_798;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_p_Val2_3_phi_fu_970_p4 = p_Val2_43_reg_8148;
    end else begin
        ap_phi_mux_p_Val2_3_phi_fu_970_p4 = p_Val2_3_reg_966;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_p_s_phi_fu_1030_p4 = addr1_V_1_reg_7532;
    end else begin
        ap_phi_mux_p_s_phi_fu_1030_p4 = p_s_reg_1026;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_read1_phi_fu_1129_p4 = read1_next_fu_2278_p2;
    end else begin
        ap_phi_mux_read1_phi_fu_1129_p4 = read1_reg_1125;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_read2_phi_fu_1140_p4 = read2_next_fu_2302_p2;
    end else begin
        ap_phi_mux_read2_phi_fu_1140_p4 = read2_reg_1136;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_read3_phi_fu_1151_p4 = read3_next_fu_2618_p2;
    end else begin
        ap_phi_mux_read3_phi_fu_1151_p4 = read3_reg_1147;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_read4_phi_fu_1162_p4 = read4_next_fu_2642_p2;
    end else begin
        ap_phi_mux_read4_phi_fu_1162_p4 = read4_reg_1158;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_read5_phi_fu_1173_p4 = read5_next_fu_2958_p2;
    end else begin
        ap_phi_mux_read5_phi_fu_1173_p4 = read5_reg_1169;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_read6_phi_fu_1184_p4 = read6_next_fu_2982_p2;
    end else begin
        ap_phi_mux_read6_phi_fu_1184_p4 = read6_reg_1180;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_read7_phi_fu_1195_p4 = read7_next_fu_3298_p2;
    end else begin
        ap_phi_mux_read7_phi_fu_1195_p4 = read7_reg_1191;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_read8_phi_fu_1206_p4 = read8_next_fu_3322_p2;
    end else begin
        ap_phi_mux_read8_phi_fu_1206_p4 = read8_reg_1202;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_sA_L1_1_next_3_phi_fu_1409_p4 = sA_L1_1_next_6_fu_4048_p3;
    end else begin
        ap_phi_mux_sA_L1_1_next_3_phi_fu_1409_p4 = sA_L1_1_next_3_reg_1405;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_sA_L1_2_next_3_phi_fu_1421_p4 = sA_L1_2_next_6_fu_4351_p3;
    end else begin
        ap_phi_mux_sA_L1_2_next_3_phi_fu_1421_p4 = sA_L1_2_next_3_reg_1417;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_sA_L1_3_next_3_phi_fu_1433_p4 = sA_L1_3_next_6_fu_4654_p3;
    end else begin
        ap_phi_mux_sA_L1_3_next_3_phi_fu_1433_p4 = sA_L1_3_next_3_reg_1429;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_sA_L1_4_next_3_phi_fu_1445_p4 = sA_L1_4_next_6_fu_4957_p3;
    end else begin
        ap_phi_mux_sA_L1_4_next_3_phi_fu_1445_p4 = sA_L1_4_next_3_reg_1441;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_sA_L2_1_next_3_phi_fu_1601_p4 = sA_L2_1_next_6_fu_5425_p3;
    end else begin
        ap_phi_mux_sA_L2_1_next_3_phi_fu_1601_p4 = sA_L2_1_next_3_reg_1597;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_sA_L2_2_next_3_phi_fu_1613_p4 = sA_L2_2_next_6_fu_5984_p3;
    end else begin
        ap_phi_mux_sA_L2_2_next_3_phi_fu_1613_p4 = sA_L2_2_next_3_reg_1609;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_sA_L3_next_3_phi_fu_1685_p4 = sA_L3_next_6_fu_6517_p3;
    end else begin
        ap_phi_mux_sA_L3_next_3_phi_fu_1685_p4 = sA_L3_next_3_reg_1681;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_sB_L1_1_next_3_phi_fu_1457_p4 = sB_L1_1_next_6_fu_4022_p3;
    end else begin
        ap_phi_mux_sB_L1_1_next_3_phi_fu_1457_p4 = sB_L1_1_next_3_reg_1453;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_sB_L1_2_next_3_phi_fu_1469_p4 = sB_L1_2_next_6_fu_4325_p3;
    end else begin
        ap_phi_mux_sB_L1_2_next_3_phi_fu_1469_p4 = sB_L1_2_next_3_reg_1465;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_sB_L1_3_next_3_phi_fu_1481_p4 = sB_L1_3_next_6_fu_4628_p3;
    end else begin
        ap_phi_mux_sB_L1_3_next_3_phi_fu_1481_p4 = sB_L1_3_next_3_reg_1477;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_sB_L1_4_next_3_phi_fu_1493_p4 = sB_L1_4_next_6_fu_4931_p3;
    end else begin
        ap_phi_mux_sB_L1_4_next_3_phi_fu_1493_p4 = sB_L1_4_next_3_reg_1489;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_sB_L2_1_next_3_phi_fu_1625_p4 = sB_L2_1_next_6_fu_5395_p3;
    end else begin
        ap_phi_mux_sB_L2_1_next_3_phi_fu_1625_p4 = sB_L2_1_next_3_reg_1621;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_sB_L2_2_next_3_phi_fu_1637_p4 = sB_L2_2_next_6_fu_5954_p3;
    end else begin
        ap_phi_mux_sB_L2_2_next_3_phi_fu_1637_p4 = sB_L2_2_next_3_reg_1633;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_sB_L3_next_3_phi_fu_1697_p4 = sB_L3_next_6_fu_6487_p3;
    end else begin
        ap_phi_mux_sB_L3_next_3_phi_fu_1697_p4 = sB_L3_next_3_reg_1693;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_vA_L1_1_next_3_phi_fu_1313_p4 = vA_L1_1_next_reg_7751;
    end else begin
        ap_phi_mux_vA_L1_1_next_3_phi_fu_1313_p4 = vA_L1_1_next_3_reg_1309;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_vA_L1_2_next_3_phi_fu_1325_p4 = vA_L1_2_next_reg_7845;
    end else begin
        ap_phi_mux_vA_L1_2_next_3_phi_fu_1325_p4 = vA_L1_2_next_3_reg_1321;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_vA_L1_3_next_3_phi_fu_1337_p4 = vA_L1_3_next_reg_7939;
    end else begin
        ap_phi_mux_vA_L1_3_next_3_phi_fu_1337_p4 = vA_L1_3_next_3_reg_1333;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_vA_L1_4_next_3_phi_fu_1349_p4 = vA_L1_4_next_reg_8033;
    end else begin
        ap_phi_mux_vA_L1_4_next_3_phi_fu_1349_p4 = vA_L1_4_next_3_reg_1345;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_vA_L2_1_next_1_phi_fu_1553_p4 = valid_L1_1_5_fu_5482_p3;
    end else begin
        ap_phi_mux_vA_L2_1_next_1_phi_fu_1553_p4 = vA_L2_1_next_1_reg_1549;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_vA_L2_2_next_1_phi_fu_1565_p4 = valid_L1_3_5_fu_6041_p3;
    end else begin
        ap_phi_mux_vA_L2_2_next_1_phi_fu_1565_p4 = vA_L2_2_next_1_reg_1561;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_vA_L3_next_1_phi_fu_1661_p4 = valid_L2_1_5_fu_6574_p3;
    end else begin
        ap_phi_mux_vA_L3_next_1_phi_fu_1661_p4 = vA_L3_next_1_reg_1657;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_valid_L1_1_next_3_phi_fu_1361_p4 = vB_L1_1_next_reg_7746;
    end else begin
        ap_phi_mux_valid_L1_1_next_3_phi_fu_1361_p4 = valid_L1_1_next_3_reg_1357;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_valid_L1_1_next_phi_fu_1265_p4 = valid_L1_1_4_reg_7756;
    end else begin
        ap_phi_mux_valid_L1_1_next_phi_fu_1265_p4 = valid_L1_1_next_reg_1261;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_valid_L1_2_next_3_phi_fu_1373_p4 = vB_L1_2_next_reg_7840;
    end else begin
        ap_phi_mux_valid_L1_2_next_3_phi_fu_1373_p4 = valid_L1_2_next_3_reg_1369;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_valid_L1_2_next_phi_fu_1277_p4 = valid_L1_2_4_reg_7850;
    end else begin
        ap_phi_mux_valid_L1_2_next_phi_fu_1277_p4 = valid_L1_2_next_reg_1273;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_valid_L1_3_next_3_phi_fu_1385_p4 = vB_L1_3_next_reg_7934;
    end else begin
        ap_phi_mux_valid_L1_3_next_3_phi_fu_1385_p4 = valid_L1_3_next_3_reg_1381;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_valid_L1_3_next_phi_fu_1289_p4 = valid_L1_3_4_reg_7944;
    end else begin
        ap_phi_mux_valid_L1_3_next_phi_fu_1289_p4 = valid_L1_3_next_reg_1285;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_valid_L1_4_next_3_phi_fu_1397_p4 = vB_L1_4_next_reg_8028;
    end else begin
        ap_phi_mux_valid_L1_4_next_3_phi_fu_1397_p4 = valid_L1_4_next_3_reg_1393;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_valid_L1_4_next_phi_fu_1301_p4 = valid_L1_4_4_reg_8038;
    end else begin
        ap_phi_mux_valid_L1_4_next_phi_fu_1301_p4 = valid_L1_4_next_reg_1297;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_valid_L2_1_next_3_phi_fu_1577_p4 = valid_L1_2_5_fu_5453_p3;
    end else begin
        ap_phi_mux_valid_L2_1_next_3_phi_fu_1577_p4 = valid_L2_1_next_3_reg_1573;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_valid_L2_1_next_phi_fu_1529_p4 = valid_L2_1_4_fu_5515_p3;
    end else begin
        ap_phi_mux_valid_L2_1_next_phi_fu_1529_p4 = valid_L2_1_next_reg_1525;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_valid_L2_2_next_3_phi_fu_1589_p4 = valid_L1_4_5_fu_6012_p3;
    end else begin
        ap_phi_mux_valid_L2_2_next_3_phi_fu_1589_p4 = valid_L2_2_next_3_reg_1585;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_valid_L2_2_next_phi_fu_1541_p4 = valid_L2_2_4_fu_6074_p3;
    end else begin
        ap_phi_mux_valid_L2_2_next_phi_fu_1541_p4 = valid_L2_2_next_reg_1537;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_valid_L3_next_3_phi_fu_1673_p4 = valid_L2_2_5_fu_6545_p3;
    end else begin
        ap_phi_mux_valid_L3_next_3_phi_fu_1673_p4 = valid_L3_next_3_reg_1669;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_6_reg_7523_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_valid_L3_next_phi_fu_1649_p4 = valid_L3_reg_8410;
    end else begin
        ap_phi_mux_valid_L3_next_phi_fu_1649_p4 = valid_L3_next_reg_1645;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_6_reg_7523 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        bx_o_V_ap_vld = 1'b1;
    end else begin
        bx_o_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        fullmatch1_dataarray_data_V_ce0 = 1'b1;
    end else begin
        fullmatch1_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((projseed_V_1_load_load_fu_6872_p1 == 3'd0) & (tmp_53_fu_7280_p2 == 1'd1) & (brmerge_fu_7024_p2 == 1'd0) & (tmp_38_reg_7620_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        fullmatch1_dataarray_data_V_we0 = 1'b1;
    end else begin
        fullmatch1_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4812)) begin
        if ((tmp_38_reg_7620_pp0_iter6_reg == 1'd1)) begin
            fullmatch1_nentries_0_V = 8'd0;
        end else if ((1'b1 == ap_condition_1034)) begin
            fullmatch1_nentries_0_V = p_09_0_i_fu_7304_p2;
        end else begin
            fullmatch1_nentries_0_V = 'bx;
        end
    end else begin
        fullmatch1_nentries_0_V = 'bx;
    end
end

always @ (*) begin
    if ((((projseed_V_1_load_load_fu_6872_p1 == 3'd0) & (tmp_53_fu_7280_p2 == 1'd1) & (brmerge_fu_7024_p2 == 1'd0) & (tmp_38_reg_7620_pp0_iter6_reg == 1'd0) & (tmp_40_reg_7408 == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((tmp_38_reg_7620_pp0_iter6_reg == 1'd1) & (tmp_40_reg_7408 == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        fullmatch1_nentries_0_V_ap_vld = 1'b1;
    end else begin
        fullmatch1_nentries_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4817)) begin
        if ((tmp_38_reg_7620_pp0_iter6_reg == 1'd1)) begin
            fullmatch1_nentries_1_V = 8'd0;
        end else if ((1'b1 == ap_condition_1034)) begin
            fullmatch1_nentries_1_V = p_09_0_i_fu_7304_p2;
        end else begin
            fullmatch1_nentries_1_V = 'bx;
        end
    end else begin
        fullmatch1_nentries_1_V = 'bx;
    end
end

always @ (*) begin
    if ((((projseed_V_1_load_load_fu_6872_p1 == 3'd0) & (tmp_53_fu_7280_p2 == 1'd1) & (brmerge_fu_7024_p2 == 1'd0) & (tmp_38_reg_7620_pp0_iter6_reg == 1'd0) & (tmp_40_reg_7408 == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((tmp_38_reg_7620_pp0_iter6_reg == 1'd1) & (tmp_40_reg_7408 == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        fullmatch1_nentries_1_V_ap_vld = 1'b1;
    end else begin
        fullmatch1_nentries_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        fullmatch2_dataarray_data_V_ce0 = 1'b1;
    end else begin
        fullmatch2_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((projseed_V_1_load_load_fu_6872_p1 == 3'd1) & (tmp_54_fu_7231_p2 == 1'd1) & (brmerge_fu_7024_p2 == 1'd0) & (tmp_38_reg_7620_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        fullmatch2_dataarray_data_V_we0 = 1'b1;
    end else begin
        fullmatch2_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4812)) begin
        if ((tmp_38_reg_7620_pp0_iter6_reg == 1'd1)) begin
            fullmatch2_nentries_0_V = 8'd0;
        end else if ((1'b1 == ap_condition_1025)) begin
            fullmatch2_nentries_0_V = p_09_0_i1_fu_7255_p2;
        end else begin
            fullmatch2_nentries_0_V = 'bx;
        end
    end else begin
        fullmatch2_nentries_0_V = 'bx;
    end
end

always @ (*) begin
    if ((((projseed_V_1_load_load_fu_6872_p1 == 3'd1) & (tmp_54_fu_7231_p2 == 1'd1) & (brmerge_fu_7024_p2 == 1'd0) & (tmp_38_reg_7620_pp0_iter6_reg == 1'd0) & (tmp_40_reg_7408 == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((tmp_38_reg_7620_pp0_iter6_reg == 1'd1) & (tmp_40_reg_7408 == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        fullmatch2_nentries_0_V_ap_vld = 1'b1;
    end else begin
        fullmatch2_nentries_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4817)) begin
        if ((tmp_38_reg_7620_pp0_iter6_reg == 1'd1)) begin
            fullmatch2_nentries_1_V = 8'd0;
        end else if ((1'b1 == ap_condition_1025)) begin
            fullmatch2_nentries_1_V = p_09_0_i1_fu_7255_p2;
        end else begin
            fullmatch2_nentries_1_V = 'bx;
        end
    end else begin
        fullmatch2_nentries_1_V = 'bx;
    end
end

always @ (*) begin
    if ((((projseed_V_1_load_load_fu_6872_p1 == 3'd1) & (tmp_54_fu_7231_p2 == 1'd1) & (brmerge_fu_7024_p2 == 1'd0) & (tmp_38_reg_7620_pp0_iter6_reg == 1'd0) & (tmp_40_reg_7408 == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((tmp_38_reg_7620_pp0_iter6_reg == 1'd1) & (tmp_40_reg_7408 == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        fullmatch2_nentries_1_V_ap_vld = 1'b1;
    end else begin
        fullmatch2_nentries_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        fullmatch3_dataarray_data_V_ce0 = 1'b1;
    end else begin
        fullmatch3_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((projseed_V_1_load_load_fu_6872_p1 == 3'd2) & (tmp_55_fu_7182_p2 == 1'd1) & (brmerge_fu_7024_p2 == 1'd0) & (tmp_38_reg_7620_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        fullmatch3_dataarray_data_V_we0 = 1'b1;
    end else begin
        fullmatch3_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4812)) begin
        if ((tmp_38_reg_7620_pp0_iter6_reg == 1'd1)) begin
            fullmatch3_nentries_0_V = 8'd0;
        end else if ((1'b1 == ap_condition_1016)) begin
            fullmatch3_nentries_0_V = p_09_0_i2_fu_7206_p2;
        end else begin
            fullmatch3_nentries_0_V = 'bx;
        end
    end else begin
        fullmatch3_nentries_0_V = 'bx;
    end
end

always @ (*) begin
    if ((((projseed_V_1_load_load_fu_6872_p1 == 3'd2) & (tmp_55_fu_7182_p2 == 1'd1) & (brmerge_fu_7024_p2 == 1'd0) & (tmp_38_reg_7620_pp0_iter6_reg == 1'd0) & (tmp_40_reg_7408 == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((tmp_38_reg_7620_pp0_iter6_reg == 1'd1) & (tmp_40_reg_7408 == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        fullmatch3_nentries_0_V_ap_vld = 1'b1;
    end else begin
        fullmatch3_nentries_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4817)) begin
        if ((tmp_38_reg_7620_pp0_iter6_reg == 1'd1)) begin
            fullmatch3_nentries_1_V = 8'd0;
        end else if ((1'b1 == ap_condition_1016)) begin
            fullmatch3_nentries_1_V = p_09_0_i2_fu_7206_p2;
        end else begin
            fullmatch3_nentries_1_V = 'bx;
        end
    end else begin
        fullmatch3_nentries_1_V = 'bx;
    end
end

always @ (*) begin
    if ((((projseed_V_1_load_load_fu_6872_p1 == 3'd2) & (tmp_55_fu_7182_p2 == 1'd1) & (brmerge_fu_7024_p2 == 1'd0) & (tmp_38_reg_7620_pp0_iter6_reg == 1'd0) & (tmp_40_reg_7408 == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((tmp_38_reg_7620_pp0_iter6_reg == 1'd1) & (tmp_40_reg_7408 == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        fullmatch3_nentries_1_V_ap_vld = 1'b1;
    end else begin
        fullmatch3_nentries_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        fullmatch4_dataarray_data_V_ce0 = 1'b1;
    end else begin
        fullmatch4_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((projseed_V_1_load_load_fu_6872_p1 == 3'd3) & (tmp_56_fu_7133_p2 == 1'd1) & (brmerge_fu_7024_p2 == 1'd0) & (tmp_38_reg_7620_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        fullmatch4_dataarray_data_V_we0 = 1'b1;
    end else begin
        fullmatch4_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4812)) begin
        if ((tmp_38_reg_7620_pp0_iter6_reg == 1'd1)) begin
            fullmatch4_nentries_0_V = 8'd0;
        end else if ((1'b1 == ap_condition_1007)) begin
            fullmatch4_nentries_0_V = p_09_0_i3_fu_7157_p2;
        end else begin
            fullmatch4_nentries_0_V = 'bx;
        end
    end else begin
        fullmatch4_nentries_0_V = 'bx;
    end
end

always @ (*) begin
    if ((((projseed_V_1_load_load_fu_6872_p1 == 3'd3) & (tmp_56_fu_7133_p2 == 1'd1) & (brmerge_fu_7024_p2 == 1'd0) & (tmp_38_reg_7620_pp0_iter6_reg == 1'd0) & (tmp_40_reg_7408 == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((tmp_38_reg_7620_pp0_iter6_reg == 1'd1) & (tmp_40_reg_7408 == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        fullmatch4_nentries_0_V_ap_vld = 1'b1;
    end else begin
        fullmatch4_nentries_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4817)) begin
        if ((tmp_38_reg_7620_pp0_iter6_reg == 1'd1)) begin
            fullmatch4_nentries_1_V = 8'd0;
        end else if ((1'b1 == ap_condition_1007)) begin
            fullmatch4_nentries_1_V = p_09_0_i3_fu_7157_p2;
        end else begin
            fullmatch4_nentries_1_V = 'bx;
        end
    end else begin
        fullmatch4_nentries_1_V = 'bx;
    end
end

always @ (*) begin
    if ((((projseed_V_1_load_load_fu_6872_p1 == 3'd3) & (tmp_56_fu_7133_p2 == 1'd1) & (brmerge_fu_7024_p2 == 1'd0) & (tmp_38_reg_7620_pp0_iter6_reg == 1'd0) & (tmp_40_reg_7408 == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((tmp_38_reg_7620_pp0_iter6_reg == 1'd1) & (tmp_40_reg_7408 == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        fullmatch4_nentries_1_V_ap_vld = 1'b1;
    end else begin
        fullmatch4_nentries_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        fullmatch5_dataarray_data_V_ce0 = 1'b1;
    end else begin
        fullmatch5_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((projseed_V_1_load_load_fu_6872_p1 == 3'd4) & (tmp_57_fu_7084_p2 == 1'd1) & (brmerge_fu_7024_p2 == 1'd0) & (tmp_38_reg_7620_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        fullmatch5_dataarray_data_V_we0 = 1'b1;
    end else begin
        fullmatch5_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4812)) begin
        if ((tmp_38_reg_7620_pp0_iter6_reg == 1'd1)) begin
            fullmatch5_nentries_0_V = 8'd0;
        end else if ((1'b1 == ap_condition_998)) begin
            fullmatch5_nentries_0_V = p_09_0_i4_fu_7108_p2;
        end else begin
            fullmatch5_nentries_0_V = 'bx;
        end
    end else begin
        fullmatch5_nentries_0_V = 'bx;
    end
end

always @ (*) begin
    if ((((projseed_V_1_load_load_fu_6872_p1 == 3'd4) & (tmp_57_fu_7084_p2 == 1'd1) & (brmerge_fu_7024_p2 == 1'd0) & (tmp_38_reg_7620_pp0_iter6_reg == 1'd0) & (tmp_40_reg_7408 == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((tmp_38_reg_7620_pp0_iter6_reg == 1'd1) & (tmp_40_reg_7408 == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        fullmatch5_nentries_0_V_ap_vld = 1'b1;
    end else begin
        fullmatch5_nentries_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4817)) begin
        if ((tmp_38_reg_7620_pp0_iter6_reg == 1'd1)) begin
            fullmatch5_nentries_1_V = 8'd0;
        end else if ((1'b1 == ap_condition_998)) begin
            fullmatch5_nentries_1_V = p_09_0_i4_fu_7108_p2;
        end else begin
            fullmatch5_nentries_1_V = 'bx;
        end
    end else begin
        fullmatch5_nentries_1_V = 'bx;
    end
end

always @ (*) begin
    if ((((projseed_V_1_load_load_fu_6872_p1 == 3'd4) & (tmp_57_fu_7084_p2 == 1'd1) & (brmerge_fu_7024_p2 == 1'd0) & (tmp_38_reg_7620_pp0_iter6_reg == 1'd0) & (tmp_40_reg_7408 == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((tmp_38_reg_7620_pp0_iter6_reg == 1'd1) & (tmp_40_reg_7408 == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        fullmatch5_nentries_1_V_ap_vld = 1'b1;
    end else begin
        fullmatch5_nentries_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        fullmatch6_dataarray_data_V_ce0 = 1'b1;
    end else begin
        fullmatch6_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((projseed_V_1_load_load_fu_6872_p1 == 3'd5) & (tmp_58_fu_7041_p2 == 1'd1) & (brmerge_fu_7024_p2 == 1'd0) & (tmp_38_reg_7620_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        fullmatch6_dataarray_data_V_we0 = 1'b1;
    end else begin
        fullmatch6_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4812)) begin
        if ((tmp_38_reg_7620_pp0_iter6_reg == 1'd1)) begin
            fullmatch6_nentries_0_V = 8'd0;
        end else if ((1'b1 == ap_condition_989)) begin
            fullmatch6_nentries_0_V = p_09_0_i5_fu_7065_p2;
        end else begin
            fullmatch6_nentries_0_V = 'bx;
        end
    end else begin
        fullmatch6_nentries_0_V = 'bx;
    end
end

always @ (*) begin
    if ((((projseed_V_1_load_load_fu_6872_p1 == 3'd5) & (tmp_58_fu_7041_p2 == 1'd1) & (brmerge_fu_7024_p2 == 1'd0) & (tmp_38_reg_7620_pp0_iter6_reg == 1'd0) & (tmp_40_reg_7408 == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((tmp_38_reg_7620_pp0_iter6_reg == 1'd1) & (tmp_40_reg_7408 == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        fullmatch6_nentries_0_V_ap_vld = 1'b1;
    end else begin
        fullmatch6_nentries_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4817)) begin
        if ((tmp_38_reg_7620_pp0_iter6_reg == 1'd1)) begin
            fullmatch6_nentries_1_V = 8'd0;
        end else if ((1'b1 == ap_condition_989)) begin
            fullmatch6_nentries_1_V = p_09_0_i5_fu_7065_p2;
        end else begin
            fullmatch6_nentries_1_V = 'bx;
        end
    end else begin
        fullmatch6_nentries_1_V = 'bx;
    end
end

always @ (*) begin
    if ((((projseed_V_1_load_load_fu_6872_p1 == 3'd5) & (tmp_58_fu_7041_p2 == 1'd1) & (brmerge_fu_7024_p2 == 1'd0) & (tmp_38_reg_7620_pp0_iter6_reg == 1'd0) & (tmp_40_reg_7408 == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((tmp_38_reg_7620_pp0_iter6_reg == 1'd1) & (tmp_40_reg_7408 == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        fullmatch6_nentries_1_V_ap_vld = 1'b1;
    end else begin
        fullmatch6_nentries_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        fullmatch7_dataarray_data_V_ce0 = 1'b1;
    end else begin
        fullmatch7_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((projseed_V_1_load_load_fu_6872_p1 == 3'd6) & (brmerge_fu_7024_p2 == 1'd0) & (tmp_38_reg_7620_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        fullmatch7_dataarray_data_V_we0 = 1'b1;
    end else begin
        fullmatch7_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4812)) begin
        if ((tmp_38_reg_7620_pp0_iter6_reg == 1'd1)) begin
            fullmatch7_nentries_0_V = 8'd0;
        end else if ((1'b1 == ap_condition_1055)) begin
            fullmatch7_nentries_0_V = 8'd1;
        end else begin
            fullmatch7_nentries_0_V = 'bx;
        end
    end else begin
        fullmatch7_nentries_0_V = 'bx;
    end
end

always @ (*) begin
    if ((((projseed_V_1_load_load_fu_6872_p1 == 3'd6) & (brmerge_fu_7024_p2 == 1'd0) & (tmp_38_reg_7620_pp0_iter6_reg == 1'd0) & (tmp_40_reg_7408 == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((tmp_38_reg_7620_pp0_iter6_reg == 1'd1) & (tmp_40_reg_7408 == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        fullmatch7_nentries_0_V_ap_vld = 1'b1;
    end else begin
        fullmatch7_nentries_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4817)) begin
        if ((tmp_38_reg_7620_pp0_iter6_reg == 1'd1)) begin
            fullmatch7_nentries_1_V = 8'd0;
        end else if ((1'b1 == ap_condition_1055)) begin
            fullmatch7_nentries_1_V = 8'd1;
        end else begin
            fullmatch7_nentries_1_V = 'bx;
        end
    end else begin
        fullmatch7_nentries_1_V = 'bx;
    end
end

always @ (*) begin
    if ((((projseed_V_1_load_load_fu_6872_p1 == 3'd6) & (brmerge_fu_7024_p2 == 1'd0) & (tmp_38_reg_7620_pp0_iter6_reg == 1'd0) & (tmp_40_reg_7408 == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((tmp_38_reg_7620_pp0_iter6_reg == 1'd1) & (tmp_40_reg_7408 == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        fullmatch7_nentries_1_V_ap_vld = 1'b1;
    end else begin
        fullmatch7_nentries_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match1_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match1_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match2_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match2_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match3_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match3_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match4_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match4_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match5_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match5_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match6_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match6_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match7_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match7_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match8_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match8_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (tmp_6_fu_1950_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter6 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter6 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (tmp_6_fu_1950_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign LUT_matchcut_phi1_address0 = tmp_50_fu_6784_p1;

assign LUT_matchcut_phi1_lo_1_fu_6913_p1 = $signed(LUT_matchcut_phi1_lo_reg_8506);

assign LUT_matchcut_phi1_lo_2_fu_6916_p1 = $unsigned(LUT_matchcut_phi1_lo_1_fu_6913_p1);

assign LUT_matchcut_z2_address0 = tmp_50_fu_6784_p1;

assign LUT_matchcut_z2_load_1_fu_6862_p1 = LUT_matchcut_z2_q0;

assign absval_V_1_fu_6883_p3 = ((tmp_120_reg_8501[0:0] === 1'b1) ? tmp_1_i_fu_6878_p2 : delta_phi_V_reg_8494);

assign absval_V_fu_6846_p3 = ((tmp_119_fu_6832_p3[0:0] === 1'b1) ? tmp_2_i_fu_6840_p2 : delta_z_fact_V_cast_fu_6802_p1);

assign addr1_V_1_fu_1968_p3 = ((ap_phi_mux_read1_phi_fu_1129_p4[0:0] === 1'b1) ? addr1_V_fu_1962_p2 : ap_phi_mux_p_s_phi_fu_1030_p4);

assign addr1_V_fu_1962_p2 = (7'd1 + ap_phi_mux_p_s_phi_fu_1030_p4);

assign addr2_V_fu_1976_p2 = (7'd1 + ap_phi_mux_p_1_phi_fu_1041_p4);

assign addr3_V_1_fu_1996_p3 = ((ap_phi_mux_read3_phi_fu_1151_p4[0:0] === 1'b1) ? addr3_V_fu_1990_p2 : ap_phi_mux_p_2_phi_fu_1052_p4);

assign addr3_V_fu_1990_p2 = (7'd1 + ap_phi_mux_p_2_phi_fu_1052_p4);

assign addr4_V_fu_2004_p2 = (7'd1 + ap_phi_mux_p_3_phi_fu_1063_p4);

assign addr5_V_1_fu_2024_p3 = ((ap_phi_mux_read5_phi_fu_1173_p4[0:0] === 1'b1) ? addr5_V_fu_2018_p2 : ap_phi_mux_p_4_phi_fu_1074_p4);

assign addr5_V_fu_2018_p2 = (7'd1 + ap_phi_mux_p_4_phi_fu_1074_p4);

assign addr6_V_fu_2032_p2 = (7'd1 + ap_phi_mux_p_5_phi_fu_1085_p4);

assign addr7_V_1_fu_2052_p3 = ((ap_phi_mux_read7_phi_fu_1195_p4[0:0] === 1'b1) ? addr7_V_fu_2046_p2 : ap_phi_mux_p_6_phi_fu_1096_p4);

assign addr7_V_fu_2046_p2 = (7'd1 + ap_phi_mux_p_6_phi_fu_1096_p4);

assign addr8_V_fu_2060_p2 = (7'd1 + ap_phi_mux_p_7_phi_fu_1107_p4);

assign allproj_dataarray_data_V_address0 = tmp_115_fu_6636_p1;

assign allstub_dataarray_data_V_address0 = tmp_117_fu_6648_p1;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1007 = ((projseed_V_1_load_load_fu_6872_p1 == 3'd3) & (tmp_56_fu_7133_p2 == 1'd1) & (brmerge_fu_7024_p2 == 1'd0) & (tmp_38_reg_7620_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1016 = ((projseed_V_1_load_load_fu_6872_p1 == 3'd2) & (tmp_55_fu_7182_p2 == 1'd1) & (brmerge_fu_7024_p2 == 1'd0) & (tmp_38_reg_7620_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1025 = ((projseed_V_1_load_load_fu_6872_p1 == 3'd1) & (tmp_54_fu_7231_p2 == 1'd1) & (brmerge_fu_7024_p2 == 1'd0) & (tmp_38_reg_7620_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1034 = ((projseed_V_1_load_load_fu_6872_p1 == 3'd0) & (tmp_53_fu_7280_p2 == 1'd1) & (brmerge_fu_7024_p2 == 1'd0) & (tmp_38_reg_7620_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1055 = ((projseed_V_1_load_load_fu_6872_p1 == 3'd6) & (brmerge_fu_7024_p2 == 1'd0) & (tmp_38_reg_7620_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4812 = ((tmp_40_reg_7408 == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001));
end

always @ (*) begin
    ap_condition_4817 = ((tmp_40_reg_7408 == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001));
end

always @ (*) begin
    ap_condition_989 = ((projseed_V_1_load_load_fu_6872_p1 == 3'd5) & (tmp_58_fu_7041_p2 == 1'd1) & (brmerge_fu_7024_p2 == 1'd0) & (tmp_38_reg_7620_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_condition_998 = ((projseed_V_1_load_load_fu_6872_p1 == 3'd4) & (tmp_57_fu_7084_p2 == 1'd1) & (brmerge_fu_7024_p2 == 1'd0) & (tmp_38_reg_7620_pp0_iter6_reg == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign best_delta_phi_V_1_fu_6920_p3 = ((newtracklet_reg_8430_pp0_iter6_reg[0:0] === 1'b1) ? LUT_matchcut_phi1_lo_2_fu_6916_p1 : best_delta_phi_V_fu_258);

assign best_delta_phi_V_3_fu_6963_p3 = ((or_cond_53_fu_6933_p2[0:0] === 1'b1) ? best_delta_phi_V_1_fu_6920_p3 : absval_V_1_fu_6883_p3);

assign bestmatch_data_V_fu_6971_p3 = ((or_cond_53_fu_6933_p2[0:0] === 1'b1) ? p_bestmatch_next_data_fu_6938_p3 : bestmatch_next_data_1_fu_6901_p6);

assign bestmatch_next_data_1_fu_6901_p6 = {{{{{tmp_104_fu_6892_p4}, {3'd2}}, {stubid_V_reg_8415_pp0_iter6_reg}}, {fm_phi_V_fu_6889_p1}}, {delta_z_V_reg_8489}};

assign brmerge15_not_i1_fu_2600_p2 = (brmerge_not_not_i1_fu_2594_p2 & ap_phi_mux_sA_L1_2_next_3_phi_fu_1421_p4);

assign brmerge15_not_i2_fu_2940_p2 = (brmerge_not_not_i2_fu_2934_p2 & ap_phi_mux_sA_L1_3_next_3_phi_fu_1433_p4);

assign brmerge15_not_i3_fu_3280_p2 = (brmerge_not_not_i3_fu_3274_p2 & ap_phi_mux_sA_L1_4_next_3_phi_fu_1445_p4);

assign brmerge15_not_i4_fu_3620_p2 = (brmerge_not_not_i4_fu_3614_p2 & ap_phi_mux_sA_L2_1_next_3_phi_fu_1601_p4);

assign brmerge15_not_i5_fu_3692_p2 = (brmerge_not_not_i5_fu_3686_p2 & ap_phi_mux_sA_L2_2_next_3_phi_fu_1613_p4);

assign brmerge15_not_i_fu_2260_p2 = (brmerge_not_not_i_fu_2254_p2 & ap_phi_mux_sA_L1_1_next_3_phi_fu_1409_p4);

assign brmerge16_i1_fu_2612_p2 = (vA_not_i1_fu_2606_p2 | brmerge15_not_i1_fu_2600_p2);

assign brmerge16_i2_fu_2952_p2 = (vA_not_i2_fu_2946_p2 | brmerge15_not_i2_fu_2940_p2);

assign brmerge16_i3_fu_3292_p2 = (vA_not_i3_fu_3286_p2 | brmerge15_not_i3_fu_3280_p2);

assign brmerge16_i4_fu_3632_p2 = (vA_not_i4_fu_3626_p2 | brmerge15_not_i4_fu_3620_p2);

assign brmerge16_i5_fu_3704_p2 = (vA_not_i5_fu_3698_p2 | brmerge15_not_i5_fu_3692_p2);

assign brmerge16_i6_fu_6088_p2 = (vA_not_i6_fu_6082_p2 | ap_phi_mux_sA_L3_next_3_phi_fu_1685_p4);

assign brmerge16_i_fu_2272_p2 = (vA_not_i_fu_2266_p2 | brmerge15_not_i_fu_2260_p2);

assign brmerge19_not_i1_fu_2624_p2 = (brmerge_not_not_i1_fu_2594_p2 & ap_phi_mux_sB_L1_2_next_3_phi_fu_1469_p4);

assign brmerge19_not_i2_fu_2964_p2 = (brmerge_not_not_i2_fu_2934_p2 & ap_phi_mux_sB_L1_3_next_3_phi_fu_1481_p4);

assign brmerge19_not_i3_fu_3304_p2 = (brmerge_not_not_i3_fu_3274_p2 & ap_phi_mux_sB_L1_4_next_3_phi_fu_1493_p4);

assign brmerge19_not_i4_fu_3644_p2 = (brmerge_not_not_i4_fu_3614_p2 & ap_phi_mux_sB_L2_1_next_3_phi_fu_1625_p4);

assign brmerge19_not_i5_fu_3716_p2 = (brmerge_not_not_i5_fu_3686_p2 & ap_phi_mux_sB_L2_2_next_3_phi_fu_1637_p4);

assign brmerge19_not_i_fu_2284_p2 = (brmerge_not_not_i_fu_2254_p2 & ap_phi_mux_sB_L1_1_next_3_phi_fu_1457_p4);

assign brmerge20_i1_fu_2636_p2 = (vB_not_i1_fu_2630_p2 | brmerge19_not_i1_fu_2624_p2);

assign brmerge20_i2_fu_2976_p2 = (vB_not_i2_fu_2970_p2 | brmerge19_not_i2_fu_2964_p2);

assign brmerge20_i3_fu_3316_p2 = (vB_not_i3_fu_3310_p2 | brmerge19_not_i3_fu_3304_p2);

assign brmerge20_i4_fu_3656_p2 = (vB_not_i4_fu_3650_p2 | brmerge19_not_i4_fu_3644_p2);

assign brmerge20_i5_fu_3728_p2 = (vB_not_i5_fu_3722_p2 | brmerge19_not_i5_fu_3716_p2);

assign brmerge20_i6_fu_6106_p2 = (vB_not_i6_fu_6100_p2 | ap_phi_mux_sB_L3_next_3_phi_fu_1697_p4);

assign brmerge20_i_fu_2296_p2 = (vB_not_i_fu_2290_p2 | brmerge19_not_i_fu_2284_p2);

assign brmerge25_i1_fu_2684_p2 = (ap_phi_mux_sB_L1_2_next_3_phi_fu_1469_p4 | ap_phi_mux_sA_L1_2_next_3_phi_fu_1421_p4);

assign brmerge25_i2_fu_3024_p2 = (ap_phi_mux_sB_L1_3_next_3_phi_fu_1481_p4 | ap_phi_mux_sA_L1_3_next_3_phi_fu_1433_p4);

assign brmerge25_i3_fu_3364_p2 = (ap_phi_mux_sB_L1_4_next_3_phi_fu_1493_p4 | ap_phi_mux_sA_L1_4_next_3_phi_fu_1445_p4);

assign brmerge25_i4_fu_4986_p2 = (sB_L2_1_next_3_reg_1621 | sA_L2_1_next_3_reg_1597);

assign brmerge25_i5_fu_5545_p2 = (sB_L2_2_next_3_reg_1633 | sA_L2_2_next_3_reg_1609);

assign brmerge25_i_fu_2344_p2 = (ap_phi_mux_sB_L1_1_next_3_phi_fu_1457_p4 | ap_phi_mux_sA_L1_1_next_3_phi_fu_1409_p4);

assign brmerge26_i1_fu_2690_p2 = (valid4_fu_2207_p2 | valid3_fu_2198_p2);

assign brmerge26_i2_fu_3030_p2 = (valid6_fu_2225_p2 | valid5_fu_2216_p2);

assign brmerge26_i3_fu_3370_p2 = (valid8_fu_2243_p2 | valid7_fu_2234_p2);

assign brmerge26_i4_fu_4992_p2 = (valid_L1_2_4_reg_7850 | valid_L1_1_4_reg_7756);

assign brmerge26_i5_fu_5551_p2 = (valid_L1_4_4_reg_8038 | valid_L1_3_4_reg_7944);

assign brmerge26_i6_fu_6155_p2 = (valid_L2_2_4_reg_8328 | valid_L2_1_4_reg_8280);

assign brmerge26_i_fu_2350_p2 = (valid2_fu_2189_p2 | valid1_fu_2180_p2);

assign brmerge26_not_i6_fu_6159_p2 = (brmerge26_i6_fu_6155_p2 ^ 1'd1);

assign brmerge27_i6_fu_6165_p2 = (brmerge26_not_i6_fu_6159_p2 | ap_phi_mux_valid_L3_next_phi_fu_1649_p4);

assign brmerge31_i1_fu_2702_p2 = (tmp86_fu_2696_p2 | brmerge25_i1_fu_2684_p2);

assign brmerge31_i2_fu_3042_p2 = (tmp91_fu_3036_p2 | brmerge25_i2_fu_3024_p2);

assign brmerge31_i3_fu_3382_p2 = (tmp96_fu_3376_p2 | brmerge25_i3_fu_3364_p2);

assign brmerge31_i4_fu_5000_p2 = (tmp101_fu_4996_p2 | brmerge25_i4_fu_4986_p2);

assign brmerge31_i5_fu_5559_p2 = (tmp106_fu_5555_p2 | brmerge25_i5_fu_5545_p2);

assign brmerge31_i_fu_2362_p2 = (tmp79_fu_2356_p2 | brmerge25_i_fu_2344_p2);

assign brmerge33_i1_fu_4087_p2 = (vB_not_i1_reg_7777 | rev3_fu_4081_p2);

assign brmerge33_i2_fu_4390_p2 = (vB_not_i2_reg_7871 | rev6_fu_4384_p2);

assign brmerge33_i3_fu_4693_p2 = (vB_not_i3_reg_7965 | rev9_fu_4687_p2);

assign brmerge33_i4_fu_5115_p2 = (vB_not_i4_reg_8075 | rev12_fu_5109_p2);

assign brmerge33_i5_fu_5674_p2 = (vB_not_i5_reg_8122 | rev15_fu_5668_p2);

assign brmerge33_i6_fu_6228_p2 = (vB_not_i6_reg_8349 | rev18_fu_6222_p2);

assign brmerge33_i_fu_3784_p2 = (vB_not_i_reg_7683 | rev_fu_3778_p2);

assign brmerge34_i1_fu_4103_p2 = (validA_not_i1_reg_7792 | tmp_20_fu_4097_p2);

assign brmerge34_i2_fu_4406_p2 = (validA_not_i2_reg_7886 | tmp_23_fu_4400_p2);

assign brmerge34_i3_fu_4709_p2 = (validA_not_i3_reg_7980 | tmp_26_fu_4703_p2);

assign brmerge34_i4_fu_5136_p2 = (validA_not_i4_fu_5131_p2 | tmp_29_fu_5125_p2);

assign brmerge34_i5_fu_5695_p2 = (validA_not_i5_fu_5690_p2 | tmp_32_fu_5684_p2);

assign brmerge34_i6_fu_6248_p2 = (validA_not_i6_fu_6243_p2 | tmp_35_fu_6238_p2);

assign brmerge34_i_fu_3800_p2 = (validA_not_i_reg_7698 | tmp_17_fu_3794_p2);

assign brmerge36_i1_fu_4146_p2 = (validB_not_i1_reg_7798 | rev4_fu_4140_p2);

assign brmerge36_i2_fu_4449_p2 = (validB_not_i2_reg_7892 | rev7_fu_4443_p2);

assign brmerge36_i3_fu_4752_p2 = (validB_not_i3_reg_7986 | rev10_fu_4746_p2);

assign brmerge36_i4_fu_5185_p2 = (validB_not_i4_fu_5180_p2 | rev13_fu_5174_p2);

assign brmerge36_i5_fu_5744_p2 = (validB_not_i5_fu_5739_p2 | rev16_fu_5733_p2);

assign brmerge36_i6_fu_6286_p2 = (validB_not_i6_fu_6281_p2 | rev19_fu_6275_p2);

assign brmerge36_i_fu_3843_p2 = (validB_not_i_reg_7704 | rev1_fu_3837_p2);

assign brmerge38_i1_fu_4163_p2 = (vA_not_i1_reg_7767 | tmp_21_fu_4157_p2);

assign brmerge38_i2_fu_4466_p2 = (vA_not_i2_reg_7861 | tmp_24_fu_4460_p2);

assign brmerge38_i3_fu_4769_p2 = (vA_not_i3_reg_7955 | tmp_27_fu_4763_p2);

assign brmerge38_i4_fu_5203_p2 = (vA_not_i4_reg_8060 | tmp_30_fu_5197_p2);

assign brmerge38_i5_fu_5762_p2 = (vA_not_i5_reg_8107 | tmp_33_fu_5756_p2);

assign brmerge38_i6_fu_6303_p2 = (vA_not_i6_reg_8339 | tmp_36_fu_6298_p2);

assign brmerge38_i_fu_3860_p2 = (vA_not_i_reg_7673 | tmp_18_fu_3854_p2);

assign brmerge41_i1_fu_4185_p2 = (validB_not_i1_reg_7798 | rev5_fu_4179_p2);

assign brmerge41_i2_fu_4488_p2 = (validB_not_i2_reg_7892 | rev8_fu_4482_p2);

assign brmerge41_i3_fu_4791_p2 = (validB_not_i3_reg_7986 | rev11_fu_4785_p2);

assign brmerge41_i4_fu_5225_p2 = (validB_not_i4_fu_5180_p2 | rev14_fu_5219_p2);

assign brmerge41_i5_fu_5784_p2 = (validB_not_i5_fu_5739_p2 | rev17_fu_5778_p2);

assign brmerge41_i6_fu_6323_p2 = (validB_not_i6_fu_6281_p2 | rev20_fu_6317_p2);

assign brmerge41_i_fu_3882_p2 = (validB_not_i_reg_7704 | rev2_fu_3876_p2);

assign brmerge43_i1_fu_4201_p2 = (validA_not_i1_reg_7792 | tmp_22_fu_4195_p2);

assign brmerge43_i2_fu_4504_p2 = (validA_not_i2_reg_7886 | tmp_25_fu_4498_p2);

assign brmerge43_i3_fu_4807_p2 = (validA_not_i3_reg_7980 | tmp_28_fu_4801_p2);

assign brmerge43_i4_fu_5242_p2 = (validA_not_i4_fu_5131_p2 | tmp_31_fu_5236_p2);

assign brmerge43_i5_fu_5801_p2 = (validA_not_i5_fu_5690_p2 | tmp_34_fu_5795_p2);

assign brmerge43_i6_fu_6338_p2 = (validA_not_i6_fu_6243_p2 | tmp_37_fu_6334_p2);

assign brmerge43_i_fu_3898_p2 = (validA_not_i_reg_7698 | tmp_19_fu_3892_p2);

assign brmerge61_i1_fu_2678_p2 = (sB_not_i1_fu_2672_p2 | brmerge_not_not_not_1_fu_2660_p2);

assign brmerge61_i2_fu_3018_p2 = (sB_not_i2_fu_3012_p2 | brmerge_not_not_not_2_fu_3000_p2);

assign brmerge61_i3_fu_3358_p2 = (sB_not_i3_fu_3352_p2 | brmerge_not_not_not_3_fu_3340_p2);

assign brmerge61_i4_fu_4981_p2 = (sB_not_i4_fu_4975_p2 | brmerge_not_not_not_4_reg_8090);

assign brmerge61_i5_fu_5540_p2 = (sB_not_i5_fu_5534_p2 | brmerge_not_not_not_5_reg_8137);

assign brmerge61_i_fu_2338_p2 = (sB_not_i_fu_2332_p2 | brmerge_not_not_not_s_fu_2320_p2);

assign brmerge_fu_7024_p2 = (newtracklet_not_fu_7013_p2 | goodmatch_next_not_fu_7018_p2);

assign brmerge_i1_fu_2666_p2 = (sA_not_i1_fu_2648_p2 | brmerge_not_not_not_1_fu_2660_p2);

assign brmerge_i2_fu_3006_p2 = (sA_not_i2_fu_2988_p2 | brmerge_not_not_not_2_fu_3000_p2);

assign brmerge_i3_fu_3346_p2 = (sA_not_i3_fu_3328_p2 | brmerge_not_not_not_3_fu_3340_p2);

assign brmerge_i4_fu_4970_p2 = (sA_not_i4_fu_4964_p2 | brmerge_not_not_not_4_reg_8090);

assign brmerge_i5_fu_5529_p2 = (sA_not_i5_fu_5523_p2 | brmerge_not_not_not_5_reg_8137);

assign brmerge_i6_fu_6141_p2 = (sB_L3_next_3_reg_1693 | sA_L3_next_3_reg_1681);

assign brmerge_i_fu_2326_p2 = (sA_not_i_fu_2308_p2 | brmerge_not_not_not_s_fu_2320_p2);

assign brmerge_not_not_i1_fu_2594_p2 = (vout_not_i1_fu_2588_p2 | ap_phi_mux_inread_assign_1_phi_fu_1229_p4);

assign brmerge_not_not_i2_fu_2934_p2 = (vout_not_i2_fu_2928_p2 | ap_phi_mux_inread_assign_2_phi_fu_1241_p4);

assign brmerge_not_not_i3_fu_3274_p2 = (vout_not_i3_fu_3268_p2 | ap_phi_mux_inread_assign_3_phi_fu_1253_p4);

assign brmerge_not_not_i4_fu_3614_p2 = (vout_not_i4_fu_3608_p2 | ap_phi_mux_inread_assign_4_phi_fu_1505_p4);

assign brmerge_not_not_i5_fu_3686_p2 = (vout_not_i5_fu_3680_p2 | ap_phi_mux_inread_assign_5_phi_fu_1517_p4);

assign brmerge_not_not_i_fu_2254_p2 = (vout_not_i_fu_2248_p2 | ap_phi_mux_inread_assign_phi_fu_1217_p4);

assign brmerge_not_not_not_1_fu_2660_p2 = (inread_not62_i1_fu_2654_p2 & ap_phi_mux_valid_L1_2_next_phi_fu_1277_p4);

assign brmerge_not_not_not_2_fu_3000_p2 = (inread_not62_i2_fu_2994_p2 & ap_phi_mux_valid_L1_3_next_phi_fu_1289_p4);

assign brmerge_not_not_not_3_fu_3340_p2 = (inread_not62_i3_fu_3334_p2 & ap_phi_mux_valid_L1_4_next_phi_fu_1301_p4);

assign brmerge_not_not_not_4_fu_3674_p2 = (inread_not62_i4_fu_3668_p2 & ap_phi_mux_valid_L2_1_next_phi_fu_1529_p4);

assign brmerge_not_not_not_5_fu_3746_p2 = (inread_not62_i5_fu_3740_p2 & ap_phi_mux_valid_L2_2_next_phi_fu_1541_p4);

assign brmerge_not_not_not_s_fu_2320_p2 = (inread_not62_i_fu_2314_p2 & ap_phi_mux_valid_L1_1_next_phi_fu_1265_p4);

assign bx_o_V = bx_V;

assign cm_L1_1_data_V_1_fu_5311_p3 = ((sel_tmp53_fu_5267_p2[0:0] === 1'b1) ? cm_L1_1_data_V_4_fu_3996_p3 : cm_L1_1_data_V_fu_5303_p3);

assign cm_L1_1_data_V_2_fu_5319_p3 = ((sel_tmp51_fu_5057_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_29_phi_fu_850_p4 : cm_L1_1_data_V_1_fu_5311_p3);

assign cm_L1_1_data_V_4_fu_3996_p3 = ((sel_tmp6_reg_7728[0:0] === 1'b1) ? ap_phi_mux_p_Val2_3_phi_fu_970_p4 : sel_tmp3_fu_3989_p3);

assign cm_L1_1_data_V_5_fu_5327_p3 = ((sel_tmp54_fu_5289_p2[0:0] === 1'b1) ? cm_L1_1_data_V_4_fu_3996_p3 : cm_L1_1_data_V_2_fu_5319_p3);

assign cm_L1_1_data_V_fu_5303_p3 = ((sel_tmp52_fu_5253_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_29_phi_fu_850_p4 : 14'd0);

assign cm_L1_2_data_V_1_fu_5273_p3 = ((sel_tmp53_fu_5267_p2[0:0] === 1'b1) ? cm_L1_2_data_V_4_fu_4299_p3 : cm_L1_2_data_V_fu_5259_p3);

assign cm_L1_2_data_V_2_fu_5281_p3 = ((sel_tmp51_fu_5057_p2[0:0] === 1'b1) ? cm_L1_2_data_V_4_fu_4299_p3 : cm_L1_2_data_V_1_fu_5273_p3);

assign cm_L1_2_data_V_4_fu_4299_p3 = ((sel_tmp18_reg_7822[0:0] === 1'b1) ? ap_phi_mux_p_Val2_13_phi_fu_958_p4 : sel_tmp21_fu_4292_p3);

assign cm_L1_2_data_V_5_fu_5295_p3 = ((sel_tmp54_fu_5289_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_1_next_data_V_2_phi_fu_826_p4 : cm_L1_2_data_V_2_fu_5281_p3);

assign cm_L1_2_data_V_fu_5259_p3 = ((sel_tmp52_fu_5253_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_1_next_data_V_2_phi_fu_826_p4 : 14'd0);

assign cm_L1_3_data_V_1_fu_5870_p3 = ((sel_tmp65_fu_5826_p2[0:0] === 1'b1) ? cm_L1_3_data_V_4_fu_4602_p3 : cm_L1_3_data_V_fu_5862_p3);

assign cm_L1_3_data_V_2_fu_5878_p3 = ((sel_tmp63_fu_5616_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_33_phi_fu_838_p4 : cm_L1_3_data_V_1_fu_5870_p3);

assign cm_L1_3_data_V_4_fu_4602_p3 = ((sel_tmp30_reg_7916[0:0] === 1'b1) ? ap_phi_mux_p_Val2_19_phi_fu_946_p4 : sel_tmp33_fu_4595_p3);

assign cm_L1_3_data_V_5_fu_5886_p3 = ((sel_tmp66_fu_5848_p2[0:0] === 1'b1) ? cm_L1_3_data_V_4_fu_4602_p3 : cm_L1_3_data_V_2_fu_5878_p3);

assign cm_L1_3_data_V_fu_5862_p3 = ((sel_tmp64_fu_5812_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_33_phi_fu_838_p4 : 14'd0);

assign cm_L1_4_data_V_1_fu_5832_p3 = ((sel_tmp65_fu_5826_p2[0:0] === 1'b1) ? cm_L1_4_data_V_4_fu_4905_p3 : cm_L1_4_data_V_fu_5818_p3);

assign cm_L1_4_data_V_2_fu_5840_p3 = ((sel_tmp63_fu_5616_p2[0:0] === 1'b1) ? cm_L1_4_data_V_4_fu_4905_p3 : cm_L1_4_data_V_1_fu_5832_p3);

assign cm_L1_4_data_V_4_fu_4905_p3 = ((sel_tmp42_reg_8010[0:0] === 1'b1) ? ap_phi_mux_p_Val2_24_phi_fu_934_p4 : sel_tmp45_fu_4898_p3);

assign cm_L1_4_data_V_5_fu_5854_p3 = ((sel_tmp66_fu_5848_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_2_next_data_V_2_phi_fu_814_p4 : cm_L1_4_data_V_2_fu_5840_p3);

assign cm_L1_4_data_V_fu_5818_p3 = ((sel_tmp64_fu_5812_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_2_next_data_V_2_phi_fu_814_p4 : 14'd0);

assign cm_L2_1_data_V_1_fu_6405_p3 = ((sel_tmp76_fu_6363_p2[0:0] === 1'b1) ? cm_L2_1_data_V_4_reg_8253 : cm_L2_1_data_V_fu_6397_p3);

assign cm_L2_1_data_V_2_fu_6412_p3 = ((sel_tmp77_fu_6376_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_37_phi_fu_802_p4 : cm_L2_1_data_V_1_fu_6405_p3);

assign cm_L2_1_data_V_4_fu_5359_p3 = ((sel_tmp54_fu_5289_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_29_phi_fu_850_p4 : sel_tmp57_fu_5351_p3);

assign cm_L2_1_data_V_5_fu_6420_p3 = ((sA_L3_next_3_reg_1681[0:0] === 1'b1) ? cm_L2_1_data_V_4_reg_8253 : cm_L2_1_data_V_2_fu_6412_p3);

assign cm_L2_1_data_V_fu_6397_p3 = ((sel_tmp75_fu_6349_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_37_phi_fu_802_p4 : 14'd0);

assign cm_L2_2_data_V_1_fu_6369_p3 = ((sel_tmp76_fu_6363_p2[0:0] === 1'b1) ? cm_L2_2_data_V_4_reg_8301 : cm_L2_2_data_V_fu_6355_p3);

assign cm_L2_2_data_V_2_fu_6382_p3 = ((sel_tmp77_fu_6376_p2[0:0] === 1'b1) ? cm_L2_2_data_V_4_reg_8301 : cm_L2_2_data_V_1_fu_6369_p3);

assign cm_L2_2_data_V_4_fu_5918_p3 = ((sel_tmp66_fu_5848_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_33_phi_fu_838_p4 : sel_tmp69_fu_5910_p3);

assign cm_L2_2_data_V_5_fu_6389_p3 = ((sA_L3_next_3_reg_1681[0:0] === 1'b1) ? ap_phi_mux_cm_L3_next_data_V_2_phi_fu_790_p4 : cm_L2_2_data_V_2_fu_6382_p3);

assign cm_L2_2_data_V_fu_6355_p3 = ((sel_tmp75_fu_6349_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L3_next_data_V_2_phi_fu_790_p4 : 14'd0);

assign datastream_data_V_fu_6451_p3 = ((sA_L3_next_3_reg_1681[0:0] === 1'b1) ? ap_phi_mux_p_Val2_37_phi_fu_802_p4 : sel_tmp80_fu_6443_p3);

assign delta_phi_V_fu_6826_p2 = (tmp_48_fu_6806_p3 - tmp_49_fu_6818_p3);

assign delta_z_V_fu_6797_p2 = (tmp_46_reg_8469 - sum_fu_6793_p2);

assign delta_z_fact_V_cast_fu_6802_p1 = delta_z_V_fu_6797_p2;

assign fm_phi_V_fu_6889_p1 = delta_phi_V_reg_8494[11:0];

assign fullmatch1_dataarray_data_V_address0 = tmp_131_cast_fu_7295_p1;

assign fullmatch1_dataarray_data_V_d0 = bestmatch_next_data_s_reg_767;

assign fullmatch2_dataarray_data_V_address0 = tmp_132_cast_fu_7246_p1;

assign fullmatch2_dataarray_data_V_d0 = bestmatch_next_data_s_reg_767;

assign fullmatch3_dataarray_data_V_address0 = tmp_133_cast_fu_7197_p1;

assign fullmatch3_dataarray_data_V_d0 = bestmatch_next_data_s_reg_767;

assign fullmatch4_dataarray_data_V_address0 = tmp_134_cast_fu_7148_p1;

assign fullmatch4_dataarray_data_V_d0 = bestmatch_next_data_s_reg_767;

assign fullmatch5_dataarray_data_V_address0 = tmp_135_cast_fu_7099_p1;

assign fullmatch5_dataarray_data_V_d0 = bestmatch_next_data_s_reg_767;

assign fullmatch6_dataarray_data_V_address0 = tmp_136_cast_fu_7056_p1;

assign fullmatch6_dataarray_data_V_d0 = bestmatch_next_data_s_reg_767;

assign fullmatch7_dataarray_data_V_address0 = fullmatch7_dataarray_reg_7470;

assign fullmatch7_dataarray_data_V_d0 = bestmatch_next_data_s_reg_767;

assign goodmatch_fu_6997_p2 = (p_goodmatch_next_fu_6957_p2 | not_or_cond_fu_6991_p2);

assign goodmatch_next_not_fu_7018_p2 = (goodmatch_next_reg_1705 ^ 1'd1);

assign grp_fu_7326_p2 = 15'd32;

assign inread_not62_i1_fu_2654_p2 = (ap_phi_mux_inread_assign_1_phi_fu_1229_p4 ^ 1'd1);

assign inread_not62_i2_fu_2994_p2 = (ap_phi_mux_inread_assign_2_phi_fu_1241_p4 ^ 1'd1);

assign inread_not62_i3_fu_3334_p2 = (ap_phi_mux_inread_assign_3_phi_fu_1253_p4 ^ 1'd1);

assign inread_not62_i4_fu_3668_p2 = (ap_phi_mux_inread_assign_4_phi_fu_1505_p4 ^ 1'd1);

assign inread_not62_i5_fu_3740_p2 = (ap_phi_mux_inread_assign_5_phi_fu_1517_p4 ^ 1'd1);

assign inread_not62_i_fu_2314_p2 = (ap_phi_mux_inread_assign_phi_fu_1217_p4 ^ 1'd1);

assign istep_V_fu_1956_p2 = (p_8_reg_1114 + 7'd1);

assign match1_dataarray_data_V_address0 = tmp_96_fu_2081_p1;

assign match2_dataarray_data_V_address0 = tmp_100_fu_2093_p1;

assign match3_dataarray_data_V_address0 = tmp_102_fu_2105_p1;

assign match4_dataarray_data_V_address0 = tmp_105_fu_2117_p1;

assign match5_dataarray_data_V_address0 = tmp_107_fu_2129_p1;

assign match6_dataarray_data_V_address0 = tmp_109_fu_2141_p1;

assign match7_dataarray_data_V_address0 = tmp_111_fu_2153_p1;

assign match8_dataarray_data_V_address0 = tmp_113_fu_2165_p1;

assign ncm1_V_fu_1735_p3 = ((tmp_40_fu_1723_p1[0:0] === 1'b1) ? tmp_42_fu_1727_p1 : tmp_59_fu_1731_p1);

assign ncm2_V_fu_1751_p3 = ((tmp_40_fu_1723_p1[0:0] === 1'b1) ? tmp_61_fu_1743_p1 : tmp_62_fu_1747_p1);

assign ncm3_V_fu_1767_p3 = ((tmp_40_fu_1723_p1[0:0] === 1'b1) ? tmp_64_fu_1759_p1 : tmp_65_fu_1763_p1);

assign ncm4_V_fu_1783_p3 = ((tmp_40_fu_1723_p1[0:0] === 1'b1) ? tmp_67_fu_1775_p1 : tmp_68_fu_1779_p1);

assign ncm5_V_fu_1799_p3 = ((tmp_40_fu_1723_p1[0:0] === 1'b1) ? tmp_70_fu_1791_p1 : tmp_71_fu_1795_p1);

assign ncm6_V_fu_1815_p3 = ((tmp_40_fu_1723_p1[0:0] === 1'b1) ? tmp_74_fu_1807_p1 : tmp_75_fu_1811_p1);

assign ncm7_V_fu_1831_p3 = ((tmp_40_fu_1723_p1[0:0] === 1'b1) ? tmp_78_fu_1823_p1 : tmp_80_fu_1827_p1);

assign ncm8_V_fu_1847_p3 = ((tmp_40_fu_1723_p1[0:0] === 1'b1) ? tmp_85_fu_1839_p1 : tmp_86_fu_1843_p1);

assign newSel10_fu_2500_p3 = ((sel_tmp6_fu_2482_p2[0:0] === 1'b1) ? ap_phi_mux_valid_L1_1_next_3_phi_fu_1361_p4 : valid2_fu_2189_p2);

assign newSel11_fu_2508_p3 = ((sel_tmp5_fu_2476_p2[0:0] === 1'b1) ? valid2_fu_2189_p2 : vB_L1_1_next_1_fu_2494_p2);

assign newSel12_fu_2530_p3 = ((sel_tmp6_fu_2482_p2[0:0] === 1'b1) ? valid1_fu_2180_p2 : ap_phi_mux_vA_L1_1_next_3_phi_fu_1313_p4);

assign newSel13_fu_2538_p3 = ((sel_tmp5_fu_2476_p2[0:0] === 1'b1) ? valid1_fu_2180_p2 : vA_L1_1_next_2_fu_2524_p2);

assign newSel14_fu_4211_p3 = ((sel_tmp18_reg_7822[0:0] === 1'b1) ? ap_phi_mux_cm_L1_2_next_data_V_2_phi_fu_910_p4 : match4_dataarray_data_V_q0);

assign newSel15_fu_4218_p3 = ((sel_tmp17_reg_7812[0:0] === 1'b1) ? match4_dataarray_data_V_q0 : ap_phi_mux_cm_L1_2_next_data_V_2_phi_fu_910_p4);

assign newSel16_fu_4229_p3 = ((or_cond3_reg_7831[0:0] === 1'b1) ? newSel14_fu_4211_p3 : newSel15_fu_4218_p3);

assign newSel17_fu_4249_p3 = ((sel_tmp18_reg_7822[0:0] === 1'b1) ? match3_dataarray_data_V_q0 : ap_phi_mux_p_Val2_13_phi_fu_958_p4);

assign newSel18_fu_4256_p3 = ((sel_tmp17_reg_7812[0:0] === 1'b1) ? match3_dataarray_data_V_q0 : ap_phi_mux_p_Val2_13_phi_fu_958_p4);

assign newSel19_fu_4263_p3 = ((or_cond3_reg_7831[0:0] === 1'b1) ? newSel17_fu_4249_p3 : newSel18_fu_4256_p3);

assign newSel1_fu_3915_p3 = ((sel_tmp5_reg_7718[0:0] === 1'b1) ? match2_dataarray_data_V_q0 : ap_phi_mux_cm_L1_1_next_data_V_2_phi_fu_922_p4);

assign newSel20_fu_4311_p3 = ((sel_tmp18_reg_7822[0:0] === 1'b1) ? sB_L1_2_next_fu_4108_p2 : sB_L1_2_next_1_fu_4168_p2);

assign newSel21_fu_4318_p3 = ((sel_tmp17_reg_7812[0:0] === 1'b1) ? sB_L1_2_next_2_fu_4206_p2 : sB_L1_2_next_4_fu_4306_p2);

assign newSel22_fu_4337_p3 = ((sel_tmp18_reg_7822[0:0] === 1'b1) ? sA_L1_2_next_fu_4092_p2 : sA_L1_2_next_1_fu_4151_p2);

assign newSel23_fu_4344_p3 = ((sel_tmp17_reg_7812[0:0] === 1'b1) ? sA_L1_2_next_2_fu_4190_p2 : sA_L1_2_next_4_fu_4332_p2);

assign newSel24_fu_2840_p3 = ((sel_tmp18_fu_2822_p2[0:0] === 1'b1) ? ap_phi_mux_valid_L1_2_next_3_phi_fu_1373_p4 : valid4_fu_2207_p2);

assign newSel25_fu_2848_p3 = ((sel_tmp17_fu_2816_p2[0:0] === 1'b1) ? valid4_fu_2207_p2 : vB_L1_2_next_1_fu_2834_p2);

assign newSel26_fu_2870_p3 = ((sel_tmp18_fu_2822_p2[0:0] === 1'b1) ? valid3_fu_2198_p2 : ap_phi_mux_vA_L1_2_next_3_phi_fu_1325_p4);

assign newSel27_fu_2878_p3 = ((sel_tmp17_fu_2816_p2[0:0] === 1'b1) ? valid3_fu_2198_p2 : vA_L1_2_next_2_fu_2864_p2);

assign newSel28_fu_4514_p3 = ((sel_tmp30_reg_7916[0:0] === 1'b1) ? ap_phi_mux_cm_L1_3_next_data_V_2_phi_fu_898_p4 : match6_dataarray_data_V_q0);

assign newSel29_fu_4521_p3 = ((sel_tmp29_reg_7906[0:0] === 1'b1) ? match6_dataarray_data_V_q0 : ap_phi_mux_cm_L1_3_next_data_V_2_phi_fu_898_p4);

assign newSel2_fu_3926_p3 = ((or_cond_reg_7737[0:0] === 1'b1) ? newSel_fu_3908_p3 : newSel1_fu_3915_p3);

assign newSel30_fu_4532_p3 = ((or_cond6_reg_7925[0:0] === 1'b1) ? newSel28_fu_4514_p3 : newSel29_fu_4521_p3);

assign newSel31_fu_4552_p3 = ((sel_tmp30_reg_7916[0:0] === 1'b1) ? match5_dataarray_data_V_q0 : ap_phi_mux_p_Val2_19_phi_fu_946_p4);

assign newSel32_fu_4559_p3 = ((sel_tmp29_reg_7906[0:0] === 1'b1) ? match5_dataarray_data_V_q0 : ap_phi_mux_p_Val2_19_phi_fu_946_p4);

assign newSel33_fu_4566_p3 = ((or_cond6_reg_7925[0:0] === 1'b1) ? newSel31_fu_4552_p3 : newSel32_fu_4559_p3);

assign newSel34_fu_4614_p3 = ((sel_tmp30_reg_7916[0:0] === 1'b1) ? sB_L1_3_next_fu_4411_p2 : sB_L1_3_next_1_fu_4471_p2);

assign newSel35_fu_4621_p3 = ((sel_tmp29_reg_7906[0:0] === 1'b1) ? sB_L1_3_next_2_fu_4509_p2 : sB_L1_3_next_4_fu_4609_p2);

assign newSel36_fu_4640_p3 = ((sel_tmp30_reg_7916[0:0] === 1'b1) ? sA_L1_3_next_fu_4395_p2 : sA_L1_3_next_1_fu_4454_p2);

assign newSel37_fu_4647_p3 = ((sel_tmp29_reg_7906[0:0] === 1'b1) ? sA_L1_3_next_2_fu_4493_p2 : sA_L1_3_next_4_fu_4635_p2);

assign newSel38_fu_3180_p3 = ((sel_tmp30_fu_3162_p2[0:0] === 1'b1) ? ap_phi_mux_valid_L1_3_next_3_phi_fu_1385_p4 : valid6_fu_2225_p2);

assign newSel39_fu_3188_p3 = ((sel_tmp29_fu_3156_p2[0:0] === 1'b1) ? valid6_fu_2225_p2 : vB_L1_3_next_1_fu_3174_p2);

assign newSel3_fu_4034_p3 = ((sel_tmp6_reg_7728[0:0] === 1'b1) ? sA_L1_1_next_fu_3789_p2 : sA_L1_1_next_1_fu_3848_p2);

assign newSel40_fu_3210_p3 = ((sel_tmp30_fu_3162_p2[0:0] === 1'b1) ? valid5_fu_2216_p2 : ap_phi_mux_vA_L1_3_next_3_phi_fu_1337_p4);

assign newSel41_fu_3218_p3 = ((sel_tmp29_fu_3156_p2[0:0] === 1'b1) ? valid5_fu_2216_p2 : vA_L1_3_next_2_fu_3204_p2);

assign newSel42_fu_4817_p3 = ((sel_tmp42_reg_8010[0:0] === 1'b1) ? ap_phi_mux_cm_L1_4_next_data_V_2_phi_fu_886_p4 : match8_dataarray_data_V_q0);

assign newSel43_fu_4824_p3 = ((sel_tmp41_reg_8000[0:0] === 1'b1) ? match8_dataarray_data_V_q0 : ap_phi_mux_cm_L1_4_next_data_V_2_phi_fu_886_p4);

assign newSel44_fu_4835_p3 = ((or_cond9_reg_8019[0:0] === 1'b1) ? newSel42_fu_4817_p3 : newSel43_fu_4824_p3);

assign newSel45_fu_4855_p3 = ((sel_tmp42_reg_8010[0:0] === 1'b1) ? match7_dataarray_data_V_q0 : ap_phi_mux_p_Val2_24_phi_fu_934_p4);

assign newSel46_fu_4862_p3 = ((sel_tmp41_reg_8000[0:0] === 1'b1) ? match7_dataarray_data_V_q0 : ap_phi_mux_p_Val2_24_phi_fu_934_p4);

assign newSel47_fu_4869_p3 = ((or_cond9_reg_8019[0:0] === 1'b1) ? newSel45_fu_4855_p3 : newSel46_fu_4862_p3);

assign newSel48_fu_4917_p3 = ((sel_tmp42_reg_8010[0:0] === 1'b1) ? sB_L1_4_next_fu_4714_p2 : sB_L1_4_next_1_fu_4774_p2);

assign newSel49_fu_4924_p3 = ((sel_tmp41_reg_8000[0:0] === 1'b1) ? sB_L1_4_next_2_fu_4812_p2 : sB_L1_4_next_4_fu_4912_p2);

assign newSel4_fu_3946_p3 = ((sel_tmp6_reg_7728[0:0] === 1'b1) ? match1_dataarray_data_V_q0 : ap_phi_mux_p_Val2_3_phi_fu_970_p4);

assign newSel50_fu_4943_p3 = ((sel_tmp42_reg_8010[0:0] === 1'b1) ? sA_L1_4_next_fu_4698_p2 : sA_L1_4_next_1_fu_4757_p2);

assign newSel51_fu_4950_p3 = ((sel_tmp41_reg_8000[0:0] === 1'b1) ? sA_L1_4_next_2_fu_4796_p2 : sA_L1_4_next_4_fu_4938_p2);

assign newSel52_fu_3520_p3 = ((sel_tmp42_fu_3502_p2[0:0] === 1'b1) ? ap_phi_mux_valid_L1_4_next_3_phi_fu_1397_p4 : valid8_fu_2243_p2);

assign newSel53_fu_3528_p3 = ((sel_tmp41_fu_3496_p2[0:0] === 1'b1) ? valid8_fu_2243_p2 : vB_L1_4_next_1_fu_3514_p2);

assign newSel54_fu_3550_p3 = ((sel_tmp42_fu_3502_p2[0:0] === 1'b1) ? valid7_fu_2234_p2 : ap_phi_mux_vA_L1_4_next_3_phi_fu_1349_p4);

assign newSel55_fu_3558_p3 = ((sel_tmp41_fu_3496_p2[0:0] === 1'b1) ? valid7_fu_2234_p2 : vA_L1_4_next_2_fu_3544_p2);

assign newSel56_fu_5373_p3 = ((sel_tmp54_fu_5289_p2[0:0] === 1'b1) ? sB_L2_1_next_fu_5142_p2 : sB_L2_1_next_1_fu_5208_p2);

assign newSel57_fu_5387_p3 = ((sel_tmp53_fu_5267_p2[0:0] === 1'b1) ? sB_L2_1_next_2_fu_5248_p2 : sB_L2_1_next_4_fu_5367_p2);

assign newSel58_fu_5409_p3 = ((sel_tmp54_fu_5289_p2[0:0] === 1'b1) ? sA_L2_1_next_fu_5120_p2 : sA_L2_1_next_1_fu_5191_p2);

assign newSel59_fu_5417_p3 = ((sel_tmp53_fu_5267_p2[0:0] === 1'b1) ? sA_L2_1_next_2_fu_5231_p2 : sA_L2_1_next_4_fu_5403_p2);

assign newSel5_fu_3953_p3 = ((sel_tmp5_reg_7718[0:0] === 1'b1) ? match1_dataarray_data_V_q0 : ap_phi_mux_p_Val2_3_phi_fu_970_p4);

assign newSel60_fu_5932_p3 = ((sel_tmp66_fu_5848_p2[0:0] === 1'b1) ? sB_L2_2_next_fu_5701_p2 : sB_L2_2_next_1_fu_5767_p2);

assign newSel61_fu_5946_p3 = ((sel_tmp65_fu_5826_p2[0:0] === 1'b1) ? sB_L2_2_next_2_fu_5807_p2 : sB_L2_2_next_4_fu_5926_p2);

assign newSel62_fu_5968_p3 = ((sel_tmp66_fu_5848_p2[0:0] === 1'b1) ? sA_L2_2_next_fu_5679_p2 : sA_L2_2_next_1_fu_5750_p2);

assign newSel63_fu_5976_p3 = ((sel_tmp65_fu_5826_p2[0:0] === 1'b1) ? sA_L2_2_next_2_fu_5790_p2 : sA_L2_2_next_4_fu_5962_p2);

assign newSel64_fu_6465_p3 = ((sA_L3_next_3_reg_1681[0:0] === 1'b1) ? sB_L3_next_fu_6254_p2 : sB_L3_next_1_fu_6308_p2);

assign newSel65_fu_6479_p3 = ((sel_tmp76_fu_6363_p2[0:0] === 1'b1) ? sB_L3_next_2_fu_6344_p2 : sB_L3_next_4_fu_6459_p2);

assign newSel66_fu_6501_p3 = ((sA_L3_next_3_reg_1681[0:0] === 1'b1) ? sA_L3_next_fu_6233_p2 : sA_L3_next_1_fu_6292_p2);

assign newSel67_fu_6509_p3 = ((sel_tmp76_fu_6363_p2[0:0] === 1'b1) ? sA_L3_next_2_fu_6329_p2 : sA_L3_next_4_fu_6495_p2);

assign newSel6_fu_3960_p3 = ((or_cond_reg_7737[0:0] === 1'b1) ? newSel4_fu_3946_p3 : newSel5_fu_3953_p3);

assign newSel7_fu_4041_p3 = ((sel_tmp5_reg_7718[0:0] === 1'b1) ? sA_L1_1_next_2_fu_3887_p2 : sA_L1_1_next_4_fu_4029_p2);

assign newSel8_fu_4008_p3 = ((sel_tmp6_reg_7728[0:0] === 1'b1) ? sB_L1_1_next_fu_3805_p2 : sB_L1_1_next_1_fu_3865_p2);

assign newSel9_fu_4015_p3 = ((sel_tmp5_reg_7718[0:0] === 1'b1) ? sB_L1_1_next_2_fu_3903_p2 : sB_L1_1_next_4_fu_4003_p2);

assign newSel_fu_3908_p3 = ((sel_tmp6_reg_7728[0:0] === 1'b1) ? ap_phi_mux_cm_L1_1_next_data_V_2_phi_fu_922_p4 : match2_dataarray_data_V_q0);

assign newtracklet_fu_6659_p2 = (tmp_39_fu_6653_p2 | tmp_38_reg_7620_pp0_iter2_reg);

assign newtracklet_not_fu_7013_p2 = (newtracklet_reg_8430_pp0_iter6_reg ^ 1'd1);

assign nmcout1_fu_7315_p2 = (addr_index_assign_fu_278 + 32'd1);

assign nmcout2_fu_7266_p2 = (addr_index_assign_1_fu_274 + 32'd1);

assign nmcout3_fu_7217_p2 = (addr_index_assign_2_fu_270 + 32'd1);

assign nmcout4_fu_7168_p2 = (addr_index_assign_3_fu_266 + 32'd1);

assign nmcout5_1_fu_7073_p2 = (addr_index_assign_4_fu_282 + 32'd1);

assign nmcout5_fu_7119_p2 = (addr_index_assign_4_fu_282 + 32'd1);

assign nmcout6_fu_7030_p2 = (addr_index_assign_5_fu_262 + 32'd1);

assign not_newtracklet_fu_6952_p2 = (newtracklet_reg_8430_pp0_iter6_reg ^ 1'd1);

assign not_or_cond_demorgan_fu_6986_p2 = (tmp_52_fu_6927_p2 | tmp_51_reg_8511);

assign not_or_cond_fu_6991_p2 = (not_or_cond_demorgan_fu_6986_p2 ^ 1'd1);

assign not_sel_tmp1_fu_2894_p2 = ((storemerge14_i1_fu_2780_p3 != 3'd3) ? 1'b1 : 1'b0);

assign not_sel_tmp2_fu_3234_p2 = ((storemerge14_i2_fu_3120_p3 != 3'd3) ? 1'b1 : 1'b0);

assign not_sel_tmp3_fu_3574_p2 = ((storemerge14_i3_fu_3460_p3 != 3'd3) ? 1'b1 : 1'b0);

assign not_sel_tmp4_fu_5489_p2 = ((storemerge14_i4_fu_5075_p3 != 3'd3) ? 1'b1 : 1'b0);

assign not_sel_tmp5_fu_6048_p2 = ((storemerge14_i5_fu_5634_p3 != 3'd3) ? 1'b1 : 1'b0);

assign not_sel_tmp6_fu_6581_p2 = ((storemerge14_i6_fu_6199_p3 != 3'd3) ? 1'b1 : 1'b0);

assign not_sel_tmp_fu_2554_p2 = ((storemerge14_i_fu_2440_p3 != 3'd3) ? 1'b1 : 1'b0);

assign or_cond10_fu_4831_p2 = (sel_tmp41_reg_8000 | sel_tmp40_reg_7992);

assign or_cond11_fu_4842_p2 = (or_cond9_reg_8019 | or_cond10_fu_4831_p2);

assign or_cond12_fu_5381_p2 = (sel_tmp54_fu_5289_p2 | sel_tmp51_fu_5057_p2);

assign or_cond13_fu_5940_p2 = (sel_tmp66_fu_5848_p2 | sel_tmp63_fu_5616_p2);

assign or_cond14_fu_6473_p2 = (sel_tmp77_fu_6376_p2 | sA_L3_next_3_reg_1681);

assign or_cond1_fu_3922_p2 = (sel_tmp5_reg_7718 | sel_tmp4_reg_7710);

assign or_cond2_fu_3933_p2 = (or_cond_reg_7737 | or_cond1_fu_3922_p2);

assign or_cond3_fu_2828_p2 = (sel_tmp18_fu_2822_p2 | sel_tmp15_fu_2760_p2);

assign or_cond4_fu_4225_p2 = (sel_tmp17_reg_7812 | sel_tmp16_reg_7804);

assign or_cond5_fu_4236_p2 = (or_cond4_fu_4225_p2 | or_cond3_reg_7831);

assign or_cond6_fu_3168_p2 = (sel_tmp30_fu_3162_p2 | sel_tmp27_fu_3100_p2);

assign or_cond7_fu_4528_p2 = (sel_tmp29_reg_7906 | sel_tmp28_reg_7898);

assign or_cond8_fu_4539_p2 = (or_cond7_fu_4528_p2 | or_cond6_reg_7925);

assign or_cond9_fu_3508_p2 = (sel_tmp42_fu_3502_p2 | sel_tmp39_fu_3440_p2);

assign or_cond_53_fu_6933_p2 = (tmp_52_fu_6927_p2 | tmp_51_reg_8511);

assign or_cond_fu_2488_p2 = (sel_tmp6_fu_2482_p2 | sel_tmp2_fu_2420_p2);

assign p_09_0_i1_fu_7255_p2 = (8'd1 + tmp_126_fu_7251_p1);

assign p_09_0_i2_fu_7206_p2 = (8'd1 + tmp_129_fu_7202_p1);

assign p_09_0_i3_fu_7157_p2 = (8'd1 + tmp_132_fu_7153_p1);

assign p_09_0_i4_fu_7108_p2 = (8'd1 + tmp_135_fu_7104_p1);

assign p_09_0_i5_fu_7065_p2 = (8'd1 + tmp_138_fu_7061_p1);

assign p_09_0_i_fu_7304_p2 = (8'd1 + tmp_123_fu_7300_p1);

assign p_10_fu_2010_p3 = ((ap_phi_mux_read4_phi_fu_1162_p4[0:0] === 1'b1) ? addr4_V_fu_2004_p2 : ap_phi_mux_p_3_phi_fu_1063_p4);

assign p_11_fu_2038_p3 = ((ap_phi_mux_read6_phi_fu_1184_p4[0:0] === 1'b1) ? addr6_V_fu_2032_p2 : ap_phi_mux_p_5_phi_fu_1085_p4);

assign p_12_fu_2066_p3 = ((ap_phi_mux_read8_phi_fu_1206_p4[0:0] === 1'b1) ? addr8_V_fu_2060_p2 : ap_phi_mux_p_7_phi_fu_1107_p4);

assign p_9_fu_1982_p3 = ((ap_phi_mux_read2_phi_fu_1140_p4[0:0] === 1'b1) ? addr2_V_fu_1976_p2 : ap_phi_mux_p_1_phi_fu_1041_p4);

assign p_Result_i10_fu_4417_p4 = {{ap_phi_mux_p_Val2_19_phi_fu_946_p4[13:7]}};

assign p_Result_i11_fu_4427_p4 = {{match6_dataarray_data_V_q0[13:7]}};

assign p_Result_i12_fu_4661_p4 = {{match7_dataarray_data_V_q0[13:7]}};

assign p_Result_i13_fu_4671_p4 = {{ap_phi_mux_cm_L1_4_next_data_V_2_phi_fu_886_p4[13:7]}};

assign p_Result_i14_fu_4720_p4 = {{ap_phi_mux_p_Val2_24_phi_fu_934_p4[13:7]}};

assign p_Result_i15_fu_4730_p4 = {{match8_dataarray_data_V_q0[13:7]}};

assign p_Result_i16_fu_5083_p4 = {{cm_L1_1_data_V_4_fu_3996_p3[13:7]}};

assign p_Result_i17_fu_5093_p4 = {{ap_phi_mux_cm_L2_1_next_data_V_2_phi_fu_826_p4[13:7]}};

assign p_Result_i18_fu_5148_p4 = {{ap_phi_mux_p_Val2_29_phi_fu_850_p4[13:7]}};

assign p_Result_i19_fu_5158_p4 = {{cm_L1_2_data_V_4_fu_4299_p3[13:7]}};

assign p_Result_i1_fu_3762_p4 = {{ap_phi_mux_cm_L1_1_next_data_V_2_phi_fu_922_p4[13:7]}};

assign p_Result_i20_fu_5642_p4 = {{cm_L1_3_data_V_4_fu_4602_p3[13:7]}};

assign p_Result_i21_fu_5652_p4 = {{ap_phi_mux_cm_L2_2_next_data_V_2_phi_fu_814_p4[13:7]}};

assign p_Result_i22_fu_5707_p4 = {{ap_phi_mux_p_Val2_33_phi_fu_838_p4[13:7]}};

assign p_Result_i23_fu_5717_p4 = {{cm_L1_4_data_V_4_fu_4905_p3[13:7]}};

assign p_Result_i25_fu_6207_p4 = {{ap_phi_mux_cm_L3_next_data_V_2_phi_fu_790_p4[13:7]}};

assign p_Result_i26_fu_6260_p4 = {{ap_phi_mux_p_Val2_37_phi_fu_802_p4[13:7]}};

assign p_Result_i2_fu_3811_p4 = {{ap_phi_mux_p_Val2_3_phi_fu_970_p4[13:7]}};

assign p_Result_i3_fu_3821_p4 = {{match2_dataarray_data_V_q0[13:7]}};

assign p_Result_i4_fu_4358_p4 = {{match5_dataarray_data_V_q0[13:7]}};

assign p_Result_i5_fu_4368_p4 = {{ap_phi_mux_cm_L1_3_next_data_V_2_phi_fu_898_p4[13:7]}};

assign p_Result_i6_fu_4055_p4 = {{match3_dataarray_data_V_q0[13:7]}};

assign p_Result_i7_fu_4065_p4 = {{ap_phi_mux_cm_L1_2_next_data_V_2_phi_fu_910_p4[13:7]}};

assign p_Result_i8_fu_4114_p4 = {{ap_phi_mux_p_Val2_13_phi_fu_958_p4[13:7]}};

assign p_Result_i9_fu_4124_p4 = {{match4_dataarray_data_V_q0[13:7]}};

assign p_Result_i_fu_3752_p4 = {{match1_dataarray_data_V_q0[13:7]}};

assign p_Val2_42_fu_3938_p3 = ((or_cond2_fu_3933_p2[0:0] === 1'b1) ? newSel2_fu_3926_p3 : 14'd0);

assign p_Val2_43_fu_3967_p3 = ((or_cond2_fu_3933_p2[0:0] === 1'b1) ? newSel6_fu_3960_p3 : 14'd0);

assign p_Val2_44_fu_4241_p3 = ((or_cond5_fu_4236_p2[0:0] === 1'b1) ? newSel16_fu_4229_p3 : 14'd0);

assign p_Val2_45_fu_4270_p3 = ((or_cond5_fu_4236_p2[0:0] === 1'b1) ? newSel19_fu_4263_p3 : 14'd0);

assign p_Val2_46_fu_4544_p3 = ((or_cond8_fu_4539_p2[0:0] === 1'b1) ? newSel30_fu_4532_p3 : 14'd0);

assign p_Val2_47_fu_4573_p3 = ((or_cond8_fu_4539_p2[0:0] === 1'b1) ? newSel33_fu_4566_p3 : 14'd0);

assign p_Val2_48_fu_4847_p3 = ((or_cond11_fu_4842_p2[0:0] === 1'b1) ? newSel44_fu_4835_p3 : 14'd0);

assign p_Val2_49_fu_4876_p3 = ((or_cond11_fu_4842_p2[0:0] === 1'b1) ? newSel47_fu_4869_p3 : 14'd0);

assign p_bestmatch_next_data_fu_6938_p3 = ((newtracklet_reg_8430_pp0_iter6_reg[0:0] === 1'b1) ? 45'd0 : bestmatch_next_data_s_reg_767);

assign p_goodmatch_next_fu_6957_p2 = (not_newtracklet_fu_6952_p2 & goodmatch_next_reg_1705);

assign p_mux_i_cast_cast_fu_6147_p3 = ((sA_L3_next_3_reg_1681[0:0] === 1'b1) ? 3'd1 : 3'd2);

assign p_projseed_next_V_1_fu_6945_p3 = ((newtracklet_reg_8430_pp0_iter6_reg[0:0] === 1'b1) ? 3'd7 : projseed_V_1_fu_250);

assign proj_phi_corr_V_fu_6813_p2 = ($signed(tmp_43_fu_6790_p1) + $signed(proj_phi_V_reg_8449));

assign proj_phid_V_fu_6699_p4 = {{allproj_dataarray_data_V_q0[19:10]}};

assign proj_zd_V_fu_6709_p1 = allproj_dataarray_data_V_q0[9:0];

assign projid_V_fu_6615_p4 = {{datastream_data_V_fu_6451_p3[13:7]}};

assign projseed_V_1_load_load_fu_6872_p1 = projseed_V_1_fu_250;

assign projseed_V_fu_6979_p3 = ((or_cond_53_fu_6933_p2[0:0] === 1'b1) ? p_projseed_next_V_1_fu_6945_p3 : projseed_next_V_reg_8444_pp0_iter6_reg);

assign projseed_next_V_fu_6679_p4 = {{allproj_dataarray_data_V_q0[59:57]}};

assign r_V_fu_6721_p0 = stub_r_V_fu_6669_p4;

assign r_V_fu_6721_p1 = proj_phid_V_fu_6699_p4;

assign r_V_fu_6721_p2 = ($signed(r_V_fu_6721_p0) * $signed(r_V_fu_6721_p1));

assign read1_next_fu_2278_p2 = (valid1_fu_2180_p2 & brmerge16_i_fu_2272_p2);

assign read2_next_fu_2302_p2 = (valid2_fu_2189_p2 & brmerge20_i_fu_2296_p2);

assign read3_next_fu_2618_p2 = (valid3_fu_2198_p2 & brmerge16_i1_fu_2612_p2);

assign read4_next_fu_2642_p2 = (valid4_fu_2207_p2 & brmerge20_i1_fu_2636_p2);

assign read5_next_fu_2958_p2 = (valid5_fu_2216_p2 & brmerge16_i2_fu_2952_p2);

assign read6_next_fu_2982_p2 = (valid6_fu_2225_p2 & brmerge20_i2_fu_2976_p2);

assign read7_next_fu_3298_p2 = (valid7_fu_2234_p2 & brmerge16_i3_fu_3292_p2);

assign read8_next_fu_3322_p2 = (valid8_fu_2243_p2 & brmerge20_i3_fu_3316_p2);

assign read_L1_1_next_fu_3638_p2 = (valid_L1_1_4_fu_2580_p3 & brmerge16_i4_fu_3632_p2);

assign read_L1_2_next_fu_3662_p2 = (valid_L1_2_4_fu_2920_p3 & brmerge20_i4_fu_3656_p2);

assign read_L1_3_next_fu_3710_p2 = (valid_L1_3_4_fu_3260_p3 & brmerge16_i5_fu_3704_p2);

assign read_L1_4_next_fu_3734_p2 = (valid_L1_4_4_fu_3600_p3 & brmerge20_i5_fu_3728_p2);

assign read_L2_1_next_fu_6094_p2 = (valid_L2_1_4_fu_5515_p3 & brmerge16_i6_fu_6088_p2);

assign read_L2_2_next_fu_6112_p2 = (valid_L2_2_4_fu_6074_p3 & brmerge20_i6_fu_6106_p2);

assign rev10_fu_4746_p2 = (ult10_fu_4740_p2 ^ 1'd1);

assign rev11_fu_4785_p2 = (ult11_fu_4779_p2 ^ 1'd1);

assign rev12_fu_5109_p2 = (ult12_fu_5103_p2 ^ 1'd1);

assign rev13_fu_5174_p2 = (ult13_fu_5168_p2 ^ 1'd1);

assign rev14_fu_5219_p2 = (ult14_fu_5213_p2 ^ 1'd1);

assign rev15_fu_5668_p2 = (ult15_fu_5662_p2 ^ 1'd1);

assign rev16_fu_5733_p2 = (ult16_fu_5727_p2 ^ 1'd1);

assign rev17_fu_5778_p2 = (ult17_fu_5772_p2 ^ 1'd1);

assign rev18_fu_6222_p2 = (ult18_fu_6217_p2 ^ 1'd1);

assign rev19_fu_6275_p2 = (ult19_fu_6270_p2 ^ 1'd1);

assign rev1_fu_3837_p2 = (ult1_fu_3831_p2 ^ 1'd1);

assign rev20_fu_6317_p2 = (ult20_fu_6313_p2 ^ 1'd1);

assign rev2_fu_3876_p2 = (ult2_fu_3870_p2 ^ 1'd1);

assign rev3_fu_4081_p2 = (ult3_fu_4075_p2 ^ 1'd1);

assign rev4_fu_4140_p2 = (ult4_fu_4134_p2 ^ 1'd1);

assign rev5_fu_4179_p2 = (ult5_fu_4173_p2 ^ 1'd1);

assign rev6_fu_4384_p2 = (ult6_fu_4378_p2 ^ 1'd1);

assign rev7_fu_4443_p2 = (ult7_fu_4437_p2 ^ 1'd1);

assign rev8_fu_4482_p2 = (ult8_fu_4476_p2 ^ 1'd1);

assign rev9_fu_4687_p2 = (ult9_fu_4681_p2 ^ 1'd1);

assign rev_fu_3778_p2 = (ult_fu_3772_p2 ^ 1'd1);

assign sA_L1_1_next_1_fu_3848_p2 = (vA_L1_1_next_3_reg_1309 & brmerge36_i_fu_3843_p2);

assign sA_L1_1_next_2_fu_3887_p2 = (valid1_reg_7625 & brmerge41_i_fu_3882_p2);

assign sA_L1_1_next_4_fu_4029_p2 = (sel_tmp4_reg_7710 & sA_L1_1_next_3_reg_1405);

assign sA_L1_1_next_6_fu_4048_p3 = ((or_cond_reg_7737[0:0] === 1'b1) ? newSel3_fu_4034_p3 : newSel7_fu_4041_p3);

assign sA_L1_1_next_fu_3789_p2 = (valid1_reg_7625 & brmerge33_i_fu_3784_p2);

assign sA_L1_2_next_1_fu_4151_p2 = (vA_L1_2_next_3_reg_1321 & brmerge36_i1_fu_4146_p2);

assign sA_L1_2_next_2_fu_4190_p2 = (valid3_reg_7637 & brmerge41_i1_fu_4185_p2);

assign sA_L1_2_next_4_fu_4332_p2 = (sel_tmp16_reg_7804 & sA_L1_2_next_3_reg_1417);

assign sA_L1_2_next_6_fu_4351_p3 = ((or_cond3_reg_7831[0:0] === 1'b1) ? newSel22_fu_4337_p3 : newSel23_fu_4344_p3);

assign sA_L1_2_next_fu_4092_p2 = (valid3_reg_7637 & brmerge33_i1_fu_4087_p2);

assign sA_L1_3_next_1_fu_4454_p2 = (vA_L1_3_next_3_reg_1333 & brmerge36_i2_fu_4449_p2);

assign sA_L1_3_next_2_fu_4493_p2 = (valid5_reg_7649 & brmerge41_i2_fu_4488_p2);

assign sA_L1_3_next_4_fu_4635_p2 = (sel_tmp28_reg_7898 & sA_L1_3_next_3_reg_1429);

assign sA_L1_3_next_6_fu_4654_p3 = ((or_cond6_reg_7925[0:0] === 1'b1) ? newSel36_fu_4640_p3 : newSel37_fu_4647_p3);

assign sA_L1_3_next_fu_4395_p2 = (valid5_reg_7649 & brmerge33_i2_fu_4390_p2);

assign sA_L1_4_next_1_fu_4757_p2 = (vA_L1_4_next_3_reg_1345 & brmerge36_i3_fu_4752_p2);

assign sA_L1_4_next_2_fu_4796_p2 = (valid7_reg_7661 & brmerge41_i3_fu_4791_p2);

assign sA_L1_4_next_4_fu_4938_p2 = (sel_tmp40_reg_7992 & sA_L1_4_next_3_reg_1441);

assign sA_L1_4_next_6_fu_4957_p3 = ((or_cond9_reg_8019[0:0] === 1'b1) ? newSel50_fu_4943_p3 : newSel51_fu_4950_p3);

assign sA_L1_4_next_fu_4698_p2 = (valid7_reg_7661 & brmerge33_i3_fu_4693_p2);

assign sA_L2_1_next_1_fu_5191_p2 = (vA_L2_1_next_1_reg_1549 & brmerge36_i4_fu_5185_p2);

assign sA_L2_1_next_2_fu_5231_p2 = (valid_L1_1_4_reg_7756 & brmerge41_i4_fu_5225_p2);

assign sA_L2_1_next_4_fu_5403_p2 = (sel_tmp52_fu_5253_p2 & sA_L2_1_next_3_reg_1597);

assign sA_L2_1_next_6_fu_5425_p3 = ((or_cond12_fu_5381_p2[0:0] === 1'b1) ? newSel58_fu_5409_p3 : newSel59_fu_5417_p3);

assign sA_L2_1_next_fu_5120_p2 = (valid_L1_1_4_reg_7756 & brmerge33_i4_fu_5115_p2);

assign sA_L2_2_next_1_fu_5750_p2 = (vA_L2_2_next_1_reg_1561 & brmerge36_i5_fu_5744_p2);

assign sA_L2_2_next_2_fu_5790_p2 = (valid_L1_3_4_reg_7944 & brmerge41_i5_fu_5784_p2);

assign sA_L2_2_next_4_fu_5962_p2 = (sel_tmp64_fu_5812_p2 & sA_L2_2_next_3_reg_1609);

assign sA_L2_2_next_6_fu_5984_p3 = ((or_cond13_fu_5940_p2[0:0] === 1'b1) ? newSel62_fu_5968_p3 : newSel63_fu_5976_p3);

assign sA_L2_2_next_fu_5679_p2 = (valid_L1_3_4_reg_7944 & brmerge33_i5_fu_5674_p2);

assign sA_L3_next_1_fu_6292_p2 = (vA_L3_next_1_reg_1657 & brmerge36_i6_fu_6286_p2);

assign sA_L3_next_2_fu_6329_p2 = (valid_L2_1_4_reg_8280 & brmerge41_i6_fu_6323_p2);

assign sA_L3_next_4_fu_6495_p2 = (sel_tmp75_fu_6349_p2 & sA_L3_next_3_reg_1681);

assign sA_L3_next_6_fu_6517_p3 = ((or_cond14_fu_6473_p2[0:0] === 1'b1) ? newSel66_fu_6501_p3 : newSel67_fu_6509_p3);

assign sA_L3_next_fu_6233_p2 = (valid_L2_1_4_reg_8280 & brmerge33_i6_fu_6228_p2);

assign sA_not_i1_fu_2648_p2 = (ap_phi_mux_sA_L1_2_next_3_phi_fu_1421_p4 ^ 1'd1);

assign sA_not_i2_fu_2988_p2 = (ap_phi_mux_sA_L1_3_next_3_phi_fu_1433_p4 ^ 1'd1);

assign sA_not_i3_fu_3328_p2 = (ap_phi_mux_sA_L1_4_next_3_phi_fu_1445_p4 ^ 1'd1);

assign sA_not_i4_fu_4964_p2 = (sA_L2_1_next_3_reg_1597 ^ 1'd1);

assign sA_not_i5_fu_5523_p2 = (sA_L2_2_next_3_reg_1609 ^ 1'd1);

assign sA_not_i_fu_2308_p2 = (ap_phi_mux_sA_L1_1_next_3_phi_fu_1409_p4 ^ 1'd1);

assign sB_L1_1_next_1_fu_3865_p2 = (valid2_reg_7631 & brmerge38_i_fu_3860_p2);

assign sB_L1_1_next_2_fu_3903_p2 = (valid2_reg_7631 & brmerge43_i_fu_3898_p2);

assign sB_L1_1_next_4_fu_4003_p2 = (sel_tmp4_reg_7710 & sB_L1_1_next_3_reg_1453);

assign sB_L1_1_next_6_fu_4022_p3 = ((or_cond_reg_7737[0:0] === 1'b1) ? newSel8_fu_4008_p3 : newSel9_fu_4015_p3);

assign sB_L1_1_next_fu_3805_p2 = (valid_L1_1_next_3_reg_1357 & brmerge34_i_fu_3800_p2);

assign sB_L1_2_next_1_fu_4168_p2 = (valid4_reg_7643 & brmerge38_i1_fu_4163_p2);

assign sB_L1_2_next_2_fu_4206_p2 = (valid4_reg_7643 & brmerge43_i1_fu_4201_p2);

assign sB_L1_2_next_4_fu_4306_p2 = (sel_tmp16_reg_7804 & sB_L1_2_next_3_reg_1465);

assign sB_L1_2_next_6_fu_4325_p3 = ((or_cond3_reg_7831[0:0] === 1'b1) ? newSel20_fu_4311_p3 : newSel21_fu_4318_p3);

assign sB_L1_2_next_fu_4108_p2 = (valid_L1_2_next_3_reg_1369 & brmerge34_i1_fu_4103_p2);

assign sB_L1_3_next_1_fu_4471_p2 = (valid6_reg_7655 & brmerge38_i2_fu_4466_p2);

assign sB_L1_3_next_2_fu_4509_p2 = (valid6_reg_7655 & brmerge43_i2_fu_4504_p2);

assign sB_L1_3_next_4_fu_4609_p2 = (sel_tmp28_reg_7898 & sB_L1_3_next_3_reg_1477);

assign sB_L1_3_next_6_fu_4628_p3 = ((or_cond6_reg_7925[0:0] === 1'b1) ? newSel34_fu_4614_p3 : newSel35_fu_4621_p3);

assign sB_L1_3_next_fu_4411_p2 = (valid_L1_3_next_3_reg_1381 & brmerge34_i2_fu_4406_p2);

assign sB_L1_4_next_1_fu_4774_p2 = (valid8_reg_7667 & brmerge38_i3_fu_4769_p2);

assign sB_L1_4_next_2_fu_4812_p2 = (valid8_reg_7667 & brmerge43_i3_fu_4807_p2);

assign sB_L1_4_next_4_fu_4912_p2 = (sel_tmp40_reg_7992 & sB_L1_4_next_3_reg_1489);

assign sB_L1_4_next_6_fu_4931_p3 = ((or_cond9_reg_8019[0:0] === 1'b1) ? newSel48_fu_4917_p3 : newSel49_fu_4924_p3);

assign sB_L1_4_next_fu_4714_p2 = (valid_L1_4_next_3_reg_1393 & brmerge34_i3_fu_4709_p2);

assign sB_L2_1_next_1_fu_5208_p2 = (valid_L1_2_4_reg_7850 & brmerge38_i4_fu_5203_p2);

assign sB_L2_1_next_2_fu_5248_p2 = (valid_L1_2_4_reg_7850 & brmerge43_i4_fu_5242_p2);

assign sB_L2_1_next_4_fu_5367_p2 = (sel_tmp52_fu_5253_p2 & sB_L2_1_next_3_reg_1621);

assign sB_L2_1_next_6_fu_5395_p3 = ((or_cond12_fu_5381_p2[0:0] === 1'b1) ? newSel56_fu_5373_p3 : newSel57_fu_5387_p3);

assign sB_L2_1_next_fu_5142_p2 = (valid_L2_1_next_3_reg_1573 & brmerge34_i4_fu_5136_p2);

assign sB_L2_2_next_1_fu_5767_p2 = (valid_L1_4_4_reg_8038 & brmerge38_i5_fu_5762_p2);

assign sB_L2_2_next_2_fu_5807_p2 = (valid_L1_4_4_reg_8038 & brmerge43_i5_fu_5801_p2);

assign sB_L2_2_next_4_fu_5926_p2 = (sel_tmp64_fu_5812_p2 & sB_L2_2_next_3_reg_1633);

assign sB_L2_2_next_6_fu_5954_p3 = ((or_cond13_fu_5940_p2[0:0] === 1'b1) ? newSel60_fu_5932_p3 : newSel61_fu_5946_p3);

assign sB_L2_2_next_fu_5701_p2 = (valid_L2_2_next_3_reg_1585 & brmerge34_i5_fu_5695_p2);

assign sB_L3_next_1_fu_6308_p2 = (valid_L2_2_4_reg_8328 & brmerge38_i6_fu_6303_p2);

assign sB_L3_next_2_fu_6344_p2 = (valid_L2_2_4_reg_8328 & brmerge43_i6_fu_6338_p2);

assign sB_L3_next_4_fu_6459_p2 = (sel_tmp75_fu_6349_p2 & sB_L3_next_3_reg_1693);

assign sB_L3_next_6_fu_6487_p3 = ((or_cond14_fu_6473_p2[0:0] === 1'b1) ? newSel64_fu_6465_p3 : newSel65_fu_6479_p3);

assign sB_L3_next_fu_6254_p2 = (valid_L3_next_3_reg_1669 & brmerge34_i6_fu_6248_p2);

assign sB_not_i1_fu_2672_p2 = (ap_phi_mux_sB_L1_2_next_3_phi_fu_1469_p4 ^ 1'd1);

assign sB_not_i2_fu_3012_p2 = (ap_phi_mux_sB_L1_3_next_3_phi_fu_1481_p4 ^ 1'd1);

assign sB_not_i3_fu_3352_p2 = (ap_phi_mux_sB_L1_4_next_3_phi_fu_1493_p4 ^ 1'd1);

assign sB_not_i4_fu_4975_p2 = (sB_L2_1_next_3_reg_1621 ^ 1'd1);

assign sB_not_i5_fu_5534_p2 = (sB_L2_2_next_3_reg_1633 ^ 1'd1);

assign sB_not_i_fu_2332_p2 = (ap_phi_mux_sB_L1_1_next_3_phi_fu_1457_p4 ^ 1'd1);

assign sel_tmp10_fu_2566_p2 = (tmp85_fu_2560_p2 & sel_tmp4_fu_2470_p2);

assign sel_tmp11_fu_2572_p3 = ((sel_tmp2_fu_2420_p2[0:0] === 1'b1) ? ap_phi_mux_valid_L1_1_next_3_phi_fu_1361_p4 : sel_tmp10_fu_2566_p2);

assign sel_tmp12_fu_2708_p2 = (brmerge25_i1_fu_2684_p2 ^ 1'd1);

assign sel_tmp13_fu_2732_p2 = (tmp89_fu_2726_p2 & tmp87_fu_2714_p2);

assign sel_tmp14_fu_2752_p3 = ((tmp_76_fu_2746_p2[0:0] === 1'b1) ? storemerge_i1_cast_fu_2738_p3 : 3'd4);

assign sel_tmp15_fu_2760_p2 = (brmerge_i1_fu_2666_p2 & brmerge19_not_i1_fu_2624_p2);

assign sel_tmp16_fu_2810_p2 = ((storemerge14_i1_fu_2780_p3 == 3'd0) ? 1'b1 : 1'b0);

assign sel_tmp17_cast_fu_2766_p3 = ((sel_tmp15_fu_2760_p2[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign sel_tmp17_fu_2816_p2 = ((storemerge14_i1_fu_2780_p3 == 3'd3) ? 1'b1 : 1'b0);

assign sel_tmp18_fu_2822_p2 = ((storemerge14_i1_fu_2780_p3 == 3'd1) ? 1'b1 : 1'b0);

assign sel_tmp19_fu_4278_p3 = ((sel_tmp16_reg_7804[0:0] === 1'b1) ? ap_phi_mux_cm_L1_2_next_data_V_phi_fu_1006_p4 : 14'd0);

assign sel_tmp1_fu_2412_p3 = ((tmp_47_fu_2406_p2[0:0] === 1'b1) ? storemerge_i_cast_fu_2398_p3 : 3'd4);

assign sel_tmp20_fu_4285_p3 = ((sel_tmp17_reg_7812[0:0] === 1'b1) ? 14'd0 : sel_tmp19_fu_4278_p3);

assign sel_tmp21_fu_4292_p3 = ((sel_tmp15_reg_7787[0:0] === 1'b1) ? ap_phi_mux_cm_L1_2_next_data_V_2_phi_fu_910_p4 : sel_tmp20_fu_4285_p3);

assign sel_tmp22_fu_2906_p2 = (tmp90_fu_2900_p2 & sel_tmp16_fu_2810_p2);

assign sel_tmp23_fu_2912_p3 = ((sel_tmp15_fu_2760_p2[0:0] === 1'b1) ? ap_phi_mux_valid_L1_2_next_3_phi_fu_1373_p4 : sel_tmp22_fu_2906_p2);

assign sel_tmp24_fu_3048_p2 = (brmerge25_i2_fu_3024_p2 ^ 1'd1);

assign sel_tmp25_fu_3072_p2 = (tmp94_fu_3066_p2 & tmp92_fu_3054_p2);

assign sel_tmp26_fu_3092_p3 = ((tmp_82_fu_3086_p2[0:0] === 1'b1) ? storemerge_i2_cast_fu_3078_p3 : 3'd4);

assign sel_tmp27_fu_3100_p2 = (brmerge_i2_fu_3006_p2 & brmerge19_not_i2_fu_2964_p2);

assign sel_tmp28_fu_3150_p2 = ((storemerge14_i2_fu_3120_p3 == 3'd0) ? 1'b1 : 1'b0);

assign sel_tmp29_fu_3156_p2 = ((storemerge14_i2_fu_3120_p3 == 3'd3) ? 1'b1 : 1'b0);

assign sel_tmp2_fu_2420_p2 = (brmerge_i_fu_2326_p2 & brmerge19_not_i_fu_2284_p2);

assign sel_tmp30_cast_fu_3106_p3 = ((sel_tmp27_fu_3100_p2[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign sel_tmp30_fu_3162_p2 = ((storemerge14_i2_fu_3120_p3 == 3'd1) ? 1'b1 : 1'b0);

assign sel_tmp31_fu_4581_p3 = ((sel_tmp28_reg_7898[0:0] === 1'b1) ? ap_phi_mux_cm_L1_3_next_data_V_phi_fu_994_p4 : 14'd0);

assign sel_tmp32_fu_4588_p3 = ((sel_tmp29_reg_7906[0:0] === 1'b1) ? 14'd0 : sel_tmp31_fu_4581_p3);

assign sel_tmp33_fu_4595_p3 = ((sel_tmp27_reg_7881[0:0] === 1'b1) ? ap_phi_mux_cm_L1_3_next_data_V_2_phi_fu_898_p4 : sel_tmp32_fu_4588_p3);

assign sel_tmp34_fu_3246_p2 = (tmp95_fu_3240_p2 & sel_tmp28_fu_3150_p2);

assign sel_tmp35_fu_3252_p3 = ((sel_tmp27_fu_3100_p2[0:0] === 1'b1) ? ap_phi_mux_valid_L1_3_next_3_phi_fu_1385_p4 : sel_tmp34_fu_3246_p2);

assign sel_tmp36_fu_3388_p2 = (brmerge25_i3_fu_3364_p2 ^ 1'd1);

assign sel_tmp37_fu_3412_p2 = (tmp99_fu_3406_p2 & tmp97_fu_3394_p2);

assign sel_tmp38_fu_3432_p3 = ((tmp_84_fu_3426_p2[0:0] === 1'b1) ? storemerge_i3_cast_fu_3418_p3 : 3'd4);

assign sel_tmp39_fu_3440_p2 = (brmerge_i3_fu_3346_p2 & brmerge19_not_i3_fu_3304_p2);

assign sel_tmp3_cast_fu_2426_p3 = ((sel_tmp2_fu_2420_p2[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign sel_tmp3_fu_3989_p3 = ((sel_tmp2_reg_7693[0:0] === 1'b1) ? ap_phi_mux_cm_L1_1_next_data_V_2_phi_fu_922_p4 : sel_tmp9_fu_3982_p3);

assign sel_tmp40_fu_3490_p2 = ((storemerge14_i3_fu_3460_p3 == 3'd0) ? 1'b1 : 1'b0);

assign sel_tmp41_fu_3496_p2 = ((storemerge14_i3_fu_3460_p3 == 3'd3) ? 1'b1 : 1'b0);

assign sel_tmp42_fu_3502_p2 = ((storemerge14_i3_fu_3460_p3 == 3'd1) ? 1'b1 : 1'b0);

assign sel_tmp43_cast_fu_3446_p3 = ((sel_tmp39_fu_3440_p2[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign sel_tmp43_fu_4884_p3 = ((sel_tmp40_reg_7992[0:0] === 1'b1) ? ap_phi_mux_cm_L1_4_next_data_V_phi_fu_982_p4 : 14'd0);

assign sel_tmp44_fu_4891_p3 = ((sel_tmp41_reg_8000[0:0] === 1'b1) ? 14'd0 : sel_tmp43_fu_4884_p3);

assign sel_tmp45_fu_4898_p3 = ((sel_tmp39_reg_7975[0:0] === 1'b1) ? ap_phi_mux_cm_L1_4_next_data_V_2_phi_fu_886_p4 : sel_tmp44_fu_4891_p3);

assign sel_tmp46_fu_3586_p2 = (tmp100_fu_3580_p2 & sel_tmp40_fu_3490_p2);

assign sel_tmp47_fu_3592_p3 = ((sel_tmp39_fu_3440_p2[0:0] === 1'b1) ? ap_phi_mux_valid_L1_4_next_3_phi_fu_1397_p4 : sel_tmp46_fu_3586_p2);

assign sel_tmp48_fu_5006_p2 = (brmerge25_i4_fu_4986_p2 ^ 1'd1);

assign sel_tmp49_fu_5029_p2 = (tmp104_fu_5023_p2 & tmp102_fu_5012_p2);

assign sel_tmp4_fu_2470_p2 = ((storemerge14_i_fu_2440_p3 == 3'd0) ? 1'b1 : 1'b0);

assign sel_tmp50_fu_5049_p3 = ((tmp_90_fu_5043_p2[0:0] === 1'b1) ? storemerge_i4_cast_fu_5035_p3 : 3'd4);

assign sel_tmp51_fu_5057_p2 = (brmerge_i4_fu_4970_p2 & brmerge19_not_i4_reg_8070);

assign sel_tmp52_fu_5253_p2 = ((storemerge14_i4_fu_5075_p3 == 3'd0) ? 1'b1 : 1'b0);

assign sel_tmp53_fu_5267_p2 = ((storemerge14_i4_fu_5075_p3 == 3'd3) ? 1'b1 : 1'b0);

assign sel_tmp54_fu_5289_p2 = ((storemerge14_i4_fu_5075_p3 == 3'd1) ? 1'b1 : 1'b0);

assign sel_tmp55_fu_5335_p3 = ((sel_tmp52_fu_5253_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_1_next_data_V_phi_fu_874_p4 : 14'd0);

assign sel_tmp56_cast_fu_5062_p3 = ((sel_tmp51_fu_5057_p2[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign sel_tmp56_fu_5343_p3 = ((sel_tmp53_fu_5267_p2[0:0] === 1'b1) ? 14'd0 : sel_tmp55_fu_5335_p3);

assign sel_tmp57_fu_5351_p3 = ((sel_tmp51_fu_5057_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_1_next_data_V_2_phi_fu_826_p4 : sel_tmp56_fu_5343_p3);

assign sel_tmp58_fu_5501_p2 = (tmp105_fu_5495_p2 & sel_tmp52_fu_5253_p2);

assign sel_tmp59_fu_5507_p3 = ((sel_tmp51_fu_5057_p2[0:0] === 1'b1) ? valid_L2_1_next_3_reg_1573 : sel_tmp58_fu_5501_p2);

assign sel_tmp5_fu_2476_p2 = ((storemerge14_i_fu_2440_p3 == 3'd3) ? 1'b1 : 1'b0);

assign sel_tmp60_fu_5565_p2 = (brmerge25_i5_fu_5545_p2 ^ 1'd1);

assign sel_tmp61_fu_5588_p2 = (tmp109_fu_5582_p2 & tmp107_fu_5571_p2);

assign sel_tmp62_fu_5608_p3 = ((tmp_92_fu_5602_p2[0:0] === 1'b1) ? storemerge_i5_cast_fu_5594_p3 : 3'd4);

assign sel_tmp63_fu_5616_p2 = (brmerge_i5_fu_5529_p2 & brmerge19_not_i5_reg_8117);

assign sel_tmp64_fu_5812_p2 = ((storemerge14_i5_fu_5634_p3 == 3'd0) ? 1'b1 : 1'b0);

assign sel_tmp65_fu_5826_p2 = ((storemerge14_i5_fu_5634_p3 == 3'd3) ? 1'b1 : 1'b0);

assign sel_tmp66_fu_5848_p2 = ((storemerge14_i5_fu_5634_p3 == 3'd1) ? 1'b1 : 1'b0);

assign sel_tmp67_fu_5894_p3 = ((sel_tmp64_fu_5812_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_2_next_data_V_phi_fu_862_p4 : 14'd0);

assign sel_tmp68_fu_5902_p3 = ((sel_tmp65_fu_5826_p2[0:0] === 1'b1) ? 14'd0 : sel_tmp67_fu_5894_p3);

assign sel_tmp69_cast_fu_5621_p3 = ((sel_tmp63_fu_5616_p2[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign sel_tmp69_fu_5910_p3 = ((sel_tmp63_fu_5616_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_2_next_data_V_2_phi_fu_814_p4 : sel_tmp68_fu_5902_p3);

assign sel_tmp6_fu_2482_p2 = ((storemerge14_i_fu_2440_p3 == 3'd1) ? 1'b1 : 1'b0);

assign sel_tmp70_fu_6060_p2 = (tmp110_fu_6054_p2 & sel_tmp64_fu_5812_p2);

assign sel_tmp71_fu_6066_p3 = ((sel_tmp63_fu_5616_p2[0:0] === 1'b1) ? valid_L2_2_next_3_reg_1585 : sel_tmp70_fu_6060_p2);

assign sel_tmp72_fu_6179_p2 = (brmerge_i6_fu_6141_p2 ^ 1'd1);

assign sel_tmp73_fu_6185_p2 = (sel_tmp72_fu_6179_p2 & brmerge27_i6_fu_6165_p2);

assign sel_tmp74_fu_6191_p3 = ((sel_tmp73_fu_6185_p2[0:0] === 1'b1) ? storemerge_i6_fu_6171_p3 : 3'd3);

assign sel_tmp75_fu_6349_p2 = ((storemerge14_i6_fu_6199_p3 == 3'd0) ? 1'b1 : 1'b0);

assign sel_tmp76_fu_6363_p2 = ((storemerge14_i6_fu_6199_p3 == 3'd3) ? 1'b1 : 1'b0);

assign sel_tmp77_fu_6376_p2 = ((storemerge14_i6_fu_6199_p3 == 3'd2) ? 1'b1 : 1'b0);

assign sel_tmp78_fu_6427_p3 = ((sel_tmp75_fu_6349_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L3_next_data_V_phi_fu_759_p4 : 14'd0);

assign sel_tmp79_fu_6435_p3 = ((sel_tmp76_fu_6363_p2[0:0] === 1'b1) ? 14'd0 : sel_tmp78_fu_6427_p3);

assign sel_tmp7_fu_3975_p3 = ((sel_tmp4_reg_7710[0:0] === 1'b1) ? ap_phi_mux_cm_L1_1_next_data_V_phi_fu_1018_p4 : 14'd0);

assign sel_tmp80_fu_6443_p3 = ((sel_tmp77_fu_6376_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L3_next_data_V_2_phi_fu_790_p4 : sel_tmp79_fu_6435_p3);

assign sel_tmp81_fu_6593_p2 = (tmp111_fu_6587_p2 & sel_tmp75_fu_6349_p2);

assign sel_tmp82_fu_6599_p3 = ((sel_tmp77_fu_6376_p2[0:0] === 1'b1) ? valid_L3_next_3_reg_1669 : sel_tmp81_fu_6593_p2);

assign sel_tmp8_fu_2368_p2 = (brmerge25_i_fu_2344_p2 ^ 1'd1);

assign sel_tmp9_fu_3982_p3 = ((sel_tmp5_reg_7718[0:0] === 1'b1) ? 14'd0 : sel_tmp7_fu_3975_p3);

assign sel_tmp_fu_2392_p2 = (tmp82_fu_2386_p2 & tmp80_fu_2374_p2);

assign storemerge14_i1_fu_2780_p3 = ((tmp_79_fu_2774_p2[0:0] === 1'b1) ? sel_tmp17_cast_fu_2766_p3 : sel_tmp14_fu_2752_p3);

assign storemerge14_i2_fu_3120_p3 = ((tmp_83_fu_3114_p2[0:0] === 1'b1) ? sel_tmp30_cast_fu_3106_p3 : sel_tmp26_fu_3092_p3);

assign storemerge14_i3_fu_3460_p3 = ((tmp_87_fu_3454_p2[0:0] === 1'b1) ? sel_tmp43_cast_fu_3446_p3 : sel_tmp38_fu_3432_p3);

assign storemerge14_i4_fu_5075_p3 = ((tmp_91_fu_5070_p2[0:0] === 1'b1) ? sel_tmp56_cast_fu_5062_p3 : sel_tmp50_fu_5049_p3);

assign storemerge14_i5_fu_5634_p3 = ((tmp_95_fu_5629_p2[0:0] === 1'b1) ? sel_tmp69_cast_fu_5621_p3 : sel_tmp62_fu_5608_p3);

assign storemerge14_i6_fu_6199_p3 = ((brmerge_i6_fu_6141_p2[0:0] === 1'b1) ? p_mux_i_cast_cast_fu_6147_p3 : sel_tmp74_fu_6191_p3);

assign storemerge14_i_fu_2440_p3 = ((tmp_73_fu_2434_p2[0:0] === 1'b1) ? sel_tmp3_cast_fu_2426_p3 : sel_tmp1_fu_2412_p3);

assign storemerge_i1_cast_fu_2738_p3 = ((sel_tmp13_fu_2732_p2[0:0] === 1'b1) ? 3'd3 : 3'd0);

assign storemerge_i2_cast_fu_3078_p3 = ((sel_tmp25_fu_3072_p2[0:0] === 1'b1) ? 3'd3 : 3'd0);

assign storemerge_i3_cast_fu_3418_p3 = ((sel_tmp37_fu_3412_p2[0:0] === 1'b1) ? 3'd3 : 3'd0);

assign storemerge_i4_cast_fu_5035_p3 = ((sel_tmp49_fu_5029_p2[0:0] === 1'b1) ? 3'd3 : 3'd0);

assign storemerge_i5_cast_fu_5594_p3 = ((sel_tmp61_fu_5588_p2[0:0] === 1'b1) ? 3'd3 : 3'd0);

assign storemerge_i6_fu_6171_p3 = ((ap_phi_mux_valid_L3_next_phi_fu_1649_p4[0:0] === 1'b1) ? 3'd4 : 3'd0);

assign storemerge_i_cast_fu_2398_p3 = ((sel_tmp_fu_2392_p2[0:0] === 1'b1) ? 3'd3 : 3'd0);

assign stub_r_V_fu_6669_p4 = {{allstub_dataarray_data_V_q0[35:29]}};

assign stubid_V_fu_6625_p1 = datastream_data_V_fu_6451_p3[6:0];

assign sum_fu_6793_p2 = (tmp_45_reg_8464 + tmp_44_reg_8459);

assign tmp100_fu_3580_p2 = (not_sel_tmp3_fu_3574_p2 & ap_phi_mux_valid_L1_4_next_phi_fu_1301_p4);

assign tmp101_fu_4996_p2 = (vout_not_i4_reg_8049 | inread_not62_i4_reg_8085);

assign tmp102_fu_5012_p2 = (brmerge_i4_fu_4970_p2 & brmerge61_i4_fu_4981_p2);

assign tmp103_fu_5018_p2 = (vout_not_i4_reg_8049 & brmerge26_i4_fu_4992_p2);

assign tmp104_fu_5023_p2 = (tmp103_fu_5018_p2 & sel_tmp48_fu_5006_p2);

assign tmp105_fu_5495_p2 = (valid_L2_1_next_reg_1525 & not_sel_tmp4_fu_5489_p2);

assign tmp106_fu_5555_p2 = (vout_not_i5_reg_8096 | inread_not62_i5_reg_8132);

assign tmp107_fu_5571_p2 = (brmerge_i5_fu_5529_p2 & brmerge61_i5_fu_5540_p2);

assign tmp108_fu_5577_p2 = (vout_not_i5_reg_8096 & brmerge26_i5_fu_5551_p2);

assign tmp109_fu_5582_p2 = (tmp108_fu_5577_p2 & sel_tmp60_fu_5565_p2);

assign tmp110_fu_6054_p2 = (valid_L2_2_next_reg_1537 & not_sel_tmp5_fu_6048_p2);

assign tmp111_fu_6587_p2 = (not_sel_tmp6_fu_6581_p2 & ap_phi_mux_valid_L3_next_phi_fu_1649_p4);

assign tmp79_fu_2356_p2 = (vout_not_i_fu_2248_p2 | inread_not62_i_fu_2314_p2);

assign tmp80_fu_2374_p2 = (brmerge_i_fu_2326_p2 & brmerge61_i_fu_2338_p2);

assign tmp81_fu_2380_p2 = (vout_not_i_fu_2248_p2 & brmerge26_i_fu_2350_p2);

assign tmp82_fu_2386_p2 = (tmp81_fu_2380_p2 & sel_tmp8_fu_2368_p2);

assign tmp85_fu_2560_p2 = (not_sel_tmp_fu_2554_p2 & ap_phi_mux_valid_L1_1_next_phi_fu_1265_p4);

assign tmp86_fu_2696_p2 = (vout_not_i1_fu_2588_p2 | inread_not62_i1_fu_2654_p2);

assign tmp87_fu_2714_p2 = (brmerge_i1_fu_2666_p2 & brmerge61_i1_fu_2678_p2);

assign tmp88_fu_2720_p2 = (vout_not_i1_fu_2588_p2 & brmerge26_i1_fu_2690_p2);

assign tmp89_fu_2726_p2 = (tmp88_fu_2720_p2 & sel_tmp12_fu_2708_p2);

assign tmp90_fu_2900_p2 = (not_sel_tmp1_fu_2894_p2 & ap_phi_mux_valid_L1_2_next_phi_fu_1277_p4);

assign tmp91_fu_3036_p2 = (vout_not_i2_fu_2928_p2 | inread_not62_i2_fu_2994_p2);

assign tmp92_fu_3054_p2 = (brmerge_i2_fu_3006_p2 & brmerge61_i2_fu_3018_p2);

assign tmp93_fu_3060_p2 = (vout_not_i2_fu_2928_p2 & brmerge26_i2_fu_3030_p2);

assign tmp94_fu_3066_p2 = (tmp93_fu_3060_p2 & sel_tmp24_fu_3048_p2);

assign tmp95_fu_3240_p2 = (not_sel_tmp2_fu_3234_p2 & ap_phi_mux_valid_L1_3_next_phi_fu_1289_p4);

assign tmp96_fu_3376_p2 = (vout_not_i3_fu_3268_p2 | inread_not62_i3_fu_3334_p2);

assign tmp97_fu_3394_p2 = (brmerge_i3_fu_3346_p2 & brmerge61_i3_fu_3358_p2);

assign tmp98_fu_3400_p2 = (vout_not_i3_fu_3268_p2 & brmerge26_i3_fu_3370_p2);

assign tmp99_fu_3406_p2 = (tmp98_fu_3400_p2 & sel_tmp36_fu_3388_p2);

assign tmp_100_cast_fu_1868_p1 = tmp_89_fu_1855_p3;

assign tmp_100_fu_2093_p1 = tmp_99_fu_2086_p3;

assign tmp_101_fu_2098_p3 = {{tmp_40_reg_7408}, {addr3_V_1_fu_1996_p3}};

assign tmp_102_fu_2105_p1 = tmp_101_fu_2098_p3;

assign tmp_103_fu_2110_p3 = {{tmp_40_reg_7408}, {p_10_fu_2010_p3}};

assign tmp_104_fu_6892_p4 = {{proj_data_V_reg_8439_pp0_iter6_reg[59:46]}};

assign tmp_105_fu_2117_p1 = tmp_103_fu_2110_p3;

assign tmp_106_fu_2122_p3 = {{tmp_40_reg_7408}, {addr5_V_1_fu_2024_p3}};

assign tmp_107_fu_2129_p1 = tmp_106_fu_2122_p3;

assign tmp_108_fu_2134_p3 = {{tmp_40_reg_7408}, {p_11_fu_2038_p3}};

assign tmp_109_fu_2141_p1 = tmp_108_fu_2134_p3;

assign tmp_10_fu_1896_p2 = ((ncm5_V_fu_1799_p3 != 7'd0) ? 1'b1 : 1'b0);

assign tmp_110_fu_2146_p3 = {{tmp_40_reg_7408}, {addr7_V_1_fu_2052_p3}};

assign tmp_111_fu_2153_p1 = tmp_110_fu_2146_p3;

assign tmp_112_fu_2158_p3 = {{tmp_40_reg_7408}, {p_12_fu_2066_p3}};

assign tmp_113_fu_2165_p1 = tmp_112_fu_2158_p3;

assign tmp_114_fu_6629_p3 = {{bx_V}, {projid_V_fu_6615_p4}};

assign tmp_115_fu_6636_p1 = tmp_114_fu_6629_p3;

assign tmp_116_fu_6641_p3 = {{bx_V}, {stubid_V_fu_6625_p1}};

assign tmp_117_fu_6648_p1 = tmp_116_fu_6641_p3;

assign tmp_119_fu_6832_p3 = delta_z_V_fu_6797_p2[32'd8];

assign tmp_11_fu_2221_p2 = ((p_11_reg_7562 < ncm6_V_reg_7445) ? 1'b1 : 1'b0);

assign tmp_121_fu_7290_p2 = (tmp_122_fu_7286_p1 + tmp_100_cast_reg_7460);

assign tmp_122_fu_7286_p1 = addr_index_assign_fu_278[9:0];

assign tmp_123_fu_7300_p1 = addr_index_assign_fu_278[7:0];

assign tmp_124_fu_7237_p1 = addr_index_assign_1_fu_274[9:0];

assign tmp_125_fu_7241_p2 = (tmp_124_fu_7237_p1 + tmp_100_cast_reg_7460);

assign tmp_126_fu_7251_p1 = addr_index_assign_1_fu_274[7:0];

assign tmp_127_fu_7188_p1 = addr_index_assign_2_fu_270[9:0];

assign tmp_128_fu_7192_p2 = (tmp_127_fu_7188_p1 + tmp_100_cast_reg_7460);

assign tmp_129_fu_7202_p1 = addr_index_assign_2_fu_270[7:0];

assign tmp_12_fu_1902_p2 = ((ncm6_V_fu_1815_p3 != 7'd0) ? 1'b1 : 1'b0);

assign tmp_130_fu_7139_p1 = addr_index_assign_3_fu_266[9:0];

assign tmp_131_cast_fu_7295_p1 = $signed(tmp_121_fu_7290_p2);

assign tmp_131_fu_7143_p2 = (tmp_130_fu_7139_p1 + tmp_100_cast_reg_7460);

assign tmp_132_cast_fu_7246_p1 = $signed(tmp_125_fu_7241_p2);

assign tmp_132_fu_7153_p1 = addr_index_assign_3_fu_266[7:0];

assign tmp_133_cast_fu_7197_p1 = $signed(tmp_128_fu_7192_p2);

assign tmp_133_fu_7090_p1 = addr_index_assign_4_fu_282[9:0];

assign tmp_134_cast_fu_7148_p1 = $signed(tmp_131_fu_7143_p2);

assign tmp_134_fu_7094_p2 = (tmp_133_fu_7090_p1 + tmp_100_cast_reg_7460);

assign tmp_135_cast_fu_7099_p1 = $signed(tmp_134_fu_7094_p2);

assign tmp_135_fu_7104_p1 = addr_index_assign_4_fu_282[7:0];

assign tmp_136_cast_fu_7056_p1 = $signed(tmp_136_fu_7051_p2);

assign tmp_136_fu_7051_p2 = (tmp_137_fu_7047_p1 + tmp_100_cast_reg_7460);

assign tmp_137_fu_7047_p1 = addr_index_assign_5_fu_262[9:0];

assign tmp_138_fu_7061_p1 = addr_index_assign_5_fu_262[7:0];

assign tmp_13_fu_2230_p2 = ((addr7_V_1_reg_7568 < ncm7_V_reg_7450) ? 1'b1 : 1'b0);

assign tmp_14_fu_1908_p2 = ((ncm7_V_fu_1831_p3 != 7'd0) ? 1'b1 : 1'b0);

assign tmp_15_fu_2239_p2 = ((p_12_reg_7574 < ncm8_V_reg_7455) ? 1'b1 : 1'b0);

assign tmp_16_fu_1914_p2 = ((ncm8_V_fu_1847_p3 != 7'd0) ? 1'b1 : 1'b0);

assign tmp_17_fu_3794_p2 = ((p_Result_i_fu_3752_p4 > p_Result_i1_fu_3762_p4) ? 1'b1 : 1'b0);

assign tmp_18_fu_3854_p2 = ((p_Result_i2_fu_3811_p4 > p_Result_i3_fu_3821_p4) ? 1'b1 : 1'b0);

assign tmp_19_fu_3892_p2 = ((p_Result_i_fu_3752_p4 > p_Result_i3_fu_3821_p4) ? 1'b1 : 1'b0);

assign tmp_1_fu_1872_p2 = ((ncm1_V_fu_1735_p3 != 7'd0) ? 1'b1 : 1'b0);

assign tmp_1_i_fu_6878_p2 = (17'd0 - delta_phi_V_reg_8494);

assign tmp_20_fu_4097_p2 = ((p_Result_i6_fu_4055_p4 > p_Result_i7_fu_4065_p4) ? 1'b1 : 1'b0);

assign tmp_21_fu_4157_p2 = ((p_Result_i8_fu_4114_p4 > p_Result_i9_fu_4124_p4) ? 1'b1 : 1'b0);

assign tmp_22_fu_4195_p2 = ((p_Result_i6_fu_4055_p4 > p_Result_i9_fu_4124_p4) ? 1'b1 : 1'b0);

assign tmp_23_fu_4400_p2 = ((p_Result_i4_fu_4358_p4 > p_Result_i5_fu_4368_p4) ? 1'b1 : 1'b0);

assign tmp_24_fu_4460_p2 = ((p_Result_i10_fu_4417_p4 > p_Result_i11_fu_4427_p4) ? 1'b1 : 1'b0);

assign tmp_25_fu_4498_p2 = ((p_Result_i4_fu_4358_p4 > p_Result_i11_fu_4427_p4) ? 1'b1 : 1'b0);

assign tmp_26_fu_4703_p2 = ((p_Result_i12_fu_4661_p4 > p_Result_i13_fu_4671_p4) ? 1'b1 : 1'b0);

assign tmp_27_fu_4763_p2 = ((p_Result_i14_fu_4720_p4 > p_Result_i15_fu_4730_p4) ? 1'b1 : 1'b0);

assign tmp_28_fu_4801_p2 = ((p_Result_i12_fu_4661_p4 > p_Result_i15_fu_4730_p4) ? 1'b1 : 1'b0);

assign tmp_29_fu_5125_p2 = ((p_Result_i16_fu_5083_p4 > p_Result_i17_fu_5093_p4) ? 1'b1 : 1'b0);

assign tmp_2_fu_2185_p2 = ((p_9_reg_7538 < ncm2_V_reg_7425) ? 1'b1 : 1'b0);

assign tmp_2_i_fu_6840_p2 = ($signed(10'd0) - $signed(delta_z_fact_V_cast_fu_6802_p1));

assign tmp_30_fu_5197_p2 = ((p_Result_i18_fu_5148_p4 > p_Result_i19_fu_5158_p4) ? 1'b1 : 1'b0);

assign tmp_31_fu_5236_p2 = ((p_Result_i16_fu_5083_p4 > p_Result_i19_fu_5158_p4) ? 1'b1 : 1'b0);

assign tmp_32_fu_5684_p2 = ((p_Result_i20_fu_5642_p4 > p_Result_i21_fu_5652_p4) ? 1'b1 : 1'b0);

assign tmp_33_fu_5756_p2 = ((p_Result_i22_fu_5707_p4 > p_Result_i23_fu_5717_p4) ? 1'b1 : 1'b0);

assign tmp_34_fu_5795_p2 = ((p_Result_i20_fu_5642_p4 > p_Result_i23_fu_5717_p4) ? 1'b1 : 1'b0);

assign tmp_35_fu_6238_p2 = ((p_Result_i24_reg_8359 > p_Result_i25_fu_6207_p4) ? 1'b1 : 1'b0);

assign tmp_36_fu_6298_p2 = ((p_Result_i26_fu_6260_p4 > p_Result_i27_reg_8367) ? 1'b1 : 1'b0);

assign tmp_37_fu_6334_p2 = ((p_Result_i24_reg_8359 > p_Result_i27_reg_8367) ? 1'b1 : 1'b0);

assign tmp_38_fu_2170_p2 = ((p_8_reg_1114 == 7'd0) ? 1'b1 : 1'b0);

assign tmp_39_fu_6653_p2 = ((projid_V_fu_6615_p4 != id_V_fu_254) ? 1'b1 : 1'b0);

assign tmp_3_fu_1878_p2 = ((ncm2_V_fu_1751_p3 != 7'd0) ? 1'b1 : 1'b0);

assign tmp_40_fu_1723_p1 = bx_V[0:0];

assign tmp_42_fu_1727_p1 = match1_nentries_1_V_read[6:0];

assign tmp_43_fu_6790_p1 = $signed(tmp_41_reg_8454);

assign tmp_47_fu_2406_p2 = (sel_tmp_fu_2392_p2 | brmerge31_i_fu_2362_p2);

assign tmp_48_fu_6806_p3 = {{tmp_118_reg_8474}, {3'd0}};

assign tmp_49_fu_6818_p3 = {{proj_phi_corr_V_fu_6813_p2}, {3'd0}};

assign tmp_4_fu_2194_p2 = ((addr3_V_1_reg_7544 < ncm3_V_reg_7430) ? 1'b1 : 1'b0);

assign tmp_50_fu_6784_p1 = projseed_next_V_fu_6679_p4;

assign tmp_51_fu_6866_p2 = ((absval_V_fu_6846_p3 > LUT_matchcut_z2_load_1_fu_6862_p1) ? 1'b1 : 1'b0);

assign tmp_52_fu_6927_p2 = ((absval_V_1_fu_6883_p3 > best_delta_phi_V_1_fu_6920_p3) ? 1'b1 : 1'b0);

assign tmp_53_fu_7280_p2 = (($signed(addr_index_assign_fu_278) < $signed(32'd129)) ? 1'b1 : 1'b0);

assign tmp_54_fu_7231_p2 = (($signed(addr_index_assign_1_fu_274) < $signed(32'd129)) ? 1'b1 : 1'b0);

assign tmp_55_fu_7182_p2 = (($signed(addr_index_assign_2_fu_270) < $signed(32'd129)) ? 1'b1 : 1'b0);

assign tmp_56_fu_7133_p2 = (($signed(addr_index_assign_3_fu_266) < $signed(32'd129)) ? 1'b1 : 1'b0);

assign tmp_57_fu_7084_p2 = (($signed(addr_index_assign_4_fu_282) < $signed(32'd129)) ? 1'b1 : 1'b0);

assign tmp_58_fu_7041_p2 = (($signed(addr_index_assign_5_fu_262) < $signed(32'd129)) ? 1'b1 : 1'b0);

assign tmp_59_fu_1731_p1 = match1_nentries_0_V_read[6:0];

assign tmp_5_fu_1884_p2 = ((ncm3_V_fu_1767_p3 != 7'd0) ? 1'b1 : 1'b0);

assign tmp_61_fu_1743_p1 = match2_nentries_1_V_read[6:0];

assign tmp_62_fu_1747_p1 = match2_nentries_0_V_read[6:0];

assign tmp_64_fu_1759_p1 = match3_nentries_1_V_read[6:0];

assign tmp_65_fu_1763_p1 = match3_nentries_0_V_read[6:0];

assign tmp_67_fu_1775_p1 = match4_nentries_1_V_read[6:0];

assign tmp_68_fu_1779_p1 = match4_nentries_0_V_read[6:0];

assign tmp_6_fu_1950_p2 = ((p_8_reg_1114 == 7'd108) ? 1'b1 : 1'b0);

assign tmp_70_fu_1791_p1 = match5_nentries_1_V_read[6:0];

assign tmp_71_fu_1795_p1 = match5_nentries_0_V_read[6:0];

assign tmp_73_fu_2434_p2 = (sel_tmp2_fu_2420_p2 | brmerge15_not_i_fu_2260_p2);

assign tmp_74_fu_1807_p1 = match6_nentries_1_V_read[6:0];

assign tmp_75_fu_1811_p1 = match6_nentries_0_V_read[6:0];

assign tmp_76_fu_2746_p2 = (sel_tmp13_fu_2732_p2 | brmerge31_i1_fu_2702_p2);

assign tmp_78_fu_1823_p1 = match7_nentries_1_V_read[6:0];

assign tmp_79_fu_2774_p2 = (sel_tmp15_fu_2760_p2 | brmerge15_not_i1_fu_2600_p2);

assign tmp_7_fu_2212_p2 = ((addr5_V_1_reg_7556 < ncm5_V_reg_7440) ? 1'b1 : 1'b0);

assign tmp_80_fu_1827_p1 = match7_nentries_0_V_read[6:0];

assign tmp_82_fu_3086_p2 = (sel_tmp25_fu_3072_p2 | brmerge31_i2_fu_3042_p2);

assign tmp_83_fu_3114_p2 = (sel_tmp27_fu_3100_p2 | brmerge15_not_i2_fu_2940_p2);

assign tmp_84_fu_3426_p2 = (sel_tmp37_fu_3412_p2 | brmerge31_i3_fu_3382_p2);

assign tmp_85_fu_1839_p1 = match8_nentries_1_V_read[6:0];

assign tmp_86_fu_1843_p1 = match8_nentries_0_V_read[6:0];

assign tmp_87_fu_3454_p2 = (sel_tmp39_fu_3440_p2 | brmerge15_not_i3_fu_3280_p2);

assign tmp_89_fu_1855_p3 = {{tmp_40_fu_1723_p1}, {7'd0}};

assign tmp_8_fu_2203_p2 = ((p_10_reg_7550 < ncm4_V_reg_7435) ? 1'b1 : 1'b0);

assign tmp_90_fu_5043_p2 = (sel_tmp49_fu_5029_p2 | brmerge31_i4_fu_5000_p2);

assign tmp_91_fu_5070_p2 = (sel_tmp51_fu_5057_p2 | brmerge15_not_i4_reg_8055);

assign tmp_92_fu_5602_p2 = (sel_tmp61_fu_5588_p2 | brmerge31_i5_fu_5559_p2);

assign tmp_93_fu_1863_p1 = tmp_89_fu_1855_p3;

assign tmp_94_fu_2074_p3 = {{tmp_40_reg_7408}, {addr1_V_1_fu_1968_p3}};

assign tmp_95_fu_5629_p2 = (sel_tmp63_fu_5616_p2 | brmerge15_not_i5_reg_8102);

assign tmp_96_fu_2081_p1 = tmp_94_fu_2074_p3;

assign tmp_99_fu_2086_p3 = {{tmp_40_reg_7408}, {p_9_fu_1982_p3}};

assign tmp_9_fu_1890_p2 = ((ncm4_V_fu_1783_p3 != 7'd0) ? 1'b1 : 1'b0);

assign tmp_s_fu_2176_p2 = ((addr1_V_1_reg_7532 < ncm1_V_reg_7420) ? 1'b1 : 1'b0);

assign ult10_fu_4740_p2 = ((p_Result_i15_fu_4730_p4 < p_Result_i14_fu_4720_p4) ? 1'b1 : 1'b0);

assign ult11_fu_4779_p2 = ((p_Result_i15_fu_4730_p4 < p_Result_i12_fu_4661_p4) ? 1'b1 : 1'b0);

assign ult12_fu_5103_p2 = ((p_Result_i17_fu_5093_p4 < p_Result_i16_fu_5083_p4) ? 1'b1 : 1'b0);

assign ult13_fu_5168_p2 = ((p_Result_i19_fu_5158_p4 < p_Result_i18_fu_5148_p4) ? 1'b1 : 1'b0);

assign ult14_fu_5213_p2 = ((p_Result_i19_fu_5158_p4 < p_Result_i16_fu_5083_p4) ? 1'b1 : 1'b0);

assign ult15_fu_5662_p2 = ((p_Result_i21_fu_5652_p4 < p_Result_i20_fu_5642_p4) ? 1'b1 : 1'b0);

assign ult16_fu_5727_p2 = ((p_Result_i23_fu_5717_p4 < p_Result_i22_fu_5707_p4) ? 1'b1 : 1'b0);

assign ult17_fu_5772_p2 = ((p_Result_i23_fu_5717_p4 < p_Result_i20_fu_5642_p4) ? 1'b1 : 1'b0);

assign ult18_fu_6217_p2 = ((p_Result_i25_fu_6207_p4 < p_Result_i24_reg_8359) ? 1'b1 : 1'b0);

assign ult19_fu_6270_p2 = ((p_Result_i27_reg_8367 < p_Result_i26_fu_6260_p4) ? 1'b1 : 1'b0);

assign ult1_fu_3831_p2 = ((p_Result_i3_fu_3821_p4 < p_Result_i2_fu_3811_p4) ? 1'b1 : 1'b0);

assign ult20_fu_6313_p2 = ((p_Result_i27_reg_8367 < p_Result_i24_reg_8359) ? 1'b1 : 1'b0);

assign ult2_fu_3870_p2 = ((p_Result_i3_fu_3821_p4 < p_Result_i_fu_3752_p4) ? 1'b1 : 1'b0);

assign ult3_fu_4075_p2 = ((p_Result_i7_fu_4065_p4 < p_Result_i6_fu_4055_p4) ? 1'b1 : 1'b0);

assign ult4_fu_4134_p2 = ((p_Result_i9_fu_4124_p4 < p_Result_i8_fu_4114_p4) ? 1'b1 : 1'b0);

assign ult5_fu_4173_p2 = ((p_Result_i9_fu_4124_p4 < p_Result_i6_fu_4055_p4) ? 1'b1 : 1'b0);

assign ult6_fu_4378_p2 = ((p_Result_i5_fu_4368_p4 < p_Result_i4_fu_4358_p4) ? 1'b1 : 1'b0);

assign ult7_fu_4437_p2 = ((p_Result_i11_fu_4427_p4 < p_Result_i10_fu_4417_p4) ? 1'b1 : 1'b0);

assign ult8_fu_4476_p2 = ((p_Result_i11_fu_4427_p4 < p_Result_i4_fu_4358_p4) ? 1'b1 : 1'b0);

assign ult9_fu_4681_p2 = ((p_Result_i13_fu_4671_p4 < p_Result_i12_fu_4661_p4) ? 1'b1 : 1'b0);

assign ult_fu_3772_p2 = ((p_Result_i1_fu_3762_p4 < p_Result_i_fu_3752_p4) ? 1'b1 : 1'b0);

assign vA_L1_1_next_2_fu_2524_p2 = (sel_tmp4_fu_2470_p2 & ap_phi_mux_vA_L1_1_next_3_phi_fu_1313_p4);

assign vA_L1_1_next_fu_2546_p3 = ((or_cond_fu_2488_p2[0:0] === 1'b1) ? newSel12_fu_2530_p3 : newSel13_fu_2538_p3);

assign vA_L1_2_next_2_fu_2864_p2 = (sel_tmp16_fu_2810_p2 & ap_phi_mux_vA_L1_2_next_3_phi_fu_1325_p4);

assign vA_L1_2_next_fu_2886_p3 = ((or_cond3_fu_2828_p2[0:0] === 1'b1) ? newSel26_fu_2870_p3 : newSel27_fu_2878_p3);

assign vA_L1_3_next_2_fu_3204_p2 = (sel_tmp28_fu_3150_p2 & ap_phi_mux_vA_L1_3_next_3_phi_fu_1337_p4);

assign vA_L1_3_next_fu_3226_p3 = ((or_cond6_fu_3168_p2[0:0] === 1'b1) ? newSel40_fu_3210_p3 : newSel41_fu_3218_p3);

assign vA_L1_4_next_2_fu_3544_p2 = (sel_tmp40_fu_3490_p2 & ap_phi_mux_vA_L1_4_next_3_phi_fu_1349_p4);

assign vA_L1_4_next_fu_3566_p3 = ((or_cond9_fu_3508_p2[0:0] === 1'b1) ? newSel54_fu_3550_p3 : newSel55_fu_3558_p3);

assign vA_not_i1_fu_2606_p2 = (ap_phi_mux_vA_L1_2_next_3_phi_fu_1325_p4 ^ 1'd1);

assign vA_not_i2_fu_2946_p2 = (ap_phi_mux_vA_L1_3_next_3_phi_fu_1337_p4 ^ 1'd1);

assign vA_not_i3_fu_3286_p2 = (ap_phi_mux_vA_L1_4_next_3_phi_fu_1349_p4 ^ 1'd1);

assign vA_not_i4_fu_3626_p2 = (ap_phi_mux_vA_L2_1_next_1_phi_fu_1553_p4 ^ 1'd1);

assign vA_not_i5_fu_3698_p2 = (ap_phi_mux_vA_L2_2_next_1_phi_fu_1565_p4 ^ 1'd1);

assign vA_not_i6_fu_6082_p2 = (ap_phi_mux_vA_L3_next_1_phi_fu_1661_p4 ^ 1'd1);

assign vA_not_i_fu_2266_p2 = (ap_phi_mux_vA_L1_1_next_3_phi_fu_1313_p4 ^ 1'd1);

assign vB_L1_1_next_1_fu_2494_p2 = (sel_tmp4_fu_2470_p2 & ap_phi_mux_valid_L1_1_next_3_phi_fu_1361_p4);

assign vB_L1_1_next_fu_2516_p3 = ((or_cond_fu_2488_p2[0:0] === 1'b1) ? newSel10_fu_2500_p3 : newSel11_fu_2508_p3);

assign vB_L1_2_next_1_fu_2834_p2 = (sel_tmp16_fu_2810_p2 & ap_phi_mux_valid_L1_2_next_3_phi_fu_1373_p4);

assign vB_L1_2_next_fu_2856_p3 = ((or_cond3_fu_2828_p2[0:0] === 1'b1) ? newSel24_fu_2840_p3 : newSel25_fu_2848_p3);

assign vB_L1_3_next_1_fu_3174_p2 = (sel_tmp28_fu_3150_p2 & ap_phi_mux_valid_L1_3_next_3_phi_fu_1385_p4);

assign vB_L1_3_next_fu_3196_p3 = ((or_cond6_fu_3168_p2[0:0] === 1'b1) ? newSel38_fu_3180_p3 : newSel39_fu_3188_p3);

assign vB_L1_4_next_1_fu_3514_p2 = (sel_tmp40_fu_3490_p2 & ap_phi_mux_valid_L1_4_next_3_phi_fu_1397_p4);

assign vB_L1_4_next_fu_3536_p3 = ((or_cond9_fu_3508_p2[0:0] === 1'b1) ? newSel52_fu_3520_p3 : newSel53_fu_3528_p3);

assign vB_not_i1_fu_2630_p2 = (ap_phi_mux_valid_L1_2_next_3_phi_fu_1373_p4 ^ 1'd1);

assign vB_not_i2_fu_2970_p2 = (ap_phi_mux_valid_L1_3_next_3_phi_fu_1385_p4 ^ 1'd1);

assign vB_not_i3_fu_3310_p2 = (ap_phi_mux_valid_L1_4_next_3_phi_fu_1397_p4 ^ 1'd1);

assign vB_not_i4_fu_3650_p2 = (ap_phi_mux_valid_L2_1_next_3_phi_fu_1577_p4 ^ 1'd1);

assign vB_not_i5_fu_3722_p2 = (ap_phi_mux_valid_L2_2_next_3_phi_fu_1589_p4 ^ 1'd1);

assign vB_not_i6_fu_6100_p2 = (ap_phi_mux_valid_L3_next_3_phi_fu_1673_p4 ^ 1'd1);

assign vB_not_i_fu_2290_p2 = (ap_phi_mux_valid_L1_1_next_3_phi_fu_1361_p4 ^ 1'd1);

assign valid1_fu_2180_p2 = (tmp_s_fu_2176_p2 & tmp_1_reg_7475);

assign valid2_fu_2189_p2 = (tmp_3_reg_7481 & tmp_2_fu_2185_p2);

assign valid3_fu_2198_p2 = (tmp_5_reg_7487 & tmp_4_fu_2194_p2);

assign valid4_fu_2207_p2 = (tmp_9_reg_7493 & tmp_8_fu_2203_p2);

assign valid5_fu_2216_p2 = (tmp_7_fu_2212_p2 & tmp_10_reg_7499);

assign valid6_fu_2225_p2 = (tmp_12_reg_7505 & tmp_11_fu_2221_p2);

assign valid7_fu_2234_p2 = (tmp_14_reg_7511 & tmp_13_fu_2230_p2);

assign valid8_fu_2243_p2 = (tmp_16_reg_7517 & tmp_15_fu_2239_p2);

assign validA_not_i1_demorg_fu_2788_p2 = (tmp_5_reg_7487 & tmp_4_fu_2194_p2);

assign validA_not_i1_fu_2793_p2 = (validA_not_i1_demorg_fu_2788_p2 ^ 1'd1);

assign validA_not_i2_demorg_fu_3128_p2 = (tmp_7_fu_2212_p2 & tmp_10_reg_7499);

assign validA_not_i2_fu_3133_p2 = (validA_not_i2_demorg_fu_3128_p2 ^ 1'd1);

assign validA_not_i3_demorg_fu_3468_p2 = (tmp_14_reg_7511 & tmp_13_fu_2230_p2);

assign validA_not_i3_fu_3473_p2 = (validA_not_i3_demorg_fu_3468_p2 ^ 1'd1);

assign validA_not_i4_fu_5131_p2 = (valid_L1_1_4_reg_7756 ^ 1'd1);

assign validA_not_i5_fu_5690_p2 = (valid_L1_3_4_reg_7944 ^ 1'd1);

assign validA_not_i6_fu_6243_p2 = (valid_L2_1_4_reg_8280 ^ 1'd1);

assign validA_not_i_demorga_fu_2448_p2 = (tmp_s_fu_2176_p2 & tmp_1_reg_7475);

assign validA_not_i_fu_2453_p2 = (validA_not_i_demorga_fu_2448_p2 ^ 1'd1);

assign validB_not_i1_demorg_fu_2799_p2 = (tmp_9_reg_7493 & tmp_8_fu_2203_p2);

assign validB_not_i1_fu_2804_p2 = (validB_not_i1_demorg_fu_2799_p2 ^ 1'd1);

assign validB_not_i2_demorg_fu_3139_p2 = (tmp_12_reg_7505 & tmp_11_fu_2221_p2);

assign validB_not_i2_fu_3144_p2 = (validB_not_i2_demorg_fu_3139_p2 ^ 1'd1);

assign validB_not_i3_demorg_fu_3479_p2 = (tmp_16_reg_7517 & tmp_15_fu_2239_p2);

assign validB_not_i3_fu_3484_p2 = (validB_not_i3_demorg_fu_3479_p2 ^ 1'd1);

assign validB_not_i4_fu_5180_p2 = (valid_L1_2_4_reg_7850 ^ 1'd1);

assign validB_not_i5_fu_5739_p2 = (valid_L1_4_4_reg_8038 ^ 1'd1);

assign validB_not_i6_fu_6281_p2 = (valid_L2_2_4_reg_8328 ^ 1'd1);

assign validB_not_i_demorga_fu_2459_p2 = (tmp_3_reg_7481 & tmp_2_fu_2185_p2);

assign validB_not_i_fu_2464_p2 = (validB_not_i_demorga_fu_2459_p2 ^ 1'd1);

assign valid_L1_1_1_fu_5467_p3 = ((sel_tmp53_fu_5267_p2[0:0] === 1'b1) ? valid_L1_1_4_reg_7756 : valid_L1_1_fu_5461_p2);

assign valid_L1_1_2_fu_5474_p3 = ((sel_tmp51_fu_5057_p2[0:0] === 1'b1) ? vA_L2_1_next_1_reg_1549 : valid_L1_1_1_fu_5467_p3);

assign valid_L1_1_4_fu_2580_p3 = ((sel_tmp6_fu_2482_p2[0:0] === 1'b1) ? ap_phi_mux_vA_L1_1_next_3_phi_fu_1313_p4 : sel_tmp11_fu_2572_p3);

assign valid_L1_1_5_fu_5482_p3 = ((sel_tmp54_fu_5289_p2[0:0] === 1'b1) ? valid_L1_1_4_reg_7756 : valid_L1_1_2_fu_5474_p3);

assign valid_L1_1_fu_5461_p2 = (vA_L2_1_next_1_reg_1549 & sel_tmp52_fu_5253_p2);

assign valid_L1_2_1_fu_5439_p3 = ((sel_tmp53_fu_5267_p2[0:0] === 1'b1) ? valid_L1_2_4_reg_7850 : valid_L1_2_fu_5433_p2);

assign valid_L1_2_2_fu_5446_p3 = ((sel_tmp51_fu_5057_p2[0:0] === 1'b1) ? valid_L1_2_4_reg_7850 : valid_L1_2_1_fu_5439_p3);

assign valid_L1_2_4_fu_2920_p3 = ((sel_tmp18_fu_2822_p2[0:0] === 1'b1) ? ap_phi_mux_vA_L1_2_next_3_phi_fu_1325_p4 : sel_tmp23_fu_2912_p3);

assign valid_L1_2_5_fu_5453_p3 = ((sel_tmp54_fu_5289_p2[0:0] === 1'b1) ? valid_L2_1_next_3_reg_1573 : valid_L1_2_2_fu_5446_p3);

assign valid_L1_2_fu_5433_p2 = (valid_L2_1_next_3_reg_1573 & sel_tmp52_fu_5253_p2);

assign valid_L1_3_1_fu_6026_p3 = ((sel_tmp65_fu_5826_p2[0:0] === 1'b1) ? valid_L1_3_4_reg_7944 : valid_L1_3_fu_6020_p2);

assign valid_L1_3_2_fu_6033_p3 = ((sel_tmp63_fu_5616_p2[0:0] === 1'b1) ? vA_L2_2_next_1_reg_1561 : valid_L1_3_1_fu_6026_p3);

assign valid_L1_3_4_fu_3260_p3 = ((sel_tmp30_fu_3162_p2[0:0] === 1'b1) ? ap_phi_mux_vA_L1_3_next_3_phi_fu_1337_p4 : sel_tmp35_fu_3252_p3);

assign valid_L1_3_5_fu_6041_p3 = ((sel_tmp66_fu_5848_p2[0:0] === 1'b1) ? valid_L1_3_4_reg_7944 : valid_L1_3_2_fu_6033_p3);

assign valid_L1_3_fu_6020_p2 = (vA_L2_2_next_1_reg_1561 & sel_tmp64_fu_5812_p2);

assign valid_L1_4_1_fu_5998_p3 = ((sel_tmp65_fu_5826_p2[0:0] === 1'b1) ? valid_L1_4_4_reg_8038 : valid_L1_4_fu_5992_p2);

assign valid_L1_4_2_fu_6005_p3 = ((sel_tmp63_fu_5616_p2[0:0] === 1'b1) ? valid_L1_4_4_reg_8038 : valid_L1_4_1_fu_5998_p3);

assign valid_L1_4_4_fu_3600_p3 = ((sel_tmp42_fu_3502_p2[0:0] === 1'b1) ? ap_phi_mux_vA_L1_4_next_3_phi_fu_1349_p4 : sel_tmp47_fu_3592_p3);

assign valid_L1_4_5_fu_6012_p3 = ((sel_tmp66_fu_5848_p2[0:0] === 1'b1) ? valid_L2_2_next_3_reg_1585 : valid_L1_4_2_fu_6005_p3);

assign valid_L1_4_fu_5992_p2 = (valid_L2_2_next_3_reg_1585 & sel_tmp64_fu_5812_p2);

assign valid_L2_1_1_fu_6559_p3 = ((sel_tmp76_fu_6363_p2[0:0] === 1'b1) ? valid_L2_1_4_reg_8280 : valid_L2_1_fu_6553_p2);

assign valid_L2_1_2_fu_6566_p3 = ((sel_tmp77_fu_6376_p2[0:0] === 1'b1) ? vA_L3_next_1_reg_1657 : valid_L2_1_1_fu_6559_p3);

assign valid_L2_1_4_fu_5515_p3 = ((sel_tmp54_fu_5289_p2[0:0] === 1'b1) ? vA_L2_1_next_1_reg_1549 : sel_tmp59_fu_5507_p3);

assign valid_L2_1_5_fu_6574_p3 = ((sA_L3_next_3_reg_1681[0:0] === 1'b1) ? valid_L2_1_4_reg_8280 : valid_L2_1_2_fu_6566_p3);

assign valid_L2_1_fu_6553_p2 = (vA_L3_next_1_reg_1657 & sel_tmp75_fu_6349_p2);

assign valid_L2_2_1_fu_6531_p3 = ((sel_tmp76_fu_6363_p2[0:0] === 1'b1) ? valid_L2_2_4_reg_8328 : valid_L2_2_fu_6525_p2);

assign valid_L2_2_2_fu_6538_p3 = ((sel_tmp77_fu_6376_p2[0:0] === 1'b1) ? valid_L2_2_4_reg_8328 : valid_L2_2_1_fu_6531_p3);

assign valid_L2_2_4_fu_6074_p3 = ((sel_tmp66_fu_5848_p2[0:0] === 1'b1) ? vA_L2_2_next_1_reg_1561 : sel_tmp71_fu_6066_p3);

assign valid_L2_2_5_fu_6545_p3 = ((sA_L3_next_3_reg_1681[0:0] === 1'b1) ? valid_L3_next_3_reg_1669 : valid_L2_2_2_fu_6538_p3);

assign valid_L2_2_fu_6525_p2 = (valid_L3_next_3_reg_1669 & sel_tmp75_fu_6349_p2);

assign valid_L3_fu_6607_p3 = ((sA_L3_next_3_reg_1681[0:0] === 1'b1) ? vA_L3_next_1_reg_1657 : sel_tmp82_fu_6599_p3);

assign vout_not_i1_fu_2588_p2 = (ap_phi_mux_valid_L1_2_next_phi_fu_1277_p4 ^ 1'd1);

assign vout_not_i2_fu_2928_p2 = (ap_phi_mux_valid_L1_3_next_phi_fu_1289_p4 ^ 1'd1);

assign vout_not_i3_fu_3268_p2 = (ap_phi_mux_valid_L1_4_next_phi_fu_1301_p4 ^ 1'd1);

assign vout_not_i4_fu_3608_p2 = (ap_phi_mux_valid_L2_1_next_phi_fu_1529_p4 ^ 1'd1);

assign vout_not_i5_fu_3680_p2 = (ap_phi_mux_valid_L2_2_next_phi_fu_1541_p4 ^ 1'd1);

assign vout_not_i_fu_2248_p2 = (ap_phi_mux_valid_L1_1_next_phi_fu_1265_p4 ^ 1'd1);

always @ (posedge ap_clk) begin
    tmp_100_cast_reg_7460[6:0] <= 7'b0000000;
    tmp_100_cast_reg_7460[9:8] <= 2'b00;
    fullmatch7_dataarray_reg_7470[6:0] <= 7'b0000000;
    delta_phi_V_reg_8494[2:0] <= 3'b000;
end

endmodule //MatchCalculator
