=====================
Opened log file
=====================
Created pcores directory
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

Copied C:/EDA/14.7/ISE_DS/EDK/data/xflow/bitgen_zynq.ut to etc directory
Copied file C:/EDA/14.7/ISE_DS/EDK/data/xflow/fast_runtime_zynq.opt to etc
directory

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Checking platform address map ...
Created backup of etc/bitgen.ut to etc/bitgen.ut.virtex5
Copied C:/EDA/14.7/ISE_DS/EDK/data/xflow/bitgen_zynq.ut to etc directory
Created backup of etc/fast_runtime.opt to etc/fast_runtime.opt.virtex5
Copied file C:/EDA/14.7/ISE_DS/EDK/data/xflow/fast_runtime_zynq.opt to etc
directory
No changes to be saved in MHS file
Saved project XMP file
Saved Make file
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\etc\base_sys.gui
Writing filter settings....
Done writing filter settings to:
	C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\etc\base_sys.gui
Writing filter settings....
Done writing filter settings to:
	C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\etc\base_sys.gui
Writing filter settings....
Done writing filter settings to:
	C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\etc\base_sys.gui
Assigned Driver bram 3.03.a for instance axi_bram_ctrl_0
axi_bram_ctrl_0 has been added to the project
ERROR:EDK:4125 - IPNAME: axi_bram_ctrl, INSTANCE: axi_bram_ctrl_0, PARAMETER: C_S_AXI_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_bram_ctrl, INSTANCE: axi_bram_ctrl_0, PARAMETER: C_S_AXI_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_bram_ctrl_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver generic 1.00.a for instance axi_interconnect_1
Address Map for Processor processing_system7_0
Address Map for Processor processing_system7_0
  (0x40000000-0x4000ffff) axi_bram_ctrl_0	axi_interconnect_1
INFO:EDK - Do connection by refering to bus interface of a processing_system7_0 in design
INFO:EDK - Create new axi_interconnect IP instance axi_interconnect_1
INFO:EDK - Connect clock port M_AXI_GP0_ACLK to processing_system7_0_FCLK_CLK0
INFO:EDK - Connect bus interface S_AXI to axi_interconnect_1
INFO:EDK - Set master to processing_system7_0.M_AXI_GP0
INFO:EDK - Connect clock port S_AXI_ACLK to processing_system7_0_FCLK_CLK0
INFO:EDK - Successfully did connection by refering to M_AXI_GP0 bus interface in processing_system7_0
INFO:EDK - Create new bram_block IP instance axi_bram_ctrl_0_bram_block_1
INFO:EDK - Connect axi_bram_ctrl_0 bus interface BRAM_PORTA to axi_bram_ctrl_0_bram_block_1 bus interface PORTA
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_bram_ctrl_0
Assigned Driver bram 3.03.a for instance axi_bram_ctrl_1
axi_bram_ctrl_1 has been added to the project
ERROR:EDK:4125 - IPNAME: axi_bram_ctrl, INSTANCE: axi_bram_ctrl_1, PARAMETER: C_S_AXI_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_bram_ctrl, INSTANCE: axi_bram_ctrl_1, PARAMETER: C_S_AXI_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_bram_ctrl_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor processing_system7_0
  (0x40000000-0x4000ffff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x4001ffff) axi_bram_ctrl_1	axi_interconnect_1
INFO:EDK - Do connection by refering to bus interface of a processing_system7_0 in design
INFO:EDK - Connect bus interface S_AXI to axi_interconnect_1
INFO:EDK - Set master to processing_system7_0.M_AXI_GP0
INFO:EDK - Connect clock port S_AXI_ACLK to processing_system7_0_FCLK_CLK0
INFO:EDK - Successfully did connection by refering to M_AXI_GP0 bus interface in processing_system7_0
INFO:EDK - Create new bram_block IP instance axi_bram_ctrl_1_bram_block_1
INFO:EDK - Connect axi_bram_ctrl_1 bus interface BRAM_PORTA to axi_bram_ctrl_1_bram_block_1 bus interface PORTA
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_bram_ctrl_1
Assigned Driver bram 3.03.a for instance axi_bram_ctrl_2
axi_bram_ctrl_2 has been added to the project
ERROR:EDK:4125 - IPNAME: axi_bram_ctrl, INSTANCE: axi_bram_ctrl_2, PARAMETER: C_S_AXI_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_bram_ctrl, INSTANCE: axi_bram_ctrl_2, PARAMETER: C_S_AXI_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_bram_ctrl_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor processing_system7_0
  (0x40000000-0x4000ffff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x4001ffff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x4002ffff) axi_bram_ctrl_2	axi_interconnect_1
INFO:EDK - Do connection by refering to bus interface of a processing_system7_0 in design
INFO:EDK - Connect bus interface S_AXI to axi_interconnect_1
INFO:EDK - Set master to processing_system7_0.M_AXI_GP0
INFO:EDK - Connect clock port S_AXI_ACLK to processing_system7_0_FCLK_CLK0
INFO:EDK - Successfully did connection by refering to M_AXI_GP0 bus interface in processing_system7_0
INFO:EDK - Create new bram_block IP instance axi_bram_ctrl_2_bram_block_1
INFO:EDK - Connect axi_bram_ctrl_2 bus interface BRAM_PORTA to axi_bram_ctrl_2_bram_block_1 bus interface PORTA
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_bram_ctrl_2
Assigned Driver bram 3.03.a for instance axi_bram_ctrl_3
axi_bram_ctrl_3 has been added to the project
ERROR:EDK:4125 - IPNAME: axi_bram_ctrl, INSTANCE: axi_bram_ctrl_3, PARAMETER: C_S_AXI_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_bram_ctrl, INSTANCE: axi_bram_ctrl_3, PARAMETER: C_S_AXI_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_bram_ctrl_3 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor processing_system7_0
  (0x40000000-0x4000ffff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x4001ffff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x4002ffff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x4003ffff) axi_bram_ctrl_3	axi_interconnect_1
INFO:EDK - Do connection by refering to bus interface of a processing_system7_0 in design
INFO:EDK - Connect bus interface S_AXI to axi_interconnect_1
INFO:EDK - Set master to processing_system7_0.M_AXI_GP0
INFO:EDK - Connect clock port S_AXI_ACLK to processing_system7_0_FCLK_CLK0
INFO:EDK - Successfully did connection by refering to M_AXI_GP0 bus interface in processing_system7_0
INFO:EDK - Create new bram_block IP instance axi_bram_ctrl_3_bram_block_1
INFO:EDK - Connect axi_bram_ctrl_3 bus interface BRAM_PORTA to axi_bram_ctrl_3_bram_block_1 bus interface PORTA
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_bram_ctrl_3
cgra2x2_0 has been added to the project
Assigned Driver acc_ctrl 1.00.a for instance acc_ctrl_0
acc_ctrl_0 has been added to the project
WARNING:EDK:2137 - Peripheral acc_ctrl_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver generic 1.00.a for instance axi_interconnect_2
Address Map for Processor processing_system7_0
  (0x40000000-0x4000ffff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x4001ffff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x4002ffff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x4003ffff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc40ffff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - Do connection by refering to bus interface of a processing_system7_0 in design
INFO:EDK - Create new axi_interconnect IP instance axi_interconnect_2
INFO:EDK - Connect clock port M_AXI_GP1_ACLK to processing_system7_0_FCLK_CLK0
INFO:EDK - Connect bus interface S_AXI to axi_interconnect_2
INFO:EDK - Connect clock port S_AXI_ACLK to processing_system7_0_FCLK_CLK0
INFO:EDK - Successfully did connection by refering to M_AXI_GP1 bus interface in processing_system7_0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: acc_ctrl_0
Writing filter settings....
Done writing filter settings to:
	C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\etc\base_sys.gui

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_2.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\etc\base_sys.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
ERROR:EDK -  
   Error while running "make -f base_sys.make netlist".
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\etc\base_sys.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\etc\base_sys.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
ERROR:EDK -  
   Error while running "make -f base_sys.make netlist".
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Fri Dec 20 17:20:43 2013
 make -f base_sys.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang verilog -intstyle pa   -toplevel no -ti base_sys_i -msg __xps/ise/xmsgprops.lst base_sys.mhs

Command Line: platgen -p xc7z020clg484-1 -lang verilog -intstyle pa -toplevel no
-ti base_sys_i -msg __xps/ise/xmsgprops.lst base_sys.mhs 

Parse
C:/Users/Liucheng/Documents/scgra_high_freq/scgra2x2_high_freq/scgra2x2_high_fre
q.srcs/sources_1/edk/base_sys/base_sys.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool
   is overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool
   is overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool
   is overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool
   is overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 4
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_2.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:cgra2x2 INSTANCE:cgra2x2_0 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 241 - Copying (BBD-specified)
netlist files.

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 37 - Copying cache
implementation netlist
IPNAME:axi_bram_ctrl INSTANCE:axi_bram_ctrl_0 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 129 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 148 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:axi_bram_ctrl_0_bram_block_1 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 - Copying cache
implementation netlist
IPNAME:axi_bram_ctrl INSTANCE:axi_bram_ctrl_1 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 163 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:axi_bram_ctrl_1_bram_block_1 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 - Copying cache
implementation netlist
IPNAME:axi_bram_ctrl INSTANCE:axi_bram_ctrl_2 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 189 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:axi_bram_ctrl_2_bram_block_1 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 - Copying cache
implementation netlist
IPNAME:axi_bram_ctrl INSTANCE:axi_bram_ctrl_3 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 215 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:axi_bram_ctrl_3_bram_block_1 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 - Copying cache
implementation netlist
IPNAME:cgra2x2 INSTANCE:cgra2x2_0 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 241 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:axi_bram_ctrl_0_bram_block_1 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 - elaborating IP
IPNAME:bram_block INSTANCE:axi_bram_ctrl_1_bram_block_1 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 - elaborating IP
IPNAME:bram_block INSTANCE:axi_bram_ctrl_2_bram_block_1 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 - elaborating IP
IPNAME:bram_block INSTANCE:axi_bram_ctrl_3_bram_block_1 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:acc_ctrl_0 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 255 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:1156 - "C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\hdl\base_sys_acc_ctrl_0_wrapper.vhd" Line 76: Formal port <Acc_Start> does not exist in entity <acc_ctrl>.  Please compare the definition of block <acc_ctrl> to its component declaration and its instantion to detect the mismatch.
ERROR:HDLCompiler:1156 - "C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\hdl\base_sys_acc_ctrl_0_wrapper.vhd" Line 77: Formal port <Acc_Done> does not exist in entity <acc_ctrl>.  Please compare the definition of block <acc_ctrl> to its component declaration and its instantion to detect the mismatch.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\synthesis\base_sys_acc_ctrl_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/base_sys.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/base_sys_acc_ctrl_0_wrapper.ngc] Error 2
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/EDA/14.7/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\etc\base_sys.gui

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port : cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is overriding PARAMETER C_MEMSIZE value to 0x1000 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is overriding PARAMETER C_MEMSIZE value to 0x1000 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is overriding PARAMETER C_MEMSIZE value to 0x1000 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is overriding PARAMETER C_MEMSIZE value to 0x1000 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_2.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Fri Dec 20 17:36:41 2013
 make -f base_sys.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang verilog -intstyle pa   -toplevel no -ti base_sys_i -msg __xps/ise/xmsgprops.lst base_sys.mhs

Command Line: platgen -p xc7z020clg484-1 -lang verilog -intstyle pa -toplevel no
-ti base_sys_i -msg __xps/ise/xmsgprops.lst base_sys.mhs 

Parse
C:/Users/Liucheng/Documents/scgra_high_freq/scgra2x2_high_freq/scgra2x2_high_fre
q.srcs/sources_1/edk/base_sys/base_sys.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool
   is overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool
   is overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool
   is overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool
   is overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 4
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_2.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:cgra2x2 INSTANCE:cgra2x2_0 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 241 - Copying (BBD-specified)
netlist files.

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 37 - Copying cache
implementation netlist
IPNAME:axi_bram_ctrl INSTANCE:axi_bram_ctrl_0 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 129 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 148 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:axi_bram_ctrl_0_bram_block_1 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 - Copying cache
implementation netlist
IPNAME:axi_bram_ctrl INSTANCE:axi_bram_ctrl_1 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 163 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:axi_bram_ctrl_1_bram_block_1 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 - Copying cache
implementation netlist
IPNAME:axi_bram_ctrl INSTANCE:axi_bram_ctrl_2 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 189 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:axi_bram_ctrl_2_bram_block_1 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 - Copying cache
implementation netlist
IPNAME:axi_bram_ctrl INSTANCE:axi_bram_ctrl_3 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 215 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:axi_bram_ctrl_3_bram_block_1 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 - Copying cache
implementation netlist
IPNAME:cgra2x2 INSTANCE:cgra2x2_0 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 241 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:axi_bram_ctrl_0_bram_block_1 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 - elaborating IP
IPNAME:bram_block INSTANCE:axi_bram_ctrl_1_bram_block_1 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 - elaborating IP
IPNAME:bram_block INSTANCE:axi_bram_ctrl_2_bram_block_1 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 - elaborating IP
IPNAME:bram_block INSTANCE:axi_bram_ctrl_3_bram_block_1 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:acc_ctrl_0 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 255 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_interconnect_2 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 266 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:base_sys_axi_interconnect_2_wrapper INSTANCE:axi_interconnect_2 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 266 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\EDA\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd ..
base_sys_axi_interconnect_2_wrapper.ngc ../base_sys_axi_interconnect_2_wrapper

Reading NGO file
"C:/Users/Liucheng/Documents/scgra_high_freq/scgra2x2_high_freq/scgra2x2_high_fr
eq.srcs/sources_1/edk/base_sys/implementation/axi_interconnect_2_wrapper/base_sy
s_axi_interconnect_2_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../base_sys_axi_interconnect_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../base_sys_axi_interconnect_2_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/base_sys.ucf file.

Rebuilding cache ...

Total run time: 50.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "base_sys_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\etc\base_sys.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\etc\base_sys.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

bram_block_0 has been added to the project
bram_block_test has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\etc\base_sys.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port : cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is overriding PARAMETER C_MEMSIZE value to 0x1000 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is overriding PARAMETER C_MEMSIZE value to 0x1000 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is overriding PARAMETER C_MEMSIZE value to 0x1000 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is overriding PARAMETER C_MEMSIZE value to 0x1000 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_2.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\etc\base_sys.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\etc\base_sys.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\etc\base_sys.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path
   length [260]
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path
   length [260]

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path
   length [260]
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path
   length [260]

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path
   length [260]
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path
   length [260]

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path
   length [260]
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation\behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\verilog\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation\behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\verilog\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation\behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\verilog\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation\behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\verilog\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc_ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc_ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path length [260]

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port : cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is overriding PARAMETER C_MEMSIZE value to 0x1000 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is overriding PARAMETER C_MEMSIZE value to 0x1000 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is overriding PARAMETER C_MEMSIZE value to 0x1000 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is overriding PARAMETER C_MEMSIZE value to 0x1000 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_2.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/EDA/14.7/ISE_DS/EDK/data/TextEditor.cfg>
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation\behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\verilog\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation\behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\verilog\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation\behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\verilog\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation\behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\verilog\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc_ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc_ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path length [260]

********************************************************************************
At Local date and time: Sun Dec 29 12:38:06 2013
 make -f base_sys.make netlist started...
make: Nothing to be done for `netlist'.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\etc\base_sys.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path
   length [260]

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path
   length [260]
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation\behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\verilog\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation\behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\verilog\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation\behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\verilog\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation\behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\verilog\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc_ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc_ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation\behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\verilog\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation\behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\verilog\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation\behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\verilog\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation\behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\verilog\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc_ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc_ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path length [260]

********************************************************************************
At Local date and time: Sun Dec 29 12:40:31 2013
 make -f base_sys.make netlist started...
make: Nothing to be done for `netlist'.
Done!
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation\behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\verilog\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation\behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\verilog\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation\behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\verilog\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation\behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\verilog\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc_ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc_ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation\behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\verilog\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation\behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\verilog\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation\behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\verilog\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation\behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\verilog\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc_ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc_ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path length [260]

********************************************************************************
At Local date and time: Sun Dec 29 12:40:47 2013
 make -f base_sys.make netlistclean started...
rm -f implementation/base_sys.ngc
rm -f implementation/base_sys_processing_system7_0_wrapper.ngc implementation/base_sys_axi_bram_ctrl_0_wrapper.ngc implementation/base_sys_axi_interconnect_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_0_bram_block_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_1_bram_block_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_2_wrapper.ngc implementation/base_sys_axi_bram_ctrl_2_bram_block_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_3_wrapper.ngc implementation/base_sys_axi_bram_ctrl_3_bram_block_1_wrapper.ngc implementation/base_sys_cgra2x2_0_wrapper.ngc implementation/base_sys_acc_ctrl_0_wrapper.ngc implementation/base_sys_axi_interconnect_2_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/base_sys.bmm
rm -rf implementation/cache
Done!
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation\behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\verilog\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation\behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\verilog\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation\behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\verilog\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation\behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\verilog\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgra2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc_ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path length [260]
WARNING:Portability - The file path length of <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc_ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path length [260]

********************************************************************************
At Local date and time: Sun Dec 29 12:40:59 2013
 make -f base_sys.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang verilog -intstyle pa   -toplevel no -ti base_sys_i -msg __xps/ise/xmsgprops.lst base_sys.mhs

Command Line: platgen -p xc7z020clg484-1 -lang verilog -intstyle pa -toplevel no
-ti base_sys_i -msg __xps/ise/xmsgprops.lst base_sys.mhs 

Parse
C:/Users/Liucheng/Documents/scgra_high_freq/scgra2x2_high_freq/scgra2x2_high_fre
q.srcs/sources_1/edk/base_sys/base_sys.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool
   is overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool
   is overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool
   is overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool
   is overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 4
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_2.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:cgra2x2 INSTANCE:cgra2x2_0 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 241 - Copying (BBD-specified)
netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:axi_bram_ctrl_0_bram_block_1 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 - elaborating IP
IPNAME:bram_block INSTANCE:axi_bram_ctrl_1_bram_block_1 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 - elaborating IP
IPNAME:bram_block INSTANCE:axi_bram_ctrl_2_bram_block_1 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 - elaborating IP
IPNAME:bram_block INSTANCE:axi_bram_ctrl_3_bram_block_1 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 37 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_bram_ctrl_0 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 129 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_interconnect_1 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 148 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_bram_ctrl_0_bram_block_1 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_bram_ctrl_1 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 163 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_bram_ctrl_1_bram_block_1 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_bram_ctrl_2 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 189 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_bram_ctrl_2_bram_block_1 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_bram_ctrl_3 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 215 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_bram_ctrl_3_bram_block_1 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:cgra2x2_0 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 241 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:acc_ctrl_0 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 255 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_interconnect_2 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 266 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:base_sys_axi_interconnect_1_wrapper INSTANCE:axi_interconnect_1 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 148 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\EDA\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd ..
base_sys_axi_interconnect_1_wrapper.ngc ../base_sys_axi_interconnect_1_wrapper

Reading NGO file
"C:/Users/Liucheng/Documents/scgra_high_freq/scgra2x2_high_freq/scgra2x2_high_fr
eq.srcs/sources_1/edk/base_sys/implementation/axi_interconnect_1_wrapper/base_sy
s_axi_interconnect_1_wrapper.ngc" ...
Loading design module
"../base_sys_axi_interconnect_1_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../base_sys_axi_interconnect_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../base_sys_axi_interconnect_1_wrapper.blc"...

NGCBUILD done.
IPNAME:base_sys_cgra2x2_0_wrapper INSTANCE:cgra2x2_0 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 241 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\EDA\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. base_sys_cgra2x2_0_wrapper.ngc
../base_sys_cgra2x2_0_wrapper

Reading NGO file
"C:/Users/Liucheng/Documents/scgra_high_freq/scgra2x2_high_freq/scgra2x2_high_fr
eq.srcs/sources_1/edk/base_sys/implementation/cgra2x2_0_wrapper/base_sys_cgra2x2
_0_wrapper.ngc" ...
Loading design module
"C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fr
eq.srcs\sources_1\edk\base_sys\implementation\cgra2x2_0_wrapper/rom00.ngc"...
Loading design module
"C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fr
eq.srcs\sources_1\edk\base_sys\implementation\cgra2x2_0_wrapper/TrueDualPortBram
256.ngc"...
Loading design module
"C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fr
eq.srcs\sources_1\edk\base_sys\implementation\cgra2x2_0_wrapper/rom01.ngc"...
Loading design module
"C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fr
eq.srcs\sources_1\edk\base_sys\implementation\cgra2x2_0_wrapper/rom10.ngc"...
Loading design module
"C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fr
eq.srcs\sources_1\edk\base_sys\implementation\cgra2x2_0_wrapper/rom11.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../base_sys_cgra2x2_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../base_sys_cgra2x2_0_wrapper.blc"...

NGCBUILD done.
IPNAME:base_sys_axi_interconnect_2_wrapper INSTANCE:axi_interconnect_2 -
C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_fre
q.srcs\sources_1\edk\base_sys\base_sys.mhs line 266 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\EDA\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd ..
base_sys_axi_interconnect_2_wrapper.ngc ../base_sys_axi_interconnect_2_wrapper

Reading NGO file
"C:/Users/Liucheng/Documents/scgra_high_freq/scgra2x2_high_freq/scgra2x2_high_fr
eq.srcs/sources_1/edk/base_sys/implementation/axi_interconnect_2_wrapper/base_sy
s_axi_interconnect_2_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../base_sys_axi_interconnect_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../base_sys_axi_interconnect_2_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/base_sys.ucf file.

Rebuilding cache ...
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path
   length [260]

Total run time: 372.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "base_sys_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\etc\base_sys.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path
   length [260]

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path
   length [260]
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path
   length [260]

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_0_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_0_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_1_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_1_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_2_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_2_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\simulation
   \behavioral\elaborate\axi_bram_ctrl_3_bram_block_1_elaborate_v1_00_a\hdl\veri
   log\axi_bram_ctrl_3_bram_block_1_elaborate.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\muladd.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\TrueDualPortBram256.v> exceeds the allowed maximum
   file path length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\rom00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem11.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem10.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\Inst_Mem01.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\inst_mem00.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\data_mem.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE11.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE10.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE01.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\PE00.v> exceeds the allowed maximum file path length
   [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\torus2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\BramIF.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\cgr
   a2x2_v1_00_a\hdl\verilog\cgra2x2.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\verilog\user_logic.v> exceeds the allowed maximum file path
   length [260]
WARNING:Portability - The file path length of
   <C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high
   _freq.srcs\sources_1\edk\base_sys\C:\Users\Liucheng\Documents\scgra_high_freq
   \scgra2x2_high_freq\scgra2x2_high_freq.srcs\sources_1\edk\base_sys\pcores\acc
   _ctrl_v1_00_a\hdl\vhdl\acc_ctrl.vhd> exceeds the allowed maximum file path
   length [260]
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
ERROR:EDK -  
   Error while running "make -f base_sys.make clean".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\Liucheng\Documents\scgra_high_freq\scgra2x2_high_freq\scgra2x2_high_
   freq.srcs\sources_1\edk\base_sys\base_sys.mhs line 234 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Deleting Internal port processing_system7_0:FCLK_CLK1 
Deleting Internal port cgra2x2_0:Clk 
Deleting Internal port processing_system7_0:FCLK_RESET1_N 
Deleting Internal port cgra2x2_0:Resetn 
Deleting Internal port cgra2x2_0:Computation_Start 
Deleting Internal port acc_ctrl_0:Acc_Start 
Deleting Internal port cgra2x2_0:Computation_Done 
Deleting Internal port acc_ctrl_0:Acc_Done 
cgra2x2_0 has been deleted from the project
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.mhs line 145 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.mhs line 170 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.mhs line 195 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.mhs line 220 
Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
cgra2x2_0 has been added to the project

********************************************************************************
At Local date and time: Sun Apr 13 15:09:46 2014
 make -f base_sys.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang verilog -intstyle pa   -toplevel no -ti base_sys_i -msg __xps/ise/xmsgprops.lst base_sys.mhs

Command Line: platgen -p xc7z020clg484-1 -lang verilog -intstyle pa -toplevel no
-ti base_sys_i -msg __xps/ise/xmsgprops.lst base_sys.mhs 

Parse
D:/minibench/scgra/scgra2x2_1k/scgra2x2_1k.srcs/sources_1/edk/base_sys/base_sys.
mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 156 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 182 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 208 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 234 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 156 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 182 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 208 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 234 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool
   is overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool
   is overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool
   is overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool
   is overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 4
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: FCLK_RESET1_N, CONNECTOR:
   processing_system7_0_FCLK_RESET1_N - floating connection -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 126 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_2.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:cgra2x2 INSTANCE:cgra2x2_0 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 260 - Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 37 - Copying cache implementation netlist
IPNAME:axi_bram_ctrl INSTANCE:axi_bram_ctrl_0 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 129 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 148 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:axi_bram_ctrl_0_bram_block_1 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 156 - Copying cache implementation netlist
IPNAME:axi_bram_ctrl INSTANCE:axi_bram_ctrl_1 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 163 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:axi_bram_ctrl_1_bram_block_1 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 182 - Copying cache implementation netlist
IPNAME:axi_bram_ctrl INSTANCE:axi_bram_ctrl_2 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 189 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:axi_bram_ctrl_2_bram_block_1 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 208 - Copying cache implementation netlist
IPNAME:axi_bram_ctrl INSTANCE:axi_bram_ctrl_3 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 215 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:axi_bram_ctrl_3_bram_block_1 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 234 - Copying cache implementation netlist
IPNAME:acc_ctrl INSTANCE:acc_ctrl_0 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 241 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_2 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 252 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:axi_bram_ctrl_0_bram_block_1 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 156 - elaborating IP
IPNAME:bram_block INSTANCE:axi_bram_ctrl_1_bram_block_1 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 182 - elaborating IP
IPNAME:bram_block INSTANCE:axi_bram_ctrl_2_bram_block_1 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 208 - elaborating IP
IPNAME:bram_block INSTANCE:axi_bram_ctrl_3_bram_block_1 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 234 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:acc_ctrl_0 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 241 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:cgra2x2_0 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 260 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:1654 - "D:/minibench/scgra/scgra2x2_1k/scgra2x2_1k.srcs/sources_1/edk/base_sys/pcores/cgra2x2_v1_00_a/hdl/verilog/ALU.v" Line 109: Instantiating <muladd> from unknown module <muladd>
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\synthe
   sis\base_sys_cgra2x2_0_wrapper_xst.srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/base_sys.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/base_sys_processing_system7_0_wrapper.ngc] Error 2
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/EDA/14.7/ISE_DS/EDK/data/TextEditor.cfg>
Deleting Internal port processing_system7_0:FCLK_CLK1 
Deleting Internal port cgra2x2_0:Clk 
Deleting Internal port acc_ctrl_0:Acc_Start 
Deleting Internal port cgra2x2_0:Computation_Start 
Deleting Internal port acc_ctrl_0:Acc_Done 
Deleting Internal port cgra2x2_0:Computation_Done 
cgra2x2_0 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
cgra2x2_0 has been added to the project

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: FCLK_RESET1_N, CONNECTOR: processing_system7_0_FCLK_RESET1_N - floating connection - D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.mhs line 125 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_2.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Sun Apr 13 15:18:59 2014
 make -f base_sys.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang verilog -intstyle pa   -toplevel no -ti base_sys_i -msg __xps/ise/xmsgprops.lst base_sys.mhs

Command Line: platgen -p xc7z020clg484-1 -lang verilog -intstyle pa -toplevel no
-ti base_sys_i -msg __xps/ise/xmsgprops.lst base_sys.mhs 

Parse
D:/minibench/scgra/scgra2x2_1k/scgra2x2_1k.srcs/sources_1/edk/base_sys/base_sys.
mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 156 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 182 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 208 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 234 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 156 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 182 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 208 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 234 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool
   is overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool
   is overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool
   is overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool
   is overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 4
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: FCLK_RESET1_N, CONNECTOR:
   processing_system7_0_FCLK_RESET1_N - floating connection -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 125 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_2.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:cgra2x2 INSTANCE:cgra2x2_0 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 260 - Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 37 - Copying cache implementation netlist
IPNAME:axi_bram_ctrl INSTANCE:axi_bram_ctrl_0 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 129 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 148 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:axi_bram_ctrl_0_bram_block_1 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 156 - Copying cache implementation netlist
IPNAME:axi_bram_ctrl INSTANCE:axi_bram_ctrl_1 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 163 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:axi_bram_ctrl_1_bram_block_1 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 182 - Copying cache implementation netlist
IPNAME:axi_bram_ctrl INSTANCE:axi_bram_ctrl_2 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 189 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:axi_bram_ctrl_2_bram_block_1 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 208 - Copying cache implementation netlist
IPNAME:axi_bram_ctrl INSTANCE:axi_bram_ctrl_3 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 215 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:axi_bram_ctrl_3_bram_block_1 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 234 - Copying cache implementation netlist
IPNAME:acc_ctrl INSTANCE:acc_ctrl_0 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 241 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_2 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 252 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:axi_bram_ctrl_0_bram_block_1 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 156 - elaborating IP
IPNAME:bram_block INSTANCE:axi_bram_ctrl_1_bram_block_1 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 182 - elaborating IP
IPNAME:bram_block INSTANCE:axi_bram_ctrl_2_bram_block_1 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 208 - elaborating IP
IPNAME:bram_block INSTANCE:axi_bram_ctrl_3_bram_block_1 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 234 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:acc_ctrl_0 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 241 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:cgra2x2_0 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 260 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:base_sys_cgra2x2_0_wrapper INSTANCE:cgra2x2_0 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 260 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\EDA\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. base_sys_cgra2x2_0_wrapper.ngc
../base_sys_cgra2x2_0_wrapper

Reading NGO file
"D:/minibench/scgra/scgra2x2_1k/scgra2x2_1k.srcs/sources_1/edk/base_sys/implemen
tation/cgra2x2_0_wrapper/base_sys_cgra2x2_0_wrapper.ngc" ...
Loading design module
"D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\implemen
tation\cgra2x2_0_wrapper/rom00.ngc"...
Loading design module
"D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\implemen
tation\cgra2x2_0_wrapper/TrueDualPortBram256.ngc"...
Loading design module
"D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\implemen
tation\cgra2x2_0_wrapper/rom01.ngc"...
Loading design module
"D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\implemen
tation\cgra2x2_0_wrapper/rom10.ngc"...
Loading design module
"D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\implemen
tation\cgra2x2_0_wrapper/rom11.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../base_sys_cgra2x2_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../base_sys_cgra2x2_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/base_sys.ucf file.

Rebuilding cache ...

Total run time: 66.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "base_sys_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 234 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 234 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 234 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 234 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 234 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 234 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
