; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_poi_fused_leaky_relu_22(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4, i32 %5) local_unnamed_addr !dbg !7 {
  %7 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #2, !dbg !10
  %8 = icmp slt i32 %7, 16, !dbg !11
  %9 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !12
  %10 = shl i32 %9, 8, !dbg !13
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !14
  %12 = shl i32 %11, 1, !dbg !14
  %13 = and i32 %12, 254, !dbg !14
  %14 = and i32 %11, 127, !dbg !14
  %15 = or disjoint i32 %14, 128, !dbg !14
  %16 = or disjoint i32 %10, %13, !dbg !15
  %17 = or disjoint i32 %10, %14, !dbg !15
  %18 = or disjoint i32 %10, %15, !dbg !15
  %19 = icmp slt i32 %16, 512, !dbg !16
  %20 = icmp slt i32 %17, 512, !dbg !16
  %21 = icmp slt i32 %18, 512, !dbg !16
  %.frozen = freeze i32 %7, !dbg !17
  %22 = sdiv i32 %.frozen, 4, !dbg !17
  %23 = mul i32 %22, 4, !dbg !18
  %.decomposed = sub i32 %.frozen, %23, !dbg !18
  %24 = shl i32 %7, 9, !dbg !19
  %25 = add i32 %16, %24, !dbg !20
  %26 = sext i32 %25 to i64, !dbg !21
  %27 = getelementptr float, ptr addrspace(1) %0, i64 %26, !dbg !21
  %28 = and i1 %8, %19, !dbg !22
  %29 = and i1 %8, %20, !dbg !22
  %30 = and i1 %8, %21, !dbg !22
  %31 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %27, i1 %28) #2, !dbg !23
  %32 = extractvalue { i32, i32 } %31, 0, !dbg !23
  %33 = extractvalue { i32, i32 } %31, 1, !dbg !23
  %34 = bitcast i32 %32 to float, !dbg !23
  %35 = bitcast i32 %33 to float, !dbg !23
  %36 = shl i32 %22, 9, !dbg !24
  %37 = add i32 %16, %36, !dbg !25
  %38 = sext i32 %37 to i64, !dbg !26
  %39 = getelementptr float, ptr addrspace(1) %1, i64 %38, !dbg !26
  %40 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %39, i1 %28) #2, !dbg !27
  %41 = extractvalue { i32, i32 } %40, 0, !dbg !27
  %42 = extractvalue { i32, i32 } %40, 1, !dbg !27
  %43 = bitcast i32 %41 to float, !dbg !27
  %44 = bitcast i32 %42 to float, !dbg !27
  %45 = getelementptr float, ptr addrspace(1) %2, i64 %38, !dbg !28
  %46 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %45, i1 %28) #2, !dbg !29
  %47 = extractvalue { i32, i32 } %46, 0, !dbg !29
  %48 = extractvalue { i32, i32 } %46, 1, !dbg !29
  %49 = bitcast i32 %47 to float, !dbg !29
  %50 = bitcast i32 %48 to float, !dbg !29
  %51 = fsub float %34, %43, !dbg !30
  %52 = fsub float %35, %44, !dbg !30
  %53 = fmul float %51, %49, !dbg !31
  %54 = fmul float %52, %50, !dbg !31
  %55 = fcmp ogt float %53, 0.000000e+00, !dbg !32
  %56 = fcmp ogt float %54, 0.000000e+00, !dbg !32
  %57 = fmul float %53, 0x3FB99999A0000000, !dbg !33
  %58 = fmul float %54, 0x3FB99999A0000000, !dbg !33
  %59 = select i1 %55, float %53, float %57, !dbg !34
  %60 = select i1 %56, float %54, float %58, !dbg !34
  %61 = shl i32 %17, 2, !dbg !35
  %62 = shl i32 %18, 2, !dbg !35
  %63 = shl i32 %22, 11, !dbg !36
  %64 = add i32 %63, %.decomposed, !dbg !37
  %65 = add i32 %64, %61, !dbg !38
  %66 = add i32 %64, %62, !dbg !38
  %67 = sext i32 %65 to i64, !dbg !39
  %68 = getelementptr float, ptr addrspace(1) %3, i64 %67, !dbg !39
  %69 = sext i32 %66 to i64, !dbg !39
  %70 = getelementptr float, ptr addrspace(1) %3, i64 %69, !dbg !39
  %71 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %13, !dbg !40
  %72 = bitcast float %59 to <1 x i32>, !dbg !40
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %71, <1 x i32> %72, i1 true) #2, !dbg !40
  %73 = or disjoint i32 %13, 1, !dbg !40
  %74 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %73, !dbg !40
  %75 = bitcast float %60 to <1 x i32>, !dbg !40
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %74, <1 x i32> %75, i1 true) #2, !dbg !40
  tail call void @llvm.nvvm.barrier0(), !dbg !40
  %76 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %14, !dbg !40
  %77 = load i32, ptr addrspace(3) %76, align 4, !dbg !40
  %78 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %15, !dbg !40
  %79 = load i32, ptr addrspace(3) %78, align 4, !dbg !40
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %77, ptr addrspace(1) %68, i1 %29) #2, !dbg !40
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %79, ptr addrspace(1) %70, i1 %30) #2, !dbg !40
  ret void, !dbg !41
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c7vtguavzlkduentcefiomwgp6rmdumigvgno2baf3rj56cilkas.py", directory: "inductor_cache/7v")
!4 = !{ptr @triton_poi_fused_leaky_relu_22, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_leaky_relu_22, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_leaky_relu_22", linkageName: "triton_poi_fused_leaky_relu_22", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 24, column: 21, scope: !7)
!12 = !DILocation(line: 25, column: 28, scope: !7)
!13 = !DILocation(line: 25, column: 33, scope: !7)
!14 = !DILocation(line: 26, column: 44, scope: !7)
!15 = !DILocation(line: 26, column: 23, scope: !7)
!16 = !DILocation(line: 27, column: 21, scope: !7)
!17 = !DILocation(line: 30, column: 19, scope: !7)
!18 = !DILocation(line: 31, column: 19, scope: !7)
!19 = !DILocation(line: 32, column: 39, scope: !7)
!20 = !DILocation(line: 32, column: 35, scope: !7)
!21 = !DILocation(line: 32, column: 30, scope: !7)
!22 = !DILocation(line: 32, column: 52, scope: !7)
!23 = !DILocation(line: 32, column: 44, scope: !7)
!24 = !DILocation(line: 33, column: 39, scope: !7)
!25 = !DILocation(line: 33, column: 35, scope: !7)
!26 = !DILocation(line: 33, column: 30, scope: !7)
!27 = !DILocation(line: 33, column: 44, scope: !7)
!28 = !DILocation(line: 34, column: 30, scope: !7)
!29 = !DILocation(line: 34, column: 44, scope: !7)
!30 = !DILocation(line: 35, column: 18, scope: !7)
!31 = !DILocation(line: 36, column: 18, scope: !7)
!32 = !DILocation(line: 38, column: 18, scope: !7)
!33 = !DILocation(line: 40, column: 18, scope: !7)
!34 = !DILocation(line: 41, column: 32, scope: !7)
!35 = !DILocation(line: 42, column: 32, scope: !7)
!36 = !DILocation(line: 42, column: 42, scope: !7)
!37 = !DILocation(line: 42, column: 30, scope: !7)
!38 = !DILocation(line: 42, column: 37, scope: !7)
!39 = !DILocation(line: 42, column: 25, scope: !7)
!40 = !DILocation(line: 42, column: 53, scope: !7)
!41 = !DILocation(line: 42, column: 4, scope: !7)
