/* Generated by Yosys 0.38 (git sha1 3ae655bc0, gcc 11.2.1 -fPIC -Os) */

module fabric_primitive_example_design_6(oddr_out, dffre_out, rst_i_buf_out, \$auto$rs_design_edit.cc:332:add_wire_btw_prims$413 , \$auto$rs_design_edit.cc:332:add_wire_btw_prims$414 , \$auto$rs_design_edit.cc:657:execute$411 , \$auto$rs_design_edit.cc:657:execute$410 , \$auto$rs_design_edit.cc:332:add_wire_btw_prims$416 , \$auto$rs_design_edit.cc:657:execute$408 , \$auto$rs_design_edit.cc:332:add_wire_btw_prims$415 , \$auto$rs_design_edit.cc:657:execute$409 , \$auto$rs_design_edit.cc:657:execute$407 , \$auto$rs_design_edit.cc:332:add_wire_btw_prims$417 , \$auto$rs_design_edit.cc:332:add_wire_btw_prims$412 , \$auto$rs_design_edit.cc:657:execute$406 );
  output \$auto$rs_design_edit.cc:332:add_wire_btw_prims$416 ;
  output \$auto$rs_design_edit.cc:332:add_wire_btw_prims$417 ;
  input \$auto$rs_design_edit.cc:332:add_wire_btw_prims$414 ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:12.12-12.21" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:14.6-14.17" *)
  output dffre_out;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:12.12-12.21" *)
  output \$auto$rs_design_edit.cc:657:execute$406 ;
  output \$auto$rs_design_edit.cc:657:execute$408 ;
  output \$auto$rs_design_edit.cc:657:execute$409 ;
  output \$auto$rs_design_edit.cc:657:execute$410 ;
  output \$auto$rs_design_edit.cc:657:execute$411 ;
  input \$auto$rs_design_edit.cc:332:add_wire_btw_prims$412 ;
  input oddr_out;
  input \$auto$rs_design_edit.cc:332:add_wire_btw_prims$415 ;
  input \$auto$rs_design_edit.cc:332:add_wire_btw_prims$413 ;
  output \$auto$rs_design_edit.cc:657:execute$407 ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:13.6-13.19" *)
  input rst_i_buf_out;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$416 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$417 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$414 ;
  wire \$iopadmap$oddr_en ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:12.12-12.21" *)
  wire \i_buf_out[0] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:14.6-14.17" *)
  wire clk_buf_out;
  wire dffre_out;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:12.12-12.21" *)
  wire \i_buf_out[1] ;
  wire \$auto$rs_design_edit.cc:657:execute$406 ;
  wire \$auto$rs_design_edit.cc:657:execute$408 ;
  wire \$auto$rs_design_edit.cc:657:execute$409 ;
  wire \$auto$rs_design_edit.cc:657:execute$410 ;
  wire \$auto$rs_design_edit.cc:657:execute$411 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$412 ;
  wire oddr_out;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$415 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$413 ;
  wire \$auto$rs_design_edit.cc:657:execute$407 ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:13.6-13.19" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:13.6-13.19" *)
  wire rst_i_buf_out;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:26.7-26.87" *)
  DFFRE ff_inst1 (
    .C(clk_buf_out),
    .D(oddr_out),
    .E(1'h1),
    .Q(dffre_out),
    .R(rst_i_buf_out)
  );
  assign \$auto$rs_design_edit.cc:657:execute$406  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$407  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$408  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$409  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$410  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$411  = 1'h1;
  assign clk_buf_out = \$auto$rs_design_edit.cc:332:add_wire_btw_prims$412 ;
  assign \$auto$rs_design_edit.cc:332:add_wire_btw_prims$417  = \$auto$rs_design_edit.cc:332:add_wire_btw_prims$413 ;
  assign \$auto$rs_design_edit.cc:332:add_wire_btw_prims$416  = \$auto$rs_design_edit.cc:332:add_wire_btw_prims$412 ;
endmodule
