

================================================================
== Vivado HLS Report for 'Loop_1_proc'
================================================================
* Date:           Tue Mar  3 01:12:47 2020

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        times_5
* Solution:       hls_target
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.60|      7.33|        0.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2067609|  2067609|  2067609|  2067609|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1  |  2067607|  2067607|         5|          1|          1|  2067604|    yes   |
        +----------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     346|    401|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    120|
|Register         |        -|      -|     758|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    1104|    585|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       1|      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |           Variable Name          | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |indvar_flatten_next_fu_166_p2     |     +    |      0|   68|  26|          21|           1|
    |p_397_fu_385_p2                   |     +    |      0|    0|  32|          32|          32|
    |p_hw_output_x_scan_1_fu_186_p2    |     +    |      0|   38|  16|           1|          11|
    |p_hw_output_y_scan_2_fu_192_p2    |     +    |      0|   38|  16|           1|          11|
    |tmp1_fu_371_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp2_fu_333_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp3_fu_366_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp4_fu_381_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp5_fu_338_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp6_fu_349_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp7_fu_344_p2                    |     +    |      0|    0|  32|          32|          32|
    |ap_block_pp0_stage0_flag00001001  |    and   |      0|    0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|    0|   2|           1|           1|
    |ap_block_state6_io                |    and   |      0|    0|   2|           1|           1|
    |tmp_last_V_fu_376_p2              |    and   |      0|    0|   2|           1|           1|
    |exitcond_flatten_fu_160_p2        |   icmp   |      0|    0|  13|          21|          16|
    |exitcond_fu_172_p2                |   icmp   |      0|    0|   6|          11|           9|
    |tmp8_fu_198_p2                    |   icmp   |      0|    0|   6|          11|          11|
    |tmp_mid1_fu_300_p2                |   icmp   |      0|    0|   6|          11|          11|
    |tmp_s_fu_295_p2                   |   icmp   |      0|    0|   6|          11|           9|
    |ap_block_pp0_stage0_flag00011001  |    or    |      0|    0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|    0|   2|           1|           1|
    |p_hw_output_x_scan_s_fu_178_p3    |  select  |      0|    0|  11|           1|           1|
    |p_hw_output_y_scan_s_fu_204_p3    |  select  |      0|    0|  11|           1|          11|
    |tmp_mid2_fu_354_p3                |  select  |      0|    0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|    0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|    0|   2|           1|           2|
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |Total                             |          |      0|  346| 401|         355|         358|
    +----------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  21|          4|    1|          4|
    |ap_done                                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                    |   9|          2|    1|          2|
    |ap_sig_ioackin_hw_output_V_value_V_ap_ack  |   9|          2|    1|          2|
    |hw_output_V_last_V_blk_n                   |   9|          2|    1|          2|
    |hw_output_V_value_V_blk_n                  |   9|          2|    1|          2|
    |indvar_flatten_reg_126                     |   9|          2|   21|         42|
    |p_hw_input_stencil_stream_V_value_V_blk_n  |   9|          2|    1|          2|
    |p_hw_output_x_scan_2_reg_149               |   9|          2|   11|         22|
    |p_hw_output_y_scan_1_phi_fu_141_p4         |   9|          2|   11|         22|
    |p_hw_output_y_scan_1_reg_137               |   9|          2|   11|         22|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 120|         26|   62|        126|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   3|   0|    3|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_reg_ioackin_hw_output_V_last_V_ap_ack   |   1|   0|    1|          0|
    |ap_reg_ioackin_hw_output_V_value_V_ap_ack  |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_p_357_reg_450             |  32|   0|   32|          0|
    |ap_reg_pp0_iter2_tmp8_reg_435              |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_tmp_4_reg_470             |  31|   0|   31|          0|
    |ap_reg_pp0_iter2_tmp_s_reg_490             |   1|   0|    1|          0|
    |ap_reg_pp0_iter3_tmp5_reg_505              |  31|   0|   32|          1|
    |ap_reg_pp0_iter3_tmp6_reg_510              |  32|   0|   32|          0|
    |exitcond_flatten_reg_405                   |   1|   0|    1|          0|
    |exitcond_reg_414                           |   1|   0|    1|          0|
    |indvar_flatten_reg_126                     |  21|   0|   21|          0|
    |p_345_reg_445                              |  32|   0|   32|          0|
    |p_357_reg_450                              |  32|   0|   32|          0|
    |p_381_reg_455                              |  32|   0|   32|          0|
    |p_393_reg_460                              |  32|   0|   32|          0|
    |p_hw_output_x_scan_2_reg_149               |  11|   0|   11|          0|
    |p_hw_output_x_scan_s_reg_420               |  11|   0|   11|          0|
    |p_hw_output_y_scan_1_reg_137               |  11|   0|   11|          0|
    |p_hw_output_y_scan_2_reg_430               |  11|   0|   11|          0|
    |p_hw_output_y_scan_s_reg_440               |  11|   0|   11|          0|
    |tmp1_reg_515                               |  32|   0|   32|          0|
    |tmp2_reg_500                               |  32|   0|   32|          0|
    |tmp5_reg_505                               |  31|   0|   32|          1|
    |tmp6_reg_510                               |  32|   0|   32|          0|
    |tmp8_reg_435                               |   1|   0|    1|          0|
    |tmp_2_reg_465                              |  31|   0|   31|          0|
    |tmp_4_reg_470                              |  31|   0|   31|          0|
    |tmp_5_reg_475                              |  30|   0|   30|          0|
    |tmp_6_reg_480                              |  31|   0|   31|          0|
    |tmp_7_reg_485                              |  31|   0|   31|          0|
    |tmp_last_V_reg_520                         |   1|   0|    1|          0|
    |tmp_mid1_reg_495                           |   1|   0|    1|          0|
    |tmp_s_reg_490                              |   1|   0|    1|          0|
    |exitcond_flatten_reg_405                   |  64|  32|    1|          0|
    |exitcond_reg_414                           |  64|  32|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 758|  64|  634|          2|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|                  RTL Ports                  | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                                       |  in |    1| ap_ctrl_hs |             Loop_1_proc             | return value |
|ap_rst                                       |  in |    1| ap_ctrl_hs |             Loop_1_proc             | return value |
|ap_start                                     |  in |    1| ap_ctrl_hs |             Loop_1_proc             | return value |
|ap_done                                      | out |    1| ap_ctrl_hs |             Loop_1_proc             | return value |
|ap_continue                                  |  in |    1| ap_ctrl_hs |             Loop_1_proc             | return value |
|ap_idle                                      | out |    1| ap_ctrl_hs |             Loop_1_proc             | return value |
|ap_ready                                     | out |    1| ap_ctrl_hs |             Loop_1_proc             | return value |
|p_hw_input_stencil_stream_V_value_V_dout     |  in |  288|   ap_fifo  | p_hw_input_stencil_stream_V_value_V |    pointer   |
|p_hw_input_stencil_stream_V_value_V_empty_n  |  in |    1|   ap_fifo  | p_hw_input_stencil_stream_V_value_V |    pointer   |
|p_hw_input_stencil_stream_V_value_V_read     | out |    1|   ap_fifo  | p_hw_input_stencil_stream_V_value_V |    pointer   |
|hw_output_V_value_V                          | out |   32|    ap_hs   |         hw_output_V_value_V         |    pointer   |
|hw_output_V_value_V_ap_vld                   | out |    1|    ap_hs   |         hw_output_V_value_V         |    pointer   |
|hw_output_V_value_V_ap_ack                   |  in |    1|    ap_hs   |         hw_output_V_value_V         |    pointer   |
|hw_output_V_last_V                           | out |    1|    ap_hs   |          hw_output_V_last_V         |    pointer   |
|hw_output_V_last_V_ap_vld                    | out |    1|    ap_hs   |          hw_output_V_last_V         |    pointer   |
|hw_output_V_last_V_ap_ack                    |  in |    1|    ap_hs   |          hw_output_V_last_V         |    pointer   |
+---------------------------------------------+-----+-----+------------+-------------------------------------+--------------+

