# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 5 5 6 6
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
CPU 2 3 3
BLOCK 3 1
CPU 3 0 0
# CONTEXT CPU 1 3
CPU 3 2 2
CPU 3 3 3
BLOCK 4 3
UNBLOCK 4 1
CPU 4 0 0
CPU 4 4 1
CPU 4 2 2
# CONTEXT CPU 3 4
UNBLOCK 5 3
CPU 5 0 0
CPU 5 4 1
CPU 5 2 2
CPU 5 5 3
BLOCK 6 0
# CONTEXT CPU 0 6
CPU 6 4 1
CPU 6 2 2
CPU 6 5 3
BLOCK 7 2
UNBLOCK 7 0
CPU 7 6 0
CPU 7 4 1
# CONTEXT CPU 2 7
CPU 7 5 3
UNBLOCK 8 2
# CONTEXT CPU 0 8
CPU 8 4 1
CPU 8 7 2
CPU 8 5 3
BLOCK 9 4
CPU 9 8 0
# CONTEXT CPU 1 9
# CONTEXT CPU 2 9
CPU 9 5 3
BLOCK 10 8
UNBLOCK 10 4
# CONTEXT CPU 0 10
CPU 10 9 1
CPU 10 10 2
# CONTEXT CPU 3 10
UNBLOCK 11 8
CPU 11 11 0
# CONTEXT CPU 1 11
CPU 11 10 2
CPU 11 12 3
CPU 12 11 0
CPU 12 13 1
CPU 12 10 2
CPU 12 12 3
BLOCK 13 10
BLOCK 13 12
CPU 13 11 0
CPU 13 13 1
# CONTEXT CPU 2 13
# CONTEXT CPU 3 13
BLOCK 14 11
UNBLOCK 14 10
UNBLOCK 14 12
# CONTEXT CPU 0 14
CPU 14 13 1
CPU 14 14 2
# CONTEXT CPU 3 14
BLOCK 15 13
BLOCK 15 14
UNBLOCK 15 11
# CONTEXT CPU 0 15
# CONTEXT CPU 1 15
# CONTEXT CPU 2 15
# CONTEXT CPU 3 15
UNBLOCK 16 13
UNBLOCK 16 14
# CONTEXT CPU 0 16
# CONTEXT CPU 1 16
CPU 16 2 2
CPU 16 1 3
CPU 17 3 0
# CONTEXT CPU 1 17
CPU 17 2 2
CPU 17 1 3
CPU 18 3 0
CPU 18 0 1
CPU 18 2 2
CPU 18 1 3
EXIT 19 2 2
CPU 19 3 0
CPU 19 0 1
# CONTEXT CPU 2 19
CPU 19 1 3
# CONTEXT CPU 0 20
CPU 20 0 1
# CONTEXT CPU 2 20
CPU 20 1 3
# CONTEXT CPU 0 21
CPU 21 0 1
# CONTEXT CPU 2 21
CPU 21 1 3
EXIT 22 0 1
# CONTEXT CPU 0 22
# CONTEXT CPU 1 22
CPU 22 6 2
# CONTEXT CPU 3 22
CPU 23 7 0
CPU 23 4 1
CPU 23 6 2
CPU 23 5 3
BLOCK 24 6
BLOCK 24 5
CPU 24 7 0
CPU 24 4 1
# CONTEXT CPU 2 24
# CONTEXT CPU 3 24
UNBLOCK 25 5
UNBLOCK 25 6
CPU 25 7 0
CPU 25 4 1
# CONTEXT CPU 2 25
# CONTEXT CPU 3 25
CPU 26 7 0
CPU 26 4 1
# CONTEXT CPU 2 26
# CONTEXT CPU 3 26
BLOCK 27 7
EXIT 27 4 1
# CONTEXT CPU 0 27
# CONTEXT CPU 1 27
CPU 27 8 2
CPU 27 9 3
BLOCK 28 9
UNBLOCK 28 7
# CONTEXT CPU 0 28
# CONTEXT CPU 1 28
CPU 28 8 2
# CONTEXT CPU 3 28
UNBLOCK 29 9
# CONTEXT CPU 0 29
# CONTEXT CPU 1 29
CPU 29 8 2
# CONTEXT CPU 3 29
CPU 30 10 0
CPU 30 12 1
CPU 30 8 2
# CONTEXT CPU 3 30
BLOCK 31 12
CPU 31 10 0
# CONTEXT CPU 1 31
CPU 31 8 2
CPU 31 11 3
BLOCK 32 10
BLOCK 32 8
UNBLOCK 32 12
# CONTEXT CPU 0 32
CPU 32 13 1
# CONTEXT CPU 2 32
CPU 32 11 3
BLOCK 33 11
UNBLOCK 33 8
UNBLOCK 33 10
# CONTEXT CPU 0 33
CPU 33 13 1
# CONTEXT CPU 2 33
# CONTEXT CPU 3 33
BLOCK 34 13
UNBLOCK 34 11
# CONTEXT CPU 0 34
# CONTEXT CPU 1 34
# CONTEXT CPU 2 34
CPU 34 1 3
EXIT 35 1 3
UNBLOCK 35 13
CPU 35 14 0
# CONTEXT CPU 1 35
CPU 35 3 2
# CONTEXT CPU 3 35
BLOCK 36 14
# CONTEXT CPU 0 36
# CONTEXT CPU 1 36
# CONTEXT CPU 2 36
# CONTEXT CPU 3 36
UNBLOCK 37 14
CPU 37 7 0
CPU 37 5 1
# CONTEXT CPU 2 37
# CONTEXT CPU 3 37
# CONTEXT CPU 0 38
CPU 38 5 1
# CONTEXT CPU 2 38
CPU 38 6 3
# CONTEXT CPU 0 39
CPU 39 5 1
CPU 39 9 2
CPU 39 6 3
EXIT 40 5 1
# CONTEXT CPU 0 40
# CONTEXT CPU 1 40
CPU 40 9 2
CPU 40 6 3
CPU 41 12 0
# CONTEXT CPU 1 41
CPU 41 9 2
CPU 41 6 3
BLOCK 42 12
# CONTEXT CPU 0 42
# CONTEXT CPU 1 42
CPU 42 9 2
CPU 42 6 3
UNBLOCK 43 12
CPU 43 10 0
CPU 43 8 1
CPU 43 9 2
CPU 43 6 3
EXIT 44 6 3
CPU 44 10 0
CPU 44 8 1
CPU 44 9 2
# CONTEXT CPU 3 44
BLOCK 45 9
CPU 45 10 0
CPU 45 8 1
# CONTEXT CPU 2 45
CPU 45 11 3
EXIT 46 8 1
UNBLOCK 46 9
CPU 46 10 0
# CONTEXT CPU 1 46
# CONTEXT CPU 2 46
CPU 46 11 3
EXIT 47 10 0
# CONTEXT CPU 0 47
# CONTEXT CPU 1 47
# CONTEXT CPU 2 47
CPU 47 11 3
CPU 48 14 0
# CONTEXT CPU 1 48
CPU 48 13 2
CPU 48 11 3
BLOCK 49 14
BLOCK 49 13
EXIT 49 11 3
# CONTEXT CPU 0 49
CPU 49 3 1
# CONTEXT CPU 2 49
# CONTEXT CPU 3 49
UNBLOCK 50 13
UNBLOCK 50 14
CPU 50 7 0
CPU 50 3 1
# CONTEXT CPU 2 50
# CONTEXT CPU 3 50
EXIT 51 3 1
CPU 51 7 0
# CONTEXT CPU 1 51
# CONTEXT CPU 2 51
# CONTEXT CPU 3 51
CPU 52 7 0
# CONTEXT CPU 1 52
CPU 52 12 2
CPU 52 9 3
EXIT 53 7 0
EXIT 53 9 3
# CONTEXT CPU 0 53
# CONTEXT CPU 1 53
CPU 53 12 2
CPU 53 -1 3
BLOCK 54 12
CPU 54 14 0
CPU 54 13 1
CPU 54 -1 2
CPU 54 -1 3
BLOCK 55 14
BLOCK 55 13
UNBLOCK 55 12
# CONTEXT CPU 0 55
CPU 55 -1 1
CPU 55 -1 2
CPU 55 -1 3
UNBLOCK 56 13
UNBLOCK 56 14
# CONTEXT CPU 0 56
# CONTEXT CPU 1 56
# CONTEXT CPU 2 56
CPU 56 -1 3
# CONTEXT CPU 0 57
CPU 57 13 1
# CONTEXT CPU 2 57
CPU 57 -1 3
CPU 58 12 0
CPU 58 13 1
# CONTEXT CPU 2 58
CPU 58 -1 3
EXIT 59 13 1
CPU 59 12 0
CPU 59 -1 1
CPU 59 14 2
CPU 59 -1 3
BLOCK 60 14
CPU 60 12 0
CPU 60 -1 1
CPU 60 -1 2
CPU 60 -1 3
EXIT 61 12 0
UNBLOCK 61 14
# CONTEXT CPU 0 61
CPU 61 -1 1
CPU 61 -1 2
CPU 61 -1 3
# CONTEXT CPU 0 62
CPU 62 -1 1
CPU 62 -1 2
CPU 62 -1 3
# CONTEXT CPU 0 63
CPU 63 -1 1
CPU 63 -1 2
CPU 63 -1 3
CPU 64 14 0
CPU 64 -1 1
CPU 64 -1 2
CPU 64 -1 3
BLOCK 65 14
CPU 65 -1 0
CPU 65 -1 1
CPU 65 -1 2
CPU 65 -1 3
UNBLOCK 66 14
# CONTEXT CPU 0 66
CPU 66 -1 1
CPU 66 -1 2
CPU 66 -1 3
CPU 67 14 0
CPU 67 -1 1
CPU 67 -1 2
CPU 67 -1 3
BLOCK 68 14
CPU 68 -1 0
CPU 68 -1 1
CPU 68 -1 2
CPU 68 -1 3
UNBLOCK 69 14
# CONTEXT CPU 0 69
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
CPU 70 14 0
CPU 70 -1 1
CPU 70 -1 2
CPU 70 -1 3
BLOCK 71 14
CPU 71 -1 0
CPU 71 -1 1
CPU 71 -1 2
CPU 71 -1 3
UNBLOCK 72 14
# CONTEXT CPU 0 72
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
CPU 73 14 0
CPU 73 -1 1
CPU 73 -1 2
CPU 73 -1 3
EXIT 74 14 0
CPU 74 -1 0
CPU 74 -1 1
CPU 74 -1 2
CPU 74 -1 3
