Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Apr  5 02:11:01 2019
| Host         : yoyo running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
| Design       : top
| Device       : 7vx690t-ffg1761
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rRdPtr_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rRdPtr_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rPtr_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rPtr_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rRdPtr_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rRdPtr_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rPtr_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rPtr_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rRdPtr_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rRdPtr_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rPtr_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rPtr_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/rdPtrEmpty/rRdPtr_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/rdPtrEmpty/rRdPtr_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/wrPtrFull/rPtr_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/wrPtrFull/rPtr_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 8 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 2 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.008        0.000                      0              1225034        0.010        0.000                      0              1224924        0.000        0.000                       0                710550  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                          ------------         ----------      --------------
axi_clocking_i/clk_wiz_i/inst/clk_in1                                                                                                                                                          {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_ip                                                                                                                                                                          {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_ip                                                                                                                                                                          {0.000 2.500}        5.000           200.000         
clk_200                                                                                                                                                                                        {0.000 2.500}        5.000           200.000         
control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                                                     {0.000 16.666}       33.333          30.000          
control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                                                   {0.000 16.666}       33.333          30.000          
fpga_sysclk_p                                                                                                                                                                                  {0.000 2.500}        5.000           200.000         
nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {0.000 1.551}        3.103           322.269         
nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {0.000 1.551}        3.103           322.269         
nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                               {0.000 1.551}        3.103           322.269         
nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK                               {0.000 1.551}        3.103           322.269         
nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                               {0.000 1.551}        3.103           322.269         
nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK                               {0.000 1.551}        3.103           322.269         
nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                               {0.000 1.551}        3.103           322.269         
nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK                               {0.000 1.551}        3.103           322.269         
sys_clk                                                                                                                                                                                        {0.000 5.000}        10.000          100.000         
  clk_out1_control_sub_clk_wiz_1_0                                                                                                                                                             {0.000 5.000}        10.000          100.000         
  clkfbout_control_sub_clk_wiz_1_0                                                                                                                                                             {0.000 5.000}        10.000          100.000         
sys_clkp                                                                                                                                                                                       {0.000 5.000}        10.000          100.000         
txoutclk_x0y1                                                                                                                                                                                  {0.000 5.000}        10.000          100.000         
  clk_125mhz_x0y1                                                                                                                                                                              {0.000 4.000}        8.000           125.000         
    clk_125mhz_mux_x0y1                                                                                                                                                                        {0.000 4.000}        8.000           125.000         
  clk_250mhz_x0y1                                                                                                                                                                              {0.000 2.000}        4.000           250.000         
    clk_250mhz_mux_x0y1                                                                                                                                                                        {0.000 2.000}        4.000           250.000         
  mmcm_fb                                                                                                                                                                                      {0.000 5.000}        10.000          100.000         
  userclk1                                                                                                                                                                                     {0.000 2.000}        4.000           250.000         
xphy_refclk_p                                                                                                                                                                                  {0.000 3.200}        6.400           156.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axi_clocking_i/clk_wiz_i/inst/clk_in1                                                                                                                                                                                                                                                                                                            1.100        0.000                       0                     1  
  clk_out1_clk_wiz_ip                                                                                                                                                                                2.470        0.000                      0                    8        0.131        0.000                      0                    8        2.100        0.000                       0                    11  
  clkfbout_clk_wiz_ip                                                                                                                                                                                                                                                                                                                            3.651        0.000                       0                     3  
clk_200                                                                                                                                                                                              0.008        0.000                      0              1128204        0.049        0.000                      0              1128204        1.826        0.000                       0                666544  
control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                                                          13.775        0.000                      0                  222        0.108        0.000                      0                  222       16.116        0.000                       0                   233  
control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                                                        13.649        0.000                      0                   47        0.517        0.000                      0                   47       16.266        0.000                       0                    40  
nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK        0.245        0.000                      0                 3797        0.057        0.000                      0                 3797        0.661        0.000                       0                  1464  
nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK        0.922        0.000                      0                 1334        0.086        0.000                      0                 1334        0.661        0.000                       0                   778  
nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                     0.242        0.000                      0                 3797        0.066        0.000                      0                 3797        0.661        0.000                       0                  1464  
nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                     0.063        0.000                      0                 3843        0.062        0.000                      0                 3843        0.661        0.000                       0                  1487  
nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                     0.174        0.000                      0                 3799        0.054        0.000                      0                 3799        0.661        0.000                       0                  1465  
sys_clk                                                                                                                                                                                              6.887        0.000                      0                 1237        0.060        0.000                      0                 1237        3.000        0.000                       0                   713  
  clk_out1_control_sub_clk_wiz_1_0                                                                                                                                                                   4.411        0.000                      0                 6041        0.061        0.000                      0                 6041        4.326        0.000                       0                  2016  
  clkfbout_control_sub_clk_wiz_1_0                                                                                                                                                                                                                                                                                                               8.651        0.000                       0                     3  
sys_clkp                                                                                                                                                                                                                                                                                                                                         8.781        0.000                       0                     1  
txoutclk_x0y1                                                                                                                                                                                                                                                                                                                                    3.000        0.000                       0                     2  
  clk_125mhz_x0y1                                                                                                                                                                                    3.255        0.000                      0                 1891        0.060        0.000                      0                 1891        2.286        0.000                       0                   827  
    clk_125mhz_mux_x0y1                                                                                                                                                                              4.411        0.000                      0                 6352        0.060        0.000                      0                 6352        0.549        0.000                       0                  2697  
  clk_250mhz_x0y1                                                                                                                                                                                                                                                                                                                                2.650        0.000                       0                     2  
    clk_250mhz_mux_x0y1                                                                                                                                                                              0.417        0.000                      0                 6352        0.060        0.000                      0                 6352        0.000        0.000                       0                  2697  
  mmcm_fb                                                                                                                                                                                                                                                                                                                                        9.063        0.000                       0                     2  
  userclk1                                                                                                                                                                                           0.131        0.000                      0                41540        0.010        0.000                      0                41540        0.000        0.000                       0                 18628  
xphy_refclk_p                                                                                                                                                                                        0.605        0.000                      0                22281        0.051        0.000                      0                22205        0.686        0.000                       0                 12169  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_200              sys_clk                    2.420        0.000                      0                   38        0.936        0.000                      0                    4  
clk_125mhz_mux_x0y1  clk_125mhz_x0y1            3.864        0.000                      0                   43        0.086        0.000                      0                   43  
clk_125mhz_x0y1      clk_125mhz_mux_x0y1        6.482        0.000                      0                   18        0.103        0.000                      0                   18  
userclk1             clk_125mhz_mux_x0y1        2.043        0.000                      0                    2        0.114        0.000                      0                    2  
userclk1             clk_250mhz_mux_x0y1        2.050        0.000                      0                    2        0.120        0.000                      0                    2  
clk_125mhz_mux_x0y1  userclk1                   1.797        0.000                      0                    1        0.397        0.000                      0                    1  
clk_250mhz_mux_x0y1  userclk1                   1.804        0.000                      0                    1        0.404        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                                                                     From Clock                                                                                                                                                                                     To Clock                                                                                                                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                                                     ----------                                                                                                                                                                                     --------                                                                                                                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                                                                              clk_200                                                                                                                                                                                        clk_200                                                                                                                                                                                              1.480        0.000                      0                   53        0.238        0.000                      0                   53  
**async_default**                                                                                                                                                                              nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK        2.247        0.000                      0                    1        0.341        0.000                      0                    1  
**async_default**                                                                                                                                                                              sys_clk                                                                                                                                                                                        sys_clk                                                                                                                                                                                              7.404        0.000                      0                   86        0.260        0.000                      0                   86  
**async_default**                                                                                                                                                                              clk_125mhz_mux_x0y1                                                                                                                                                                            userclk1                                                                                                                                                                                             1.224        0.000                      0                    2        0.198        0.000                      0                    2  
**async_default**                                                                                                                                                                              clk_250mhz_mux_x0y1                                                                                                                                                                            userclk1                                                                                                                                                                                             1.230        0.000                      0                    2        0.205        0.000                      0                    2  
**async_default**                                                                                                                                                                              userclk1                                                                                                                                                                                       userclk1                                                                                                                                                                                             0.604        0.000                      0                  397        0.075        0.000                      0                  397  
**async_default**                                                                                                                                                                              xphy_refclk_p                                                                                                                                                                                  xphy_refclk_p                                                                                                                                                                                        1.870        0.000                      0                    4        1.356        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axi_clocking_i/clk_wiz_i/inst/clk_in1
  To Clock:  axi_clocking_i/clk_wiz_i/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_clocking_i/clk_wiz_i/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { axi_clocking_i/clk_wiz_i/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            0.937         5.000       4.063      MMCME2_ADV_X1Y8  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y8  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_ip
  To Clock:  clk_out1_clk_wiz_ip

Setup :            0  Failing Endpoints,  Worst Slack        2.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_clocking_i/clk_wiz_i/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_ip rise@5.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 0.254ns (9.987%)  route 2.289ns (90.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.301ns = ( 1.699 - 5.000 ) 
    Source Clock Delay      (SCD):    -4.656ns
    Clock Pessimism Removal (CPR):    -1.161ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.962     0.962    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    -6.354 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.047    -5.307    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.095    -5.212 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.556    -4.656    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y402       FDCE (Prop_fdce_C_Q)         0.254    -4.402 r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           2.289    -2.113    axi_clocking_i/clk_wiz_i/inst/seq_reg1[7]
    BUFGCTRL_X0Y18       BUFGCTRL                                     r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      5.000     5.000 r  
    H19                  IBUFDS                       0.000     5.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.895     5.895    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.088    -0.193 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.892     1.699    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y18       BUFGCTRL                                     r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/I0
                         clock pessimism             -1.161     0.538    
                         clock uncertainty           -0.060     0.478    
    BUFGCTRL_X0Y18       BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.120     0.358    axi_clocking_i/clk_wiz_i/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             4.222ns  (required time - arrival time)
  Source:                 axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_ip rise@5.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.232ns (35.098%)  route 0.429ns (64.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.669ns = ( 1.331 - 5.000 ) 
    Source Clock Delay      (SCD):    -4.656ns
    Clock Pessimism Removal (CPR):    -0.987ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.962     0.962    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    -6.354 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.047    -5.307    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.095    -5.212 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.556    -4.656    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y402       FDCE (Prop_fdce_C_Q)         0.232    -4.424 r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.429    -3.995    axi_clocking_i/clk_wiz_i/inst/seq_reg1[2]
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      5.000     5.000 r  
    H19                  IBUFDS                       0.000     5.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.895     5.895    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.088    -0.193 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.949     0.756    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.064     0.820 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.511     1.331    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[3]/C
                         clock pessimism             -0.987     0.344    
                         clock uncertainty           -0.060     0.284    
    SLICE_X102Y402       FDCE (Setup_fdce_C_D)       -0.057     0.227    axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           3.995    
  -------------------------------------------------------------------
                         slack                                  4.222    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_ip rise@5.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.254ns (40.828%)  route 0.368ns (59.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.669ns = ( 1.331 - 5.000 ) 
    Source Clock Delay      (SCD):    -4.656ns
    Clock Pessimism Removal (CPR):    -0.987ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.962     0.962    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    -6.354 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.047    -5.307    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.095    -5.212 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.556    -4.656    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y402       FDCE (Prop_fdce_C_Q)         0.254    -4.402 r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.368    -4.034    axi_clocking_i/clk_wiz_i/inst/seq_reg1[3]
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      5.000     5.000 r  
    H19                  IBUFDS                       0.000     5.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.895     5.895    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.088    -0.193 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.949     0.756    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.064     0.820 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.511     1.331    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[4]/C
                         clock pessimism             -0.987     0.344    
                         clock uncertainty           -0.060     0.284    
    SLICE_X102Y402       FDCE (Setup_fdce_C_D)        0.009     0.293    axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                           4.034    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.357ns  (required time - arrival time)
  Source:                 axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_ip rise@5.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.254ns (42.916%)  route 0.338ns (57.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.669ns = ( 1.331 - 5.000 ) 
    Source Clock Delay      (SCD):    -4.656ns
    Clock Pessimism Removal (CPR):    -0.987ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.962     0.962    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    -6.354 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.047    -5.307    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.095    -5.212 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.556    -4.656    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y402       FDCE (Prop_fdce_C_Q)         0.254    -4.402 r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.338    -4.064    axi_clocking_i/clk_wiz_i/inst/seq_reg1[5]
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      5.000     5.000 r  
    H19                  IBUFDS                       0.000     5.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.895     5.895    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.088    -0.193 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.949     0.756    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.064     0.820 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.511     1.331    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[6]/C
                         clock pessimism             -0.987     0.344    
                         clock uncertainty           -0.060     0.284    
    SLICE_X102Y402       FDCE (Setup_fdce_C_D)        0.009     0.293    axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                           4.064    
  -------------------------------------------------------------------
                         slack                                  4.357    

Slack (MET) :             4.389ns  (required time - arrival time)
  Source:                 axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_ip rise@5.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.232ns (46.630%)  route 0.266ns (53.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.669ns = ( 1.331 - 5.000 ) 
    Source Clock Delay      (SCD):    -4.656ns
    Clock Pessimism Removal (CPR):    -0.987ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.962     0.962    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    -6.354 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.047    -5.307    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.095    -5.212 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.556    -4.656    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y402       FDCE (Prop_fdce_C_Q)         0.232    -4.424 r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.266    -4.158    axi_clocking_i/clk_wiz_i/inst/seq_reg1[4]
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      5.000     5.000 r  
    H19                  IBUFDS                       0.000     5.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.895     5.895    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.088    -0.193 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.949     0.756    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.064     0.820 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.511     1.331    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[5]/C
                         clock pessimism             -0.987     0.344    
                         clock uncertainty           -0.060     0.284    
    SLICE_X102Y402       FDCE (Setup_fdce_C_D)       -0.053     0.231    axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           4.158    
  -------------------------------------------------------------------
                         slack                                  4.389    

Slack (MET) :             4.437ns  (required time - arrival time)
  Source:                 axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_ip rise@5.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.232ns (54.346%)  route 0.195ns (45.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.669ns = ( 1.331 - 5.000 ) 
    Source Clock Delay      (SCD):    -4.656ns
    Clock Pessimism Removal (CPR):    -0.987ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.962     0.962    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    -6.354 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.047    -5.307    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.095    -5.212 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.556    -4.656    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y402       FDCE (Prop_fdce_C_Q)         0.232    -4.424 r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.195    -4.229    axi_clocking_i/clk_wiz_i/inst/seq_reg1[1]
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      5.000     5.000 r  
    H19                  IBUFDS                       0.000     5.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.895     5.895    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.088    -0.193 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.949     0.756    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.064     0.820 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.511     1.331    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[2]/C
                         clock pessimism             -0.987     0.344    
                         clock uncertainty           -0.060     0.284    
    SLICE_X102Y402       FDCE (Setup_fdce_C_D)       -0.076     0.208    axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                           4.229    
  -------------------------------------------------------------------
                         slack                                  4.437    

Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_ip rise@5.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.232ns (70.202%)  route 0.098ns (29.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.669ns = ( 1.331 - 5.000 ) 
    Source Clock Delay      (SCD):    -4.656ns
    Clock Pessimism Removal (CPR):    -0.987ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.962     0.962    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    -6.354 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.047    -5.307    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.095    -5.212 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.556    -4.656    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y402       FDCE (Prop_fdce_C_Q)         0.232    -4.424 r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.098    -4.326    axi_clocking_i/clk_wiz_i/inst/seq_reg1[6]
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      5.000     5.000 r  
    H19                  IBUFDS                       0.000     5.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.895     5.895    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.088    -0.193 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.949     0.756    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.064     0.820 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.511     1.331    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.987     0.344    
                         clock uncertainty           -0.060     0.284    
    SLICE_X102Y402       FDCE (Setup_fdce_C_D)       -0.060     0.224    axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                           4.326    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.593ns  (required time - arrival time)
  Source:                 axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_ip rise@5.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.254ns (71.821%)  route 0.100ns (28.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.669ns = ( 1.331 - 5.000 ) 
    Source Clock Delay      (SCD):    -4.656ns
    Clock Pessimism Removal (CPR):    -0.987ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.962     0.962    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    -6.354 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.047    -5.307    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.095    -5.212 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.556    -4.656    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y402       FDCE (Prop_fdce_C_Q)         0.254    -4.402 r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.100    -4.302    axi_clocking_i/clk_wiz_i/inst/seq_reg1[0]
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      5.000     5.000 r  
    H19                  IBUFDS                       0.000     5.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.895     5.895    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.088    -0.193 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.949     0.756    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.064     0.820 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.511     1.331    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.987     0.344    
                         clock uncertainty           -0.060     0.284    
    SLICE_X102Y402       FDCE (Setup_fdce_C_D)        0.007     0.291    axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                           4.302    
  -------------------------------------------------------------------
                         slack                                  4.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.344%)  route 0.055ns (31.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.400ns
    Source Clock Delay      (SCD):    -2.196ns
    Clock Pessimism Removal (CPR):    -0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.503     0.503    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.882 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.371    -2.511    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.023    -2.488 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.292    -2.196    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y402       FDCE (Prop_fdce_C_Q)         0.118    -2.078 r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055    -2.023    axi_clocking_i/clk_wiz_i/inst/seq_reg1[0]
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.553     0.553    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -3.320 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.429    -2.891    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.045    -2.846 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.446    -2.400    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.204    -2.196    
    SLICE_X102Y402       FDCE (Hold_fdce_C_D)         0.042    -2.154    axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          2.154    
                         arrival time                          -2.023    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.107ns (67.519%)  route 0.051ns (32.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.400ns
    Source Clock Delay      (SCD):    -2.196ns
    Clock Pessimism Removal (CPR):    -0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.503     0.503    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.882 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.371    -2.511    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.023    -2.488 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.292    -2.196    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y402       FDCE (Prop_fdce_C_Q)         0.107    -2.089 r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.051    -2.038    axi_clocking_i/clk_wiz_i/inst/seq_reg1[6]
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.553     0.553    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -3.320 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.429    -2.891    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.045    -2.846 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.446    -2.400    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.204    -2.196    
    SLICE_X102Y402       FDCE (Hold_fdce_C_D)         0.015    -2.181    axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          2.181    
                         arrival time                          -2.038    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.107ns (50.737%)  route 0.104ns (49.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.400ns
    Source Clock Delay      (SCD):    -2.196ns
    Clock Pessimism Removal (CPR):    -0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.503     0.503    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.882 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.371    -2.511    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.023    -2.488 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.292    -2.196    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y402       FDCE (Prop_fdce_C_Q)         0.107    -2.089 r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.104    -1.985    axi_clocking_i/clk_wiz_i/inst/seq_reg1[1]
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.553     0.553    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -3.320 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.429    -2.891    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.045    -2.846 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.446    -2.400    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.204    -2.196    
    SLICE_X102Y402       FDCE (Hold_fdce_C_D)         0.002    -2.194    axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          2.194    
                         arrival time                          -1.985    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.107ns (43.226%)  route 0.141ns (56.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.400ns
    Source Clock Delay      (SCD):    -2.196ns
    Clock Pessimism Removal (CPR):    -0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.503     0.503    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.882 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.371    -2.511    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.023    -2.488 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.292    -2.196    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y402       FDCE (Prop_fdce_C_Q)         0.107    -2.089 r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.141    -1.948    axi_clocking_i/clk_wiz_i/inst/seq_reg1[4]
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.553     0.553    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -3.320 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.429    -2.891    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.045    -2.846 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.446    -2.400    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[5]/C
                         clock pessimism              0.204    -2.196    
    SLICE_X102Y402       FDCE (Hold_fdce_C_D)         0.023    -2.173    axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                          2.173    
                         arrival time                          -1.948    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.118ns (40.993%)  route 0.170ns (59.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.400ns
    Source Clock Delay      (SCD):    -2.196ns
    Clock Pessimism Removal (CPR):    -0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.503     0.503    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.882 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.371    -2.511    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.023    -2.488 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.292    -2.196    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y402       FDCE (Prop_fdce_C_Q)         0.118    -2.078 r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.170    -1.908    axi_clocking_i/clk_wiz_i/inst/seq_reg1[5]
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.553     0.553    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -3.320 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.429    -2.891    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.045    -2.846 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.446    -2.400    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[6]/C
                         clock pessimism              0.204    -2.196    
    SLICE_X102Y402       FDCE (Hold_fdce_C_D)         0.045    -2.151    axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          2.151    
                         arrival time                          -1.908    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.118ns (37.927%)  route 0.193ns (62.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.400ns
    Source Clock Delay      (SCD):    -2.196ns
    Clock Pessimism Removal (CPR):    -0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.503     0.503    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.882 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.371    -2.511    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.023    -2.488 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.292    -2.196    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y402       FDCE (Prop_fdce_C_Q)         0.118    -2.078 r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.193    -1.885    axi_clocking_i/clk_wiz_i/inst/seq_reg1[3]
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.553     0.553    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -3.320 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.429    -2.891    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.045    -2.846 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.446    -2.400    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[4]/C
                         clock pessimism              0.204    -2.196    
    SLICE_X102Y402       FDCE (Hold_fdce_C_D)         0.045    -2.151    axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                          2.151    
                         arrival time                          -1.885    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.107ns (32.035%)  route 0.227ns (67.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.400ns
    Source Clock Delay      (SCD):    -2.196ns
    Clock Pessimism Removal (CPR):    -0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.503     0.503    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.882 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.371    -2.511    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.023    -2.488 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.292    -2.196    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y402       FDCE (Prop_fdce_C_Q)         0.107    -2.089 r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.227    -1.862    axi_clocking_i/clk_wiz_i/inst/seq_reg1[2]
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.553     0.553    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -3.320 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.429    -2.891    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.045    -2.846 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.446    -2.400    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[3]/C
                         clock pessimism              0.204    -2.196    
    SLICE_X102Y402       FDCE (Hold_fdce_C_D)         0.021    -2.175    axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          2.175    
                         arrival time                          -1.862    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_clocking_i/clk_wiz_i/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.118ns (8.877%)  route 1.211ns (91.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.085ns
    Source Clock Delay      (SCD):    -2.196ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.503     0.503    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.882 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.371    -2.511    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.023    -2.488 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.292    -2.196    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X102Y402       FDCE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y402       FDCE (Prop_fdce_C_Q)         0.118    -2.078 r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           1.211    -0.867    axi_clocking_i/clk_wiz_i/inst/seq_reg1[7]
    BUFGCTRL_X0Y18       BUFGCTRL                                     r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.553     0.553    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -3.320 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.235    -2.085    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y18       BUFGCTRL                                     r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/I0
                         clock pessimism              0.438    -1.647    
    BUFGCTRL_X0Y18       BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.187    -1.460    axi_clocking_i/clk_wiz_i/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                          1.460    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                  0.593    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_ip
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.349         5.000       3.651      BUFGCTRL_X0Y18   axi_clocking_i/clk_wiz_i/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            1.349         5.000       3.651      BUFHCE_X0Y96     axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            0.937         5.000       4.063      MMCME2_ADV_X1Y8  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X102Y402   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X102Y402   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X102Y402   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X102Y402   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[6]/C
Min Period        n/a     FDCE/C              n/a            0.700         5.000       4.300      SLICE_X102Y402   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.700         5.000       4.300      SLICE_X102Y402   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.700         5.000       4.300      SLICE_X102Y402   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y8  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X102Y402   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X102Y402   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X102Y402   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X102Y402   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X102Y402   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X102Y402   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X102Y402   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X102Y402   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X102Y402   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X102Y402   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X102Y402   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X102Y402   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X102Y402   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X102Y402   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X102Y402   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X102Y402   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X102Y402   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X102Y402   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X102Y402   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X102Y402   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_ip
  To Clock:  clkfbout_clk_wiz_ip

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_ip
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.349         5.000       3.651      BUFGCTRL_X0Y21   axi_clocking_i/clk_wiz_i/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            0.937         5.000       4.063      MMCME2_ADV_X1Y8  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            0.937         5.000       4.063      MMCME2_ADV_X1Y8  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y8  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y8  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_200
  To Clock:  clk_200

Setup :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.826ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/shift_i4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/data_i6_reg[273]/R
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 0.198ns (4.409%)  route 4.292ns (95.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.021ns = ( 6.021 - 5.000 ) 
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.217     1.217    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/clock
    SLICE_X57Y298        FDRE                                         r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/shift_i4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y298        FDRE (Prop_fdre_C_Q)         0.198     1.415 r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/shift_i4_reg[5]/Q
                         net (fo=512, routed)         4.292     5.707    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/p_0_in0
    SLICE_X72Y280        FDRE                                         r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/data_i6_reg[273]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.021     6.021    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/clock
    SLICE_X72Y280        FDRE                                         r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/data_i6_reg[273]/C
                         clock pessimism              0.077     6.098    
                         clock uncertainty           -0.035     6.063    
    SLICE_X72Y280        FDRE (Setup_fdre_C_R)       -0.347     5.716    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/data_i6_reg[273]
  -------------------------------------------------------------------
                         required time                          5.716    
                         arrival time                          -5.707    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/shift_i4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/data_i6_reg[305]/R
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 0.198ns (4.409%)  route 4.292ns (95.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.021ns = ( 6.021 - 5.000 ) 
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.217     1.217    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/clock
    SLICE_X57Y298        FDRE                                         r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/shift_i4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y298        FDRE (Prop_fdre_C_Q)         0.198     1.415 r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/shift_i4_reg[5]/Q
                         net (fo=512, routed)         4.292     5.707    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/p_0_in0
    SLICE_X72Y280        FDRE                                         r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/data_i6_reg[305]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.021     6.021    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/clock
    SLICE_X72Y280        FDRE                                         r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/data_i6_reg[305]/C
                         clock pessimism              0.077     6.098    
                         clock uncertainty           -0.035     6.063    
    SLICE_X72Y280        FDRE (Setup_fdre_C_R)       -0.347     5.716    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/data_i6_reg[305]
  -------------------------------------------------------------------
                         required time                          5.716    
                         arrival time                          -5.707    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/shift_i4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/data_i6_reg[401]/R
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 0.198ns (4.409%)  route 4.292ns (95.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.021ns = ( 6.021 - 5.000 ) 
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.217     1.217    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/clock
    SLICE_X57Y298        FDRE                                         r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/shift_i4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y298        FDRE (Prop_fdre_C_Q)         0.198     1.415 r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/shift_i4_reg[5]/Q
                         net (fo=512, routed)         4.292     5.707    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/p_0_in0
    SLICE_X72Y280        FDRE                                         r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/data_i6_reg[401]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.021     6.021    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/clock
    SLICE_X72Y280        FDRE                                         r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/data_i6_reg[401]/C
                         clock pessimism              0.077     6.098    
                         clock uncertainty           -0.035     6.063    
    SLICE_X72Y280        FDRE (Setup_fdre_C_R)       -0.347     5.716    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/data_i6_reg[401]
  -------------------------------------------------------------------
                         required time                          5.716    
                         arrival time                          -5.707    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/shift_i4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/data_i6_reg[433]/R
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 0.198ns (4.409%)  route 4.292ns (95.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.021ns = ( 6.021 - 5.000 ) 
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.217     1.217    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/clock
    SLICE_X57Y298        FDRE                                         r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/shift_i4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y298        FDRE (Prop_fdre_C_Q)         0.198     1.415 r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/shift_i4_reg[5]/Q
                         net (fo=512, routed)         4.292     5.707    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/p_0_in0
    SLICE_X72Y280        FDRE                                         r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/data_i6_reg[433]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.021     6.021    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/clock
    SLICE_X72Y280        FDRE                                         r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/data_i6_reg[433]/C
                         clock pessimism              0.077     6.098    
                         clock uncertainty           -0.035     6.063    
    SLICE_X72Y280        FDRE (Setup_fdre_C_R)       -0.347     5.716    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/data_i6_reg[433]
  -------------------------------------------------------------------
                         required time                          5.716    
                         arrival time                          -5.707    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.029ns  (required time - arrival time)
  Source:                 nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for__OUT_/a8phgdsc4b9jr3a8m50agatyhbnk0e_384/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[4].metadata_fifo/fifo/queue_reg_7/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        4.828ns  (logic 1.736ns (35.958%)  route 3.092ns (64.042%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.362ns = ( 6.362 - 5.000 ) 
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.527     1.527    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for__OUT_/a8phgdsc4b9jr3a8m50agatyhbnk0e_384/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X9Y78         RAMB36E1                                     r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for__OUT_/a8phgdsc4b9jr3a8m50agatyhbnk0e_384/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y78         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      1.564     3.091 r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for__OUT_/a8phgdsc4b9jr3a8m50agatyhbnk0e_384/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DOADO[26]
                         net (fo=5, routed)           0.501     3.592    nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[4].output_fifo/fifo/s_axis_tuser[2]
    SLICE_X145Y389       LUT6 (Prop_lut6_I3_O)        0.043     3.635 r  nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[4].output_fifo/fifo/queue_reg_0_i_17__0/O
                         net (fo=2, routed)           0.488     4.123    nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[4].metadata_fifo/fifo/gen_wr_a.gen_word_narrow.mem_reg_0
    SLICE_X138Y389       LUT6 (Prop_lut6_I1_O)        0.043     4.166 r  nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[4].metadata_fifo/fifo/queue_reg_0_i_29/O
                         net (fo=1, routed)           0.246     4.411    nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[4].metadata_fifo/fifo/queue_reg_0_i_29_n_0
    SLICE_X140Y390       LUT6 (Prop_lut6_I2_O)        0.043     4.454 r  nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[4].metadata_fifo/fifo/queue_reg_0_i_27/O
                         net (fo=114, routed)         0.771     5.226    nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[4].metadata_fifo/fifo/queue_reg_0_i_27_n_0
    SLICE_X147Y377       LUT2 (Prop_lut2_I0_O)        0.043     5.269 r  nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[4].metadata_fifo/fifo/queue_reg_7_i_2__0/O
                         net (fo=1, routed)           1.086     6.354    nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[4].metadata_fifo/fifo/metadata_queue_in[126]
    RAMB18_X11Y151       RAMB18E1                                     r  nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[4].metadata_fifo/fifo/queue_reg_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.362     6.362    nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[4].metadata_fifo/fifo/axis_aclk
    RAMB18_X11Y151       RAMB18E1                                     r  nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[4].metadata_fifo/fifo/queue_reg_7/CLKARDCLK
                         clock pessimism              0.225     6.587    
                         clock uncertainty           -0.035     6.551    
    RAMB18_X11Y151       RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.168     6.383    nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[4].metadata_fifo/fifo/queue_reg_7
  -------------------------------------------------------------------
                         required time                          6.383    
                         arrival time                          -6.354    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/FifoReader_inst/BufCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/FifoReader_inst/CycleCnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        4.770ns  (logic 1.236ns (25.910%)  route 3.534ns (74.090%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT6=4)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 6.285 - 5.000 ) 
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.578     1.578    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/FifoReader_inst/clock
    SLICE_X124Y421       FDRE                                         r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/FifoReader_inst/BufCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y421       FDRE (Prop_fdre_C_Q)         0.254     1.832 r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/FifoReader_inst/BufCnt_reg[1]/Q
                         net (fo=14, routed)          0.712     2.544    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/FifoReader_inst/BufCnt_reg_n_0_[1]
    SLICE_X130Y411       LUT2 (Prop_lut2_I0_O)        0.043     2.587 r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/FifoReader_inst/BufPos[0]_i_6__7/O
                         net (fo=1, routed)           0.000     2.587    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/FifoReader_inst/BufPos[0]_i_6__7_n_0
    SLICE_X130Y411       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.296     2.883 r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/FifoReader_inst/BufPos_reg[0]_i_2__8/O[3]
                         net (fo=8, routed)           0.426     3.309    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/LatencyBuffer_inst/BufPlusRemCnt[3]
    SLICE_X130Y409       LUT2 (Prop_lut2_I0_O)        0.120     3.429 r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/LatencyBuffer_inst/FSM_onehot_FSM_state[6]_i_25__11/O
                         net (fo=1, routed)           0.000     3.429    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/LatencyBuffer_inst/FSM_onehot_FSM_state[6]_i_25__11_n_0
    SLICE_X130Y409       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     3.602 r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/LatencyBuffer_inst/FSM_onehot_FSM_state_reg[6]_i_22__7/CO[3]
                         net (fo=1, routed)           0.000     3.602    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/LatencyBuffer_inst/FSM_onehot_FSM_state_reg[6]_i_22__7_n_0
    SLICE_X130Y410       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     3.704 f  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/LatencyBuffer_inst/FSM_onehot_FSM_state_reg[6]_i_19__8/O[0]
                         net (fo=1, routed)           0.512     4.215    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/LatencyBuffer_inst/FSM_onehot_FSM_state_reg[6]_i_19__8_n_7
    SLICE_X131Y409       LUT6 (Prop_lut6_I2_O)        0.119     4.334 r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/LatencyBuffer_inst/FSM_onehot_FSM_state[6]_i_18__13/O
                         net (fo=2, routed)           0.338     4.672    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/LatencyBuffer_inst/FSM_onehot_FSM_state[6]_i_18__13_n_0
    SLICE_X131Y408       LUT6 (Prop_lut6_I2_O)        0.043     4.715 r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/LatencyBuffer_inst/CycleCnt[5]_i_10__13/O
                         net (fo=1, routed)           0.244     4.960    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/FifoReader_inst/dsc_val_reg_2
    SLICE_X130Y408       LUT6 (Prop_lut6_I3_O)        0.043     5.003 r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/FifoReader_inst/CycleCnt[5]_i_6__13/O
                         net (fo=1, routed)           0.766     5.768    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/FifoReader_inst/CycleCnt[5]_i_6__13_n_0
    SLICE_X126Y417       LUT6 (Prop_lut6_I5_O)        0.043     5.811 r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/FifoReader_inst/CycleCnt[5]_i_1__28_comp/O
                         net (fo=6, routed)           0.537     6.348    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/FifoReader_inst/CycleCnt[5]_i_1__28_n_0
    SLICE_X130Y425       FDRE                                         r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/FifoReader_inst/CycleCnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.285     6.285    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/FifoReader_inst/clock
    SLICE_X130Y425       FDRE                                         r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/FifoReader_inst/CycleCnt_reg[5]/C
                         clock pessimism              0.299     6.584    
                         clock uncertainty           -0.035     6.549    
    SLICE_X130Y425       FDRE (Setup_fdre_C_CE)      -0.169     6.380    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/FifoReader_inst/CycleCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          6.380    
                         arrival time                          -6.348    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/bytesremovedport1_reg_clear_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        5.038ns  (logic 0.388ns (7.702%)  route 4.650ns (92.298%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 6.306 - 5.000 ) 
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.234     1.234    control_sub_i/dma_sub/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/aclk
    SLICE_X169Y274       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y274       FDRE (Prop_fdre_C_Q)         0.216     1.450 f  control_sub_i/dma_sub/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/Q
                         net (fo=12, routed)          1.264     2.714    control_sub_i/dma_sub/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_1[1]
    SLICE_X170Y293       LUT4 (Prop_lut4_I1_O)        0.043     2.757 r  control_sub_i/dma_sub/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arvalid[3]_INST_0/O
                         net (fo=4, routed)           1.740     4.498    nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/S_AXI_ARVALID
    SLICE_X155Y366       LUT6 (Prop_lut6_I3_O)        0.043     4.541 f  nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/pktin_reg_clear_d_i_3/O
                         net (fo=2, routed)           0.640     5.180    nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/pktin_reg_clear_d_i_3_n_0
    SLICE_X157Y385       LUT5 (Prop_lut5_I0_O)        0.043     5.223 r  nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/pktin_reg_clear_d_i_2/O
                         net (fo=27, routed)          1.006     6.229    nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/pktin_reg_clear_d_i_2_n_0
    SLICE_X147Y419       LUT6 (Prop_lut6_I0_O)        0.043     6.272 r  nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/bytesremovedport1_reg_clear_d_i_1/O
                         net (fo=1, routed)           0.000     6.272    nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/bytesremovedport1_reg_clear_d_i_1_n_0
    SLICE_X147Y419       FDRE                                         r  nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/bytesremovedport1_reg_clear_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.306     6.306    nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/axis_aclk
    SLICE_X147Y419       FDRE                                         r  nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/bytesremovedport1_reg_clear_d_reg/C
                         clock pessimism              0.012     6.318    
                         clock uncertainty           -0.035     6.283    
    SLICE_X147Y419       FDRE (Setup_fdre_C_D)        0.032     6.315    nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/bytesremovedport1_reg_clear_d_reg
  -------------------------------------------------------------------
                         required time                          6.315    
                         arrival time                          -6.272    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/bytesremovedport4_reg_clear_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 0.388ns (7.723%)  route 4.636ns (92.277%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns = ( 6.308 - 5.000 ) 
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.234     1.234    control_sub_i/dma_sub/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/aclk
    SLICE_X169Y274       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y274       FDRE (Prop_fdre_C_Q)         0.216     1.450 f  control_sub_i/dma_sub/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/Q
                         net (fo=12, routed)          1.264     2.714    control_sub_i/dma_sub/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_1[1]
    SLICE_X170Y293       LUT4 (Prop_lut4_I1_O)        0.043     2.757 r  control_sub_i/dma_sub/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arvalid[3]_INST_0/O
                         net (fo=4, routed)           1.740     4.498    nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/S_AXI_ARVALID
    SLICE_X155Y366       LUT6 (Prop_lut6_I3_O)        0.043     4.541 f  nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/pktin_reg_clear_d_i_3/O
                         net (fo=2, routed)           0.648     5.188    nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/pktin_reg_clear_d_i_3_n_0
    SLICE_X156Y385       LUT6 (Prop_lut6_I0_O)        0.043     5.231 r  nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/pktdroppedport3_reg_clear_d_i_2/O
                         net (fo=10, routed)          0.984     6.215    nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/pktdroppedport3_reg_clear_d_i_2_n_0
    SLICE_X149Y416       LUT5 (Prop_lut5_I2_O)        0.043     6.258 r  nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/bytesremovedport4_reg_clear_d_i_1/O
                         net (fo=1, routed)           0.000     6.258    nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/bytesremovedport4_reg_clear_d_i_1_n_0
    SLICE_X149Y416       FDRE                                         r  nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/bytesremovedport4_reg_clear_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.308     6.308    nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/axis_aclk
    SLICE_X149Y416       FDRE                                         r  nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/bytesremovedport4_reg_clear_d_reg/C
                         clock pessimism              0.012     6.320    
                         clock uncertainty           -0.035     6.285    
    SLICE_X149Y416       FDRE (Setup_fdre_C_D)        0.031     6.316    nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/bytesremovedport4_reg_clear_d_reg
  -------------------------------------------------------------------
                         required time                          6.316    
                         arrival time                          -6.258    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/pktdroppedport3_reg_clear_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 0.399ns (7.924%)  route 4.636ns (92.076%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns = ( 6.308 - 5.000 ) 
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.234     1.234    control_sub_i/dma_sub/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/aclk
    SLICE_X169Y274       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y274       FDRE (Prop_fdre_C_Q)         0.216     1.450 f  control_sub_i/dma_sub/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/Q
                         net (fo=12, routed)          1.264     2.714    control_sub_i/dma_sub/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_1[1]
    SLICE_X170Y293       LUT4 (Prop_lut4_I1_O)        0.043     2.757 r  control_sub_i/dma_sub/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arvalid[3]_INST_0/O
                         net (fo=4, routed)           1.740     4.498    nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/S_AXI_ARVALID
    SLICE_X155Y366       LUT6 (Prop_lut6_I3_O)        0.043     4.541 f  nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/pktin_reg_clear_d_i_3/O
                         net (fo=2, routed)           0.648     5.188    nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/pktin_reg_clear_d_i_3_n_0
    SLICE_X156Y385       LUT6 (Prop_lut6_I0_O)        0.043     5.231 r  nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/pktdroppedport3_reg_clear_d_i_2/O
                         net (fo=10, routed)          0.984     6.215    nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/pktdroppedport3_reg_clear_d_i_2_n_0
    SLICE_X149Y416       LUT5 (Prop_lut5_I0_O)        0.054     6.269 r  nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/pktdroppedport3_reg_clear_d_i_1/O
                         net (fo=1, routed)           0.000     6.269    nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/pktdroppedport3_reg_clear_d_i_1_n_0
    SLICE_X149Y416       FDRE                                         r  nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/pktdroppedport3_reg_clear_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.308     6.308    nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/axis_aclk
    SLICE_X149Y416       FDRE                                         r  nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/pktdroppedport3_reg_clear_d_reg/C
                         clock pessimism              0.012     6.320    
                         clock uncertainty           -0.035     6.285    
    SLICE_X149Y416       FDRE (Setup_fdre_C_D)        0.052     6.337    nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/pktdroppedport3_reg_clear_d_reg
  -------------------------------------------------------------------
                         required time                          6.337    
                         arrival time                          -6.269    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (required time - arrival time)
  Source:                 nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/FifoReader_inst/BufCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/FifoReader_inst/CycleCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 1.236ns (26.533%)  route 3.422ns (73.467%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.236ns = ( 6.236 - 5.000 ) 
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.578     1.578    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/FifoReader_inst/clock
    SLICE_X124Y421       FDRE                                         r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/FifoReader_inst/BufCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y421       FDRE (Prop_fdre_C_Q)         0.254     1.832 r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/FifoReader_inst/BufCnt_reg[1]/Q
                         net (fo=14, routed)          0.712     2.544    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/FifoReader_inst/BufCnt_reg_n_0_[1]
    SLICE_X130Y411       LUT2 (Prop_lut2_I0_O)        0.043     2.587 r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/FifoReader_inst/BufPos[0]_i_6__7/O
                         net (fo=1, routed)           0.000     2.587    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/FifoReader_inst/BufPos[0]_i_6__7_n_0
    SLICE_X130Y411       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.296     2.883 r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/FifoReader_inst/BufPos_reg[0]_i_2__8/O[3]
                         net (fo=8, routed)           0.426     3.309    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/LatencyBuffer_inst/BufPlusRemCnt[3]
    SLICE_X130Y409       LUT2 (Prop_lut2_I0_O)        0.120     3.429 r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/LatencyBuffer_inst/FSM_onehot_FSM_state[6]_i_25__11/O
                         net (fo=1, routed)           0.000     3.429    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/LatencyBuffer_inst/FSM_onehot_FSM_state[6]_i_25__11_n_0
    SLICE_X130Y409       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     3.602 r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/LatencyBuffer_inst/FSM_onehot_FSM_state_reg[6]_i_22__7/CO[3]
                         net (fo=1, routed)           0.000     3.602    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/LatencyBuffer_inst/FSM_onehot_FSM_state_reg[6]_i_22__7_n_0
    SLICE_X130Y410       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     3.704 f  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/LatencyBuffer_inst/FSM_onehot_FSM_state_reg[6]_i_19__8/O[0]
                         net (fo=1, routed)           0.512     4.215    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/LatencyBuffer_inst/FSM_onehot_FSM_state_reg[6]_i_19__8_n_7
    SLICE_X131Y409       LUT6 (Prop_lut6_I2_O)        0.119     4.334 r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/LatencyBuffer_inst/FSM_onehot_FSM_state[6]_i_18__13/O
                         net (fo=2, routed)           0.338     4.672    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/LatencyBuffer_inst/FSM_onehot_FSM_state[6]_i_18__13_n_0
    SLICE_X131Y408       LUT6 (Prop_lut6_I2_O)        0.043     4.715 r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/LatencyBuffer_inst/CycleCnt[5]_i_10__13/O
                         net (fo=1, routed)           0.244     4.960    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/FifoReader_inst/dsc_val_reg_2
    SLICE_X130Y408       LUT6 (Prop_lut6_I3_O)        0.043     5.003 r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/FifoReader_inst/CycleCnt[5]_i_6__13/O
                         net (fo=1, routed)           0.766     5.768    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/FifoReader_inst/CycleCnt[5]_i_6__13_n_0
    SLICE_X126Y417       LUT6 (Prop_lut6_I5_O)        0.043     5.811 r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/FifoReader_inst/CycleCnt[5]_i_1__28_comp/O
                         net (fo=6, routed)           0.425     6.236    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/FifoReader_inst/CycleCnt[5]_i_1__28_n_0
    SLICE_X127Y423       FDRE                                         r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/FifoReader_inst/CycleCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.236     6.236    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/FifoReader_inst/clock
    SLICE_X127Y423       FDRE                                         r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/FifoReader_inst/CycleCnt_reg[0]/C
                         clock pessimism              0.299     6.535    
                         clock uncertainty           -0.035     6.500    
    SLICE_X127Y423       FDRE (Setup_fdre_C_CE)      -0.194     6.306    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_15/editor_inst/FifoReader_inst/CycleCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.306    
                         arrival time                          -6.236    
  -------------------------------------------------------------------
                         slack                                  0.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_3/editor_inst/DataShift_inst/ShiftDataDown/data_i4_reg[352]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_3/editor_inst/DataShift_inst/ShiftDataDown/data_i6_reg[224]/D
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.146ns (47.498%)  route 0.161ns (52.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      0.600     0.600    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_3/editor_inst/DataShift_inst/ShiftDataDown/clock
    SLICE_X106Y334       FDRE                                         r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_3/editor_inst/DataShift_inst/ShiftDataDown/data_i4_reg[352]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y334       FDRE (Prop_fdre_C_Q)         0.118     0.718 r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_3/editor_inst/DataShift_inst/ShiftDataDown/data_i4_reg[352]/Q
                         net (fo=2, routed)           0.161     0.879    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_3/editor_inst/DataShift_inst/ShiftDataDown/data_i4[352]
    SLICE_X105Y334       LUT5 (Prop_lut5_I2_O)        0.028     0.907 r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_3/editor_inst/DataShift_inst/ShiftDataDown/data_i6[224]_i_1__0/O
                         net (fo=1, routed)           0.000     0.907    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_3/editor_inst/DataShift_inst/ShiftDataDown/data_i6[224]_i_1__0_n_0
    SLICE_X105Y334       FDRE                                         r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_3/editor_inst/DataShift_inst/ShiftDataDown/data_i6_reg[224]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      0.826     0.826    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_3/editor_inst/DataShift_inst/ShiftDataDown/clock
    SLICE_X105Y334       FDRE                                         r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_3/editor_inst/DataShift_inst/ShiftDataDown/data_i6_reg[224]/C
                         clock pessimism             -0.028     0.798    
    SLICE_X105Y334       FDRE (Hold_fdre_C_D)         0.060     0.858    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_3/editor_inst/DataShift_inst/ShiftDataDown/data_i6_reg[224]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopParser/TopParser_t_inst/stage_23/MUX_PKT_DAT_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/oqdjxzq6ns4a692aigqj_2121/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.107ns (28.449%)  route 0.269ns (71.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.768ns
    Source Clock Delay      (SCD):    0.526ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      0.526     0.526    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopParser/TopParser_t_inst/stage_23/clock
    SLICE_X96Y274        FDRE                                         r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopParser/TopParser_t_inst/stage_23/MUX_PKT_DAT_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y274        FDRE (Prop_fdre_C_Q)         0.107     0.633 r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopParser/TopParser_t_inst/stage_23/MUX_PKT_DAT_reg[61]/Q
                         net (fo=1, routed)           0.269     0.902    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/oqdjxzq6ns4a692aigqj_2121/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[68]
    RAMB36_X5Y54         RAMB36E1                                     r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/oqdjxzq6ns4a692aigqj_2121/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      0.768     0.768    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/oqdjxzq6ns4a692aigqj_2121/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X5Y54         RAMB36E1                                     r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/oqdjxzq6ns4a692aigqj_2121/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism             -0.173     0.595    
    RAMB36_X5Y54         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.258     0.853    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/oqdjxzq6ns4a692aigqj_2121/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopParser/TopParser_t_inst/stage_14/MUX_TUPLE_hdr_reg[894]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopParser/TopParser_t_inst/stage_15/parse_extract_value_64_hdr_5_reg[894]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.118ns (46.289%)  route 0.137ns (53.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      0.733     0.733    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopParser/TopParser_t_inst/stage_14/clock
    SLICE_X144Y350       FDRE                                         r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopParser/TopParser_t_inst/stage_14/MUX_TUPLE_hdr_reg[894]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y350       FDRE (Prop_fdre_C_Q)         0.118     0.851 r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopParser/TopParser_t_inst/stage_14/MUX_TUPLE_hdr_reg[894]/Q
                         net (fo=1, routed)           0.137     0.988    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopParser/TopParser_t_inst/stage_15/TUPLE_hdr_15[770]
    SLICE_X144Y349       SRL16E                                       r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopParser/TopParser_t_inst/stage_15/parse_extract_value_64_hdr_5_reg[894]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      0.880     0.880    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopParser/TopParser_t_inst/stage_15/clock
    SLICE_X144Y349       SRL16E                                       r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopParser/TopParser_t_inst/stage_15/parse_extract_value_64_hdr_5_reg[894]_srl5/CLK
                         clock pessimism             -0.028     0.852    
    SLICE_X144Y349       SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     0.938    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopParser/TopParser_t_inst/stage_15/parse_extract_value_64_hdr_5_reg[894]_srl5
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopPipe_lvl_0/TopPipe_lvl_0_t_inst/stage_6/MUX_TUPLE_hdr_reg[884]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/i576n0zza1nz18siyt8s8jxzcft95vz4_2618/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_12/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.118ns (28.296%)  route 0.299ns (71.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.786ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      0.547     0.547    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopPipe_lvl_0/TopPipe_lvl_0_t_inst/stage_6/clock
    SLICE_X102Y201       FDRE                                         r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopPipe_lvl_0/TopPipe_lvl_0_t_inst/stage_6/MUX_TUPLE_hdr_reg[884]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y201       FDRE (Prop_fdre_C_Q)         0.118     0.665 r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopPipe_lvl_0/TopPipe_lvl_0_t_inst/stage_6/MUX_TUPLE_hdr_reg[884]/Q
                         net (fo=1, routed)           0.299     0.964    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/i576n0zza1nz18siyt8s8jxzcft95vz4_2618/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[884]
    RAMB36_X6Y40         RAMB36E1                                     r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/i576n0zza1nz18siyt8s8jxzcft95vz4_2618/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_12/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      0.786     0.786    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/i576n0zza1nz18siyt8s8jxzcft95vz4_2618/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X6Y40         RAMB36E1                                     r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/i576n0zza1nz18siyt8s8jxzcft95vz4_2618/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_12/CLKBWRCLK
                         clock pessimism             -0.168     0.618    
    RAMB36_X6Y40         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[20])
                                                      0.296     0.914    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/i576n0zza1nz18siyt8s8jxzcft95vz4_2618/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_12
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_8/editor_inst/FifoWriter_inst/Dat_2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_8/editor_inst/PktFifo_inst/RAM/RAM_reg_0/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.186ns (33.754%)  route 0.365ns (66.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.267ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.267     1.267    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_8/editor_inst/FifoWriter_inst/clock
    SLICE_X74Y420        FDRE                                         r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_8/editor_inst/FifoWriter_inst/Dat_2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y420        FDRE (Prop_fdre_C_Q)         0.186     1.453 r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_8/editor_inst/FifoWriter_inst/Dat_2_reg[23]/Q
                         net (fo=1, routed)           0.365     1.818    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_8/editor_inst/PktFifo_inst/RAM/wr_data[23]
    RAMB36_X5Y84         RAMB36E1                                     r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_8/editor_inst/PktFifo_inst/RAM/RAM_reg_0/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.631     1.631    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_8/editor_inst/PktFifo_inst/RAM/clock
    RAMB36_X5Y84         RAMB36E1                                     r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_8/editor_inst/PktFifo_inst/RAM/RAM_reg_0/CLKBWRCLK
                         clock pessimism             -0.299     1.332    
    RAMB36_X5Y84         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[23])
                                                      0.436     1.768    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopDeparser/TopDeparser_t_inst/stage_8/editor_inst/PktFifo_inst/RAM/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopParser/TopParser_t_inst/stage_17/tupleForward_inst/PktDat_d_1_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopParser/TopParser_t_inst/stage_18/PKT_DAT_7_reg[123]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.118ns (44.780%)  route 0.146ns (55.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.740ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      0.614     0.614    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopParser/TopParser_t_inst/stage_17/tupleForward_inst/clock
    SLICE_X120Y300       FDRE                                         r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopParser/TopParser_t_inst/stage_17/tupleForward_inst/PktDat_d_1_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y300       FDRE (Prop_fdre_C_Q)         0.118     0.732 r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopParser/TopParser_t_inst/stage_17/tupleForward_inst/PktDat_d_1_reg[123]/Q
                         net (fo=1, routed)           0.146     0.878    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopParser/TopParser_t_inst/stage_18/PktDat_d_1_reg[255][123]
    SLICE_X118Y297       SRL16E                                       r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopParser/TopParser_t_inst/stage_18/PKT_DAT_7_reg[123]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      0.740     0.740    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopParser/TopParser_t_inst/stage_18/clock
    SLICE_X118Y297       SRL16E                                       r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopParser/TopParser_t_inst/stage_18/PKT_DAT_7_reg[123]_srl8/CLK
                         clock pessimism             -0.008     0.732    
    SLICE_X118Y297       SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     0.827    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopParser/TopParser_t_inst/stage_18/PKT_DAT_7_reg[123]_srl8
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopParser/TopParser_t_inst/stage_12/MUX_TUPLE_hdr_reg[787]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopParser/TopParser_t_inst/stage_13/hdr_5_reg[787]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.091ns (39.987%)  route 0.137ns (60.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.784ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      0.784     0.784    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopParser/TopParser_t_inst/stage_12/clock
    SLICE_X173Y350       FDRE                                         r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopParser/TopParser_t_inst/stage_12/MUX_TUPLE_hdr_reg[787]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y350       FDRE (Prop_fdre_C_Q)         0.091     0.875 r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopParser/TopParser_t_inst/stage_12/MUX_TUPLE_hdr_reg[787]/Q
                         net (fo=1, routed)           0.137     1.012    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopParser/TopParser_t_inst/stage_13/MUX_TUPLE_hdr_reg[909]_0[534]
    SLICE_X172Y349       SRL16E                                       r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopParser/TopParser_t_inst/stage_13/hdr_5_reg[787]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      0.933     0.933    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopParser/TopParser_t_inst/stage_13/clock
    SLICE_X172Y349       SRL16E                                       r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopParser/TopParser_t_inst/stage_13/hdr_5_reg[787]_srl5/CLK
                         clock pessimism             -0.028     0.905    
    SLICE_X172Y349       SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     0.961    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopParser/TopParser_t_inst/stage_13/hdr_5_reg[787]_srl5
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopPipe_lvl/TopPipe_lvl_t_inst/stage_0/MUX_TUPLE_sume_metadata_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/lfhbh5pml1dx73sepkj3jixuo2c0d8hc_825/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIPADIP[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.444%)  route 0.370ns (66.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    1.069ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.069     1.069    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopPipe_lvl/TopPipe_lvl_t_inst/stage_0/clock
    SLICE_X150Y232       FDRE                                         r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopPipe_lvl/TopPipe_lvl_t_inst/stage_0/MUX_TUPLE_sume_metadata_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y232       FDRE (Prop_fdre_C_Q)         0.186     1.255 r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopPipe_lvl/TopPipe_lvl_t_inst/stage_0/MUX_TUPLE_sume_metadata_reg[67]/Q
                         net (fo=1, routed)           0.370     1.625    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/lfhbh5pml1dx73sepkj3jixuo2c0d8hc_825/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[67]
    RAMB36_X9Y46         RAMB36E1                                     r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/lfhbh5pml1dx73sepkj3jixuo2c0d8hc_825/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIPADIP[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.202     1.202    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/lfhbh5pml1dx73sepkj3jixuo2c0d8hc_825/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X9Y46         RAMB36E1                                     r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/lfhbh5pml1dx73sepkj3jixuo2c0d8hc_825/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.067     1.135    
    RAMB36_X9Y46         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIPADIP[3])
                                                      0.440     1.575    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/lfhbh5pml1dx73sepkj3jixuo2c0d8hc_825/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopPipe_lvl_4/TopPipe_lvl_4_t_inst/stage_3/MUX_TUPLE_hdr_reg[332]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_TopDeparser/uq4mapnodayvh243td3q88vwbm_2225/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.107ns (26.537%)  route 0.296ns (73.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.056ns
    Source Clock Delay      (SCD):    0.755ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      0.755     0.755    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopPipe_lvl_4/TopPipe_lvl_4_t_inst/stage_3/clock
    SLICE_X32Y134        FDRE                                         r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopPipe_lvl_4/TopPipe_lvl_4_t_inst/stage_3/MUX_TUPLE_hdr_reg[332]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y134        FDRE (Prop_fdre_C_Q)         0.107     0.862 r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopPipe_lvl_4/TopPipe_lvl_4_t_inst/stage_3/MUX_TUPLE_hdr_reg[332]/Q
                         net (fo=1, routed)           0.296     1.158    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_TopDeparser/uq4mapnodayvh243td3q88vwbm_2225/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[332]
    RAMB36_X2Y27         RAMB36E1                                     r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_TopDeparser/uq4mapnodayvh243td3q88vwbm_2225/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.056     1.056    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_TopDeparser/uq4mapnodayvh243td3q88vwbm_2225/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y27         RAMB36E1                                     r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_TopDeparser/uq4mapnodayvh243td3q88vwbm_2225/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKBWRCLK
                         clock pessimism             -0.208     0.848    
    RAMB36_X2Y27         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.260     1.108    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_TopDeparser/uq4mapnodayvh243td3q88vwbm_2225/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopPipe_lvl_1/TopPipe_lvl_1_t_inst/stage_14/section_condition_sec_20_inst/digest_data_2_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopPipe_lvl_1/TopPipe_lvl_1_t_inst/stage_14/MUX_TUPLE_digest_data_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.118ns (40.578%)  route 0.173ns (59.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      0.645     0.645    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopPipe_lvl_1/TopPipe_lvl_1_t_inst/stage_14/section_condition_sec_20_inst/clock
    SLICE_X106Y108       FDRE                                         r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopPipe_lvl_1/TopPipe_lvl_1_t_inst/stage_14/section_condition_sec_20_inst/digest_data_2_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y108       FDRE (Prop_fdre_C_Q)         0.118     0.763 r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopPipe_lvl_1/TopPipe_lvl_1_t_inst/stage_14/section_condition_sec_20_inst/digest_data_2_reg[49]/Q
                         net (fo=1, routed)           0.173     0.936    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopPipe_lvl_1/TopPipe_lvl_1_t_inst/stage_14/section_condition_sec_20_inst_n_1205
    SLICE_X105Y105       FDRE                                         r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopPipe_lvl_1/TopPipe_lvl_1_t_inst/stage_14/MUX_TUPLE_digest_data_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      0.889     0.889    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopPipe_lvl_1/TopPipe_lvl_1_t_inst/stage_14/clock
    SLICE_X105Y105       FDRE                                         r  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopPipe_lvl_1/TopPipe_lvl_1_t_inst/stage_14/MUX_TUPLE_digest_data_reg[49]/C
                         clock pessimism             -0.048     0.841    
    SLICE_X105Y105       FDRE (Hold_fdre_C_D)         0.044     0.885    nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/TopPipe_lvl_1/TopPipe_lvl_1_t_inst/stage_14/MUX_TUPLE_digest_data_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { axi_clocking_i/clk_wiz_i/clk_out1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         5.000       3.107      RAMB36_X10Y54   identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.893         5.000       3.107      RAMB36_X10Y54   identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         5.000       3.107      RAMB36_X6Y82    nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[0].output_fifo/fifo/queue_reg_19/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         5.000       3.107      RAMB36_X14Y82   nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[3].in_arb_fifo/fifo/queue_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.893         5.000       3.107      RAMB36_X14Y82   nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[3].in_arb_fifo/fifo/queue_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         5.000       3.107      RAMB36_X5Y95    nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[0].output_fifo/fifo/queue_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         5.000       3.107      RAMB36_X14Y81   nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[3].in_arb_fifo/fifo/queue_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.893         5.000       3.107      RAMB36_X14Y81   nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[3].in_arb_fifo/fifo/queue_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         5.000       3.107      RAMB36_X1Y89    nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[0].output_fifo/fifo/queue_reg_20/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         5.000       3.107      RAMB36_X14Y80   nf_datapath_0/input_arbiter_v1_0/inst/in_arb_queues[3].in_arb_fifo/fifo/queue_reg_3/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         2.500       1.826      SLICE_X112Y167  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/zqy8jjb3zqp5ovqj_451/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         2.500       1.826      SLICE_X112Y167  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/zqy8jjb3zqp5ovqj_451/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         2.500       1.826      SLICE_X112Y167  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/zqy8jjb3zqp5ovqj_451/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         2.500       1.826      SLICE_X112Y167  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/zqy8jjb3zqp5ovqj_451/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         2.500       1.826      SLICE_X104Y170  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/ebucdflns8824nbm954d8agi_932/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         2.500       1.826      SLICE_X104Y170  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/ebucdflns8824nbm954d8agi_932/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         2.500       1.826      SLICE_X104Y170  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/ebucdflns8824nbm954d8agi_932/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         2.500       1.826      SLICE_X104Y170  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/ebucdflns8824nbm954d8agi_932/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         2.500       1.826      SLICE_X104Y179  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/yx7mjxd6lxx68vi3usi60i757s_1073/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_21_23/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         2.500       1.826      SLICE_X104Y179  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/yx7mjxd6lxx68vi3usi60i757s_1073/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_21_23/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         2.500       1.826      SLICE_X216Y384  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_TopParser/g6187we6b2raaus5taob_741/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         2.500       1.826      SLICE_X216Y384  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_TopParser/g6187we6b2raaus5taob_741/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         2.500       1.826      SLICE_X216Y384  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_TopParser/g6187we6b2raaus5taob_741/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         2.500       1.826      SLICE_X216Y384  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_TopParser/g6187we6b2raaus5taob_741/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.674         2.500       1.826      SLICE_X192Y381  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_TopParser/o8e9jxh4hs115kad_2218/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.674         2.500       1.826      SLICE_X192Y381  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_TopParser/o8e9jxh4hs115kad_2218/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.674         2.500       1.826      SLICE_X192Y381  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_TopParser/o8e9jxh4hs115kad_2218/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.674         2.500       1.826      SLICE_X192Y381  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_TopParser/o8e9jxh4hs115kad_2218/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         2.500       1.826      SLICE_X192Y382  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_TopParser/o8e9jxh4hs115kad_2218/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         2.500       1.826      SLICE_X192Y382  nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_TopParser/o8e9jxh4hs115kad_2218/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_0_0/DP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.775ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.775ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.829ns  (logic 0.319ns (11.276%)  route 2.510ns (88.724%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 36.321 - 33.333 ) 
    Source Clock Delay      (SCD):    3.124ns = ( 19.790 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.314    17.980    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080    18.060 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.730    19.790    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X41Y87         FDRE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.223    20.013 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.178    20.191    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X39Y87         LUT6 (Prop_lut6_I0_O)        0.043    20.234 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           2.050    22.284    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X28Y23         LUT4 (Prop_lut4_I3_O)        0.053    22.337 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.282    22.619    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X27Y24         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131    34.464    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    34.536 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.785    36.321    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X27Y24         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.221    36.542    
                         clock uncertainty           -0.035    36.506    
    SLICE_X27Y24         FDCE (Setup_fdce_C_D)       -0.112    36.394    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.394    
                         arrival time                         -22.619    
  -------------------------------------------------------------------
                         slack                                 13.775    

Slack (MET) :             13.811ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.807ns  (logic 0.317ns (11.295%)  route 2.490ns (88.705%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 36.321 - 33.333 ) 
    Source Clock Delay      (SCD):    3.124ns = ( 19.790 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.314    17.980    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080    18.060 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.730    19.790    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X41Y87         FDRE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.223    20.013 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.178    20.191    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X39Y87         LUT6 (Prop_lut6_I0_O)        0.043    20.234 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           2.055    22.289    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X28Y23         LUT5 (Prop_lut5_I4_O)        0.051    22.340 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.256    22.597    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X27Y24         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131    34.464    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    34.536 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.785    36.321    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X27Y24         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.221    36.542    
                         clock uncertainty           -0.035    36.506    
    SLICE_X27Y24         FDCE (Setup_fdce_C_D)       -0.099    36.407    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.407    
                         arrival time                         -22.597    
  -------------------------------------------------------------------
                         slack                                 13.811    

Slack (MET) :             14.188ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.561ns  (logic 0.309ns (12.065%)  route 2.252ns (87.935%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 36.321 - 33.333 ) 
    Source Clock Delay      (SCD):    3.124ns = ( 19.790 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.314    17.980    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080    18.060 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.730    19.790    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X41Y87         FDRE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.223    20.013 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.178    20.191    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X39Y87         LUT6 (Prop_lut6_I0_O)        0.043    20.234 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           2.074    22.308    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X27Y24         LUT3 (Prop_lut3_I2_O)        0.043    22.351 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.351    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X27Y24         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131    34.464    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    34.536 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.785    36.321    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X27Y24         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.221    36.542    
                         clock uncertainty           -0.035    36.506    
    SLICE_X27Y24         FDCE (Setup_fdce_C_D)        0.033    36.539    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.539    
                         arrival time                         -22.351    
  -------------------------------------------------------------------
                         slack                                 14.188    

Slack (MET) :             14.198ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.570ns  (logic 0.318ns (12.373%)  route 2.252ns (87.627%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 36.321 - 33.333 ) 
    Source Clock Delay      (SCD):    3.124ns = ( 19.790 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.314    17.980    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080    18.060 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.730    19.790    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X41Y87         FDRE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.223    20.013 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.178    20.191    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X39Y87         LUT6 (Prop_lut6_I0_O)        0.043    20.234 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           2.074    22.308    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X27Y24         LUT4 (Prop_lut4_I3_O)        0.052    22.360 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.360    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X27Y24         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131    34.464    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    34.536 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.785    36.321    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X27Y24         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.221    36.542    
                         clock uncertainty           -0.035    36.506    
    SLICE_X27Y24         FDCE (Setup_fdce_C_D)        0.052    36.558    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.558    
                         arrival time                         -22.360    
  -------------------------------------------------------------------
                         slack                                 14.198    

Slack (MET) :             14.201ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.546ns  (logic 0.309ns (12.137%)  route 2.237ns (87.863%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 36.321 - 33.333 ) 
    Source Clock Delay      (SCD):    3.124ns = ( 19.790 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.314    17.980    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080    18.060 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.730    19.790    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X41Y87         FDRE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.223    20.013 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.178    20.191    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X39Y87         LUT6 (Prop_lut6_I0_O)        0.043    20.234 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           2.059    22.293    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X27Y24         LUT6 (Prop_lut6_I5_O)        0.043    22.336 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.336    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X27Y24         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131    34.464    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    34.536 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.785    36.321    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X27Y24         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.221    36.542    
                         clock uncertainty           -0.035    36.506    
    SLICE_X27Y24         FDCE (Setup_fdce_C_D)        0.031    36.537    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.537    
                         arrival time                         -22.336    
  -------------------------------------------------------------------
                         slack                                 14.201    

Slack (MET) :             14.202ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.546ns  (logic 0.309ns (12.137%)  route 2.237ns (87.863%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 36.321 - 33.333 ) 
    Source Clock Delay      (SCD):    3.124ns = ( 19.790 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.314    17.980    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080    18.060 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.730    19.790    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X41Y87         FDRE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.223    20.013 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.178    20.191    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X39Y87         LUT6 (Prop_lut6_I0_O)        0.043    20.234 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           2.059    22.293    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X27Y24         LUT2 (Prop_lut2_I0_O)        0.043    22.336 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.336    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X27Y24         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131    34.464    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    34.536 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.785    36.321    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X27Y24         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.221    36.542    
                         clock uncertainty           -0.035    36.506    
    SLICE_X27Y24         FDCE (Setup_fdce_C_D)        0.032    36.538    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.538    
                         arrival time                         -22.336    
  -------------------------------------------------------------------
                         slack                                 14.202    

Slack (MET) :             14.214ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.554ns  (logic 0.317ns (12.412%)  route 2.237ns (87.588%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 36.321 - 33.333 ) 
    Source Clock Delay      (SCD):    3.124ns = ( 19.790 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.314    17.980    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080    18.060 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.730    19.790    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X41Y87         FDRE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.223    20.013 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.178    20.191    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X39Y87         LUT6 (Prop_lut6_I0_O)        0.043    20.234 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           2.059    22.293    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X27Y24         LUT3 (Prop_lut3_I2_O)        0.051    22.344 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.344    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X27Y24         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131    34.464    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    34.536 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.785    36.321    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X27Y24         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.221    36.542    
                         clock uncertainty           -0.035    36.506    
    SLICE_X27Y24         FDCE (Setup_fdce_C_D)        0.052    36.558    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.558    
                         arrival time                         -22.344    
  -------------------------------------------------------------------
                         slack                                 14.214    

Slack (MET) :             14.307ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.442ns  (logic 0.309ns (12.653%)  route 2.133ns (87.347%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 36.321 - 33.333 ) 
    Source Clock Delay      (SCD):    3.124ns = ( 19.790 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.314    17.980    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080    18.060 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.730    19.790    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X41Y87         FDRE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.223    20.013 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.178    20.191    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X39Y87         LUT6 (Prop_lut6_I0_O)        0.043    20.234 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.955    22.189    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X27Y24         LUT3 (Prop_lut3_I2_O)        0.043    22.232 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.232    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X27Y24         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131    34.464    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    34.536 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.785    36.321    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X27Y24         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.221    36.542    
                         clock uncertainty           -0.035    36.506    
    SLICE_X27Y24         FDCE (Setup_fdce_C_D)        0.033    36.539    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.539    
                         arrival time                         -22.232    
  -------------------------------------------------------------------
                         slack                                 14.307    

Slack (MET) :             15.033ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        1.385ns  (logic 0.302ns (21.803%)  route 1.083ns (78.197%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 19.465 - 16.667 ) 
    Source Clock Delay      (SCD):    3.126ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.314     1.314    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     1.394 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.732     3.126    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X41Y90         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.216     3.342 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           0.595     3.936    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/tdi_shifter_reg[0][4]
    SLICE_X41Y89         LUT6 (Prop_lut6_I1_O)        0.043     3.979 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.219     4.198    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X41Y89         LUT5 (Prop_lut5_I0_O)        0.043     4.241 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.270     4.511    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X41Y87         FDRE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131    17.797    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    17.869 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.596    19.465    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X41Y87         FDRE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.302    19.767    
                         clock uncertainty           -0.035    19.732    
    SLICE_X41Y87         FDRE (Setup_fdre_C_CE)      -0.188    19.544    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.544    
                         arrival time                          -4.511    
  -------------------------------------------------------------------
                         slack                                 15.033    

Slack (MET) :             15.769ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.844ns  (logic 0.309ns (36.590%)  route 0.535ns (63.410%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 36.131 - 33.333 ) 
    Source Clock Delay      (SCD):    3.124ns = ( 19.790 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.314    17.980    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080    18.060 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.730    19.790    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X41Y87         FDRE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.223    20.013 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.359    20.372    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X40Y85         LUT6 (Prop_lut6_I4_O)        0.043    20.415 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.177    20.592    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X39Y85         LUT6 (Prop_lut6_I1_O)        0.043    20.635 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    20.635    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X39Y85         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131    34.464    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    34.536 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.595    36.131    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X39Y85         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.276    36.407    
                         clock uncertainty           -0.035    36.371    
    SLICE_X39Y85         FDCE (Setup_fdce_C_D)        0.032    36.403    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.403    
                         arrival time                         -20.635    
  -------------------------------------------------------------------
                         slack                                 15.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.706     0.706    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.732 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.729     1.461    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X61Y98         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDCE (Prop_fdce_C_Q)         0.100     1.561 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.055     1.615    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X61Y98         FDPE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.825     0.825    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.855 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.991     1.846    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X61Y98         FDPE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.385     1.461    
    SLICE_X61Y98         FDPE (Hold_fdpe_C_D)         0.047     1.508    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.107ns (54.707%)  route 0.089ns (45.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.706     0.706    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.732 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.729     1.461    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X62Y99         FDPE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDPE (Prop_fdpe_C_Q)         0.107     1.568 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.089     1.656    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X62Y98         SRL16E                                       r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.825     0.825    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.855 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.991     1.846    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X62Y98         SRL16E                                       r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.371     1.475    
    SLICE_X62Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.058     1.533    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.344%)  route 0.055ns (31.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.706     0.706    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.732 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.729     1.461    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X62Y99         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDCE (Prop_fdce_C_Q)         0.118     1.579 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.055     1.633    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X62Y99         FDPE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.825     0.825    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.855 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.991     1.846    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X62Y99         FDPE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.385     1.461    
    SLICE_X62Y99         FDPE (Hold_fdpe_C_D)         0.042     1.503    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.179%)  route 0.053ns (36.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.706     0.706    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.732 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.900     1.632    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y8          FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDCE (Prop_fdce_C_Q)         0.091     1.723 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/Q
                         net (fo=2, routed)           0.053     1.776    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[11]
    SLICE_X12Y8          FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.825     0.825    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.855 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.184     2.039    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y8          FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                         clock pessimism             -0.396     1.643    
    SLICE_X12Y8          FDCE (Hold_fdce_C_D)         0.001     1.644    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.859%)  route 0.093ns (48.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.706     0.706    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.732 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.900     1.632    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y8          FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDCE (Prop_fdce_C_Q)         0.100     1.732 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[14]/Q
                         net (fo=2, routed)           0.093     1.824    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[18]
    SLICE_X11Y9          FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.825     0.825    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.855 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.185     2.040    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y9          FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
                         clock pessimism             -0.394     1.646    
    SLICE_X11Y9          FDCE (Hold_fdce_C_D)         0.040     1.686    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.142%)  route 0.096ns (48.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.706     0.706    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.732 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.900     1.632    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y8          FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDCE (Prop_fdce_C_Q)         0.100     1.732 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/Q
                         net (fo=2, routed)           0.096     1.827    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[15]
    SLICE_X13Y9          FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.825     0.825    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.855 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.184     2.039    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y9          FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                         clock pessimism             -0.393     1.646    
    SLICE_X13Y9          FDCE (Hold_fdce_C_D)         0.033     1.679    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.157ns (74.210%)  route 0.055ns (25.790%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.706     0.706    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.732 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.806     1.538    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X43Y88         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDCE (Prop_fdce_C_Q)         0.091     1.629 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/Q
                         net (fo=6, routed)           0.055     1.683    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/A3
    SLICE_X43Y88         LUT6 (Prop_lut6_I0_O)        0.066     1.749 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.749    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[4]
    SLICE_X43Y88         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.825     0.825    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.855 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.068     1.923    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X43Y88         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/C
                         clock pessimism             -0.385     1.538    
    SLICE_X43Y88         FDCE (Hold_fdce_C_D)         0.060     1.598    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.091ns (39.511%)  route 0.139ns (60.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.706     0.706    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.732 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.729     1.461    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X61Y98         FDPE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDPE (Prop_fdpe_C_Q)         0.091     1.552 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.139     1.691    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X62Y98         SRL16E                                       r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.825     0.825    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.855 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.991     1.846    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X62Y98         SRL16E                                       r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.371     1.475    
    SLICE_X62Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     1.539    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.100ns (53.440%)  route 0.087ns (46.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.706     0.706    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.732 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.900     1.632    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y8          FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDCE (Prop_fdce_C_Q)         0.100     1.732 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/Q
                         net (fo=2, routed)           0.087     1.819    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[13]
    SLICE_X13Y8          FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.825     0.825    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.855 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.184     2.039    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y8          FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
                         clock pessimism             -0.407     1.632    
    SLICE_X13Y8          FDCE (Hold_fdce_C_D)         0.033     1.665    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.100ns (53.047%)  route 0.089ns (46.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.706     0.706    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.732 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.900     1.632    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y8          FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDCE (Prop_fdce_C_Q)         0.100     1.732 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/Q
                         net (fo=2, routed)           0.089     1.820    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[30]
    SLICE_X11Y8          FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.825     0.825    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.855 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.185     2.040    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y8          FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
                         clock pessimism             -0.408     1.632    
    SLICE_X11Y8          FDCE (Hold_fdce_C_D)         0.033     1.665    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            1.349         33.333      31.984     BUFGCTRL_X0Y3  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X41Y86   control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X41Y86   control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X44Y85   control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X44Y82   control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[3]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X42Y86   control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X42Y86   control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[15]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X42Y87   control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[15]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X43Y88   control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X41Y90   control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X62Y98   control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X62Y98   control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X62Y98   control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X14Y13   control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.550         16.666      16.116     SLICE_X14Y13   control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.550         16.666      16.116     SLICE_X12Y14   control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.550         16.666      16.116     SLICE_X12Y16   control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.550         16.666      16.116     SLICE_X12Y18   control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.550         16.667      16.117     SLICE_X42Y88   control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.550         16.667      16.117     SLICE_X42Y88   control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X42Y88   control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X42Y88   control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X42Y88   control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X42Y88   control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X62Y98   control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X62Y98   control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X62Y98   control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X26Y31   control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X26Y31   control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X26Y31   control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       13.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.517ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.649ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.259ns  (logic 0.291ns (6.833%)  route 3.968ns (93.167%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 39.194 - 33.333 ) 
    Source Clock Delay      (SCD):    4.920ns = ( 21.587 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.920    21.587    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y89         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDCE (Prop_fdce_C_Q)         0.162    21.749 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.700    22.448    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X40Y87         LUT3 (Prop_lut3_I2_O)        0.043    22.491 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.609    23.100    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X37Y83         LUT4 (Prop_lut4_I2_O)        0.043    23.143 f  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.434    23.578    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X34Y81         LUT5 (Prop_lut5_I0_O)        0.043    23.621 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           2.225    25.846    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X29Y7          FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          5.860    39.194    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y7          FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.574    39.768    
                         clock uncertainty           -0.035    39.732    
    SLICE_X29Y7          FDCE (Setup_fdce_C_CE)      -0.237    39.495    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         39.495    
                         arrival time                         -25.846    
  -------------------------------------------------------------------
                         slack                                 13.649    

Slack (MET) :             13.716ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.639ns  (logic 0.291ns (6.273%)  route 4.348ns (93.726%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.307ns = ( 39.640 - 33.333 ) 
    Source Clock Delay      (SCD):    4.920ns = ( 21.587 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.920    21.587    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y89         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDCE (Prop_fdce_C_Q)         0.162    21.749 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.700    22.448    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X40Y87         LUT3 (Prop_lut3_I2_O)        0.043    22.491 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.609    23.100    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X37Y83         LUT4 (Prop_lut4_I2_O)        0.043    23.143 f  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.434    23.578    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X34Y81         LUT5 (Prop_lut5_I0_O)        0.043    23.621 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           2.605    26.226    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X16Y9          FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          6.307    39.640    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X16Y9          FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.574    40.214    
                         clock uncertainty           -0.035    40.178    
    SLICE_X16Y9          FDCE (Setup_fdce_C_CE)      -0.237    39.941    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.941    
                         arrival time                         -26.226    
  -------------------------------------------------------------------
                         slack                                 13.716    

Slack (MET) :             13.751ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.073ns  (logic 0.291ns (7.145%)  route 3.782ns (92.855%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.776ns = ( 39.109 - 33.333 ) 
    Source Clock Delay      (SCD):    4.920ns = ( 21.587 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.920    21.587    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y89         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDCE (Prop_fdce_C_Q)         0.162    21.749 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.700    22.448    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X40Y87         LUT3 (Prop_lut3_I2_O)        0.043    22.491 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.609    23.100    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X37Y83         LUT4 (Prop_lut4_I2_O)        0.043    23.143 f  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.434    23.578    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X34Y81         LUT5 (Prop_lut5_I0_O)        0.043    23.621 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           2.039    25.659    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X31Y9          FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          5.776    39.109    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y9          FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.574    39.683    
                         clock uncertainty           -0.035    39.647    
    SLICE_X31Y9          FDCE (Setup_fdce_C_CE)      -0.237    39.410    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         39.410    
                         arrival time                         -25.659    
  -------------------------------------------------------------------
                         slack                                 13.751    

Slack (MET) :             13.792ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.469ns  (logic 0.291ns (6.512%)  route 4.178ns (93.488%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.213ns = ( 39.546 - 33.333 ) 
    Source Clock Delay      (SCD):    4.920ns = ( 21.587 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.920    21.587    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y89         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDCE (Prop_fdce_C_Q)         0.162    21.749 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.700    22.448    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X40Y87         LUT3 (Prop_lut3_I2_O)        0.043    22.491 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.609    23.100    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X37Y83         LUT4 (Prop_lut4_I2_O)        0.043    23.143 f  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.434    23.578    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X34Y81         LUT5 (Prop_lut5_I0_O)        0.043    23.621 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           2.435    26.056    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X16Y6          FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          6.213    39.546    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X16Y6          FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.574    40.120    
                         clock uncertainty           -0.035    40.084    
    SLICE_X16Y6          FDCE (Setup_fdce_C_CE)      -0.237    39.847    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         39.847    
                         arrival time                         -26.056    
  -------------------------------------------------------------------
                         slack                                 13.792    

Slack (MET) :             13.792ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.469ns  (logic 0.291ns (6.512%)  route 4.178ns (93.488%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.213ns = ( 39.546 - 33.333 ) 
    Source Clock Delay      (SCD):    4.920ns = ( 21.587 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.920    21.587    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y89         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDCE (Prop_fdce_C_Q)         0.162    21.749 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.700    22.448    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X40Y87         LUT3 (Prop_lut3_I2_O)        0.043    22.491 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.609    23.100    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X37Y83         LUT4 (Prop_lut4_I2_O)        0.043    23.143 f  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.434    23.578    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X34Y81         LUT5 (Prop_lut5_I0_O)        0.043    23.621 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           2.435    26.056    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X16Y6          FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          6.213    39.546    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X16Y6          FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.574    40.120    
                         clock uncertainty           -0.035    40.084    
    SLICE_X16Y6          FDCE (Setup_fdce_C_CE)      -0.237    39.847    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         39.847    
                         arrival time                         -26.056    
  -------------------------------------------------------------------
                         slack                                 13.792    

Slack (MET) :             13.810ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.377ns  (logic 0.291ns (6.649%)  route 4.086ns (93.351%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns = ( 39.472 - 33.333 ) 
    Source Clock Delay      (SCD):    4.920ns = ( 21.587 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.920    21.587    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y89         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDCE (Prop_fdce_C_Q)         0.162    21.749 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.700    22.448    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X40Y87         LUT3 (Prop_lut3_I2_O)        0.043    22.491 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.609    23.100    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X37Y83         LUT4 (Prop_lut4_I2_O)        0.043    23.143 f  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.434    23.578    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X34Y81         LUT5 (Prop_lut5_I0_O)        0.043    23.621 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           2.343    25.964    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X20Y6          FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          6.139    39.472    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X20Y6          FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.574    40.046    
                         clock uncertainty           -0.035    40.011    
    SLICE_X20Y6          FDCE (Setup_fdce_C_CE)      -0.237    39.774    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         39.774    
                         arrival time                         -25.964    
  -------------------------------------------------------------------
                         slack                                 13.810    

Slack (MET) :             13.873ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.407ns  (logic 0.291ns (6.603%)  route 4.116ns (93.397%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.230ns = ( 39.563 - 33.333 ) 
    Source Clock Delay      (SCD):    4.920ns = ( 21.587 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.920    21.587    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y89         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDCE (Prop_fdce_C_Q)         0.162    21.749 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.700    22.448    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X40Y87         LUT3 (Prop_lut3_I2_O)        0.043    22.491 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.609    23.100    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X37Y83         LUT4 (Prop_lut4_I2_O)        0.043    23.143 f  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.434    23.578    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X34Y81         LUT5 (Prop_lut5_I0_O)        0.043    23.621 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           2.373    25.994    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X18Y8          FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          6.230    39.563    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X18Y8          FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.574    40.137    
                         clock uncertainty           -0.035    40.102    
    SLICE_X18Y8          FDCE (Setup_fdce_C_CE)      -0.235    39.867    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.867    
                         arrival time                         -25.994    
  -------------------------------------------------------------------
                         slack                                 13.873    

Slack (MET) :             14.118ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.388ns  (logic 0.291ns (6.631%)  route 4.097ns (93.369%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.459ns = ( 39.792 - 33.333 ) 
    Source Clock Delay      (SCD):    4.920ns = ( 21.587 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.920    21.587    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y89         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDCE (Prop_fdce_C_Q)         0.162    21.749 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.700    22.448    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X40Y87         LUT3 (Prop_lut3_I2_O)        0.043    22.491 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.609    23.100    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X37Y83         LUT4 (Prop_lut4_I2_O)        0.043    23.143 f  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.434    23.578    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X34Y81         LUT5 (Prop_lut5_I0_O)        0.043    23.621 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           2.354    25.975    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X19Y9          FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          6.459    39.792    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X19Y9          FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.574    40.366    
                         clock uncertainty           -0.035    40.331    
    SLICE_X19Y9          FDCE (Setup_fdce_C_CE)      -0.237    40.094    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         40.094    
                         arrival time                         -25.975    
  -------------------------------------------------------------------
                         slack                                 14.118    

Slack (MET) :             14.120ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.385ns  (logic 0.291ns (6.636%)  route 4.094ns (93.364%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.458ns = ( 39.791 - 33.333 ) 
    Source Clock Delay      (SCD):    4.920ns = ( 21.587 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.920    21.587    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y89         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDCE (Prop_fdce_C_Q)         0.162    21.749 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.700    22.448    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X40Y87         LUT3 (Prop_lut3_I2_O)        0.043    22.491 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.609    23.100    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X37Y83         LUT4 (Prop_lut4_I2_O)        0.043    23.143 f  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.434    23.578    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X34Y81         LUT5 (Prop_lut5_I0_O)        0.043    23.621 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           2.351    25.972    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X17Y8          FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          6.458    39.791    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X17Y8          FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.574    40.365    
                         clock uncertainty           -0.035    40.330    
    SLICE_X17Y8          FDCE (Setup_fdce_C_CE)      -0.237    40.093    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         40.093    
                         arrival time                         -25.972    
  -------------------------------------------------------------------
                         slack                                 14.120    

Slack (MET) :             14.242ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.104ns  (logic 0.311ns (14.784%)  route 1.793ns (85.216%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.070ns = ( 37.403 - 33.333 ) 
    Source Clock Delay      (SCD):    5.021ns = ( 21.687 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          5.021    21.687    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X40Y86         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDCE (Prop_fdce_C_Q)         0.172    21.859 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.032    22.891    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X40Y86         LUT2 (Prop_lut2_I1_O)        0.043    22.934 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1[15]_i_3/O
                         net (fo=2, routed)           0.174    23.109    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1[15]_i_3_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I0_O)        0.043    23.152 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_3/O
                         net (fo=4, routed)           0.586    23.738    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl0
    SLICE_X41Y89         LUT3 (Prop_lut3_I1_O)        0.053    23.791 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000    23.791    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X41Y89         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.070    37.403    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X41Y89         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism              0.656    38.059    
                         clock uncertainty           -0.035    38.023    
    SLICE_X41Y89         FDCE (Setup_fdce_C_D)        0.009    38.032    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         38.032    
                         arrival time                         -23.791    
  -------------------------------------------------------------------
                         slack                                 14.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.107ns (19.402%)  route 0.444ns (80.598%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.257ns
    Source Clock Delay      (SCD):    2.818ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.818     2.818    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X41Y89         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDCE (Prop_fdce_C_Q)         0.079     2.897 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.444     3.341    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X41Y89         LUT3 (Prop_lut3_I2_O)        0.028     3.369 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     3.369    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X41Y89         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.257     3.257    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X41Y89         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.439     2.818    
    SLICE_X41Y89         FDCE (Hold_fdce_C_D)         0.034     2.852    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -2.852    
                         arrival time                           3.369    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.762ns  (logic 0.107ns (14.042%)  route 0.655ns (85.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.367ns = ( 20.034 - 16.667 ) 
    Source Clock Delay      (SCD):    2.729ns = ( 19.396 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.729    19.396    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X43Y90         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.079    19.475 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.250    19.725    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.028    19.753 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.405    20.158    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X39Y89         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.367    20.034    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y89         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.409    19.625    
    SLICE_X39Y89         FDCE (Hold_fdce_C_CE)       -0.016    19.609    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -19.609    
                         arrival time                          20.158    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.762ns  (logic 0.107ns (14.042%)  route 0.655ns (85.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.367ns = ( 20.034 - 16.667 ) 
    Source Clock Delay      (SCD):    2.729ns = ( 19.396 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.729    19.396    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X43Y90         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.079    19.475 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.250    19.725    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.028    19.753 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.405    20.158    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X39Y89         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.367    20.034    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y89         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.409    19.625    
    SLICE_X39Y89         FDCE (Hold_fdce_C_CE)       -0.016    19.609    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -19.609    
                         arrival time                          20.158    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.762ns  (logic 0.107ns (14.042%)  route 0.655ns (85.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.367ns = ( 20.034 - 16.667 ) 
    Source Clock Delay      (SCD):    2.729ns = ( 19.396 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.729    19.396    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X43Y90         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.079    19.475 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.250    19.725    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.028    19.753 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.405    20.158    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X39Y89         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.367    20.034    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y89         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.409    19.625    
    SLICE_X39Y89         FDCE (Hold_fdce_C_CE)       -0.016    19.609    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -19.609    
                         arrival time                          20.158    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.762ns  (logic 0.107ns (14.042%)  route 0.655ns (85.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.367ns = ( 20.034 - 16.667 ) 
    Source Clock Delay      (SCD):    2.729ns = ( 19.396 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.729    19.396    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X43Y90         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.079    19.475 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.250    19.725    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.028    19.753 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.405    20.158    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X39Y89         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.367    20.034    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y89         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.409    19.625    
    SLICE_X39Y89         FDCE (Hold_fdce_C_CE)       -0.016    19.609    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -19.609    
                         arrival time                          20.158    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.762ns  (logic 0.107ns (14.042%)  route 0.655ns (85.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.367ns = ( 20.034 - 16.667 ) 
    Source Clock Delay      (SCD):    2.729ns = ( 19.396 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.729    19.396    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X43Y90         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.079    19.475 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.250    19.725    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.028    19.753 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.405    20.158    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X39Y89         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.367    20.034    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y89         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.409    19.625    
    SLICE_X39Y89         FDCE (Hold_fdce_C_CE)       -0.016    19.609    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -19.609    
                         arrival time                          20.158    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.762ns  (logic 0.107ns (14.042%)  route 0.655ns (85.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.367ns = ( 20.034 - 16.667 ) 
    Source Clock Delay      (SCD):    2.729ns = ( 19.396 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.729    19.396    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X43Y90         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.079    19.475 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.250    19.725    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.028    19.753 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.405    20.158    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X39Y89         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.367    20.034    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y89         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.409    19.625    
    SLICE_X39Y89         FDCE (Hold_fdce_C_CE)       -0.016    19.609    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -19.609    
                         arrival time                          20.158    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.762ns  (logic 0.107ns (14.042%)  route 0.655ns (85.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.367ns = ( 20.034 - 16.667 ) 
    Source Clock Delay      (SCD):    2.729ns = ( 19.396 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.729    19.396    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X43Y90         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.079    19.475 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.250    19.725    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.028    19.753 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.405    20.158    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X39Y89         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.367    20.034    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y89         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.409    19.625    
    SLICE_X39Y89         FDCE (Hold_fdce_C_CE)       -0.016    19.609    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -19.609    
                         arrival time                          20.158    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.762ns  (logic 0.107ns (14.042%)  route 0.655ns (85.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.367ns = ( 20.034 - 16.667 ) 
    Source Clock Delay      (SCD):    2.729ns = ( 19.396 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.729    19.396    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X43Y90         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDCE (Prop_fdce_C_Q)         0.079    19.475 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.250    19.725    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X40Y90         LUT5 (Prop_lut5_I4_O)        0.028    19.753 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.405    20.158    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X39Y89         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.367    20.034    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y89         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.409    19.625    
    SLICE_X39Y89         FDCE (Hold_fdce_C_CE)       -0.016    19.609    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -19.609    
                         arrival time                          20.158    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.107ns (18.170%)  route 0.482ns (81.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.257ns
    Source Clock Delay      (SCD):    2.818ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.818     2.818    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X41Y89         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDCE (Prop_fdce_C_Q)         0.079     2.897 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.482     3.379    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X41Y89         LUT3 (Prop_lut3_I2_O)        0.028     3.407 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     3.407    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X41Y89         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.257     3.257    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X41Y89         FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.439     2.818    
    SLICE_X41Y89         FDCE (Hold_fdce_C_D)         0.034     2.852    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -2.852    
                         arrival time                           3.407    
  -------------------------------------------------------------------
                         slack                                  0.555    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X39Y89  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X39Y89  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X39Y89  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X39Y89  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X40Y89  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X40Y89  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X40Y89  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X40Y89  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X41Y89  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.700         33.333      32.633     SLICE_X41Y89  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.666      16.266     SLICE_X40Y89  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.666      16.266     SLICE_X40Y89  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.666      16.266     SLICE_X40Y89  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.666      16.266     SLICE_X40Y89  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.666      16.266     SLICE_X41Y89  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X39Y89  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X39Y89  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X39Y89  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X39Y89  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X39Y89  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         16.666      16.266     SLICE_X40Y87  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         16.667      16.267     SLICE_X40Y87  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
High Pulse Width  Slow    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X43Y90  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X43Y90  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X43Y90  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
High Pulse Width  Slow    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X43Y90  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
High Pulse Width  Slow    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X16Y6   control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X16Y6   control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C    n/a            0.350         16.667      16.316     SLICE_X41Y89  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.667      16.316     SLICE_X41Y89  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.474ns (16.724%)  route 2.360ns (83.276%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.933ns = ( 5.036 - 3.103 ) 
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.787     2.139    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X198Y483       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y483       FDRE (Prop_fdre_C_Q)         0.216     2.355 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[28]/Q
                         net (fo=14, routed)          0.521     2.876    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[28]
    SLICE_X194Y481       LUT2 (Prop_lut2_I1_O)        0.043     2.919 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_4/O
                         net (fo=1, routed)           0.296     3.215    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_4_n_0
    SLICE_X193Y481       LUT6 (Prop_lut6_I5_O)        0.043     3.258 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_1/O
                         net (fo=6, routed)           0.468     3.726    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[2]_0
    SLICE_X195Y483       LUT3 (Prop_lut3_I2_O)        0.043     3.769 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_16/O
                         net (fo=1, routed)           0.410     4.179    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_16_n_0
    SLICE_X193Y484       LUT6 (Prop_lut6_I4_O)        0.043     4.222 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_8/O
                         net (fo=2, routed)           0.432     4.654    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_8_n_0
    SLICE_X192Y483       LUT6 (Prop_lut6_I4_O)        0.043     4.697 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[1]_i_3/O
                         net (fo=1, routed)           0.233     4.930    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[1]_i_3_n_0
    SLICE_X192Y481       LUT6 (Prop_lut6_I2_O)        0.043     4.973 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.973    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[1]_i_1_n_0
    SLICE_X192Y481       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.734     5.036    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X192Y481       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/C
                         clock pessimism              0.153     5.189    
                         clock uncertainty           -0.035     5.154    
    SLICE_X192Y481       FDRE (Setup_fdre_C_D)        0.065     5.219    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.219    
                         arrival time                          -4.973    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.474ns (16.938%)  route 2.324ns (83.062%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.933ns = ( 5.036 - 3.103 ) 
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.787     2.139    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X198Y483       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y483       FDRE (Prop_fdre_C_Q)         0.216     2.355 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[28]/Q
                         net (fo=14, routed)          0.521     2.876    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[28]
    SLICE_X194Y481       LUT2 (Prop_lut2_I1_O)        0.043     2.919 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_4/O
                         net (fo=1, routed)           0.296     3.215    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_4_n_0
    SLICE_X193Y481       LUT6 (Prop_lut6_I5_O)        0.043     3.258 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_1/O
                         net (fo=6, routed)           0.468     3.726    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[2]_0
    SLICE_X195Y483       LUT3 (Prop_lut3_I2_O)        0.043     3.769 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_16/O
                         net (fo=1, routed)           0.410     4.179    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_16_n_0
    SLICE_X193Y484       LUT6 (Prop_lut6_I4_O)        0.043     4.222 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_8/O
                         net (fo=2, routed)           0.304     4.526    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_8_n_0
    SLICE_X192Y483       LUT6 (Prop_lut6_I1_O)        0.043     4.569 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_4/O
                         net (fo=1, routed)           0.326     4.894    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_4_n_0
    SLICE_X192Y481       LUT6 (Prop_lut6_I3_O)        0.043     4.937 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.937    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_1_n_0
    SLICE_X192Y481       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.734     5.036    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X192Y481       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/C
                         clock pessimism              0.153     5.189    
                         clock uncertainty           -0.035     5.154    
    SLICE_X192Y481       FDRE (Setup_fdre_C_D)        0.066     5.220    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out_reg/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 0.948ns (37.026%)  route 1.612ns (62.974%))
  Logic Levels:           9  (CARRY4=6 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.884ns = ( 4.987 - 3.103 ) 
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.786     2.138    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X197Y483       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y483       FDRE (Prop_fdre_C_Q)         0.216     2.354 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[7]/Q
                         net (fo=16, routed)          0.656     3.010    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/Q[5]
    SLICE_X197Y478       LUT5 (Prop_lut5_I1_O)        0.043     3.053 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry_i_3/O
                         net (fo=1, routed)           0.000     3.053    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry_i_3_n_0
    SLICE_X197Y478       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     3.310 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.310    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry_n_0
    SLICE_X197Y479       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.359 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.359    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry__0_n_0
    SLICE_X197Y480       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.408 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.408    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry__1_n_0
    SLICE_X197Y481       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.457 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.457    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry__2_n_0
    SLICE_X197Y482       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.506 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.506    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry__3_n_0
    SLICE_X197Y483       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075     3.581 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry__4/CO[1]
                         net (fo=3, routed)           0.634     4.215    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/rx_66_enc_reg_reg[65][0]
    SLICE_X186Y481       LUT6 (Prop_lut6_I1_O)        0.118     4.333 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/mcp1_err_block_count_inc_out_i_2/O
                         net (fo=1, routed)           0.322     4.655    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/b_lock_mod_reg
    SLICE_X187Y481       LUT5 (Prop_lut5_I1_O)        0.043     4.698 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out_i_1/O
                         net (fo=1, routed)           0.000     4.698    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out_i_1_n_0
    SLICE_X187Y481       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.685     4.987    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/rxusrclk2
    SLICE_X187Y481       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out_reg/C
                         clock pessimism              0.153     5.140    
                         clock uncertainty           -0.035     5.105    
    SLICE_X187Y481       FDRE (Setup_fdre_C_D)        0.033     5.138    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out_reg
  -------------------------------------------------------------------
                         required time                          5.138    
                         arrival time                          -4.698    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.598ns  (logic 0.564ns (21.712%)  route 2.034ns (78.288%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.933ns = ( 5.036 - 3.103 ) 
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.787     2.139    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X198Y483       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y483       FDRE (Prop_fdre_C_Q)         0.216     2.355 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[28]/Q
                         net (fo=14, routed)          0.521     2.876    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[28]
    SLICE_X194Y481       LUT2 (Prop_lut2_I1_O)        0.043     2.919 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_4/O
                         net (fo=1, routed)           0.296     3.215    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_4_n_0
    SLICE_X193Y481       LUT6 (Prop_lut6_I5_O)        0.043     3.258 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_1/O
                         net (fo=6, routed)           0.345     3.604    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[2]_0
    SLICE_X194Y481       LUT2 (Prop_lut2_I0_O)        0.050     3.654 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_17/O
                         net (fo=2, routed)           0.347     4.001    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_17_n_0
    SLICE_X193Y484       LUT6 (Prop_lut6_I5_O)        0.126     4.127 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_7/O
                         net (fo=1, routed)           0.266     4.392    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_7_n_0
    SLICE_X192Y484       LUT6 (Prop_lut6_I0_O)        0.043     4.435 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_3/O
                         net (fo=1, routed)           0.259     4.694    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/valid_control_T
    SLICE_X192Y481       LUT6 (Prop_lut6_I1_O)        0.043     4.737 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.737    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_1_n_0
    SLICE_X192Y481       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.734     5.036    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X192Y481       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]/C
                         clock pessimism              0.153     5.189    
                         clock uncertainty           -0.035     5.154    
    SLICE_X192Y481       FDRE (Setup_fdre_C_D)        0.064     5.218    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.218    
                         arrival time                          -4.737    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/rx_sample_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.404ns (17.425%)  route 1.915ns (82.575%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 5.053 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.806     2.158    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/CLK
    SLICE_X221Y497       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/rx_sample_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y497       FDRE (Prop_fdre_C_Q)         0.198     2.356 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/rx_sample_reg[2]/Q
                         net (fo=3, routed)           0.791     3.147    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/rx_sample[2]
    SLICE_X211Y487       LUT6 (Prop_lut6_I3_O)        0.120     3.267 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3/O
                         net (fo=1, routed)           0.217     3.484    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3_n_0
    SLICE_X211Y487       LUT6 (Prop_lut6_I1_O)        0.043     3.527 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_2/O
                         net (fo=3, routed)           0.312     3.839    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_watchdog_event1__2
    SLICE_X211Y483       LUT4 (Prop_lut4_I3_O)        0.043     3.882 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event[10]_i_2/O
                         net (fo=11, routed)          0.595     4.477    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event__0
    SLICE_X212Y490       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.751     5.053    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/CLK
    SLICE_X212Y490       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]/C
                         clock pessimism              0.153     5.206    
                         clock uncertainty           -0.035     5.171    
    SLICE_X212Y490       FDRE (Setup_fdre_C_CE)      -0.169     5.002    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]
  -------------------------------------------------------------------
                         required time                          5.002    
                         arrival time                          -4.477    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/rx_sample_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.404ns (17.425%)  route 1.915ns (82.575%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 5.053 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.806     2.158    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/CLK
    SLICE_X221Y497       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/rx_sample_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y497       FDRE (Prop_fdre_C_Q)         0.198     2.356 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/rx_sample_reg[2]/Q
                         net (fo=3, routed)           0.791     3.147    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/rx_sample[2]
    SLICE_X211Y487       LUT6 (Prop_lut6_I3_O)        0.120     3.267 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3/O
                         net (fo=1, routed)           0.217     3.484    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3_n_0
    SLICE_X211Y487       LUT6 (Prop_lut6_I1_O)        0.043     3.527 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_2/O
                         net (fo=3, routed)           0.312     3.839    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_watchdog_event1__2
    SLICE_X211Y483       LUT4 (Prop_lut4_I3_O)        0.043     3.882 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event[10]_i_2/O
                         net (fo=11, routed)          0.595     4.477    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event__0
    SLICE_X212Y490       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.751     5.053    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/CLK
    SLICE_X212Y490       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]/C
                         clock pessimism              0.153     5.206    
                         clock uncertainty           -0.035     5.171    
    SLICE_X212Y490       FDRE (Setup_fdre_C_CE)      -0.169     5.002    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]
  -------------------------------------------------------------------
                         required time                          5.002    
                         arrival time                          -4.477    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/rx_sample_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.404ns (17.425%)  route 1.915ns (82.575%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 5.053 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.806     2.158    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/CLK
    SLICE_X221Y497       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/rx_sample_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y497       FDRE (Prop_fdre_C_Q)         0.198     2.356 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/rx_sample_reg[2]/Q
                         net (fo=3, routed)           0.791     3.147    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/rx_sample[2]
    SLICE_X211Y487       LUT6 (Prop_lut6_I3_O)        0.120     3.267 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3/O
                         net (fo=1, routed)           0.217     3.484    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3_n_0
    SLICE_X211Y487       LUT6 (Prop_lut6_I1_O)        0.043     3.527 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_2/O
                         net (fo=3, routed)           0.312     3.839    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_watchdog_event1__2
    SLICE_X211Y483       LUT4 (Prop_lut4_I3_O)        0.043     3.882 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event[10]_i_2/O
                         net (fo=11, routed)          0.595     4.477    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event__0
    SLICE_X212Y490       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.751     5.053    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/CLK
    SLICE_X212Y490       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event_reg[7]/C
                         clock pessimism              0.153     5.206    
                         clock uncertainty           -0.035     5.171    
    SLICE_X212Y490       FDRE (Setup_fdre_C_CE)      -0.169     5.002    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event_reg[7]
  -------------------------------------------------------------------
                         required time                          5.002    
                         arrival time                          -4.477    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/rx_sample_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.404ns (17.425%)  route 1.915ns (82.575%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 5.053 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.806     2.158    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/CLK
    SLICE_X221Y497       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/rx_sample_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y497       FDRE (Prop_fdre_C_Q)         0.198     2.356 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/rx_sample_reg[2]/Q
                         net (fo=3, routed)           0.791     3.147    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/rx_sample[2]
    SLICE_X211Y487       LUT6 (Prop_lut6_I3_O)        0.120     3.267 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3/O
                         net (fo=1, routed)           0.217     3.484    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3_n_0
    SLICE_X211Y487       LUT6 (Prop_lut6_I1_O)        0.043     3.527 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_2/O
                         net (fo=3, routed)           0.312     3.839    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_watchdog_event1__2
    SLICE_X211Y483       LUT4 (Prop_lut4_I3_O)        0.043     3.882 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event[10]_i_2/O
                         net (fo=11, routed)          0.595     4.477    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event__0
    SLICE_X212Y490       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.751     5.053    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/CLK
    SLICE_X212Y490       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event_reg[8]/C
                         clock pessimism              0.153     5.206    
                         clock uncertainty           -0.035     5.171    
    SLICE_X212Y490       FDRE (Setup_fdre_C_CE)      -0.169     5.002    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event_reg[8]
  -------------------------------------------------------------------
                         required time                          5.002    
                         arrival time                          -4.477    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/rx_sample_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.404ns (17.425%)  route 1.915ns (82.575%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 5.053 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.806     2.158    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/CLK
    SLICE_X221Y497       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/rx_sample_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y497       FDRE (Prop_fdre_C_Q)         0.198     2.356 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/rx_sample_reg[2]/Q
                         net (fo=3, routed)           0.791     3.147    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/rx_sample[2]
    SLICE_X211Y487       LUT6 (Prop_lut6_I3_O)        0.120     3.267 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3/O
                         net (fo=1, routed)           0.217     3.484    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3_n_0
    SLICE_X211Y487       LUT6 (Prop_lut6_I1_O)        0.043     3.527 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_2/O
                         net (fo=3, routed)           0.312     3.839    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_watchdog_event1__2
    SLICE_X211Y483       LUT4 (Prop_lut4_I3_O)        0.043     3.882 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event[10]_i_2/O
                         net (fo=11, routed)          0.595     4.477    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event__0
    SLICE_X212Y490       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.751     5.053    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/CLK
    SLICE_X212Y490       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/C
                         clock pessimism              0.153     5.206    
                         clock uncertainty           -0.035     5.171    
    SLICE_X212Y490       FDRE (Setup_fdre_C_CE)      -0.169     5.002    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]
  -------------------------------------------------------------------
                         required time                          5.002    
                         arrival time                          -4.477    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 0.383ns (18.270%)  route 1.713ns (81.730%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 5.046 - 3.103 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.795     2.147    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/CLK
    SLICE_X212Y483       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y483       FDRE (Prop_fdre_C_Q)         0.254     2.401 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_reg[10]/Q
                         net (fo=2, routed)           0.668     3.069    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_reg[10]
    SLICE_X213Y489       LUT4 (Prop_lut4_I3_O)        0.043     3.112 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog[0]_i_13/O
                         net (fo=1, routed)           0.385     3.497    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog[0]_i_13_n_0
    SLICE_X211Y486       LUT5 (Prop_lut5_I4_O)        0.043     3.540 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.251     3.791    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[1]
    SLICE_X211Y487       LUT6 (Prop_lut6_I1_O)        0.043     3.834 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog[0]_i_1/O
                         net (fo=20, routed)          0.410     4.243    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    SLICE_X212Y481       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.744     5.046    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/CLK
    SLICE_X212Y481       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/C
                         clock pessimism              0.181     5.227    
                         clock uncertainty           -0.035     5.192    
    SLICE_X212Y481       FDRE (Setup_fdre_C_R)       -0.271     4.921    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_reg[0]
  -------------------------------------------------------------------
                         required time                          4.921    
                         arrival time                          -4.243    
  -------------------------------------------------------------------
                         slack                                  0.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.100ns (30.083%)  route 0.232ns (69.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.409     0.947    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X182Y467       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y467       FDRE (Prop_fdre_C_Q)         0.100     1.047 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[2]/Q
                         net (fo=110, routed)         0.232     1.279    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/ADDRD2
    SLICE_X186Y467       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.563     1.201    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/WCLK
    SLICE_X186Y467       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMA/CLK
                         clock pessimism             -0.220     0.981    
    SLICE_X186Y467       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     1.222    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMA
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.100ns (30.083%)  route 0.232ns (69.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.409     0.947    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X182Y467       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y467       FDRE (Prop_fdre_C_Q)         0.100     1.047 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[2]/Q
                         net (fo=110, routed)         0.232     1.279    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/ADDRD2
    SLICE_X186Y467       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.563     1.201    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/WCLK
    SLICE_X186Y467       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMA_D1/CLK
                         clock pessimism             -0.220     0.981    
    SLICE_X186Y467       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     1.222    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.100ns (30.083%)  route 0.232ns (69.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.409     0.947    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X182Y467       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y467       FDRE (Prop_fdre_C_Q)         0.100     1.047 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[2]/Q
                         net (fo=110, routed)         0.232     1.279    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/ADDRD2
    SLICE_X186Y467       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.563     1.201    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/WCLK
    SLICE_X186Y467       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMB/CLK
                         clock pessimism             -0.220     0.981    
    SLICE_X186Y467       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     1.222    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMB
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.100ns (30.083%)  route 0.232ns (69.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.409     0.947    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X182Y467       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y467       FDRE (Prop_fdre_C_Q)         0.100     1.047 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[2]/Q
                         net (fo=110, routed)         0.232     1.279    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/ADDRD2
    SLICE_X186Y467       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.563     1.201    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/WCLK
    SLICE_X186Y467       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMB_D1/CLK
                         clock pessimism             -0.220     0.981    
    SLICE_X186Y467       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     1.222    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.100ns (30.083%)  route 0.232ns (69.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.409     0.947    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X182Y467       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y467       FDRE (Prop_fdre_C_Q)         0.100     1.047 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[2]/Q
                         net (fo=110, routed)         0.232     1.279    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/ADDRD2
    SLICE_X186Y467       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.563     1.201    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/WCLK
    SLICE_X186Y467       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMC/CLK
                         clock pessimism             -0.220     0.981    
    SLICE_X186Y467       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     1.222    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMC
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.100ns (30.083%)  route 0.232ns (69.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.409     0.947    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X182Y467       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y467       FDRE (Prop_fdre_C_Q)         0.100     1.047 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[2]/Q
                         net (fo=110, routed)         0.232     1.279    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/ADDRD2
    SLICE_X186Y467       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.563     1.201    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/WCLK
    SLICE_X186Y467       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMC_D1/CLK
                         clock pessimism             -0.220     0.981    
    SLICE_X186Y467       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     1.222    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.100ns (30.083%)  route 0.232ns (69.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.409     0.947    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X182Y467       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y467       FDRE (Prop_fdre_C_Q)         0.100     1.047 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[2]/Q
                         net (fo=110, routed)         0.232     1.279    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/ADDRD2
    SLICE_X186Y467       RAMS32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.563     1.201    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/WCLK
    SLICE_X186Y467       RAMS32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMD/CLK
                         clock pessimism             -0.220     0.981    
    SLICE_X186Y467       RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.241     1.222    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMD
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.100ns (30.083%)  route 0.232ns (69.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.409     0.947    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X182Y467       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y467       FDRE (Prop_fdre_C_Q)         0.100     1.047 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[2]/Q
                         net (fo=110, routed)         0.232     1.279    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/ADDRD2
    SLICE_X186Y467       RAMS32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.563     1.201    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/WCLK
    SLICE_X186Y467       RAMS32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMD_D1/CLK
                         clock pessimism             -0.220     0.981    
    SLICE_X186Y467       RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.241     1.222    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.100ns (29.025%)  route 0.245ns (70.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.409     0.947    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X182Y467       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y467       FDRE (Prop_fdre_C_Q)         0.100     1.047 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[2]/Q
                         net (fo=110, routed)         0.245     1.292    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/ADDRD2
    SLICE_X180Y464       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.565     1.203    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/WCLK
    SLICE_X180Y464       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/RAMA/CLK
                         clock pessimism             -0.220     0.983    
    SLICE_X180Y464       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     1.224    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/RAMA
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.100ns (29.025%)  route 0.245ns (70.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.409     0.947    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X182Y467       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y467       FDRE (Prop_fdre_C_Q)         0.100     1.047 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[2]/Q
                         net (fo=110, routed)         0.245     1.292    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/ADDRD2
    SLICE_X180Y464       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.565     1.203    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/WCLK
    SLICE_X180Y464       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/RAMA_D1/CLK
                         clock pessimism             -0.220     0.983    
    SLICE_X180Y464       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     1.224    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y39  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y39  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y39  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.349         3.103       1.753      BUFHCE_X1Y108        nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X192Y477       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/eq_rxusrclk2_en156_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X200Y487       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X201Y485       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg[22]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X200Y487       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg[26]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X202Y486       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg[28]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X200Y487       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg[29]/C
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X186Y463       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X186Y463       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X186Y463       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X186Y463       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X186Y463       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X186Y463       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK               n/a            0.674         1.551       0.877      SLICE_X186Y463       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK               n/a            0.674         1.551       0.877      SLICE_X186Y463       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X186Y465       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X186Y465       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X184Y466       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X184Y466       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X184Y466       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X184Y466       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X184Y466       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X184Y466       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK               n/a            0.674         1.551       0.877      SLICE_X184Y466       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK               n/a            0.674         1.551       0.877      SLICE_X184Y466       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X186Y463       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X186Y463       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.922ns  (required time - arrival time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.259ns (12.192%)  route 1.865ns (87.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns = ( 7.020 - 3.103 ) 
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.558 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.992     4.550    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X218Y485       FDSE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y485       FDSE (Prop_fdse_C_Q)         0.216     4.766 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[0]/Q
                         net (fo=42, routed)          1.865     6.631    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg_n_0_[0]
    SLICE_X207Y486       LUT6 (Prop_lut6_I1_O)        0.043     6.674 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/gt_txd[10]_i_1/O
                         net (fo=1, routed)           0.000     6.674    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i_n_28
    SLICE_X207Y486       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.453 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.567     7.020    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txusrclk2
    SLICE_X207Y486       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[10]/C
                         clock pessimism              0.581     7.601    
                         clock uncertainty           -0.035     7.566    
    SLICE_X207Y486       FDRE (Setup_fdre_C_D)        0.031     7.597    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[10]
  -------------------------------------------------------------------
                         required time                          7.597    
                         arrival time                          -6.674    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.999ns  (required time - arrival time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.259ns (12.652%)  route 1.788ns (87.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns = ( 7.020 - 3.103 ) 
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.558 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.992     4.550    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X218Y485       FDSE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y485       FDSE (Prop_fdse_C_Q)         0.216     4.766 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[0]/Q
                         net (fo=42, routed)          1.788     6.554    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg_n_0_[0]
    SLICE_X207Y487       LUT6 (Prop_lut6_I2_O)        0.043     6.597 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/gt_txd[21]_i_1/O
                         net (fo=1, routed)           0.000     6.597    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i_n_17
    SLICE_X207Y487       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.453 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.567     7.020    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txusrclk2
    SLICE_X207Y487       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[21]/C
                         clock pessimism              0.581     7.601    
                         clock uncertainty           -0.035     7.566    
    SLICE_X207Y487       FDRE (Setup_fdre_C_D)        0.031     7.597    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[21]
  -------------------------------------------------------------------
                         required time                          7.597    
                         arrival time                          -6.597    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             1.042ns  (required time - arrival time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.731ns  (logic 0.302ns (17.446%)  route 1.429ns (82.554%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 7.019 - 3.103 ) 
    Source Clock Delay      (SCD):    4.545ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.558 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.987     4.545    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X217Y480       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y480       FDRE (Prop_fdre_C_Q)         0.216     4.761 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/Q
                         net (fo=25, routed)          0.660     5.421    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/Q[2]
    SLICE_X218Y486       LUT6 (Prop_lut6_I4_O)        0.043     5.464 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3/O
                         net (fo=1, routed)           0.332     5.796    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3_n_0
    SLICE_X217Y486       LUT4 (Prop_lut4_I2_O)        0.043     5.839 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_1/O
                         net (fo=7, routed)           0.437     6.276    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0
    SLICE_X217Y480       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.453 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.566     7.019    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X217Y480       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/C
                         clock pessimism              0.629     7.648    
                         clock uncertainty           -0.035     7.613    
    SLICE_X217Y480       FDRE (Setup_fdre_C_R)       -0.295     7.318    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]
  -------------------------------------------------------------------
                         required time                          7.318    
                         arrival time                          -6.276    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.042ns  (required time - arrival time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.731ns  (logic 0.302ns (17.446%)  route 1.429ns (82.554%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 7.019 - 3.103 ) 
    Source Clock Delay      (SCD):    4.545ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.558 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.987     4.545    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X217Y480       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y480       FDRE (Prop_fdre_C_Q)         0.216     4.761 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/Q
                         net (fo=25, routed)          0.660     5.421    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/Q[2]
    SLICE_X218Y486       LUT6 (Prop_lut6_I4_O)        0.043     5.464 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3/O
                         net (fo=1, routed)           0.332     5.796    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3_n_0
    SLICE_X217Y486       LUT4 (Prop_lut4_I2_O)        0.043     5.839 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_1/O
                         net (fo=7, routed)           0.437     6.276    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0
    SLICE_X217Y480       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.453 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.566     7.019    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X217Y480       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[4]/C
                         clock pessimism              0.629     7.648    
                         clock uncertainty           -0.035     7.613    
    SLICE_X217Y480       FDRE (Setup_fdre_C_R)       -0.295     7.318    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[4]
  -------------------------------------------------------------------
                         required time                          7.318    
                         arrival time                          -6.276    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.042ns  (required time - arrival time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.731ns  (logic 0.302ns (17.446%)  route 1.429ns (82.554%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 7.019 - 3.103 ) 
    Source Clock Delay      (SCD):    4.545ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.558 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.987     4.545    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X217Y480       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y480       FDRE (Prop_fdre_C_Q)         0.216     4.761 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/Q
                         net (fo=25, routed)          0.660     5.421    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/Q[2]
    SLICE_X218Y486       LUT6 (Prop_lut6_I4_O)        0.043     5.464 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3/O
                         net (fo=1, routed)           0.332     5.796    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3_n_0
    SLICE_X217Y486       LUT4 (Prop_lut4_I2_O)        0.043     5.839 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_1/O
                         net (fo=7, routed)           0.437     6.276    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0
    SLICE_X217Y480       FDSE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.453 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.566     7.019    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X217Y480       FDSE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[6]/C
                         clock pessimism              0.629     7.648    
                         clock uncertainty           -0.035     7.613    
    SLICE_X217Y480       FDSE (Setup_fdse_C_S)       -0.295     7.318    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[6]
  -------------------------------------------------------------------
                         required time                          7.318    
                         arrival time                          -6.276    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.046ns  (required time - arrival time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.259ns (12.955%)  route 1.740ns (87.045%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 7.027 - 3.103 ) 
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.558 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.991     4.549    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X207Y488       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y488       FDRE (Prop_fdre_C_Q)         0.216     4.765 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_addr_reg[1]/Q
                         net (fo=73, routed)          0.857     5.622    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/ADDRA1
    SLICE_X204Y484       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.043     5.665 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.883     6.548    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_unreg[1]
    SLICE_X220Y493       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.453 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.574     7.027    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_clk
    SLICE_X220Y493       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[1]/C
                         clock pessimism              0.581     7.608    
                         clock uncertainty           -0.035     7.573    
    SLICE_X220Y493       FDRE (Setup_fdre_C_D)        0.022     7.595    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[1]
  -------------------------------------------------------------------
                         required time                          7.595    
                         arrival time                          -6.548    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.340ns (20.317%)  route 1.333ns (79.683%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns = ( 6.967 - 3.103 ) 
    Source Clock Delay      (SCD):    4.494ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.558 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.936     4.494    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X180Y451       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y451       FDRE (Prop_fdre_C_Q)         0.254     4.748 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/Q
                         net (fo=25, routed)          0.641     5.389    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/Q[2]
    SLICE_X181Y456       LUT6 (Prop_lut6_I4_O)        0.043     5.432 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3/O
                         net (fo=1, routed)           0.344     5.776    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3_n_0
    SLICE_X180Y456       LUT4 (Prop_lut4_I2_O)        0.043     5.819 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_1/O
                         net (fo=7, routed)           0.349     6.167    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0
    SLICE_X185Y455       FDSE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.453 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.514     6.967    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X185Y455       FDSE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[0]/C
                         clock pessimism              0.581     7.548    
                         clock uncertainty           -0.035     7.513    
    SLICE_X185Y455       FDSE (Setup_fdse_C_S)       -0.295     7.218    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[0]
  -------------------------------------------------------------------
                         required time                          7.218    
                         arrival time                          -6.167    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.340ns (20.317%)  route 1.333ns (79.683%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns = ( 6.967 - 3.103 ) 
    Source Clock Delay      (SCD):    4.494ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.558 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.936     4.494    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X180Y451       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y451       FDRE (Prop_fdre_C_Q)         0.254     4.748 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/Q
                         net (fo=25, routed)          0.641     5.389    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/Q[2]
    SLICE_X181Y456       LUT6 (Prop_lut6_I4_O)        0.043     5.432 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3/O
                         net (fo=1, routed)           0.344     5.776    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3_n_0
    SLICE_X180Y456       LUT4 (Prop_lut4_I2_O)        0.043     5.819 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_1/O
                         net (fo=7, routed)           0.349     6.167    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0
    SLICE_X185Y455       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.453 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.514     6.967    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X185Y455       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]/C
                         clock pessimism              0.581     7.548    
                         clock uncertainty           -0.035     7.513    
    SLICE_X185Y455       FDRE (Setup_fdre_C_R)       -0.295     7.218    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]
  -------------------------------------------------------------------
                         required time                          7.218    
                         arrival time                          -6.167    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.340ns (20.317%)  route 1.333ns (79.683%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns = ( 6.967 - 3.103 ) 
    Source Clock Delay      (SCD):    4.494ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.558 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.936     4.494    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X180Y451       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y451       FDRE (Prop_fdre_C_Q)         0.254     4.748 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/Q
                         net (fo=25, routed)          0.641     5.389    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/Q[2]
    SLICE_X181Y456       LUT6 (Prop_lut6_I4_O)        0.043     5.432 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3/O
                         net (fo=1, routed)           0.344     5.776    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3_n_0
    SLICE_X180Y456       LUT4 (Prop_lut4_I2_O)        0.043     5.819 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_1/O
                         net (fo=7, routed)           0.349     6.167    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0
    SLICE_X185Y455       FDSE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.453 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.514     6.967    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X185Y455       FDSE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[6]/C
                         clock pessimism              0.581     7.548    
                         clock uncertainty           -0.035     7.513    
    SLICE_X185Y455       FDSE (Setup_fdse_C_S)       -0.295     7.218    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[6]
  -------------------------------------------------------------------
                         required time                          7.218    
                         arrival time                          -6.167    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.063ns  (required time - arrival time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 0.259ns (12.873%)  route 1.753ns (87.127%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 7.013 - 3.103 ) 
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.558 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.992     4.550    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X218Y485       FDSE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y485       FDSE (Prop_fdse_C_Q)         0.216     4.766 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[0]/Q
                         net (fo=42, routed)          1.753     6.519    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg_n_0_[0]
    SLICE_X204Y483       LUT6 (Prop_lut6_I4_O)        0.043     6.562 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/gt_txd[25]_i_1/O
                         net (fo=1, routed)           0.000     6.562    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i_n_13
    SLICE_X204Y483       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.453 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.560     7.013    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txusrclk2
    SLICE_X204Y483       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[25]/C
                         clock pessimism              0.581     7.594    
                         clock uncertainty           -0.035     7.559    
    SLICE_X204Y483       FDRE (Setup_fdre_C_D)        0.066     7.625    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[25]
  -------------------------------------------------------------------
                         required time                          7.625    
                         arrival time                          -6.562    
  -------------------------------------------------------------------
                         slack                                  1.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[30]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.100ns (26.298%)  route 0.280ns (73.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.080ns
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.528 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.011     2.539    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txusrclk2
    SLICE_X221Y494       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y494       FDRE (Prop_fdre_C_Q)         0.100     2.639 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[1]/Q
                         net (fo=1, routed)           0.280     2.919    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt_txd[1]
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                                r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[30]
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.629 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.451     3.080    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/I570
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                                r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                         clock pessimism             -0.377     2.703    
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL (Hold_gthe2_channel_TXUSRCLK2_TXDATA[30])
                                                      0.130     2.833    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i
  -------------------------------------------------------------------
                         required time                         -2.833    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d4_reg/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/q_reg/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.091ns (22.962%)  route 0.305ns (77.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.528 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         0.932     2.460    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/txusrclk2
    SLICE_X217Y449       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y449       FDRE (Prop_fdre_C_Q)         0.091     2.551 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d4_reg/Q
                         net (fo=1, routed)           0.305     2.856    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d4
    SLICE_X217Y454       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.629 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.301     2.930    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/txusrclk2
    SLICE_X217Y454       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/q_reg/C
                         clock pessimism             -0.169     2.761    
    SLICE_X217Y454       FDRE (Hold_fdre_C_D)         0.000     2.761    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/q_reg
  -------------------------------------------------------------------
                         required time                         -2.761    
                         arrival time                           2.856    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.777%)  route 0.094ns (42.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.926ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.528 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.008     2.536    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_clk
    SLICE_X219Y487       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y487       FDRE (Prop_fdre_C_Q)         0.100     2.636 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[44]/Q
                         net (fo=1, routed)           0.094     2.730    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/rd_data[44]
    SLICE_X220Y487       LUT6 (Prop_lut6_I2_O)        0.028     2.758 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/gt_txd[10]_i_1/O
                         net (fo=1, routed)           0.000     2.758    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i_n_28
    SLICE_X220Y487       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.629 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.297     2.926    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txusrclk2
    SLICE_X220Y487       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[10]/C
                         clock pessimism             -0.354     2.572    
    SLICE_X220Y487       FDRE (Hold_fdre_C_D)         0.087     2.659    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.659    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.128ns (56.800%)  route 0.097ns (43.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.926ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.528 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.008     2.536    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_clk
    SLICE_X219Y487       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y487       FDRE (Prop_fdre_C_Q)         0.100     2.636 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[0]/Q
                         net (fo=1, routed)           0.097     2.733    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/tx_gt[0]
    SLICE_X220Y487       LUT6 (Prop_lut6_I5_O)        0.028     2.761 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/gt_txc[0]_i_1/O
                         net (fo=1, routed)           0.000     2.761    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txc_mux[0]
    SLICE_X220Y487       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.629 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.297     2.926    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txusrclk2
    SLICE_X220Y487       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txc_reg[0]/C
                         clock pessimism             -0.354     2.572    
    SLICE_X220Y487       FDRE (Hold_fdre_C_D)         0.087     2.659    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.659    
                         arrival time                           2.761    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXSEQUENCE[2]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.118ns (17.027%)  route 0.575ns (82.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.080ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.528 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         0.925     2.453    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txusrclk2
    SLICE_X204Y448       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y448       FDRE (Prop_fdre_C_Q)         0.118     2.571 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txc_reg[4]/Q
                         net (fo=1, routed)           0.575     3.146    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt_txc[4]
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXSEQUENCE[2]
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.629 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.451     3.080    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                         clock pessimism             -0.169     2.911    
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Hold_gthe2_channel_TXUSRCLK2_TXSEQUENCE[2])
                                                      0.130     3.041    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.146    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.128ns (71.417%)  route 0.051ns (28.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.931ns
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.528 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.012     2.540    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_clk
    SLICE_X214Y498       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y498       FDRE (Prop_fdre_C_Q)         0.100     2.640 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[24]/Q
                         net (fo=1, routed)           0.051     2.691    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/rd_data[24]
    SLICE_X215Y498       LUT6 (Prop_lut6_I0_O)        0.028     2.719 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/gt_txd[22]_i_1/O
                         net (fo=1, routed)           0.000     2.719    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i_n_16
    SLICE_X215Y498       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.629 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.302     2.931    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txusrclk2
    SLICE_X215Y498       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[22]/C
                         clock pessimism             -0.380     2.551    
    SLICE_X215Y498       FDRE (Hold_fdre_C_D)         0.061     2.612    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.612    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.528 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.011     2.539    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X221Y493       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y493       FDRE (Prop_fdre_C_Q)         0.100     2.639 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[3]/Q
                         net (fo=1, routed)           0.055     2.694    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0[3]
    SLICE_X221Y493       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.629 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.301     2.930    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X221Y493       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[3]/C
                         clock pessimism             -0.391     2.539    
    SLICE_X221Y493       FDRE (Hold_fdre_C_D)         0.047     2.586    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.586    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.528 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.011     2.539    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X221Y493       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y493       FDRE (Prop_fdre_C_Q)         0.100     2.639 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[4]/Q
                         net (fo=1, routed)           0.055     2.694    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0[4]
    SLICE_X221Y493       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.629 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.301     2.930    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X221Y493       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[4]/C
                         clock pessimism             -0.391     2.539    
    SLICE_X221Y493       FDRE (Hold_fdre_C_D)         0.047     2.586    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.586    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/d1_reg/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/d1b_reg/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.925ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.528 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.007     2.535    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/txusrclk2
    SLICE_X219Y486       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y486       FDRE (Prop_fdre_C_Q)         0.100     2.635 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/d1_reg/Q
                         net (fo=1, routed)           0.055     2.690    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/d1
    SLICE_X219Y486       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/d1b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.629 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.296     2.925    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/txusrclk2
    SLICE_X219Y486       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/d1b_reg/C
                         clock pessimism             -0.390     2.535    
    SLICE_X219Y486       FDRE (Hold_fdre_C_D)         0.047     2.582    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/d1b_reg
  -------------------------------------------------------------------
                         required time                         -2.582    
                         arrival time                           2.690    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/d1_reg/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/d1b_reg/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.860ns
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.528 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         0.942     2.470    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/txusrclk2
    SLICE_X173Y459       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y459       FDRE (Prop_fdre_C_Q)         0.100     2.570 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/d1_reg/Q
                         net (fo=1, routed)           0.055     2.625    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/d1
    SLICE_X173Y459       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/d1b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.629 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.231     2.860    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/txusrclk2
    SLICE_X173Y459       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/d1b_reg/C
                         clock pessimism             -0.390     2.470    
    SLICE_X173Y459       FDRE (Hold_fdre_C_D)         0.047     2.517    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/d1b_reg
  -------------------------------------------------------------------
                         required time                         -2.517    
                         arrival time                           2.625    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y39  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y39  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y38  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y38  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y37  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y37  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y36  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y36  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y39  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                   n/a            1.349         3.103       1.753      BUFGCTRL_X0Y17       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/I
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X207Y499       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[3]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X207Y499       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X207Y499       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk2_reg[3]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X207Y499       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk2_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X215Y481       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d1b_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X215Y481       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X215Y481       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d4_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X219Y480       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/q_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X217Y480       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X219Y480       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txc_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X205Y496       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[10]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X205Y496       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[32]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X205Y496       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[35]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X205Y496       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[42]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X202Y498       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[43]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X202Y498       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[45]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X205Y496       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[6]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X205Y496       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[7]/C
High Pulse Width  Slow    FDSE/C                   n/a            0.350         1.551       1.201      SLICE_X205Y498       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/empty_int_reg/C
High Pulse Width  Slow    FDSE/C                   n/a            0.350         1.551       1.201      SLICE_X203Y498       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_gray_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.512ns (18.196%)  route 2.302ns (81.804%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 5.047 - 3.103 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.790     2.142    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X208Y479       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y479       FDRE (Prop_fdre_C_Q)         0.254     2.396 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[49]/Q
                         net (fo=14, routed)          0.446     2.842    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[49]
    SLICE_X208Y481       LUT2 (Prop_lut2_I1_O)        0.043     2.885 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c5[2]_i_4/O
                         net (fo=1, routed)           0.390     3.275    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c5[2]_i_4_n_0
    SLICE_X211Y480       LUT6 (Prop_lut6_I5_O)        0.043     3.318 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c5[2]_i_1/O
                         net (fo=7, routed)           0.429     3.747    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c5_reg[2]_0
    SLICE_X210Y481       LUT4 (Prop_lut4_I0_O)        0.043     3.790 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_12/O
                         net (fo=5, routed)           0.249     4.038    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_12_n_0
    SLICE_X212Y480       LUT4 (Prop_lut4_I3_O)        0.043     4.081 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_12/O
                         net (fo=2, routed)           0.543     4.624    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_12_n_0
    SLICE_X214Y480       LUT6 (Prop_lut6_I5_O)        0.043     4.667 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_4/O
                         net (fo=1, routed)           0.246     4.913    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_4_n_0
    SLICE_X214Y479       LUT6 (Prop_lut6_I3_O)        0.043     4.956 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.956    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_1_n_0
    SLICE_X214Y479       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.745     5.047    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X214Y479       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/C
                         clock pessimism              0.153     5.200    
                         clock uncertainty           -0.035     5.165    
    SLICE_X214Y479       FDRE (Setup_fdre_C_D)        0.033     5.198    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.198    
                         arrival time                          -4.956    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 0.553ns (19.681%)  route 2.257ns (80.319%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.942ns = ( 5.045 - 3.103 ) 
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.783     2.135    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X200Y479       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y479       FDRE (Prop_fdre_C_Q)         0.254     2.389 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[2]/Q
                         net (fo=18, routed)          0.776     3.165    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[2]
    SLICE_X208Y481       LUT4 (Prop_lut4_I1_O)        0.043     3.208 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_35/O
                         net (fo=1, routed)           0.222     3.429    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_35_n_0
    SLICE_X207Y481       LUT5 (Prop_lut5_I4_O)        0.127     3.556 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_26/O
                         net (fo=1, routed)           0.469     4.026    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_26_n_0
    SLICE_X214Y481       LUT6 (Prop_lut6_I0_O)        0.043     4.069 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_13/O
                         net (fo=3, routed)           0.553     4.621    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/block_field_T
    SLICE_X213Y480       LUT6 (Prop_lut6_I5_O)        0.043     4.664 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[1]_i_3/O
                         net (fo=1, routed)           0.237     4.902    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[1]_i_3_n_0
    SLICE_X213Y479       LUT6 (Prop_lut6_I2_O)        0.043     4.945 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.945    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[1]_i_1_n_0
    SLICE_X213Y479       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.743     5.045    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X213Y479       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/C
                         clock pessimism              0.153     5.198    
                         clock uncertainty           -0.035     5.163    
    SLICE_X213Y479       FDRE (Setup_fdre_C_D)        0.033     5.196    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.196    
                         arrival time                          -4.945    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.474ns (17.318%)  route 2.263ns (82.682%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 5.047 - 3.103 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.790     2.142    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X205Y484       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y484       FDRE (Prop_fdre_C_Q)         0.216     2.358 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[57]/Q
                         net (fo=18, routed)          0.385     2.743    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[57]
    SLICE_X206Y483       LUT2 (Prop_lut2_I1_O)        0.043     2.786 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c6[2]_i_2/O
                         net (fo=1, routed)           0.352     3.138    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c6[2]_i_2_n_0
    SLICE_X206Y483       LUT6 (Prop_lut6_I0_O)        0.043     3.181 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c6[2]_i_1/O
                         net (fo=6, routed)           0.319     3.499    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c6_reg[2]_0
    SLICE_X209Y482       LUT2 (Prop_lut2_I0_O)        0.043     3.542 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_20/O
                         net (fo=3, routed)           0.534     4.076    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_20_n_0
    SLICE_X214Y481       LUT6 (Prop_lut6_I3_O)        0.043     4.119 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_10/O
                         net (fo=1, routed)           0.409     4.529    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_10_n_0
    SLICE_X215Y480       LUT6 (Prop_lut6_I3_O)        0.043     4.572 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_3/O
                         net (fo=1, routed)           0.264     4.836    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/valid_control_T
    SLICE_X214Y479       LUT6 (Prop_lut6_I1_O)        0.043     4.879 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.879    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_1_n_0
    SLICE_X214Y479       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.745     5.047    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X214Y479       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]/C
                         clock pessimism              0.153     5.200    
                         clock uncertainty           -0.035     5.165    
    SLICE_X214Y479       FDRE (Setup_fdre_C_D)        0.032     5.197    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.197    
                         arrival time                          -4.879    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_ignore_next_mismatch_reg/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 0.902ns (36.689%)  route 1.557ns (63.311%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 5.047 - 3.103 ) 
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.789     2.141    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X205Y483       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y483       FDRE (Prop_fdre_C_Q)         0.198     2.339 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[30]/Q
                         net (fo=13, routed)          0.659     2.998    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/Q[28]
    SLICE_X206Y479       LUT3 (Prop_lut3_I1_O)        0.121     3.119 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     3.119    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/i__carry__1_i_3_n_0
    SLICE_X206Y479       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     3.365 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.365    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_n_0
    SLICE_X206Y480       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.415 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.415    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__2_n_0
    SLICE_X206Y481       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.465 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.465    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__3_n_0
    SLICE_X206Y482       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     3.539 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__4/CO[1]
                         net (fo=3, routed)           0.512     4.052    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/CO[0]
    SLICE_X210Y477       LUT6 (Prop_lut6_I3_O)        0.120     4.172 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_ignore_next_mismatch_i_2/O
                         net (fo=1, routed)           0.385     4.557    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_ignore_next_mismatch_i_2_n_0
    SLICE_X215Y479       LUT6 (Prop_lut6_I0_O)        0.043     4.600 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_ignore_next_mismatch_i_1/O
                         net (fo=1, routed)           0.000     4.600    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_ignore_next_mismatch_i_1_n_0
    SLICE_X215Y479       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_ignore_next_mismatch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.745     5.047    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/rxusrclk2
    SLICE_X215Y479       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_ignore_next_mismatch_reg/C
                         clock pessimism              0.153     5.200    
                         clock uncertainty           -0.035     5.165    
    SLICE_X215Y479       FDRE (Setup_fdre_C_D)        0.032     5.197    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_ignore_next_mismatch_reg
  -------------------------------------------------------------------
                         required time                          5.197    
                         arrival time                          -4.600    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c5_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.383ns (18.211%)  route 1.720ns (81.789%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.931ns = ( 5.034 - 3.103 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.790     2.142    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X208Y479       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y479       FDRE (Prop_fdre_C_Q)         0.254     2.396 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[49]/Q
                         net (fo=14, routed)          0.446     2.842    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[49]
    SLICE_X208Y481       LUT2 (Prop_lut2_I1_O)        0.043     2.885 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c5[2]_i_4/O
                         net (fo=1, routed)           0.390     3.275    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c5[2]_i_4_n_0
    SLICE_X211Y480       LUT6 (Prop_lut6_I5_O)        0.043     3.318 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c5[2]_i_1/O
                         net (fo=7, routed)           0.488     3.806    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord4[0]
    SLICE_X209Y476       LUT2 (Prop_lut2_I1_O)        0.043     3.849 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c5[7]_i_1/O
                         net (fo=8, routed)           0.396     4.245    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2_en156_reg_rep__9_4[0]
    SLICE_X205Y475       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c5_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.732     5.034    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X205Y475       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c5_reg[0]/C
                         clock pessimism              0.153     5.187    
                         clock uncertainty           -0.035     5.152    
    SLICE_X205Y475       FDRE (Setup_fdre_C_R)       -0.295     4.857    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c5_reg[0]
  -------------------------------------------------------------------
                         required time                          4.857    
                         arrival time                          -4.245    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c5_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.383ns (18.211%)  route 1.720ns (81.789%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.931ns = ( 5.034 - 3.103 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.790     2.142    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X208Y479       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y479       FDRE (Prop_fdre_C_Q)         0.254     2.396 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[49]/Q
                         net (fo=14, routed)          0.446     2.842    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[49]
    SLICE_X208Y481       LUT2 (Prop_lut2_I1_O)        0.043     2.885 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c5[2]_i_4/O
                         net (fo=1, routed)           0.390     3.275    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c5[2]_i_4_n_0
    SLICE_X211Y480       LUT6 (Prop_lut6_I5_O)        0.043     3.318 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c5[2]_i_1/O
                         net (fo=7, routed)           0.488     3.806    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord4[0]
    SLICE_X209Y476       LUT2 (Prop_lut2_I1_O)        0.043     3.849 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c5[7]_i_1/O
                         net (fo=8, routed)           0.396     4.245    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2_en156_reg_rep__9_4[0]
    SLICE_X205Y475       FDSE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c5_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.732     5.034    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X205Y475       FDSE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c5_reg[1]/C
                         clock pessimism              0.153     5.187    
                         clock uncertainty           -0.035     5.152    
    SLICE_X205Y475       FDSE (Setup_fdse_C_S)       -0.295     4.857    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c5_reg[1]
  -------------------------------------------------------------------
                         required time                          4.857    
                         arrival time                          -4.245    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c5_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.383ns (18.211%)  route 1.720ns (81.789%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.931ns = ( 5.034 - 3.103 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.790     2.142    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X208Y479       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y479       FDRE (Prop_fdre_C_Q)         0.254     2.396 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[49]/Q
                         net (fo=14, routed)          0.446     2.842    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[49]
    SLICE_X208Y481       LUT2 (Prop_lut2_I1_O)        0.043     2.885 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c5[2]_i_4/O
                         net (fo=1, routed)           0.390     3.275    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c5[2]_i_4_n_0
    SLICE_X211Y480       LUT6 (Prop_lut6_I5_O)        0.043     3.318 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c5[2]_i_1/O
                         net (fo=7, routed)           0.488     3.806    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord4[0]
    SLICE_X209Y476       LUT2 (Prop_lut2_I1_O)        0.043     3.849 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c5[7]_i_1/O
                         net (fo=8, routed)           0.396     4.245    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2_en156_reg_rep__9_4[0]
    SLICE_X205Y475       FDSE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c5_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.732     5.034    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X205Y475       FDSE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c5_reg[5]/C
                         clock pessimism              0.153     5.187    
                         clock uncertainty           -0.035     5.152    
    SLICE_X205Y475       FDSE (Setup_fdse_C_S)       -0.295     4.857    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c5_reg[5]
  -------------------------------------------------------------------
                         required time                          4.857    
                         arrival time                          -4.245    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_data_delay_reg[36]/S
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.216ns (10.325%)  route 1.876ns (89.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.936ns = ( 5.039 - 3.103 ) 
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.787     2.139    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/CLK
    SLICE_X214Y476       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y476       FDRE (Prop_fdre_C_Q)         0.216     2.355 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=259, routed)         1.876     4.231    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxreset_rxusrclk2
    SLICE_X193Y465       FDSE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_data_delay_reg[36]/S
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.737     5.039    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X193Y465       FDSE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_data_delay_reg[36]/C
                         clock pessimism              0.153     5.192    
                         clock uncertainty           -0.035     5.157    
    SLICE_X193Y465       FDSE (Setup_fdse_C_S)       -0.295     4.862    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_data_delay_reg[36]
  -------------------------------------------------------------------
                         required time                          4.862    
                         arrival time                          -4.231    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_data_delay_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.216ns (10.325%)  route 1.876ns (89.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.936ns = ( 5.039 - 3.103 ) 
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.787     2.139    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/CLK
    SLICE_X214Y476       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y476       FDRE (Prop_fdre_C_Q)         0.216     2.355 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=259, routed)         1.876     4.231    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxreset_rxusrclk2
    SLICE_X193Y465       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_data_delay_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.737     5.039    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X193Y465       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_data_delay_reg[63]/C
                         clock pessimism              0.153     5.192    
                         clock uncertainty           -0.035     5.157    
    SLICE_X193Y465       FDRE (Setup_fdre_C_R)       -0.295     4.862    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_data_delay_reg[63]
  -------------------------------------------------------------------
                         required time                          4.862    
                         arrival time                          -4.231    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_data_pipe_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.216ns (10.325%)  route 1.876ns (89.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.936ns = ( 5.039 - 3.103 ) 
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.787     2.139    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/CLK
    SLICE_X214Y476       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y476       FDRE (Prop_fdre_C_Q)         0.216     2.355 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=259, routed)         1.876     4.231    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxreset_rxusrclk2
    SLICE_X193Y465       FDSE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_data_pipe_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.737     5.039    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X193Y465       FDSE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_data_pipe_reg[4]/C
                         clock pessimism              0.153     5.192    
                         clock uncertainty           -0.035     5.157    
    SLICE_X193Y465       FDSE (Setup_fdse_C_S)       -0.295     4.862    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_data_pipe_reg[4]
  -------------------------------------------------------------------
                         required time                          4.862    
                         arrival time                          -4.231    
  -------------------------------------------------------------------
                         slack                                  0.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.208ns  (logic 0.118ns (56.677%)  route 0.090ns (43.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.243ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.437     4.078    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X192Y467       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y467       FDRE (Prop_fdre_C_Q)         0.118     4.196 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[28]/Q
                         net (fo=1, routed)           0.090     4.286    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/DIC0
    SLICE_X192Y466       RAMD32                                       r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.593     4.334    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/WCLK
    SLICE_X192Y466       RAMD32                                       r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMC/CLK
                         clock pessimism             -0.243     4.091    
    SLICE_X192Y466       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     4.220    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -4.220    
                         arrival time                           4.286    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.577%)  route 0.090ns (47.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.244ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.438     4.079    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X193Y466       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y466       FDRE (Prop_fdre_C_Q)         0.100     4.179 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[29]/Q
                         net (fo=1, routed)           0.090     4.269    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/DIC1
    SLICE_X192Y466       RAMD32                                       r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.593     4.334    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/WCLK
    SLICE_X192Y466       RAMD32                                       r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMC_D1/CLK
                         clock pessimism             -0.244     4.090    
    SLICE_X192Y466       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     4.196    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -4.196    
                         arrival time                           4.269    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.287%)  route 0.148ns (59.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.439     4.080    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X194Y467       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y467       FDRE (Prop_fdre_C_Q)         0.100     4.180 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[52]/Q
                         net (fo=1, routed)           0.148     4.328    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/DIC0
    SLICE_X192Y464       RAMD32                                       r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.595     4.336    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/WCLK
    SLICE_X192Y464       RAMD32                                       r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMC/CLK
                         clock pessimism             -0.220     4.116    
    SLICE_X192Y464       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     4.245    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMC
  -------------------------------------------------------------------
                         required time                         -4.245    
                         arrival time                           4.328    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[56]/C
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.071%)  route 0.156ns (60.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.440     4.081    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X197Y466       FDSE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y466       FDSE (Prop_fdse_C_Q)         0.100     4.181 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[56]/Q
                         net (fo=1, routed)           0.156     4.337    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/DIB0
    SLICE_X192Y462       RAMD32                                       r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.596     4.337    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/WCLK
    SLICE_X192Y462       RAMD32                                       r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMB/CLK
                         clock pessimism             -0.220     4.117    
    SLICE_X192Y462       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     4.249    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMB
  -------------------------------------------------------------------
                         required time                         -4.249    
                         arrival time                           4.337    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.113%)  route 0.137ns (57.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.440     4.081    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X194Y466       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y466       FDRE (Prop_fdre_C_Q)         0.100     4.181 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[27]/Q
                         net (fo=1, routed)           0.137     4.318    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/DIB1
    SLICE_X192Y466       RAMD32                                       r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.593     4.334    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/WCLK
    SLICE_X192Y466       RAMD32                                       r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMB_D1/CLK
                         clock pessimism             -0.220     4.114    
    SLICE_X192Y466       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     4.229    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.229    
                         arrival time                           4.318    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.815%)  route 0.139ns (58.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.441     4.082    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X195Y465       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y465       FDRE (Prop_fdre_C_Q)         0.100     4.182 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[51]/Q
                         net (fo=1, routed)           0.139     4.321    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/DIB1
    SLICE_X192Y464       RAMD32                                       r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.595     4.336    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/WCLK
    SLICE_X192Y464       RAMD32                                       r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMB_D1/CLK
                         clock pessimism             -0.220     4.116    
    SLICE_X192Y464       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     4.231    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.231    
                         arrival time                           4.321    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.033%)  route 0.156ns (60.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.439     4.080    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X194Y467       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y467       FDRE (Prop_fdre_C_Q)         0.100     4.180 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[22]/Q
                         net (fo=1, routed)           0.156     4.336    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/DIC0
    SLICE_X192Y463       RAMD32                                       r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.595     4.336    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/WCLK
    SLICE_X192Y463       RAMD32                                       r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMC/CLK
                         clock pessimism             -0.220     4.116    
    SLICE_X192Y463       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     4.245    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -4.245    
                         arrival time                           4.336    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_cc_seq_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.235ns  (logic 0.100ns (42.604%)  route 0.135ns (57.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.441     4.082    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X197Y465       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_cc_seq_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y465       FDRE (Prop_fdre_C_Q)         0.100     4.182 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_cc_seq_out_reg[1]/Q
                         net (fo=1, routed)           0.135     4.317    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/DIA1
    SLICE_X192Y465       RAMD32                                       r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.594     4.335    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/WCLK
    SLICE_X192Y465       RAMD32                                       r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/RAMA_D1/CLK
                         clock pessimism             -0.220     4.115    
    SLICE_X192Y465       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     4.223    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.223    
                         arrival time                           4.317    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_block_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_block_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.200ns  (logic 0.128ns (64.021%)  route 0.072ns (35.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.244ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.443     4.084    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/rxusrclk2
    SLICE_X217Y477       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_block_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y477       FDRE (Prop_fdre_C_Q)         0.100     4.184 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_block_count_reg[3]/Q
                         net (fo=5, routed)           0.072     4.256    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_block_count_reg__0[3]
    SLICE_X216Y477       LUT6 (Prop_lut6_I0_O)        0.028     4.284 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_block_count[5]_i_1/O
                         net (fo=1, routed)           0.000     4.284    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/p_0_in__0__0[5]
    SLICE_X216Y477       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_block_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.598     4.339    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/rxusrclk2
    SLICE_X216Y477       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_block_count_reg[5]/C
                         clock pessimism             -0.244     4.095    
    SLICE_X216Y477       FDRE (Hold_fdre_C_D)         0.087     4.182    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_block_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.182    
                         arrival time                           4.284    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.268ns  (logic 0.100ns (37.379%)  route 0.168ns (62.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.441     4.082    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X198Y467       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y467       FDRE (Prop_fdre_C_Q)         0.100     4.182 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[58]/Q
                         net (fo=1, routed)           0.168     4.350    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/DIC0
    SLICE_X192Y462       RAMD32                                       r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.596     4.337    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/WCLK
    SLICE_X192Y462       RAMD32                                       r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMC/CLK
                         clock pessimism             -0.220     4.117    
    SLICE_X192Y462       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     4.246    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMC
  -------------------------------------------------------------------
                         required time                         -4.246    
                         arrival time                           4.350    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y38  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y38  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y38  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.349         3.103       1.753      BUFHCE_X1Y109        nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X198Y474       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/eq_rxusrclk2_en156_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X214Y482       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg[23]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X214Y482       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg[24]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X214Y482       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg[29]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X211Y482       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X211Y482       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg[30]/C
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X190Y463       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X190Y463       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X190Y463       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X190Y463       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X190Y463       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X190Y463       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK               n/a            0.674         1.551       0.877      SLICE_X190Y463       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK               n/a            0.674         1.551       0.877      SLICE_X190Y463       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X188Y463       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X188Y463       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X192Y463       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X192Y463       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X192Y463       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X192Y463       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X192Y463       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X192Y463       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK               n/a            0.674         1.551       0.877      SLICE_X192Y463       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK               n/a            0.674         1.551       0.877      SLICE_X192Y463       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X190Y465       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X190Y465       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 0.512ns (17.172%)  route 2.470ns (82.828%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.942ns = ( 5.045 - 3.103 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1485, routed)        0.799     2.151    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X220Y464       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y464       FDRE (Prop_fdre_C_Q)         0.254     2.405 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[3]_replica/Q
                         net (fo=3, routed)           0.441     2.846    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/block_field[1]_repN_alias
    SLICE_X214Y465       LUT4 (Prop_lut4_I0_O)        0.043     2.889 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_34/O
                         net (fo=3, routed)           0.547     3.436    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_34_n_0
    SLICE_X212Y469       LUT5 (Prop_lut5_I4_O)        0.043     3.479 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_24/O
                         net (fo=2, routed)           0.329     3.808    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_24_n_0
    SLICE_X212Y469       LUT3 (Prop_lut3_I0_O)        0.043     3.851 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_16/O
                         net (fo=1, routed)           0.468     4.319    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_16_n_0
    SLICE_X214Y469       LUT6 (Prop_lut6_I4_O)        0.043     4.362 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_8/O
                         net (fo=2, routed)           0.432     4.794    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_8_n_0
    SLICE_X217Y470       LUT6 (Prop_lut6_I1_O)        0.043     4.837 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_4/O
                         net (fo=1, routed)           0.253     5.090    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_4_n_0
    SLICE_X214Y471       LUT6 (Prop_lut6_I3_O)        0.043     5.133 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.133    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_1_n_0
    SLICE_X214Y471       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1485, routed)        0.743     5.045    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X214Y471       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/C
                         clock pessimism              0.153     5.198    
                         clock uncertainty           -0.035     5.163    
    SLICE_X214Y471       FDRE (Setup_fdre_C_D)        0.033     5.196    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.196    
                         arrival time                          -5.133    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 0.512ns (17.478%)  route 2.417ns (82.522%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 5.048 - 3.103 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1485, routed)        0.794     2.146    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X210Y467       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y467       FDRE (Prop_fdre_C_Q)         0.254     2.400 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/Q
                         net (fo=17, routed)          0.387     2.787    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[15]
    SLICE_X212Y467       LUT2 (Prop_lut2_I1_O)        0.043     2.830 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_2/O
                         net (fo=1, routed)           0.393     3.223    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_2_n_0
    SLICE_X212Y474       LUT6 (Prop_lut6_I0_O)        0.043     3.266 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_1/O
                         net (fo=3, routed)           0.547     3.813    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[2]_0[0]
    SLICE_X211Y468       LUT4 (Prop_lut4_I2_O)        0.043     3.856 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_32/O
                         net (fo=4, routed)           0.489     4.345    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg2__1
    SLICE_X214Y473       LUT6 (Prop_lut6_I0_O)        0.043     4.388 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_7/O
                         net (fo=2, routed)           0.505     4.893    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_7_n_0
    SLICE_X214Y469       LUT6 (Prop_lut6_I0_O)        0.043     4.936 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[1]_i_3/O
                         net (fo=1, routed)           0.096     5.032    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[1]_i_3_n_0
    SLICE_X214Y469       LUT6 (Prop_lut6_I2_O)        0.043     5.075 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.075    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[1]_i_1_n_0
    SLICE_X214Y469       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1485, routed)        0.746     5.048    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X214Y469       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/C
                         clock pessimism              0.153     5.201    
                         clock uncertainty           -0.035     5.166    
    SLICE_X214Y469       FDRE (Setup_fdre_C_D)        0.033     5.199    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.199    
                         arrival time                          -5.075    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.884ns  (logic 0.512ns (17.752%)  route 2.372ns (82.248%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.942ns = ( 5.045 - 3.103 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1485, routed)        0.794     2.146    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X210Y467       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y467       FDRE (Prop_fdre_C_Q)         0.254     2.400 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/Q
                         net (fo=17, routed)          0.387     2.787    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[15]
    SLICE_X212Y467       LUT2 (Prop_lut2_I1_O)        0.043     2.830 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_2/O
                         net (fo=1, routed)           0.393     3.223    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_2_n_0
    SLICE_X212Y474       LUT6 (Prop_lut6_I0_O)        0.043     3.266 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_1/O
                         net (fo=3, routed)           0.547     3.813    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[2]_0[0]
    SLICE_X211Y468       LUT4 (Prop_lut4_I2_O)        0.043     3.856 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_32/O
                         net (fo=4, routed)           0.296     4.152    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg2__1
    SLICE_X213Y467       LUT6 (Prop_lut6_I3_O)        0.043     4.195 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_14/O
                         net (fo=3, routed)           0.320     4.515    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_14_n_0
    SLICE_X212Y470       LUT6 (Prop_lut6_I0_O)        0.043     4.558 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_5/O
                         net (fo=1, routed)           0.429     4.987    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_5_n_0
    SLICE_X214Y471       LUT6 (Prop_lut6_I3_O)        0.043     5.030 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.030    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_1_n_0
    SLICE_X214Y471       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1485, routed)        0.743     5.045    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X214Y471       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]/C
                         clock pessimism              0.153     5.198    
                         clock uncertainty           -0.035     5.163    
    SLICE_X214Y471       FDRE (Setup_fdre_C_D)        0.033     5.196    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.196    
                         arrival time                          -5.030    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out_reg/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 0.942ns (35.000%)  route 1.749ns (65.000%))
  Logic Levels:           9  (CARRY4=6 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 5.055 - 3.103 ) 
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1485, routed)        0.787     2.139    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X214Y473       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y473       FDRE (Prop_fdre_C_Q)         0.216     2.355 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[7]/Q
                         net (fo=16, routed)          0.752     3.107    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/Q[5]
    SLICE_X208Y463       LUT5 (Prop_lut5_I1_O)        0.043     3.150 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/i__carry_i_3/O
                         net (fo=1, routed)           0.000     3.150    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/i__carry_i_3_n_0
    SLICE_X208Y463       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     3.396 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.396    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry_n_0
    SLICE_X208Y464       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.446 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.446    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_n_0
    SLICE_X208Y465       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.496 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.496    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_n_0
    SLICE_X208Y466       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.546 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.546    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__2_n_0
    SLICE_X208Y467       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.596 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.596    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__3_n_0
    SLICE_X208Y468       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     3.670 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__4/CO[1]
                         net (fo=3, routed)           0.695     4.365    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/CO[0]
    SLICE_X217Y459       LUT6 (Prop_lut6_I0_O)        0.120     4.485 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/mcp1_err_block_count_inc_out_i_2/O
                         net (fo=1, routed)           0.303     4.787    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/b_lock_mod_reg
    SLICE_X218Y458       LUT5 (Prop_lut5_I1_O)        0.043     4.830 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out_i_1/O
                         net (fo=1, routed)           0.000     4.830    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out_i_1_n_0
    SLICE_X218Y458       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1485, routed)        0.753     5.055    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/rxusrclk2
    SLICE_X218Y458       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out_reg/C
                         clock pessimism              0.153     5.208    
                         clock uncertainty           -0.035     5.173    
    SLICE_X218Y458       FDRE (Setup_fdre_C_D)        0.031     5.204    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out_reg
  -------------------------------------------------------------------
                         required time                          5.204    
                         arrival time                          -4.830    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_ignore_next_mismatch_reg/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 0.942ns (36.622%)  route 1.630ns (63.378%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns = ( 5.054 - 3.103 ) 
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1485, routed)        0.787     2.139    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X214Y473       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y473       FDRE (Prop_fdre_C_Q)         0.216     2.355 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[4]/Q
                         net (fo=17, routed)          0.748     3.103    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/Q[2]
    SLICE_X209Y463       LUT5 (Prop_lut5_I4_O)        0.043     3.146 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.146    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry_i_4_n_0
    SLICE_X209Y463       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     3.397 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.397    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry_n_0
    SLICE_X209Y464       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.446 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.446    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry__0_n_0
    SLICE_X209Y465       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.495 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.495    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry__1_n_0
    SLICE_X209Y466       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.544 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.544    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry__2_n_0
    SLICE_X209Y467       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.593 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.593    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry__3_n_0
    SLICE_X209Y468       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075     3.668 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry__4/CO[1]
                         net (fo=3, routed)           0.706     4.374    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_ignore_next_mismatch_reg_0[0]
    SLICE_X217Y459       LUT6 (Prop_lut6_I0_O)        0.118     4.492 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_ignore_next_mismatch_i_2/O
                         net (fo=1, routed)           0.176     4.668    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_ignore_next_mismatch_i_2_n_0
    SLICE_X218Y460       LUT6 (Prop_lut6_I0_O)        0.043     4.711 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_ignore_next_mismatch_i_1/O
                         net (fo=1, routed)           0.000     4.711    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_ignore_next_mismatch_i_1_n_0
    SLICE_X218Y460       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_ignore_next_mismatch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1485, routed)        0.752     5.054    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/rxusrclk2
    SLICE_X218Y460       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_ignore_next_mismatch_reg/C
                         clock pessimism              0.153     5.207    
                         clock uncertainty           -0.035     5.172    
    SLICE_X218Y460       FDRE (Setup_fdre_C_D)        0.033     5.205    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_ignore_next_mismatch_reg
  -------------------------------------------------------------------
                         required time                          5.205    
                         arrival time                          -4.711    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c7_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.383ns (17.718%)  route 1.779ns (82.282%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.942ns = ( 5.045 - 3.103 ) 
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1485, routed)        0.789     2.141    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X204Y466       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y466       FDRE (Prop_fdre_C_Q)         0.254     2.395 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[65]/Q
                         net (fo=13, routed)          0.435     2.830    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[65]
    SLICE_X212Y466       LUT2 (Prop_lut2_I1_O)        0.043     2.873 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c7[2]_i_3/O
                         net (fo=2, routed)           0.546     3.419    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c7[2]_i_3_n_0
    SLICE_X215Y465       LUT6 (Prop_lut6_I3_O)        0.043     3.462 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c7[2]_i_1/O
                         net (fo=4, routed)           0.435     3.898    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord6[0]
    SLICE_X206Y467       LUT2 (Prop_lut2_I1_O)        0.043     3.941 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c7[7]_i_1/O
                         net (fo=8, routed)           0.362     4.303    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2_en156_reg_rep__9_6[0]
    SLICE_X207Y467       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c7_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1485, routed)        0.743     5.045    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X207Y467       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c7_reg[0]/C
                         clock pessimism              0.153     5.198    
                         clock uncertainty           -0.035     5.163    
    SLICE_X207Y467       FDRE (Setup_fdre_C_R)       -0.295     4.868    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c7_reg[0]
  -------------------------------------------------------------------
                         required time                          4.868    
                         arrival time                          -4.303    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.404ns (19.011%)  route 1.721ns (80.989%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 5.044 - 3.103 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1485, routed)        0.791     2.143    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X207Y468       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y468       FDRE (Prop_fdre_C_Q)         0.198     2.341 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[30]/Q
                         net (fo=13, routed)          0.308     2.649    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[30]
    SLICE_X206Y467       LUT2 (Prop_lut2_I1_O)        0.120     2.769 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_3/O
                         net (fo=1, routed)           0.477     3.246    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_3_n_0
    SLICE_X213Y468       LUT6 (Prop_lut6_I3_O)        0.043     3.289 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_1/O
                         net (fo=6, routed)           0.546     3.835    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord1[0]
    SLICE_X204Y465       LUT2 (Prop_lut2_I1_O)        0.043     3.878 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c2[7]_i_1/O
                         net (fo=8, routed)           0.390     4.268    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2_en156_reg_rep__9_1[0]
    SLICE_X203Y464       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1485, routed)        0.742     5.044    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X203Y464       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[0]/C
                         clock pessimism              0.153     5.197    
                         clock uncertainty           -0.035     5.162    
    SLICE_X203Y464       FDRE (Setup_fdre_C_R)       -0.295     4.867    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[0]
  -------------------------------------------------------------------
                         required time                          4.867    
                         arrival time                          -4.268    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.404ns (19.011%)  route 1.721ns (80.989%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 5.044 - 3.103 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1485, routed)        0.791     2.143    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X207Y468       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y468       FDRE (Prop_fdre_C_Q)         0.198     2.341 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[30]/Q
                         net (fo=13, routed)          0.308     2.649    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[30]
    SLICE_X206Y467       LUT2 (Prop_lut2_I1_O)        0.120     2.769 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_3/O
                         net (fo=1, routed)           0.477     3.246    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_3_n_0
    SLICE_X213Y468       LUT6 (Prop_lut6_I3_O)        0.043     3.289 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_1/O
                         net (fo=6, routed)           0.546     3.835    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord1[0]
    SLICE_X204Y465       LUT2 (Prop_lut2_I1_O)        0.043     3.878 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c2[7]_i_1/O
                         net (fo=8, routed)           0.390     4.268    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2_en156_reg_rep__9_1[0]
    SLICE_X203Y464       FDSE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1485, routed)        0.742     5.044    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X203Y464       FDSE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[1]/C
                         clock pessimism              0.153     5.197    
                         clock uncertainty           -0.035     5.162    
    SLICE_X203Y464       FDSE (Setup_fdse_C_S)       -0.295     4.867    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[1]
  -------------------------------------------------------------------
                         required time                          4.867    
                         arrival time                          -4.268    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.404ns (19.011%)  route 1.721ns (80.989%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 5.044 - 3.103 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1485, routed)        0.791     2.143    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X207Y468       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y468       FDRE (Prop_fdre_C_Q)         0.198     2.341 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[30]/Q
                         net (fo=13, routed)          0.308     2.649    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[30]
    SLICE_X206Y467       LUT2 (Prop_lut2_I1_O)        0.120     2.769 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_3/O
                         net (fo=1, routed)           0.477     3.246    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_3_n_0
    SLICE_X213Y468       LUT6 (Prop_lut6_I3_O)        0.043     3.289 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_1/O
                         net (fo=6, routed)           0.546     3.835    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord1[0]
    SLICE_X204Y465       LUT2 (Prop_lut2_I1_O)        0.043     3.878 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c2[7]_i_1/O
                         net (fo=8, routed)           0.390     4.268    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2_en156_reg_rep__9_1[0]
    SLICE_X203Y464       FDSE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1485, routed)        0.742     5.044    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X203Y464       FDSE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[2]/C
                         clock pessimism              0.153     5.197    
                         clock uncertainty           -0.035     5.162    
    SLICE_X203Y464       FDSE (Setup_fdse_C_S)       -0.295     4.867    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[2]
  -------------------------------------------------------------------
                         required time                          4.867    
                         arrival time                          -4.268    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.404ns (19.011%)  route 1.721ns (80.989%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 5.044 - 3.103 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1485, routed)        0.791     2.143    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X207Y468       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y468       FDRE (Prop_fdre_C_Q)         0.198     2.341 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[30]/Q
                         net (fo=13, routed)          0.308     2.649    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[30]
    SLICE_X206Y467       LUT2 (Prop_lut2_I1_O)        0.120     2.769 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_3/O
                         net (fo=1, routed)           0.477     3.246    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_3_n_0
    SLICE_X213Y468       LUT6 (Prop_lut6_I3_O)        0.043     3.289 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_1/O
                         net (fo=6, routed)           0.546     3.835    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord1[0]
    SLICE_X204Y465       LUT2 (Prop_lut2_I1_O)        0.043     3.878 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c2[7]_i_1/O
                         net (fo=8, routed)           0.390     4.268    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2_en156_reg_rep__9_1[0]
    SLICE_X203Y464       FDSE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1485, routed)        0.742     5.044    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X203Y464       FDSE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[5]/C
                         clock pessimism              0.153     5.197    
                         clock uncertainty           -0.035     5.162    
    SLICE_X203Y464       FDSE (Setup_fdse_C_S)       -0.295     4.867    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[5]
  -------------------------------------------------------------------
                         required time                          4.867    
                         arrival time                          -4.268    
  -------------------------------------------------------------------
                         slack                                  0.599    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.118ns (45.416%)  route 0.142ns (54.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1485, routed)        0.455     0.993    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X216Y452       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y452       FDRE (Prop_fdre_C_Q)         0.118     1.111 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/Q
                         net (fo=108, routed)         0.142     1.253    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/ADDRD4
    SLICE_X216Y453       RAMD32                                       r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1485, routed)        0.611     1.249    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/WCLK
    SLICE_X216Y453       RAMD32                                       r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.243     1.006    
    SLICE_X216Y453       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.185     1.191    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.118ns (45.416%)  route 0.142ns (54.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1485, routed)        0.455     0.993    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X216Y452       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y452       FDRE (Prop_fdre_C_Q)         0.118     1.111 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/Q
                         net (fo=108, routed)         0.142     1.253    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/ADDRD4
    SLICE_X216Y453       RAMD32                                       r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1485, routed)        0.611     1.249    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/WCLK
    SLICE_X216Y453       RAMD32                                       r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.243     1.006    
    SLICE_X216Y453       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.185     1.191    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.118ns (45.416%)  route 0.142ns (54.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1485, routed)        0.455     0.993    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X216Y452       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y452       FDRE (Prop_fdre_C_Q)         0.118     1.111 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/Q
                         net (fo=108, routed)         0.142     1.253    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/ADDRD4
    SLICE_X216Y453       RAMD32                                       r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1485, routed)        0.611     1.249    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/WCLK
    SLICE_X216Y453       RAMD32                                       r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.243     1.006    
    SLICE_X216Y453       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.185     1.191    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.118ns (45.416%)  route 0.142ns (54.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1485, routed)        0.455     0.993    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X216Y452       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y452       FDRE (Prop_fdre_C_Q)         0.118     1.111 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/Q
                         net (fo=108, routed)         0.142     1.253    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/ADDRD4
    SLICE_X216Y453       RAMD32                                       r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1485, routed)        0.611     1.249    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/WCLK
    SLICE_X216Y453       RAMD32                                       r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.243     1.006    
    SLICE_X216Y453       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.185     1.191    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.118ns (45.416%)  route 0.142ns (54.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1485, routed)        0.455     0.993    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X216Y452       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y452       FDRE (Prop_fdre_C_Q)         0.118     1.111 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/Q
                         net (fo=108, routed)         0.142     1.253    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/ADDRD4
    SLICE_X216Y453       RAMD32                                       r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1485, routed)        0.611     1.249    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/WCLK
    SLICE_X216Y453       RAMD32                                       r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMC/CLK
                         clock pessimism             -0.243     1.006    
    SLICE_X216Y453       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.185     1.191    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.118ns (45.416%)  route 0.142ns (54.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1485, routed)        0.455     0.993    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X216Y452       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y452       FDRE (Prop_fdre_C_Q)         0.118     1.111 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/Q
                         net (fo=108, routed)         0.142     1.253    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/ADDRD4
    SLICE_X216Y453       RAMD32                                       r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1485, routed)        0.611     1.249    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/WCLK
    SLICE_X216Y453       RAMD32                                       r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMC_D1/CLK
                         clock pessimism             -0.243     1.006    
    SLICE_X216Y453       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.185     1.191    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.118ns (45.416%)  route 0.142ns (54.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1485, routed)        0.455     0.993    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X216Y452       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y452       FDRE (Prop_fdre_C_Q)         0.118     1.111 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/Q
                         net (fo=108, routed)         0.142     1.253    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/ADDRD4
    SLICE_X216Y453       RAMS32                                       r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1485, routed)        0.611     1.249    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/WCLK
    SLICE_X216Y453       RAMS32                                       r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMD/CLK
                         clock pessimism             -0.243     1.006    
    SLICE_X216Y453       RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.185     1.191    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.118ns (45.416%)  route 0.142ns (54.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1485, routed)        0.455     0.993    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X216Y452       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y452       FDRE (Prop_fdre_C_Q)         0.118     1.111 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/Q
                         net (fo=108, routed)         0.142     1.253    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/ADDRD4
    SLICE_X216Y453       RAMS32                                       r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1485, routed)        0.611     1.249    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/WCLK
    SLICE_X216Y453       RAMS32                                       r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMD_D1/CLK
                         clock pessimism             -0.243     1.006    
    SLICE_X216Y453       RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.185     1.191    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.208ns  (logic 0.118ns (56.677%)  route 0.090ns (43.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1485, routed)        0.453     4.094    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X210Y454       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y454       FDRE (Prop_fdre_C_Q)         0.118     4.212 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[30]/Q
                         net (fo=1, routed)           0.090     4.302    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/DIA0
    SLICE_X210Y455       RAMD32                                       r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1485, routed)        0.609     4.350    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/WCLK
    SLICE_X210Y455       RAMD32                                       r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMA/CLK
                         clock pessimism             -0.242     4.108    
    SLICE_X210Y455       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     4.239    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -4.239    
                         arrival time                           4.302    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.189ns  (logic 0.100ns (52.855%)  route 0.089ns (47.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.243ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1485, routed)        0.453     4.094    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X217Y457       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y457       FDRE (Prop_fdre_C_Q)         0.100     4.194 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[13]/Q
                         net (fo=1, routed)           0.089     4.283    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/DIA1
    SLICE_X216Y456       RAMD32                                       r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1485, routed)        0.611     4.352    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/WCLK
    SLICE_X216Y456       RAMD32                                       r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.243     4.109    
    SLICE_X216Y456       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     4.217    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.217    
                         arrival time                           4.283    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y37  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y37  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y37  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.349         3.103       1.753      BUFHCE_X1Y110        nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X218Y460       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/eq_rxusrclk2_en156_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X217Y471       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg[21]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X200Y470       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg[26]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X217Y471       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg[27]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X217Y471       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg[28]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X217Y472       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg[29]/C
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X212Y456       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X212Y456       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X212Y456       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X212Y456       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X212Y456       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X212Y456       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK               n/a            0.674         1.551       0.877      SLICE_X212Y456       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK               n/a            0.674         1.551       0.877      SLICE_X212Y456       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X212Y451       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X212Y451       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X216Y456       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X216Y456       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X216Y456       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X216Y456       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X216Y456       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X216Y456       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK               n/a            0.674         1.551       0.877      SLICE_X216Y456       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK               n/a            0.674         1.551       0.877      SLICE_X216Y456       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X216Y454       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X216Y454       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.532ns (18.312%)  route 2.373ns (81.688%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 5.049 - 3.103 ) 
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1463, routed)        0.800     2.152    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X207Y459       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y459       FDRE (Prop_fdre_C_Q)         0.198     2.350 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[23]/Q
                         net (fo=13, routed)          0.345     2.695    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[23]
    SLICE_X207Y460       LUT2 (Prop_lut2_I1_O)        0.119     2.814 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[2]_i_3/O
                         net (fo=1, routed)           0.498     3.311    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[2]_i_3_n_0
    SLICE_X209Y473       LUT6 (Prop_lut6_I3_O)        0.043     3.354 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[2]_i_1/O
                         net (fo=5, routed)           0.781     4.135    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[2]_0
    SLICE_X202Y451       LUT3 (Prop_lut3_I0_O)        0.043     4.178 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_15/O
                         net (fo=1, routed)           0.245     4.424    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_15_n_0
    SLICE_X205Y452       LUT6 (Prop_lut6_I2_O)        0.043     4.467 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_8/O
                         net (fo=2, routed)           0.329     4.796    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_8_n_0
    SLICE_X203Y451       LUT6 (Prop_lut6_I4_O)        0.043     4.839 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[1]_i_3/O
                         net (fo=1, routed)           0.175     5.014    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[1]_i_3_n_0
    SLICE_X204Y450       LUT6 (Prop_lut6_I2_O)        0.043     5.057 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.057    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[1]_i_1_n_0
    SLICE_X204Y450       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1463, routed)        0.747     5.049    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X204Y450       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/C
                         clock pessimism              0.153     5.202    
                         clock uncertainty           -0.035     5.167    
    SLICE_X204Y450       FDRE (Setup_fdre_C_D)        0.065     5.232    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.232    
                         arrival time                          -5.057    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.532ns (18.802%)  route 2.298ns (81.198%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 5.049 - 3.103 ) 
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1463, routed)        0.800     2.152    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X207Y459       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y459       FDRE (Prop_fdre_C_Q)         0.198     2.350 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[23]/Q
                         net (fo=13, routed)          0.345     2.695    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[23]
    SLICE_X207Y460       LUT2 (Prop_lut2_I1_O)        0.119     2.814 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[2]_i_3/O
                         net (fo=1, routed)           0.498     3.311    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[2]_i_3_n_0
    SLICE_X209Y473       LUT6 (Prop_lut6_I3_O)        0.043     3.354 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[2]_i_1/O
                         net (fo=5, routed)           0.684     4.038    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[2]_0
    SLICE_X205Y451       LUT4 (Prop_lut4_I3_O)        0.043     4.081 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_32/O
                         net (fo=4, routed)           0.182     4.263    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg2__1
    SLICE_X202Y451       LUT6 (Prop_lut6_I0_O)        0.043     4.306 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_11/O
                         net (fo=1, routed)           0.420     4.726    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_11_n_0
    SLICE_X205Y452       LUT6 (Prop_lut6_I4_O)        0.043     4.769 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_4/O
                         net (fo=1, routed)           0.169     4.939    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_4_n_0
    SLICE_X202Y452       LUT6 (Prop_lut6_I3_O)        0.043     4.982 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.982    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_1_n_0
    SLICE_X202Y452       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1463, routed)        0.747     5.049    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X202Y452       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/C
                         clock pessimism              0.153     5.202    
                         clock uncertainty           -0.035     5.167    
    SLICE_X202Y452       FDRE (Setup_fdre_C_D)        0.032     5.199    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.199    
                         arrival time                          -4.982    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.532ns (19.219%)  route 2.236ns (80.781%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 5.049 - 3.103 ) 
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1463, routed)        0.800     2.152    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X207Y459       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y459       FDRE (Prop_fdre_C_Q)         0.198     2.350 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[23]/Q
                         net (fo=13, routed)          0.345     2.695    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[23]
    SLICE_X207Y460       LUT2 (Prop_lut2_I1_O)        0.119     2.814 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[2]_i_3/O
                         net (fo=1, routed)           0.498     3.311    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[2]_i_3_n_0
    SLICE_X209Y473       LUT6 (Prop_lut6_I3_O)        0.043     3.354 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[2]_i_1/O
                         net (fo=5, routed)           0.684     4.038    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[2]_0
    SLICE_X205Y451       LUT4 (Prop_lut4_I3_O)        0.043     4.081 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_32/O
                         net (fo=4, routed)           0.185     4.266    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg2__1
    SLICE_X204Y452       LUT6 (Prop_lut6_I3_O)        0.043     4.309 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_14/O
                         net (fo=3, routed)           0.223     4.532    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_14_n_0
    SLICE_X203Y451       LUT6 (Prop_lut6_I0_O)        0.043     4.575 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_5/O
                         net (fo=1, routed)           0.302     4.877    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_5_n_0
    SLICE_X204Y451       LUT6 (Prop_lut6_I3_O)        0.043     4.920 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.920    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_1_n_0
    SLICE_X204Y451       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1463, routed)        0.747     5.049    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X204Y451       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]/C
                         clock pessimism              0.153     5.202    
                         clock uncertainty           -0.035     5.167    
    SLICE_X204Y451       FDRE (Setup_fdre_C_D)        0.066     5.233    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.233    
                         arrival time                          -4.920    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.403ns (18.447%)  route 1.782ns (81.553%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 5.048 - 3.103 ) 
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1463, routed)        0.800     2.152    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X207Y459       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y459       FDRE (Prop_fdre_C_Q)         0.198     2.350 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[23]/Q
                         net (fo=13, routed)          0.345     2.695    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[23]
    SLICE_X207Y460       LUT2 (Prop_lut2_I1_O)        0.119     2.814 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[2]_i_3/O
                         net (fo=1, routed)           0.498     3.311    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[2]_i_3_n_0
    SLICE_X209Y473       LUT6 (Prop_lut6_I3_O)        0.043     3.354 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[2]_i_1/O
                         net (fo=5, routed)           0.637     3.991    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord0[0]
    SLICE_X203Y455       LUT2 (Prop_lut2_I1_O)        0.043     4.034 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c1[7]_i_1/O
                         net (fo=8, routed)           0.302     4.337    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2_en156_reg_rep__9_0[0]
    SLICE_X201Y454       FDSE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1463, routed)        0.746     5.048    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X201Y454       FDSE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[4]/C
                         clock pessimism              0.153     5.201    
                         clock uncertainty           -0.035     5.166    
    SLICE_X201Y454       FDSE (Setup_fdse_C_S)       -0.295     4.871    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[4]
  -------------------------------------------------------------------
                         required time                          4.871    
                         arrival time                          -4.337    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.403ns (18.447%)  route 1.782ns (81.553%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 5.048 - 3.103 ) 
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1463, routed)        0.800     2.152    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X207Y459       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y459       FDRE (Prop_fdre_C_Q)         0.198     2.350 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[23]/Q
                         net (fo=13, routed)          0.345     2.695    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[23]
    SLICE_X207Y460       LUT2 (Prop_lut2_I1_O)        0.119     2.814 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[2]_i_3/O
                         net (fo=1, routed)           0.498     3.311    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[2]_i_3_n_0
    SLICE_X209Y473       LUT6 (Prop_lut6_I3_O)        0.043     3.354 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[2]_i_1/O
                         net (fo=5, routed)           0.637     3.991    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord0[0]
    SLICE_X203Y455       LUT2 (Prop_lut2_I1_O)        0.043     4.034 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c1[7]_i_1/O
                         net (fo=8, routed)           0.302     4.337    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2_en156_reg_rep__9_0[0]
    SLICE_X201Y454       FDSE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1463, routed)        0.746     5.048    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X201Y454       FDSE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[5]/C
                         clock pessimism              0.153     5.201    
                         clock uncertainty           -0.035     5.166    
    SLICE_X201Y454       FDSE (Setup_fdse_C_S)       -0.295     4.871    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[5]
  -------------------------------------------------------------------
                         required time                          4.871    
                         arrival time                          -4.337    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.403ns (18.447%)  route 1.782ns (81.553%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 5.048 - 3.103 ) 
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1463, routed)        0.800     2.152    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X207Y459       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y459       FDRE (Prop_fdre_C_Q)         0.198     2.350 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[23]/Q
                         net (fo=13, routed)          0.345     2.695    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[23]
    SLICE_X207Y460       LUT2 (Prop_lut2_I1_O)        0.119     2.814 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[2]_i_3/O
                         net (fo=1, routed)           0.498     3.311    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[2]_i_3_n_0
    SLICE_X209Y473       LUT6 (Prop_lut6_I3_O)        0.043     3.354 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[2]_i_1/O
                         net (fo=5, routed)           0.637     3.991    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord0[0]
    SLICE_X203Y455       LUT2 (Prop_lut2_I1_O)        0.043     4.034 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c1[7]_i_1/O
                         net (fo=8, routed)           0.302     4.337    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2_en156_reg_rep__9_0[0]
    SLICE_X201Y454       FDSE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1463, routed)        0.746     5.048    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X201Y454       FDSE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[6]/C
                         clock pessimism              0.153     5.201    
                         clock uncertainty           -0.035     5.166    
    SLICE_X201Y454       FDSE (Setup_fdse_C_S)       -0.295     4.871    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[6]
  -------------------------------------------------------------------
                         required time                          4.871    
                         arrival time                          -4.337    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.403ns (18.447%)  route 1.782ns (81.553%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 5.048 - 3.103 ) 
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1463, routed)        0.800     2.152    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X207Y459       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y459       FDRE (Prop_fdre_C_Q)         0.198     2.350 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[23]/Q
                         net (fo=13, routed)          0.345     2.695    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[23]
    SLICE_X207Y460       LUT2 (Prop_lut2_I1_O)        0.119     2.814 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[2]_i_3/O
                         net (fo=1, routed)           0.498     3.311    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[2]_i_3_n_0
    SLICE_X209Y473       LUT6 (Prop_lut6_I3_O)        0.043     3.354 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[2]_i_1/O
                         net (fo=5, routed)           0.637     3.991    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord0[0]
    SLICE_X203Y455       LUT2 (Prop_lut2_I1_O)        0.043     4.034 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c1[7]_i_1/O
                         net (fo=8, routed)           0.302     4.337    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2_en156_reg_rep__9_0[0]
    SLICE_X201Y454       FDSE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1463, routed)        0.746     5.048    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X201Y454       FDSE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[7]/C
                         clock pessimism              0.153     5.201    
                         clock uncertainty           -0.035     5.166    
    SLICE_X201Y454       FDSE (Setup_fdse_C_S)       -0.295     4.871    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[7]
  -------------------------------------------------------------------
                         required time                          4.871    
                         arrival time                          -4.337    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.178ns  (logic 0.403ns (18.501%)  route 1.775ns (81.499%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 5.049 - 3.103 ) 
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1463, routed)        0.800     2.152    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X207Y459       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y459       FDRE (Prop_fdre_C_Q)         0.198     2.350 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[23]/Q
                         net (fo=13, routed)          0.345     2.695    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[23]
    SLICE_X207Y460       LUT2 (Prop_lut2_I1_O)        0.119     2.814 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[2]_i_3/O
                         net (fo=1, routed)           0.498     3.311    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[2]_i_3_n_0
    SLICE_X209Y473       LUT6 (Prop_lut6_I3_O)        0.043     3.354 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[2]_i_1/O
                         net (fo=5, routed)           0.637     3.991    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord0[0]
    SLICE_X203Y455       LUT2 (Prop_lut2_I1_O)        0.043     4.034 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c1[7]_i_1/O
                         net (fo=8, routed)           0.296     4.330    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2_en156_reg_rep__9_0[0]
    SLICE_X203Y453       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1463, routed)        0.747     5.049    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X203Y453       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[0]/C
                         clock pessimism              0.153     5.202    
                         clock uncertainty           -0.035     5.167    
    SLICE_X203Y453       FDRE (Setup_fdre_C_R)       -0.295     4.872    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.872    
                         arrival time                          -4.330    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.178ns  (logic 0.403ns (18.501%)  route 1.775ns (81.499%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 5.049 - 3.103 ) 
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1463, routed)        0.800     2.152    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X207Y459       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y459       FDRE (Prop_fdre_C_Q)         0.198     2.350 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[23]/Q
                         net (fo=13, routed)          0.345     2.695    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[23]
    SLICE_X207Y460       LUT2 (Prop_lut2_I1_O)        0.119     2.814 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[2]_i_3/O
                         net (fo=1, routed)           0.498     3.311    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[2]_i_3_n_0
    SLICE_X209Y473       LUT6 (Prop_lut6_I3_O)        0.043     3.354 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[2]_i_1/O
                         net (fo=5, routed)           0.637     3.991    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord0[0]
    SLICE_X203Y455       LUT2 (Prop_lut2_I1_O)        0.043     4.034 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c1[7]_i_1/O
                         net (fo=8, routed)           0.296     4.330    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2_en156_reg_rep__9_0[0]
    SLICE_X203Y453       FDSE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1463, routed)        0.747     5.049    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X203Y453       FDSE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[1]/C
                         clock pessimism              0.153     5.202    
                         clock uncertainty           -0.035     5.167    
    SLICE_X203Y453       FDSE (Setup_fdse_C_S)       -0.295     4.872    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[1]
  -------------------------------------------------------------------
                         required time                          4.872    
                         arrival time                          -4.330    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.178ns  (logic 0.403ns (18.501%)  route 1.775ns (81.499%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 5.049 - 3.103 ) 
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1463, routed)        0.800     2.152    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X207Y459       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y459       FDRE (Prop_fdre_C_Q)         0.198     2.350 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[23]/Q
                         net (fo=13, routed)          0.345     2.695    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[23]
    SLICE_X207Y460       LUT2 (Prop_lut2_I1_O)        0.119     2.814 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[2]_i_3/O
                         net (fo=1, routed)           0.498     3.311    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[2]_i_3_n_0
    SLICE_X209Y473       LUT6 (Prop_lut6_I3_O)        0.043     3.354 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[2]_i_1/O
                         net (fo=5, routed)           0.637     3.991    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord0[0]
    SLICE_X203Y455       LUT2 (Prop_lut2_I1_O)        0.043     4.034 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c1[7]_i_1/O
                         net (fo=8, routed)           0.296     4.330    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2_en156_reg_rep__9_0[0]
    SLICE_X203Y453       FDSE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1463, routed)        0.747     5.049    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X203Y453       FDSE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[2]/C
                         clock pessimism              0.153     5.202    
                         clock uncertainty           -0.035     5.167    
    SLICE_X203Y453       FDSE (Setup_fdse_C_S)       -0.295     4.872    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[2]
  -------------------------------------------------------------------
                         required time                          4.872    
                         arrival time                          -4.330    
  -------------------------------------------------------------------
                         slack                                  0.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.100ns (26.012%)  route 0.284ns (73.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1463, routed)        0.417     0.955    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X187Y451       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y451       FDRE (Prop_fdre_C_Q)         0.100     1.055 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[1]/Q
                         net (fo=112, routed)         0.284     1.339    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/ADDRD1
    SLICE_X188Y451       RAMD32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1463, routed)        0.573     1.211    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/WCLK
    SLICE_X188Y451       RAMD32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.220     0.991    
    SLICE_X188Y451       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     1.285    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.100ns (26.012%)  route 0.284ns (73.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1463, routed)        0.417     0.955    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X187Y451       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y451       FDRE (Prop_fdre_C_Q)         0.100     1.055 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[1]/Q
                         net (fo=112, routed)         0.284     1.339    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/ADDRD1
    SLICE_X188Y451       RAMD32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1463, routed)        0.573     1.211    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/WCLK
    SLICE_X188Y451       RAMD32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.220     0.991    
    SLICE_X188Y451       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     1.285    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.100ns (26.012%)  route 0.284ns (73.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1463, routed)        0.417     0.955    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X187Y451       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y451       FDRE (Prop_fdre_C_Q)         0.100     1.055 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[1]/Q
                         net (fo=112, routed)         0.284     1.339    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/ADDRD1
    SLICE_X188Y451       RAMD32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1463, routed)        0.573     1.211    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/WCLK
    SLICE_X188Y451       RAMD32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.220     0.991    
    SLICE_X188Y451       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     1.285    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.100ns (26.012%)  route 0.284ns (73.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1463, routed)        0.417     0.955    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X187Y451       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y451       FDRE (Prop_fdre_C_Q)         0.100     1.055 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[1]/Q
                         net (fo=112, routed)         0.284     1.339    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/ADDRD1
    SLICE_X188Y451       RAMD32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1463, routed)        0.573     1.211    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/WCLK
    SLICE_X188Y451       RAMD32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.220     0.991    
    SLICE_X188Y451       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     1.285    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.100ns (26.012%)  route 0.284ns (73.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1463, routed)        0.417     0.955    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X187Y451       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y451       FDRE (Prop_fdre_C_Q)         0.100     1.055 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[1]/Q
                         net (fo=112, routed)         0.284     1.339    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/ADDRD1
    SLICE_X188Y451       RAMD32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1463, routed)        0.573     1.211    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/WCLK
    SLICE_X188Y451       RAMD32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.220     0.991    
    SLICE_X188Y451       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     1.285    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.100ns (26.012%)  route 0.284ns (73.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1463, routed)        0.417     0.955    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X187Y451       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y451       FDRE (Prop_fdre_C_Q)         0.100     1.055 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[1]/Q
                         net (fo=112, routed)         0.284     1.339    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/ADDRD1
    SLICE_X188Y451       RAMD32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1463, routed)        0.573     1.211    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/WCLK
    SLICE_X188Y451       RAMD32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.220     0.991    
    SLICE_X188Y451       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     1.285    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.100ns (26.012%)  route 0.284ns (73.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1463, routed)        0.417     0.955    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X187Y451       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y451       FDRE (Prop_fdre_C_Q)         0.100     1.055 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[1]/Q
                         net (fo=112, routed)         0.284     1.339    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/ADDRD1
    SLICE_X188Y451       RAMS32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1463, routed)        0.573     1.211    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/WCLK
    SLICE_X188Y451       RAMS32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.220     0.991    
    SLICE_X188Y451       RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.294     1.285    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.100ns (26.012%)  route 0.284ns (73.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1463, routed)        0.417     0.955    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X187Y451       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y451       FDRE (Prop_fdre_C_Q)         0.100     1.055 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[1]/Q
                         net (fo=112, routed)         0.284     1.339    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/ADDRD1
    SLICE_X188Y451       RAMS32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1463, routed)        0.573     1.211    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/WCLK
    SLICE_X188Y451       RAMS32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.220     0.991    
    SLICE_X188Y451       RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.294     1.285    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.087%)  route 0.096ns (44.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1463, routed)        0.445     4.086    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X196Y454       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y454       FDRE (Prop_fdre_C_Q)         0.118     4.204 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[52]/Q
                         net (fo=1, routed)           0.096     4.300    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/DIC0
    SLICE_X196Y452       RAMD32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1463, routed)        0.602     4.343    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/WCLK
    SLICE_X196Y452       RAMD32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMC/CLK
                         clock pessimism             -0.242     4.101    
    SLICE_X196Y452       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     4.230    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMC
  -------------------------------------------------------------------
                         required time                         -4.230    
                         arrival time                           4.300    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.252ns  (logic 0.118ns (46.744%)  route 0.134ns (53.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1463, routed)        0.445     4.086    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X196Y453       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y453       FDRE (Prop_fdre_C_Q)         0.118     4.204 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[20]/Q
                         net (fo=1, routed)           0.134     4.338    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/DIB0
    SLICE_X200Y452       RAMD32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1463, routed)        0.603     4.344    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/WCLK
    SLICE_X200Y452       RAMD32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMB/CLK
                         clock pessimism             -0.220     4.124    
    SLICE_X200Y452       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     4.256    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -4.256    
                         arrival time                           4.338    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y36  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y36  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y36  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.349         3.103       1.753      BUFHCE_X1Y111        nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X216Y466       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg[19]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X210Y460       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg[20]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X210Y460       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg[22]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X216Y466       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg[24]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X216Y466       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg[29]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X210Y460       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X196Y450       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X196Y450       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X196Y450       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X196Y450       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X196Y450       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X196Y450       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK               n/a            0.674         1.551       0.877      SLICE_X196Y450       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK               n/a            0.674         1.551       0.877      SLICE_X196Y450       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X196Y451       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X196Y451       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X192Y452       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X192Y452       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X192Y452       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X192Y452       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X192Y452       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X192Y452       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X192Y452       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X192Y452       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X192Y452       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X192Y452       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.887ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 0.302ns (10.439%)  route 2.591ns (89.561%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.583     1.583    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     1.663 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.356     3.019    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X193Y239       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y239       FDRE (Prop_fdre_C_Q)         0.216     3.235 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/Q
                         net (fo=2, routed)           1.757     4.992    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR_RD[0]
    SLICE_X195Y287       LUT6 (Prop_lut6_I5_O)        0.043     5.035 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_4/O
                         net (fo=1, routed)           0.436     5.471    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/dest_out_bin_ff_reg[2]
    SLICE_X192Y288       LUT4 (Prop_lut4_I2_O)        0.043     5.514 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.398     5.912    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1_reg[2]
    SLICE_X191Y288       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.479    11.479    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    11.551 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.183    12.734    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X191Y288       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.112    12.846    
                         clock uncertainty           -0.035    12.811    
    SLICE_X191Y288       FDPE (Setup_fdpe_C_D)       -0.012    12.799    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         12.799    
                         arrival time                          -5.912    
  -------------------------------------------------------------------
                         slack                                  6.887    

Slack (MET) :             6.979ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.708ns  (logic 0.259ns (9.563%)  route 2.449ns (90.437%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.583     1.583    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     1.663 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.345     3.008    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X197Y275       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y275       FDPE (Prop_fdpe_C_Q)         0.216     3.224 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.310     4.534    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X191Y291       LUT4 (Prop_lut4_I0_O)        0.043     4.577 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[35]_i_1/O
                         net (fo=32, routed)          1.140     5.716    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X187Y256       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.479    11.479    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    11.551 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.185    12.736    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X187Y256       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                         clock pessimism              0.189    12.925    
                         clock uncertainty           -0.035    12.890    
    SLICE_X187Y256       FDRE (Setup_fdre_C_CE)      -0.194    12.696    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         12.696    
                         arrival time                          -5.716    
  -------------------------------------------------------------------
                         slack                                  6.979    

Slack (MET) :             6.979ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.708ns  (logic 0.259ns (9.563%)  route 2.449ns (90.437%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.583     1.583    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     1.663 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.345     3.008    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X197Y275       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y275       FDPE (Prop_fdpe_C_Q)         0.216     3.224 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.310     4.534    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X191Y291       LUT4 (Prop_lut4_I0_O)        0.043     4.577 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[35]_i_1/O
                         net (fo=32, routed)          1.140     5.716    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X187Y256       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.479    11.479    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    11.551 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.185    12.736    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X187Y256       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                         clock pessimism              0.189    12.925    
                         clock uncertainty           -0.035    12.890    
    SLICE_X187Y256       FDRE (Setup_fdre_C_CE)      -0.194    12.696    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         12.696    
                         arrival time                          -5.716    
  -------------------------------------------------------------------
                         slack                                  6.979    

Slack (MET) :             6.983ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.302ns (10.803%)  route 2.494ns (89.197%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.583     1.583    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     1.663 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.356     3.019    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X193Y239       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y239       FDRE (Prop_fdre_C_Q)         0.216     3.235 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/Q
                         net (fo=2, routed)           1.757     4.992    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR_RD[0]
    SLICE_X195Y287       LUT6 (Prop_lut6_I5_O)        0.043     5.035 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_4/O
                         net (fo=1, routed)           0.436     5.471    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/dest_out_bin_ff_reg[2]
    SLICE_X192Y288       LUT4 (Prop_lut4_I2_O)        0.043     5.514 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.301     5.815    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1_reg[2]
    SLICE_X191Y288       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.479    11.479    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    11.551 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.183    12.734    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X191Y288       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.112    12.846    
                         clock uncertainty           -0.035    12.811    
    SLICE_X191Y288       FDPE (Setup_fdpe_C_D)       -0.013    12.798    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                          -5.815    
  -------------------------------------------------------------------
                         slack                                  6.983    

Slack (MET) :             7.108ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.689ns  (logic 0.297ns (11.046%)  route 2.392ns (88.954%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.583     1.583    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     1.663 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.358     3.021    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X192Y262       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y262       FDCE (Prop_fdce_C_Q)         0.254     3.275 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=38, routed)          1.557     4.832    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRA0
    SLICE_X192Y290       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043     4.875 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
                         net (fo=1, routed)           0.835     5.710    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/p_0_out[6]
    SLICE_X190Y278       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.479    11.479    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    11.551 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.175    12.726    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X190Y278       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
                         clock pessimism              0.189    12.915    
                         clock uncertainty           -0.035    12.880    
    SLICE_X190Y278       FDRE (Setup_fdre_C_D)       -0.062    12.818    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         12.818    
                         arrival time                          -5.710    
  -------------------------------------------------------------------
                         slack                                  7.108    

Slack (MET) :             7.203ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.354ns (13.848%)  route 2.202ns (86.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 12.622 - 10.000 ) 
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.583     1.583    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     1.663 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.184     2.847    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X158Y269       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y269       FDRE (Prop_fdre_C_Q)         0.232     3.079 r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[2]/Q
                         net (fo=2, routed)           0.444     3.523    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_req_nxt
    SLICE_X160Y269       LUT2 (Prop_lut2_I0_O)        0.122     3.645 r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en_inferred_i_1/O
                         net (fo=34, routed)          1.758     5.404    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en
    SLICE_X156Y253       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.479    11.479    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    11.551 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.071    12.622    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X156Y253       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]/C
                         clock pessimism              0.189    12.811    
                         clock uncertainty           -0.035    12.776    
    SLICE_X156Y253       FDRE (Setup_fdre_C_CE)      -0.169    12.607    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]
  -------------------------------------------------------------------
                         required time                         12.607    
                         arrival time                          -5.404    
  -------------------------------------------------------------------
                         slack                                  7.203    

Slack (MET) :             7.203ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.354ns (13.848%)  route 2.202ns (86.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 12.622 - 10.000 ) 
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.583     1.583    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     1.663 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.184     2.847    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X158Y269       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y269       FDRE (Prop_fdre_C_Q)         0.232     3.079 r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[2]/Q
                         net (fo=2, routed)           0.444     3.523    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_req_nxt
    SLICE_X160Y269       LUT2 (Prop_lut2_I0_O)        0.122     3.645 r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en_inferred_i_1/O
                         net (fo=34, routed)          1.758     5.404    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en
    SLICE_X156Y253       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.479    11.479    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    11.551 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.071    12.622    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X156Y253       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]/C
                         clock pessimism              0.189    12.811    
                         clock uncertainty           -0.035    12.776    
    SLICE_X156Y253       FDRE (Setup_fdre_C_CE)      -0.169    12.607    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]
  -------------------------------------------------------------------
                         required time                         12.607    
                         arrival time                          -5.404    
  -------------------------------------------------------------------
                         slack                                  7.203    

Slack (MET) :             7.203ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.354ns (13.848%)  route 2.202ns (86.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 12.622 - 10.000 ) 
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.583     1.583    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     1.663 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.184     2.847    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X158Y269       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y269       FDRE (Prop_fdre_C_Q)         0.232     3.079 r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[2]/Q
                         net (fo=2, routed)           0.444     3.523    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_req_nxt
    SLICE_X160Y269       LUT2 (Prop_lut2_I0_O)        0.122     3.645 r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en_inferred_i_1/O
                         net (fo=34, routed)          1.758     5.404    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en
    SLICE_X156Y253       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.479    11.479    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    11.551 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.071    12.622    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X156Y253       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]/C
                         clock pessimism              0.189    12.811    
                         clock uncertainty           -0.035    12.776    
    SLICE_X156Y253       FDRE (Setup_fdre_C_CE)      -0.169    12.607    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]
  -------------------------------------------------------------------
                         required time                         12.607    
                         arrival time                          -5.404    
  -------------------------------------------------------------------
                         slack                                  7.203    

Slack (MET) :             7.203ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.354ns (13.848%)  route 2.202ns (86.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 12.622 - 10.000 ) 
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.583     1.583    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     1.663 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.184     2.847    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X158Y269       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y269       FDRE (Prop_fdre_C_Q)         0.232     3.079 r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[2]/Q
                         net (fo=2, routed)           0.444     3.523    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_req_nxt
    SLICE_X160Y269       LUT2 (Prop_lut2_I0_O)        0.122     3.645 r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en_inferred_i_1/O
                         net (fo=34, routed)          1.758     5.404    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en
    SLICE_X156Y253       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.479    11.479    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    11.551 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.071    12.622    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X156Y253       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]/C
                         clock pessimism              0.189    12.811    
                         clock uncertainty           -0.035    12.776    
    SLICE_X156Y253       FDRE (Setup_fdre_C_CE)      -0.169    12.607    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]
  -------------------------------------------------------------------
                         required time                         12.607    
                         arrival time                          -5.404    
  -------------------------------------------------------------------
                         slack                                  7.203    

Slack (MET) :             7.203ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.354ns (13.848%)  route 2.202ns (86.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 12.622 - 10.000 ) 
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.583     1.583    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     1.663 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.184     2.847    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X158Y269       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y269       FDRE (Prop_fdre_C_Q)         0.232     3.079 r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[2]/Q
                         net (fo=2, routed)           0.444     3.523    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_req_nxt
    SLICE_X160Y269       LUT2 (Prop_lut2_I0_O)        0.122     3.645 r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en_inferred_i_1/O
                         net (fo=34, routed)          1.758     5.404    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en
    SLICE_X156Y253       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.479    11.479    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    11.551 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.071    12.622    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X156Y253       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]/C
                         clock pessimism              0.189    12.811    
                         clock uncertainty           -0.035    12.776    
    SLICE_X156Y253       FDRE (Setup_fdre_C_CE)      -0.169    12.607    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         12.607    
                         arrival time                          -5.404    
  -------------------------------------------------------------------
                         slack                                  7.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.100ns (27.073%)  route 0.269ns (72.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.715     0.715    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.741 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.571     1.312    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X161Y268       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y268       FDCE (Prop_fdce_C_Q)         0.100     1.412 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=49, routed)          0.269     1.682    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD0
    SLICE_X158Y268       RAMD32                                       r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.800     0.800    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.830 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.777     1.607    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X158Y268       RAMD32                                       r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
                         clock pessimism             -0.283     1.324    
    SLICE_X158Y268       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     1.621    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.100ns (27.073%)  route 0.269ns (72.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.715     0.715    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.741 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.571     1.312    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X161Y268       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y268       FDCE (Prop_fdce_C_Q)         0.100     1.412 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=49, routed)          0.269     1.682    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD0
    SLICE_X158Y268       RAMD32                                       r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.800     0.800    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.830 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.777     1.607    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X158Y268       RAMD32                                       r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
                         clock pessimism             -0.283     1.324    
    SLICE_X158Y268       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     1.621    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.100ns (27.073%)  route 0.269ns (72.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.715     0.715    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.741 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.571     1.312    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X161Y268       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y268       FDCE (Prop_fdce_C_Q)         0.100     1.412 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=49, routed)          0.269     1.682    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD0
    SLICE_X158Y268       RAMD32                                       r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.800     0.800    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.830 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.777     1.607    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X158Y268       RAMD32                                       r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/CLK
                         clock pessimism             -0.283     1.324    
    SLICE_X158Y268       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     1.621    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.100ns (27.073%)  route 0.269ns (72.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.715     0.715    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.741 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.571     1.312    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X161Y268       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y268       FDCE (Prop_fdce_C_Q)         0.100     1.412 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=49, routed)          0.269     1.682    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD0
    SLICE_X158Y268       RAMD32                                       r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.800     0.800    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.830 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.777     1.607    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X158Y268       RAMD32                                       r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK
                         clock pessimism             -0.283     1.324    
    SLICE_X158Y268       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     1.621    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.100ns (27.073%)  route 0.269ns (72.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.715     0.715    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.741 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.571     1.312    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X161Y268       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y268       FDCE (Prop_fdce_C_Q)         0.100     1.412 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=49, routed)          0.269     1.682    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD0
    SLICE_X158Y268       RAMD32                                       r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.800     0.800    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.830 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.777     1.607    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X158Y268       RAMD32                                       r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/CLK
                         clock pessimism             -0.283     1.324    
    SLICE_X158Y268       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     1.621    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.100ns (27.073%)  route 0.269ns (72.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.715     0.715    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.741 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.571     1.312    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X161Y268       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y268       FDCE (Prop_fdce_C_Q)         0.100     1.412 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=49, routed)          0.269     1.682    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD0
    SLICE_X158Y268       RAMD32                                       r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.800     0.800    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.830 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.777     1.607    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X158Y268       RAMD32                                       r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/CLK
                         clock pessimism             -0.283     1.324    
    SLICE_X158Y268       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     1.621    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.100ns (27.073%)  route 0.269ns (72.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.715     0.715    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.741 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.571     1.312    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X161Y268       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y268       FDCE (Prop_fdce_C_Q)         0.100     1.412 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=49, routed)          0.269     1.682    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD0
    SLICE_X158Y268       RAMS32                                       r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.800     0.800    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.830 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.777     1.607    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X158Y268       RAMS32                                       r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/CLK
                         clock pessimism             -0.283     1.324    
    SLICE_X158Y268       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.297     1.621    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.100ns (27.073%)  route 0.269ns (72.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.715     0.715    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.741 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.571     1.312    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X161Y268       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y268       FDCE (Prop_fdce_C_Q)         0.100     1.412 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=49, routed)          0.269     1.682    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD0
    SLICE_X158Y268       RAMS32                                       r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.800     0.800    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.830 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.777     1.607    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X158Y268       RAMS32                                       r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/CLK
                         clock pessimism             -0.283     1.324    
    SLICE_X158Y268       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.297     1.621    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.100ns (31.194%)  route 0.221ns (68.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.715     0.715    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.741 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.570     1.311    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X161Y269       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y269       FDCE (Prop_fdce_C_Q)         0.100     1.411 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=50, routed)          0.221     1.632    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRD2
    SLICE_X158Y266       RAMD32                                       r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.800     0.800    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.830 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.779     1.609    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X158Y266       RAMD32                                       r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/CLK
                         clock pessimism             -0.283     1.326    
    SLICE_X158Y266       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     1.567    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.100ns (31.194%)  route 0.221ns (68.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.715     0.715    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.741 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.570     1.311    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X161Y269       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y269       FDCE (Prop_fdce_C_Q)         0.100     1.411 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=50, routed)          0.221     1.632    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/ADDRD2
    SLICE_X158Y266       RAMD32                                       r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.800     0.800    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.830 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.779     1.609    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X158Y266       RAMD32                                       r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/CLK
                         clock pessimism             -0.283     1.326    
    SLICE_X158Y266       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     1.567    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { IBUFDS_GTE2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     BUFG/I                   n/a            1.349         10.000      8.651      BUFGCTRL_X0Y20       sys_clk_BUFG_collapsed_inst/I
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.219         10.000      8.781      GTHE2_CHANNEL_X1Y23  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Min Period        n/a     GTHE2_COMMON/GTREFCLK0   n/a            1.219         10.000      8.781      GTHE2_COMMON_X1Y5    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/GTREFCLK0
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.219         10.000      8.781      GTHE2_CHANNEL_X1Y22  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.219         10.000      8.781      GTHE2_CHANNEL_X1Y21  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.219         10.000      8.781      GTHE2_CHANNEL_X1Y20  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.219         10.000      8.781      GTHE2_CHANNEL_X1Y19  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Min Period        n/a     GTHE2_COMMON/GTREFCLK0   n/a            1.219         10.000      8.781      GTHE2_COMMON_X1Y4    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/GTREFCLK0
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.219         10.000      8.781      GTHE2_CHANNEL_X1Y18  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.219         10.000      8.781      GTHE2_CHANNEL_X1Y17  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Max Period        n/a     MMCME2_ADV/CLKIN1        n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y5      control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1        n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5      control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1        n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5      control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         5.000       4.326      SLICE_X160Y266       control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         5.000       4.326      SLICE_X160Y266       control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         5.000       4.326      SLICE_X160Y266       control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         5.000       4.326      SLICE_X160Y266       control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         5.000       4.326      SLICE_X160Y266       control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         5.000       4.326      SLICE_X160Y266       control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         5.000       4.326      SLICE_X160Y266       control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         5.000       4.326      SLICE_X160Y266       control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1        n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5      control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1        n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5      control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         5.000       4.326      SLICE_X160Y266       control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         5.000       4.326      SLICE_X160Y266       control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         5.000       4.326      SLICE_X160Y266       control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         5.000       4.326      SLICE_X160Y266       control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         5.000       4.326      SLICE_X160Y266       control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         5.000       4.326      SLICE_X160Y266       control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK               n/a            0.674         5.000       4.326      SLICE_X160Y266       control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK               n/a            0.674         5.000       4.326      SLICE_X160Y266       control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_control_sub_clk_wiz_1_0
  To Clock:  clk_out1_control_sub_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        4.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.411ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_control_sub_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_control_sub_clk_wiz_1_0 rise@10.000ns - clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 0.811ns (15.853%)  route 4.305ns (84.147%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 11.535 - 10.000 ) 
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.976     0.976    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.771    -1.795 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.372    -0.423    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080    -0.343 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2014, routed)        1.942     1.599    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X26Y9          FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDRE (Prop_fdre_C_Q)         0.254     1.853 f  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          0.998     2.852    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/LOCKSTEP_Master_Out[35]
    SLICE_X17Y14         LUT4 (Prop_lut4_I1_O)        0.043     2.895 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     2.895    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X17Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     3.152 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.152    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     3.279 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.807     4.086    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X10Y12         LUT3 (Prop_lut3_I1_O)        0.130     4.216 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[25]_INST_0/O
                         net (fo=17, routed)          2.499     6.715    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X2Y0          RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.896    10.896    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.552     8.344 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.292     9.636    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     9.708 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2014, routed)        1.827    11.535    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.040    11.575    
                         clock uncertainty           -0.074    11.501    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.375    11.126    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.126    
                         arrival time                          -6.715    
  -------------------------------------------------------------------
                         slack                                  4.411    

Slack (MET) :             4.429ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_control_sub_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_control_sub_clk_wiz_1_0 rise@10.000ns - clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 0.767ns (15.046%)  route 4.331ns (84.954%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 11.535 - 10.000 ) 
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.976     0.976    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.771    -1.795 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.372    -0.423    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080    -0.343 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2014, routed)        1.942     1.599    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X16Y11         FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y11         FDRE (Prop_fdre_C_Q)         0.216     1.815 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          0.943     2.758    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X15Y13         LUT6 (Prop_lut6_I1_O)        0.043     2.801 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     2.801    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_9
    SLICE_X15Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     2.988 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.988    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.037 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.037    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     3.190 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=18, routed)          1.107     4.297    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][8]
    SLICE_X10Y13         LUT3 (Prop_lut3_I0_O)        0.119     4.416 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=17, routed)          2.281     6.697    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y0          RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.896    10.896    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.552     8.344 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.292     9.636    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     9.708 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2014, routed)        1.827    11.535    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.040    11.575    
                         clock uncertainty           -0.074    11.501    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.375    11.126    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.126    
                         arrival time                          -6.697    
  -------------------------------------------------------------------
                         slack                                  4.429    

Slack (MET) :             4.546ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_control_sub_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_control_sub_clk_wiz_1_0 rise@10.000ns - clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.964ns  (logic 0.860ns (17.325%)  route 4.104ns (82.675%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.523ns = ( 11.523 - 10.000 ) 
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.976     0.976    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.771    -1.795 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.372    -0.423    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080    -0.343 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2014, routed)        1.942     1.599    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X26Y9          FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDRE (Prop_fdre_C_Q)         0.254     1.853 f  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          0.998     2.852    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/LOCKSTEP_Master_Out[35]
    SLICE_X17Y14         LUT4 (Prop_lut4_I1_O)        0.043     2.895 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     2.895    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X17Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     3.152 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.152    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     3.279 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.146     4.424    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X22Y7          LUT6 (Prop_lut6_I0_O)        0.130     4.554 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=5, routed)           0.580     5.134    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/enb
    SLICE_X14Y6          LUT2 (Prop_lut2_I1_O)        0.049     5.183 r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_2/O
                         net (fo=16, routed)          1.380     6.563    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X2Y4          RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.896    10.896    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.552     8.344 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.292     9.636    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     9.708 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2014, routed)        1.815    11.523    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.040    11.563    
                         clock uncertainty           -0.074    11.489    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.380    11.109    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.109    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                  4.546    

Slack (MET) :             4.646ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_control_sub_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_control_sub_clk_wiz_1_0 rise@10.000ns - clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 0.818ns (17.051%)  route 3.979ns (82.949%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 11.535 - 10.000 ) 
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.976     0.976    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.771    -1.795 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.372    -0.423    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080    -0.343 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2014, routed)        1.942     1.599    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X26Y9          FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDRE (Prop_fdre_C_Q)         0.254     1.853 f  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          0.998     2.852    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/LOCKSTEP_Master_Out[35]
    SLICE_X17Y14         LUT4 (Prop_lut4_I1_O)        0.043     2.895 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     2.895    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X17Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     3.152 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.152    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     3.279 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.726     4.005    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X10Y13         LUT3 (Prop_lut3_I1_O)        0.137     4.142 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[22]_INST_0/O
                         net (fo=17, routed)          2.255     6.397    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y0          RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.896    10.896    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.552     8.344 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.292     9.636    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     9.708 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2014, routed)        1.827    11.535    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.040    11.575    
                         clock uncertainty           -0.074    11.501    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.459    11.042    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.042    
                         arrival time                          -6.397    
  -------------------------------------------------------------------
                         slack                                  4.646    

Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_control_sub_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_control_sub_clk_wiz_1_0 rise@10.000ns - clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 0.860ns (17.751%)  route 3.985ns (82.249%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 11.528 - 10.000 ) 
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.976     0.976    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.771    -1.795 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.372    -0.423    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080    -0.343 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2014, routed)        1.942     1.599    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X26Y9          FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDRE (Prop_fdre_C_Q)         0.254     1.853 f  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          0.998     2.852    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/LOCKSTEP_Master_Out[35]
    SLICE_X17Y14         LUT4 (Prop_lut4_I1_O)        0.043     2.895 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     2.895    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X17Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     3.152 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.152    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     3.279 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.146     4.424    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X22Y7          LUT6 (Prop_lut6_I0_O)        0.130     4.554 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=5, routed)           0.580     5.134    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/enb
    SLICE_X14Y6          LUT2 (Prop_lut2_I1_O)        0.049     5.183 r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_2/O
                         net (fo=16, routed)          1.261     6.444    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X2Y3          RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.896    10.896    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.552     8.344 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.292     9.636    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     9.708 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2014, routed)        1.820    11.528    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y3          RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.040    11.568    
                         clock uncertainty           -0.074    11.494    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.380    11.114    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.114    
                         arrival time                          -6.444    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_control_sub_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_control_sub_clk_wiz_1_0 rise@10.000ns - clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 0.811ns (16.719%)  route 4.040ns (83.281%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.534ns = ( 11.534 - 10.000 ) 
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.976     0.976    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.771    -1.795 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.372    -0.423    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080    -0.343 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2014, routed)        1.942     1.599    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X26Y9          FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDRE (Prop_fdre_C_Q)         0.254     1.853 f  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          0.998     2.852    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/LOCKSTEP_Master_Out[35]
    SLICE_X17Y14         LUT4 (Prop_lut4_I1_O)        0.043     2.895 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     2.895    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X17Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     3.152 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.152    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     3.279 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.807     4.086    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X10Y12         LUT3 (Prop_lut3_I1_O)        0.130     4.216 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[25]_INST_0/O
                         net (fo=17, routed)          2.234     6.450    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X2Y1          RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.896    10.896    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.552     8.344 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.292     9.636    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     9.708 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2014, routed)        1.826    11.534    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.040    11.574    
                         clock uncertainty           -0.074    11.500    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.375    11.125    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.125    
                         arrival time                          -6.450    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.693ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_control_sub_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_control_sub_clk_wiz_1_0 rise@10.000ns - clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.833ns  (logic 0.767ns (15.871%)  route 4.066ns (84.129%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.534ns = ( 11.534 - 10.000 ) 
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.976     0.976    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.771    -1.795 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.372    -0.423    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080    -0.343 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2014, routed)        1.942     1.599    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X16Y11         FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y11         FDRE (Prop_fdre_C_Q)         0.216     1.815 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          0.943     2.758    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X15Y13         LUT6 (Prop_lut6_I1_O)        0.043     2.801 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     2.801    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_9
    SLICE_X15Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     2.988 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.988    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.037 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.037    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     3.190 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=18, routed)          1.107     4.297    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][8]
    SLICE_X10Y13         LUT3 (Prop_lut3_I0_O)        0.119     4.416 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=17, routed)          2.016     6.432    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y1          RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.896    10.896    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.552     8.344 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.292     9.636    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     9.708 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2014, routed)        1.826    11.534    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.040    11.574    
                         clock uncertainty           -0.074    11.500    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.375    11.125    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.125    
                         arrival time                          -6.432    
  -------------------------------------------------------------------
                         slack                                  4.693    

Slack (MET) :             4.729ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_control_sub_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_control_sub_clk_wiz_1_0 rise@10.000ns - clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.789ns  (logic 0.860ns (17.959%)  route 3.929ns (82.041%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 11.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.976     0.976    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.771    -1.795 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.372    -0.423    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080    -0.343 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2014, routed)        1.942     1.599    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X26Y9          FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDRE (Prop_fdre_C_Q)         0.254     1.853 f  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          0.998     2.852    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/LOCKSTEP_Master_Out[35]
    SLICE_X17Y14         LUT4 (Prop_lut4_I1_O)        0.043     2.895 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     2.895    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X17Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     3.152 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.152    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     3.279 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.146     4.424    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X22Y7          LUT6 (Prop_lut6_I0_O)        0.130     4.554 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=5, routed)           0.580     5.134    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/enb
    SLICE_X14Y6          LUT2 (Prop_lut2_I1_O)        0.049     5.183 r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_2/O
                         net (fo=16, routed)          1.205     6.388    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X2Y2          RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.896    10.896    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.552     8.344 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.292     9.636    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     9.708 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2014, routed)        1.823    11.531    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.040    11.571    
                         clock uncertainty           -0.074    11.497    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.380    11.117    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.117    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                  4.729    

Slack (MET) :             4.747ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_control_sub_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_control_sub_clk_wiz_1_0 rise@10.000ns - clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 0.818ns (17.418%)  route 3.878ns (82.582%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 11.535 - 10.000 ) 
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.976     0.976    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.771    -1.795 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.372    -0.423    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080    -0.343 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2014, routed)        1.942     1.599    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X26Y9          FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDRE (Prop_fdre_C_Q)         0.254     1.853 f  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          0.998     2.852    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/LOCKSTEP_Master_Out[35]
    SLICE_X17Y14         LUT4 (Prop_lut4_I1_O)        0.043     2.895 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     2.895    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X17Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     3.152 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.152    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     3.279 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.642     3.921    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X10Y14         LUT3 (Prop_lut3_I1_O)        0.137     4.058 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[16]_INST_0/O
                         net (fo=17, routed)          2.238     6.296    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X2Y0          RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.896    10.896    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.552     8.344 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.292     9.636    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     9.708 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2014, routed)        1.827    11.535    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.040    11.575    
                         clock uncertainty           -0.074    11.501    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.459    11.042    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.042    
                         arrival time                          -6.296    
  -------------------------------------------------------------------
                         slack                                  4.747    

Slack (MET) :             4.806ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_control_sub_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_control_sub_clk_wiz_1_0 rise@10.000ns - clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 0.811ns (17.180%)  route 3.910ns (82.820%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 11.535 - 10.000 ) 
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.976     0.976    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.771    -1.795 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.372    -0.423    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080    -0.343 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2014, routed)        1.942     1.599    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X26Y9          FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDRE (Prop_fdre_C_Q)         0.254     1.853 f  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          0.998     2.852    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/LOCKSTEP_Master_Out[35]
    SLICE_X17Y14         LUT4 (Prop_lut4_I1_O)        0.043     2.895 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.000     2.895    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X17Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     3.152 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.152    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     3.279 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.839     4.118    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X10Y13         LUT3 (Prop_lut3_I1_O)        0.130     4.248 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[23]_INST_0/O
                         net (fo=17, routed)          2.072     6.320    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X2Y0          RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.896    10.896    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.552     8.344 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.292     9.636    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     9.708 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2014, routed)        1.827    11.535    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.040    11.575    
                         clock uncertainty           -0.074    11.501    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.375    11.126    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.126    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                  4.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_control_sub_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns - clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.100ns (31.832%)  route 0.214ns (68.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.764ns
    Clock Pessimism Removal (CPR):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.472     0.472    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.189    -0.717 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570    -0.147    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -0.121 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2014, routed)        0.885     0.764    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/clkb
    SLICE_X17Y25         FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.100     0.864 r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=17, routed)          0.214     1.078    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X1Y5          RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.534     0.534    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.475    -0.941 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635    -0.306    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -0.276 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2014, routed)        1.198     0.922    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.093     0.829    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                      0.189     1.018    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_24_24/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_control_sub_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns - clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.100ns (25.258%)  route 0.296ns (74.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.763ns
    Clock Pessimism Removal (CPR):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.472     0.472    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.189    -0.717 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570    -0.147    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -0.121 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2014, routed)        0.884     0.763    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y25         FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDRE (Prop_fdre_C_Q)         0.100     0.863 r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=120, routed)         0.296     1.159    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_24_24/A0
    SLICE_X22Y23         RAMD32                                       r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_24_24/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.534     0.534    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.475    -0.941 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635    -0.306    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -0.276 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2014, routed)        1.166     0.890    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_24_24/WCLK
    SLICE_X22Y23         RAMD32                                       r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_24_24/DP/CLK
                         clock pessimism             -0.093     0.797    
    SLICE_X22Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     1.094    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_24_24/DP
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_24_24/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_control_sub_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns - clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.100ns (25.258%)  route 0.296ns (74.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.763ns
    Clock Pessimism Removal (CPR):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.472     0.472    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.189    -0.717 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570    -0.147    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -0.121 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2014, routed)        0.884     0.763    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y25         FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDRE (Prop_fdre_C_Q)         0.100     0.863 r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=120, routed)         0.296     1.159    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_24_24/A0
    SLICE_X22Y23         RAMD32                                       r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_24_24/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.534     0.534    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.475    -0.941 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635    -0.306    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -0.276 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2014, routed)        1.166     0.890    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_24_24/WCLK
    SLICE_X22Y23         RAMD32                                       r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_24_24/SP/CLK
                         clock pessimism             -0.093     0.797    
    SLICE_X22Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     1.094    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_24_24/SP
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_25_25/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_control_sub_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns - clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.100ns (25.258%)  route 0.296ns (74.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.763ns
    Clock Pessimism Removal (CPR):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.472     0.472    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.189    -0.717 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570    -0.147    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -0.121 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2014, routed)        0.884     0.763    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y25         FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDRE (Prop_fdre_C_Q)         0.100     0.863 r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=120, routed)         0.296     1.159    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_25_25/A0
    SLICE_X22Y23         RAMD32                                       r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_25_25/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.534     0.534    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.475    -0.941 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635    -0.306    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -0.276 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2014, routed)        1.166     0.890    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_25_25/WCLK
    SLICE_X22Y23         RAMD32                                       r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_25_25/DP/CLK
                         clock pessimism             -0.093     0.797    
    SLICE_X22Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     1.094    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_25_25/DP
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_25_25/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_control_sub_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns - clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.100ns (25.258%)  route 0.296ns (74.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.763ns
    Clock Pessimism Removal (CPR):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.472     0.472    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.189    -0.717 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570    -0.147    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -0.121 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2014, routed)        0.884     0.763    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y25         FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDRE (Prop_fdre_C_Q)         0.100     0.863 r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=120, routed)         0.296     1.159    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_25_25/A0
    SLICE_X22Y23         RAMD32                                       r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_25_25/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.534     0.534    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.475    -0.941 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635    -0.306    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -0.276 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2014, routed)        1.166     0.890    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_25_25/WCLK
    SLICE_X22Y23         RAMD32                                       r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_25_25/SP/CLK
                         clock pessimism             -0.093     0.797    
    SLICE_X22Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     1.094    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_25_25/SP
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_26_26/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_control_sub_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns - clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.100ns (25.258%)  route 0.296ns (74.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.763ns
    Clock Pessimism Removal (CPR):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.472     0.472    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.189    -0.717 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570    -0.147    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -0.121 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2014, routed)        0.884     0.763    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y25         FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDRE (Prop_fdre_C_Q)         0.100     0.863 r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=120, routed)         0.296     1.159    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_26_26/A0
    SLICE_X22Y23         RAMD32                                       r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_26_26/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.534     0.534    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.475    -0.941 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635    -0.306    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -0.276 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2014, routed)        1.166     0.890    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_26_26/WCLK
    SLICE_X22Y23         RAMD32                                       r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_26_26/DP/CLK
                         clock pessimism             -0.093     0.797    
    SLICE_X22Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     1.094    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_26_26/DP
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_26_26/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_control_sub_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns - clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.100ns (25.258%)  route 0.296ns (74.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.763ns
    Clock Pessimism Removal (CPR):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.472     0.472    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.189    -0.717 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570    -0.147    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -0.121 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2014, routed)        0.884     0.763    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y25         FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDRE (Prop_fdre_C_Q)         0.100     0.863 r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=120, routed)         0.296     1.159    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_26_26/A0
    SLICE_X22Y23         RAMD32                                       r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_26_26/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.534     0.534    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.475    -0.941 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635    -0.306    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -0.276 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2014, routed)        1.166     0.890    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_26_26/WCLK
    SLICE_X22Y23         RAMD32                                       r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_26_26/SP/CLK
                         clock pessimism             -0.093     0.797    
    SLICE_X22Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     1.094    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_26_26/SP
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_27_27/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_control_sub_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns - clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.100ns (25.258%)  route 0.296ns (74.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.763ns
    Clock Pessimism Removal (CPR):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.472     0.472    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.189    -0.717 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570    -0.147    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -0.121 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2014, routed)        0.884     0.763    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y25         FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDRE (Prop_fdre_C_Q)         0.100     0.863 r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=120, routed)         0.296     1.159    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_27_27/A0
    SLICE_X22Y23         RAMD32                                       r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_27_27/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.534     0.534    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.475    -0.941 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635    -0.306    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -0.276 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2014, routed)        1.166     0.890    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_27_27/WCLK
    SLICE_X22Y23         RAMD32                                       r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_27_27/DP/CLK
                         clock pessimism             -0.093     0.797    
    SLICE_X22Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     1.094    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_27_27/DP
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_27_27/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_control_sub_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns - clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.100ns (25.258%)  route 0.296ns (74.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.763ns
    Clock Pessimism Removal (CPR):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.472     0.472    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.189    -0.717 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570    -0.147    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -0.121 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2014, routed)        0.884     0.763    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y25         FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDRE (Prop_fdre_C_Q)         0.100     0.863 r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=120, routed)         0.296     1.159    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_27_27/A0
    SLICE_X22Y23         RAMD32                                       r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_27_27/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.534     0.534    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.475    -0.941 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635    -0.306    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -0.276 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2014, routed)        1.166     0.890    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_27_27/WCLK
    SLICE_X22Y23         RAMD32                                       r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_27_27/SP/CLK
                         clock pessimism             -0.093     0.797    
    SLICE_X22Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     1.094    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_27_27/SP
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_control_sub_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns - clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.068%)  route 0.100ns (49.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.774ns
    Clock Pessimism Removal (CPR):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.472     0.472    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.189    -0.717 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570    -0.147    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -0.121 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2014, routed)        0.895     0.774    control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X20Y38         FDRE                                         r  control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38         FDRE (Prop_fdre_C_Q)         0.100     0.874 r  control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[1]/Q
                         net (fo=1, routed)           0.100     0.974    control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/READ_FIFO_I/data_i2c_i_reg[7][1]
    SLICE_X18Y38         SRL16E                                       r  control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.534     0.534    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.475    -0.941 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635    -0.306    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -0.276 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2014, routed)        1.181     0.905    control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X18Y38         SRL16E                                       r  control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK
                         clock pessimism             -0.093     0.812    
    SLICE_X18Y38         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.906    control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_control_sub_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.663         10.000      8.337      RAMB36_X1Y2      control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.663         10.000      8.337      RAMB36_X1Y2      control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.663         10.000      8.337      RAMB36_X0Y4      control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.663         10.000      8.337      RAMB36_X0Y4      control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.663         10.000      8.337      RAMB36_X1Y3      control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.663         10.000      8.337      RAMB36_X1Y3      control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.663         10.000      8.337      RAMB36_X2Y0      control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.663         10.000      8.337      RAMB36_X2Y0      control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.663         10.000      8.337      RAMB36_X1Y0      control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.663         10.000      8.337      RAMB36_X1Y0      control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y5  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X22Y19     control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X22Y19     control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X22Y19     control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X22Y19     control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X22Y19     control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X22Y19     control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.674         5.000       4.326      SLICE_X22Y19     control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.674         5.000       4.326      SLICE_X22Y19     control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X18Y16     control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X18Y16     control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X18Y13     control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X18Y13     control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X18Y13     control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X18Y13     control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X18Y13     control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X18Y13     control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.674         5.000       4.326      SLICE_X18Y13     control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.674         5.000       4.326      SLICE_X18Y13     control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X22Y11     control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X22Y11     control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_control_sub_clk_wiz_1_0
  To Clock:  clkfbout_control_sub_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_control_sub_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.349         10.000      8.651      BUFGCTRL_X0Y22   control_sub_i/nf_mbsys/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            0.937         10.000      9.063      MMCME2_ADV_X1Y5  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            0.937         10.000      9.063      MMCME2_ADV_X1Y5  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y5  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y5  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clkp
  To Clock:  sys_clkp

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.781ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clkp
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clkp }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     IBUFDS_GTE2/I  n/a            1.219         10.000      8.781      IBUFDS_GTE2_X1Y11  IBUFDS_GTE2_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_x0y1
  To Clock:  txoutclk_x0y1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_x0y1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/TXOUTCLK  n/a            2.420         10.000      7.580      GTHE2_CHANNEL_X1Y23  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            0.937         10.000      9.063      MMCME2_ADV_X0Y0      control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0      control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0      control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0      control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0      control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0      control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y1
  To Clock:  clk_125mhz_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        3.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.255ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 0.216ns (5.060%)  route 4.053ns (94.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.228ns = ( 15.228 - 8.000 ) 
    Source Clock Delay      (SCD):    7.811ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.362     7.811    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_DCLK
    SLICE_X193Y259       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y259       FDRE (Prop_fdre_C_Q)         0.216     8.027 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=812, routed)         4.053    12.080    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X221Y200       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.252    15.228    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X221Y200       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[8]/C
                         clock pessimism              0.473    15.701    
                         clock uncertainty           -0.071    15.630    
    SLICE_X221Y200       FDRE (Setup_fdre_C_R)       -0.295    15.335    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                         -12.080    
  -------------------------------------------------------------------
                         slack                                  3.255    

Slack (MET) :             3.255ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 0.216ns (5.060%)  route 4.053ns (94.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.228ns = ( 15.228 - 8.000 ) 
    Source Clock Delay      (SCD):    7.811ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.362     7.811    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_DCLK
    SLICE_X193Y259       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y259       FDRE (Prop_fdre_C_Q)         0.216     8.027 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=812, routed)         4.053    12.080    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X221Y200       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.252    15.228    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X221Y200       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[8]/C
                         clock pessimism              0.473    15.701    
                         clock uncertainty           -0.071    15.630    
    SLICE_X221Y200       FDRE (Setup_fdre_C_R)       -0.295    15.335    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[8]
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                         -12.080    
  -------------------------------------------------------------------
                         slack                                  3.255    

Slack (MET) :             3.255ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 0.216ns (5.060%)  route 4.053ns (94.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.228ns = ( 15.228 - 8.000 ) 
    Source Clock Delay      (SCD):    7.811ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.362     7.811    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_DCLK
    SLICE_X193Y259       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y259       FDRE (Prop_fdre_C_Q)         0.216     8.027 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=812, routed)         4.053    12.080    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X221Y200       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.252    15.228    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X221Y200       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[8]/C
                         clock pessimism              0.473    15.701    
                         clock uncertainty           -0.071    15.630    
    SLICE_X221Y200       FDRE (Setup_fdre_C_R)       -0.295    15.335    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[8]
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                         -12.080    
  -------------------------------------------------------------------
                         slack                                  3.255    

Slack (MET) :             3.255ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rdy_reg1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 0.216ns (5.060%)  route 4.053ns (94.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.228ns = ( 15.228 - 8.000 ) 
    Source Clock Delay      (SCD):    7.811ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.362     7.811    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_DCLK
    SLICE_X193Y259       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y259       FDRE (Prop_fdre_C_Q)         0.216     8.027 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=812, routed)         4.053    12.080    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X221Y200       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rdy_reg1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.252    15.228    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X221Y200       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rdy_reg1_reg/C
                         clock pessimism              0.473    15.701    
                         clock uncertainty           -0.071    15.630    
    SLICE_X221Y200       FDRE (Setup_fdre_C_R)       -0.295    15.335    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rdy_reg1_reg
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                         -12.080    
  -------------------------------------------------------------------
                         slack                                  3.255    

Slack (MET) :             3.255ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rdy_reg2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 0.216ns (5.060%)  route 4.053ns (94.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.228ns = ( 15.228 - 8.000 ) 
    Source Clock Delay      (SCD):    7.811ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.362     7.811    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_DCLK
    SLICE_X193Y259       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y259       FDRE (Prop_fdre_C_Q)         0.216     8.027 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=812, routed)         4.053    12.080    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X221Y200       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rdy_reg2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.252    15.228    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X221Y200       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rdy_reg2_reg/C
                         clock pessimism              0.473    15.701    
                         clock uncertainty           -0.071    15.630    
    SLICE_X221Y200       FDRE (Setup_fdre_C_R)       -0.295    15.335    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rdy_reg2_reg
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                         -12.080    
  -------------------------------------------------------------------
                         slack                                  3.255    

Slack (MET) :             3.464ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 0.216ns (5.136%)  route 3.989ns (94.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.374ns = ( 15.374 - 8.000 ) 
    Source Clock Delay      (SCD):    7.811ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.362     7.811    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_DCLK
    SLICE_X193Y259       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y259       FDRE (Prop_fdre_C_Q)         0.216     8.027 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=812, routed)         3.989    12.016    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X221Y194       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.398    15.374    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X221Y194       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[1]/C
                         clock pessimism              0.473    15.847    
                         clock uncertainty           -0.071    15.776    
    SLICE_X221Y194       FDRE (Setup_fdre_C_R)       -0.295    15.481    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.481    
                         arrival time                         -12.016    
  -------------------------------------------------------------------
                         slack                                  3.464    

Slack (MET) :             3.464ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 0.216ns (5.136%)  route 3.989ns (94.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.374ns = ( 15.374 - 8.000 ) 
    Source Clock Delay      (SCD):    7.811ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.362     7.811    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_DCLK
    SLICE_X193Y259       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y259       FDRE (Prop_fdre_C_Q)         0.216     8.027 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=812, routed)         3.989    12.016    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X221Y194       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.398    15.374    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X221Y194       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[1]/C
                         clock pessimism              0.473    15.847    
                         clock uncertainty           -0.071    15.776    
    SLICE_X221Y194       FDRE (Setup_fdre_C_R)       -0.295    15.481    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.481    
                         arrival time                         -12.016    
  -------------------------------------------------------------------
                         slack                                  3.464    

Slack (MET) :             3.488ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 0.216ns (5.136%)  route 3.989ns (94.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.374ns = ( 15.374 - 8.000 ) 
    Source Clock Delay      (SCD):    7.811ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.362     7.811    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_DCLK
    SLICE_X193Y259       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y259       FDRE (Prop_fdre_C_Q)         0.216     8.027 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=812, routed)         3.989    12.016    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X220Y194       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.398    15.374    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X220Y194       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[1]/C
                         clock pessimism              0.473    15.847    
                         clock uncertainty           -0.071    15.776    
    SLICE_X220Y194       FDRE (Setup_fdre_C_R)       -0.271    15.505    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.505    
                         arrival time                         -12.016    
  -------------------------------------------------------------------
                         slack                                  3.488    

Slack (MET) :             3.494ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/index_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.216ns (5.143%)  route 3.984ns (94.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.374ns = ( 15.374 - 8.000 ) 
    Source Clock Delay      (SCD):    7.811ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.362     7.811    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_DCLK
    SLICE_X193Y259       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y259       FDRE (Prop_fdre_C_Q)         0.216     8.027 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=812, routed)         3.984    12.011    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X220Y197       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/index_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.398    15.374    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X220Y197       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/index_reg[0]/C
                         clock pessimism              0.473    15.847    
                         clock uncertainty           -0.071    15.776    
    SLICE_X220Y197       FDRE (Setup_fdre_C_R)       -0.271    15.505    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/index_reg[0]
  -------------------------------------------------------------------
                         required time                         15.505    
                         arrival time                         -12.011    
  -------------------------------------------------------------------
                         slack                                  3.494    

Slack (MET) :             3.494ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/index_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.216ns (5.143%)  route 3.984ns (94.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.374ns = ( 15.374 - 8.000 ) 
    Source Clock Delay      (SCD):    7.811ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.362     7.811    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_DCLK
    SLICE_X193Y259       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y259       FDRE (Prop_fdre_C_Q)         0.216     8.027 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=812, routed)         3.984    12.011    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X220Y197       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/index_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.398    15.374    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X220Y197       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/index_reg[1]/C
                         clock pessimism              0.473    15.847    
                         clock uncertainty           -0.071    15.776    
    SLICE_X220Y197       FDRE (Setup_fdre_C_R)       -0.271    15.505    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/index_reg[1]
  -------------------------------------------------------------------
                         required time                         15.505    
                         arrival time                         -12.011    
  -------------------------------------------------------------------
                         slack                                  3.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.157ns (46.345%)  route 0.182ns (53.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.474ns
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.694     3.809    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK_DCLK
    SLICE_X218Y250       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y250       FDRE (Prop_fdre_C_Q)         0.091     3.900 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_reg[12]/Q
                         net (fo=2, routed)           0.182     4.082    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2[12]
    SLICE_X217Y248       LUT6 (Prop_lut6_I5_O)        0.066     4.148 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg[12]_i_1__2/O
                         net (fo=1, routed)           0.000     4.148    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg[12]
    SLICE_X217Y248       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.913     4.474    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK_DCLK
    SLICE_X217Y248       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_reg[12]/C
                         clock pessimism             -0.446     4.028    
    SLICE_X217Y248       FDRE (Hold_fdre_C_D)         0.060     4.088    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.088    
                         arrival time                           4.148    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rdy_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/fsm_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.155ns (38.072%)  route 0.252ns (61.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.546ns
    Source Clock Delay      (SCD):    3.823ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.708     3.823    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X221Y200       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rdy_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y200       FDRE (Prop_fdre_C_Q)         0.091     3.914 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rdy_reg2_reg/Q
                         net (fo=4, routed)           0.252     4.166    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rdy_reg2
    SLICE_X219Y199       LUT3 (Prop_lut3_I2_O)        0.064     4.230 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/fsm[4]_i_1__9/O
                         net (fo=1, routed)           0.000     4.230    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/p_0_in__0[4]
    SLICE_X219Y199       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/fsm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.985     4.546    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X219Y199       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/fsm_reg[4]/C
                         clock pessimism             -0.454     4.092    
    SLICE_X219Y199       FDRE (Hold_fdre_C_D)         0.060     4.152    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.152    
                         arrival time                           4.230    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.155ns (42.972%)  route 0.206ns (57.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.474ns
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.694     3.809    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK_DCLK
    SLICE_X219Y250       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y250       FDRE (Prop_fdre_C_Q)         0.091     3.900 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_reg[2]/Q
                         net (fo=2, routed)           0.206     4.106    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2[2]
    SLICE_X218Y249       LUT6 (Prop_lut6_I2_O)        0.064     4.170 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg[2]_i_1__2/O
                         net (fo=1, routed)           0.000     4.170    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg[2]
    SLICE_X218Y249       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.913     4.474    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK_DCLK
    SLICE_X218Y249       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_reg[2]/C
                         clock pessimism             -0.446     4.028    
    SLICE_X218Y249       FDRE (Hold_fdre_C_D)         0.061     4.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.089    
                         arrival time                           4.170    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/load_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.262%)  route 0.161ns (55.738%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.474ns
    Source Clock Delay      (SCD):    3.875ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.760     3.875    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X218Y199       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y199       FDRE (Prop_fdre_C_Q)         0.100     3.975 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/fsm_reg[2]/Q
                         net (fo=8, routed)           0.161     4.136    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/DRP_FSM[2]
    SLICE_X218Y200       LUT4 (Prop_lut4_I1_O)        0.028     4.164 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/load_cnt[0]_i_1__8/O
                         net (fo=1, routed)           0.000     4.164    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/load_cnt[0]_i_1__8_n_0
    SLICE_X218Y200       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/load_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.913     4.474    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X218Y200       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/load_cnt_reg[0]/C
                         clock pessimism             -0.454     4.020    
    SLICE_X218Y200       FDRE (Hold_fdre_C_D)         0.060     4.080    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/load_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.080    
                         arrival time                           4.164    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16x20_mode_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.173ns (39.153%)  route 0.269ns (60.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.546ns
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.707     3.822    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X220Y204       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16x20_mode_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y204       FDRE (Prop_fdre_C_Q)         0.107     3.929 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16x20_mode_reg2_reg/Q
                         net (fo=9, routed)           0.269     4.198    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16x20_mode_reg2
    SLICE_X220Y198       LUT6 (Prop_lut6_I2_O)        0.066     4.264 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg[4]_i_1__6/O
                         net (fo=1, routed)           0.000     4.264    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg[4]
    SLICE_X220Y198       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.985     4.546    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X220Y198       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[4]/C
                         clock pessimism             -0.454     4.092    
    SLICE_X220Y198       FDRE (Hold_fdre_C_D)         0.087     4.179    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.179    
                         arrival time                           4.264    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/load_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.128ns (30.818%)  route 0.287ns (69.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.546ns
    Source Clock Delay      (SCD):    3.823ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.708     3.823    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X218Y200       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/load_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y200       FDRE (Prop_fdre_C_Q)         0.100     3.923 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/load_cnt_reg[0]/Q
                         net (fo=2, routed)           0.287     4.210    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/load_cnt[0]
    SLICE_X218Y199       LUT3 (Prop_lut3_I0_O)        0.028     4.238 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/fsm[2]_i_1__17/O
                         net (fo=1, routed)           0.000     4.238    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/p_0_in__0[2]
    SLICE_X218Y199       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.985     4.546    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X218Y199       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/fsm_reg[2]/C
                         clock pessimism             -0.454     4.092    
    SLICE_X218Y199       FDRE (Hold_fdre_C_D)         0.060     4.152    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.152    
                         arrival time                           4.238    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16x20_mode_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.173ns (41.260%)  route 0.246ns (58.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.546ns
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.707     3.822    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X220Y204       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16x20_mode_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y204       FDRE (Prop_fdre_C_Q)         0.107     3.929 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16x20_mode_reg2_reg/Q
                         net (fo=9, routed)           0.246     4.175    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16x20_mode_reg2
    SLICE_X221Y199       LUT6 (Prop_lut6_I1_O)        0.066     4.241 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg[0]_i_1__6/O
                         net (fo=1, routed)           0.000     4.241    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg[0]
    SLICE_X221Y199       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.985     4.546    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X221Y199       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[0]/C
                         clock pessimism             -0.454     4.092    
    SLICE_X221Y199       FDRE (Hold_fdre_C_D)         0.060     4.152    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.152    
                         arrival time                           4.241    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.155ns (40.339%)  route 0.229ns (59.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.474ns
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.694     3.809    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK_DCLK
    SLICE_X221Y250       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y250       FDRE (Prop_fdre_C_Q)         0.091     3.900 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_reg[9]/Q
                         net (fo=2, routed)           0.229     4.129    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2[9]
    SLICE_X221Y248       LUT6 (Prop_lut6_I5_O)        0.064     4.193 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg[9]_i_1__2/O
                         net (fo=1, routed)           0.000     4.193    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg[9]
    SLICE_X221Y248       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.913     4.474    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK_DCLK
    SLICE_X221Y248       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_reg[9]/C
                         clock pessimism             -0.446     4.028    
    SLICE_X221Y248       FDRE (Hold_fdre_C_D)         0.061     4.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.089    
                         arrival time                           4.193    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.462ns
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.691     3.806    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK_DCLK
    SLICE_X221Y289       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y289       FDRE (Prop_fdre_C_Q)         0.100     3.906 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg1_reg/Q
                         net (fo=1, routed)           0.055     3.961    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg1
    SLICE_X221Y289       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.901     4.462    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK_DCLK
    SLICE_X221Y289       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg2_reg/C
                         clock pessimism             -0.656     3.806    
    SLICE_X221Y289       FDRE (Hold_fdre_C_D)         0.049     3.855    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg2_reg
  -------------------------------------------------------------------
                         required time                         -3.855    
                         arrival time                           3.961    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.462ns
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.691     3.806    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK_DCLK
    SLICE_X221Y261       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y261       FDRE (Prop_fdre_C_Q)         0.100     3.906 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1_reg[7]/Q
                         net (fo=1, routed)           0.055     3.961    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1[7]
    SLICE_X221Y261       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.901     4.462    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK_DCLK
    SLICE_X221Y261       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_reg[7]/C
                         clock pessimism             -0.656     3.806    
    SLICE_X221Y261       FDRE (Hold_fdre_C_D)         0.049     3.855    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.855    
                         arrival time                           3.961    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_x0y1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y23  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_COMMON/DRPCLK   n/a            5.714         8.000       2.286      GTHE2_COMMON_X1Y5    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y22  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y21  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y20  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y19  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_COMMON/DRPCLK   n/a            5.714         8.000       2.286      GTHE2_COMMON_X1Y4    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y18  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y17  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y16  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0      control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X217Y270       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[3]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X221Y270       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[6]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X218Y283       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X217Y268       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X220Y283       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/addr_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X220Y283       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[6]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X220Y285       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[7]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X220Y283       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[9]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X216Y264       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/index_reg[1]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X216Y264       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/index_reg[3]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X218Y283       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg1_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X218Y283       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg2_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X217Y268       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X217Y268       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg2_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X220Y283       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/addr_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X218Y283       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/addr_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X220Y283       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/addr_reg_reg[6]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X218Y283       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/addr_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X218Y283       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/di_reg_reg[6]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X220Y283       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/di_reg_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y1
  To Clock:  clk_125mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        4.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.549ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.411ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/txelecidle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/txphaligndone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 0.444ns (12.858%)  route 3.009ns (87.142%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.225ns = ( 15.225 - 8.000 ) 
    Source Clock Delay      (SCD):    7.811ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.362     7.811    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/CLK_RXUSRCLK
    SLICE_X220Y215       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/txelecidle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y215       FDRE (Prop_fdre_C_Q)         0.232     8.043 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/txelecidle_reg2_reg/Q
                         net (fo=8, routed)           0.409     8.452    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/txelecidle_reg2_reg_0
    SLICE_X221Y216       LUT6 (Prop_lut6_I4_O)        0.126     8.578 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/gth_channel.gthe2_channel_i_i_88/O
                         net (fo=1, routed)           0.721     9.299    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/txcompliance_reg2_reg_1
    SLICE_X221Y241       LUT6 (Prop_lut6_I5_O)        0.043     9.342 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/gth_channel.gthe2_channel_i_i_69/O
                         net (fo=5, routed)           0.642     9.984    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txelecidle_reg2_reg_0
    SLICE_X220Y258       LUT6 (Prop_lut6_I5_O)        0.043    10.027 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphaligndone_reg1_i_1/O
                         net (fo=8, routed)           1.237    11.264    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/SYNC_TXPHALIGNDONE
    SLICE_X219Y210       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/txphaligndone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.249    15.225    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/CLK_RXUSRCLK
    SLICE_X219Y210       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/txphaligndone_reg1_reg/C
                         clock pessimism              0.540    15.765    
                         clock uncertainty           -0.071    15.694    
    SLICE_X219Y210       FDRE (Setup_fdre_C_D)       -0.019    15.675    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/txphaligndone_reg1_reg
  -------------------------------------------------------------------
                         required time                         15.675    
                         arrival time                         -11.264    
  -------------------------------------------------------------------
                         slack                                  4.411    

Slack (MET) :             4.433ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/TXDETECTRX
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.734ns (23.740%)  route 2.358ns (76.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.378ns = ( 15.378 - 8.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.375     7.824    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRCVRDET)
                                                      0.734     8.558 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRCVRDET
                         net (fo=8, routed)           2.358    10.916    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/txdetectrx_mux_7
    GTHE2_CHANNEL_X1Y16  GTHE2_CHANNEL                                r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/TXDETECTRX
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.402    15.378    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/CLK_RXUSRCLK
    GTHE2_CHANNEL_X1Y16  GTHE2_CHANNEL                                r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK2
                         clock pessimism              0.473    15.851    
                         clock uncertainty           -0.071    15.780    
    GTHE2_CHANNEL_X1Y16  GTHE2_CHANNEL (Setup_gthe2_channel_TXUSRCLK2_TXDETECTRX)
                                                     -0.430    15.350    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i
  -------------------------------------------------------------------
                         required time                         15.350    
                         arrival time                         -10.916    
  -------------------------------------------------------------------
                         slack                                  4.433    

Slack (MET) :             4.502ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/FSM_sequential_fsm_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.259ns (7.882%)  route 3.027ns (92.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.374ns = ( 15.374 - 8.000 ) 
    Source Clock Delay      (SCD):    7.806ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.357     7.806    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X214Y219       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/FSM_sequential_fsm_tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y219       FDRE (Prop_fdre_C_Q)         0.216     8.022 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/FSM_sequential_fsm_tx_reg[1]/Q
                         net (fo=33, routed)          1.510     9.532    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/fsm_tx[1]
    SLICE_X206Y266       LUT4 (Prop_lut4_I2_O)        0.043     9.575 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__3/O
                         net (fo=15, routed)          1.517    11.092    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__3_n_0
    SLICE_X215Y195       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.398    15.374    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X215Y195       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset_reg[13]/C
                         clock pessimism              0.485    15.859    
                         clock uncertainty           -0.071    15.788    
    SLICE_X215Y195       FDRE (Setup_fdre_C_CE)      -0.194    15.594    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset_reg[13]
  -------------------------------------------------------------------
                         required time                         15.594    
                         arrival time                         -11.092    
  -------------------------------------------------------------------
                         slack                                  4.502    

Slack (MET) :             4.502ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/FSM_sequential_fsm_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.259ns (7.882%)  route 3.027ns (92.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.374ns = ( 15.374 - 8.000 ) 
    Source Clock Delay      (SCD):    7.806ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.357     7.806    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X214Y219       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/FSM_sequential_fsm_tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y219       FDRE (Prop_fdre_C_Q)         0.216     8.022 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/FSM_sequential_fsm_tx_reg[1]/Q
                         net (fo=33, routed)          1.510     9.532    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/fsm_tx[1]
    SLICE_X206Y266       LUT4 (Prop_lut4_I2_O)        0.043     9.575 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__3/O
                         net (fo=15, routed)          1.517    11.092    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__3_n_0
    SLICE_X215Y195       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.398    15.374    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X215Y195       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset_reg[2]/C
                         clock pessimism              0.485    15.859    
                         clock uncertainty           -0.071    15.788    
    SLICE_X215Y195       FDRE (Setup_fdre_C_CE)      -0.194    15.594    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset_reg[2]
  -------------------------------------------------------------------
                         required time                         15.594    
                         arrival time                         -11.092    
  -------------------------------------------------------------------
                         slack                                  4.502    

Slack (MET) :             4.535ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.198ns (6.824%)  route 2.703ns (93.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.227ns = ( 15.227 - 8.000 ) 
    Source Clock Delay      (SCD):    7.821ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.372     7.821    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X217Y263       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y263       FDRE (Prop_fdre_C_Q)         0.198     8.019 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_9/Q
                         net (fo=209, routed)         2.703    10.722    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/cpllreset_repN_9_alias
    SLICE_X214Y207       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.251    15.227    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X214Y207       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[12]/C
                         clock pessimism              0.473    15.700    
                         clock uncertainty           -0.071    15.629    
    SLICE_X214Y207       FDRE (Setup_fdre_C_R)       -0.371    15.258    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[12]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                         -10.722    
  -------------------------------------------------------------------
                         slack                                  4.535    

Slack (MET) :             4.535ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.198ns (6.824%)  route 2.703ns (93.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.227ns = ( 15.227 - 8.000 ) 
    Source Clock Delay      (SCD):    7.821ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.372     7.821    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X217Y263       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y263       FDRE (Prop_fdre_C_Q)         0.198     8.019 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_9/Q
                         net (fo=209, routed)         2.703    10.722    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/cpllreset_repN_9_alias
    SLICE_X214Y207       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.251    15.227    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X214Y207       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[13]/C
                         clock pessimism              0.473    15.700    
                         clock uncertainty           -0.071    15.629    
    SLICE_X214Y207       FDRE (Setup_fdre_C_R)       -0.371    15.258    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[13]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                         -10.722    
  -------------------------------------------------------------------
                         slack                                  4.535    

Slack (MET) :             4.535ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.198ns (6.824%)  route 2.703ns (93.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.227ns = ( 15.227 - 8.000 ) 
    Source Clock Delay      (SCD):    7.821ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.372     7.821    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X217Y263       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y263       FDRE (Prop_fdre_C_Q)         0.198     8.019 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_9/Q
                         net (fo=209, routed)         2.703    10.722    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/cpllreset_repN_9_alias
    SLICE_X214Y207       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.251    15.227    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X214Y207       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[14]/C
                         clock pessimism              0.473    15.700    
                         clock uncertainty           -0.071    15.629    
    SLICE_X214Y207       FDRE (Setup_fdre_C_R)       -0.371    15.258    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[14]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                         -10.722    
  -------------------------------------------------------------------
                         slack                                  4.535    

Slack (MET) :             4.535ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.198ns (6.824%)  route 2.703ns (93.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.227ns = ( 15.227 - 8.000 ) 
    Source Clock Delay      (SCD):    7.821ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.372     7.821    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X217Y263       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y263       FDRE (Prop_fdre_C_Q)         0.198     8.019 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_9/Q
                         net (fo=209, routed)         2.703    10.722    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/cpllreset_repN_9_alias
    SLICE_X214Y207       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.251    15.227    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X214Y207       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/C
                         clock pessimism              0.473    15.700    
                         clock uncertainty           -0.071    15.629    
    SLICE_X214Y207       FDRE (Setup_fdre_C_R)       -0.371    15.258    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                         -10.722    
  -------------------------------------------------------------------
                         slack                                  4.535    

Slack (MET) :             4.540ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/rate_in_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 0.732ns (22.313%)  route 2.549ns (77.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.222ns = ( 15.222 - 8.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.375     7.824    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.732     8.556 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=17, routed)          2.549    11.105    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/PIPETXRATE[0]
    SLICE_X208Y212       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/rate_in_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.246    15.222    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X208Y212       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/rate_in_reg1_reg[0]/C
                         clock pessimism              0.473    15.695    
                         clock uncertainty           -0.071    15.624    
    SLICE_X208Y212       FDRE (Setup_fdre_C_D)        0.021    15.645    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/rate_in_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.645    
                         arrival time                         -11.105    
  -------------------------------------------------------------------
                         slack                                  4.540    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.317ns (9.681%)  route 2.958ns (90.319%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.228ns = ( 15.228 - 8.000 ) 
    Source Clock Delay      (SCD):    7.821ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.372     7.821    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X217Y263       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y263       FDRE (Prop_fdre_C_Q)         0.198     8.019 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_9/Q
                         net (fo=209, routed)         2.958    10.977    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/cpllreset_repN_9_alias
    SLICE_X217Y200       LUT5 (Prop_lut5_I0_O)        0.119    11.096 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset[12]_i_1__3/O
                         net (fo=1, routed)           0.000    11.096    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/p_0_out[12]
    SLICE_X217Y200       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.252    15.228    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X217Y200       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset_reg[12]/C
                         clock pessimism              0.473    15.701    
                         clock uncertainty           -0.071    15.630    
    SLICE_X217Y200       FDRE (Setup_fdre_C_D)        0.032    15.662    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset_reg[12]
  -------------------------------------------------------------------
                         required time                         15.662    
                         arrival time                         -11.096    
  -------------------------------------------------------------------
                         slack                                  4.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX1EQCOEFF[9]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.100ns (20.964%)  route 0.377ns (79.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.463ns
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.685     3.800    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X214Y269       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y269       FDRE (Prop_fdre_C_Q)         0.100     3.900 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/Q
                         net (fo=5, routed)           0.377     4.277    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/txeq_txcoeff_reg[18][8]
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX1EQCOEFF[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.902     4.463    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.619     3.844    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX1EQCOEFF[9])
                                                      0.373     4.217    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -4.217    
                         arrival time                           4.277    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX1EQLPNEWTXCOEFFORPRESET[17]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.171ns (26.450%)  route 0.475ns (73.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.463ns
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.688     3.803    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X204Y223       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y223       FDRE (Prop_fdre_C_Q)         0.107     3.910 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[17]/Q
                         net (fo=1, routed)           0.148     4.058    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2[17]
    SLICE_X203Y223       LUT2 (Prop_lut2_I0_O)        0.064     4.122 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/PCIE_3_0_i_i_188/O
                         net (fo=1, routed)           0.328     4.449    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PIPERX1EQLPNEWTXCOEFFORPRESET[17]
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX1EQLPNEWTXCOEFFORPRESET[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.902     4.463    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.446     4.017    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPERX1EQLPNEWTXCOEFFORPRESET[17])
                                                      0.370     4.387    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -4.387    
                         arrival time                           4.449    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX1EQCOEFF[11]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.100ns (21.518%)  route 0.365ns (78.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.463ns
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.682     3.797    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X215Y272       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y272       FDRE (Prop_fdre_C_Q)         0.100     3.897 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[12]/Q
                         net (fo=5, routed)           0.365     4.262    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/txeq_txcoeff_reg[18][10]
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX1EQCOEFF[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.902     4.463    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.619     3.844    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX1EQCOEFF[11])
                                                      0.353     4.197    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -4.197    
                         arrival time                           4.262    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX1EQLPNEWTXCOEFFORPRESET[4]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.155ns (24.887%)  route 0.468ns (75.113%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.463ns
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.691     3.806    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X205Y220       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y220       FDRE (Prop_fdre_C_Q)         0.091     3.897 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[4]/Q
                         net (fo=1, routed)           0.158     4.055    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2[4]
    SLICE_X205Y222       LUT2 (Prop_lut2_I0_O)        0.064     4.119 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/PCIE_3_0_i_i_201/O
                         net (fo=1, routed)           0.310     4.429    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PIPERX1EQLPNEWTXCOEFFORPRESET[4]
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX1EQLPNEWTXCOEFFORPRESET[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.902     4.463    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.446     4.017    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPERX1EQLPNEWTXCOEFFORPRESET[4])
                                                      0.346     4.363    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -4.363    
                         arrival time                           4.429    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX7EQCOEFF[13]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.118ns (17.995%)  route 0.538ns (82.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.463ns
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.691     3.806    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X208Y224       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y224       FDRE (Prop_fdre_C_Q)         0.118     3.924 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/Q
                         net (fo=6, routed)           0.538     4.462    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/txeq_txcoeff_reg[18]_5[12]
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX7EQCOEFF[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.902     4.463    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.446     4.017    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX7EQCOEFF[13])
                                                      0.367     4.384    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -4.384    
                         arrival time                           4.462    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.253ns (73.500%)  route 0.091ns (26.500%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.463ns
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.707     3.822    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/CLK_RXUSRCLK
    SLICE_X213Y249       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y249       FDRE (Prop_fdre_C_Q)         0.100     3.922 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt_reg[3]/Q
                         net (fo=3, routed)           0.091     4.013    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt_reg[3]
    SLICE_X213Y249       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.125 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     4.125    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt_reg[0]_i_3_n_0
    SLICE_X213Y250       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.166 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.166    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt_reg[4]_i_1_n_7
    SLICE_X213Y250       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.902     4.463    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/CLK_RXUSRCLK
    SLICE_X213Y250       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt_reg[4]/C
                         clock pessimism             -0.446     4.017    
    SLICE_X213Y250       FDRE (Hold_fdre_C_D)         0.071     4.088    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.088    
                         arrival time                           4.166    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX7EQCOEFF[0]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.100ns (15.304%)  route 0.553ns (84.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.463ns
    Source Clock Delay      (SCD):    3.810ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.695     3.810    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X218Y223       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y223       FDRE (Prop_fdre_C_Q)         0.100     3.910 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[1]/Q
                         net (fo=3, routed)           0.553     4.463    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/txeq_txcoeff_reg[18]_5[0]
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX7EQCOEFF[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.902     4.463    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.446     4.017    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX7EQCOEFF[0])
                                                      0.363     4.380    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -4.380    
                         arrival time                           4.463    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/mmcm_lock_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.713%)  route 0.056ns (30.287%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.460ns
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.696     3.811    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/CLK_RXUSRCLK
    SLICE_X221Y227       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/mmcm_lock_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y227       FDRE (Prop_fdre_C_Q)         0.100     3.911 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/mmcm_lock_reg2_reg/Q
                         net (fo=2, routed)           0.056     3.967    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/mmcm_lock_reg2
    SLICE_X220Y227       LUT4 (Prop_lut4_I0_O)        0.028     3.995 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx[2]_i_1__4/O
                         net (fo=1, routed)           0.000     3.995    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx[2]_i_1__4_n_0
    SLICE_X220Y227       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.899     4.460    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/CLK_RXUSRCLK
    SLICE_X220Y227       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[2]/C
                         clock pessimism             -0.638     3.822    
    SLICE_X220Y227       FDRE (Hold_fdre_C_D)         0.087     3.909    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.909    
                         arrival time                           3.995    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX1EQLPNEWTXCOEFFORPRESET[3]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.160ns (25.702%)  route 0.463ns (74.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.463ns
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.688     3.803    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X201Y223       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y223       FDRE (Prop_fdre_C_Q)         0.091     3.894 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[3]/Q
                         net (fo=1, routed)           0.158     4.052    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2[3]
    SLICE_X203Y223       LUT2 (Prop_lut2_I0_O)        0.069     4.121 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/PCIE_3_0_i_i_202/O
                         net (fo=1, routed)           0.305     4.426    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PIPERX1EQLPNEWTXCOEFFORPRESET[3]
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX1EQLPNEWTXCOEFFORPRESET[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.902     4.463    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.446     4.017    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPERX1EQLPNEWTXCOEFFORPRESET[3])
                                                      0.321     4.338    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -4.338    
                         arrival time                           4.426    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.266ns (70.946%)  route 0.109ns (29.054%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.461ns
    Source Clock Delay      (SCD):    3.820ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.705     3.820    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/CLK_RXUSRCLK
    SLICE_X206Y249       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y249       FDRE (Prop_fdre_C_Q)         0.118     3.938 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[6]/Q
                         net (fo=3, routed)           0.108     4.046    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[6]
    SLICE_X206Y249       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     4.153 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     4.154    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[4]_i_1__2_n_0
    SLICE_X206Y250       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.195 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[8]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     4.195    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[8]_i_1__2_n_7
    SLICE_X206Y250       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.900     4.461    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/CLK_RXUSRCLK
    SLICE_X206Y250       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[8]/C
                         clock pessimism             -0.446     4.015    
    SLICE_X206Y250       FDRE (Hold_fdre_C_D)         0.092     4.107    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.107    
                         arrival time                           4.195    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_mux_x0y1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin                  Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PCIE_3_0/PIPECLK         n/a              4.000         8.000       4.000      PCIE3_X0Y1           control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Min Period        n/a     PCIE_3_0/RECCLK          n/a              4.000         8.000       4.000      PCIE3_X0Y1           control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y23  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y23  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y23  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y23  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y22  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y22  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y22  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y22  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK2
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X115Y237       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg2_reg[5]/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X115Y237       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg2_reg[6]/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X115Y237       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg2_reg[7]/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X217Y269       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X209Y265       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[5]/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X218Y270       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/rate_in_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X218Y270       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pclk_sel_reg2_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X217Y280       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txresetdone_reg2_reg/C
Low Pulse Width   Fast    FDSE/C                   n/a              0.400         4.000       3.600      SLICE_X209Y265       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X209Y265       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/C
High Pulse Width  Slow    PCIE_3_0/PIPECLK         n/a              1.600         4.000       2.400      PCIE3_X0Y1           control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
High Pulse Width  Slow    PCIE_3_0/RECCLK          n/a              1.600         4.000       2.400      PCIE3_X0Y1           control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
High Pulse Width  Fast    PCIE_3_0/PIPECLK         n/a              1.600         4.000       2.400      PCIE3_X0Y1           control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
High Pulse Width  Fast    PCIE_3_0/RECCLK          n/a              1.600         4.000       2.400      PCIE3_X0Y1           control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
High Pulse Width  Slow    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X115Y237       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg1_reg[5]/C
High Pulse Width  Slow    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X115Y237       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg1_reg[6]/C
High Pulse Width  Slow    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X115Y237       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg1_reg[7]/C
High Pulse Width  Slow    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X115Y237       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg2_reg[5]/C
High Pulse Width  Slow    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X115Y237       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg2_reg[6]/C
High Pulse Width  Slow    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X115Y237       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg2_reg[7]/C
Max Skew          Fast    PCIE_3_0/PIPECLK         PCIE_3_0/RECCLK  0.560         0.011       0.549      PCIE3_X0Y1           control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Max Skew          Slow    PCIE_3_0/PIPECLK         PCIE_3_0/RECCLK  0.735         0.019       0.716      PCIE3_X0Y1           control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_x0y1
  To Clock:  clk_250mhz_x0y1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_x0y1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I1         n/a            1.349         4.000       2.650      BUFGCTRL_X0Y1    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            0.937         4.000       3.063      MMCME2_ADV_X0Y0  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x0y1
  To Clock:  clk_250mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/txelecidle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/txphaligndone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 0.444ns (12.858%)  route 3.009ns (87.142%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.225ns = ( 11.225 - 4.000 ) 
    Source Clock Delay      (SCD):    7.811ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.362     7.811    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/CLK_RXUSRCLK
    SLICE_X220Y215       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/txelecidle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y215       FDRE (Prop_fdre_C_Q)         0.232     8.043 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/txelecidle_reg2_reg/Q
                         net (fo=8, routed)           0.409     8.452    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/txelecidle_reg2_reg_0
    SLICE_X221Y216       LUT6 (Prop_lut6_I4_O)        0.126     8.578 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/gth_channel.gthe2_channel_i_i_88/O
                         net (fo=1, routed)           0.721     9.299    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/txcompliance_reg2_reg_1
    SLICE_X221Y241       LUT6 (Prop_lut6_I5_O)        0.043     9.342 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/gth_channel.gthe2_channel_i_i_69/O
                         net (fo=5, routed)           0.642     9.984    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txelecidle_reg2_reg_0
    SLICE_X220Y258       LUT6 (Prop_lut6_I5_O)        0.043    10.027 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphaligndone_reg1_i_1/O
                         net (fo=8, routed)           1.237    11.264    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/SYNC_TXPHALIGNDONE
    SLICE_X219Y210       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/txphaligndone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.249    11.225    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/CLK_RXUSRCLK
    SLICE_X219Y210       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/txphaligndone_reg1_reg/C
                         clock pessimism              0.540    11.765    
                         clock uncertainty           -0.065    11.700    
    SLICE_X219Y210       FDRE (Setup_fdre_C_D)       -0.019    11.681    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/txphaligndone_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.681    
                         arrival time                         -11.264    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/TXDETECTRX
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.734ns (23.740%)  route 2.358ns (76.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.378ns = ( 11.378 - 4.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.375     7.824    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRCVRDET)
                                                      0.734     8.558 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRCVRDET
                         net (fo=8, routed)           2.358    10.916    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/txdetectrx_mux_7
    GTHE2_CHANNEL_X1Y16  GTHE2_CHANNEL                                r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/TXDETECTRX
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.402    11.378    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/CLK_RXUSRCLK
    GTHE2_CHANNEL_X1Y16  GTHE2_CHANNEL                                r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK2
                         clock pessimism              0.473    11.851    
                         clock uncertainty           -0.065    11.786    
    GTHE2_CHANNEL_X1Y16  GTHE2_CHANNEL (Setup_gthe2_channel_TXUSRCLK2_TXDETECTRX)
                                                     -0.430    11.356    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i
  -------------------------------------------------------------------
                         required time                         11.356    
                         arrival time                         -10.916    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/FSM_sequential_fsm_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.259ns (7.882%)  route 3.027ns (92.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.374ns = ( 11.374 - 4.000 ) 
    Source Clock Delay      (SCD):    7.806ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.357     7.806    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X214Y219       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/FSM_sequential_fsm_tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y219       FDRE (Prop_fdre_C_Q)         0.216     8.022 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/FSM_sequential_fsm_tx_reg[1]/Q
                         net (fo=33, routed)          1.510     9.532    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/fsm_tx[1]
    SLICE_X206Y266       LUT4 (Prop_lut4_I2_O)        0.043     9.575 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__3/O
                         net (fo=15, routed)          1.517    11.092    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__3_n_0
    SLICE_X215Y195       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.398    11.374    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X215Y195       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset_reg[13]/C
                         clock pessimism              0.485    11.859    
                         clock uncertainty           -0.065    11.794    
    SLICE_X215Y195       FDRE (Setup_fdre_C_CE)      -0.194    11.600    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset_reg[13]
  -------------------------------------------------------------------
                         required time                         11.600    
                         arrival time                         -11.092    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/FSM_sequential_fsm_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.259ns (7.882%)  route 3.027ns (92.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.374ns = ( 11.374 - 4.000 ) 
    Source Clock Delay      (SCD):    7.806ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.357     7.806    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X214Y219       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/FSM_sequential_fsm_tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y219       FDRE (Prop_fdre_C_Q)         0.216     8.022 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/FSM_sequential_fsm_tx_reg[1]/Q
                         net (fo=33, routed)          1.510     9.532    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/fsm_tx[1]
    SLICE_X206Y266       LUT4 (Prop_lut4_I2_O)        0.043     9.575 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__3/O
                         net (fo=15, routed)          1.517    11.092    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__3_n_0
    SLICE_X215Y195       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.398    11.374    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X215Y195       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset_reg[2]/C
                         clock pessimism              0.485    11.859    
                         clock uncertainty           -0.065    11.794    
    SLICE_X215Y195       FDRE (Setup_fdre_C_CE)      -0.194    11.600    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset_reg[2]
  -------------------------------------------------------------------
                         required time                         11.600    
                         arrival time                         -11.092    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.198ns (6.824%)  route 2.703ns (93.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.227ns = ( 11.227 - 4.000 ) 
    Source Clock Delay      (SCD):    7.821ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.372     7.821    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X217Y263       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y263       FDRE (Prop_fdre_C_Q)         0.198     8.019 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_9/Q
                         net (fo=209, routed)         2.703    10.722    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/cpllreset_repN_9_alias
    SLICE_X214Y207       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.251    11.227    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X214Y207       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[12]/C
                         clock pessimism              0.473    11.700    
                         clock uncertainty           -0.065    11.635    
    SLICE_X214Y207       FDRE (Setup_fdre_C_R)       -0.371    11.264    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[12]
  -------------------------------------------------------------------
                         required time                         11.264    
                         arrival time                         -10.722    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.198ns (6.824%)  route 2.703ns (93.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.227ns = ( 11.227 - 4.000 ) 
    Source Clock Delay      (SCD):    7.821ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.372     7.821    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X217Y263       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y263       FDRE (Prop_fdre_C_Q)         0.198     8.019 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_9/Q
                         net (fo=209, routed)         2.703    10.722    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/cpllreset_repN_9_alias
    SLICE_X214Y207       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.251    11.227    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X214Y207       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[13]/C
                         clock pessimism              0.473    11.700    
                         clock uncertainty           -0.065    11.635    
    SLICE_X214Y207       FDRE (Setup_fdre_C_R)       -0.371    11.264    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[13]
  -------------------------------------------------------------------
                         required time                         11.264    
                         arrival time                         -10.722    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.198ns (6.824%)  route 2.703ns (93.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.227ns = ( 11.227 - 4.000 ) 
    Source Clock Delay      (SCD):    7.821ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.372     7.821    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X217Y263       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y263       FDRE (Prop_fdre_C_Q)         0.198     8.019 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_9/Q
                         net (fo=209, routed)         2.703    10.722    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/cpllreset_repN_9_alias
    SLICE_X214Y207       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.251    11.227    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X214Y207       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[14]/C
                         clock pessimism              0.473    11.700    
                         clock uncertainty           -0.065    11.635    
    SLICE_X214Y207       FDRE (Setup_fdre_C_R)       -0.371    11.264    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[14]
  -------------------------------------------------------------------
                         required time                         11.264    
                         arrival time                         -10.722    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.198ns (6.824%)  route 2.703ns (93.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.227ns = ( 11.227 - 4.000 ) 
    Source Clock Delay      (SCD):    7.821ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.372     7.821    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X217Y263       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y263       FDRE (Prop_fdre_C_Q)         0.198     8.019 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_9/Q
                         net (fo=209, routed)         2.703    10.722    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/cpllreset_repN_9_alias
    SLICE_X214Y207       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.251    11.227    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X214Y207       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/C
                         clock pessimism              0.473    11.700    
                         clock uncertainty           -0.065    11.635    
    SLICE_X214Y207       FDRE (Setup_fdre_C_R)       -0.371    11.264    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]
  -------------------------------------------------------------------
                         required time                         11.264    
                         arrival time                         -10.722    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.546ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/rate_in_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 0.732ns (22.313%)  route 2.549ns (77.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.222ns = ( 11.222 - 4.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.375     7.824    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.732     8.556 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=17, routed)          2.549    11.105    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/PIPETXRATE[0]
    SLICE_X208Y212       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/rate_in_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.246    11.222    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X208Y212       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/rate_in_reg1_reg[0]/C
                         clock pessimism              0.473    11.695    
                         clock uncertainty           -0.065    11.630    
    SLICE_X208Y212       FDRE (Setup_fdre_C_D)        0.021    11.651    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/rate_in_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.651    
                         arrival time                         -11.105    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.317ns (9.681%)  route 2.958ns (90.319%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.228ns = ( 11.228 - 4.000 ) 
    Source Clock Delay      (SCD):    7.821ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.372     7.821    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X217Y263       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y263       FDRE (Prop_fdre_C_Q)         0.198     8.019 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_9/Q
                         net (fo=209, routed)         2.958    10.977    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/cpllreset_repN_9_alias
    SLICE_X217Y200       LUT5 (Prop_lut5_I0_O)        0.119    11.096 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset[12]_i_1__3/O
                         net (fo=1, routed)           0.000    11.096    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/p_0_out[12]
    SLICE_X217Y200       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.252    11.228    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X217Y200       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset_reg[12]/C
                         clock pessimism              0.473    11.701    
                         clock uncertainty           -0.065    11.636    
    SLICE_X217Y200       FDRE (Setup_fdre_C_D)        0.032    11.668    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset_reg[12]
  -------------------------------------------------------------------
                         required time                         11.668    
                         arrival time                         -11.096    
  -------------------------------------------------------------------
                         slack                                  0.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX1EQCOEFF[9]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.100ns (20.964%)  route 0.377ns (79.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.463ns
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.685     3.800    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X214Y269       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y269       FDRE (Prop_fdre_C_Q)         0.100     3.900 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/Q
                         net (fo=5, routed)           0.377     4.277    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/txeq_txcoeff_reg[18][8]
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX1EQCOEFF[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.902     4.463    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.619     3.844    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX1EQCOEFF[9])
                                                      0.373     4.217    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -4.217    
                         arrival time                           4.277    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX1EQLPNEWTXCOEFFORPRESET[17]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.171ns (26.450%)  route 0.475ns (73.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.463ns
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.688     3.803    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X204Y223       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y223       FDRE (Prop_fdre_C_Q)         0.107     3.910 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[17]/Q
                         net (fo=1, routed)           0.148     4.058    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2[17]
    SLICE_X203Y223       LUT2 (Prop_lut2_I0_O)        0.064     4.122 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/PCIE_3_0_i_i_188/O
                         net (fo=1, routed)           0.328     4.449    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PIPERX1EQLPNEWTXCOEFFORPRESET[17]
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX1EQLPNEWTXCOEFFORPRESET[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.902     4.463    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.446     4.017    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPERX1EQLPNEWTXCOEFFORPRESET[17])
                                                      0.370     4.387    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -4.387    
                         arrival time                           4.449    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX1EQCOEFF[11]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.100ns (21.518%)  route 0.365ns (78.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.463ns
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.682     3.797    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X215Y272       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y272       FDRE (Prop_fdre_C_Q)         0.100     3.897 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[12]/Q
                         net (fo=5, routed)           0.365     4.262    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/txeq_txcoeff_reg[18][10]
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX1EQCOEFF[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.902     4.463    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.619     3.844    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX1EQCOEFF[11])
                                                      0.353     4.197    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -4.197    
                         arrival time                           4.262    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX1EQLPNEWTXCOEFFORPRESET[4]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.155ns (24.887%)  route 0.468ns (75.113%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.463ns
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.691     3.806    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X205Y220       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y220       FDRE (Prop_fdre_C_Q)         0.091     3.897 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[4]/Q
                         net (fo=1, routed)           0.158     4.055    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2[4]
    SLICE_X205Y222       LUT2 (Prop_lut2_I0_O)        0.064     4.119 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/PCIE_3_0_i_i_201/O
                         net (fo=1, routed)           0.310     4.429    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PIPERX1EQLPNEWTXCOEFFORPRESET[4]
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX1EQLPNEWTXCOEFFORPRESET[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.902     4.463    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.446     4.017    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPERX1EQLPNEWTXCOEFFORPRESET[4])
                                                      0.346     4.363    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -4.363    
                         arrival time                           4.429    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX7EQCOEFF[13]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.118ns (17.995%)  route 0.538ns (82.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.463ns
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.691     3.806    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X208Y224       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y224       FDRE (Prop_fdre_C_Q)         0.118     3.924 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/Q
                         net (fo=6, routed)           0.538     4.462    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/txeq_txcoeff_reg[18]_5[12]
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX7EQCOEFF[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.902     4.463    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.446     4.017    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX7EQCOEFF[13])
                                                      0.367     4.384    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -4.384    
                         arrival time                           4.462    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.253ns (73.500%)  route 0.091ns (26.500%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.463ns
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.707     3.822    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/CLK_RXUSRCLK
    SLICE_X213Y249       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y249       FDRE (Prop_fdre_C_Q)         0.100     3.922 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt_reg[3]/Q
                         net (fo=3, routed)           0.091     4.013    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt_reg[3]
    SLICE_X213Y249       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.125 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     4.125    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt_reg[0]_i_3_n_0
    SLICE_X213Y250       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.166 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.166    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt_reg[4]_i_1_n_7
    SLICE_X213Y250       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.902     4.463    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/CLK_RXUSRCLK
    SLICE_X213Y250       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt_reg[4]/C
                         clock pessimism             -0.446     4.017    
    SLICE_X213Y250       FDRE (Hold_fdre_C_D)         0.071     4.088    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.088    
                         arrival time                           4.166    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX7EQCOEFF[0]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.100ns (15.304%)  route 0.553ns (84.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.463ns
    Source Clock Delay      (SCD):    3.810ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.695     3.810    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X218Y223       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y223       FDRE (Prop_fdre_C_Q)         0.100     3.910 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[1]/Q
                         net (fo=3, routed)           0.553     4.463    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/txeq_txcoeff_reg[18]_5[0]
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX7EQCOEFF[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.902     4.463    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.446     4.017    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX7EQCOEFF[0])
                                                      0.363     4.380    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -4.380    
                         arrival time                           4.463    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/mmcm_lock_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.713%)  route 0.056ns (30.287%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.460ns
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.696     3.811    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/CLK_RXUSRCLK
    SLICE_X221Y227       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/mmcm_lock_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y227       FDRE (Prop_fdre_C_Q)         0.100     3.911 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/mmcm_lock_reg2_reg/Q
                         net (fo=2, routed)           0.056     3.967    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/mmcm_lock_reg2
    SLICE_X220Y227       LUT4 (Prop_lut4_I0_O)        0.028     3.995 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx[2]_i_1__4/O
                         net (fo=1, routed)           0.000     3.995    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx[2]_i_1__4_n_0
    SLICE_X220Y227       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.899     4.460    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/CLK_RXUSRCLK
    SLICE_X220Y227       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[2]/C
                         clock pessimism             -0.638     3.822    
    SLICE_X220Y227       FDRE (Hold_fdre_C_D)         0.087     3.909    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.909    
                         arrival time                           3.995    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX1EQLPNEWTXCOEFFORPRESET[3]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.160ns (25.702%)  route 0.463ns (74.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.463ns
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.688     3.803    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X201Y223       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y223       FDRE (Prop_fdre_C_Q)         0.091     3.894 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[3]/Q
                         net (fo=1, routed)           0.158     4.052    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2[3]
    SLICE_X203Y223       LUT2 (Prop_lut2_I0_O)        0.069     4.121 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/PCIE_3_0_i_i_202/O
                         net (fo=1, routed)           0.305     4.426    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PIPERX1EQLPNEWTXCOEFFORPRESET[3]
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX1EQLPNEWTXCOEFFORPRESET[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.902     4.463    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.446     4.017    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPERX1EQLPNEWTXCOEFFORPRESET[3])
                                                      0.321     4.338    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -4.338    
                         arrival time                           4.426    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.266ns (70.946%)  route 0.109ns (29.054%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.461ns
    Source Clock Delay      (SCD):    3.820ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.705     3.820    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/CLK_RXUSRCLK
    SLICE_X206Y249       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y249       FDRE (Prop_fdre_C_Q)         0.118     3.938 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[6]/Q
                         net (fo=3, routed)           0.108     4.046    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[6]
    SLICE_X206Y249       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     4.153 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     4.154    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[4]_i_1__2_n_0
    SLICE_X206Y250       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.195 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[8]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     4.195    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[8]_i_1__2_n_7
    SLICE_X206Y250       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.900     4.461    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/CLK_RXUSRCLK
    SLICE_X206Y250       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[8]/C
                         clock pessimism             -0.446     4.015    
    SLICE_X206Y250       FDRE (Hold_fdre_C_D)         0.092     4.107    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.107    
                         arrival time                           4.195    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_mux_x0y1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin                  Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PCIE_3_0/PIPECLK         n/a              4.000         4.000       0.000      PCIE3_X0Y1           control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Min Period        n/a     PCIE_3_0/RECCLK          n/a              4.000         4.000       0.000      PCIE3_X0Y1           control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y23  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y23  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y23  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y23  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y22  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y22  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y22  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y22  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK2
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X192Y216       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[2]/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X192Y216       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[2]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X192Y216       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[2]/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X192Y216       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[2]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X192Y217       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_req_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X192Y217       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_req_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X193Y216       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_preset_valid_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X193Y216       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_preset_valid_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X192Y217       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_req_reg2_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X192Y217       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_req_reg2_reg/C
High Pulse Width  Slow    PCIE_3_0/PIPECLK         n/a              1.600         2.000       0.400      PCIE3_X0Y1           control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
High Pulse Width  Fast    PCIE_3_0/PIPECLK         n/a              1.600         2.000       0.400      PCIE3_X0Y1           control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
High Pulse Width  Slow    PCIE_3_0/RECCLK          n/a              1.600         2.000       0.400      PCIE3_X0Y1           control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
High Pulse Width  Fast    PCIE_3_0/RECCLK          n/a              1.600         2.000       0.400      PCIE3_X0Y1           control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
High Pulse Width  Slow    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X106Y251       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X106Y251       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg/C
High Pulse Width  Slow    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X116Y245       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X116Y245       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X116Y245       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X116Y245       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg1_reg[1]/C
Max Skew          Fast    PCIE_3_0/PIPECLK         PCIE_3_0/RECCLK  0.560         0.011       0.549      PCIE3_X0Y1           control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Max Skew          Slow    PCIE_3_0/PIPECLK         PCIE_3_0/RECCLK  0.735         0.019       0.716      PCIE3_X0Y1           control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            0.937         10.000      9.063      MMCME2_ADV_X0Y0  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            0.937         10.000      9.063      MMCME2_ADV_X0Y0  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/rRdPtrPlus1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.842ns (25.413%)  route 2.471ns (74.587%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.047ns = ( 11.047 - 4.000 ) 
    Source Clock Delay      (SCD):    7.817ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.368     7.817    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_USERCLK1
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_USERCLK_SAXISRQTREADY[0])
                                                      0.713     8.530 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/SAXISRQTREADY[0]
                         net (fo=7, routed)           0.767     9.298    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_trans_inst/input_inst/pipeline_inst/s_axis_rq_tready
    SLICE_X177Y235       LUT4 (Prop_lut4_I1_O)        0.043     9.341 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_trans_inst/input_inst/pipeline_inst/gen_stages[1].rData[1][131]_i_1__1/O
                         net (fo=149, routed)         0.288     9.629    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/wTxPktReady
    SLICE_X174Y237       LUT5 (Prop_lut5_I4_O)        0.043     9.672 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/gen_stages[1].rData[1][32]_i_1__2/O
                         net (fo=37, routed)          0.895    10.566    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/wTxDataWordReady[0]
    SLICE_X163Y242       LUT5 (Prop_lut5_I3_O)        0.043    10.609 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg_i_2__1/O
                         net (fo=23, routed)          0.522    11.131    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/wRdEn
    SLICE_X161Y234       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/rRdPtrPlus1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.071    11.047    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/user_clk
    SLICE_X161Y234       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/rRdPtrPlus1_reg[9]/C
                         clock pessimism              0.473    11.520    
                         clock uncertainty           -0.065    11.455    
    SLICE_X161Y234       FDRE (Setup_fdre_C_CE)      -0.194    11.261    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/rRdPtrPlus1_reg[9]
  -------------------------------------------------------------------
                         required time                         11.261    
                         arrival time                         -11.131    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words2send_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_138_143/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.402ns (38.454%)  route 2.244ns (61.546%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.385ns = ( 11.385 - 4.000 ) 
    Source Clock Delay      (SCD):    7.955ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.506     7.955    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/user_clk
    SLICE_X204Y325       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words2send_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y325       FDRE (Prop_fdre_C_Q)         0.254     8.209 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words2send_reg[1]/Q
                         net (fo=2, routed)           0.238     8.447    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words2send[1]
    SLICE_X202Y325       LUT1 (Prop_lut1_I0_O)        0.043     8.490 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.490    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry_i_4_n_0
    SLICE_X202Y325       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     8.741 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.741    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry_n_0
    SLICE_X202Y326       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.790 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.790    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__0_n_0
    SLICE_X202Y327       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.839 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.839    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__1_n_0
    SLICE_X202Y328       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.888 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.888    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__2_n_0
    SLICE_X202Y329       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.937 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.937    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__3_n_0
    SLICE_X202Y330       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.986 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.986    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__4_n_0
    SLICE_X202Y331       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.090 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__5/O[0]
                         net (fo=1, routed)           0.430     9.520    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0[25]
    SLICE_X201Y330       LUT6 (Prop_lut6_I5_O)        0.120     9.640 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.640    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max_carry__1_i_2_n_0
    SLICE_X201Y330       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.224     9.864 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max_carry__1/CO[1]
                         net (fo=3, routed)           0.371    10.235    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/CO[0]
    SLICE_X205Y324       LUT6 (Prop_lut6_I5_O)        0.118    10.353 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/m_axis_xge_tx_tlast_INST_0/O
                         net (fo=17, routed)          0.685    11.038    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/m_axis_xge_tx_tlast
    SLICE_X205Y342       LUT5 (Prop_lut5_I4_O)        0.043    11.081 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/m_axis_xge_tx_tkeep[10]_INST_0/O
                         net (fo=1, routed)           0.520    11.601    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_138_143/DIA1
    SLICE_X206Y350       RAMD32                                       r  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_138_143/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.409    11.385    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_138_143/WCLK
    SLICE_X206Y350       RAMD32                                       r  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_138_143/RAMA_D1/CLK
                         clock pessimism              0.559    11.944    
                         clock uncertainty           -0.065    11.879    
    SLICE_X206Y350       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.139    11.740    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_138_143/RAMA_D1
  -------------------------------------------------------------------
                         required time                         11.740    
                         arrival time                         -11.601    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words2send_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/xgetxpkt_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 2.100ns (55.181%)  route 1.706ns (44.819%))
  Logic Levels:           20  (CARRY4=16 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.297ns = ( 11.297 - 4.000 ) 
    Source Clock Delay      (SCD):    7.955ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.506     7.955    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/user_clk
    SLICE_X204Y325       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words2send_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y325       FDRE (Prop_fdre_C_Q)         0.254     8.209 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words2send_reg[1]/Q
                         net (fo=2, routed)           0.238     8.447    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words2send[1]
    SLICE_X202Y325       LUT1 (Prop_lut1_I0_O)        0.043     8.490 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.490    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry_i_4_n_0
    SLICE_X202Y325       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     8.741 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.741    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry_n_0
    SLICE_X202Y326       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.790 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.790    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__0_n_0
    SLICE_X202Y327       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.839 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.839    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__1_n_0
    SLICE_X202Y328       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.888 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.888    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__2_n_0
    SLICE_X202Y329       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.937 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.937    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__3_n_0
    SLICE_X202Y330       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.986 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.986    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__4_n_0
    SLICE_X202Y331       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.090 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__5/O[0]
                         net (fo=1, routed)           0.430     9.520    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0[25]
    SLICE_X201Y330       LUT6 (Prop_lut6_I5_O)        0.120     9.640 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.640    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max_carry__1_i_2_n_0
    SLICE_X201Y330       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.224     9.864 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max_carry__1/CO[1]
                         net (fo=3, routed)           0.437    10.301    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/CO[0]
    SLICE_X202Y322       LUT6 (Prop_lut6_I5_O)        0.118    10.419 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/m_axis_xge_tx_tlast_INST_0_replica/O
                         net (fo=1, routed)           0.600    11.019    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/m_axis_xge_tx_tlast_repN
    SLICE_X201Y299       LUT4 (Prop_lut4_I3_O)        0.043    11.062 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/xgetxpkt_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    11.062    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/xgetxpkt_reg[3]_i_2_n_0
    SLICE_X201Y299       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    11.313 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/xgetxpkt_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.314    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/xgetxpkt_reg_reg[3]_i_1_n_0
    SLICE_X201Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.363 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/xgetxpkt_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.363    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/xgetxpkt_reg_reg[7]_i_1_n_0
    SLICE_X201Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.412 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/xgetxpkt_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.412    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/xgetxpkt_reg_reg[11]_i_1_n_0
    SLICE_X201Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.461 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/xgetxpkt_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.461    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/xgetxpkt_reg_reg[15]_i_1_n_0
    SLICE_X201Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.510 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/xgetxpkt_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.510    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/xgetxpkt_reg_reg[19]_i_1_n_0
    SLICE_X201Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.559 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/xgetxpkt_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.559    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/xgetxpkt_reg_reg[23]_i_1_n_0
    SLICE_X201Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.608 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/xgetxpkt_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.608    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/xgetxpkt_reg_reg[27]_i_1_n_0
    SLICE_X201Y306       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153    11.761 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/xgetxpkt_reg_reg[30]_i_2/O[1]
                         net (fo=1, routed)           0.000    11.761    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment_n_242
    SLICE_X201Y306       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/xgetxpkt_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.321    11.297    control_sub_i/dma_sub/nf_riffa_dma_1/inst/user_clk
    SLICE_X201Y306       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/xgetxpkt_reg_reg[29]/C
                         clock pessimism              0.624    11.921    
                         clock uncertainty           -0.065    11.856    
    SLICE_X201Y306       FDRE (Setup_fdre_C_D)        0.048    11.904    control_sub_i/dma_sub/nf_riffa_dma_1/inst/xgetxpkt_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         11.904    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/buffer/fifo/mem/rRAM_reg_0/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 1.650ns (49.811%)  route 1.663ns (50.189%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.066ns = ( 11.066 - 4.000 ) 
    Source Clock Delay      (SCD):    7.715ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.266     7.715    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/user_clk
    RAMB36_X10Y53        RAMB36E1                                     r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y53        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[24])
                                                      1.564     9.279 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/DOBDO[24]
                         net (fo=8, routed)           0.685     9.964    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/RD_DATA[64]
    SLICE_X162Y255       LUT3 (Prop_lut3_I0_O)        0.043    10.007 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rRAM_reg_0_i_2__0/O
                         net (fo=3, routed)           0.103    10.109    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/wBufWen
    SLICE_X162Y255       LUT2 (Prop_lut2_I0_O)        0.043    10.152 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rRAM_reg_0_i_1__6/O
                         net (fo=36, routed)          0.875    11.027    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/buffer/fifo/mem/WEBWE[0]
    RAMB36_X9Y52         RAMB36E1                                     r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/buffer/fifo/mem/rRAM_reg_0/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.090    11.066    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/buffer/fifo/mem/user_clk
    RAMB36_X9Y52         RAMB36E1                                     r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/buffer/fifo/mem/rRAM_reg_0/CLKBWRCLK
                         clock pessimism              0.550    11.616    
                         clock uncertainty           -0.065    11.551    
    RAMB36_X9Y52         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.371    11.180    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/buffer/fifo/mem/rRAM_reg_0
  -------------------------------------------------------------------
                         required time                         11.180    
                         arrival time                         -11.027    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words2send_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_138_143/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 1.402ns (38.659%)  route 2.225ns (61.341%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.385ns = ( 11.385 - 4.000 ) 
    Source Clock Delay      (SCD):    7.955ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.506     7.955    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/user_clk
    SLICE_X204Y325       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words2send_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y325       FDRE (Prop_fdre_C_Q)         0.254     8.209 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words2send_reg[1]/Q
                         net (fo=2, routed)           0.238     8.447    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words2send[1]
    SLICE_X202Y325       LUT1 (Prop_lut1_I0_O)        0.043     8.490 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.490    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry_i_4_n_0
    SLICE_X202Y325       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     8.741 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.741    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry_n_0
    SLICE_X202Y326       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.790 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.790    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__0_n_0
    SLICE_X202Y327       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.839 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.839    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__1_n_0
    SLICE_X202Y328       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.888 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.888    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__2_n_0
    SLICE_X202Y329       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.937 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.937    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__3_n_0
    SLICE_X202Y330       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.986 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.986    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__4_n_0
    SLICE_X202Y331       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.090 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__5/O[0]
                         net (fo=1, routed)           0.430     9.520    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0[25]
    SLICE_X201Y330       LUT6 (Prop_lut6_I5_O)        0.120     9.640 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.640    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max_carry__1_i_2_n_0
    SLICE_X201Y330       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.224     9.864 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max_carry__1/CO[1]
                         net (fo=3, routed)           0.371    10.235    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/CO[0]
    SLICE_X205Y324       LUT6 (Prop_lut6_I5_O)        0.118    10.353 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/m_axis_xge_tx_tlast_INST_0/O
                         net (fo=17, routed)          0.589    10.941    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/m_axis_xge_tx_tlast
    SLICE_X205Y340       LUT5 (Prop_lut5_I4_O)        0.043    10.984 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/m_axis_xge_tx_tkeep[12]_INST_0/O
                         net (fo=1, routed)           0.597    11.582    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_138_143/DIB1
    SLICE_X206Y350       RAMD32                                       r  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_138_143/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.409    11.385    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_138_143/WCLK
    SLICE_X206Y350       RAMD32                                       r  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_138_143/RAMB_D1/CLK
                         clock pessimism              0.559    11.944    
                         clock uncertainty           -0.065    11.879    
    SLICE_X206Y350       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.133    11.746    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_138_143/RAMB_D1
  -------------------------------------------------------------------
                         required time                         11.746    
                         arrival time                         -11.582    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words2send_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_126_131/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 1.402ns (38.676%)  route 2.223ns (61.324%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.385ns = ( 11.385 - 4.000 ) 
    Source Clock Delay      (SCD):    7.955ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.506     7.955    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/user_clk
    SLICE_X204Y325       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words2send_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y325       FDRE (Prop_fdre_C_Q)         0.254     8.209 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words2send_reg[1]/Q
                         net (fo=2, routed)           0.238     8.447    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words2send[1]
    SLICE_X202Y325       LUT1 (Prop_lut1_I0_O)        0.043     8.490 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.490    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry_i_4_n_0
    SLICE_X202Y325       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     8.741 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.741    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry_n_0
    SLICE_X202Y326       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.790 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.790    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__0_n_0
    SLICE_X202Y327       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.839 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.839    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__1_n_0
    SLICE_X202Y328       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.888 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.888    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__2_n_0
    SLICE_X202Y329       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.937 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.937    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__3_n_0
    SLICE_X202Y330       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.986 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.986    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__4_n_0
    SLICE_X202Y331       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.090 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0_carry__5/O[0]
                         net (fo=1, routed)           0.430     9.520    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max0[25]
    SLICE_X201Y330       LUT6 (Prop_lut6_I5_O)        0.120     9.640 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.640    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max_carry__1_i_2_n_0
    SLICE_X201Y330       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.224     9.864 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent_max_carry__1/CO[1]
                         net (fo=3, routed)           0.371    10.235    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/CO[0]
    SLICE_X205Y324       LUT6 (Prop_lut6_I5_O)        0.118    10.353 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/m_axis_xge_tx_tlast_INST_0/O
                         net (fo=17, routed)          0.713    11.066    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/m_axis_xge_tx_tlast
    SLICE_X206Y344       LUT5 (Prop_lut5_I4_O)        0.043    11.109 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/m_axis_xge_tx_tkeep[0]_INST_0/O
                         net (fo=1, routed)           0.471    11.580    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_126_131/DIB1
    SLICE_X206Y351       RAMD32                                       r  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_126_131/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.409    11.385    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_126_131/WCLK
    SLICE_X206Y351       RAMD32                                       r  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_126_131/RAMB_D1/CLK
                         clock pessimism              0.559    11.944    
                         clock uncertainty           -0.065    11.879    
    SLICE_X206Y351       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.133    11.746    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_126_131/RAMB_D1
  -------------------------------------------------------------------
                         required time                         11.746    
                         arrival time                         -11.580    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/mem/rRAM_reg_1/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 1.650ns (50.276%)  route 1.632ns (49.724%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.056ns = ( 11.056 - 4.000 ) 
    Source Clock Delay      (SCD):    7.717ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.268     7.717    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/mem/user_clk
    RAMB36_X10Y56        RAMB36E1                                     r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y56        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[24])
                                                      1.564     9.281 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/DOBDO[24]
                         net (fo=8, routed)           0.646     9.927    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/RD_DATA[64]
    SLICE_X156Y274       LUT3 (Prop_lut3_I0_O)        0.043     9.970 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/rRAM_reg_0_i_2/O
                         net (fo=3, routed)           0.451    10.421    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/wBufWen
    SLICE_X147Y270       LUT2 (Prop_lut2_I0_O)        0.043    10.464 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/rRAM_reg_0_i_1__2/O
                         net (fo=36, routed)          0.535    10.998    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/mem/WEBWE[0]
    RAMB36_X9Y55         RAMB36E1                                     r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/mem/rRAM_reg_1/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.080    11.056    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/mem/user_clk
    RAMB36_X9Y55         RAMB36E1                                     r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/mem/rRAM_reg_1/CLKBWRCLK
                         clock pessimism              0.550    11.606    
                         clock uncertainty           -0.065    11.541    
    RAMB36_X9Y55         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.371    11.170    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/mem/rRAM_reg_1
  -------------------------------------------------------------------
                         required time                         11.170    
                         arrival time                         -10.998    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/mem/rRAM_reg_1/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 1.650ns (50.276%)  route 1.632ns (49.724%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.056ns = ( 11.056 - 4.000 ) 
    Source Clock Delay      (SCD):    7.717ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.268     7.717    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/mem/user_clk
    RAMB36_X10Y56        RAMB36E1                                     r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y56        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[24])
                                                      1.564     9.281 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/DOBDO[24]
                         net (fo=8, routed)           0.646     9.927    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/RD_DATA[64]
    SLICE_X156Y274       LUT3 (Prop_lut3_I0_O)        0.043     9.970 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/rRAM_reg_0_i_2/O
                         net (fo=3, routed)           0.451    10.421    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/wBufWen
    SLICE_X147Y270       LUT2 (Prop_lut2_I0_O)        0.043    10.464 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/rRAM_reg_0_i_1__2/O
                         net (fo=36, routed)          0.535    10.998    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/mem/WEBWE[0]
    RAMB36_X9Y55         RAMB36E1                                     r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/mem/rRAM_reg_1/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.080    11.056    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/mem/user_clk
    RAMB36_X9Y55         RAMB36E1                                     r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/mem/rRAM_reg_1/CLKBWRCLK
                         clock pessimism              0.550    11.606    
                         clock uncertainty           -0.065    11.541    
    RAMB36_X9Y55         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.371    11.170    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/mem/rRAM_reg_1
  -------------------------------------------------------------------
                         required time                         11.170    
                         arrival time                         -10.998    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/mem/rRAM_reg_1/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 1.650ns (50.276%)  route 1.632ns (49.724%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.056ns = ( 11.056 - 4.000 ) 
    Source Clock Delay      (SCD):    7.717ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.268     7.717    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/mem/user_clk
    RAMB36_X10Y56        RAMB36E1                                     r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y56        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[24])
                                                      1.564     9.281 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/DOBDO[24]
                         net (fo=8, routed)           0.646     9.927    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/RD_DATA[64]
    SLICE_X156Y274       LUT3 (Prop_lut3_I0_O)        0.043     9.970 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/rRAM_reg_0_i_2/O
                         net (fo=3, routed)           0.451    10.421    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/wBufWen
    SLICE_X147Y270       LUT2 (Prop_lut2_I0_O)        0.043    10.464 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/rRAM_reg_0_i_1__2/O
                         net (fo=36, routed)          0.535    10.998    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/mem/WEBWE[0]
    RAMB36_X9Y55         RAMB36E1                                     r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/mem/rRAM_reg_1/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.080    11.056    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/mem/user_clk
    RAMB36_X9Y55         RAMB36E1                                     r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/mem/rRAM_reg_1/CLKBWRCLK
                         clock pessimism              0.550    11.606    
                         clock uncertainty           -0.065    11.541    
    RAMB36_X9Y55         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.371    11.170    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/mem/rRAM_reg_1
  -------------------------------------------------------------------
                         required time                         11.170    
                         arrival time                         -10.998    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/mem/rRAM_reg_1/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 1.650ns (50.276%)  route 1.632ns (49.724%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.056ns = ( 11.056 - 4.000 ) 
    Source Clock Delay      (SCD):    7.717ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.268     7.717    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/mem/user_clk
    RAMB36_X10Y56        RAMB36E1                                     r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y56        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[24])
                                                      1.564     9.281 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/DOBDO[24]
                         net (fo=8, routed)           0.646     9.927    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/RD_DATA[64]
    SLICE_X156Y274       LUT3 (Prop_lut3_I0_O)        0.043     9.970 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/rRAM_reg_0_i_2/O
                         net (fo=3, routed)           0.451    10.421    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/wBufWen
    SLICE_X147Y270       LUT2 (Prop_lut2_I0_O)        0.043    10.464 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/rRAM_reg_0_i_1__2/O
                         net (fo=36, routed)          0.535    10.998    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/mem/WEBWE[0]
    RAMB36_X9Y55         RAMB36E1                                     r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/mem/rRAM_reg_1/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.080    11.056    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/mem/user_clk
    RAMB36_X9Y55         RAMB36E1                                     r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/mem/rRAM_reg_1/CLKBWRCLK
                         clock pessimism              0.550    11.606    
                         clock uncertainty           -0.065    11.541    
    RAMB36_X9Y55         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.371    11.170    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/mem/rRAM_reg_1
  -------------------------------------------------------------------
                         required time                         11.170    
                         arrival time                         -10.998    
  -------------------------------------------------------------------
                         slack                                  0.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo/DIBDI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.181ns (30.937%)  route 0.404ns (69.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.839ns
    Source Clock Delay      (SCD):    7.216ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     3.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     3.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     5.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.240     7.216    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_USERCLK1
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEDATAU[60])
                                                      0.181     7.397 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAU[60]
                         net (fo=2, routed)           0.404     7.801    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[132]
    RAMB36_X12Y51        RAMB36E1                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo/DIBDI[22]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.390     7.839    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/CLK_USERCLK1
    RAMB36_X12Y51        RAMB36E1                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo/CLKBWRCLK
                         clock pessimism             -0.550     7.289    
    RAMB36_X12Y51        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[22])
                                                      0.503     7.792    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo
  -------------------------------------------------------------------
                         required time                         -7.792    
                         arrival time                           7.801    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo/DIPBDIP[3]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.160ns (27.274%)  route 0.427ns (72.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.839ns
    Source Clock Delay      (SCD):    7.216ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     3.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     3.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     5.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.240     7.216    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_USERCLK1
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEDATAU[71])
                                                      0.160     7.376 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAU[71]
                         net (fo=2, routed)           0.427     7.803    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[143]
    RAMB36_X12Y51        RAMB36E1                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo/DIPBDIP[3]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.390     7.839    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/CLK_USERCLK1
    RAMB36_X12Y51        RAMB36E1                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo/CLKBWRCLK
                         clock pessimism             -0.550     7.289    
    RAMB36_X12Y51        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIPBDIP[3])
                                                      0.503     7.792    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo
  -------------------------------------------------------------------
                         required time                         -7.792    
                         arrival time                           7.803    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.061ns (11.025%)  route 0.492ns (88.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.489ns
    Source Clock Delay      (SCD):    3.801ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       0.686     3.801    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_USERCLK1
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEDATAU[29])
                                                      0.061     3.862 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAU[29]
                         net (fo=2, routed)           0.492     4.355    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[101]
    RAMB36_X12Y49        RAMB36E1                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       0.928     4.489    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/CLK_USERCLK1
    RAMB36_X12Y49        RAMB36E1                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKBWRCLK
                         clock pessimism             -0.446     4.043    
    RAMB36_X12Y49        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[26])
                                                      0.296     4.339    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo
  -------------------------------------------------------------------
                         required time                         -4.339    
                         arrival time                           4.355    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.087ns (14.935%)  route 0.496ns (85.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.825ns
    Source Clock Delay      (SCD):    7.211ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     3.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     3.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     5.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.235     7.211    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_USERCLK1
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREPLAYRAM_MIREPLAYRAMWRITEDATA[117])
                                                      0.087     7.298 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREPLAYRAMWRITEDATA[117]
                         net (fo=1, routed)           0.496     7.794    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/MIREPLAYRAMWRITEDATA[117]
    RAMB36_X12Y54        RAMB36E1                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.376     7.825    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/CLK_USERCLK1
    RAMB36_X12Y54        RAMB36E1                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer/CLKBWRCLK
                         clock pessimism             -0.550     7.275    
    RAMB36_X12Y54        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.503     7.778    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer
  -------------------------------------------------------------------
                         required time                         -7.778    
                         arrival time                           7.794    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.081ns (15.190%)  route 0.452ns (84.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.481ns
    Source Clock Delay      (SCD):    3.815ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       0.700     3.815    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_USERCLK1
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEDATAL[19])
                                                      0.081     3.896 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAL[19]
                         net (fo=2, routed)           0.452     4.349    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[19]
    RAMB36_X12Y50        RAMB36E1                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       0.920     4.481    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/CLK_USERCLK1
    RAMB36_X12Y50        RAMB36E1                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/CLKBWRCLK
                         clock pessimism             -0.446     4.035    
    RAMB36_X12Y50        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[17])
                                                      0.296     4.331    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo
  -------------------------------------------------------------------
                         required time                         -4.331    
                         arrival time                           4.349    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/DIPADIP[1]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.080ns (13.736%)  route 0.502ns (86.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.815ns
    Source Clock Delay      (SCD):    7.215ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     3.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     3.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     5.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.239     7.215    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_USERCLK1
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREQUESTRAM_MIREQUESTRAMWRITEDATA[17])
                                                      0.080     7.295 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREQUESTRAMWRITEDATA[17]
                         net (fo=1, routed)           0.502     7.798    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/MIREQUESTRAMWRITEDATA[17]
    RAMB18_X12Y90        RAMB18E1                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.366     7.815    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/CLK_USERCLK1
    RAMB18_X12Y90        RAMB18E1                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/CLKBWRCLK
                         clock pessimism             -0.540     7.275    
    RAMB18_X12Y90        RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIPADIP[1])
                                                      0.503     7.778    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo
  -------------------------------------------------------------------
                         required time                         -7.778    
                         arrival time                           7.798    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.055ns (12.987%)  route 0.368ns (87.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.481ns
    Source Clock Delay      (SCD):    3.815ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       0.700     3.815    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_USERCLK1
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEADDRESSBL[7])
                                                      0.055     3.870 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSBL[7]
                         net (fo=1, routed)           0.368     4.239    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEADDRESSBL[7]
    RAMB36_X12Y50        RAMB36E1                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       0.920     4.481    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/CLK_USERCLK1
    RAMB36_X12Y50        RAMB36E1                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/CLKBWRCLK
                         clock pessimism             -0.446     4.035    
    RAMB36_X12Y50        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     4.218    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo
  -------------------------------------------------------------------
                         required time                         -4.218    
                         arrival time                           4.239    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.103ns (17.245%)  route 0.494ns (82.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.839ns
    Source Clock Delay      (SCD):    7.216ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     3.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     3.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     5.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.240     7.216    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_USERCLK1
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEDATAU[23])
                                                      0.103     7.319 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAU[23]
                         net (fo=2, routed)           0.494     7.814    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[95]
    RAMB36_X12Y51        RAMB36E1                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.390     7.839    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/CLK_USERCLK1
    RAMB36_X12Y51        RAMB36E1                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo/CLKBWRCLK
                         clock pessimism             -0.550     7.289    
    RAMB36_X12Y51        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[21])
                                                      0.503     7.792    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo
  -------------------------------------------------------------------
                         required time                         -7.792    
                         arrival time                           7.814    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[3].u_fifo/DIPADIP[1]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.087ns (14.692%)  route 0.505ns (85.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.822ns
    Source Clock Delay      (SCD):    7.215ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     3.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     3.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     5.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.239     7.215    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_USERCLK1
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREQUESTRAM_MIREQUESTRAMWRITEDATA[125])
                                                      0.087     7.302 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREQUESTRAMWRITEDATA[125]
                         net (fo=1, routed)           0.505     7.807    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/MIREQUESTRAMWRITEDATA[125]
    RAMB18_X12Y93        RAMB18E1                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[3].u_fifo/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.373     7.822    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/CLK_USERCLK1
    RAMB18_X12Y93        RAMB18E1                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[3].u_fifo/CLKBWRCLK
                         clock pessimism             -0.540     7.282    
    RAMB18_X12Y93        RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIPADIP[1])
                                                      0.503     7.785    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[3].u_fifo
  -------------------------------------------------------------------
                         required time                         -7.785    
                         arrival time                           7.807    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.095ns (16.221%)  route 0.491ns (83.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.815ns
    Source Clock Delay      (SCD):    7.215ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     3.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     3.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     5.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.239     7.215    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_USERCLK1
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREQUESTRAM_MIREQUESTRAMWRITEDATA[30])
                                                      0.095     7.310 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREQUESTRAMWRITEDATA[30]
                         net (fo=1, routed)           0.491     7.801    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/MIREQUESTRAMWRITEDATA[30]
    RAMB18_X12Y90        RAMB18E1                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.366     7.815    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/CLK_USERCLK1
    RAMB18_X12Y90        RAMB18E1                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/CLKBWRCLK
                         clock pessimism             -0.540     7.275    
    RAMB18_X12Y90        RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.503     7.778    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo
  -------------------------------------------------------------------
                         required time                         -7.778    
                         arrival time                           7.801    
  -------------------------------------------------------------------
                         slack                                  0.023    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2 }

Check Type        Corner  Lib Pin                           Reference Pin                     Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PCIE_3_0/USERCLK                  n/a                               4.000         4.000       0.000      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
Min Period        n/a     PCIE_3_0/CORECLKMICOMPLETIONRAML  n/a                               2.000         4.000       2.000      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
Min Period        n/a     PCIE_3_0/CORECLKMICOMPLETIONRAMU  n/a                               2.000         4.000       2.000      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
Min Period        n/a     PCIE_3_0/CORECLKMIREPLAYRAM       n/a                               2.000         4.000       2.000      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
Min Period        n/a     PCIE_3_0/CORECLKMIREQUESTRAM      n/a                               2.000         4.000       2.000      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
Min Period        n/a     RAMB36E1/CLKARDCLK                n/a                               1.893         4.000       2.107      RAMB36_X14Y48    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK                n/a                               1.893         4.000       2.107      RAMB36_X14Y44    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK                n/a                               1.893         4.000       2.107      RAMB36_X13Y44    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK                n/a                               1.893         4.000       2.107      RAMB36_X14Y45    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK                n/a                               1.893         4.000       2.107      RAMB36_X11Y49    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2                n/a                               213.360       4.000       209.360    MMCME2_ADV_X0Y0  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
Low Pulse Width   Fast    RAMD32/CLK                        n/a                               0.674         2.000       1.326      SLICE_X206Y360   control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK                        n/a                               0.674         2.000       1.326      SLICE_X206Y360   control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK                        n/a                               0.674         2.000       1.326      SLICE_X206Y360   control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK                        n/a                               0.674         2.000       1.326      SLICE_X206Y360   control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK                        n/a                               0.674         2.000       1.326      SLICE_X206Y360   control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK                        n/a                               0.674         2.000       1.326      SLICE_X206Y360   control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK                        n/a                               0.674         2.000       1.326      SLICE_X206Y360   control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK                        n/a                               0.674         2.000       1.326      SLICE_X206Y360   control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK                        n/a                               0.674         2.000       1.326      SLICE_X208Y360   control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK                        n/a                               0.674         2.000       1.326      SLICE_X208Y360   control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Slow    PCIE_3_0/USERCLK                  n/a                               1.600         2.000       0.400      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
High Pulse Width  Fast    PCIE_3_0/USERCLK                  n/a                               1.600         2.000       0.400      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
High Pulse Width  Slow    PCIE_3_0/CORECLKMICOMPLETIONRAML  n/a                               0.800         2.000       1.200      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
High Pulse Width  Fast    PCIE_3_0/CORECLKMICOMPLETIONRAML  n/a                               0.800         2.000       1.200      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
High Pulse Width  Slow    PCIE_3_0/CORECLKMICOMPLETIONRAMU  n/a                               0.800         2.000       1.200      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
High Pulse Width  Fast    PCIE_3_0/CORECLKMICOMPLETIONRAMU  n/a                               0.800         2.000       1.200      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
High Pulse Width  Slow    PCIE_3_0/CORECLKMIREPLAYRAM       n/a                               0.800         2.000       1.200      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
High Pulse Width  Fast    PCIE_3_0/CORECLKMIREPLAYRAM       n/a                               0.800         2.000       1.200      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
High Pulse Width  Slow    PCIE_3_0/CORECLKMIREQUESTRAM      n/a                               0.800         2.000       1.200      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
High Pulse Width  Fast    PCIE_3_0/CORECLKMIREQUESTRAM      n/a                               0.800         2.000       1.200      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/PIPECLK                  0.560         0.470       0.090      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/PIPECLK                  0.560         0.464       0.096      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Slow    PCIE_3_0/CORECLK                  PCIE_3_0/PIPECLK                  0.735         0.420       0.315      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Slow    PCIE_3_0/CORECLK                  PCIE_3_0/PIPECLK                  0.735         0.414       0.321      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMIREQUESTRAM      0.560         0.199       0.361      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMICOMPLETIONRAML  0.560         0.196       0.364      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMIREPLAYRAM       0.560         0.019       0.541      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMICOMPLETIONRAMU  0.560         0.015       0.545      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/USERCLK                  0.560         0.011       0.549      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Slow    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMIREQUESTRAM      0.735         0.129       0.606      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK



---------------------------------------------------------------------------------------------------
From Clock:  xphy_refclk_p
  To Clock:  xphy_refclk_p

Setup :            0  Failing Endpoints,  Worst Slack        0.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_p rise@6.400ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 0.232ns (5.165%)  route 4.260ns (94.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 11.105 - 6.400 ) 
    Source Clock Delay      (SCD):    6.454ns
    Clock Pessimism Removal (CPR):    1.046ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     4.470 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.984     6.454    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/coreclk
    SLICE_X192Y490       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y490       FDRE (Prop_fdre_C_Q)         0.232     6.686 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/Q
                         net (fo=3, routed)           4.260    10.946    nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB18_X13Y118       RAMB18E1                                     r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.836 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.270    11.105    nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X13Y118       RAMB18E1                                     r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              1.046    12.151    
                         clock uncertainty           -0.035    12.116    
    RAMB18_X13Y118       RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[0])
                                                     -0.565    11.551    nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.551    
                         arrival time                         -10.946    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_p rise@6.400ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 0.319ns (6.999%)  route 4.239ns (93.001%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.745ns = ( 11.145 - 6.400 ) 
    Source Clock Delay      (SCD):    6.465ns
    Clock Pessimism Removal (CPR):    1.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     4.470 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.995     6.465    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/xphy_refclk_n
    SLICE_X207Y494       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y494       FDRE (Prop_fdre_C_Q)         0.198     6.663 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=145, routed)         3.775    10.438    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/reset
    SLICE_X198Y326       LUT2 (Prop_lut2_I0_O)        0.121    10.559 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q[15]_i_1/O
                         net (fo=16, routed)          0.464    11.022    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q[15]_i_1_n_0
    SLICE_X205Y328       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.836 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.309    11.145    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/coreclk
    SLICE_X205Y328       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[0]/C
                         clock pessimism              1.120    12.265    
                         clock uncertainty           -0.035    12.229    
    SLICE_X205Y328       FDRE (Setup_fdre_C_R)       -0.295    11.934    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[0]
  -------------------------------------------------------------------
                         required time                         11.934    
                         arrival time                         -11.022    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_p rise@6.400ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 0.319ns (6.999%)  route 4.239ns (93.001%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.745ns = ( 11.145 - 6.400 ) 
    Source Clock Delay      (SCD):    6.465ns
    Clock Pessimism Removal (CPR):    1.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     4.470 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.995     6.465    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/xphy_refclk_n
    SLICE_X207Y494       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y494       FDRE (Prop_fdre_C_Q)         0.198     6.663 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=145, routed)         3.775    10.438    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/reset
    SLICE_X198Y326       LUT2 (Prop_lut2_I0_O)        0.121    10.559 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q[15]_i_1/O
                         net (fo=16, routed)          0.464    11.022    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q[15]_i_1_n_0
    SLICE_X205Y328       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.836 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.309    11.145    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/coreclk
    SLICE_X205Y328       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[12]/C
                         clock pessimism              1.120    12.265    
                         clock uncertainty           -0.035    12.229    
    SLICE_X205Y328       FDRE (Setup_fdre_C_R)       -0.295    11.934    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[12]
  -------------------------------------------------------------------
                         required time                         11.934    
                         arrival time                         -11.022    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_p rise@6.400ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 0.319ns (6.999%)  route 4.239ns (93.001%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.745ns = ( 11.145 - 6.400 ) 
    Source Clock Delay      (SCD):    6.465ns
    Clock Pessimism Removal (CPR):    1.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     4.470 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.995     6.465    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/xphy_refclk_n
    SLICE_X207Y494       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y494       FDRE (Prop_fdre_C_Q)         0.198     6.663 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=145, routed)         3.775    10.438    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/reset
    SLICE_X198Y326       LUT2 (Prop_lut2_I0_O)        0.121    10.559 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q[15]_i_1/O
                         net (fo=16, routed)          0.464    11.022    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q[15]_i_1_n_0
    SLICE_X205Y328       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.836 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.309    11.145    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/coreclk
    SLICE_X205Y328       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[1]/C
                         clock pessimism              1.120    12.265    
                         clock uncertainty           -0.035    12.229    
    SLICE_X205Y328       FDRE (Setup_fdre_C_R)       -0.295    11.934    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[1]
  -------------------------------------------------------------------
                         required time                         11.934    
                         arrival time                         -11.022    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_p rise@6.400ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 0.319ns (6.999%)  route 4.239ns (93.001%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.745ns = ( 11.145 - 6.400 ) 
    Source Clock Delay      (SCD):    6.465ns
    Clock Pessimism Removal (CPR):    1.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     4.470 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.995     6.465    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/xphy_refclk_n
    SLICE_X207Y494       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y494       FDRE (Prop_fdre_C_Q)         0.198     6.663 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=145, routed)         3.775    10.438    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/reset
    SLICE_X198Y326       LUT2 (Prop_lut2_I0_O)        0.121    10.559 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q[15]_i_1/O
                         net (fo=16, routed)          0.464    11.022    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q[15]_i_1_n_0
    SLICE_X205Y328       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.836 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.309    11.145    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/coreclk
    SLICE_X205Y328       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[3]/C
                         clock pessimism              1.120    12.265    
                         clock uncertainty           -0.035    12.229    
    SLICE_X205Y328       FDRE (Setup_fdre_C_R)       -0.295    11.934    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[3]
  -------------------------------------------------------------------
                         required time                         11.934    
                         arrival time                         -11.022    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_p rise@6.400ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 0.319ns (6.999%)  route 4.239ns (93.001%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.745ns = ( 11.145 - 6.400 ) 
    Source Clock Delay      (SCD):    6.465ns
    Clock Pessimism Removal (CPR):    1.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     4.470 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.995     6.465    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/xphy_refclk_n
    SLICE_X207Y494       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y494       FDRE (Prop_fdre_C_Q)         0.198     6.663 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=145, routed)         3.775    10.438    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/reset
    SLICE_X198Y326       LUT2 (Prop_lut2_I0_O)        0.121    10.559 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q[15]_i_1/O
                         net (fo=16, routed)          0.464    11.022    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q[15]_i_1_n_0
    SLICE_X205Y328       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.836 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.309    11.145    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/coreclk
    SLICE_X205Y328       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[4]/C
                         clock pessimism              1.120    12.265    
                         clock uncertainty           -0.035    12.229    
    SLICE_X205Y328       FDRE (Setup_fdre_C_R)       -0.295    11.934    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[4]
  -------------------------------------------------------------------
                         required time                         11.934    
                         arrival time                         -11.022    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_p rise@6.400ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 0.319ns (6.999%)  route 4.239ns (93.001%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.745ns = ( 11.145 - 6.400 ) 
    Source Clock Delay      (SCD):    6.465ns
    Clock Pessimism Removal (CPR):    1.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     4.470 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.995     6.465    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/xphy_refclk_n
    SLICE_X207Y494       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y494       FDRE (Prop_fdre_C_Q)         0.198     6.663 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=145, routed)         3.775    10.438    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/reset
    SLICE_X198Y326       LUT2 (Prop_lut2_I0_O)        0.121    10.559 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q[15]_i_1/O
                         net (fo=16, routed)          0.464    11.022    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q[15]_i_1_n_0
    SLICE_X205Y328       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.836 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.309    11.145    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/coreclk
    SLICE_X205Y328       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[5]/C
                         clock pessimism              1.120    12.265    
                         clock uncertainty           -0.035    12.229    
    SLICE_X205Y328       FDRE (Setup_fdre_C_R)       -0.295    11.934    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[5]
  -------------------------------------------------------------------
                         required time                         11.934    
                         arrival time                         -11.022    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_p rise@6.400ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 0.319ns (6.999%)  route 4.239ns (93.001%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.745ns = ( 11.145 - 6.400 ) 
    Source Clock Delay      (SCD):    6.465ns
    Clock Pessimism Removal (CPR):    1.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     4.470 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.995     6.465    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/xphy_refclk_n
    SLICE_X207Y494       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y494       FDRE (Prop_fdre_C_Q)         0.198     6.663 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=145, routed)         3.775    10.438    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/reset
    SLICE_X198Y326       LUT2 (Prop_lut2_I0_O)        0.121    10.559 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q[15]_i_1/O
                         net (fo=16, routed)          0.464    11.022    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q[15]_i_1_n_0
    SLICE_X205Y328       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.836 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.309    11.145    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/coreclk
    SLICE_X205Y328       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[7]/C
                         clock pessimism              1.120    12.265    
                         clock uncertainty           -0.035    12.229    
    SLICE_X205Y328       FDRE (Setup_fdre_C_R)       -0.295    11.934    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[7]
  -------------------------------------------------------------------
                         required time                         11.934    
                         arrival time                         -11.022    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_p rise@6.400ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 0.319ns (6.999%)  route 4.239ns (93.001%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.745ns = ( 11.145 - 6.400 ) 
    Source Clock Delay      (SCD):    6.465ns
    Clock Pessimism Removal (CPR):    1.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     4.470 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.995     6.465    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/xphy_refclk_n
    SLICE_X207Y494       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y494       FDRE (Prop_fdre_C_Q)         0.198     6.663 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=145, routed)         3.775    10.438    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/reset
    SLICE_X198Y326       LUT2 (Prop_lut2_I0_O)        0.121    10.559 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q[15]_i_1/O
                         net (fo=16, routed)          0.464    11.022    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q[15]_i_1_n_0
    SLICE_X205Y328       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.836 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.309    11.145    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/coreclk
    SLICE_X205Y328       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[8]/C
                         clock pessimism              1.120    12.265    
                         clock uncertainty           -0.035    12.229    
    SLICE_X205Y328       FDRE (Setup_fdre_C_R)       -0.295    11.934    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[8]
  -------------------------------------------------------------------
                         required time                         11.934    
                         arrival time                         -11.022    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_1_0_15/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_p rise@6.400ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 0.254ns (6.001%)  route 3.979ns (93.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 11.105 - 6.400 ) 
    Source Clock Delay      (SCD):    6.462ns
    Clock Pessimism Removal (CPR):    1.046ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     4.470 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.992     6.462    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_1_0_15/coreclk
    SLICE_X208Y487       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_1_0_15/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y487       FDRE (Prop_fdre_C_Q)         0.254     6.716 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_1_0_15/q_reg[0]/Q
                         net (fo=5, routed)           3.979    10.694    nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[25]
    RAMB18_X13Y118       RAMB18E1                                     r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.836 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.270    11.105    nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X13Y118       RAMB18E1                                     r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              1.046    12.151    
                         clock uncertainty           -0.035    12.116    
    RAMB18_X13Y118       RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.489    11.627    nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.627    
                         arrival time                         -10.694    
  -------------------------------------------------------------------
                         slack                                  0.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/pause_tx_quanta_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/tx_quanta_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_p rise@0.000ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.310ns (73.270%)  route 0.113ns (26.730%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns
    Source Clock Delay      (SCD):    2.666ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       0.893     2.666    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/tx_clk
    SLICE_X185Y448       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/pause_tx_quanta_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y448       FDRE (Prop_fdre_C_Q)         0.091     2.757 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/pause_tx_quanta_reg[9]/Q
                         net (fo=1, routed)           0.112     2.869    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/pause_tx_quanta[9]
    SLICE_X183Y449       LUT3 (Prop_lut3_I1_O)        0.064     2.933 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/tx_quanta_count[8]_i_8/O
                         net (fo=1, routed)           0.000     2.933    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/tx_quanta_count[8]_i_8_n_0
    SLICE_X183Y449       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.114     3.047 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/tx_quanta_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.048    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/tx_quanta_count_reg[8]_i_1_n_0
    SLICE_X183Y450       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.089 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/tx_quanta_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.089    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/tx_quanta_count_reg[12]_i_1_n_7
    SLICE_X183Y450       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/tx_quanta_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.162 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.262     3.424    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/tx_clk
    SLICE_X183Y450       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/tx_quanta_count_reg[12]/C
                         clock pessimism             -0.457     2.967    
    SLICE_X183Y450       FDRE (Hold_fdre_C_D)         0.071     3.038    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/tx_quanta_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.038    
                         arrival time                           3.089    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/write_data_int_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_42_47/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_p rise@0.000ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.333%)  route 0.053ns (36.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.375ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       0.928     2.701    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_clk
    SLICE_X167Y465       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/write_data_int_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y465       FDRE (Prop_fdre_C_Q)         0.091     2.792 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/write_data_int_reg[45]/Q
                         net (fo=1, routed)           0.053     2.845    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_42_47/DIB1
    SLICE_X166Y465       RAMD32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_42_47/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.162 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.213     3.375    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_42_47/WCLK
    SLICE_X166Y465       RAMD32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_42_47/RAMB_D1/CLK
                         clock pessimism             -0.663     2.712    
    SLICE_X166Y465       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.079     2.791    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_42_47/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.791    
                         arrival time                           2.845    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_user/rxd_pipe_reg[1][56]/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_user/rx_axis_tdata_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_p rise@0.000ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.091ns (24.488%)  route 0.281ns (75.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.464ns
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       0.929     2.702    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_user/rx_clk
    SLICE_X211Y442       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_user/rxd_pipe_reg[1][56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y442       FDRE (Prop_fdre_C_Q)         0.091     2.793 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_user/rxd_pipe_reg[1][56]/Q
                         net (fo=1, routed)           0.281     3.073    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_user/rxd_pipe_reg[1]_1[56]
    SLICE_X214Y451       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_user/rx_axis_tdata_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.162 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.302     3.464    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_user/rx_clk
    SLICE_X214Y451       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_user/rx_axis_tdata_reg[56]/C
                         clock pessimism             -0.457     3.007    
    SLICE_X214Y451       FDRE (Hold_fdre_C_D)         0.007     3.014    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_user/rx_axis_tdata_reg[56]
  -------------------------------------------------------------------
                         required time                         -3.014    
                         arrival time                           3.073    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_32_12/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIPADIP[2]
                            (rising edge-triggered cell RAMB36E1 clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_p rise@0.000ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.100ns (24.061%)  route 0.316ns (75.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.170ns
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       0.757     2.530    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_32_12/coreclk
    SLICE_X205Y331       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_32_12/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y331       FDRE (Prop_fdre_C_Q)         0.100     2.630 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_32_12/q_reg[0]/Q
                         net (fo=2, routed)           0.316     2.945    nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/din[26]
    RAMB36_X13Y65        RAMB36E1                                     r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIPADIP[2]
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.162 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.009     3.170    nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X13Y65        RAMB36E1                                     r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.582     2.588    
    RAMB36_X13Y65        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIPADIP[2])
                                                      0.296     2.884    nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -2.884    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/pause_tx_quanta_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/tx_quanta_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_p rise@0.000ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.321ns (73.948%)  route 0.113ns (26.052%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns
    Source Clock Delay      (SCD):    2.666ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       0.893     2.666    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/tx_clk
    SLICE_X185Y448       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/pause_tx_quanta_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y448       FDRE (Prop_fdre_C_Q)         0.091     2.757 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/pause_tx_quanta_reg[9]/Q
                         net (fo=1, routed)           0.112     2.869    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/pause_tx_quanta[9]
    SLICE_X183Y449       LUT3 (Prop_lut3_I1_O)        0.064     2.933 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/tx_quanta_count[8]_i_8/O
                         net (fo=1, routed)           0.000     2.933    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/tx_quanta_count[8]_i_8_n_0
    SLICE_X183Y449       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.114     3.047 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/tx_quanta_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.048    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/tx_quanta_count_reg[8]_i_1_n_0
    SLICE_X183Y450       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     3.100 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/tx_quanta_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.100    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/tx_quanta_count_reg[12]_i_1_n_5
    SLICE_X183Y450       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/tx_quanta_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.162 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.262     3.424    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/tx_clk
    SLICE_X183Y450       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/tx_quanta_count_reg[14]/C
                         clock pessimism             -0.457     2.967    
    SLICE_X183Y450       FDRE (Hold_fdre_C_D)         0.071     3.038    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/tx_quanta_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.038    
                         arrival time                           3.100    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/write_data_int_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_42_47/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_p rise@0.000ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.577%)  route 0.090ns (47.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.336ns
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       0.887     2.660    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_clk
    SLICE_X159Y477       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/write_data_int_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y477       FDRE (Prop_fdre_C_Q)         0.100     2.760 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/write_data_int_reg[45]/Q
                         net (fo=1, routed)           0.090     2.850    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_42_47/DIB1
    SLICE_X158Y478       RAMD32                                       r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_42_47/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.162 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.174     3.336    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_42_47/WCLK
    SLICE_X158Y478       RAMD32                                       r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_42_47/RAMB_D1/CLK
                         clock pessimism             -0.663     2.673    
    SLICE_X158Y478       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     2.788    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_42_47/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.788    
                         arrival time                           2.850    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_size/frame_counter_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_size/frame_counter_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_p rise@0.000ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.295ns (64.781%)  route 0.160ns (35.219%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       0.864     2.637    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_size/rx_clk
    SLICE_X172Y449       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_size/frame_counter_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y449       FDRE (Prop_fdre_C_Q)         0.118     2.755 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_size/frame_counter_int_reg[9]/Q
                         net (fo=3, routed)           0.160     2.915    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_size/out[9]
    SLICE_X172Y449       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.136     3.051 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_size/frame_counter_int_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.051    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_size/frame_counter_int_reg[8]_i_1_n_0
    SLICE_X172Y450       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.092 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_size/frame_counter_int_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.092    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_size/frame_counter_int_reg[12]_i_1_n_7
    SLICE_X172Y450       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_size/frame_counter_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.162 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.233     3.395    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_size/rx_clk
    SLICE_X172Y450       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_size/frame_counter_int_reg[12]/C
                         clock pessimism             -0.457     2.938    
    SLICE_X172Y450       FDRE (Hold_fdre_C_D)         0.092     3.030    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_size/frame_counter_int_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.030    
                         arrival time                           3.092    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/master_watchdog_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/master_watchdog_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_p rise@0.000ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.303ns (69.604%)  route 0.132ns (30.396%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       0.929     2.702    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/coreclk
    SLICE_X207Y447       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/master_watchdog_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y447       FDRE (Prop_fdre_C_Q)         0.100     2.802 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/master_watchdog_reg[11]/Q
                         net (fo=2, routed)           0.132     2.933    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/master_watchdog_reg[11]
    SLICE_X207Y447       LUT1 (Prop_lut1_I0_O)        0.028     2.961 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/master_watchdog[8]_i_2/O
                         net (fo=1, routed)           0.000     2.961    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/master_watchdog[8]_i_2_n_0
    SLICE_X207Y447       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     3.045 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/master_watchdog_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.045    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/master_watchdog_reg[8]_i_1_n_0
    SLICE_X207Y448       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.070 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/master_watchdog_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.070    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/master_watchdog_reg[12]_i_1_n_0
    SLICE_X207Y449       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.095 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/master_watchdog_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.096    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/master_watchdog_reg[16]_i_1_n_0
    SLICE_X207Y450       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.137 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/master_watchdog_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.137    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/master_watchdog_reg[20]_i_1_n_7
    SLICE_X207Y450       FDSE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/master_watchdog_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.162 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.298     3.460    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/coreclk
    SLICE_X207Y450       FDSE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/master_watchdog_reg[20]/C
                         clock pessimism             -0.457     3.003    
    SLICE_X207Y450       FDSE (Hold_fdse_C_D)         0.071     3.074    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/master_watchdog_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.074    
                         arrival time                           3.137    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/write_data_int_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_30_35/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_p rise@0.000ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.577%)  route 0.090ns (47.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.370ns
    Source Clock Delay      (SCD):    2.695ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       0.922     2.695    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_clk
    SLICE_X165Y468       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/write_data_int_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y468       FDRE (Prop_fdre_C_Q)         0.100     2.795 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/write_data_int_reg[33]/Q
                         net (fo=1, routed)           0.090     2.885    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_30_35/DIB1
    SLICE_X164Y468       RAMD32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_30_35/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.162 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.208     3.370    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_30_35/WCLK
    SLICE_X164Y468       RAMD32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_30_35/RAMB_D1/CLK
                         clock pessimism             -0.664     2.706    
    SLICE_X164Y468       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     2.821    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_30_35/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.821    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/write_data_int_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_60_65/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_p rise@0.000ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.898%)  route 0.099ns (52.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.330ns
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       0.883     2.656    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_clk
    SLICE_X151Y475       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/write_data_int_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y475       FDRE (Prop_fdre_C_Q)         0.091     2.747 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/write_data_int_reg[64]/Q
                         net (fo=4, routed)           0.099     2.846    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_60_65/DIC0
    SLICE_X154Y475       RAMD32                                       r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_60_65/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.162 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.168     3.330    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_60_65/WCLK
    SLICE_X154Y475       RAMD32                                       r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_60_65/RAMC/CLK
                         clock pessimism             -0.642     2.688    
    SLICE_X154Y475       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091     2.779    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_60_65/RAMC
  -------------------------------------------------------------------
                         required time                         -2.779    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xphy_refclk_p
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { xphy_refclk_p }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         6.400       0.686      GTHE2_CHANNEL_X1Y39  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         6.400       0.686      GTHE2_CHANNEL_X1Y38  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         6.400       0.686      GTHE2_CHANNEL_X1Y37  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         6.400       0.686      GTHE2_CHANNEL_X1Y36  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK    n/a            1.663         6.400       4.737      RAMB18_X13Y118       nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            1.663         6.400       4.737      RAMB36_X12Y61        nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            1.663         6.400       4.737      RAMB36_X14Y59        nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            1.663         6.400       4.737      RAMB36_X12Y63        nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            1.663         6.400       4.737      RAMB36_X13Y65        nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            1.663         6.400       4.737      RAMB36_X14Y63        nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.674         3.200       2.526      SLICE_X148Y488       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.674         3.200       2.526      SLICE_X148Y488       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.674         3.200       2.526      SLICE_X148Y488       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.674         3.200       2.526      SLICE_X148Y488       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.674         3.200       2.526      SLICE_X148Y488       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.674         3.200       2.526      SLICE_X148Y488       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            0.674         3.200       2.526      SLICE_X148Y488       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            0.674         3.200       2.526      SLICE_X148Y488       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.674         3.200       2.526      SLICE_X152Y486       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.674         3.200       2.526      SLICE_X152Y486       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.674         3.200       2.526      SLICE_X136Y493       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.674         3.200       2.526      SLICE_X136Y493       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.674         3.200       2.526      SLICE_X136Y493       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.674         3.200       2.526      SLICE_X136Y493       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.674         3.200       2.526      SLICE_X136Y493       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.674         3.200       2.526      SLICE_X136Y493       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK            n/a            0.674         3.200       2.526      SLICE_X136Y493       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK            n/a            0.674         3.200       2.526      SLICE_X136Y493       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.674         3.200       2.526      SLICE_X136Y494       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.674         3.200       2.526      SLICE_X136Y494       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_200
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.936ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@10.000ns - clk_200 rise@5.000ns)
  Data Path Delay:        3.877ns  (logic 0.259ns (6.681%)  route 3.618ns (93.319%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    1.435ns = ( 6.435 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.435     6.435    proc_sys_reset_i/U0/slowest_sync_clk
    SLICE_X125Y359       FDRE                                         r  proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y359       FDRE (Prop_fdre_C_Q)         0.216     6.651 f  proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=69, routed)          3.618    10.269    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_axi_aresetn
    SLICE_X179Y290       LUT1 (Prop_lut1_I0_O)        0.043    10.312 r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly[0]_i_1/O
                         net (fo=1, routed)           0.000    10.312    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly[0]_i_1_n_0
    SLICE_X179Y290       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.479    11.479    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    11.551 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.183    12.734    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/out
    SLICE_X179Y290       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[0]/C
                         clock pessimism              0.000    12.734    
                         clock uncertainty           -0.035    12.699    
    SLICE_X179Y290       FDRE (Setup_fdre_C_D)        0.033    12.732    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[0]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                  2.420    

Slack (MET) :             2.432ns  (required time - arrival time)
  Source:                 proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@10.000ns - clk_200 rise@5.000ns)
  Data Path Delay:        3.884ns  (logic 0.266ns (6.849%)  route 3.618ns (93.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    1.435ns = ( 6.435 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.435     6.435    proc_sys_reset_i/U0/slowest_sync_clk
    SLICE_X125Y359       FDRE                                         r  proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y359       FDRE (Prop_fdre_C_Q)         0.216     6.651 f  proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=69, routed)          3.618    10.269    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_axi_aresetn
    SLICE_X179Y290       LUT2 (Prop_lut2_I1_O)        0.050    10.319 r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly[1]_i_1/O
                         net (fo=1, routed)           0.000    10.319    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly[1]_i_1_n_0
    SLICE_X179Y290       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.479    11.479    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    11.551 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.183    12.734    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/out
    SLICE_X179Y290       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[1]/C
                         clock pessimism              0.000    12.734    
                         clock uncertainty           -0.035    12.699    
    SLICE_X179Y290       FDRE (Setup_fdre_C_D)        0.052    12.751    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[1]
  -------------------------------------------------------------------
                         required time                         12.751    
                         arrival time                         -10.319    
  -------------------------------------------------------------------
                         slack                                  2.432    

Slack (MET) :             2.700ns  (required time - arrival time)
  Source:                 proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@10.000ns - clk_200 rise@5.000ns)
  Data Path Delay:        3.631ns  (logic 0.259ns (7.133%)  route 3.372ns (92.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.735 - 10.000 ) 
    Source Clock Delay      (SCD):    1.435ns = ( 6.435 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.435     6.435    proc_sys_reset_i/U0/slowest_sync_clk
    SLICE_X125Y359       FDRE                                         r  proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y359       FDRE (Prop_fdre_C_Q)         0.216     6.651 f  proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=69, routed)          3.372    10.023    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_axi_aresetn
    SLICE_X184Y290       LUT2 (Prop_lut2_I1_O)        0.043    10.066 r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    10.066    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly[2]_i_1_n_0
    SLICE_X184Y290       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.479    11.479    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    11.551 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.184    12.735    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/out
    SLICE_X184Y290       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[2]/C
                         clock pessimism              0.000    12.735    
                         clock uncertainty           -0.035    12.700    
    SLICE_X184Y290       FDRE (Setup_fdre_C_D)        0.066    12.766    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[2]
  -------------------------------------------------------------------
                         required time                         12.766    
                         arrival time                         -10.066    
  -------------------------------------------------------------------
                         slack                                  2.700    

Slack (MET) :             2.715ns  (required time - arrival time)
  Source:                 proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@10.000ns - clk_200 rise@5.000ns)
  Data Path Delay:        3.631ns  (logic 0.259ns (7.133%)  route 3.372ns (92.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.735 - 10.000 ) 
    Source Clock Delay      (SCD):    1.435ns = ( 6.435 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.435     6.435    proc_sys_reset_i/U0/slowest_sync_clk
    SLICE_X125Y359       FDRE                                         r  proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y359       FDRE (Prop_fdre_C_Q)         0.216     6.651 f  proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=69, routed)          3.372    10.023    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_axi_aresetn
    SLICE_X184Y290       LUT2 (Prop_lut2_I1_O)        0.043    10.066 r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly[3]_i_1/O
                         net (fo=1, routed)           0.000    10.066    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly[3]_i_1_n_0
    SLICE_X184Y290       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.479    11.479    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    11.551 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.184    12.735    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/out
    SLICE_X184Y290       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]/C
                         clock pessimism              0.000    12.735    
                         clock uncertainty           -0.035    12.700    
    SLICE_X184Y290       FDRE (Setup_fdre_C_D)        0.081    12.781    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]
  -------------------------------------------------------------------
                         required time                         12.781    
                         arrival time                         -10.066    
  -------------------------------------------------------------------
                         slack                                  2.715    

Slack (MET) :             28.848ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.143ns  (logic 0.254ns (22.222%)  route 0.889ns (77.778%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y270                                    0.000     0.000 r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]/C
    SLICE_X166Y270       FDRE (Prop_fdre_C_Q)         0.254     0.254 r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]/Q
                         net (fo=1, routed)           0.889     1.143    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[12]
    SLICE_X161Y267       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X161Y267       FDRE (Setup_fdre_C_D)       -0.009    29.991    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]
  -------------------------------------------------------------------
                         required time                         29.991    
                         arrival time                          -1.143    
  -------------------------------------------------------------------
                         slack                                 28.848    

Slack (MET) :             28.927ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.094ns  (logic 0.254ns (23.225%)  route 0.840ns (76.775%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y270                                    0.000     0.000 r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]/C
    SLICE_X168Y270       FDRE (Prop_fdre_C_Q)         0.254     0.254 r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]/Q
                         net (fo=1, routed)           0.840     1.094    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[15]
    SLICE_X160Y253       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X160Y253       FDRE (Setup_fdre_C_D)        0.021    30.021    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]
  -------------------------------------------------------------------
                         required time                         30.021    
                         arrival time                          -1.094    
  -------------------------------------------------------------------
                         slack                                 28.927    

Slack (MET) :             28.965ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.964ns  (logic 0.198ns (20.540%)  route 0.766ns (79.460%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y266                                    0.000     0.000 r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]/C
    SLICE_X163Y266       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.766     0.964    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[8]
    SLICE_X156Y253       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X156Y253       FDRE (Setup_fdre_C_D)       -0.071    29.929    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         29.929    
                         arrival time                          -0.964    
  -------------------------------------------------------------------
                         slack                                 28.965    

Slack (MET) :             28.991ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.010ns  (logic 0.254ns (25.160%)  route 0.756ns (74.840%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y261                                    0.000     0.000 r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]/C
    SLICE_X168Y261       FDRE (Prop_fdre_C_Q)         0.254     0.254 r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]/Q
                         net (fo=1, routed)           0.756     1.010    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[16]
    SLICE_X156Y253       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X156Y253       FDRE (Setup_fdre_C_D)        0.001    30.001    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]
  -------------------------------------------------------------------
                         required time                         30.001    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                 28.991    

Slack (MET) :             28.999ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.002ns  (logic 0.216ns (21.559%)  route 0.786ns (78.441%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y268                                    0.000     0.000 r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]/C
    SLICE_X167Y268       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]/Q
                         net (fo=1, routed)           0.786     1.002    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[24]
    SLICE_X160Y253       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X160Y253       FDRE (Setup_fdre_C_D)        0.001    30.001    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]
  -------------------------------------------------------------------
                         required time                         30.001    
                         arrival time                          -1.002    
  -------------------------------------------------------------------
                         slack                                 28.999    

Slack (MET) :             29.031ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.991ns  (logic 0.254ns (25.633%)  route 0.737ns (74.367%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y270                                    0.000     0.000 r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/C
    SLICE_X166Y270       FDRE (Prop_fdre_C_Q)         0.254     0.254 r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/Q
                         net (fo=1, routed)           0.737     0.991    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[17]
    SLICE_X160Y253       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X160Y253       FDRE (Setup_fdre_C_D)        0.022    30.022    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]
  -------------------------------------------------------------------
                         required time                         30.022    
                         arrival time                          -0.991    
  -------------------------------------------------------------------
                         slack                                 29.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.936ns  (arrival time - required time)
  Source:                 proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.126ns (6.099%)  route 1.940ns (93.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.690ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      0.692     0.692    proc_sys_reset_i/U0/slowest_sync_clk
    SLICE_X125Y359       FDRE                                         r  proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y359       FDRE (Prop_fdre_C_Q)         0.100     0.792 f  proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=69, routed)          1.940     2.732    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_axi_aresetn
    SLICE_X184Y290       LUT2 (Prop_lut2_I1_O)        0.026     2.758 r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly[3]_i_1/O
                         net (fo=1, routed)           0.000     2.758    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly[3]_i_1_n_0
    SLICE_X184Y290       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.800     0.800    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.830 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.860     1.690    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/out
    SLICE_X184Y290       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]/C
                         clock pessimism              0.000     1.690    
                         clock uncertainty            0.035     1.726    
    SLICE_X184Y290       FDRE (Hold_fdre_C_D)         0.096     1.822    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.128ns (6.190%)  route 1.940ns (93.810%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.690ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      0.692     0.692    proc_sys_reset_i/U0/slowest_sync_clk
    SLICE_X125Y359       FDRE                                         r  proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y359       FDRE (Prop_fdre_C_Q)         0.100     0.792 f  proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=69, routed)          1.940     2.732    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_axi_aresetn
    SLICE_X184Y290       LUT2 (Prop_lut2_I1_O)        0.028     2.760 r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly[2]_i_1/O
                         net (fo=1, routed)           0.000     2.760    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly[2]_i_1_n_0
    SLICE_X184Y290       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.800     0.800    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.830 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.860     1.690    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/out
    SLICE_X184Y290       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[2]/C
                         clock pessimism              0.000     1.690    
                         clock uncertainty            0.035     1.726    
    SLICE_X184Y290       FDRE (Hold_fdre_C_D)         0.087     1.813    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             1.090ns  (arrival time - required time)
  Source:                 proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.132ns (6.007%)  route 2.066ns (93.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.689ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      0.692     0.692    proc_sys_reset_i/U0/slowest_sync_clk
    SLICE_X125Y359       FDRE                                         r  proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y359       FDRE (Prop_fdre_C_Q)         0.100     0.792 f  proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=69, routed)          2.066     2.858    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_axi_aresetn
    SLICE_X179Y290       LUT2 (Prop_lut2_I1_O)        0.032     2.890 r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly[1]_i_1/O
                         net (fo=1, routed)           0.000     2.890    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly[1]_i_1_n_0
    SLICE_X179Y290       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.800     0.800    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.830 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.859     1.689    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/out
    SLICE_X179Y290       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[1]/C
                         clock pessimism              0.000     1.689    
                         clock uncertainty            0.035     1.725    
    SLICE_X179Y290       FDRE (Hold_fdre_C_D)         0.075     1.800    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.890    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.100ns  (arrival time - required time)
  Source:                 proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.128ns (5.835%)  route 2.066ns (94.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.689ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      0.692     0.692    proc_sys_reset_i/U0/slowest_sync_clk
    SLICE_X125Y359       FDRE                                         r  proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y359       FDRE (Prop_fdre_C_Q)         0.100     0.792 f  proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=69, routed)          2.066     2.858    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_axi_aresetn
    SLICE_X179Y290       LUT1 (Prop_lut1_I0_O)        0.028     2.886 r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly[0]_i_1/O
                         net (fo=1, routed)           0.000     2.886    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly[0]_i_1_n_0
    SLICE_X179Y290       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.800     0.800    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.830 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.859     1.689    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/out
    SLICE_X179Y290       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[0]/C
                         clock pessimism              0.000     1.689    
                         clock uncertainty            0.035     1.725    
    SLICE_X179Y290       FDRE (Hold_fdre_C_D)         0.061     1.786    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           2.886    
  -------------------------------------------------------------------
                         slack                                  1.100    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y1
  To Clock:  clk_125mhz_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        3.864ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 0.732ns (18.416%)  route 3.243ns (81.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.374ns = ( 15.374 - 8.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.375     7.824    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.732     8.556 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=17, routed)          3.243    11.799    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/PIPETXRATE[0]
    SLICE_X218Y199       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.398    15.374    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/CLK_DCLK
    SLICE_X218Y199       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.365    15.739    
                         clock uncertainty           -0.071    15.668    
    SLICE_X218Y199       FDRE (Setup_fdre_C_D)       -0.004    15.664    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.664    
                         arrival time                         -11.799    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.949ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.351ns (9.394%)  route 3.385ns (90.606%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.225ns = ( 15.225 - 8.000 ) 
    Source Clock Delay      (SCD):    7.821ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.372     7.821    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X216Y263       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y263       FDRE (Prop_fdre_C_Q)         0.232     8.053 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/Q
                         net (fo=8, routed)           2.272    10.325    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_x16x20_mode
    SLICE_X214Y213       LUT2 (Prop_lut2_I0_O)        0.119    10.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__1/O
                         net (fo=1, routed)           1.113    11.557    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X213Y243       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.249    15.225    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK_DCLK
    SLICE_X213Y243       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism              0.365    15.590    
                         clock uncertainty           -0.071    15.519    
    SLICE_X213Y243       FDRE (Setup_fdre_C_D)       -0.012    15.507    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         15.507    
                         arrival time                         -11.557    
  -------------------------------------------------------------------
                         slack                                  3.949    

Slack (MET) :             4.244ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.732ns (20.444%)  route 2.849ns (79.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.374ns = ( 15.374 - 8.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.375     7.824    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.732     8.556 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=17, routed)          2.849    11.405    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/PIPETXRATE[0]
    SLICE_X221Y198       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.398    15.374    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X221Y198       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.365    15.739    
                         clock uncertainty           -0.071    15.668    
    SLICE_X221Y198       FDRE (Setup_fdre_C_D)       -0.019    15.649    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.649    
                         arrival time                         -11.405    
  -------------------------------------------------------------------
                         slack                                  4.244    

Slack (MET) :             4.276ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.359ns (10.748%)  route 2.981ns (89.252%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.228ns = ( 15.228 - 8.000 ) 
    Source Clock Delay      (SCD):    7.821ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.372     7.821    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X216Y263       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y263       FDRE (Prop_fdre_C_Q)         0.232     8.053 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/Q
                         net (fo=8, routed)           2.652    10.705    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_x16x20_mode
    SLICE_X217Y204       LUT2 (Prop_lut2_I0_O)        0.127    10.832 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__6/O
                         net (fo=1, routed)           0.329    11.161    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X220Y204       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.252    15.228    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X220Y204       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism              0.365    15.593    
                         clock uncertainty           -0.071    15.522    
    SLICE_X220Y204       FDRE (Setup_fdre_C_D)       -0.085    15.437    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         15.437    
                         arrival time                         -11.161    
  -------------------------------------------------------------------
                         slack                                  4.276    

Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 0.351ns (10.354%)  route 3.039ns (89.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.228ns = ( 15.228 - 8.000 ) 
    Source Clock Delay      (SCD):    7.821ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.372     7.821    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X216Y263       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y263       FDRE (Prop_fdre_C_Q)         0.232     8.053 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/Q
                         net (fo=8, routed)           2.652    10.705    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_x16x20_mode
    SLICE_X217Y204       LUT2 (Prop_lut2_I0_O)        0.119    10.824 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__5/O
                         net (fo=1, routed)           0.387    11.211    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X219Y204       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.252    15.228    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/CLK_DCLK
    SLICE_X219Y204       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism              0.365    15.593    
                         clock uncertainty           -0.071    15.522    
    SLICE_X219Y204       FDRE (Setup_fdre_C_D)       -0.031    15.491    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         15.491    
                         arrival time                         -11.211    
  -------------------------------------------------------------------
                         slack                                  4.280    

Slack (MET) :             4.301ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.803ns (23.777%)  route 2.574ns (76.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.228ns = ( 15.228 - 8.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.375     7.824    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.803     8.627 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=26, routed)          2.574    11.202    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/PIPETXRATE[1]
    SLICE_X221Y202       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.252    15.228    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X221Y202       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.365    15.593    
                         clock uncertainty           -0.071    15.522    
    SLICE_X221Y202       FDRE (Setup_fdre_C_D)       -0.019    15.503    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.503    
                         arrival time                         -11.202    
  -------------------------------------------------------------------
                         slack                                  4.301    

Slack (MET) :             4.316ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.803ns (23.834%)  route 2.566ns (76.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.228ns = ( 15.228 - 8.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.375     7.824    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.803     8.627 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=26, routed)          2.566    11.194    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/PIPETXRATE[1]
    SLICE_X221Y202       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.252    15.228    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/CLK_DCLK
    SLICE_X221Y202       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.365    15.593    
                         clock uncertainty           -0.071    15.522    
    SLICE_X221Y202       FDRE (Setup_fdre_C_D)       -0.012    15.510    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.510    
                         arrival time                         -11.194    
  -------------------------------------------------------------------
                         slack                                  4.316    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 0.803ns (26.354%)  route 2.244ns (73.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.219ns = ( 15.219 - 8.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.375     7.824    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.803     8.627 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=26, routed)          2.244    10.871    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/PIPETXRATE[1]
    SLICE_X221Y218       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.243    15.219    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/CLK_DCLK
    SLICE_X221Y218       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.365    15.584    
                         clock uncertainty           -0.071    15.513    
    SLICE_X221Y218       FDRE (Setup_fdre_C_D)       -0.010    15.503    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.503    
                         arrival time                         -10.871    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.649ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.803ns (26.568%)  route 2.219ns (73.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.213ns = ( 15.213 - 8.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.375     7.824    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.803     8.627 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=26, routed)          2.219    10.847    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/PIPETXRATE[1]
    SLICE_X217Y224       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.237    15.213    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/CLK_DCLK
    SLICE_X217Y224       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.365    15.578    
                         clock uncertainty           -0.071    15.507    
    SLICE_X217Y224       FDRE (Setup_fdre_C_D)       -0.011    15.496    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.496    
                         arrival time                         -10.847    
  -------------------------------------------------------------------
                         slack                                  4.649    

Slack (MET) :             4.655ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.940ns  (logic 0.359ns (12.213%)  route 2.581ns (87.787%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.219ns = ( 15.219 - 8.000 ) 
    Source Clock Delay      (SCD):    7.821ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.372     7.821    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X216Y263       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y263       FDRE (Prop_fdre_C_Q)         0.232     8.053 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/Q
                         net (fo=8, routed)           2.272    10.325    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_x16x20_mode
    SLICE_X214Y213       LUT2 (Prop_lut2_I0_O)        0.127    10.452 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__2/O
                         net (fo=1, routed)           0.309    10.761    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X221Y218       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.243    15.219    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK_DCLK
    SLICE_X221Y218       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism              0.365    15.584    
                         clock uncertainty           -0.071    15.513    
    SLICE_X221Y218       FDRE (Setup_fdre_C_D)       -0.097    15.416    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         15.416    
                         arrival time                         -10.761    
  -------------------------------------------------------------------
                         slack                                  4.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.155ns (38.931%)  route 0.243ns (61.069%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.462ns
    Source Clock Delay      (SCD):    3.813ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.698     3.813    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X214Y229       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y229       FDRE (Prop_fdre_C_Q)         0.091     3.904 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.114     4.018    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_x16x20_mode_reg_2
    SLICE_X215Y228       LUT2 (Prop_lut2_I1_O)        0.064     4.082 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__3/O
                         net (fo=1, routed)           0.130     4.211    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X219Y229       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.901     4.462    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/CLK_DCLK
    SLICE_X219Y229       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.370     4.092    
    SLICE_X219Y229       FDRE (Hold_fdre_C_D)         0.033     4.125    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -4.125    
                         arrival time                           4.211    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.132ns (28.915%)  route 0.325ns (71.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.464ns
    Source Clock Delay      (SCD):    3.805ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.690     3.805    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X217Y287       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y287       FDRE (Prop_fdre_C_Q)         0.100     3.905 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.325     4.230    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_x16_reg
    SLICE_X217Y294       LUT2 (Prop_lut2_I1_O)        0.032     4.262 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1__0/O
                         net (fo=1, routed)           0.000     4.262    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/DRP_X16
    SLICE_X217Y294       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.903     4.464    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK_DCLK
    SLICE_X217Y294       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.370     4.094    
    SLICE_X217Y294       FDRE (Hold_fdre_C_D)         0.070     4.164    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -4.164    
                         arrival time                           4.262    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.100ns (22.323%)  route 0.348ns (77.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.452ns
    Source Clock Delay      (SCD):    3.805ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.690     3.805    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X211Y261       FDSE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y261       FDSE (Prop_fdse_C_Q)         0.100     3.905 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/Q
                         net (fo=1, routed)           0.348     4.253    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst
    SLICE_X193Y259       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.891     4.452    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_DCLK
    SLICE_X193Y259       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/C
                         clock pessimism             -0.370     4.082    
    SLICE_X193Y259       FDRE (Hold_fdre_C_D)         0.040     4.122    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         -4.122    
                         arrival time                           4.253    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.128ns (27.317%)  route 0.341ns (72.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.464ns
    Source Clock Delay      (SCD):    3.808ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.693     3.808    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X221Y294       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y294       FDRE (Prop_fdre_C_Q)         0.100     3.908 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.158     4.066    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RATE_DRP_X16
    SLICE_X217Y294       LUT2 (Prop_lut2_I1_O)        0.028     4.094 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1/O
                         net (fo=1, routed)           0.183     4.277    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/DRP_X16
    SLICE_X217Y294       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.903     4.464    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK_DCLK
    SLICE_X217Y294       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.370     4.094    
    SLICE_X217Y294       FDRE (Hold_fdre_C_D)         0.032     4.126    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -4.126    
                         arrival time                           4.277    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.128ns (26.776%)  route 0.350ns (73.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.457ns
    Source Clock Delay      (SCD):    3.815ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.700     3.815    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X221Y231       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y231       FDRE (Prop_fdre_C_Q)         0.100     3.915 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.250     4.165    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_start_reg_2
    SLICE_X216Y225       LUT2 (Prop_lut2_I1_O)        0.028     4.193 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__4/O
                         net (fo=1, routed)           0.100     4.293    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/DRP_START
    SLICE_X216Y224       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.896     4.457    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/CLK_DCLK
    SLICE_X216Y224       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.370     4.087    
    SLICE_X216Y224       FDRE (Hold_fdre_C_D)         0.040     4.127    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -4.127    
                         arrival time                           4.293    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.155ns (31.151%)  route 0.343ns (68.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.473ns
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.707     3.822    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/CLK_RXUSRCLK
    SLICE_X219Y244       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y244       FDRE (Prop_fdre_C_Q)         0.091     3.913 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[0]/Q
                         net (fo=10, routed)          0.195     4.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/Q[0]
    SLICE_X220Y246       LUT6 (Prop_lut6_I4_O)        0.064     4.172 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_1/O
                         net (fo=2, routed)           0.148     4.320    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/QPLL_DRP_START
    SLICE_X218Y243       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.912     4.473    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK_DCLK
    SLICE_X218Y243       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism             -0.370     4.103    
    SLICE_X218Y243       FDRE (Hold_fdre_C_D)         0.043     4.146    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -4.146    
                         arrival time                           4.320    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.157ns (30.411%)  route 0.359ns (69.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.463ns
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.691     3.806    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X215Y289       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y289       FDRE (Prop_fdre_C_Q)         0.091     3.897 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.172     4.069    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RATE_DRP_X16X20_MODE
    SLICE_X214Y289       LUT2 (Prop_lut2_I1_O)        0.066     4.135 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1/O
                         net (fo=1, routed)           0.187     4.322    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X215Y292       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.902     4.463    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK_DCLK
    SLICE_X215Y292       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.370     4.093    
    SLICE_X215Y292       FDRE (Hold_fdre_C_D)         0.041     4.134    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -4.134    
                         arrival time                           4.322    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.128ns (24.582%)  route 0.393ns (75.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.464ns
    Source Clock Delay      (SCD):    3.808ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.693     3.808    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X221Y294       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y294       FDRE (Prop_fdre_C_Q)         0.100     3.908 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.224     4.132    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RATE_DRP_START
    SLICE_X219Y293       LUT2 (Prop_lut2_I1_O)        0.028     4.160 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__0/O
                         net (fo=1, routed)           0.168     4.329    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/DRP_START
    SLICE_X218Y295       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.903     4.464    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK_DCLK
    SLICE_X218Y295       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.370     4.094    
    SLICE_X218Y295       FDRE (Hold_fdre_C_D)         0.043     4.137    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -4.137    
                         arrival time                           4.329    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.132ns (27.338%)  route 0.351ns (72.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.473ns
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.707     3.822    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X217Y204       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y204       FDRE (Prop_fdre_C_Q)         0.100     3.922 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.181     4.103    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_x16x20_mode_reg_5
    SLICE_X217Y204       LUT2 (Prop_lut2_I1_O)        0.032     4.135 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__6/O
                         net (fo=1, routed)           0.170     4.305    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X220Y204       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.912     4.473    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X220Y204       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.370     4.103    
    SLICE_X220Y204       FDRE (Hold_fdre_C_D)        -0.001     4.102    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -4.102    
                         arrival time                           4.305    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.157ns (32.790%)  route 0.322ns (67.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.464ns
    Source Clock Delay      (SCD):    3.820ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.705     3.820    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X214Y211       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y211       FDRE (Prop_fdre_C_Q)         0.091     3.911 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.158     4.069    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_x16x20_mode_reg_1
    SLICE_X214Y213       LUT2 (Prop_lut2_I1_O)        0.066     4.135 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__2/O
                         net (fo=1, routed)           0.164     4.299    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X221Y218       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.903     4.464    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK_DCLK
    SLICE_X221Y218       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.370     4.094    
    SLICE_X221Y218       FDRE (Hold_fdre_C_D)        -0.009     4.085    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -4.085    
                         arrival time                           4.299    
  -------------------------------------------------------------------
                         slack                                  0.214    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y1
  To Clock:  clk_125mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        6.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.482ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.254ns (20.916%)  route 0.960ns (79.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.214ns = ( 15.214 - 8.000 ) 
    Source Clock Delay      (SCD):    7.800ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.351     7.800    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/CLK_DCLK
    SLICE_X216Y224       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y224       FDRE (Prop_fdre_C_Q)         0.254     8.054 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.960     9.014    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/RATE_DRP_DONE
    SLICE_X217Y223       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.238    15.214    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X217Y223       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.365    15.579    
                         clock uncertainty           -0.071    15.508    
    SLICE_X217Y223       FDRE (Setup_fdre_C_D)       -0.011    15.497    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         15.497    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  6.482    

Slack (MET) :             6.571ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.216ns (19.230%)  route 0.907ns (80.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.223ns = ( 15.223 - 8.000 ) 
    Source Clock Delay      (SCD):    7.812ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.363     7.812    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/CLK_DCLK
    SLICE_X217Y214       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y214       FDRE (Prop_fdre_C_Q)         0.216     8.028 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.907     8.935    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/RATE_DRP_DONE
    SLICE_X218Y214       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.247    15.223    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X218Y214       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.365    15.588    
                         clock uncertainty           -0.071    15.517    
    SLICE_X218Y214       FDRE (Setup_fdre_C_D)       -0.011    15.506    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         15.506    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                  6.571    

Slack (MET) :             6.573ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.216ns (19.270%)  route 0.905ns (80.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.225ns = ( 15.225 - 8.000 ) 
    Source Clock Delay      (SCD):    7.814ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.365     7.814    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK_DCLK
    SLICE_X214Y238       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y238       FDRE (Prop_fdre_C_Q)         0.216     8.030 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.905     8.935    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/RATE_DRP_DONE
    SLICE_X218Y254       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.249    15.225    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X218Y254       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.365    15.590    
                         clock uncertainty           -0.071    15.519    
    SLICE_X218Y254       FDRE (Setup_fdre_C_D)       -0.011    15.508    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         15.508    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                  6.573    

Slack (MET) :             6.589ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.216ns (19.362%)  route 0.900ns (80.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.216ns = ( 15.216 - 8.000 ) 
    Source Clock Delay      (SCD):    7.826ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.377     7.826    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK_DCLK
    SLICE_X218Y295       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y295       FDRE (Prop_fdre_C_Q)         0.216     8.042 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.900     8.942    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[0]
    SLICE_X220Y269       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.240    15.216    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X220Y269       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.365    15.581    
                         clock uncertainty           -0.071    15.510    
    SLICE_X220Y269       FDRE (Setup_fdre_C_D)        0.021    15.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.531    
                         arrival time                          -8.942    
  -------------------------------------------------------------------
                         slack                                  6.589    

Slack (MET) :             6.604ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.216ns (19.270%)  route 0.905ns (80.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.228ns = ( 15.228 - 8.000 ) 
    Source Clock Delay      (SCD):    7.819ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.370     7.819    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X219Y200       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y200       FDRE (Prop_fdre_C_Q)         0.216     8.035 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.905     8.940    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[7]
    SLICE_X216Y202       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.252    15.228    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X216Y202       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[7]/C
                         clock pessimism              0.365    15.593    
                         clock uncertainty           -0.071    15.522    
    SLICE_X216Y202       FDRE (Setup_fdre_C_D)        0.022    15.544    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         15.544    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                  6.604    

Slack (MET) :             6.611ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.216ns (19.986%)  route 0.865ns (80.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.221ns = ( 15.221 - 8.000 ) 
    Source Clock Delay      (SCD):    7.812ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.363     7.812    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/CLK_DCLK
    SLICE_X217Y214       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y214       FDRE (Prop_fdre_C_Q)         0.216     8.028 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.865     8.893    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[5]
    SLICE_X219Y216       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.245    15.221    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X219Y216       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[5]/C
                         clock pessimism              0.365    15.586    
                         clock uncertainty           -0.071    15.515    
    SLICE_X219Y216       FDRE (Setup_fdre_C_D)       -0.011    15.504    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         15.504    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                  6.611    

Slack (MET) :             6.634ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.216ns (20.393%)  route 0.843ns (79.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.225ns = ( 15.225 - 8.000 ) 
    Source Clock Delay      (SCD):    7.814ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.365     7.814    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK_DCLK
    SLICE_X214Y238       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y238       FDRE (Prop_fdre_C_Q)         0.216     8.030 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.843     8.873    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[3]
    SLICE_X218Y253       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.249    15.225    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X218Y253       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/C
                         clock pessimism              0.365    15.590    
                         clock uncertainty           -0.071    15.519    
    SLICE_X218Y253       FDRE (Setup_fdre_C_D)       -0.012    15.507    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.507    
                         arrival time                          -8.873    
  -------------------------------------------------------------------
                         slack                                  6.634    

Slack (MET) :             6.691ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.254ns (25.510%)  route 0.742ns (74.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.215ns = ( 15.215 - 8.000 ) 
    Source Clock Delay      (SCD):    7.800ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.351     7.800    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/CLK_DCLK
    SLICE_X216Y224       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y224       FDRE (Prop_fdre_C_Q)         0.254     8.054 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.742     8.796    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[4]
    SLICE_X215Y227       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.239    15.215    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X215Y227       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[4]/C
                         clock pessimism              0.365    15.580    
                         clock uncertainty           -0.071    15.509    
    SLICE_X215Y227       FDRE (Setup_fdre_C_D)       -0.022    15.487    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         15.487    
                         arrival time                          -8.796    
  -------------------------------------------------------------------
                         slack                                  6.691    

Slack (MET) :             6.720ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.216ns (21.570%)  route 0.785ns (78.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.223ns = ( 15.223 - 8.000 ) 
    Source Clock Delay      (SCD):    7.817ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.368     7.817    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK_DCLK
    SLICE_X214Y243       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y243       FDRE (Prop_fdre_C_Q)         0.216     8.033 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.785     8.818    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[2]
    SLICE_X216Y258       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.247    15.223    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X216Y258       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/C
                         clock pessimism              0.365    15.588    
                         clock uncertainty           -0.071    15.517    
    SLICE_X216Y258       FDRE (Setup_fdre_C_D)        0.022    15.539    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.539    
                         arrival time                          -8.818    
  -------------------------------------------------------------------
                         slack                                  6.720    

Slack (MET) :             6.728ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.216ns (21.894%)  route 0.771ns (78.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.225ns = ( 15.225 - 8.000 ) 
    Source Clock Delay      (SCD):    7.826ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.377     7.826    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK_DCLK
    SLICE_X218Y295       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y295       FDRE (Prop_fdre_C_Q)         0.216     8.042 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.771     8.813    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/RATE_DRP_DONE
    SLICE_X220Y299       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.249    15.225    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X220Y299       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.365    15.590    
                         clock uncertainty           -0.071    15.519    
    SLICE_X220Y299       FDRE (Setup_fdre_C_D)        0.022    15.541    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         15.541    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                  6.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.100ns (23.833%)  route 0.320ns (76.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.462ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.692     3.807    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK_DCLK
    SLICE_X217Y292       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y292       FDRE (Prop_fdre_C_Q)         0.100     3.907 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.320     4.227    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/RATE_DRP_DONE
    SLICE_X215Y288       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.901     4.462    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X215Y288       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.370     4.092    
    SLICE_X215Y288       FDRE (Hold_fdre_C_D)         0.032     4.124    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -4.124    
                         arrival time                           4.227    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.118ns (27.681%)  route 0.308ns (72.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.469ns
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.704     3.819    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/CLK_DCLK
    SLICE_X220Y212       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y212       FDRE (Prop_fdre_C_Q)         0.118     3.937 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.308     4.245    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/RATE_DRP_DONE
    SLICE_X215Y212       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.908     4.469    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X215Y212       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.370     4.099    
    SLICE_X215Y212       FDRE (Hold_fdre_C_D)         0.032     4.131    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -4.131    
                         arrival time                           4.245    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.100ns (22.566%)  route 0.343ns (77.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.474ns
    Source Clock Delay      (SCD):    3.823ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.708     3.823    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X219Y200       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y200       FDRE (Prop_fdre_C_Q)         0.100     3.923 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.343     4.266    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/RATE_DRP_DONE
    SLICE_X214Y201       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.913     4.474    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X214Y201       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.370     4.104    
    SLICE_X214Y201       FDRE (Hold_fdre_C_D)         0.032     4.136    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -4.136    
                         arrival time                           4.266    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.100ns (21.393%)  route 0.367ns (78.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.472ns
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.707     3.822    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK_DCLK
    SLICE_X214Y243       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y243       FDRE (Prop_fdre_C_Q)         0.100     3.922 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.367     4.289    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/RATE_DRP_DONE
    SLICE_X213Y247       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.911     4.472    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X213Y247       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.370     4.102    
    SLICE_X213Y247       FDRE (Hold_fdre_C_D)         0.043     4.145    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -4.145    
                         arrival time                           4.289    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.118ns (25.281%)  route 0.349ns (74.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.469ns
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.704     3.819    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/CLK_DCLK
    SLICE_X220Y212       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y212       FDRE (Prop_fdre_C_Q)         0.118     3.937 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.349     4.286    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[6]
    SLICE_X219Y212       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.908     4.469    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X219Y212       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[6]/C
                         clock pessimism             -0.370     4.099    
    SLICE_X219Y212       FDRE (Hold_fdre_C_D)         0.040     4.139    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.139    
                         arrival time                           4.286    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.100ns (20.611%)  route 0.385ns (79.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.464ns
    Source Clock Delay      (SCD):    3.815ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.700     3.815    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK_DCLK
    SLICE_X219Y218       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y218       FDRE (Prop_fdre_C_Q)         0.100     3.915 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.385     4.300    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/done_reg[1]
    SLICE_X220Y218       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.903     4.464    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/CLK_RXUSRCLK
    SLICE_X220Y218       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism             -0.370     4.094    
    SLICE_X220Y218       FDRE (Hold_fdre_C_D)         0.059     4.153    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.153    
                         arrival time                           4.300    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.100ns (21.495%)  route 0.365ns (78.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.463ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.692     3.807    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK_DCLK
    SLICE_X217Y292       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y292       FDRE (Prop_fdre_C_Q)         0.100     3.907 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.365     4.272    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[1]
    SLICE_X218Y290       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.902     4.463    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X218Y290       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism             -0.370     4.093    
    SLICE_X218Y290       FDRE (Hold_fdre_C_D)         0.032     4.125    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.125    
                         arrival time                           4.272    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.100ns (20.405%)  route 0.390ns (79.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.462ns
    Source Clock Delay      (SCD):    3.795ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.680     3.795    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK_DCLK
    SLICE_X218Y275       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y275       FDRE (Prop_fdre_C_Q)         0.100     3.895 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.390     4.285    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/done_reg[0]
    SLICE_X217Y261       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.901     4.462    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/CLK_RXUSRCLK
    SLICE_X217Y261       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.370     4.092    
    SLICE_X217Y261       FDRE (Hold_fdre_C_D)         0.043     4.135    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.135    
                         arrival time                           4.285    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.100ns (19.818%)  route 0.405ns (80.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.465ns
    Source Clock Delay      (SCD):    3.808ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.693     3.808    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK_DCLK
    SLICE_X218Y295       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y295       FDRE (Prop_fdre_C_Q)         0.100     3.908 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.405     4.313    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/RATE_DRP_DONE
    SLICE_X220Y299       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.904     4.465    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X220Y299       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.370     4.095    
    SLICE_X220Y299       FDRE (Hold_fdre_C_D)         0.059     4.154    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -4.154    
                         arrival time                           4.313    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.118ns (22.362%)  route 0.410ns (77.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.460ns
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.694     3.809    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/CLK_DCLK
    SLICE_X216Y224       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y224       FDRE (Prop_fdre_C_Q)         0.118     3.927 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.410     4.337    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[4]
    SLICE_X215Y227       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.899     4.460    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X215Y227       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[4]/C
                         clock pessimism             -0.370     4.090    
    SLICE_X215Y227       FDRE (Hold_fdre_C_D)         0.040     4.130    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.130    
                         arrival time                           4.337    
  -------------------------------------------------------------------
                         slack                                  0.207    





---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  clk_125mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        2.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.043ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - userclk1 rise@4.000ns)
  Data Path Delay:        1.541ns  (logic 0.216ns (14.021%)  route 1.325ns (85.979%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.222ns = ( 15.222 - 8.000 ) 
    Source Clock Delay      (SCD):    7.801ns = ( 11.801 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     7.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     7.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560    10.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    10.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.352    11.801    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_USERCLK1
    SLICE_X195Y235       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y235       FDRE (Prop_fdre_C_Q)         0.216    12.017 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg/Q
                         net (fo=2, routed)           1.325    13.342    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change
    SLICE_X211Y236       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.246    15.222    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_RXUSRCLK
    SLICE_X211Y236       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/C
                         clock pessimism              0.365    15.587    
                         clock uncertainty           -0.191    15.396    
    SLICE_X211Y236       FDRE (Setup_fdre_C_D)       -0.011    15.385    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg
  -------------------------------------------------------------------
                         required time                         15.385    
                         arrival time                         -13.342    
  -------------------------------------------------------------------
                         slack                                  2.043    

Slack (MET) :             2.574ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - userclk1 rise@4.000ns)
  Data Path Delay:        1.007ns  (logic 0.216ns (21.454%)  route 0.791ns (78.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.213ns = ( 15.213 - 8.000 ) 
    Source Clock Delay      (SCD):    7.797ns = ( 11.797 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     7.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     7.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560    10.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    10.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.348    11.797    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_USERCLK1
    SLICE_X194Y231       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y231       FDRE (Prop_fdre_C_Q)         0.216    12.013 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/Q
                         net (fo=1, routed)           0.791    12.804    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/cfg_loopback
    SLICE_X216Y225       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.237    15.213    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_RXUSRCLK
    SLICE_X216Y225       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/C
                         clock pessimism              0.365    15.578    
                         clock uncertainty           -0.191    15.387    
    SLICE_X216Y225       FDRE (Setup_fdre_C_D)       -0.009    15.378    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg
  -------------------------------------------------------------------
                         required time                         15.378    
                         arrival time                         -12.804    
  -------------------------------------------------------------------
                         slack                                  2.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.100ns (16.186%)  route 0.518ns (83.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.457ns
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       0.691     3.806    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_USERCLK1
    SLICE_X194Y231       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y231       FDRE (Prop_fdre_C_Q)         0.100     3.906 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/Q
                         net (fo=1, routed)           0.518     4.424    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/cfg_loopback
    SLICE_X216Y225       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.896     4.457    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_RXUSRCLK
    SLICE_X216Y225       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/C
                         clock pessimism             -0.370     4.087    
                         clock uncertainty            0.191     4.278    
    SLICE_X216Y225       FDRE (Hold_fdre_C_D)         0.032     4.310    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg
  -------------------------------------------------------------------
                         required time                         -4.310    
                         arrival time                           4.424    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.100ns (11.068%)  route 0.804ns (88.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.466ns
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       0.694     3.809    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_USERCLK1
    SLICE_X195Y235       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y235       FDRE (Prop_fdre_C_Q)         0.100     3.909 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg/Q
                         net (fo=2, routed)           0.804     4.713    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change
    SLICE_X211Y236       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.905     4.466    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_RXUSRCLK
    SLICE_X211Y236       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/C
                         clock pessimism             -0.370     4.096    
                         clock uncertainty            0.191     4.287    
    SLICE_X211Y236       FDRE (Hold_fdre_C_D)         0.032     4.319    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg
  -------------------------------------------------------------------
                         required time                         -4.319    
                         arrival time                           4.713    
  -------------------------------------------------------------------
                         slack                                  0.393    





---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  clk_250mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        2.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.050ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.216ns (14.021%)  route 1.325ns (85.979%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.222ns = ( 11.222 - 4.000 ) 
    Source Clock Delay      (SCD):    7.801ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.352     7.801    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_USERCLK1
    SLICE_X195Y235       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y235       FDRE (Prop_fdre_C_Q)         0.216     8.017 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg/Q
                         net (fo=2, routed)           1.325     9.342    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change
    SLICE_X211Y236       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.246    11.222    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_RXUSRCLK
    SLICE_X211Y236       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/C
                         clock pessimism              0.365    11.587    
                         clock uncertainty           -0.185    11.402    
    SLICE_X211Y236       FDRE (Setup_fdre_C_D)       -0.011    11.391    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg
  -------------------------------------------------------------------
                         required time                         11.391    
                         arrival time                          -9.342    
  -------------------------------------------------------------------
                         slack                                  2.050    

Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.216ns (21.454%)  route 0.791ns (78.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.213ns = ( 11.213 - 4.000 ) 
    Source Clock Delay      (SCD):    7.797ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.348     7.797    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_USERCLK1
    SLICE_X194Y231       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y231       FDRE (Prop_fdre_C_Q)         0.216     8.013 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/Q
                         net (fo=1, routed)           0.791     8.804    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/cfg_loopback
    SLICE_X216Y225       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.237    11.213    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_RXUSRCLK
    SLICE_X216Y225       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/C
                         clock pessimism              0.365    11.578    
                         clock uncertainty           -0.185    11.393    
    SLICE_X216Y225       FDRE (Setup_fdre_C_D)       -0.009    11.384    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg
  -------------------------------------------------------------------
                         required time                         11.384    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                  2.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.100ns (16.186%)  route 0.518ns (83.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.457ns
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       0.691     3.806    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_USERCLK1
    SLICE_X194Y231       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y231       FDRE (Prop_fdre_C_Q)         0.100     3.906 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/Q
                         net (fo=1, routed)           0.518     4.424    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/cfg_loopback
    SLICE_X216Y225       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.896     4.457    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_RXUSRCLK
    SLICE_X216Y225       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/C
                         clock pessimism             -0.370     4.087    
                         clock uncertainty            0.185     4.272    
    SLICE_X216Y225       FDRE (Hold_fdre_C_D)         0.032     4.304    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg
  -------------------------------------------------------------------
                         required time                         -4.304    
                         arrival time                           4.424    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.100ns (11.068%)  route 0.804ns (88.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.466ns
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       0.694     3.809    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_USERCLK1
    SLICE_X195Y235       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y235       FDRE (Prop_fdre_C_Q)         0.100     3.909 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg/Q
                         net (fo=2, routed)           0.804     4.713    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change
    SLICE_X211Y236       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.905     4.466    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_RXUSRCLK
    SLICE_X211Y236       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/C
                         clock pessimism             -0.370     4.096    
                         clock uncertainty            0.185     4.281    
    SLICE_X211Y236       FDRE (Hold_fdre_C_D)         0.032     4.313    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg
  -------------------------------------------------------------------
                         required time                         -4.313    
                         arrival time                           4.713    
  -------------------------------------------------------------------
                         slack                                  0.400    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        1.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.397ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.797ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.815ns (45.355%)  route 0.982ns (54.644%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.212ns = ( 11.212 - 4.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.375     7.824    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETX0EQCONTROL[0])
                                                      0.729     8.553 f  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCONTROL[0]
                         net (fo=2, routed)           0.816     9.369    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/EQ_TXEQ_CONTROL[0]
    SLICE_X194Y234       LUT6 (Prop_lut6_I3_O)        0.043     9.412 f  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_i_2/O
                         net (fo=1, routed)           0.166     9.578    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag0
    SLICE_X194Y235       LUT6 (Prop_lut6_I0_O)        0.043     9.621 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1/O
                         net (fo=1, routed)           0.000     9.621    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1_n_0
    SLICE_X194Y235       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.236    11.212    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_USERCLK1
    SLICE_X194Y235       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/C
                         clock pessimism              0.365    11.577    
                         clock uncertainty           -0.191    11.386    
    SLICE_X194Y235       FDRE (Setup_fdre_C_D)        0.033    11.419    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_reg
  -------------------------------------------------------------------
                         required time                         11.419    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                  1.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.336ns (36.171%)  route 0.593ns (63.829%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.458ns
    Source Clock Delay      (SCD):    3.808ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.693     3.808    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETX0EQCONTROL[0])
                                                      0.280     4.088 f  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCONTROL[0]
                         net (fo=2, routed)           0.503     4.591    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/EQ_TXEQ_CONTROL[0]
    SLICE_X194Y234       LUT6 (Prop_lut6_I3_O)        0.028     4.619 f  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_i_2/O
                         net (fo=1, routed)           0.090     4.709    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag0
    SLICE_X194Y235       LUT6 (Prop_lut6_I0_O)        0.028     4.737 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1/O
                         net (fo=1, routed)           0.000     4.737    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1_n_0
    SLICE_X194Y235       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       0.897     4.458    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_USERCLK1
    SLICE_X194Y235       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/C
                         clock pessimism             -0.370     4.088    
                         clock uncertainty            0.191     4.279    
    SLICE_X194Y235       FDRE (Hold_fdre_C_D)         0.061     4.340    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_reg
  -------------------------------------------------------------------
                         required time                         -4.340    
                         arrival time                           4.737    
  -------------------------------------------------------------------
                         slack                                  0.397    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x0y1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        1.804ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.404ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.804ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.815ns (45.355%)  route 0.982ns (54.644%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.212ns = ( 11.212 - 4.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.375     7.824    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETX0EQCONTROL[0])
                                                      0.729     8.553 f  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCONTROL[0]
                         net (fo=2, routed)           0.816     9.369    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/EQ_TXEQ_CONTROL[0]
    SLICE_X194Y234       LUT6 (Prop_lut6_I3_O)        0.043     9.412 f  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_i_2/O
                         net (fo=1, routed)           0.166     9.578    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag0
    SLICE_X194Y235       LUT6 (Prop_lut6_I0_O)        0.043     9.621 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1/O
                         net (fo=1, routed)           0.000     9.621    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1_n_0
    SLICE_X194Y235       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.236    11.212    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_USERCLK1
    SLICE_X194Y235       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/C
                         clock pessimism              0.365    11.577    
                         clock uncertainty           -0.185    11.392    
    SLICE_X194Y235       FDRE (Setup_fdre_C_D)        0.033    11.425    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_reg
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                  1.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.336ns (36.171%)  route 0.593ns (63.829%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.458ns
    Source Clock Delay      (SCD):    3.808ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.693     3.808    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETX0EQCONTROL[0])
                                                      0.280     4.088 f  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCONTROL[0]
                         net (fo=2, routed)           0.503     4.591    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/EQ_TXEQ_CONTROL[0]
    SLICE_X194Y234       LUT6 (Prop_lut6_I3_O)        0.028     4.619 f  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_i_2/O
                         net (fo=1, routed)           0.090     4.709    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag0
    SLICE_X194Y235       LUT6 (Prop_lut6_I0_O)        0.028     4.737 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1/O
                         net (fo=1, routed)           0.000     4.737    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1_n_0
    SLICE_X194Y235       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       0.897     4.458    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_USERCLK1
    SLICE_X194Y235       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/C
                         clock pessimism             -0.370     4.088    
                         clock uncertainty            0.185     4.273    
    SLICE_X194Y235       FDRE (Hold_fdre_C_D)         0.061     4.334    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_reg
  -------------------------------------------------------------------
                         required time                         -4.334    
                         arrival time                           4.737    
  -------------------------------------------------------------------
                         slack                                  0.404    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_200
  To Clock:  clk_200

Setup :            0  Failing Endpoints,  Worst Slack        1.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.480ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_rst/sync1_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_fifo/RST
                            (recovery check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.216ns (11.450%)  route 1.671ns (88.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.409ns = ( 6.409 - 5.000 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.797     1.797    nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_rst/clk
    SLICE_X133Y485       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_rst/sync1_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y485       FDRE (Prop_fdre_C_Q)         0.216     2.013 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_rst/sync1_r_reg[5]/Q
                         net (fo=618, routed)         1.671     3.684    nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/reset
    RAMB36_X8Y99         FIFO36E1                                     f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_fifo/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.409     6.409    nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/clk
    RAMB36_X8Y99         FIFO36E1                                     r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_fifo/WRCLK
                         clock pessimism              0.373     6.782    
                         clock uncertainty           -0.035     6.746    
    RAMB36_X8Y99         FIFO36E1 (Recov_fifo36e1_WRCLK_RST)
                                                     -1.583     5.163    nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_fifo
  -------------------------------------------------------------------
                         required time                          5.163    
                         arrival time                          -3.684    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.736ns  (required time - arrival time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_fifo/RST
                            (recovery check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.216ns (12.872%)  route 1.462ns (87.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.534ns = ( 6.534 - 5.000 ) 
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.874     1.874    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/clk
    SLICE_X165Y456       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y456       FDRE (Prop_fdre_C_Q)         0.216     2.090 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r_reg[5]/Q
                         net (fo=618, routed)         1.462     3.552    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/reset
    RAMB36_X11Y92        FIFO36E1                                     f  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_fifo/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.534     6.534    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/clk
    RAMB36_X11Y92        FIFO36E1                                     r  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_fifo/WRCLK
                         clock pessimism              0.373     6.907    
                         clock uncertainty           -0.035     6.871    
    RAMB36_X11Y92        FIFO36E1 (Recov_fifo36e1_WRCLK_RST)
                                                     -1.583     5.288    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_fifo
  -------------------------------------------------------------------
                         required time                          5.288    
                         arrival time                          -3.552    
  -------------------------------------------------------------------
                         slack                                  1.736    

Slack (MET) :             2.398ns  (required time - arrival time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_fifo/RST
                            (recovery check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.216ns (22.233%)  route 0.756ns (77.767%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 6.416 - 5.000 ) 
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.801     1.801    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/clk
    SLICE_X139Y483       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y483       FDRE (Prop_fdre_C_Q)         0.216     2.017 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r_reg[5]/Q
                         net (fo=618, routed)         0.756     2.773    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/reset
    RAMB36_X9Y97         FIFO36E1                                     f  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_fifo/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.416     6.416    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/clk
    RAMB36_X9Y97         FIFO36E1                                     r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_fifo/WRCLK
                         clock pessimism              0.373     6.789    
                         clock uncertainty           -0.035     6.753    
    RAMB36_X9Y97         FIFO36E1 (Recov_fifo36e1_WRCLK_RST)
                                                     -1.583     5.170    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_fifo
  -------------------------------------------------------------------
                         required time                          5.170    
                         arrival time                          -2.773    
  -------------------------------------------------------------------
                         slack                                  2.398    

Slack (MET) :             2.624ns  (required time - arrival time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_fifo/RST
                            (recovery check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.216ns (27.126%)  route 0.580ns (72.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 6.466 - 5.000 ) 
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.800     1.800    nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/clk
    SLICE_X149Y472       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y472       FDRE (Prop_fdre_C_Q)         0.216     2.016 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r_reg[5]/Q
                         net (fo=618, routed)         0.580     2.596    nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/reset
    RAMB36_X10Y94        FIFO36E1                                     f  nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_fifo/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.466     6.466    nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/clk
    RAMB36_X10Y94        FIFO36E1                                     r  nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_fifo/WRCLK
                         clock pessimism              0.373     6.839    
                         clock uncertainty           -0.035     6.803    
    RAMB36_X10Y94        FIFO36E1 (Recov_fifo36e1_WRCLK_RST)
                                                     -1.583     5.220    nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_fifo
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -2.596    
  -------------------------------------------------------------------
                         slack                                  2.624    

Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.216ns (18.172%)  route 0.973ns (81.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 6.411 - 5.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.669     1.669    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X219Y376       FDPE                                         r  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y376       FDPE (Prop_fdpe_C_Q)         0.216     1.885 f  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.973     2.858    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X219Y350       FDCE                                         f  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.411     6.411    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X219Y350       FDCE                                         r  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.225     6.636    
                         clock uncertainty           -0.035     6.601    
    SLICE_X219Y350       FDCE (Recov_fdce_C_CLR)     -0.206     6.395    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          6.395    
                         arrival time                          -2.858    
  -------------------------------------------------------------------
                         slack                                  3.537    

Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.216ns (18.172%)  route 0.973ns (81.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 6.411 - 5.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.669     1.669    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X219Y376       FDPE                                         r  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y376       FDPE (Prop_fdpe_C_Q)         0.216     1.885 f  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.973     2.858    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X219Y350       FDCE                                         f  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.411     6.411    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X219Y350       FDCE                                         r  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.225     6.636    
                         clock uncertainty           -0.035     6.601    
    SLICE_X219Y350       FDCE (Recov_fdce_C_CLR)     -0.206     6.395    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          6.395    
                         arrival time                          -2.858    
  -------------------------------------------------------------------
                         slack                                  3.537    

Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.216ns (18.172%)  route 0.973ns (81.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 6.411 - 5.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.669     1.669    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X219Y376       FDPE                                         r  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y376       FDPE (Prop_fdpe_C_Q)         0.216     1.885 f  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.973     2.858    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X219Y350       FDCE                                         f  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.411     6.411    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X219Y350       FDCE                                         r  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.225     6.636    
                         clock uncertainty           -0.035     6.601    
    SLICE_X219Y350       FDCE (Recov_fdce_C_CLR)     -0.206     6.395    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          6.395    
                         arrival time                          -2.858    
  -------------------------------------------------------------------
                         slack                                  3.537    

Slack (MET) :             3.572ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.216ns (18.172%)  route 0.973ns (81.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 6.411 - 5.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.669     1.669    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X219Y376       FDPE                                         r  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y376       FDPE (Prop_fdpe_C_Q)         0.216     1.885 f  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.973     2.858    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X219Y350       FDPE                                         f  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.411     6.411    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X219Y350       FDPE                                         r  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.225     6.636    
                         clock uncertainty           -0.035     6.601    
    SLICE_X219Y350       FDPE (Recov_fdpe_C_PRE)     -0.171     6.430    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          6.430    
                         arrival time                          -2.858    
  -------------------------------------------------------------------
                         slack                                  3.572    

Slack (MET) :             3.654ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.198ns (20.129%)  route 0.786ns (79.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 6.230 - 5.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.500     1.500    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X151Y364       FDPE                                         r  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y364       FDPE (Prop_fdpe_C_Q)         0.198     1.698 f  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.786     2.484    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X147Y360       FDCE                                         f  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.230     6.230    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X147Y360       FDCE                                         r  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.225     6.455    
                         clock uncertainty           -0.035     6.420    
    SLICE_X147Y360       FDCE (Recov_fdce_C_CLR)     -0.282     6.138    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          6.138    
                         arrival time                          -2.484    
  -------------------------------------------------------------------
                         slack                                  3.654    

Slack (MET) :             3.654ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (recovery check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.198ns (20.129%)  route 0.786ns (79.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 6.230 - 5.000 ) 
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.500     1.500    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X151Y364       FDPE                                         r  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y364       FDPE (Prop_fdpe_C_Q)         0.198     1.698 f  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.786     2.484    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X147Y360       FDCE                                         f  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.230     6.230    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X147Y360       FDCE                                         r  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.225     6.455    
                         clock uncertainty           -0.035     6.420    
    SLICE_X147Y360       FDCE (Recov_fdce_C_CLR)     -0.282     6.138    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                          6.138    
                         arrival time                          -2.484    
  -------------------------------------------------------------------
                         slack                                  3.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.466%)  route 0.102ns (50.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      0.733     0.733    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X147Y360       FDPE                                         r  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y360       FDPE (Prop_fdpe_C_Q)         0.100     0.833 f  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.102     0.935    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X146Y361       FDCE                                         f  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      0.981     0.981    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X146Y361       FDCE                                         r  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.234     0.747    
    SLICE_X146Y361       FDCE (Remov_fdce_C_CLR)     -0.050     0.697    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.466%)  route 0.102ns (50.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      0.733     0.733    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X147Y360       FDPE                                         r  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y360       FDPE (Prop_fdpe_C_Q)         0.100     0.833 f  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.102     0.935    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X146Y361       FDCE                                         f  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      0.981     0.981    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X146Y361       FDCE                                         r  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.234     0.747    
    SLICE_X146Y361       FDCE (Remov_fdce_C_CLR)     -0.050     0.697    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.466%)  route 0.102ns (50.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      0.733     0.733    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X147Y360       FDPE                                         r  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y360       FDPE (Prop_fdpe_C_Q)         0.100     0.833 f  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.102     0.935    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X146Y361       FDCE                                         f  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      0.981     0.981    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X146Y361       FDCE                                         r  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.234     0.747    
    SLICE_X146Y361       FDCE (Remov_fdce_C_CLR)     -0.050     0.697    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.466%)  route 0.102ns (50.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      0.733     0.733    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X147Y360       FDPE                                         r  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y360       FDPE (Prop_fdpe_C_Q)         0.100     0.833 f  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.102     0.935    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X146Y361       FDCE                                         f  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      0.981     0.981    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X146Y361       FDCE                                         r  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.234     0.747    
    SLICE_X146Y361       FDCE (Remov_fdce_C_CLR)     -0.050     0.697    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.466%)  route 0.102ns (50.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      0.733     0.733    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X147Y360       FDPE                                         r  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y360       FDPE (Prop_fdpe_C_Q)         0.100     0.833 f  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.102     0.935    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X146Y361       FDCE                                         f  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      0.981     0.981    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X146Y361       FDCE                                         r  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism             -0.234     0.747    
    SLICE_X146Y361       FDCE (Remov_fdce_C_CLR)     -0.050     0.697    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.466%)  route 0.102ns (50.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      0.733     0.733    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X147Y360       FDPE                                         r  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y360       FDPE (Prop_fdpe_C_Q)         0.100     0.833 f  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.102     0.935    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X146Y361       FDPE                                         f  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      0.981     0.981    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X146Y361       FDPE                                         r  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.234     0.747    
    SLICE_X146Y361       FDPE (Remov_fdpe_C_PRE)     -0.052     0.695    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.466%)  route 0.102ns (50.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      0.733     0.733    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X147Y360       FDPE                                         r  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y360       FDPE (Prop_fdpe_C_Q)         0.100     0.833 f  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.102     0.935    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X146Y361       FDPE                                         f  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      0.981     0.981    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X146Y361       FDPE                                         r  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.234     0.747    
    SLICE_X146Y361       FDPE (Remov_fdpe_C_PRE)     -0.052     0.695    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.091ns (34.814%)  route 0.170ns (65.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.086ns
    Source Clock Delay      (SCD):    0.843ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      0.843     0.843    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X219Y369       FDPE                                         r  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y369       FDPE (Prop_fdpe_C_Q)         0.091     0.934 f  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.170     1.104    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X219Y376       FDCE                                         f  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.086     1.086    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X219Y376       FDCE                                         r  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.213     0.873    
    SLICE_X219Y376       FDCE (Remov_fdce_C_CLR)     -0.107     0.766    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.091ns (34.814%)  route 0.170ns (65.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.086ns
    Source Clock Delay      (SCD):    0.843ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      0.843     0.843    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X219Y369       FDPE                                         r  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y369       FDPE (Prop_fdpe_C_Q)         0.091     0.934 f  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.170     1.104    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X219Y376       FDCE                                         f  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.086     1.086    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X219Y376       FDCE                                         r  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.213     0.873    
    SLICE_X219Y376       FDCE (Remov_fdce_C_CLR)     -0.107     0.766    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.091ns (34.814%)  route 0.170ns (65.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.086ns
    Source Clock Delay      (SCD):    0.843ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      0.843     0.843    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X219Y369       FDPE                                         r  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y369       FDPE (Prop_fdpe_C_Q)         0.091     0.934 f  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.170     1.104    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X219Y376       FDPE                                         f  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=666544, routed)      1.086     1.086    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X219Y376       FDPE                                         r  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.213     0.873    
    SLICE_X219Y376       FDPE (Remov_fdpe_C_PRE)     -0.110     0.763    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.341    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.247ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
                            (recovery check against rising-edge clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.232ns (40.177%)  route 0.345ns (59.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 7.027 - 3.103 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.558 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.997     4.555    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X220Y490       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y490       FDRE (Prop_fdre_C_Q)         0.232     4.787 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.345     5.132    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2
    SLICE_X220Y492       FDCE                                         f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.453 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.574     7.027    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I570
    SLICE_X220Y492       FDCE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/C
                         clock pessimism              0.609     7.636    
                         clock uncertainty           -0.035     7.601    
    SLICE_X220Y492       FDCE (Recov_fdce_C_CLR)     -0.221     7.380    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg
  -------------------------------------------------------------------
                         required time                          7.380    
                         arrival time                          -5.132    
  -------------------------------------------------------------------
                         slack                                  2.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
                            (removal check against rising-edge clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.107ns (39.711%)  route 0.162ns (60.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.929ns
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.528 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.010     2.538    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X220Y490       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y490       FDRE (Prop_fdre_C_Q)         0.107     2.645 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.162     2.807    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2
    SLICE_X220Y492       FDCE                                         f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.629 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=776, routed)         1.300     2.929    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I570
    SLICE_X220Y492       FDCE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/C
                         clock pessimism             -0.377     2.552    
    SLICE_X220Y492       FDCE (Remov_fdce_C_CLR)     -0.086     2.466    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg
  -------------------------------------------------------------------
                         required time                         -2.466    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  0.341    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.404ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 0.216ns (9.288%)  route 2.109ns (90.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.583     1.583    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     1.663 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.364     3.027    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X197Y294       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y294       FDPE (Prop_fdpe_C_Q)         0.216     3.243 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.109     5.353    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X192Y262       FDCE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.479    11.479    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    11.551 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.231    12.782    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X192Y262       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.189    12.971    
                         clock uncertainty           -0.035    12.936    
    SLICE_X192Y262       FDCE (Recov_fdce_C_CLR)     -0.179    12.757    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.757    
                         arrival time                          -5.353    
  -------------------------------------------------------------------
                         slack                                  7.404    

Slack (MET) :             7.404ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 0.216ns (9.288%)  route 2.109ns (90.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.583     1.583    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     1.663 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.364     3.027    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X197Y294       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y294       FDPE (Prop_fdpe_C_Q)         0.216     3.243 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.109     5.353    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X192Y262       FDCE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.479    11.479    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    11.551 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.231    12.782    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X192Y262       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.189    12.971    
                         clock uncertainty           -0.035    12.936    
    SLICE_X192Y262       FDCE (Recov_fdce_C_CLR)     -0.179    12.757    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.757    
                         arrival time                          -5.353    
  -------------------------------------------------------------------
                         slack                                  7.404    

Slack (MET) :             7.404ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 0.216ns (9.288%)  route 2.109ns (90.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.583     1.583    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     1.663 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.364     3.027    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X197Y294       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y294       FDPE (Prop_fdpe_C_Q)         0.216     3.243 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.109     5.353    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X192Y262       FDPE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.479    11.479    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    11.551 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.231    12.782    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X192Y262       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.189    12.971    
                         clock uncertainty           -0.035    12.936    
    SLICE_X192Y262       FDPE (Recov_fdpe_C_PRE)     -0.179    12.757    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.757    
                         arrival time                          -5.353    
  -------------------------------------------------------------------
                         slack                                  7.404    

Slack (MET) :             7.438ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 0.216ns (9.288%)  route 2.109ns (90.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.583     1.583    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     1.663 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.364     3.027    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X197Y294       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y294       FDPE (Prop_fdpe_C_Q)         0.216     3.243 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.109     5.353    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X192Y262       FDCE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.479    11.479    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    11.551 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.231    12.782    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X192Y262       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.189    12.971    
                         clock uncertainty           -0.035    12.936    
    SLICE_X192Y262       FDCE (Recov_fdce_C_CLR)     -0.145    12.791    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.791    
                         arrival time                          -5.353    
  -------------------------------------------------------------------
                         slack                                  7.438    

Slack (MET) :             7.438ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 0.216ns (9.288%)  route 2.109ns (90.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.583     1.583    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     1.663 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.364     3.027    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X197Y294       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y294       FDPE (Prop_fdpe_C_Q)         0.216     3.243 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.109     5.353    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X192Y262       FDCE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.479    11.479    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    11.551 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.231    12.782    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X192Y262       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.189    12.971    
                         clock uncertainty           -0.035    12.936    
    SLICE_X192Y262       FDCE (Recov_fdce_C_CLR)     -0.145    12.791    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.791    
                         arrival time                          -5.353    
  -------------------------------------------------------------------
                         slack                                  7.438    

Slack (MET) :             7.438ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 0.216ns (9.288%)  route 2.109ns (90.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.583     1.583    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     1.663 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.364     3.027    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X197Y294       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y294       FDPE (Prop_fdpe_C_Q)         0.216     3.243 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.109     5.353    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X192Y262       FDCE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.479    11.479    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    11.551 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.231    12.782    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X192Y262       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.189    12.971    
                         clock uncertainty           -0.035    12.936    
    SLICE_X192Y262       FDCE (Recov_fdce_C_CLR)     -0.145    12.791    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.791    
                         arrival time                          -5.353    
  -------------------------------------------------------------------
                         slack                                  7.438    

Slack (MET) :             7.630ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.216ns (10.289%)  route 1.883ns (89.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.583     1.583    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     1.663 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.364     3.027    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X197Y294       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y294       FDPE (Prop_fdpe_C_Q)         0.216     3.243 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.883     5.127    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X192Y261       FDCE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.479    11.479    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    11.551 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.231    12.782    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X192Y261       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.189    12.971    
                         clock uncertainty           -0.035    12.936    
    SLICE_X192Y261       FDCE (Recov_fdce_C_CLR)     -0.179    12.757    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.757    
                         arrival time                          -5.127    
  -------------------------------------------------------------------
                         slack                                  7.630    

Slack (MET) :             7.664ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.216ns (10.289%)  route 1.883ns (89.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.583     1.583    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     1.663 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.364     3.027    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X197Y294       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y294       FDPE (Prop_fdpe_C_Q)         0.216     3.243 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.883     5.127    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X192Y261       FDCE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.479    11.479    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    11.551 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.231    12.782    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X192Y261       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.189    12.971    
                         clock uncertainty           -0.035    12.936    
    SLICE_X192Y261       FDCE (Recov_fdce_C_CLR)     -0.145    12.791    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.791    
                         arrival time                          -5.127    
  -------------------------------------------------------------------
                         slack                                  7.664    

Slack (MET) :             8.481ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.216ns (17.296%)  route 1.033ns (82.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.583     1.583    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     1.663 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.345     3.008    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X197Y275       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y275       FDPE (Prop_fdpe_C_Q)         0.216     3.224 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.033     4.257    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X203Y295       FDCE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.479    11.479    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    11.551 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.239    12.790    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X203Y295       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.189    12.979    
                         clock uncertainty           -0.035    12.944    
    SLICE_X203Y295       FDCE (Recov_fdce_C_CLR)     -0.206    12.738    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.738    
                         arrival time                          -4.257    
  -------------------------------------------------------------------
                         slack                                  8.481    

Slack (MET) :             8.481ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.216ns (17.296%)  route 1.033ns (82.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.583     1.583    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     1.663 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.345     3.008    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X197Y275       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y275       FDPE (Prop_fdpe_C_Q)         0.216     3.224 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.033     4.257    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X203Y295       FDCE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          1.479    11.479    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    11.551 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         1.239    12.790    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X203Y295       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.189    12.979    
                         clock uncertainty           -0.035    12.944    
    SLICE_X203Y295       FDCE (Recov_fdce_C_CLR)     -0.206    12.738    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         12.738    
                         arrival time                          -4.257    
  -------------------------------------------------------------------
                         slack                                  8.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.880%)  route 0.145ns (59.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.715     0.715    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.741 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.682     1.423    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X197Y294       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y294       FDPE (Prop_fdpe_C_Q)         0.100     1.523 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.145     1.668    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X192Y294       FDCE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.800     0.800    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.830 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.890     1.720    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X192Y294       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.262     1.458    
    SLICE_X192Y294       FDCE (Remov_fdce_C_CLR)     -0.050     1.408    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.880%)  route 0.145ns (59.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.715     0.715    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.741 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.682     1.423    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X197Y294       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y294       FDPE (Prop_fdpe_C_Q)         0.100     1.523 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.145     1.668    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X192Y294       FDCE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.800     0.800    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.830 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.890     1.720    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X192Y294       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.262     1.458    
    SLICE_X192Y294       FDCE (Remov_fdce_C_CLR)     -0.050     1.408    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.880%)  route 0.145ns (59.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.715     0.715    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.741 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.682     1.423    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X197Y294       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y294       FDPE (Prop_fdpe_C_Q)         0.100     1.523 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.145     1.668    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X192Y294       FDCE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.800     0.800    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.830 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.890     1.720    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X192Y294       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.262     1.458    
    SLICE_X192Y294       FDCE (Remov_fdce_C_CLR)     -0.050     1.408    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.880%)  route 0.145ns (59.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.715     0.715    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.741 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.682     1.423    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X197Y294       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y294       FDPE (Prop_fdpe_C_Q)         0.100     1.523 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.145     1.668    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X192Y294       FDPE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.800     0.800    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.830 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.890     1.720    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X192Y294       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.262     1.458    
    SLICE_X192Y294       FDPE (Remov_fdpe_C_PRE)     -0.052     1.406    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.880%)  route 0.145ns (59.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.715     0.715    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.741 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.682     1.423    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X197Y294       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y294       FDPE (Prop_fdpe_C_Q)         0.100     1.523 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.145     1.668    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X192Y294       FDPE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.800     0.800    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.830 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.890     1.720    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X192Y294       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.262     1.458    
    SLICE_X192Y294       FDPE (Remov_fdpe_C_PRE)     -0.052     1.406    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.880%)  route 0.145ns (59.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.715     0.715    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.741 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.682     1.423    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X197Y294       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y294       FDPE (Prop_fdpe_C_Q)         0.100     1.523 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.145     1.668    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X192Y294       FDPE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.800     0.800    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.830 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.890     1.720    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X192Y294       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.262     1.458    
    SLICE_X192Y294       FDPE (Remov_fdpe_C_PRE)     -0.052     1.406    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.880%)  route 0.145ns (59.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.715     0.715    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.741 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.682     1.423    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X197Y294       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y294       FDPE (Prop_fdpe_C_Q)         0.100     1.523 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.145     1.668    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X192Y294       FDPE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.800     0.800    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.830 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.890     1.720    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X192Y294       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.262     1.458    
    SLICE_X192Y294       FDPE (Remov_fdpe_C_PRE)     -0.052     1.406    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.880%)  route 0.145ns (59.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.715     0.715    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.741 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.682     1.423    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X197Y294       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y294       FDPE (Prop_fdpe_C_Q)         0.100     1.523 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.145     1.668    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X192Y294       FDPE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.800     0.800    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.830 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.890     1.720    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X192Y294       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.262     1.458    
    SLICE_X192Y294       FDPE (Remov_fdpe_C_PRE)     -0.052     1.406    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.107ns (36.638%)  route 0.185ns (63.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.715     0.715    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.741 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.687     1.428    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X220Y286       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y286       FDPE (Prop_fdpe_C_Q)         0.107     1.535 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.185     1.720    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X216Y286       FDCE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.800     0.800    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.830 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.896     1.726    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X216Y286       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.262     1.464    
    SLICE_X216Y286       FDCE (Remov_fdce_C_CLR)     -0.086     1.378    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.107ns (36.638%)  route 0.185ns (63.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.715     0.715    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.741 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.687     1.428    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X220Y286       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y286       FDPE (Prop_fdpe_C_Q)         0.107     1.535 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.185     1.720    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X216Y286       FDCE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=12, routed)          0.800     0.800    sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.830 r  sys_clk_BUFG_collapsed_inst/O
                         net (fo=701, routed)         0.896     1.726    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X216Y286       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.262     1.464    
    SLICE_X216Y286       FDCE (Remov_fdce_C_CLR)     -0.086     1.378    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.342    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_125mhz_mux_x0y1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        1.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.394ns (17.960%)  route 1.800ns (82.040%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.228ns = ( 11.228 - 4.000 ) 
    Source Clock Delay      (SCD):    7.813ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.364     7.813    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/CLK_RXUSRCLK
    SLICE_X212Y212       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y212       FDRE (Prop_fdre_C_Q)         0.232     8.045 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           1.058     9.103    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i_n_927
    SLICE_X214Y233       LUT4 (Prop_lut4_I1_O)        0.119     9.222 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/phy_rdy_int/i_/O
                         net (fo=1, routed)           0.295     9.516    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg_2
    SLICE_X215Y240       LUT5 (Prop_lut5_I4_O)        0.043     9.559 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.448    10.007    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i_n_979
    SLICE_X218Y248       FDPE                                         f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.252    11.228    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/CLK_USERCLK1
    SLICE_X218Y248       FDPE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[0]/C
                         clock pessimism              0.365    11.593    
                         clock uncertainty           -0.191    11.402    
    SLICE_X218Y248       FDPE (Recov_fdpe_C_PRE)     -0.171    11.231    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                         11.231    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.394ns (17.960%)  route 1.800ns (82.040%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.228ns = ( 11.228 - 4.000 ) 
    Source Clock Delay      (SCD):    7.813ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.364     7.813    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/CLK_RXUSRCLK
    SLICE_X212Y212       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y212       FDRE (Prop_fdre_C_Q)         0.232     8.045 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           1.058     9.103    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i_n_927
    SLICE_X214Y233       LUT4 (Prop_lut4_I1_O)        0.119     9.222 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/phy_rdy_int/i_/O
                         net (fo=1, routed)           0.295     9.516    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg_2
    SLICE_X215Y240       LUT5 (Prop_lut5_I4_O)        0.043     9.559 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.448    10.007    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i_n_979
    SLICE_X218Y248       FDPE                                         f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.252    11.228    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/CLK_USERCLK1
    SLICE_X218Y248       FDPE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[1]/C
                         clock pessimism              0.365    11.593    
                         clock uncertainty           -0.191    11.402    
    SLICE_X218Y248       FDPE (Recov_fdpe_C_PRE)     -0.171    11.231    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[1]
  -------------------------------------------------------------------
                         required time                         11.231    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                  1.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.155ns (25.761%)  route 0.447ns (74.239%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.474ns
    Source Clock Delay      (SCD):    3.820ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.705     3.820    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/CLK_RXUSRCLK
    SLICE_X214Y239       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y239       FDRE (Prop_fdre_C_Q)         0.091     3.911 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.221     4.132    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg_1
    SLICE_X215Y240       LUT5 (Prop_lut5_I3_O)        0.064     4.196 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.226     4.422    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i_n_979
    SLICE_X218Y248       FDPE                                         f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       0.913     4.474    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/CLK_USERCLK1
    SLICE_X218Y248       FDPE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[0]/C
                         clock pessimism             -0.370     4.104    
                         clock uncertainty            0.191     4.295    
    SLICE_X218Y248       FDPE (Remov_fdpe_C_PRE)     -0.072     4.223    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.223    
                         arrival time                           4.422    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.155ns (25.761%)  route 0.447ns (74.239%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.474ns
    Source Clock Delay      (SCD):    3.820ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.705     3.820    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/CLK_RXUSRCLK
    SLICE_X214Y239       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y239       FDRE (Prop_fdre_C_Q)         0.091     3.911 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.221     4.132    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg_1
    SLICE_X215Y240       LUT5 (Prop_lut5_I3_O)        0.064     4.196 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.226     4.422    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i_n_979
    SLICE_X218Y248       FDPE                                         f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       0.913     4.474    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/CLK_USERCLK1
    SLICE_X218Y248       FDPE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[1]/C
                         clock pessimism             -0.370     4.104    
                         clock uncertainty            0.191     4.295    
    SLICE_X218Y248       FDPE (Remov_fdpe_C_PRE)     -0.072     4.223    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.223    
                         arrival time                           4.422    
  -------------------------------------------------------------------
                         slack                                  0.198    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_250mhz_mux_x0y1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        1.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.394ns (17.960%)  route 1.800ns (82.040%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.228ns = ( 11.228 - 4.000 ) 
    Source Clock Delay      (SCD):    7.813ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.364     7.813    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/CLK_RXUSRCLK
    SLICE_X212Y212       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y212       FDRE (Prop_fdre_C_Q)         0.232     8.045 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           1.058     9.103    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i_n_927
    SLICE_X214Y233       LUT4 (Prop_lut4_I1_O)        0.119     9.222 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/phy_rdy_int/i_/O
                         net (fo=1, routed)           0.295     9.516    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg_2
    SLICE_X215Y240       LUT5 (Prop_lut5_I4_O)        0.043     9.559 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.448    10.007    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i_n_979
    SLICE_X218Y248       FDPE                                         f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.252    11.228    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/CLK_USERCLK1
    SLICE_X218Y248       FDPE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[0]/C
                         clock pessimism              0.365    11.593    
                         clock uncertainty           -0.185    11.408    
    SLICE_X218Y248       FDPE (Recov_fdpe_C_PRE)     -0.171    11.237    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                         11.237    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.394ns (17.960%)  route 1.800ns (82.040%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.228ns = ( 11.228 - 4.000 ) 
    Source Clock Delay      (SCD):    7.813ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        1.364     7.813    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/CLK_RXUSRCLK
    SLICE_X212Y212       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y212       FDRE (Prop_fdre_C_Q)         0.232     8.045 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           1.058     9.103    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i_n_927
    SLICE_X214Y233       LUT4 (Prop_lut4_I1_O)        0.119     9.222 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/phy_rdy_int/i_/O
                         net (fo=1, routed)           0.295     9.516    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg_2
    SLICE_X215Y240       LUT5 (Prop_lut5_I4_O)        0.043     9.559 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.448    10.007    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i_n_979
    SLICE_X218Y248       FDPE                                         f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.252    11.228    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/CLK_USERCLK1
    SLICE_X218Y248       FDPE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[1]/C
                         clock pessimism              0.365    11.593    
                         clock uncertainty           -0.185    11.408    
    SLICE_X218Y248       FDPE (Recov_fdpe_C_PRE)     -0.171    11.237    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[1]
  -------------------------------------------------------------------
                         required time                         11.237    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                  1.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.155ns (25.761%)  route 0.447ns (74.239%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.474ns
    Source Clock Delay      (SCD):    3.820ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.705     3.820    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/CLK_RXUSRCLK
    SLICE_X214Y239       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y239       FDRE (Prop_fdre_C_Q)         0.091     3.911 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.221     4.132    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg_1
    SLICE_X215Y240       LUT5 (Prop_lut5_I3_O)        0.064     4.196 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.226     4.422    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i_n_979
    SLICE_X218Y248       FDPE                                         f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       0.913     4.474    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/CLK_USERCLK1
    SLICE_X218Y248       FDPE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[0]/C
                         clock pessimism             -0.370     4.104    
                         clock uncertainty            0.185     4.289    
    SLICE_X218Y248       FDPE (Remov_fdpe_C_PRE)     -0.072     4.217    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.217    
                         arrival time                           4.422    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.155ns (25.761%)  route 0.447ns (74.239%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.474ns
    Source Clock Delay      (SCD):    3.820ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2697, routed)        0.705     3.820    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/CLK_RXUSRCLK
    SLICE_X214Y239       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y239       FDRE (Prop_fdre_C_Q)         0.091     3.911 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.221     4.132    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg_1
    SLICE_X215Y240       LUT5 (Prop_lut5_I3_O)        0.064     4.196 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.226     4.422    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i_n_979
    SLICE_X218Y248       FDPE                                         f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       0.913     4.474    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/CLK_USERCLK1
    SLICE_X218Y248       FDPE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[1]/C
                         clock pessimism             -0.370     4.104    
                         clock uncertainty            0.185     4.289    
    SLICE_X218Y248       FDPE (Remov_fdpe_C_PRE)     -0.072     4.217    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.217    
                         arrival time                           4.422    
  -------------------------------------------------------------------
                         slack                                  0.205    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        0.604ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.216ns (7.195%)  route 2.786ns (92.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.223ns = ( 11.223 - 4.000 ) 
    Source Clock Delay      (SCD):    7.819ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.370     7.819    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X217Y201       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y201       FDPE (Prop_fdpe_C_Q)         0.216     8.035 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          2.786    10.821    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X215Y290       FDCE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.247    11.223    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X215Y290       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.473    11.696    
                         clock uncertainty           -0.065    11.631    
    SLICE_X215Y290       FDCE (Recov_fdce_C_CLR)     -0.206    11.425    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.216ns (7.195%)  route 2.786ns (92.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.223ns = ( 11.223 - 4.000 ) 
    Source Clock Delay      (SCD):    7.819ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.370     7.819    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X217Y201       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y201       FDPE (Prop_fdpe_C_Q)         0.216     8.035 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          2.786    10.821    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X215Y290       FDCE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.247    11.223    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X215Y290       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.473    11.696    
                         clock uncertainty           -0.065    11.631    
    SLICE_X215Y290       FDCE (Recov_fdce_C_CLR)     -0.206    11.425    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.216ns (7.195%)  route 2.786ns (92.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.223ns = ( 11.223 - 4.000 ) 
    Source Clock Delay      (SCD):    7.819ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.370     7.819    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X217Y201       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y201       FDPE (Prop_fdpe_C_Q)         0.216     8.035 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          2.786    10.821    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X215Y290       FDCE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.247    11.223    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X215Y290       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.473    11.696    
                         clock uncertainty           -0.065    11.631    
    SLICE_X215Y290       FDCE (Recov_fdce_C_CLR)     -0.206    11.425    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.216ns (7.195%)  route 2.786ns (92.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.223ns = ( 11.223 - 4.000 ) 
    Source Clock Delay      (SCD):    7.819ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.370     7.819    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X217Y201       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y201       FDPE (Prop_fdpe_C_Q)         0.216     8.035 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          2.786    10.821    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X215Y290       FDCE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.247    11.223    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X215Y290       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.473    11.696    
                         clock uncertainty           -0.065    11.631    
    SLICE_X215Y290       FDCE (Recov_fdce_C_CLR)     -0.206    11.425    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 0.216ns (7.464%)  route 2.678ns (92.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.219ns = ( 11.219 - 4.000 ) 
    Source Clock Delay      (SCD):    7.819ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.370     7.819    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X217Y201       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y201       FDPE (Prop_fdpe_C_Q)         0.216     8.035 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          2.678    10.713    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X212Y287       FDCE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.243    11.219    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X212Y287       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.473    11.692    
                         clock uncertainty           -0.065    11.627    
    SLICE_X212Y287       FDCE (Recov_fdce_C_CLR)     -0.179    11.448    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.448    
                         arrival time                         -10.713    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 0.216ns (7.464%)  route 2.678ns (92.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.219ns = ( 11.219 - 4.000 ) 
    Source Clock Delay      (SCD):    7.819ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.370     7.819    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X217Y201       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y201       FDPE (Prop_fdpe_C_Q)         0.216     8.035 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          2.678    10.713    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X212Y287       FDCE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.243    11.219    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X212Y287       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.473    11.692    
                         clock uncertainty           -0.065    11.627    
    SLICE_X212Y287       FDCE (Recov_fdce_C_CLR)     -0.179    11.448    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         11.448    
                         arrival time                         -10.713    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 0.216ns (7.464%)  route 2.678ns (92.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.219ns = ( 11.219 - 4.000 ) 
    Source Clock Delay      (SCD):    7.819ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.370     7.819    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X217Y201       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y201       FDPE (Prop_fdpe_C_Q)         0.216     8.035 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          2.678    10.713    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X212Y287       FDCE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.243    11.219    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X212Y287       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.473    11.692    
                         clock uncertainty           -0.065    11.627    
    SLICE_X212Y287       FDCE (Recov_fdce_C_CLR)     -0.179    11.448    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         11.448    
                         arrival time                         -10.713    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 0.216ns (7.464%)  route 2.678ns (92.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.219ns = ( 11.219 - 4.000 ) 
    Source Clock Delay      (SCD):    7.819ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.370     7.819    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X217Y201       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y201       FDPE (Prop_fdpe_C_Q)         0.216     8.035 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          2.678    10.713    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X212Y287       FDPE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.243    11.219    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X212Y287       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.473    11.692    
                         clock uncertainty           -0.065    11.627    
    SLICE_X212Y287       FDPE (Recov_fdpe_C_PRE)     -0.179    11.448    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.448    
                         arrival time                         -10.713    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/rRst_reg_replica_8/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/FSM_sequential_tx_state_reg[0]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.198ns (7.217%)  route 2.546ns (92.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.045ns = ( 11.045 - 4.000 ) 
    Source Clock Delay      (SCD):    7.806ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.357     7.806    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/user_clk
    SLICE_X207Y272       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/rRst_reg_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y272       FDRE (Prop_fdre_C_Q)         0.198     8.004 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/rRst_reg_replica_8/Q
                         net (fo=109, routed)         2.546    10.550    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/SS[0]_repN_8_alias
    SLICE_X154Y262       FDCE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/FSM_sequential_tx_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.069    11.045    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/user_clk
    SLICE_X154Y262       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism              0.550    11.595    
                         clock uncertainty           -0.065    11.530    
    SLICE_X154Y262       FDCE (Recov_fdce_C_CLR)     -0.222    11.308    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.308    
                         arrival time                         -10.550    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/rRst_reg_replica_8/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/FSM_sequential_tx_state_reg[1]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.198ns (7.217%)  route 2.546ns (92.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.045ns = ( 11.045 - 4.000 ) 
    Source Clock Delay      (SCD):    7.806ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.357     7.806    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/user_clk
    SLICE_X207Y272       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/rRst_reg_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y272       FDRE (Prop_fdre_C_Q)         0.198     8.004 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/rRst_reg_replica_8/Q
                         net (fo=109, routed)         2.546    10.550    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/SS[0]_repN_8_alias
    SLICE_X154Y262       FDCE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/FSM_sequential_tx_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.069    11.045    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/user_clk
    SLICE_X154Y262       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/FSM_sequential_tx_state_reg[1]/C
                         clock pessimism              0.550    11.595    
                         clock uncertainty           -0.065    11.530    
    SLICE_X154Y262       FDCE (Recov_fdce_C_CLR)     -0.222    11.308    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/FSM_sequential_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.308    
                         arrival time                         -10.550    
  -------------------------------------------------------------------
                         slack                                  0.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.100ns (32.684%)  route 0.206ns (67.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.663ns
    Source Clock Delay      (SCD):    3.889ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       0.774     3.889    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X214Y349       FDPE                                         r  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y349       FDPE (Prop_fdpe_C_Q)         0.100     3.989 f  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.206     4.195    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X214Y357       FDCE                                         f  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.102     4.663    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X214Y357       FDCE                                         r  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.474     4.189    
    SLICE_X214Y357       FDCE (Remov_fdce_C_CLR)     -0.069     4.120    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.120    
                         arrival time                           4.195    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.100ns (32.684%)  route 0.206ns (67.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.663ns
    Source Clock Delay      (SCD):    3.889ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       0.774     3.889    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X214Y349       FDPE                                         r  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y349       FDPE (Prop_fdpe_C_Q)         0.100     3.989 f  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.206     4.195    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X214Y357       FDCE                                         f  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.102     4.663    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X214Y357       FDCE                                         r  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.474     4.189    
    SLICE_X214Y357       FDCE (Remov_fdce_C_CLR)     -0.069     4.120    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.120    
                         arrival time                           4.195    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.100ns (32.684%)  route 0.206ns (67.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.663ns
    Source Clock Delay      (SCD):    3.889ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       0.774     3.889    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X214Y349       FDPE                                         r  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y349       FDPE (Prop_fdpe_C_Q)         0.100     3.989 f  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.206     4.195    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X214Y357       FDCE                                         f  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.102     4.663    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X214Y357       FDCE                                         r  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism             -0.474     4.189    
    SLICE_X214Y357       FDCE (Remov_fdce_C_CLR)     -0.069     4.120    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.120    
                         arrival time                           4.195    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.100ns (32.684%)  route 0.206ns (67.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.663ns
    Source Clock Delay      (SCD):    3.889ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       0.774     3.889    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X214Y349       FDPE                                         r  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y349       FDPE (Prop_fdpe_C_Q)         0.100     3.989 f  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.206     4.195    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X214Y357       FDCE                                         f  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.102     4.663    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X214Y357       FDCE                                         r  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.474     4.189    
    SLICE_X214Y357       FDCE (Remov_fdce_C_CLR)     -0.069     4.120    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.120    
                         arrival time                           4.195    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.100ns (32.684%)  route 0.206ns (67.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.663ns
    Source Clock Delay      (SCD):    3.889ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       0.774     3.889    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X214Y349       FDPE                                         r  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y349       FDPE (Prop_fdpe_C_Q)         0.100     3.989 f  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.206     4.195    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X214Y357       FDCE                                         f  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.102     4.663    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X214Y357       FDCE                                         r  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.474     4.189    
    SLICE_X214Y357       FDCE (Remov_fdce_C_CLR)     -0.069     4.120    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.120    
                         arrival time                           4.195    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.100ns (32.684%)  route 0.206ns (67.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.663ns
    Source Clock Delay      (SCD):    3.889ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       0.774     3.889    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X214Y349       FDPE                                         r  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y349       FDPE (Prop_fdpe_C_Q)         0.100     3.989 f  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.206     4.195    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X214Y357       FDCE                                         f  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.102     4.663    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X214Y357       FDCE                                         r  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.474     4.189    
    SLICE_X214Y357       FDCE (Remov_fdce_C_CLR)     -0.069     4.120    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.120    
                         arrival time                           4.195    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.100ns (32.684%)  route 0.206ns (67.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.663ns
    Source Clock Delay      (SCD):    3.889ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       0.774     3.889    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X214Y349       FDPE                                         r  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y349       FDPE (Prop_fdpe_C_Q)         0.100     3.989 f  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.206     4.195    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X214Y357       FDCE                                         f  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.102     4.663    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X214Y357       FDCE                                         r  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism             -0.474     4.189    
    SLICE_X214Y357       FDCE (Remov_fdce_C_CLR)     -0.069     4.120    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.120    
                         arrival time                           4.195    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.107ns (36.238%)  route 0.188ns (63.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.557ns
    Source Clock Delay      (SCD):    3.802ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       0.687     3.802    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X204Y297       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y297       FDPE (Prop_fdpe_C_Q)         0.107     3.909 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.188     4.097    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X202Y300       FDCE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       0.996     4.557    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X202Y300       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.454     4.103    
    SLICE_X202Y300       FDCE (Remov_fdce_C_CLR)     -0.107     3.996    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.996    
                         arrival time                           4.097    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.091ns (28.985%)  route 0.223ns (71.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.663ns
    Source Clock Delay      (SCD):    3.889ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       0.774     3.889    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X214Y349       FDPE                                         r  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y349       FDPE (Prop_fdpe_C_Q)         0.091     3.980 f  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.223     4.203    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X213Y350       FDPE                                         f  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.102     4.663    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X213Y350       FDPE                                         r  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.474     4.189    
    SLICE_X213Y350       FDPE (Remov_fdpe_C_PRE)     -0.110     4.079    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -4.079    
                         arrival time                           4.203    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.100ns (21.098%)  route 0.374ns (78.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.661ns
    Source Clock Delay      (SCD):    3.889ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       0.774     3.889    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X214Y349       FDPE                                         r  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y349       FDPE (Prop_fdpe_C_Q)         0.100     3.989 f  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.374     4.363    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X213Y359       FDCE                                         f  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=18626, routed)       1.100     4.661    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X213Y359       FDCE                                         r  control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.474     4.187    
    SLICE_X213Y359       FDCE (Remov_fdce_C_CLR)     -0.069     4.118    control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.118    
                         arrival time                           4.363    
  -------------------------------------------------------------------
                         slack                                  0.245    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  xphy_refclk_p
  To Clock:  xphy_refclk_p

Setup :            0  Failing Endpoints,  Worst Slack        1.870ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.356ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.870ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo/RST
                            (recovery check against rising-edge clock xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_p rise@6.400ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.216ns (7.883%)  route 2.524ns (92.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 11.355 - 6.400 ) 
    Source Clock Delay      (SCD):    6.395ns
    Clock Pessimism Removal (CPR):    1.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     4.470 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.925     6.395    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/CLK
    SLICE_X182Y468       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y468       FDRE (Prop_fdre_C_Q)         0.216     6.611 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/Q
                         net (fo=113, routed)         2.524     9.135    nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/areset_clk156
    RAMB36_X14Y89        FIFO36E1                                     f  nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo/RST
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.836 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.520    11.355    nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/clk156
    RAMB36_X14Y89        FIFO36E1                                     r  nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo/WRCLK
                         clock pessimism              1.268    12.623    
                         clock uncertainty           -0.035    12.588    
    RAMB36_X14Y89        FIFO36E1 (Recov_fifo36e1_WRCLK_RST)
                                                     -1.583    11.005    nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo
  -------------------------------------------------------------------
                         required time                         11.005    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  1.870    

Slack (MET) :             2.142ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_fifo/RST
                            (recovery check against rising-edge clock xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_p rise@6.400ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.216ns (9.037%)  route 2.174ns (90.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 11.277 - 6.400 ) 
    Source Clock Delay      (SCD):    6.395ns
    Clock Pessimism Removal (CPR):    1.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     4.470 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.925     6.395    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/CLK
    SLICE_X182Y468       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y468       FDRE (Prop_fdre_C_Q)         0.216     6.611 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/Q
                         net (fo=113, routed)         2.174     8.785    nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/areset_clk156
    RAMB36_X11Y85        FIFO36E1                                     f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_fifo/RST
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.836 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.442    11.277    nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/clk156
    RAMB36_X11Y85        FIFO36E1                                     r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_fifo/WRCLK
                         clock pessimism              1.268    12.545    
                         clock uncertainty           -0.035    12.510    
    RAMB36_X11Y85        FIFO36E1 (Recov_fifo36e1_WRCLK_RST)
                                                     -1.583    10.927    nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_fifo
  -------------------------------------------------------------------
                         required time                         10.927    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  2.142    

Slack (MET) :             2.707ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo/RST
                            (recovery check against rising-edge clock xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_p rise@6.400ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.216ns (11.473%)  route 1.667ns (88.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 11.334 - 6.400 ) 
    Source Clock Delay      (SCD):    6.395ns
    Clock Pessimism Removal (CPR):    1.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     4.470 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.925     6.395    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/CLK
    SLICE_X182Y468       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y468       FDRE (Prop_fdre_C_Q)         0.216     6.611 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/Q
                         net (fo=113, routed)         1.667     8.277    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/areset_clk156
    RAMB36_X12Y86        FIFO36E1                                     f  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo/RST
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.836 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.499    11.334    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/clk156
    RAMB36_X12Y86        FIFO36E1                                     r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo/WRCLK
                         clock pessimism              1.268    12.602    
                         clock uncertainty           -0.035    12.567    
    RAMB36_X12Y86        FIFO36E1 (Recov_fifo36e1_WRCLK_RST)
                                                     -1.583    10.984    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo
  -------------------------------------------------------------------
                         required time                         10.984    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  2.707    

Slack (MET) :             2.857ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo/RST
                            (recovery check against rising-edge clock xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_p rise@6.400ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.216ns (12.431%)  route 1.522ns (87.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 11.339 - 6.400 ) 
    Source Clock Delay      (SCD):    6.395ns
    Clock Pessimism Removal (CPR):    1.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     4.470 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.925     6.395    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/CLK
    SLICE_X182Y468       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y468       FDRE (Prop_fdre_C_Q)         0.216     6.611 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/Q
                         net (fo=113, routed)         1.522     8.132    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/areset_clk156
    RAMB36_X12Y87        FIFO36E1                                     f  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo/RST
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.836 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.504    11.339    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/clk156
    RAMB36_X12Y87        FIFO36E1                                     r  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo/WRCLK
                         clock pessimism              1.268    12.607    
                         clock uncertainty           -0.035    12.572    
    RAMB36_X12Y87        FIFO36E1 (Recov_fifo36e1_WRCLK_RST)
                                                     -1.583    10.989    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo
  -------------------------------------------------------------------
                         required time                         10.989    
                         arrival time                          -8.132    
  -------------------------------------------------------------------
                         slack                                  2.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.356ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo/RST
                            (removal check against rising-edge clock xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_p rise@0.000ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.100ns (10.576%)  route 0.846ns (89.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.373ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       0.965     2.738    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/CLK
    SLICE_X182Y468       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y468       FDRE (Prop_fdre_C_Q)         0.100     2.838 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/Q
                         net (fo=113, routed)         0.846     3.683    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/areset_clk156
    RAMB36_X12Y87        FIFO36E1                                     f  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo/RST
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.162 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.212     3.373    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/clk156
    RAMB36_X12Y87        FIFO36E1                                     r  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo/WRCLK
                         clock pessimism             -0.457     2.916    
    RAMB36_X12Y87        FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     2.327    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           3.683    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.434ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo/RST
                            (removal check against rising-edge clock xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_p rise@0.000ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.100ns (9.808%)  route 0.920ns (90.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.369ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       0.965     2.738    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/CLK
    SLICE_X182Y468       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y468       FDRE (Prop_fdre_C_Q)         0.100     2.838 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/Q
                         net (fo=113, routed)         0.920     3.757    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/areset_clk156
    RAMB36_X12Y86        FIFO36E1                                     f  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo/RST
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.162 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.208     3.369    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/clk156
    RAMB36_X12Y86        FIFO36E1                                     r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo/WRCLK
                         clock pessimism             -0.457     2.912    
    RAMB36_X12Y86        FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     2.323    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           3.757    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.769ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_fifo/RST
                            (removal check against rising-edge clock xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_p rise@0.000ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.100ns (7.597%)  route 1.216ns (92.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.331ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       0.965     2.738    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/CLK
    SLICE_X182Y468       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y468       FDRE (Prop_fdre_C_Q)         0.100     2.838 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/Q
                         net (fo=113, routed)         1.216     4.054    nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/areset_clk156
    RAMB36_X11Y85        FIFO36E1                                     f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_fifo/RST
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.162 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.170     3.331    nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/clk156
    RAMB36_X11Y85        FIFO36E1                                     r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_fifo/WRCLK
                         clock pessimism             -0.457     2.874    
    RAMB36_X11Y85        FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     2.285    nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_fifo
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           4.054    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.936ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo/RST
                            (removal check against rising-edge clock xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_p rise@0.000ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.100ns (6.489%)  route 1.441ns (93.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       0.965     2.738    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/CLK
    SLICE_X182Y468       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y468       FDRE (Prop_fdre_C_Q)         0.100     2.838 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/Q
                         net (fo=113, routed)         1.441     4.279    nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/areset_clk156
    RAMB36_X14Y89        FIFO36E1                                     f  nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo/RST
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.162 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12166, routed)       1.228     3.389    nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/clk156
    RAMB36_X14Y89        FIFO36E1                                     r  nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo/WRCLK
                         clock pessimism             -0.457     2.932    
    RAMB36_X14Y89        FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     2.343    nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           4.279    
  -------------------------------------------------------------------
                         slack                                  1.936    





