Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Apr 30 12:15:11 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    77 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1507 |          424 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             227 |           64 |
| Yes          | No                    | No                     |             626 |          175 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              19 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                             Enable Signal                                                            |                                                                                Set/Reset Signal                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      |                                                                                                                                      | bd_0_i/hls_inst/inst/uitofp_32ns_32_6_no_dsp_1_U4/fn1_ap_uitofp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/LZE/chunk_is_zero[15] |                1 |              1 |         1.00 |
|  ap_clk      |                                                                                                                                      | bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/state_op[0]                                                   |                1 |              7 |         7.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/result_V_2_reg_6960                                                                                             |                                                                                                                                                                               |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state2                                                                                                |                                                                                                                                                                               |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state31                                                                                               |                                                                                                                                                                               |                2 |              9 |         4.50 |
|  ap_clk      |                                                                                                                                      | bd_0_i/hls_inst/inst/uitofp_32ns_32_6_no_dsp_1_U4/fn1_ap_uitofp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                             |                6 |             18 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state32                                                                                               | bd_0_i/hls_inst/inst/mul_32s_8s_32_2_1_U7/fn1_mul_32s_8s_32_2_1_Multiplier_1_U/SR[0]                                                                                          |                6 |             19 |         3.17 |
|  ap_clk      |                                                                                                                                      | bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/state_op[1]                                                   |                7 |             22 |         3.14 |
|  ap_clk      |                                                                                                                                      | bd_0_i/hls_inst/inst/sitofp_32s_32_6_no_dsp_1_U5/fn1_ap_sitofp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                              |                8 |             25 |         3.12 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_36ns_33ns_29_40_seq_1_U10/fn1_udiv_36ns_33ns_29_40_seq_1_div_U/fn1_udiv_36ns_33ns_29_40_seq_1_div_u_0/E[0] |                                                                                                                                                                               |                6 |             29 |         4.83 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state10                                                                                               |                                                                                                                                                                               |               11 |             31 |         2.82 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state30                                                                                               |                                                                                                                                                                               |               10 |             31 |         3.10 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state9                                                                                                |                                                                                                                                                                               |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_32ns_64ns_32_36_seq_1_U8/fn1_udiv_32ns_64ns_32_36_seq_1_div_U/fn1_udiv_32ns_64ns_32_36_seq_1_div_u_0/E[0]  |                                                                                                                                                                               |                7 |             32 |         4.57 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state1                                                                                                |                                                                                                                                                                               |               13 |             33 |         2.54 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state34                                                                                               |                                                                                                                                                                               |               10 |             41 |         4.10 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state14                                                                                               |                                                                                                                                                                               |               14 |             62 |         4.43 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state68                                                                                               |                                                                                                                                                                               |               19 |             68 |         3.58 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_36ns_33ns_29_40_seq_1_U10/fn1_udiv_36ns_33ns_29_40_seq_1_div_U/start0                                      |                                                                                                                                                                               |               19 |             69 |         3.63 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state32                                                                                               |                                                                                                                                                                               |               27 |             77 |         2.85 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_32ns_64ns_32_36_seq_1_U8/fn1_udiv_32ns_64ns_32_36_seq_1_div_U/start0                                       |                                                                                                                                                                               |               25 |             96 |         3.84 |
|  ap_clk      |                                                                                                                                      | ap_rst                                                                                                                                                                        |               41 |            154 |         3.76 |
|  ap_clk      |                                                                                                                                      |                                                                                                                                                                               |              424 |           1544 |         3.64 |
+--------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


