<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › plat-mxc › include › mach › mx51.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>mx51.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __MACH_MX51_H__</span>
<span class="cp">#define __MACH_MX51_H__</span>

<span class="cm">/*</span>
<span class="cm"> * IROM</span>
<span class="cm"> */</span>
<span class="cp">#define MX51_IROM_BASE_ADDR		0x0</span>
<span class="cp">#define MX51_IROM_SIZE			SZ_64K</span>

<span class="cm">/*</span>
<span class="cm"> * IRAM</span>
<span class="cm"> */</span>
<span class="cp">#define MX51_IRAM_BASE_ADDR		0x1ffe0000	</span><span class="cm">/* internal ram */</span><span class="cp"></span>
<span class="cp">#define MX51_IRAM_PARTITIONS		16</span>
<span class="cp">#define MX51_IRAM_SIZE		(MX51_IRAM_PARTITIONS * SZ_8K)	</span><span class="cm">/* 128KB */</span><span class="cp"></span>

<span class="cp">#define MX51_GPU_BASE_ADDR		0x20000000</span>
<span class="cp">#define MX51_GPU_CTRL_BASE_ADDR		0x30000000</span>
<span class="cp">#define MX51_IPU_CTRL_BASE_ADDR		0x40000000</span>

<span class="cm">/*</span>
<span class="cm"> * SPBA global module enabled #0</span>
<span class="cm"> */</span>
<span class="cp">#define MX51_SPBA0_BASE_ADDR		0x70000000</span>
<span class="cp">#define MX51_SPBA0_SIZE			SZ_1M</span>

<span class="cp">#define MX51_ESDHC1_BASE_ADDR		(MX51_SPBA0_BASE_ADDR + 0x04000)</span>
<span class="cp">#define MX51_ESDHC2_BASE_ADDR		(MX51_SPBA0_BASE_ADDR + 0x08000)</span>
<span class="cp">#define MX51_UART3_BASE_ADDR		(MX51_SPBA0_BASE_ADDR + 0x0c000)</span>
<span class="cp">#define MX51_ECSPI1_BASE_ADDR		(MX51_SPBA0_BASE_ADDR + 0x10000)</span>
<span class="cp">#define MX51_SSI2_BASE_ADDR		(MX51_SPBA0_BASE_ADDR + 0x14000)</span>
<span class="cp">#define MX51_ESDHC3_BASE_ADDR		(MX51_SPBA0_BASE_ADDR + 0x20000)</span>
<span class="cp">#define MX51_ESDHC4_BASE_ADDR		(MX51_SPBA0_BASE_ADDR + 0x24000)</span>
<span class="cp">#define MX51_SPDIF_BASE_ADDR		(MX51_SPBA0_BASE_ADDR + 0x28000)</span>
<span class="cp">#define MX51_ATA_DMA_BASE_ADDR		(MX51_SPBA0_BASE_ADDR + 0x30000)</span>
<span class="cp">#define MX51_SLIM_DMA_BASE_ADDR		(MX51_SPBA0_BASE_ADDR + 0x34000)</span>
<span class="cp">#define MX51_HSI2C_DMA_BASE_ADDR	(MX51_SPBA0_BASE_ADDR + 0x38000)</span>
<span class="cp">#define MX51_SPBA_CTRL_BASE_ADDR	(MX51_SPBA0_BASE_ADDR + 0x3c000)</span>

<span class="cm">/*</span>
<span class="cm"> * AIPS 1</span>
<span class="cm"> */</span>
<span class="cp">#define MX51_AIPS1_BASE_ADDR		0x73f00000</span>
<span class="cp">#define MX51_AIPS1_SIZE			SZ_1M</span>

<span class="cp">#define MX51_USB_BASE_ADDR		(MX51_AIPS1_BASE_ADDR + 0x80000)</span>
<span class="cp">#define MX51_USB_OTG_BASE_ADDR		(MX51_USB_BASE_ADDR + 0x0000)</span>
<span class="cp">#define MX51_USB_HS1_BASE_ADDR		(MX51_USB_BASE_ADDR + 0x0200)</span>
<span class="cp">#define MX51_USB_HS2_BASE_ADDR		(MX51_USB_BASE_ADDR + 0x0400)</span>
<span class="cp">#define MX51_GPIO1_BASE_ADDR		(MX51_AIPS1_BASE_ADDR + 0x84000)</span>
<span class="cp">#define MX51_GPIO2_BASE_ADDR		(MX51_AIPS1_BASE_ADDR + 0x88000)</span>
<span class="cp">#define MX51_GPIO3_BASE_ADDR		(MX51_AIPS1_BASE_ADDR + 0x8c000)</span>
<span class="cp">#define MX51_GPIO4_BASE_ADDR		(MX51_AIPS1_BASE_ADDR + 0x90000)</span>
<span class="cp">#define MX51_KPP_BASE_ADDR		(MX51_AIPS1_BASE_ADDR + 0x94000)</span>
<span class="cp">#define MX51_WDOG1_BASE_ADDR		(MX51_AIPS1_BASE_ADDR + 0x98000)</span>
<span class="cp">#define MX51_WDOG2_BASE_ADDR		(MX51_AIPS1_BASE_ADDR + 0x9c000)</span>
<span class="cp">#define MX51_GPT1_BASE_ADDR		(MX51_AIPS1_BASE_ADDR + 0xa0000)</span>
<span class="cp">#define MX51_SRTC_BASE_ADDR		(MX51_AIPS1_BASE_ADDR + 0xa4000)</span>
<span class="cp">#define MX51_IOMUXC_BASE_ADDR		(MX51_AIPS1_BASE_ADDR + 0xa8000)</span>
<span class="cp">#define MX51_EPIT1_BASE_ADDR		(MX51_AIPS1_BASE_ADDR + 0xac000)</span>
<span class="cp">#define MX51_EPIT2_BASE_ADDR		(MX51_AIPS1_BASE_ADDR + 0xb0000)</span>
<span class="cp">#define MX51_PWM1_BASE_ADDR		(MX51_AIPS1_BASE_ADDR + 0xb4000)</span>
<span class="cp">#define MX51_PWM2_BASE_ADDR		(MX51_AIPS1_BASE_ADDR + 0xb8000)</span>
<span class="cp">#define MX51_UART1_BASE_ADDR		(MX51_AIPS1_BASE_ADDR + 0xbc000)</span>
<span class="cp">#define MX51_UART2_BASE_ADDR		(MX51_AIPS1_BASE_ADDR + 0xc0000)</span>
<span class="cp">#define MX51_SRC_BASE_ADDR		(MX51_AIPS1_BASE_ADDR + 0xd0000)</span>
<span class="cp">#define MX51_CCM_BASE_ADDR		(MX51_AIPS1_BASE_ADDR + 0xd4000)</span>
<span class="cp">#define MX51_GPC_BASE_ADDR		(MX51_AIPS1_BASE_ADDR + 0xd8000)</span>

<span class="cm">/*</span>
<span class="cm"> * AIPS 2</span>
<span class="cm"> */</span>
<span class="cp">#define MX51_AIPS2_BASE_ADDR		0x83f00000</span>
<span class="cp">#define MX51_AIPS2_SIZE			SZ_1M</span>

<span class="cp">#define MX51_PLL1_BASE_ADDR		(MX51_AIPS2_BASE_ADDR + 0x80000)</span>
<span class="cp">#define MX51_PLL2_BASE_ADDR		(MX51_AIPS2_BASE_ADDR + 0x84000)</span>
<span class="cp">#define MX51_PLL3_BASE_ADDR		(MX51_AIPS2_BASE_ADDR + 0x88000)</span>
<span class="cp">#define MX51_AHBMAX_BASE_ADDR		(MX51_AIPS2_BASE_ADDR + 0x94000)</span>
<span class="cp">#define MX51_IIM_BASE_ADDR		(MX51_AIPS2_BASE_ADDR + 0x98000)</span>
<span class="cp">#define MX51_CSU_BASE_ADDR		(MX51_AIPS2_BASE_ADDR + 0x9c000)</span>
<span class="cp">#define MX51_ARM_BASE_ADDR		(MX51_AIPS2_BASE_ADDR + 0xa0000)</span>
<span class="cp">#define MX51_OWIRE_BASE_ADDR		(MX51_AIPS2_BASE_ADDR + 0xa4000)</span>
<span class="cp">#define MX51_FIRI_BASE_ADDR		(MX51_AIPS2_BASE_ADDR + 0xa8000)</span>
<span class="cp">#define MX51_ECSPI2_BASE_ADDR		(MX51_AIPS2_BASE_ADDR + 0xac000)</span>
<span class="cp">#define MX51_SDMA_BASE_ADDR		(MX51_AIPS2_BASE_ADDR + 0xb0000)</span>
<span class="cp">#define MX51_SCC_BASE_ADDR		(MX51_AIPS2_BASE_ADDR + 0xb4000)</span>
<span class="cp">#define MX51_ROMCP_BASE_ADDR		(MX51_AIPS2_BASE_ADDR + 0xb8000)</span>
<span class="cp">#define MX51_RTIC_BASE_ADDR		(MX51_AIPS2_BASE_ADDR + 0xbc000)</span>
<span class="cp">#define MX51_CSPI_BASE_ADDR		(MX51_AIPS2_BASE_ADDR + 0xc0000)</span>
<span class="cp">#define MX51_I2C2_BASE_ADDR		(MX51_AIPS2_BASE_ADDR + 0xc4000)</span>
<span class="cp">#define MX51_I2C1_BASE_ADDR		(MX51_AIPS2_BASE_ADDR + 0xc8000)</span>
<span class="cp">#define MX51_SSI1_BASE_ADDR		(MX51_AIPS2_BASE_ADDR + 0xcc000)</span>
<span class="cp">#define MX51_AUDMUX_BASE_ADDR		(MX51_AIPS2_BASE_ADDR + 0xd0000)</span>
<span class="cp">#define MX51_M4IF_BASE_ADDR		(MX51_AIPS2_BASE_ADDR + 0xd8000)</span>
<span class="cp">#define MX51_ESDCTL_BASE_ADDR		(MX51_AIPS2_BASE_ADDR + 0xd9000)</span>
<span class="cp">#define MX51_WEIM_BASE_ADDR		(MX51_AIPS2_BASE_ADDR + 0xda000)</span>
<span class="cp">#define MX51_NFC_BASE_ADDR		(MX51_AIPS2_BASE_ADDR + 0xdb000)</span>
<span class="cp">#define MX51_EMI_BASE_ADDR		(MX51_AIPS2_BASE_ADDR + 0xdbf00)</span>
<span class="cp">#define MX51_MIPI_HSC_BASE_ADDR		(MX51_AIPS2_BASE_ADDR + 0xdc000)</span>
<span class="cp">#define MX51_ATA_BASE_ADDR		(MX51_AIPS2_BASE_ADDR + 0xe0000)</span>
<span class="cp">#define MX51_SIM_BASE_ADDR		(MX51_AIPS2_BASE_ADDR + 0xe4000)</span>
<span class="cp">#define MX51_SSI3_BASE_ADDR		(MX51_AIPS2_BASE_ADDR + 0xe8000)</span>
<span class="cp">#define MX51_FEC_BASE_ADDR		(MX51_AIPS2_BASE_ADDR + 0xec000)</span>
<span class="cp">#define MX51_TVE_BASE_ADDR		(MX51_AIPS2_BASE_ADDR + 0xf0000)</span>
<span class="cp">#define MX51_VPU_BASE_ADDR		(MX51_AIPS2_BASE_ADDR + 0xf4000)</span>
<span class="cp">#define MX51_SAHARA_BASE_ADDR		(MX51_AIPS2_BASE_ADDR + 0xf8000)</span>

<span class="cp">#define MX51_CSD0_BASE_ADDR		0x90000000</span>
<span class="cp">#define MX51_CSD1_BASE_ADDR		0xa0000000</span>
<span class="cp">#define MX51_CS0_BASE_ADDR		0xb0000000</span>
<span class="cp">#define MX51_CS1_BASE_ADDR		0xb8000000</span>
<span class="cp">#define MX51_CS2_BASE_ADDR		0xc0000000</span>
<span class="cp">#define MX51_CS3_BASE_ADDR		0xc8000000</span>
<span class="cp">#define MX51_CS4_BASE_ADDR		0xcc000000</span>
<span class="cp">#define MX51_CS5_BASE_ADDR		0xce000000</span>

<span class="cm">/*</span>
<span class="cm"> * NFC</span>
<span class="cm"> */</span>
<span class="cp">#define MX51_NFC_AXI_BASE_ADDR		0xcfff0000	</span><span class="cm">/* NAND flash AXI */</span><span class="cp"></span>
<span class="cp">#define MX51_NFC_AXI_SIZE		SZ_64K</span>

<span class="cp">#define MX51_GPU2D_BASE_ADDR		0xd0000000</span>
<span class="cp">#define MX51_TZIC_BASE_ADDR		0xe0000000</span>
<span class="cp">#define MX51_TZIC_SIZE			SZ_16K</span>

<span class="cp">#define MX51_IO_P2V(x)			IMX_IO_P2V(x)</span>
<span class="cp">#define MX51_IO_ADDRESS(x)		IOMEM(MX51_IO_P2V(x))</span>

<span class="cm">/*</span>
<span class="cm"> * defines for SPBA modules</span>
<span class="cm"> */</span>
<span class="cp">#define MX51_SPBA_SDHC1	0x04</span>
<span class="cp">#define MX51_SPBA_SDHC2	0x08</span>
<span class="cp">#define MX51_SPBA_UART3	0x0c</span>
<span class="cp">#define MX51_SPBA_CSPI1	0x10</span>
<span class="cp">#define MX51_SPBA_SSI2	0x14</span>
<span class="cp">#define MX51_SPBA_SDHC3	0x20</span>
<span class="cp">#define MX51_SPBA_SDHC4	0x24</span>
<span class="cp">#define MX51_SPBA_SPDIF	0x28</span>
<span class="cp">#define MX51_SPBA_ATA	0x30</span>
<span class="cp">#define MX51_SPBA_SLIM	0x34</span>
<span class="cp">#define MX51_SPBA_HSI2C	0x38</span>
<span class="cp">#define MX51_SPBA_CTRL	0x3c</span>

<span class="cm">/*</span>
<span class="cm"> * Defines for modules using static and dynamic DMA channels</span>
<span class="cm"> */</span>
<span class="cp">#define MX51_MXC_DMA_CHANNEL_IRAM	30</span>
<span class="cp">#define MX51_MXC_DMA_CHANNEL_SPDIF_TX	MXC_DMA_DYNAMIC_CHANNEL</span>
<span class="cp">#define MX51_MXC_DMA_CHANNEL_UART1_RX	MXC_DMA_DYNAMIC_CHANNEL</span>
<span class="cp">#define MX51_MXC_DMA_CHANNEL_UART1_TX	MXC_DMA_DYNAMIC_CHANNEL</span>
<span class="cp">#define MX51_MXC_DMA_CHANNEL_UART2_RX	MXC_DMA_DYNAMIC_CHANNEL</span>
<span class="cp">#define MX51_MXC_DMA_CHANNEL_UART2_TX	MXC_DMA_DYNAMIC_CHANNEL</span>
<span class="cp">#define MX51_MXC_DMA_CHANNEL_UART3_RX	MXC_DMA_DYNAMIC_CHANNEL</span>
<span class="cp">#define MX51_MXC_DMA_CHANNEL_UART3_TX	MXC_DMA_DYNAMIC_CHANNEL</span>
<span class="cp">#define MX51_MXC_DMA_CHANNEL_MMC1	MXC_DMA_DYNAMIC_CHANNEL</span>
<span class="cp">#define MX51_MXC_DMA_CHANNEL_MMC2	MXC_DMA_DYNAMIC_CHANNEL</span>
<span class="cp">#define MX51_MXC_DMA_CHANNEL_SSI1_RX	MXC_DMA_DYNAMIC_CHANNEL</span>
<span class="cp">#define MX51_MXC_DMA_CHANNEL_SSI1_TX	MXC_DMA_DYNAMIC_CHANNEL</span>
<span class="cp">#define MX51_MXC_DMA_CHANNEL_SSI2_RX	MXC_DMA_DYNAMIC_CHANNEL</span>
<span class="cp">#ifdef CONFIG_SDMA_IRAM</span>
<span class="cp">#define MX51_MXC_DMA_CHANNEL_SSI2_TX	(MX51_MXC_DMA_CHANNEL_IRAM + 1)</span>
<span class="cp">#else				</span><span class="cm">/*CONFIG_SDMA_IRAM */</span><span class="cp"></span>
<span class="cp">#define MX51_MXC_DMA_CHANNEL_SSI2_TX	MXC_DMA_DYNAMIC_CHANNEL</span>
<span class="cp">#endif				</span><span class="cm">/*CONFIG_SDMA_IRAM */</span><span class="cp"></span>
<span class="cp">#define MX51_MXC_DMA_CHANNEL_CSPI1_RX	MXC_DMA_DYNAMIC_CHANNEL</span>
<span class="cp">#define MX51_MXC_DMA_CHANNEL_CSPI1_TX	MXC_DMA_DYNAMIC_CHANNEL</span>
<span class="cp">#define MX51_MXC_DMA_CHANNEL_CSPI2_RX	MXC_DMA_DYNAMIC_CHANNEL</span>
<span class="cp">#define MX51_MXC_DMA_CHANNEL_CSPI2_TX	MXC_DMA_DYNAMIC_CHANNEL</span>
<span class="cp">#define MX51_MXC_DMA_CHANNEL_CSPI3_RX	MXC_DMA_DYNAMIC_CHANNEL</span>
<span class="cp">#define MX51_MXC_DMA_CHANNEL_CSPI3_TX	MXC_DMA_DYNAMIC_CHANNEL</span>
<span class="cp">#define MX51_MXC_DMA_CHANNEL_ATA_RX	MXC_DMA_DYNAMIC_CHANNEL</span>
<span class="cp">#define MX51_MXC_DMA_CHANNEL_ATA_TX	MXC_DMA_DYNAMIC_CHANNEL</span>
<span class="cp">#define MX51_MXC_DMA_CHANNEL_MEMORY	MXC_DMA_DYNAMIC_CHANNEL</span>

<span class="cp">#define MX51_IS_MEM_DEVICE_NONSHARED(x)		0</span>

<span class="cm">/*</span>
<span class="cm"> * DMA request assignments</span>
<span class="cm"> */</span>
<span class="cp">#define MX51_DMA_REQ_VPU		0</span>
<span class="cp">#define MX51_DMA_REQ_GPC		1</span>
<span class="cp">#define MX51_DMA_REQ_ATA_RX		2</span>
<span class="cp">#define MX51_DMA_REQ_ATA_TX		3</span>
<span class="cp">#define MX51_DMA_REQ_ATA_TX_END		4</span>
<span class="cp">#define MX51_DMA_REQ_SLIM_B		5</span>
<span class="cp">#define MX51_DMA_REQ_CSPI1_RX		6</span>
<span class="cp">#define MX51_DMA_REQ_CSPI1_TX		7</span>
<span class="cp">#define MX51_DMA_REQ_CSPI2_RX		8</span>
<span class="cp">#define MX51_DMA_REQ_CSPI2_TX		9</span>
<span class="cp">#define MX51_DMA_REQ_HS_I2C_TX		10</span>
<span class="cp">#define MX51_DMA_REQ_HS_I2C_RX		11</span>
<span class="cp">#define MX51_DMA_REQ_FIRI_RX		12</span>
<span class="cp">#define MX51_DMA_REQ_FIRI_TX		13</span>
<span class="cp">#define MX51_DMA_REQ_EXTREQ1		14</span>
<span class="cp">#define MX51_DMA_REQ_GPU		15</span>
<span class="cp">#define MX51_DMA_REQ_UART2_RX		16</span>
<span class="cp">#define MX51_DMA_REQ_UART2_TX		17</span>
<span class="cp">#define MX51_DMA_REQ_UART1_RX		18</span>
<span class="cp">#define MX51_DMA_REQ_UART1_TX		19</span>
<span class="cp">#define MX51_DMA_REQ_SDHC1		20</span>
<span class="cp">#define MX51_DMA_REQ_SDHC2		21</span>
<span class="cp">#define MX51_DMA_REQ_SSI2_RX1		22</span>
<span class="cp">#define MX51_DMA_REQ_SSI2_TX1		23</span>
<span class="cp">#define MX51_DMA_REQ_SSI2_RX0		24</span>
<span class="cp">#define MX51_DMA_REQ_SSI2_TX0		25</span>
<span class="cp">#define MX51_DMA_REQ_SSI1_RX1		26</span>
<span class="cp">#define MX51_DMA_REQ_SSI1_TX1		27</span>
<span class="cp">#define MX51_DMA_REQ_SSI1_RX0		28</span>
<span class="cp">#define MX51_DMA_REQ_SSI1_TX0		29</span>
<span class="cp">#define MX51_DMA_REQ_EMI_RD		30</span>
<span class="cp">#define MX51_DMA_REQ_CTI2_0		31</span>
<span class="cp">#define MX51_DMA_REQ_EMI_WR		32</span>
<span class="cp">#define MX51_DMA_REQ_CTI2_1		33</span>
<span class="cp">#define MX51_DMA_REQ_EPIT2		34</span>
<span class="cp">#define MX51_DMA_REQ_SSI3_RX1		35</span>
<span class="cp">#define MX51_DMA_REQ_IPU		36</span>
<span class="cp">#define MX51_DMA_REQ_SSI3_TX1		37</span>
<span class="cp">#define MX51_DMA_REQ_CSPI_RX		38</span>
<span class="cp">#define MX51_DMA_REQ_CSPI_TX		39</span>
<span class="cp">#define MX51_DMA_REQ_SDHC3		40</span>
<span class="cp">#define MX51_DMA_REQ_SDHC4		41</span>
<span class="cp">#define MX51_DMA_REQ_SLIM_B_TX		42</span>
<span class="cp">#define MX51_DMA_REQ_UART3_RX		43</span>
<span class="cp">#define MX51_DMA_REQ_UART3_TX		44</span>
<span class="cp">#define MX51_DMA_REQ_SPDIF		45</span>
<span class="cp">#define MX51_DMA_REQ_SSI3_RX0		46</span>
<span class="cp">#define MX51_DMA_REQ_SSI3_TX0		47</span>

<span class="cm">/*</span>
<span class="cm"> * Interrupt numbers</span>
<span class="cm"> */</span>
<span class="cp">#define MX51_INT_BASE			0</span>
<span class="cp">#define MX51_INT_RESV0			0</span>
<span class="cp">#define MX51_INT_ESDHC1			1</span>
<span class="cp">#define MX51_INT_ESDHC2			2</span>
<span class="cp">#define MX51_INT_ESDHC3			3</span>
<span class="cp">#define MX51_INT_ESDHC4			4</span>
<span class="cp">#define MX51_INT_RESV5			5</span>
<span class="cp">#define MX51_INT_SDMA			6</span>
<span class="cp">#define MX51_INT_IOMUX			7</span>
<span class="cp">#define MX51_INT_NFC			8</span>
<span class="cp">#define MX51_INT_VPU			9</span>
<span class="cp">#define MX51_INT_IPU_ERR		10</span>
<span class="cp">#define MX51_INT_IPU_SYN		11</span>
<span class="cp">#define MX51_INT_GPU			12</span>
<span class="cp">#define MX51_INT_RESV13			13</span>
<span class="cp">#define MX51_INT_USB_HS1		14</span>
<span class="cp">#define MX51_INT_EMI			15</span>
<span class="cp">#define MX51_INT_USB_HS2		16</span>
<span class="cp">#define MX51_INT_USB_HS3		17</span>
<span class="cp">#define MX51_INT_USB_OTG		18</span>
<span class="cp">#define MX51_INT_SAHARA_H0		19</span>
<span class="cp">#define MX51_INT_SAHARA_H1		20</span>
<span class="cp">#define MX51_INT_SCC_SMN		21</span>
<span class="cp">#define MX51_INT_SCC_STZ		22</span>
<span class="cp">#define MX51_INT_SCC_SCM		23</span>
<span class="cp">#define MX51_INT_SRTC_NTZ		24</span>
<span class="cp">#define MX51_INT_SRTC_TZ		25</span>
<span class="cp">#define MX51_INT_RTIC			26</span>
<span class="cp">#define MX51_INT_CSU			27</span>
<span class="cp">#define MX51_INT_SLIM_B			28</span>
<span class="cp">#define MX51_INT_SSI1			29</span>
<span class="cp">#define MX51_INT_SSI2			30</span>
<span class="cp">#define MX51_INT_UART1			31</span>
<span class="cp">#define MX51_INT_UART2			32</span>
<span class="cp">#define MX51_INT_UART3			33</span>
<span class="cp">#define MX51_INT_RESV34			34</span>
<span class="cp">#define MX51_INT_RESV35			35</span>
<span class="cp">#define MX51_INT_ECSPI1			36</span>
<span class="cp">#define MX51_INT_ECSPI2			37</span>
<span class="cp">#define MX51_INT_CSPI			38</span>
<span class="cp">#define MX51_INT_GPT			39</span>
<span class="cp">#define MX51_INT_EPIT1			40</span>
<span class="cp">#define MX51_INT_EPIT2			41</span>
<span class="cp">#define MX51_INT_GPIO1_INT7		42</span>
<span class="cp">#define MX51_INT_GPIO1_INT6		43</span>
<span class="cp">#define MX51_INT_GPIO1_INT5		44</span>
<span class="cp">#define MX51_INT_GPIO1_INT4		45</span>
<span class="cp">#define MX51_INT_GPIO1_INT3		46</span>
<span class="cp">#define MX51_INT_GPIO1_INT2		47</span>
<span class="cp">#define MX51_INT_GPIO1_INT1		48</span>
<span class="cp">#define MX51_INT_GPIO1_INT0		49</span>
<span class="cp">#define MX51_INT_GPIO1_LOW		50</span>
<span class="cp">#define MX51_INT_GPIO1_HIGH		51</span>
<span class="cp">#define MX51_INT_GPIO2_LOW		52</span>
<span class="cp">#define MX51_INT_GPIO2_HIGH		53</span>
<span class="cp">#define MX51_INT_GPIO3_LOW		54</span>
<span class="cp">#define MX51_INT_GPIO3_HIGH		55</span>
<span class="cp">#define MX51_INT_GPIO4_LOW		56</span>
<span class="cp">#define MX51_INT_GPIO4_HIGH		57</span>
<span class="cp">#define MX51_INT_WDOG1			58</span>
<span class="cp">#define MX51_INT_WDOG2			59</span>
<span class="cp">#define MX51_INT_KPP			60</span>
<span class="cp">#define MX51_INT_PWM1			61</span>
<span class="cp">#define MX51_INT_I2C1			62</span>
<span class="cp">#define MX51_INT_I2C2			63</span>
<span class="cp">#define MX51_INT_HS_I2C			64</span>
<span class="cp">#define MX51_INT_RESV65			65</span>
<span class="cp">#define MX51_INT_RESV66			66</span>
<span class="cp">#define MX51_INT_SIM_IPB		67</span>
<span class="cp">#define MX51_INT_SIM_DAT		68</span>
<span class="cp">#define MX51_INT_IIM			69</span>
<span class="cp">#define MX51_INT_ATA			70</span>
<span class="cp">#define MX51_INT_CCM1			71</span>
<span class="cp">#define MX51_INT_CCM2			72</span>
<span class="cp">#define MX51_INT_GPC1				73</span>
<span class="cp">#define MX51_INT_GPC2			74</span>
<span class="cp">#define MX51_INT_SRC			75</span>
<span class="cp">#define MX51_INT_NM			76</span>
<span class="cp">#define MX51_INT_PMU			77</span>
<span class="cp">#define MX51_INT_CTI_IRQ		78</span>
<span class="cp">#define MX51_INT_CTI1_TG0		79</span>
<span class="cp">#define MX51_INT_CTI1_TG1		80</span>
<span class="cp">#define MX51_INT_MCG_ERR		81</span>
<span class="cp">#define MX51_INT_MCG_TMR		82</span>
<span class="cp">#define MX51_INT_MCG_FUNC		83</span>
<span class="cp">#define MX51_INT_GPU2_IRQ		84</span>
<span class="cp">#define MX51_INT_GPU2_BUSY		85</span>
<span class="cp">#define MX51_INT_RESV86			86</span>
<span class="cp">#define MX51_INT_FEC			87</span>
<span class="cp">#define MX51_INT_OWIRE			88</span>
<span class="cp">#define MX51_INT_CTI1_TG2		89</span>
<span class="cp">#define MX51_INT_SJC			90</span>
<span class="cp">#define MX51_INT_SPDIF			91</span>
<span class="cp">#define MX51_INT_TVE			92</span>
<span class="cp">#define MX51_INT_FIRI			93</span>
<span class="cp">#define MX51_INT_PWM2			94</span>
<span class="cp">#define MX51_INT_SLIM_EXP		95</span>
<span class="cp">#define MX51_INT_SSI3			96</span>
<span class="cp">#define MX51_INT_EMI_BOOT		97</span>
<span class="cp">#define MX51_INT_CTI1_TG3		98</span>
<span class="cp">#define MX51_INT_SMC_RX			99</span>
<span class="cp">#define MX51_INT_VPU_IDLE		100</span>
<span class="cp">#define MX51_INT_EMI_NFC		101</span>
<span class="cp">#define MX51_INT_GPU_IDLE		102</span>

<span class="cp">#if !defined(__ASSEMBLY__) &amp;&amp; !defined(__MXC_BOOT_UNCOMPRESS)</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">mx51_revision</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">mx51_display_revision</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="cp">#endif	</span><span class="cm">/* ifndef __MACH_MX51_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
