<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="303" />
   <irq preferredWidth="34" />
   <inputclock preferredWidth="198" />
   <name preferredWidth="315" />
   <description preferredWidth="519" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Basic Functions/Simulation; Debug and Verification/Verification,Library/Basic Functions,Library,Library/Basic Functions/Bridges and Adaptors/Streaming,Library/Basic Functions/Bridges and Adaptors,Library/Basic Functions/Simulation; Debug and Verification,Project" />
 <window width="3866" height="2330" x="-13" y="-13" />
 <hdlexample language="VERILOG" />
</preferences>
