;buildInfoPackage: chisel3, version: 3.3.1, scalaVersion: 2.12.11, sbtVersion: 1.3.10
circuit el2_exu : 
  extmodule gated_latch : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch @[el2_lib.scala 474:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[el2_lib.scala 475:14]
    clkhdr.CK <= io.clk @[el2_lib.scala 476:18]
    clkhdr.EN <= io.en @[el2_lib.scala 477:18]
    clkhdr.SE <= io.scan_mode @[el2_lib.scala 478:18]
    
  extmodule gated_latch_1 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_1 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_1 @[el2_lib.scala 474:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[el2_lib.scala 475:14]
    clkhdr.CK <= io.clk @[el2_lib.scala 476:18]
    clkhdr.EN <= io.en @[el2_lib.scala 477:18]
    clkhdr.SE <= io.scan_mode @[el2_lib.scala 478:18]
    
  extmodule gated_latch_2 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_2 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_2 @[el2_lib.scala 474:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[el2_lib.scala 475:14]
    clkhdr.CK <= io.clk @[el2_lib.scala 476:18]
    clkhdr.EN <= io.en @[el2_lib.scala 477:18]
    clkhdr.SE <= io.scan_mode @[el2_lib.scala 478:18]
    
  extmodule gated_latch_3 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_3 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_3 @[el2_lib.scala 474:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[el2_lib.scala 475:14]
    clkhdr.CK <= io.clk @[el2_lib.scala 476:18]
    clkhdr.EN <= io.en @[el2_lib.scala 477:18]
    clkhdr.SE <= io.scan_mode @[el2_lib.scala 478:18]
    
  extmodule gated_latch_4 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_4 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_4 @[el2_lib.scala 474:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[el2_lib.scala 475:14]
    clkhdr.CK <= io.clk @[el2_lib.scala 476:18]
    clkhdr.EN <= io.en @[el2_lib.scala 477:18]
    clkhdr.SE <= io.scan_mode @[el2_lib.scala 478:18]
    
  extmodule gated_latch_5 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_5 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_5 @[el2_lib.scala 474:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[el2_lib.scala 475:14]
    clkhdr.CK <= io.clk @[el2_lib.scala 476:18]
    clkhdr.EN <= io.en @[el2_lib.scala 477:18]
    clkhdr.SE <= io.scan_mode @[el2_lib.scala 478:18]
    
  extmodule gated_latch_6 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_6 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_6 @[el2_lib.scala 474:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[el2_lib.scala 475:14]
    clkhdr.CK <= io.clk @[el2_lib.scala 476:18]
    clkhdr.EN <= io.en @[el2_lib.scala 477:18]
    clkhdr.SE <= io.scan_mode @[el2_lib.scala 478:18]
    
  extmodule gated_latch_7 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_7 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_7 @[el2_lib.scala 474:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[el2_lib.scala 475:14]
    clkhdr.CK <= io.clk @[el2_lib.scala 476:18]
    clkhdr.EN <= io.en @[el2_lib.scala 477:18]
    clkhdr.SE <= io.scan_mode @[el2_lib.scala 478:18]
    
  extmodule gated_latch_8 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_8 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_8 @[el2_lib.scala 474:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[el2_lib.scala 475:14]
    clkhdr.CK <= io.clk @[el2_lib.scala 476:18]
    clkhdr.EN <= io.en @[el2_lib.scala 477:18]
    clkhdr.SE <= io.scan_mode @[el2_lib.scala 478:18]
    
  extmodule gated_latch_9 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_9 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_9 @[el2_lib.scala 474:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[el2_lib.scala 475:14]
    clkhdr.CK <= io.clk @[el2_lib.scala 476:18]
    clkhdr.EN <= io.en @[el2_lib.scala 477:18]
    clkhdr.SE <= io.scan_mode @[el2_lib.scala 478:18]
    
  extmodule gated_latch_10 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_10 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_10 @[el2_lib.scala 474:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[el2_lib.scala 475:14]
    clkhdr.CK <= io.clk @[el2_lib.scala 476:18]
    clkhdr.EN <= io.en @[el2_lib.scala 477:18]
    clkhdr.SE <= io.scan_mode @[el2_lib.scala 478:18]
    
  extmodule gated_latch_11 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_11 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_11 @[el2_lib.scala 474:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[el2_lib.scala 475:14]
    clkhdr.CK <= io.clk @[el2_lib.scala 476:18]
    clkhdr.EN <= io.en @[el2_lib.scala 477:18]
    clkhdr.SE <= io.scan_mode @[el2_lib.scala 478:18]
    
  extmodule gated_latch_12 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_12 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_12 @[el2_lib.scala 474:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[el2_lib.scala 475:14]
    clkhdr.CK <= io.clk @[el2_lib.scala 476:18]
    clkhdr.EN <= io.en @[el2_lib.scala 477:18]
    clkhdr.SE <= io.scan_mode @[el2_lib.scala 478:18]
    
  extmodule gated_latch_13 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_13 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_13 @[el2_lib.scala 474:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[el2_lib.scala 475:14]
    clkhdr.CK <= io.clk @[el2_lib.scala 476:18]
    clkhdr.EN <= io.en @[el2_lib.scala 477:18]
    clkhdr.SE <= io.scan_mode @[el2_lib.scala 478:18]
    
  extmodule gated_latch_14 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_14 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_14 @[el2_lib.scala 474:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[el2_lib.scala 475:14]
    clkhdr.CK <= io.clk @[el2_lib.scala 476:18]
    clkhdr.EN <= io.en @[el2_lib.scala 477:18]
    clkhdr.SE <= io.scan_mode @[el2_lib.scala 478:18]
    
  extmodule gated_latch_15 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_15 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_15 @[el2_lib.scala 474:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[el2_lib.scala 475:14]
    clkhdr.CK <= io.clk @[el2_lib.scala 476:18]
    clkhdr.EN <= io.en @[el2_lib.scala 477:18]
    clkhdr.SE <= io.scan_mode @[el2_lib.scala 478:18]
    
  extmodule gated_latch_16 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_16 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_16 @[el2_lib.scala 474:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[el2_lib.scala 475:14]
    clkhdr.CK <= io.clk @[el2_lib.scala 476:18]
    clkhdr.EN <= io.en @[el2_lib.scala 477:18]
    clkhdr.SE <= io.scan_mode @[el2_lib.scala 478:18]
    
  extmodule gated_latch_17 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_17 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_17 @[el2_lib.scala 474:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[el2_lib.scala 475:14]
    clkhdr.CK <= io.clk @[el2_lib.scala 476:18]
    clkhdr.EN <= io.en @[el2_lib.scala 477:18]
    clkhdr.SE <= io.scan_mode @[el2_lib.scala 478:18]
    
  extmodule gated_latch_18 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_18 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_18 @[el2_lib.scala 474:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[el2_lib.scala 475:14]
    clkhdr.CK <= io.clk @[el2_lib.scala 476:18]
    clkhdr.EN <= io.en @[el2_lib.scala 477:18]
    clkhdr.SE <= io.scan_mode @[el2_lib.scala 478:18]
    
  extmodule gated_latch_19 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_19 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_19 @[el2_lib.scala 474:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[el2_lib.scala 475:14]
    clkhdr.CK <= io.clk @[el2_lib.scala 476:18]
    clkhdr.EN <= io.en @[el2_lib.scala 477:18]
    clkhdr.SE <= io.scan_mode @[el2_lib.scala 478:18]
    
  module el2_exu_alu_ctl : 
    input clock : Clock
    input reset : AsyncReset
    output io : {dec_alu : {flip dec_i0_alu_decode_d : UInt<1>, flip dec_csr_ren_d : UInt<1>, flip dec_i0_br_immed_d : UInt<12>, exu_flush_final : UInt<1>, exu_i0_pc_x : UInt<31>}, flip dec_i0_pc_d : UInt<31>, flip scan_mode : UInt<1>, flip flush_upper_x : UInt<1>, flip dec_tlu_flush_lower_r : UInt<1>, flip enable : UInt<1>, flip i0_ap : {land : UInt<1>, lor : UInt<1>, lxor : UInt<1>, sll : UInt<1>, srl : UInt<1>, sra : UInt<1>, beq : UInt<1>, bne : UInt<1>, blt : UInt<1>, bge : UInt<1>, add : UInt<1>, sub : UInt<1>, slt : UInt<1>, unsign : UInt<1>, jal : UInt<1>, predict_t : UInt<1>, predict_nt : UInt<1>, csr_write : UInt<1>, csr_imm : UInt<1>}, flip a_in : SInt<32>, flip b_in : UInt<32>, flip pp_in : {valid : UInt<1>, bits : {misp : UInt<1>, ataken : UInt<1>, boffset : UInt<1>, pc4 : UInt<1>, hist : UInt<2>, toffset : UInt<12>, br_error : UInt<1>, br_start_error : UInt<1>, prett : UInt<31>, pcall : UInt<1>, pret : UInt<1>, pja : UInt<1>, way : UInt<1>}}, result_ff : UInt<32>, flush_upper_out : UInt<1>, flush_path_out : UInt<31>, pred_correct_out : UInt<1>, predict_p_out : {valid : UInt<1>, bits : {misp : UInt<1>, ataken : UInt<1>, boffset : UInt<1>, pc4 : UInt<1>, hist : UInt<2>, toffset : UInt<12>, br_error : UInt<1>, br_start_error : UInt<1>, prett : UInt<31>, pcall : UInt<1>, pret : UInt<1>, pja : UInt<1>, way : UInt<1>}}}
    
    node _T = bits(io.scan_mode, 0, 0) @[el2_exu_alu_ctl.scala 33:80]
    inst rvclkhdr of rvclkhdr_18 @[el2_lib.scala 508:23]
    rvclkhdr.clock <= clock
    rvclkhdr.reset <= reset
    rvclkhdr.io.clk <= clock @[el2_lib.scala 510:18]
    rvclkhdr.io.en <= io.enable @[el2_lib.scala 511:17]
    rvclkhdr.io.scan_mode <= _T @[el2_lib.scala 512:24]
    reg _T_1 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16]
    _T_1 <= io.dec_i0_pc_d @[el2_lib.scala 514:16]
    io.dec_alu.exu_i0_pc_x <= _T_1 @[el2_exu_alu_ctl.scala 33:26]
    wire result : UInt<32>
    result <= UInt<1>("h00")
    node _T_2 = bits(io.scan_mode, 0, 0) @[el2_exu_alu_ctl.scala 35:62]
    inst rvclkhdr_1 of rvclkhdr_19 @[el2_lib.scala 508:23]
    rvclkhdr_1.clock <= clock
    rvclkhdr_1.reset <= reset
    rvclkhdr_1.io.clk <= clock @[el2_lib.scala 510:18]
    rvclkhdr_1.io.en <= io.enable @[el2_lib.scala 511:17]
    rvclkhdr_1.io.scan_mode <= _T_2 @[el2_lib.scala 512:24]
    reg _T_3 : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16]
    _T_3 <= result @[el2_lib.scala 514:16]
    io.result_ff <= _T_3 @[el2_exu_alu_ctl.scala 35:16]
    node _T_4 = bits(io.i0_ap.sub, 0, 0) @[el2_exu_alu_ctl.scala 37:32]
    node _T_5 = not(io.b_in) @[el2_exu_alu_ctl.scala 37:40]
    node bm = mux(_T_4, _T_5, io.b_in) @[el2_exu_alu_ctl.scala 37:17]
    wire aout : UInt<33>
    aout <= UInt<1>("h00")
    node _T_6 = bits(io.i0_ap.sub, 0, 0) @[el2_exu_alu_ctl.scala 40:28]
    node _T_7 = asUInt(io.a_in) @[Cat.scala 29:58]
    node _T_8 = cat(UInt<1>("h00"), _T_7) @[Cat.scala 29:58]
    node _T_9 = not(io.b_in) @[el2_exu_alu_ctl.scala 40:73]
    node _T_10 = cat(UInt<1>("h00"), _T_9) @[Cat.scala 29:58]
    node _T_11 = add(_T_8, _T_10) @[el2_exu_alu_ctl.scala 40:58]
    node _T_12 = tail(_T_11, 1) @[el2_exu_alu_ctl.scala 40:58]
    node _T_13 = cat(UInt<32>("h00"), io.i0_ap.sub) @[Cat.scala 29:58]
    node _T_14 = add(_T_12, _T_13) @[el2_exu_alu_ctl.scala 40:83]
    node _T_15 = tail(_T_14, 1) @[el2_exu_alu_ctl.scala 40:83]
    node _T_16 = asUInt(io.a_in) @[Cat.scala 29:58]
    node _T_17 = cat(UInt<1>("h00"), _T_16) @[Cat.scala 29:58]
    node _T_18 = cat(UInt<1>("h00"), io.b_in) @[Cat.scala 29:58]
    node _T_19 = add(_T_17, _T_18) @[el2_exu_alu_ctl.scala 40:138]
    node _T_20 = tail(_T_19, 1) @[el2_exu_alu_ctl.scala 40:138]
    node _T_21 = cat(UInt<32>("h00"), io.i0_ap.sub) @[Cat.scala 29:58]
    node _T_22 = add(_T_20, _T_21) @[el2_exu_alu_ctl.scala 40:163]
    node _T_23 = tail(_T_22, 1) @[el2_exu_alu_ctl.scala 40:163]
    node _T_24 = mux(_T_6, _T_15, _T_23) @[el2_exu_alu_ctl.scala 40:14]
    aout <= _T_24 @[el2_exu_alu_ctl.scala 40:8]
    node cout = bits(aout, 32, 32) @[el2_exu_alu_ctl.scala 41:18]
    node _T_25 = bits(io.a_in, 31, 31) @[el2_exu_alu_ctl.scala 43:22]
    node _T_26 = eq(_T_25, UInt<1>("h00")) @[el2_exu_alu_ctl.scala 43:14]
    node _T_27 = bits(bm, 31, 31) @[el2_exu_alu_ctl.scala 43:32]
    node _T_28 = eq(_T_27, UInt<1>("h00")) @[el2_exu_alu_ctl.scala 43:29]
    node _T_29 = and(_T_26, _T_28) @[el2_exu_alu_ctl.scala 43:27]
    node _T_30 = bits(aout, 31, 31) @[el2_exu_alu_ctl.scala 43:44]
    node _T_31 = and(_T_29, _T_30) @[el2_exu_alu_ctl.scala 43:37]
    node _T_32 = bits(io.a_in, 31, 31) @[el2_exu_alu_ctl.scala 43:61]
    node _T_33 = bits(bm, 31, 31) @[el2_exu_alu_ctl.scala 43:71]
    node _T_34 = and(_T_32, _T_33) @[el2_exu_alu_ctl.scala 43:66]
    node _T_35 = bits(aout, 31, 31) @[el2_exu_alu_ctl.scala 43:83]
    node _T_36 = eq(_T_35, UInt<1>("h00")) @[el2_exu_alu_ctl.scala 43:78]
    node _T_37 = and(_T_34, _T_36) @[el2_exu_alu_ctl.scala 43:76]
    node ov = or(_T_31, _T_37) @[el2_exu_alu_ctl.scala 43:50]
    node _T_38 = asSInt(io.b_in) @[el2_exu_alu_ctl.scala 45:50]
    node eq = eq(io.a_in, _T_38) @[el2_exu_alu_ctl.scala 45:38]
    node ne = not(eq) @[el2_exu_alu_ctl.scala 46:29]
    node neg = bits(aout, 31, 31) @[el2_exu_alu_ctl.scala 47:34]
    node _T_39 = eq(io.i0_ap.unsign, UInt<1>("h00")) @[el2_exu_alu_ctl.scala 48:30]
    node _T_40 = xor(neg, ov) @[el2_exu_alu_ctl.scala 48:54]
    node _T_41 = and(_T_39, _T_40) @[el2_exu_alu_ctl.scala 48:47]
    node _T_42 = eq(cout, UInt<1>("h00")) @[el2_exu_alu_ctl.scala 48:84]
    node _T_43 = and(io.i0_ap.unsign, _T_42) @[el2_exu_alu_ctl.scala 48:82]
    node lt = or(_T_41, _T_43) @[el2_exu_alu_ctl.scala 48:61]
    node ge = eq(lt, UInt<1>("h00")) @[el2_exu_alu_ctl.scala 49:29]
    node _T_44 = bits(io.dec_alu.dec_csr_ren_d, 0, 0) @[el2_exu_alu_ctl.scala 53:30]
    node _T_45 = asSInt(io.b_in) @[el2_exu_alu_ctl.scala 53:61]
    node _T_46 = bits(io.i0_ap.land, 0, 0) @[el2_exu_alu_ctl.scala 54:19]
    node _T_47 = asSInt(io.b_in) @[el2_exu_alu_ctl.scala 54:53]
    node _T_48 = and(io.a_in, _T_47) @[el2_exu_alu_ctl.scala 54:42]
    node _T_49 = asSInt(_T_48) @[el2_exu_alu_ctl.scala 54:42]
    node _T_50 = bits(io.i0_ap.lor, 0, 0) @[el2_exu_alu_ctl.scala 55:18]
    node _T_51 = asSInt(io.b_in) @[el2_exu_alu_ctl.scala 55:53]
    node _T_52 = or(io.a_in, _T_51) @[el2_exu_alu_ctl.scala 55:42]
    node _T_53 = asSInt(_T_52) @[el2_exu_alu_ctl.scala 55:42]
    node _T_54 = bits(io.i0_ap.lxor, 0, 0) @[el2_exu_alu_ctl.scala 56:19]
    node _T_55 = asSInt(io.b_in) @[el2_exu_alu_ctl.scala 56:53]
    node _T_56 = xor(io.a_in, _T_55) @[el2_exu_alu_ctl.scala 56:42]
    node _T_57 = asSInt(_T_56) @[el2_exu_alu_ctl.scala 56:42]
    wire _T_58 : SInt<32> @[Mux.scala 27:72]
    node _T_59 = asUInt(_T_45) @[Mux.scala 27:72]
    node _T_60 = asSInt(_T_59) @[Mux.scala 27:72]
    _T_58 <= _T_60 @[Mux.scala 27:72]
    wire _T_61 : SInt<32> @[Mux.scala 27:72]
    node _T_62 = asUInt(_T_49) @[Mux.scala 27:72]
    node _T_63 = asSInt(_T_62) @[Mux.scala 27:72]
    _T_61 <= _T_63 @[Mux.scala 27:72]
    wire _T_64 : SInt<32> @[Mux.scala 27:72]
    node _T_65 = asUInt(_T_53) @[Mux.scala 27:72]
    node _T_66 = asSInt(_T_65) @[Mux.scala 27:72]
    _T_64 <= _T_66 @[Mux.scala 27:72]
    wire _T_67 : SInt<32> @[Mux.scala 27:72]
    node _T_68 = asUInt(_T_57) @[Mux.scala 27:72]
    node _T_69 = asSInt(_T_68) @[Mux.scala 27:72]
    _T_67 <= _T_69 @[Mux.scala 27:72]
    node _T_70 = mux(_T_44, _T_58, asSInt(UInt<1>("h00"))) @[Mux.scala 27:72]
    node _T_71 = mux(_T_46, _T_61, asSInt(UInt<1>("h00"))) @[Mux.scala 27:72]
    node _T_72 = mux(_T_50, _T_64, asSInt(UInt<1>("h00"))) @[Mux.scala 27:72]
    node _T_73 = mux(_T_54, _T_67, asSInt(UInt<1>("h00"))) @[Mux.scala 27:72]
    node _T_74 = or(_T_70, _T_71) @[Mux.scala 27:72]
    node _T_75 = asSInt(_T_74) @[Mux.scala 27:72]
    node _T_76 = or(_T_75, _T_72) @[Mux.scala 27:72]
    node _T_77 = asSInt(_T_76) @[Mux.scala 27:72]
    node _T_78 = or(_T_77, _T_73) @[Mux.scala 27:72]
    node _T_79 = asSInt(_T_78) @[Mux.scala 27:72]
    wire lout : SInt<32> @[Mux.scala 27:72]
    node _T_80 = asUInt(_T_79) @[Mux.scala 27:72]
    node _T_81 = asSInt(_T_80) @[Mux.scala 27:72]
    lout <= _T_81 @[Mux.scala 27:72]
    node _T_82 = bits(io.i0_ap.sll, 0, 0) @[el2_exu_alu_ctl.scala 59:18]
    node _T_83 = bits(io.b_in, 4, 0) @[el2_exu_alu_ctl.scala 59:63]
    node _T_84 = cat(UInt<1>("h00"), _T_83) @[Cat.scala 29:58]
    node _T_85 = sub(UInt<6>("h020"), _T_84) @[el2_exu_alu_ctl.scala 59:41]
    node _T_86 = tail(_T_85, 1) @[el2_exu_alu_ctl.scala 59:41]
    node _T_87 = bits(io.i0_ap.srl, 0, 0) @[el2_exu_alu_ctl.scala 60:18]
    node _T_88 = bits(io.b_in, 4, 0) @[el2_exu_alu_ctl.scala 60:63]
    node _T_89 = cat(UInt<1>("h00"), _T_88) @[Cat.scala 29:58]
    node _T_90 = bits(io.i0_ap.sra, 0, 0) @[el2_exu_alu_ctl.scala 61:18]
    node _T_91 = bits(io.b_in, 4, 0) @[el2_exu_alu_ctl.scala 61:63]
    node _T_92 = cat(UInt<1>("h00"), _T_91) @[Cat.scala 29:58]
    node _T_93 = mux(_T_82, _T_86, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_94 = mux(_T_87, _T_89, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_95 = mux(_T_90, _T_92, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_96 = or(_T_93, _T_94) @[Mux.scala 27:72]
    node _T_97 = or(_T_96, _T_95) @[Mux.scala 27:72]
    wire shift_amount : UInt<6> @[Mux.scala 27:72]
    shift_amount <= _T_97 @[Mux.scala 27:72]
    wire shift_mask : UInt<32>
    shift_mask <= UInt<1>("h00")
    wire _T_98 : UInt<1>[5] @[el2_lib.scala 162:48]
    _T_98[0] <= io.i0_ap.sll @[el2_lib.scala 162:48]
    _T_98[1] <= io.i0_ap.sll @[el2_lib.scala 162:48]
    _T_98[2] <= io.i0_ap.sll @[el2_lib.scala 162:48]
    _T_98[3] <= io.i0_ap.sll @[el2_lib.scala 162:48]
    _T_98[4] <= io.i0_ap.sll @[el2_lib.scala 162:48]
    node _T_99 = cat(_T_98[0], _T_98[1]) @[Cat.scala 29:58]
    node _T_100 = cat(_T_99, _T_98[2]) @[Cat.scala 29:58]
    node _T_101 = cat(_T_100, _T_98[3]) @[Cat.scala 29:58]
    node _T_102 = cat(_T_101, _T_98[4]) @[Cat.scala 29:58]
    node _T_103 = bits(io.b_in, 4, 0) @[el2_exu_alu_ctl.scala 64:73]
    node _T_104 = and(_T_102, _T_103) @[el2_exu_alu_ctl.scala 64:64]
    node _T_105 = dshl(UInt<32>("h0ffffffff"), _T_104) @[el2_exu_alu_ctl.scala 64:39]
    shift_mask <= _T_105 @[el2_exu_alu_ctl.scala 64:14]
    wire shift_extend : UInt<63>
    shift_extend <= UInt<1>("h00")
    wire _T_106 : UInt<1>[31] @[el2_lib.scala 162:48]
    _T_106[0] <= io.i0_ap.sra @[el2_lib.scala 162:48]
    _T_106[1] <= io.i0_ap.sra @[el2_lib.scala 162:48]
    _T_106[2] <= io.i0_ap.sra @[el2_lib.scala 162:48]
    _T_106[3] <= io.i0_ap.sra @[el2_lib.scala 162:48]
    _T_106[4] <= io.i0_ap.sra @[el2_lib.scala 162:48]
    _T_106[5] <= io.i0_ap.sra @[el2_lib.scala 162:48]
    _T_106[6] <= io.i0_ap.sra @[el2_lib.scala 162:48]
    _T_106[7] <= io.i0_ap.sra @[el2_lib.scala 162:48]
    _T_106[8] <= io.i0_ap.sra @[el2_lib.scala 162:48]
    _T_106[9] <= io.i0_ap.sra @[el2_lib.scala 162:48]
    _T_106[10] <= io.i0_ap.sra @[el2_lib.scala 162:48]
    _T_106[11] <= io.i0_ap.sra @[el2_lib.scala 162:48]
    _T_106[12] <= io.i0_ap.sra @[el2_lib.scala 162:48]
    _T_106[13] <= io.i0_ap.sra @[el2_lib.scala 162:48]
    _T_106[14] <= io.i0_ap.sra @[el2_lib.scala 162:48]
    _T_106[15] <= io.i0_ap.sra @[el2_lib.scala 162:48]
    _T_106[16] <= io.i0_ap.sra @[el2_lib.scala 162:48]
    _T_106[17] <= io.i0_ap.sra @[el2_lib.scala 162:48]
    _T_106[18] <= io.i0_ap.sra @[el2_lib.scala 162:48]
    _T_106[19] <= io.i0_ap.sra @[el2_lib.scala 162:48]
    _T_106[20] <= io.i0_ap.sra @[el2_lib.scala 162:48]
    _T_106[21] <= io.i0_ap.sra @[el2_lib.scala 162:48]
    _T_106[22] <= io.i0_ap.sra @[el2_lib.scala 162:48]
    _T_106[23] <= io.i0_ap.sra @[el2_lib.scala 162:48]
    _T_106[24] <= io.i0_ap.sra @[el2_lib.scala 162:48]
    _T_106[25] <= io.i0_ap.sra @[el2_lib.scala 162:48]
    _T_106[26] <= io.i0_ap.sra @[el2_lib.scala 162:48]
    _T_106[27] <= io.i0_ap.sra @[el2_lib.scala 162:48]
    _T_106[28] <= io.i0_ap.sra @[el2_lib.scala 162:48]
    _T_106[29] <= io.i0_ap.sra @[el2_lib.scala 162:48]
    _T_106[30] <= io.i0_ap.sra @[el2_lib.scala 162:48]
    node _T_107 = cat(_T_106[0], _T_106[1]) @[Cat.scala 29:58]
    node _T_108 = cat(_T_107, _T_106[2]) @[Cat.scala 29:58]
    node _T_109 = cat(_T_108, _T_106[3]) @[Cat.scala 29:58]
    node _T_110 = cat(_T_109, _T_106[4]) @[Cat.scala 29:58]
    node _T_111 = cat(_T_110, _T_106[5]) @[Cat.scala 29:58]
    node _T_112 = cat(_T_111, _T_106[6]) @[Cat.scala 29:58]
    node _T_113 = cat(_T_112, _T_106[7]) @[Cat.scala 29:58]
    node _T_114 = cat(_T_113, _T_106[8]) @[Cat.scala 29:58]
    node _T_115 = cat(_T_114, _T_106[9]) @[Cat.scala 29:58]
    node _T_116 = cat(_T_115, _T_106[10]) @[Cat.scala 29:58]
    node _T_117 = cat(_T_116, _T_106[11]) @[Cat.scala 29:58]
    node _T_118 = cat(_T_117, _T_106[12]) @[Cat.scala 29:58]
    node _T_119 = cat(_T_118, _T_106[13]) @[Cat.scala 29:58]
    node _T_120 = cat(_T_119, _T_106[14]) @[Cat.scala 29:58]
    node _T_121 = cat(_T_120, _T_106[15]) @[Cat.scala 29:58]
    node _T_122 = cat(_T_121, _T_106[16]) @[Cat.scala 29:58]
    node _T_123 = cat(_T_122, _T_106[17]) @[Cat.scala 29:58]
    node _T_124 = cat(_T_123, _T_106[18]) @[Cat.scala 29:58]
    node _T_125 = cat(_T_124, _T_106[19]) @[Cat.scala 29:58]
    node _T_126 = cat(_T_125, _T_106[20]) @[Cat.scala 29:58]
    node _T_127 = cat(_T_126, _T_106[21]) @[Cat.scala 29:58]
    node _T_128 = cat(_T_127, _T_106[22]) @[Cat.scala 29:58]
    node _T_129 = cat(_T_128, _T_106[23]) @[Cat.scala 29:58]
    node _T_130 = cat(_T_129, _T_106[24]) @[Cat.scala 29:58]
    node _T_131 = cat(_T_130, _T_106[25]) @[Cat.scala 29:58]
    node _T_132 = cat(_T_131, _T_106[26]) @[Cat.scala 29:58]
    node _T_133 = cat(_T_132, _T_106[27]) @[Cat.scala 29:58]
    node _T_134 = cat(_T_133, _T_106[28]) @[Cat.scala 29:58]
    node _T_135 = cat(_T_134, _T_106[29]) @[Cat.scala 29:58]
    node _T_136 = cat(_T_135, _T_106[30]) @[Cat.scala 29:58]
    node _T_137 = bits(io.a_in, 31, 31) @[el2_exu_alu_ctl.scala 67:64]
    wire _T_138 : UInt<1>[31] @[el2_lib.scala 162:48]
    _T_138[0] <= _T_137 @[el2_lib.scala 162:48]
    _T_138[1] <= _T_137 @[el2_lib.scala 162:48]
    _T_138[2] <= _T_137 @[el2_lib.scala 162:48]
    _T_138[3] <= _T_137 @[el2_lib.scala 162:48]
    _T_138[4] <= _T_137 @[el2_lib.scala 162:48]
    _T_138[5] <= _T_137 @[el2_lib.scala 162:48]
    _T_138[6] <= _T_137 @[el2_lib.scala 162:48]
    _T_138[7] <= _T_137 @[el2_lib.scala 162:48]
    _T_138[8] <= _T_137 @[el2_lib.scala 162:48]
    _T_138[9] <= _T_137 @[el2_lib.scala 162:48]
    _T_138[10] <= _T_137 @[el2_lib.scala 162:48]
    _T_138[11] <= _T_137 @[el2_lib.scala 162:48]
    _T_138[12] <= _T_137 @[el2_lib.scala 162:48]
    _T_138[13] <= _T_137 @[el2_lib.scala 162:48]
    _T_138[14] <= _T_137 @[el2_lib.scala 162:48]
    _T_138[15] <= _T_137 @[el2_lib.scala 162:48]
    _T_138[16] <= _T_137 @[el2_lib.scala 162:48]
    _T_138[17] <= _T_137 @[el2_lib.scala 162:48]
    _T_138[18] <= _T_137 @[el2_lib.scala 162:48]
    _T_138[19] <= _T_137 @[el2_lib.scala 162:48]
    _T_138[20] <= _T_137 @[el2_lib.scala 162:48]
    _T_138[21] <= _T_137 @[el2_lib.scala 162:48]
    _T_138[22] <= _T_137 @[el2_lib.scala 162:48]
    _T_138[23] <= _T_137 @[el2_lib.scala 162:48]
    _T_138[24] <= _T_137 @[el2_lib.scala 162:48]
    _T_138[25] <= _T_137 @[el2_lib.scala 162:48]
    _T_138[26] <= _T_137 @[el2_lib.scala 162:48]
    _T_138[27] <= _T_137 @[el2_lib.scala 162:48]
    _T_138[28] <= _T_137 @[el2_lib.scala 162:48]
    _T_138[29] <= _T_137 @[el2_lib.scala 162:48]
    _T_138[30] <= _T_137 @[el2_lib.scala 162:48]
    node _T_139 = cat(_T_138[0], _T_138[1]) @[Cat.scala 29:58]
    node _T_140 = cat(_T_139, _T_138[2]) @[Cat.scala 29:58]
    node _T_141 = cat(_T_140, _T_138[3]) @[Cat.scala 29:58]
    node _T_142 = cat(_T_141, _T_138[4]) @[Cat.scala 29:58]
    node _T_143 = cat(_T_142, _T_138[5]) @[Cat.scala 29:58]
    node _T_144 = cat(_T_143, _T_138[6]) @[Cat.scala 29:58]
    node _T_145 = cat(_T_144, _T_138[7]) @[Cat.scala 29:58]
    node _T_146 = cat(_T_145, _T_138[8]) @[Cat.scala 29:58]
    node _T_147 = cat(_T_146, _T_138[9]) @[Cat.scala 29:58]
    node _T_148 = cat(_T_147, _T_138[10]) @[Cat.scala 29:58]
    node _T_149 = cat(_T_148, _T_138[11]) @[Cat.scala 29:58]
    node _T_150 = cat(_T_149, _T_138[12]) @[Cat.scala 29:58]
    node _T_151 = cat(_T_150, _T_138[13]) @[Cat.scala 29:58]
    node _T_152 = cat(_T_151, _T_138[14]) @[Cat.scala 29:58]
    node _T_153 = cat(_T_152, _T_138[15]) @[Cat.scala 29:58]
    node _T_154 = cat(_T_153, _T_138[16]) @[Cat.scala 29:58]
    node _T_155 = cat(_T_154, _T_138[17]) @[Cat.scala 29:58]
    node _T_156 = cat(_T_155, _T_138[18]) @[Cat.scala 29:58]
    node _T_157 = cat(_T_156, _T_138[19]) @[Cat.scala 29:58]
    node _T_158 = cat(_T_157, _T_138[20]) @[Cat.scala 29:58]
    node _T_159 = cat(_T_158, _T_138[21]) @[Cat.scala 29:58]
    node _T_160 = cat(_T_159, _T_138[22]) @[Cat.scala 29:58]
    node _T_161 = cat(_T_160, _T_138[23]) @[Cat.scala 29:58]
    node _T_162 = cat(_T_161, _T_138[24]) @[Cat.scala 29:58]
    node _T_163 = cat(_T_162, _T_138[25]) @[Cat.scala 29:58]
    node _T_164 = cat(_T_163, _T_138[26]) @[Cat.scala 29:58]
    node _T_165 = cat(_T_164, _T_138[27]) @[Cat.scala 29:58]
    node _T_166 = cat(_T_165, _T_138[28]) @[Cat.scala 29:58]
    node _T_167 = cat(_T_166, _T_138[29]) @[Cat.scala 29:58]
    node _T_168 = cat(_T_167, _T_138[30]) @[Cat.scala 29:58]
    node _T_169 = and(_T_136, _T_168) @[el2_exu_alu_ctl.scala 67:47]
    wire _T_170 : UInt<1>[31] @[el2_lib.scala 162:48]
    _T_170[0] <= io.i0_ap.sll @[el2_lib.scala 162:48]
    _T_170[1] <= io.i0_ap.sll @[el2_lib.scala 162:48]
    _T_170[2] <= io.i0_ap.sll @[el2_lib.scala 162:48]
    _T_170[3] <= io.i0_ap.sll @[el2_lib.scala 162:48]
    _T_170[4] <= io.i0_ap.sll @[el2_lib.scala 162:48]
    _T_170[5] <= io.i0_ap.sll @[el2_lib.scala 162:48]
    _T_170[6] <= io.i0_ap.sll @[el2_lib.scala 162:48]
    _T_170[7] <= io.i0_ap.sll @[el2_lib.scala 162:48]
    _T_170[8] <= io.i0_ap.sll @[el2_lib.scala 162:48]
    _T_170[9] <= io.i0_ap.sll @[el2_lib.scala 162:48]
    _T_170[10] <= io.i0_ap.sll @[el2_lib.scala 162:48]
    _T_170[11] <= io.i0_ap.sll @[el2_lib.scala 162:48]
    _T_170[12] <= io.i0_ap.sll @[el2_lib.scala 162:48]
    _T_170[13] <= io.i0_ap.sll @[el2_lib.scala 162:48]
    _T_170[14] <= io.i0_ap.sll @[el2_lib.scala 162:48]
    _T_170[15] <= io.i0_ap.sll @[el2_lib.scala 162:48]
    _T_170[16] <= io.i0_ap.sll @[el2_lib.scala 162:48]
    _T_170[17] <= io.i0_ap.sll @[el2_lib.scala 162:48]
    _T_170[18] <= io.i0_ap.sll @[el2_lib.scala 162:48]
    _T_170[19] <= io.i0_ap.sll @[el2_lib.scala 162:48]
    _T_170[20] <= io.i0_ap.sll @[el2_lib.scala 162:48]
    _T_170[21] <= io.i0_ap.sll @[el2_lib.scala 162:48]
    _T_170[22] <= io.i0_ap.sll @[el2_lib.scala 162:48]
    _T_170[23] <= io.i0_ap.sll @[el2_lib.scala 162:48]
    _T_170[24] <= io.i0_ap.sll @[el2_lib.scala 162:48]
    _T_170[25] <= io.i0_ap.sll @[el2_lib.scala 162:48]
    _T_170[26] <= io.i0_ap.sll @[el2_lib.scala 162:48]
    _T_170[27] <= io.i0_ap.sll @[el2_lib.scala 162:48]
    _T_170[28] <= io.i0_ap.sll @[el2_lib.scala 162:48]
    _T_170[29] <= io.i0_ap.sll @[el2_lib.scala 162:48]
    _T_170[30] <= io.i0_ap.sll @[el2_lib.scala 162:48]
    node _T_171 = cat(_T_170[0], _T_170[1]) @[Cat.scala 29:58]
    node _T_172 = cat(_T_171, _T_170[2]) @[Cat.scala 29:58]
    node _T_173 = cat(_T_172, _T_170[3]) @[Cat.scala 29:58]
    node _T_174 = cat(_T_173, _T_170[4]) @[Cat.scala 29:58]
    node _T_175 = cat(_T_174, _T_170[5]) @[Cat.scala 29:58]
    node _T_176 = cat(_T_175, _T_170[6]) @[Cat.scala 29:58]
    node _T_177 = cat(_T_176, _T_170[7]) @[Cat.scala 29:58]
    node _T_178 = cat(_T_177, _T_170[8]) @[Cat.scala 29:58]
    node _T_179 = cat(_T_178, _T_170[9]) @[Cat.scala 29:58]
    node _T_180 = cat(_T_179, _T_170[10]) @[Cat.scala 29:58]
    node _T_181 = cat(_T_180, _T_170[11]) @[Cat.scala 29:58]
    node _T_182 = cat(_T_181, _T_170[12]) @[Cat.scala 29:58]
    node _T_183 = cat(_T_182, _T_170[13]) @[Cat.scala 29:58]
    node _T_184 = cat(_T_183, _T_170[14]) @[Cat.scala 29:58]
    node _T_185 = cat(_T_184, _T_170[15]) @[Cat.scala 29:58]
    node _T_186 = cat(_T_185, _T_170[16]) @[Cat.scala 29:58]
    node _T_187 = cat(_T_186, _T_170[17]) @[Cat.scala 29:58]
    node _T_188 = cat(_T_187, _T_170[18]) @[Cat.scala 29:58]
    node _T_189 = cat(_T_188, _T_170[19]) @[Cat.scala 29:58]
    node _T_190 = cat(_T_189, _T_170[20]) @[Cat.scala 29:58]
    node _T_191 = cat(_T_190, _T_170[21]) @[Cat.scala 29:58]
    node _T_192 = cat(_T_191, _T_170[22]) @[Cat.scala 29:58]
    node _T_193 = cat(_T_192, _T_170[23]) @[Cat.scala 29:58]
    node _T_194 = cat(_T_193, _T_170[24]) @[Cat.scala 29:58]
    node _T_195 = cat(_T_194, _T_170[25]) @[Cat.scala 29:58]
    node _T_196 = cat(_T_195, _T_170[26]) @[Cat.scala 29:58]
    node _T_197 = cat(_T_196, _T_170[27]) @[Cat.scala 29:58]
    node _T_198 = cat(_T_197, _T_170[28]) @[Cat.scala 29:58]
    node _T_199 = cat(_T_198, _T_170[29]) @[Cat.scala 29:58]
    node _T_200 = cat(_T_199, _T_170[30]) @[Cat.scala 29:58]
    node _T_201 = bits(io.a_in, 30, 0) @[el2_exu_alu_ctl.scala 67:105]
    node _T_202 = and(_T_200, _T_201) @[el2_exu_alu_ctl.scala 67:96]
    node _T_203 = or(_T_169, _T_202) @[el2_exu_alu_ctl.scala 67:71]
    node _T_204 = asUInt(io.a_in) @[Cat.scala 29:58]
    node _T_205 = cat(_T_203, _T_204) @[Cat.scala 29:58]
    shift_extend <= _T_205 @[el2_exu_alu_ctl.scala 67:16]
    wire shift_long : UInt<63>
    shift_long <= UInt<1>("h00")
    node _T_206 = bits(shift_amount, 4, 0) @[el2_exu_alu_ctl.scala 70:47]
    node _T_207 = dshr(shift_extend, _T_206) @[el2_exu_alu_ctl.scala 70:32]
    shift_long <= _T_207 @[el2_exu_alu_ctl.scala 70:14]
    node _T_208 = bits(shift_long, 31, 0) @[el2_exu_alu_ctl.scala 72:27]
    node _T_209 = bits(shift_mask, 31, 0) @[el2_exu_alu_ctl.scala 72:46]
    node sout = and(_T_208, _T_209) @[el2_exu_alu_ctl.scala 72:34]
    node _T_210 = or(io.i0_ap.sll, io.i0_ap.srl) @[el2_exu_alu_ctl.scala 75:44]
    node sel_shift = or(_T_210, io.i0_ap.sra) @[el2_exu_alu_ctl.scala 75:59]
    node _T_211 = or(io.i0_ap.add, io.i0_ap.sub) @[el2_exu_alu_ctl.scala 76:44]
    node _T_212 = eq(io.i0_ap.slt, UInt<1>("h00")) @[el2_exu_alu_ctl.scala 76:62]
    node sel_adder = and(_T_211, _T_212) @[el2_exu_alu_ctl.scala 76:60]
    node _T_213 = or(io.i0_ap.jal, io.pp_in.bits.pcall) @[el2_exu_alu_ctl.scala 77:44]
    node _T_214 = or(_T_213, io.pp_in.bits.pja) @[el2_exu_alu_ctl.scala 77:66]
    node sel_pc = or(_T_214, io.pp_in.bits.pret) @[el2_exu_alu_ctl.scala 77:86]
    node _T_215 = bits(io.i0_ap.csr_imm, 0, 0) @[el2_exu_alu_ctl.scala 78:50]
    node _T_216 = asSInt(io.b_in) @[el2_exu_alu_ctl.scala 78:66]
    node csr_write_data = mux(_T_215, _T_216, io.a_in) @[el2_exu_alu_ctl.scala 78:32]
    node slt_one = and(io.i0_ap.slt, lt) @[el2_exu_alu_ctl.scala 80:43]
    node _T_217 = cat(io.dec_i0_pc_d, UInt<1>("h00")) @[Cat.scala 29:58]
    node _T_218 = cat(io.dec_alu.dec_i0_br_immed_d, UInt<1>("h00")) @[Cat.scala 29:58]
    node _T_219 = bits(_T_217, 12, 1) @[el2_lib.scala 208:24]
    node _T_220 = bits(_T_218, 12, 1) @[el2_lib.scala 208:40]
    node _T_221 = add(_T_219, _T_220) @[el2_lib.scala 208:31]
    node _T_222 = bits(_T_217, 31, 13) @[el2_lib.scala 209:20]
    node _T_223 = add(_T_222, UInt<1>("h01")) @[el2_lib.scala 209:27]
    node _T_224 = tail(_T_223, 1) @[el2_lib.scala 209:27]
    node _T_225 = bits(_T_217, 31, 13) @[el2_lib.scala 210:20]
    node _T_226 = sub(_T_225, UInt<1>("h01")) @[el2_lib.scala 210:27]
    node _T_227 = tail(_T_226, 1) @[el2_lib.scala 210:27]
    node _T_228 = bits(_T_218, 12, 12) @[el2_lib.scala 211:22]
    node _T_229 = bits(_T_221, 12, 12) @[el2_lib.scala 212:39]
    node _T_230 = eq(_T_229, UInt<1>("h00")) @[el2_lib.scala 212:28]
    node _T_231 = xor(_T_228, _T_230) @[el2_lib.scala 212:26]
    node _T_232 = bits(_T_231, 0, 0) @[el2_lib.scala 212:64]
    node _T_233 = bits(_T_217, 31, 13) @[el2_lib.scala 212:76]
    node _T_234 = eq(_T_228, UInt<1>("h00")) @[el2_lib.scala 213:20]
    node _T_235 = bits(_T_221, 12, 12) @[el2_lib.scala 213:39]
    node _T_236 = and(_T_234, _T_235) @[el2_lib.scala 213:26]
    node _T_237 = bits(_T_236, 0, 0) @[el2_lib.scala 213:64]
    node _T_238 = bits(_T_221, 12, 12) @[el2_lib.scala 214:39]
    node _T_239 = eq(_T_238, UInt<1>("h00")) @[el2_lib.scala 214:28]
    node _T_240 = and(_T_228, _T_239) @[el2_lib.scala 214:26]
    node _T_241 = bits(_T_240, 0, 0) @[el2_lib.scala 214:64]
    node _T_242 = mux(_T_232, _T_233, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_243 = mux(_T_237, _T_224, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_244 = mux(_T_241, _T_227, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_245 = or(_T_242, _T_243) @[Mux.scala 27:72]
    node _T_246 = or(_T_245, _T_244) @[Mux.scala 27:72]
    wire _T_247 : UInt<19> @[Mux.scala 27:72]
    _T_247 <= _T_246 @[Mux.scala 27:72]
    node _T_248 = bits(_T_221, 11, 0) @[el2_lib.scala 214:94]
    node _T_249 = cat(_T_247, _T_248) @[Cat.scala 29:58]
    node pcout = cat(_T_249, UInt<1>("h00")) @[Cat.scala 29:58]
    node _T_250 = bits(lout, 31, 0) @[el2_exu_alu_ctl.scala 86:24]
    node _T_251 = cat(UInt<31>("h00"), slt_one) @[Cat.scala 29:58]
    node _T_252 = or(_T_250, _T_251) @[el2_exu_alu_ctl.scala 86:31]
    node _T_253 = bits(sel_shift, 0, 0) @[el2_exu_alu_ctl.scala 87:15]
    node _T_254 = bits(sout, 31, 0) @[el2_exu_alu_ctl.scala 87:41]
    node _T_255 = bits(sel_adder, 0, 0) @[el2_exu_alu_ctl.scala 88:15]
    node _T_256 = bits(aout, 31, 0) @[el2_exu_alu_ctl.scala 88:41]
    node _T_257 = bits(sel_pc, 0, 0) @[el2_exu_alu_ctl.scala 89:12]
    node _T_258 = bits(io.i0_ap.csr_write, 0, 0) @[el2_exu_alu_ctl.scala 90:24]
    node _T_259 = bits(csr_write_data, 31, 0) @[el2_exu_alu_ctl.scala 90:54]
    node _T_260 = mux(_T_253, _T_254, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_261 = mux(_T_255, _T_256, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_262 = mux(_T_257, pcout, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_263 = mux(_T_258, _T_259, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_264 = or(_T_260, _T_261) @[Mux.scala 27:72]
    node _T_265 = or(_T_264, _T_262) @[Mux.scala 27:72]
    node _T_266 = or(_T_265, _T_263) @[Mux.scala 27:72]
    wire _T_267 : UInt<32> @[Mux.scala 27:72]
    _T_267 <= _T_266 @[Mux.scala 27:72]
    node _T_268 = or(_T_252, _T_267) @[el2_exu_alu_ctl.scala 86:56]
    result <= _T_268 @[el2_exu_alu_ctl.scala 86:16]
    node _T_269 = or(io.i0_ap.jal, io.pp_in.bits.pcall) @[el2_exu_alu_ctl.scala 94:48]
    node _T_270 = or(_T_269, io.pp_in.bits.pja) @[el2_exu_alu_ctl.scala 95:25]
    node any_jal = or(_T_270, io.pp_in.bits.pret) @[el2_exu_alu_ctl.scala 96:25]
    node _T_271 = and(io.i0_ap.beq, eq) @[el2_exu_alu_ctl.scala 99:43]
    node _T_272 = and(io.i0_ap.bne, ne) @[el2_exu_alu_ctl.scala 99:65]
    node _T_273 = or(_T_271, _T_272) @[el2_exu_alu_ctl.scala 99:49]
    node _T_274 = and(io.i0_ap.blt, lt) @[el2_exu_alu_ctl.scala 99:94]
    node _T_275 = or(_T_273, _T_274) @[el2_exu_alu_ctl.scala 99:78]
    node _T_276 = and(io.i0_ap.bge, ge) @[el2_exu_alu_ctl.scala 99:116]
    node _T_277 = or(_T_275, _T_276) @[el2_exu_alu_ctl.scala 99:100]
    node actual_taken = or(_T_277, any_jal) @[el2_exu_alu_ctl.scala 99:122]
    node _T_278 = and(io.dec_alu.dec_i0_alu_decode_d, io.i0_ap.predict_nt) @[el2_exu_alu_ctl.scala 104:61]
    node _T_279 = eq(actual_taken, UInt<1>("h00")) @[el2_exu_alu_ctl.scala 104:85]
    node _T_280 = and(_T_278, _T_279) @[el2_exu_alu_ctl.scala 104:83]
    node _T_281 = eq(any_jal, UInt<1>("h00")) @[el2_exu_alu_ctl.scala 104:101]
    node _T_282 = and(_T_280, _T_281) @[el2_exu_alu_ctl.scala 104:99]
    node _T_283 = and(io.dec_alu.dec_i0_alu_decode_d, io.i0_ap.predict_t) @[el2_exu_alu_ctl.scala 104:145]
    node _T_284 = and(_T_283, actual_taken) @[el2_exu_alu_ctl.scala 104:167]
    node _T_285 = eq(any_jal, UInt<1>("h00")) @[el2_exu_alu_ctl.scala 104:185]
    node _T_286 = and(_T_284, _T_285) @[el2_exu_alu_ctl.scala 104:183]
    node _T_287 = or(_T_282, _T_286) @[el2_exu_alu_ctl.scala 104:111]
    io.pred_correct_out <= _T_287 @[el2_exu_alu_ctl.scala 104:26]
    node _T_288 = bits(any_jal, 0, 0) @[el2_exu_alu_ctl.scala 106:37]
    node _T_289 = bits(aout, 31, 1) @[el2_exu_alu_ctl.scala 106:49]
    node _T_290 = bits(pcout, 31, 1) @[el2_exu_alu_ctl.scala 106:62]
    node _T_291 = mux(_T_288, _T_289, _T_290) @[el2_exu_alu_ctl.scala 106:28]
    io.flush_path_out <= _T_291 @[el2_exu_alu_ctl.scala 106:22]
    node _T_292 = eq(actual_taken, UInt<1>("h00")) @[el2_exu_alu_ctl.scala 109:50]
    node _T_293 = and(io.i0_ap.predict_t, _T_292) @[el2_exu_alu_ctl.scala 109:48]
    node _T_294 = and(io.i0_ap.predict_nt, actual_taken) @[el2_exu_alu_ctl.scala 109:88]
    node cond_mispredict = or(_T_293, _T_294) @[el2_exu_alu_ctl.scala 109:65]
    node _T_295 = bits(aout, 31, 1) @[el2_exu_alu_ctl.scala 112:80]
    node _T_296 = neq(io.pp_in.bits.prett, _T_295) @[el2_exu_alu_ctl.scala 112:72]
    node target_mispredict = and(io.pp_in.bits.pret, _T_296) @[el2_exu_alu_ctl.scala 112:49]
    node _T_297 = or(io.i0_ap.jal, cond_mispredict) @[el2_exu_alu_ctl.scala 114:45]
    node _T_298 = or(_T_297, target_mispredict) @[el2_exu_alu_ctl.scala 114:63]
    node _T_299 = and(_T_298, io.dec_alu.dec_i0_alu_decode_d) @[el2_exu_alu_ctl.scala 114:84]
    node _T_300 = eq(io.flush_upper_x, UInt<1>("h00")) @[el2_exu_alu_ctl.scala 114:119]
    node _T_301 = and(_T_299, _T_300) @[el2_exu_alu_ctl.scala 114:117]
    node _T_302 = eq(io.dec_tlu_flush_lower_r, UInt<1>("h00")) @[el2_exu_alu_ctl.scala 114:141]
    node _T_303 = and(_T_301, _T_302) @[el2_exu_alu_ctl.scala 114:139]
    io.flush_upper_out <= _T_303 @[el2_exu_alu_ctl.scala 114:26]
    node _T_304 = or(io.i0_ap.jal, cond_mispredict) @[el2_exu_alu_ctl.scala 116:53]
    node _T_305 = or(_T_304, target_mispredict) @[el2_exu_alu_ctl.scala 116:71]
    node _T_306 = and(_T_305, io.dec_alu.dec_i0_alu_decode_d) @[el2_exu_alu_ctl.scala 116:92]
    node _T_307 = eq(io.flush_upper_x, UInt<1>("h00")) @[el2_exu_alu_ctl.scala 116:127]
    node _T_308 = and(_T_306, _T_307) @[el2_exu_alu_ctl.scala 116:125]
    node _T_309 = or(_T_308, io.dec_tlu_flush_lower_r) @[el2_exu_alu_ctl.scala 116:147]
    io.dec_alu.exu_flush_final <= _T_309 @[el2_exu_alu_ctl.scala 116:34]
    wire newhist : UInt<2>
    newhist <= UInt<1>("h00")
    node _T_310 = bits(io.pp_in.bits.hist, 1, 1) @[el2_exu_alu_ctl.scala 120:40]
    node _T_311 = bits(io.pp_in.bits.hist, 0, 0) @[el2_exu_alu_ctl.scala 120:65]
    node _T_312 = and(_T_310, _T_311) @[el2_exu_alu_ctl.scala 120:44]
    node _T_313 = bits(io.pp_in.bits.hist, 0, 0) @[el2_exu_alu_ctl.scala 120:92]
    node _T_314 = eq(_T_313, UInt<1>("h00")) @[el2_exu_alu_ctl.scala 120:73]
    node _T_315 = and(_T_314, actual_taken) @[el2_exu_alu_ctl.scala 120:96]
    node _T_316 = or(_T_312, _T_315) @[el2_exu_alu_ctl.scala 120:70]
    node _T_317 = bits(io.pp_in.bits.hist, 1, 1) @[el2_exu_alu_ctl.scala 121:25]
    node _T_318 = eq(_T_317, UInt<1>("h00")) @[el2_exu_alu_ctl.scala 121:6]
    node _T_319 = eq(actual_taken, UInt<1>("h00")) @[el2_exu_alu_ctl.scala 121:31]
    node _T_320 = and(_T_318, _T_319) @[el2_exu_alu_ctl.scala 121:29]
    node _T_321 = bits(io.pp_in.bits.hist, 1, 1) @[el2_exu_alu_ctl.scala 121:68]
    node _T_322 = and(_T_321, actual_taken) @[el2_exu_alu_ctl.scala 121:72]
    node _T_323 = or(_T_320, _T_322) @[el2_exu_alu_ctl.scala 121:47]
    node _T_324 = cat(_T_316, _T_323) @[Cat.scala 29:58]
    newhist <= _T_324 @[el2_exu_alu_ctl.scala 120:14]
    io.predict_p_out.bits.way <= io.pp_in.bits.way @[el2_exu_alu_ctl.scala 123:30]
    io.predict_p_out.bits.pja <= io.pp_in.bits.pja @[el2_exu_alu_ctl.scala 123:30]
    io.predict_p_out.bits.pret <= io.pp_in.bits.pret @[el2_exu_alu_ctl.scala 123:30]
    io.predict_p_out.bits.pcall <= io.pp_in.bits.pcall @[el2_exu_alu_ctl.scala 123:30]
    io.predict_p_out.bits.prett <= io.pp_in.bits.prett @[el2_exu_alu_ctl.scala 123:30]
    io.predict_p_out.bits.br_start_error <= io.pp_in.bits.br_start_error @[el2_exu_alu_ctl.scala 123:30]
    io.predict_p_out.bits.br_error <= io.pp_in.bits.br_error @[el2_exu_alu_ctl.scala 123:30]
    io.predict_p_out.bits.toffset <= io.pp_in.bits.toffset @[el2_exu_alu_ctl.scala 123:30]
    io.predict_p_out.bits.hist <= io.pp_in.bits.hist @[el2_exu_alu_ctl.scala 123:30]
    io.predict_p_out.bits.pc4 <= io.pp_in.bits.pc4 @[el2_exu_alu_ctl.scala 123:30]
    io.predict_p_out.bits.boffset <= io.pp_in.bits.boffset @[el2_exu_alu_ctl.scala 123:30]
    io.predict_p_out.bits.ataken <= io.pp_in.bits.ataken @[el2_exu_alu_ctl.scala 123:30]
    io.predict_p_out.bits.misp <= io.pp_in.bits.misp @[el2_exu_alu_ctl.scala 123:30]
    io.predict_p_out.valid <= io.pp_in.valid @[el2_exu_alu_ctl.scala 123:30]
    node _T_325 = eq(io.flush_upper_x, UInt<1>("h00")) @[el2_exu_alu_ctl.scala 124:38]
    node _T_326 = eq(io.dec_tlu_flush_lower_r, UInt<1>("h00")) @[el2_exu_alu_ctl.scala 124:58]
    node _T_327 = and(_T_325, _T_326) @[el2_exu_alu_ctl.scala 124:56]
    node _T_328 = or(cond_mispredict, target_mispredict) @[el2_exu_alu_ctl.scala 124:103]
    node _T_329 = and(_T_327, _T_328) @[el2_exu_alu_ctl.scala 124:84]
    io.predict_p_out.bits.misp <= _T_329 @[el2_exu_alu_ctl.scala 124:35]
    io.predict_p_out.bits.ataken <= actual_taken @[el2_exu_alu_ctl.scala 125:35]
    io.predict_p_out.bits.hist <= newhist @[el2_exu_alu_ctl.scala 126:35]
    
  extmodule gated_latch_20 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_20 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_20 @[el2_lib.scala 474:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[el2_lib.scala 475:14]
    clkhdr.CK <= io.clk @[el2_lib.scala 476:18]
    clkhdr.EN <= io.en @[el2_lib.scala 477:18]
    clkhdr.SE <= io.scan_mode @[el2_lib.scala 478:18]
    
  extmodule gated_latch_21 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_21 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_21 @[el2_lib.scala 474:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[el2_lib.scala 475:14]
    clkhdr.CK <= io.clk @[el2_lib.scala 476:18]
    clkhdr.EN <= io.en @[el2_lib.scala 477:18]
    clkhdr.SE <= io.scan_mode @[el2_lib.scala 478:18]
    
  extmodule gated_latch_22 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_22 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_22 @[el2_lib.scala 474:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[el2_lib.scala 475:14]
    clkhdr.CK <= io.clk @[el2_lib.scala 476:18]
    clkhdr.EN <= io.en @[el2_lib.scala 477:18]
    clkhdr.SE <= io.scan_mode @[el2_lib.scala 478:18]
    
  module el2_exu_mul_ctl : 
    input clock : Clock
    input reset : AsyncReset
    output io : {flip scan_mode : UInt<1>, flip mul_p : {valid : UInt<1>, bits : {rs1_sign : UInt<1>, rs2_sign : UInt<1>, low : UInt<1>, bext : UInt<1>, bdep : UInt<1>, clmul : UInt<1>, clmulh : UInt<1>, clmulr : UInt<1>, grev : UInt<1>, shfl : UInt<1>, unshfl : UInt<1>, crc32_b : UInt<1>, crc32_h : UInt<1>, crc32_w : UInt<1>, crc32c_b : UInt<1>, crc32c_h : UInt<1>, crc32c_w : UInt<1>, bfp : UInt<1>}}, flip rs1_in : UInt<32>, flip rs2_in : UInt<32>, result_x : UInt<32>}
    
    wire rs1_ext_in : SInt<33>
    rs1_ext_in <= asSInt(UInt<1>("h00"))
    wire rs2_ext_in : SInt<33>
    rs2_ext_in <= asSInt(UInt<1>("h00"))
    wire rs1_x : SInt<33>
    rs1_x <= asSInt(UInt<1>("h00"))
    wire rs2_x : SInt<33>
    rs2_x <= asSInt(UInt<1>("h00"))
    wire prod_x : SInt<66>
    prod_x <= asSInt(UInt<1>("h00"))
    wire low_x : UInt<1>
    low_x <= UInt<1>("h00")
    node _T = bits(io.rs1_in, 31, 31) @[el2_exu_mul_ctl.scala 26:55]
    node _T_1 = and(io.mul_p.bits.rs1_sign, _T) @[el2_exu_mul_ctl.scala 26:44]
    node _T_2 = cat(_T_1, io.rs1_in) @[Cat.scala 29:58]
    node _T_3 = asSInt(_T_2) @[el2_exu_mul_ctl.scala 26:71]
    rs1_ext_in <= _T_3 @[el2_exu_mul_ctl.scala 26:14]
    node _T_4 = bits(io.rs2_in, 31, 31) @[el2_exu_mul_ctl.scala 27:55]
    node _T_5 = and(io.mul_p.bits.rs2_sign, _T_4) @[el2_exu_mul_ctl.scala 27:44]
    node _T_6 = cat(_T_5, io.rs2_in) @[Cat.scala 29:58]
    node _T_7 = asSInt(_T_6) @[el2_exu_mul_ctl.scala 27:71]
    rs2_ext_in <= _T_7 @[el2_exu_mul_ctl.scala 27:14]
    node _T_8 = bits(io.mul_p.valid, 0, 0) @[el2_exu_mul_ctl.scala 29:52]
    inst rvclkhdr of rvclkhdr_20 @[el2_lib.scala 508:23]
    rvclkhdr.clock <= clock
    rvclkhdr.reset <= reset
    rvclkhdr.io.clk <= clock @[el2_lib.scala 510:18]
    rvclkhdr.io.en <= _T_8 @[el2_lib.scala 511:17]
    rvclkhdr.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24]
    reg _T_9 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16]
    _T_9 <= io.mul_p.bits.low @[el2_lib.scala 514:16]
    low_x <= _T_9 @[el2_exu_mul_ctl.scala 29:9]
    node _T_10 = bits(io.mul_p.valid, 0, 0) @[el2_exu_mul_ctl.scala 30:44]
    inst rvclkhdr_1 of rvclkhdr_21 @[el2_lib.scala 528:23]
    rvclkhdr_1.clock <= clock
    rvclkhdr_1.reset <= reset
    rvclkhdr_1.io.clk <= clock @[el2_lib.scala 530:18]
    rvclkhdr_1.io.en <= _T_10 @[el2_lib.scala 531:17]
    rvclkhdr_1.io.scan_mode <= io.scan_mode @[el2_lib.scala 532:24]
    reg _T_11 : SInt, rvclkhdr_1.io.l1clk with : (reset => (reset, asSInt(UInt<1>("h00")))) @[el2_lib.scala 534:16]
    _T_11 <= rs1_ext_in @[el2_lib.scala 534:16]
    rs1_x <= _T_11 @[el2_exu_mul_ctl.scala 30:9]
    node _T_12 = bits(io.mul_p.valid, 0, 0) @[el2_exu_mul_ctl.scala 31:45]
    inst rvclkhdr_2 of rvclkhdr_22 @[el2_lib.scala 528:23]
    rvclkhdr_2.clock <= clock
    rvclkhdr_2.reset <= reset
    rvclkhdr_2.io.clk <= clock @[el2_lib.scala 530:18]
    rvclkhdr_2.io.en <= _T_12 @[el2_lib.scala 531:17]
    rvclkhdr_2.io.scan_mode <= io.scan_mode @[el2_lib.scala 532:24]
    reg _T_13 : SInt, rvclkhdr_2.io.l1clk with : (reset => (reset, asSInt(UInt<1>("h00")))) @[el2_lib.scala 534:16]
    _T_13 <= rs2_ext_in @[el2_lib.scala 534:16]
    rs2_x <= _T_13 @[el2_exu_mul_ctl.scala 31:9]
    node _T_14 = mul(rs1_x, rs2_x) @[el2_exu_mul_ctl.scala 33:20]
    prod_x <= _T_14 @[el2_exu_mul_ctl.scala 33:10]
    node _T_15 = bits(low_x, 0, 0) @[el2_exu_mul_ctl.scala 34:36]
    node _T_16 = eq(_T_15, UInt<1>("h00")) @[el2_exu_mul_ctl.scala 34:29]
    node _T_17 = bits(prod_x, 63, 32) @[el2_exu_mul_ctl.scala 34:52]
    node _T_18 = bits(low_x, 0, 0) @[el2_exu_mul_ctl.scala 34:67]
    node _T_19 = bits(prod_x, 31, 0) @[el2_exu_mul_ctl.scala 34:83]
    node _T_20 = mux(_T_16, _T_17, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_21 = mux(_T_18, _T_19, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_22 = or(_T_20, _T_21) @[Mux.scala 27:72]
    wire _T_23 : UInt<32> @[Mux.scala 27:72]
    _T_23 <= _T_22 @[Mux.scala 27:72]
    io.result_x <= _T_23 @[el2_exu_mul_ctl.scala 34:15]
    
  extmodule gated_latch_23 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_23 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_23 @[el2_lib.scala 474:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[el2_lib.scala 475:14]
    clkhdr.CK <= io.clk @[el2_lib.scala 476:18]
    clkhdr.EN <= io.en @[el2_lib.scala 477:18]
    clkhdr.SE <= io.scan_mode @[el2_lib.scala 478:18]
    
  extmodule gated_latch_24 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_24 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_24 @[el2_lib.scala 474:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[el2_lib.scala 475:14]
    clkhdr.CK <= io.clk @[el2_lib.scala 476:18]
    clkhdr.EN <= io.en @[el2_lib.scala 477:18]
    clkhdr.SE <= io.scan_mode @[el2_lib.scala 478:18]
    
  extmodule gated_latch_25 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_25 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_25 @[el2_lib.scala 474:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[el2_lib.scala 475:14]
    clkhdr.CK <= io.clk @[el2_lib.scala 476:18]
    clkhdr.EN <= io.en @[el2_lib.scala 477:18]
    clkhdr.SE <= io.scan_mode @[el2_lib.scala 478:18]
    
  extmodule gated_latch_26 : 
    output Q : Clock
    input CK : Clock
    input EN : UInt<1>
    input SE : UInt<1>
    
    defname = gated_latch
    
    
  module rvclkhdr_26 : 
    input clock : Clock
    input reset : Reset
    output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
    
    inst clkhdr of gated_latch_26 @[el2_lib.scala 474:26]
    clkhdr.SE is invalid
    clkhdr.EN is invalid
    clkhdr.CK is invalid
    clkhdr.Q is invalid
    io.l1clk <= clkhdr.Q @[el2_lib.scala 475:14]
    clkhdr.CK <= io.clk @[el2_lib.scala 476:18]
    clkhdr.EN <= io.en @[el2_lib.scala 477:18]
    clkhdr.SE <= io.scan_mode @[el2_lib.scala 478:18]
    
  module el2_exu_div_ctl : 
    input clock : Clock
    input reset : AsyncReset
    output io : {flip scan_mode : UInt<1>, flip dividend : UInt<32>, flip divisor : UInt<32>, dec_div : {flip div_p : {valid : UInt<1>, bits : {unsign : UInt<1>, rem : UInt<1>}}, flip dec_div_cancel : UInt<1>, exu_div_result : UInt<32>, exu_div_wren : UInt<1>}}
    
    wire run_state : UInt<1>
    run_state <= UInt<1>("h00")
    wire count : UInt<6>
    count <= UInt<6>("h00")
    wire m_ff : UInt<33>
    m_ff <= UInt<33>("h00")
    wire q_in : UInt<33>
    q_in <= UInt<33>("h00")
    wire q_ff : UInt<33>
    q_ff <= UInt<33>("h00")
    wire a_in : UInt<33>
    a_in <= UInt<33>("h00")
    wire a_ff : UInt<33>
    a_ff <= UInt<33>("h00")
    wire m_eff : UInt<33>
    m_eff <= UInt<33>("h00")
    wire dividend_neg_ff : UInt<1>
    dividend_neg_ff <= UInt<1>("h00")
    wire divisor_neg_ff : UInt<1>
    divisor_neg_ff <= UInt<1>("h00")
    wire dividend_comp : UInt<32>
    dividend_comp <= UInt<32>("h00")
    wire q_ff_comp : UInt<32>
    q_ff_comp <= UInt<32>("h00")
    wire a_ff_comp : UInt<32>
    a_ff_comp <= UInt<32>("h00")
    wire sign_ff : UInt<1>
    sign_ff <= UInt<1>("h00")
    wire rem_ff : UInt<1>
    rem_ff <= UInt<1>("h00")
    wire add : UInt<1>
    add <= UInt<1>("h00")
    wire a_eff : UInt<33>
    a_eff <= UInt<33>("h00")
    wire a_eff_shift : UInt<56>
    a_eff_shift <= UInt<56>("h00")
    wire rem_correct : UInt<1>
    rem_correct <= UInt<1>("h00")
    wire valid_ff_x : UInt<1>
    valid_ff_x <= UInt<1>("h00")
    wire finish_ff : UInt<1>
    finish_ff <= UInt<1>("h00")
    wire smallnum_case_ff : UInt<1>
    smallnum_case_ff <= UInt<1>("h00")
    wire smallnum_ff : UInt<4>
    smallnum_ff <= UInt<4>("h00")
    wire smallnum_case : UInt<1>
    smallnum_case <= UInt<1>("h00")
    wire count_in : UInt<6>
    count_in <= UInt<6>("h00")
    wire dividend_eff : UInt<32>
    dividend_eff <= UInt<32>("h00")
    wire a_shift : UInt<33>
    a_shift <= UInt<33>("h00")
    node _T = eq(io.dec_div.dec_div_cancel, UInt<1>("h00")) @[el2_exu_div_ctl.scala 55:30]
    node valid_x = and(valid_ff_x, _T) @[el2_exu_div_ctl.scala 55:28]
    node _T_1 = bits(q_ff, 31, 4) @[el2_exu_div_ctl.scala 61:27]
    node _T_2 = eq(_T_1, UInt<1>("h00")) @[el2_exu_div_ctl.scala 61:34]
    node _T_3 = bits(m_ff, 31, 4) @[el2_exu_div_ctl.scala 61:50]
    node _T_4 = eq(_T_3, UInt<1>("h00")) @[el2_exu_div_ctl.scala 61:57]
    node _T_5 = and(_T_2, _T_4) @[el2_exu_div_ctl.scala 61:43]
    node _T_6 = bits(m_ff, 31, 0) @[el2_exu_div_ctl.scala 61:73]
    node _T_7 = neq(_T_6, UInt<1>("h00")) @[el2_exu_div_ctl.scala 61:80]
    node _T_8 = and(_T_5, _T_7) @[el2_exu_div_ctl.scala 61:66]
    node _T_9 = eq(rem_ff, UInt<1>("h00")) @[el2_exu_div_ctl.scala 61:91]
    node _T_10 = and(_T_8, _T_9) @[el2_exu_div_ctl.scala 61:89]
    node _T_11 = and(_T_10, valid_x) @[el2_exu_div_ctl.scala 61:99]
    node _T_12 = bits(q_ff, 31, 0) @[el2_exu_div_ctl.scala 62:11]
    node _T_13 = eq(_T_12, UInt<1>("h00")) @[el2_exu_div_ctl.scala 62:18]
    node _T_14 = bits(m_ff, 31, 0) @[el2_exu_div_ctl.scala 62:34]
    node _T_15 = neq(_T_14, UInt<1>("h00")) @[el2_exu_div_ctl.scala 62:41]
    node _T_16 = and(_T_13, _T_15) @[el2_exu_div_ctl.scala 62:27]
    node _T_17 = eq(rem_ff, UInt<1>("h00")) @[el2_exu_div_ctl.scala 62:52]
    node _T_18 = and(_T_16, _T_17) @[el2_exu_div_ctl.scala 62:50]
    node _T_19 = and(_T_18, valid_x) @[el2_exu_div_ctl.scala 62:60]
    node _T_20 = or(_T_11, _T_19) @[el2_exu_div_ctl.scala 61:110]
    smallnum_case <= _T_20 @[el2_exu_div_ctl.scala 61:17]
    node pat1 = bits(q_ff, 3, 3) @[el2_exu_div_ctl.scala 65:57]
    node _T_21 = bits(m_ff, 3, 3) @[el2_exu_div_ctl.scala 66:74]
    node _T_22 = eq(_T_21, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_23 = bits(m_ff, 2, 2) @[el2_exu_div_ctl.scala 66:74]
    node _T_24 = eq(_T_23, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_25 = bits(m_ff, 1, 1) @[el2_exu_div_ctl.scala 66:74]
    node _T_26 = eq(_T_25, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_27 = and(_T_22, _T_24) @[el2_exu_div_ctl.scala 66:94]
    node pat2 = and(_T_27, _T_26) @[el2_exu_div_ctl.scala 66:94]
    node _T_28 = and(pat1, pat2) @[el2_exu_div_ctl.scala 67:10]
    node pat1_1 = bits(q_ff, 3, 3) @[el2_exu_div_ctl.scala 65:57]
    node _T_29 = bits(m_ff, 3, 3) @[el2_exu_div_ctl.scala 66:74]
    node _T_30 = eq(_T_29, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_31 = bits(m_ff, 2, 2) @[el2_exu_div_ctl.scala 66:74]
    node _T_32 = eq(_T_31, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node pat2_1 = and(_T_30, _T_32) @[el2_exu_div_ctl.scala 66:94]
    node _T_33 = and(pat1_1, pat2_1) @[el2_exu_div_ctl.scala 67:10]
    node _T_34 = bits(m_ff, 0, 0) @[el2_exu_div_ctl.scala 73:37]
    node _T_35 = eq(_T_34, UInt<1>("h00")) @[el2_exu_div_ctl.scala 73:32]
    node _T_36 = and(_T_33, _T_35) @[el2_exu_div_ctl.scala 73:30]
    node pat1_2 = bits(q_ff, 2, 2) @[el2_exu_div_ctl.scala 65:57]
    node _T_37 = bits(m_ff, 3, 3) @[el2_exu_div_ctl.scala 66:74]
    node _T_38 = eq(_T_37, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_39 = bits(m_ff, 2, 2) @[el2_exu_div_ctl.scala 66:74]
    node _T_40 = eq(_T_39, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_41 = bits(m_ff, 1, 1) @[el2_exu_div_ctl.scala 66:74]
    node _T_42 = eq(_T_41, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_43 = and(_T_38, _T_40) @[el2_exu_div_ctl.scala 66:94]
    node pat2_2 = and(_T_43, _T_42) @[el2_exu_div_ctl.scala 66:94]
    node _T_44 = and(pat1_2, pat2_2) @[el2_exu_div_ctl.scala 67:10]
    node _T_45 = or(_T_36, _T_44) @[el2_exu_div_ctl.scala 73:41]
    node _T_46 = bits(q_ff, 3, 3) @[el2_exu_div_ctl.scala 65:57]
    node _T_47 = bits(q_ff, 2, 2) @[el2_exu_div_ctl.scala 65:57]
    node pat1_3 = and(_T_46, _T_47) @[el2_exu_div_ctl.scala 65:94]
    node _T_48 = bits(m_ff, 3, 3) @[el2_exu_div_ctl.scala 66:74]
    node _T_49 = eq(_T_48, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_50 = bits(m_ff, 2, 2) @[el2_exu_div_ctl.scala 66:74]
    node _T_51 = eq(_T_50, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node pat2_3 = and(_T_49, _T_51) @[el2_exu_div_ctl.scala 66:94]
    node _T_52 = and(pat1_3, pat2_3) @[el2_exu_div_ctl.scala 67:10]
    node _T_53 = or(_T_45, _T_52) @[el2_exu_div_ctl.scala 73:73]
    node pat1_4 = bits(q_ff, 2, 2) @[el2_exu_div_ctl.scala 65:57]
    node _T_54 = bits(m_ff, 3, 3) @[el2_exu_div_ctl.scala 66:74]
    node _T_55 = eq(_T_54, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_56 = bits(m_ff, 2, 2) @[el2_exu_div_ctl.scala 66:74]
    node _T_57 = eq(_T_56, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node pat2_4 = and(_T_55, _T_57) @[el2_exu_div_ctl.scala 66:94]
    node _T_58 = and(pat1_4, pat2_4) @[el2_exu_div_ctl.scala 67:10]
    node _T_59 = bits(m_ff, 0, 0) @[el2_exu_div_ctl.scala 75:37]
    node _T_60 = eq(_T_59, UInt<1>("h00")) @[el2_exu_div_ctl.scala 75:32]
    node _T_61 = and(_T_58, _T_60) @[el2_exu_div_ctl.scala 75:30]
    node pat1_5 = bits(q_ff, 1, 1) @[el2_exu_div_ctl.scala 65:57]
    node _T_62 = bits(m_ff, 3, 3) @[el2_exu_div_ctl.scala 66:74]
    node _T_63 = eq(_T_62, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_64 = bits(m_ff, 2, 2) @[el2_exu_div_ctl.scala 66:74]
    node _T_65 = eq(_T_64, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_66 = bits(m_ff, 1, 1) @[el2_exu_div_ctl.scala 66:74]
    node _T_67 = eq(_T_66, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_68 = and(_T_63, _T_65) @[el2_exu_div_ctl.scala 66:94]
    node pat2_5 = and(_T_68, _T_67) @[el2_exu_div_ctl.scala 66:94]
    node _T_69 = and(pat1_5, pat2_5) @[el2_exu_div_ctl.scala 67:10]
    node _T_70 = or(_T_61, _T_69) @[el2_exu_div_ctl.scala 75:41]
    node pat1_6 = bits(q_ff, 3, 3) @[el2_exu_div_ctl.scala 65:57]
    node _T_71 = bits(m_ff, 3, 3) @[el2_exu_div_ctl.scala 66:74]
    node _T_72 = eq(_T_71, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_73 = bits(m_ff, 1, 1) @[el2_exu_div_ctl.scala 66:74]
    node _T_74 = eq(_T_73, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node pat2_6 = and(_T_72, _T_74) @[el2_exu_div_ctl.scala 66:94]
    node _T_75 = and(pat1_6, pat2_6) @[el2_exu_div_ctl.scala 67:10]
    node _T_76 = bits(m_ff, 0, 0) @[el2_exu_div_ctl.scala 75:110]
    node _T_77 = eq(_T_76, UInt<1>("h00")) @[el2_exu_div_ctl.scala 75:105]
    node _T_78 = and(_T_75, _T_77) @[el2_exu_div_ctl.scala 75:103]
    node _T_79 = or(_T_70, _T_78) @[el2_exu_div_ctl.scala 75:76]
    node _T_80 = bits(q_ff, 3, 3) @[el2_exu_div_ctl.scala 65:57]
    node _T_81 = bits(q_ff, 2, 2) @[el2_exu_div_ctl.scala 65:74]
    node _T_82 = eq(_T_81, UInt<1>("h00")) @[el2_exu_div_ctl.scala 65:69]
    node pat1_7 = and(_T_80, _T_82) @[el2_exu_div_ctl.scala 65:94]
    node _T_83 = bits(m_ff, 3, 3) @[el2_exu_div_ctl.scala 66:74]
    node _T_84 = eq(_T_83, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_85 = bits(m_ff, 2, 2) @[el2_exu_div_ctl.scala 66:74]
    node _T_86 = eq(_T_85, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_87 = bits(m_ff, 1, 1) @[el2_exu_div_ctl.scala 66:57]
    node _T_88 = bits(m_ff, 0, 0) @[el2_exu_div_ctl.scala 66:57]
    node _T_89 = and(_T_84, _T_86) @[el2_exu_div_ctl.scala 66:94]
    node _T_90 = and(_T_89, _T_87) @[el2_exu_div_ctl.scala 66:94]
    node pat2_7 = and(_T_90, _T_88) @[el2_exu_div_ctl.scala 66:94]
    node _T_91 = and(pat1_7, pat2_7) @[el2_exu_div_ctl.scala 67:10]
    node _T_92 = or(_T_79, _T_91) @[el2_exu_div_ctl.scala 75:114]
    node _T_93 = bits(q_ff, 3, 3) @[el2_exu_div_ctl.scala 65:74]
    node _T_94 = eq(_T_93, UInt<1>("h00")) @[el2_exu_div_ctl.scala 65:69]
    node _T_95 = bits(q_ff, 2, 2) @[el2_exu_div_ctl.scala 65:57]
    node _T_96 = bits(q_ff, 1, 1) @[el2_exu_div_ctl.scala 65:57]
    node _T_97 = and(_T_94, _T_95) @[el2_exu_div_ctl.scala 65:94]
    node pat1_8 = and(_T_97, _T_96) @[el2_exu_div_ctl.scala 65:94]
    node _T_98 = bits(m_ff, 3, 3) @[el2_exu_div_ctl.scala 66:74]
    node _T_99 = eq(_T_98, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_100 = bits(m_ff, 2, 2) @[el2_exu_div_ctl.scala 66:74]
    node _T_101 = eq(_T_100, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node pat2_8 = and(_T_99, _T_101) @[el2_exu_div_ctl.scala 66:94]
    node _T_102 = and(pat1_8, pat2_8) @[el2_exu_div_ctl.scala 67:10]
    node _T_103 = or(_T_92, _T_102) @[el2_exu_div_ctl.scala 76:43]
    node _T_104 = bits(q_ff, 3, 3) @[el2_exu_div_ctl.scala 65:57]
    node _T_105 = bits(q_ff, 2, 2) @[el2_exu_div_ctl.scala 65:57]
    node pat1_9 = and(_T_104, _T_105) @[el2_exu_div_ctl.scala 65:94]
    node _T_106 = bits(m_ff, 3, 3) @[el2_exu_div_ctl.scala 66:74]
    node pat2_9 = eq(_T_106, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_107 = and(pat1_9, pat2_9) @[el2_exu_div_ctl.scala 67:10]
    node _T_108 = bits(m_ff, 0, 0) @[el2_exu_div_ctl.scala 76:111]
    node _T_109 = eq(_T_108, UInt<1>("h00")) @[el2_exu_div_ctl.scala 76:106]
    node _T_110 = and(_T_107, _T_109) @[el2_exu_div_ctl.scala 76:104]
    node _T_111 = or(_T_103, _T_110) @[el2_exu_div_ctl.scala 76:78]
    node _T_112 = bits(q_ff, 3, 3) @[el2_exu_div_ctl.scala 65:57]
    node _T_113 = bits(q_ff, 2, 2) @[el2_exu_div_ctl.scala 65:57]
    node pat1_10 = and(_T_112, _T_113) @[el2_exu_div_ctl.scala 65:94]
    node _T_114 = bits(m_ff, 3, 3) @[el2_exu_div_ctl.scala 66:74]
    node _T_115 = eq(_T_114, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_116 = bits(m_ff, 2, 2) @[el2_exu_div_ctl.scala 66:57]
    node _T_117 = bits(m_ff, 1, 1) @[el2_exu_div_ctl.scala 66:74]
    node _T_118 = eq(_T_117, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_119 = and(_T_115, _T_116) @[el2_exu_div_ctl.scala 66:94]
    node pat2_10 = and(_T_119, _T_118) @[el2_exu_div_ctl.scala 66:94]
    node _T_120 = and(pat1_10, pat2_10) @[el2_exu_div_ctl.scala 67:10]
    node _T_121 = or(_T_111, _T_120) @[el2_exu_div_ctl.scala 76:116]
    node _T_122 = bits(q_ff, 3, 3) @[el2_exu_div_ctl.scala 65:57]
    node _T_123 = bits(q_ff, 1, 1) @[el2_exu_div_ctl.scala 65:57]
    node pat1_11 = and(_T_122, _T_123) @[el2_exu_div_ctl.scala 65:94]
    node _T_124 = bits(m_ff, 3, 3) @[el2_exu_div_ctl.scala 66:74]
    node _T_125 = eq(_T_124, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_126 = bits(m_ff, 1, 1) @[el2_exu_div_ctl.scala 66:74]
    node _T_127 = eq(_T_126, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node pat2_11 = and(_T_125, _T_127) @[el2_exu_div_ctl.scala 66:94]
    node _T_128 = and(pat1_11, pat2_11) @[el2_exu_div_ctl.scala 67:10]
    node _T_129 = or(_T_121, _T_128) @[el2_exu_div_ctl.scala 77:43]
    node _T_130 = bits(q_ff, 3, 3) @[el2_exu_div_ctl.scala 65:57]
    node _T_131 = bits(q_ff, 2, 2) @[el2_exu_div_ctl.scala 65:57]
    node _T_132 = bits(q_ff, 1, 1) @[el2_exu_div_ctl.scala 65:57]
    node _T_133 = and(_T_130, _T_131) @[el2_exu_div_ctl.scala 65:94]
    node pat1_12 = and(_T_133, _T_132) @[el2_exu_div_ctl.scala 65:94]
    node _T_134 = bits(m_ff, 3, 3) @[el2_exu_div_ctl.scala 66:74]
    node _T_135 = eq(_T_134, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_136 = bits(m_ff, 2, 2) @[el2_exu_div_ctl.scala 66:57]
    node pat2_12 = and(_T_135, _T_136) @[el2_exu_div_ctl.scala 66:94]
    node _T_137 = and(pat1_12, pat2_12) @[el2_exu_div_ctl.scala 67:10]
    node _T_138 = or(_T_129, _T_137) @[el2_exu_div_ctl.scala 77:77]
    node _T_139 = bits(q_ff, 2, 2) @[el2_exu_div_ctl.scala 65:57]
    node _T_140 = bits(q_ff, 1, 1) @[el2_exu_div_ctl.scala 65:57]
    node _T_141 = bits(q_ff, 0, 0) @[el2_exu_div_ctl.scala 65:57]
    node _T_142 = and(_T_139, _T_140) @[el2_exu_div_ctl.scala 65:94]
    node pat1_13 = and(_T_142, _T_141) @[el2_exu_div_ctl.scala 65:94]
    node _T_143 = bits(m_ff, 3, 3) @[el2_exu_div_ctl.scala 66:74]
    node _T_144 = eq(_T_143, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_145 = bits(m_ff, 1, 1) @[el2_exu_div_ctl.scala 66:74]
    node _T_146 = eq(_T_145, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node pat2_13 = and(_T_144, _T_146) @[el2_exu_div_ctl.scala 66:94]
    node _T_147 = and(pat1_13, pat2_13) @[el2_exu_div_ctl.scala 67:10]
    node _T_148 = bits(q_ff, 3, 3) @[el2_exu_div_ctl.scala 65:57]
    node _T_149 = bits(q_ff, 2, 2) @[el2_exu_div_ctl.scala 65:74]
    node _T_150 = eq(_T_149, UInt<1>("h00")) @[el2_exu_div_ctl.scala 65:69]
    node _T_151 = bits(q_ff, 0, 0) @[el2_exu_div_ctl.scala 65:57]
    node _T_152 = and(_T_148, _T_150) @[el2_exu_div_ctl.scala 65:94]
    node pat1_14 = and(_T_152, _T_151) @[el2_exu_div_ctl.scala 65:94]
    node _T_153 = bits(m_ff, 3, 3) @[el2_exu_div_ctl.scala 66:74]
    node _T_154 = eq(_T_153, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_155 = bits(m_ff, 1, 1) @[el2_exu_div_ctl.scala 66:57]
    node _T_156 = bits(m_ff, 0, 0) @[el2_exu_div_ctl.scala 66:57]
    node _T_157 = and(_T_154, _T_155) @[el2_exu_div_ctl.scala 66:94]
    node pat2_14 = and(_T_157, _T_156) @[el2_exu_div_ctl.scala 66:94]
    node _T_158 = and(pat1_14, pat2_14) @[el2_exu_div_ctl.scala 67:10]
    node _T_159 = or(_T_147, _T_158) @[el2_exu_div_ctl.scala 79:44]
    node pat1_15 = bits(q_ff, 2, 2) @[el2_exu_div_ctl.scala 65:57]
    node _T_160 = bits(m_ff, 3, 3) @[el2_exu_div_ctl.scala 66:74]
    node _T_161 = eq(_T_160, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_162 = bits(m_ff, 1, 1) @[el2_exu_div_ctl.scala 66:74]
    node _T_163 = eq(_T_162, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node pat2_15 = and(_T_161, _T_163) @[el2_exu_div_ctl.scala 66:94]
    node _T_164 = and(pat1_15, pat2_15) @[el2_exu_div_ctl.scala 67:10]
    node _T_165 = bits(m_ff, 0, 0) @[el2_exu_div_ctl.scala 79:118]
    node _T_166 = eq(_T_165, UInt<1>("h00")) @[el2_exu_div_ctl.scala 79:113]
    node _T_167 = and(_T_164, _T_166) @[el2_exu_div_ctl.scala 79:111]
    node _T_168 = or(_T_159, _T_167) @[el2_exu_div_ctl.scala 79:84]
    node pat1_16 = bits(q_ff, 1, 1) @[el2_exu_div_ctl.scala 65:57]
    node _T_169 = bits(m_ff, 3, 3) @[el2_exu_div_ctl.scala 66:74]
    node _T_170 = eq(_T_169, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_171 = bits(m_ff, 2, 2) @[el2_exu_div_ctl.scala 66:74]
    node _T_172 = eq(_T_171, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node pat2_16 = and(_T_170, _T_172) @[el2_exu_div_ctl.scala 66:94]
    node _T_173 = and(pat1_16, pat2_16) @[el2_exu_div_ctl.scala 67:10]
    node _T_174 = bits(m_ff, 0, 0) @[el2_exu_div_ctl.scala 80:39]
    node _T_175 = eq(_T_174, UInt<1>("h00")) @[el2_exu_div_ctl.scala 80:34]
    node _T_176 = and(_T_173, _T_175) @[el2_exu_div_ctl.scala 80:32]
    node _T_177 = or(_T_168, _T_176) @[el2_exu_div_ctl.scala 79:126]
    node pat1_17 = bits(q_ff, 0, 0) @[el2_exu_div_ctl.scala 65:57]
    node _T_178 = bits(m_ff, 3, 3) @[el2_exu_div_ctl.scala 66:74]
    node _T_179 = eq(_T_178, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_180 = bits(m_ff, 2, 2) @[el2_exu_div_ctl.scala 66:74]
    node _T_181 = eq(_T_180, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_182 = bits(m_ff, 1, 1) @[el2_exu_div_ctl.scala 66:74]
    node _T_183 = eq(_T_182, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_184 = and(_T_179, _T_181) @[el2_exu_div_ctl.scala 66:94]
    node pat2_17 = and(_T_184, _T_183) @[el2_exu_div_ctl.scala 66:94]
    node _T_185 = and(pat1_17, pat2_17) @[el2_exu_div_ctl.scala 67:10]
    node _T_186 = or(_T_177, _T_185) @[el2_exu_div_ctl.scala 80:46]
    node _T_187 = bits(q_ff, 3, 3) @[el2_exu_div_ctl.scala 65:74]
    node _T_188 = eq(_T_187, UInt<1>("h00")) @[el2_exu_div_ctl.scala 65:69]
    node _T_189 = bits(q_ff, 2, 2) @[el2_exu_div_ctl.scala 65:57]
    node _T_190 = bits(q_ff, 1, 1) @[el2_exu_div_ctl.scala 65:74]
    node _T_191 = eq(_T_190, UInt<1>("h00")) @[el2_exu_div_ctl.scala 65:69]
    node _T_192 = and(_T_188, _T_189) @[el2_exu_div_ctl.scala 65:94]
    node pat1_18 = and(_T_192, _T_191) @[el2_exu_div_ctl.scala 65:94]
    node _T_193 = bits(m_ff, 3, 3) @[el2_exu_div_ctl.scala 66:74]
    node _T_194 = eq(_T_193, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_195 = bits(m_ff, 2, 2) @[el2_exu_div_ctl.scala 66:74]
    node _T_196 = eq(_T_195, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_197 = bits(m_ff, 1, 1) @[el2_exu_div_ctl.scala 66:57]
    node _T_198 = bits(m_ff, 0, 0) @[el2_exu_div_ctl.scala 66:57]
    node _T_199 = and(_T_194, _T_196) @[el2_exu_div_ctl.scala 66:94]
    node _T_200 = and(_T_199, _T_197) @[el2_exu_div_ctl.scala 66:94]
    node pat2_18 = and(_T_200, _T_198) @[el2_exu_div_ctl.scala 66:94]
    node _T_201 = and(pat1_18, pat2_18) @[el2_exu_div_ctl.scala 67:10]
    node _T_202 = or(_T_186, _T_201) @[el2_exu_div_ctl.scala 80:86]
    node _T_203 = bits(q_ff, 3, 3) @[el2_exu_div_ctl.scala 65:74]
    node _T_204 = eq(_T_203, UInt<1>("h00")) @[el2_exu_div_ctl.scala 65:69]
    node _T_205 = bits(q_ff, 2, 2) @[el2_exu_div_ctl.scala 65:57]
    node _T_206 = bits(q_ff, 1, 1) @[el2_exu_div_ctl.scala 65:57]
    node _T_207 = and(_T_204, _T_205) @[el2_exu_div_ctl.scala 65:94]
    node pat1_19 = and(_T_207, _T_206) @[el2_exu_div_ctl.scala 65:94]
    node _T_208 = bits(m_ff, 3, 3) @[el2_exu_div_ctl.scala 66:74]
    node pat2_19 = eq(_T_208, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_209 = and(pat1_19, pat2_19) @[el2_exu_div_ctl.scala 67:10]
    node _T_210 = bits(m_ff, 0, 0) @[el2_exu_div_ctl.scala 81:42]
    node _T_211 = eq(_T_210, UInt<1>("h00")) @[el2_exu_div_ctl.scala 81:37]
    node _T_212 = and(_T_209, _T_211) @[el2_exu_div_ctl.scala 81:35]
    node _T_213 = or(_T_202, _T_212) @[el2_exu_div_ctl.scala 80:128]
    node pat1_20 = bits(q_ff, 3, 3) @[el2_exu_div_ctl.scala 65:57]
    node _T_214 = bits(m_ff, 2, 2) @[el2_exu_div_ctl.scala 66:74]
    node _T_215 = eq(_T_214, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_216 = bits(m_ff, 1, 1) @[el2_exu_div_ctl.scala 66:74]
    node _T_217 = eq(_T_216, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node pat2_20 = and(_T_215, _T_217) @[el2_exu_div_ctl.scala 66:94]
    node _T_218 = and(pat1_20, pat2_20) @[el2_exu_div_ctl.scala 67:10]
    node _T_219 = bits(m_ff, 0, 0) @[el2_exu_div_ctl.scala 81:81]
    node _T_220 = eq(_T_219, UInt<1>("h00")) @[el2_exu_div_ctl.scala 81:76]
    node _T_221 = and(_T_218, _T_220) @[el2_exu_div_ctl.scala 81:74]
    node _T_222 = or(_T_213, _T_221) @[el2_exu_div_ctl.scala 81:46]
    node _T_223 = bits(q_ff, 3, 3) @[el2_exu_div_ctl.scala 65:57]
    node _T_224 = bits(q_ff, 2, 2) @[el2_exu_div_ctl.scala 65:74]
    node _T_225 = eq(_T_224, UInt<1>("h00")) @[el2_exu_div_ctl.scala 65:69]
    node pat1_21 = and(_T_223, _T_225) @[el2_exu_div_ctl.scala 65:94]
    node _T_226 = bits(m_ff, 3, 3) @[el2_exu_div_ctl.scala 66:74]
    node _T_227 = eq(_T_226, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_228 = bits(m_ff, 2, 2) @[el2_exu_div_ctl.scala 66:57]
    node _T_229 = bits(m_ff, 1, 1) @[el2_exu_div_ctl.scala 66:57]
    node _T_230 = and(_T_227, _T_228) @[el2_exu_div_ctl.scala 66:94]
    node pat2_21 = and(_T_230, _T_229) @[el2_exu_div_ctl.scala 66:94]
    node _T_231 = and(pat1_21, pat2_21) @[el2_exu_div_ctl.scala 67:10]
    node _T_232 = or(_T_222, _T_231) @[el2_exu_div_ctl.scala 81:86]
    node _T_233 = bits(q_ff, 3, 3) @[el2_exu_div_ctl.scala 65:74]
    node _T_234 = eq(_T_233, UInt<1>("h00")) @[el2_exu_div_ctl.scala 65:69]
    node _T_235 = bits(q_ff, 2, 2) @[el2_exu_div_ctl.scala 65:57]
    node _T_236 = bits(q_ff, 1, 1) @[el2_exu_div_ctl.scala 65:57]
    node _T_237 = and(_T_234, _T_235) @[el2_exu_div_ctl.scala 65:94]
    node pat1_22 = and(_T_237, _T_236) @[el2_exu_div_ctl.scala 65:94]
    node _T_238 = bits(m_ff, 3, 3) @[el2_exu_div_ctl.scala 66:74]
    node _T_239 = eq(_T_238, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_240 = bits(m_ff, 2, 2) @[el2_exu_div_ctl.scala 66:57]
    node _T_241 = bits(m_ff, 1, 1) @[el2_exu_div_ctl.scala 66:74]
    node _T_242 = eq(_T_241, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_243 = and(_T_239, _T_240) @[el2_exu_div_ctl.scala 66:94]
    node pat2_22 = and(_T_243, _T_242) @[el2_exu_div_ctl.scala 66:94]
    node _T_244 = and(pat1_22, pat2_22) @[el2_exu_div_ctl.scala 67:10]
    node _T_245 = or(_T_232, _T_244) @[el2_exu_div_ctl.scala 81:128]
    node _T_246 = bits(q_ff, 3, 3) @[el2_exu_div_ctl.scala 65:74]
    node _T_247 = eq(_T_246, UInt<1>("h00")) @[el2_exu_div_ctl.scala 65:69]
    node _T_248 = bits(q_ff, 2, 2) @[el2_exu_div_ctl.scala 65:57]
    node _T_249 = bits(q_ff, 0, 0) @[el2_exu_div_ctl.scala 65:57]
    node _T_250 = and(_T_247, _T_248) @[el2_exu_div_ctl.scala 65:94]
    node pat1_23 = and(_T_250, _T_249) @[el2_exu_div_ctl.scala 65:94]
    node _T_251 = bits(m_ff, 3, 3) @[el2_exu_div_ctl.scala 66:74]
    node _T_252 = eq(_T_251, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_253 = bits(m_ff, 1, 1) @[el2_exu_div_ctl.scala 66:74]
    node _T_254 = eq(_T_253, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node pat2_23 = and(_T_252, _T_254) @[el2_exu_div_ctl.scala 66:94]
    node _T_255 = and(pat1_23, pat2_23) @[el2_exu_div_ctl.scala 67:10]
    node _T_256 = or(_T_245, _T_255) @[el2_exu_div_ctl.scala 82:46]
    node _T_257 = bits(q_ff, 3, 3) @[el2_exu_div_ctl.scala 65:57]
    node _T_258 = bits(q_ff, 2, 2) @[el2_exu_div_ctl.scala 65:74]
    node _T_259 = eq(_T_258, UInt<1>("h00")) @[el2_exu_div_ctl.scala 65:69]
    node _T_260 = bits(q_ff, 1, 1) @[el2_exu_div_ctl.scala 65:74]
    node _T_261 = eq(_T_260, UInt<1>("h00")) @[el2_exu_div_ctl.scala 65:69]
    node _T_262 = and(_T_257, _T_259) @[el2_exu_div_ctl.scala 65:94]
    node pat1_24 = and(_T_262, _T_261) @[el2_exu_div_ctl.scala 65:94]
    node _T_263 = bits(m_ff, 3, 3) @[el2_exu_div_ctl.scala 66:74]
    node _T_264 = eq(_T_263, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_265 = bits(m_ff, 2, 2) @[el2_exu_div_ctl.scala 66:57]
    node _T_266 = bits(m_ff, 0, 0) @[el2_exu_div_ctl.scala 66:57]
    node _T_267 = and(_T_264, _T_265) @[el2_exu_div_ctl.scala 66:94]
    node pat2_24 = and(_T_267, _T_266) @[el2_exu_div_ctl.scala 66:94]
    node _T_268 = and(pat1_24, pat2_24) @[el2_exu_div_ctl.scala 67:10]
    node _T_269 = or(_T_256, _T_268) @[el2_exu_div_ctl.scala 82:86]
    node _T_270 = bits(q_ff, 2, 2) @[el2_exu_div_ctl.scala 65:74]
    node _T_271 = eq(_T_270, UInt<1>("h00")) @[el2_exu_div_ctl.scala 65:69]
    node _T_272 = bits(q_ff, 1, 1) @[el2_exu_div_ctl.scala 65:57]
    node _T_273 = bits(q_ff, 0, 0) @[el2_exu_div_ctl.scala 65:57]
    node _T_274 = and(_T_271, _T_272) @[el2_exu_div_ctl.scala 65:94]
    node pat1_25 = and(_T_274, _T_273) @[el2_exu_div_ctl.scala 65:94]
    node _T_275 = bits(m_ff, 3, 3) @[el2_exu_div_ctl.scala 66:74]
    node _T_276 = eq(_T_275, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_277 = bits(m_ff, 2, 2) @[el2_exu_div_ctl.scala 66:74]
    node _T_278 = eq(_T_277, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node pat2_25 = and(_T_276, _T_278) @[el2_exu_div_ctl.scala 66:94]
    node _T_279 = and(pat1_25, pat2_25) @[el2_exu_div_ctl.scala 67:10]
    node _T_280 = or(_T_269, _T_279) @[el2_exu_div_ctl.scala 82:128]
    node _T_281 = bits(q_ff, 3, 3) @[el2_exu_div_ctl.scala 65:57]
    node _T_282 = bits(q_ff, 2, 2) @[el2_exu_div_ctl.scala 65:57]
    node pat1_26 = and(_T_281, _T_282) @[el2_exu_div_ctl.scala 65:94]
    node _T_283 = bits(m_ff, 1, 1) @[el2_exu_div_ctl.scala 66:74]
    node pat2_26 = eq(_T_283, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_284 = and(pat1_26, pat2_26) @[el2_exu_div_ctl.scala 67:10]
    node _T_285 = bits(m_ff, 0, 0) @[el2_exu_div_ctl.scala 83:80]
    node _T_286 = eq(_T_285, UInt<1>("h00")) @[el2_exu_div_ctl.scala 83:75]
    node _T_287 = and(_T_284, _T_286) @[el2_exu_div_ctl.scala 83:73]
    node _T_288 = or(_T_280, _T_287) @[el2_exu_div_ctl.scala 83:46]
    node _T_289 = bits(q_ff, 3, 3) @[el2_exu_div_ctl.scala 65:74]
    node _T_290 = eq(_T_289, UInt<1>("h00")) @[el2_exu_div_ctl.scala 65:69]
    node _T_291 = bits(q_ff, 2, 2) @[el2_exu_div_ctl.scala 65:57]
    node _T_292 = bits(q_ff, 1, 1) @[el2_exu_div_ctl.scala 65:57]
    node _T_293 = bits(q_ff, 0, 0) @[el2_exu_div_ctl.scala 65:57]
    node _T_294 = and(_T_290, _T_291) @[el2_exu_div_ctl.scala 65:94]
    node _T_295 = and(_T_294, _T_292) @[el2_exu_div_ctl.scala 65:94]
    node pat1_27 = and(_T_295, _T_293) @[el2_exu_div_ctl.scala 65:94]
    node _T_296 = bits(m_ff, 3, 3) @[el2_exu_div_ctl.scala 66:74]
    node _T_297 = eq(_T_296, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_298 = bits(m_ff, 2, 2) @[el2_exu_div_ctl.scala 66:57]
    node pat2_27 = and(_T_297, _T_298) @[el2_exu_div_ctl.scala 66:94]
    node _T_299 = and(pat1_27, pat2_27) @[el2_exu_div_ctl.scala 67:10]
    node _T_300 = or(_T_288, _T_299) @[el2_exu_div_ctl.scala 83:86]
    node _T_301 = bits(q_ff, 3, 3) @[el2_exu_div_ctl.scala 65:57]
    node _T_302 = bits(q_ff, 2, 2) @[el2_exu_div_ctl.scala 65:57]
    node pat1_28 = and(_T_301, _T_302) @[el2_exu_div_ctl.scala 65:94]
    node _T_303 = bits(m_ff, 3, 3) @[el2_exu_div_ctl.scala 66:57]
    node _T_304 = bits(m_ff, 2, 2) @[el2_exu_div_ctl.scala 66:74]
    node _T_305 = eq(_T_304, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node pat2_28 = and(_T_303, _T_305) @[el2_exu_div_ctl.scala 66:94]
    node _T_306 = and(pat1_28, pat2_28) @[el2_exu_div_ctl.scala 67:10]
    node _T_307 = or(_T_300, _T_306) @[el2_exu_div_ctl.scala 83:128]
    node _T_308 = bits(q_ff, 3, 3) @[el2_exu_div_ctl.scala 65:57]
    node _T_309 = bits(q_ff, 1, 1) @[el2_exu_div_ctl.scala 65:57]
    node pat1_29 = and(_T_308, _T_309) @[el2_exu_div_ctl.scala 65:94]
    node _T_310 = bits(m_ff, 3, 3) @[el2_exu_div_ctl.scala 66:57]
    node _T_311 = bits(m_ff, 2, 2) @[el2_exu_div_ctl.scala 66:74]
    node _T_312 = eq(_T_311, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_313 = bits(m_ff, 1, 1) @[el2_exu_div_ctl.scala 66:74]
    node _T_314 = eq(_T_313, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_315 = and(_T_310, _T_312) @[el2_exu_div_ctl.scala 66:94]
    node pat2_29 = and(_T_315, _T_314) @[el2_exu_div_ctl.scala 66:94]
    node _T_316 = and(pat1_29, pat2_29) @[el2_exu_div_ctl.scala 67:10]
    node _T_317 = or(_T_307, _T_316) @[el2_exu_div_ctl.scala 84:46]
    node _T_318 = bits(q_ff, 3, 3) @[el2_exu_div_ctl.scala 65:57]
    node _T_319 = bits(q_ff, 0, 0) @[el2_exu_div_ctl.scala 65:57]
    node pat1_30 = and(_T_318, _T_319) @[el2_exu_div_ctl.scala 65:94]
    node _T_320 = bits(m_ff, 2, 2) @[el2_exu_div_ctl.scala 66:74]
    node _T_321 = eq(_T_320, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_322 = bits(m_ff, 1, 1) @[el2_exu_div_ctl.scala 66:74]
    node _T_323 = eq(_T_322, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node pat2_30 = and(_T_321, _T_323) @[el2_exu_div_ctl.scala 66:94]
    node _T_324 = and(pat1_30, pat2_30) @[el2_exu_div_ctl.scala 67:10]
    node _T_325 = or(_T_317, _T_324) @[el2_exu_div_ctl.scala 84:86]
    node _T_326 = bits(q_ff, 3, 3) @[el2_exu_div_ctl.scala 65:57]
    node _T_327 = bits(q_ff, 1, 1) @[el2_exu_div_ctl.scala 65:74]
    node _T_328 = eq(_T_327, UInt<1>("h00")) @[el2_exu_div_ctl.scala 65:69]
    node pat1_31 = and(_T_326, _T_328) @[el2_exu_div_ctl.scala 65:94]
    node _T_329 = bits(m_ff, 3, 3) @[el2_exu_div_ctl.scala 66:74]
    node _T_330 = eq(_T_329, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_331 = bits(m_ff, 2, 2) @[el2_exu_div_ctl.scala 66:57]
    node _T_332 = bits(m_ff, 1, 1) @[el2_exu_div_ctl.scala 66:57]
    node _T_333 = bits(m_ff, 0, 0) @[el2_exu_div_ctl.scala 66:57]
    node _T_334 = and(_T_330, _T_331) @[el2_exu_div_ctl.scala 66:94]
    node _T_335 = and(_T_334, _T_332) @[el2_exu_div_ctl.scala 66:94]
    node pat2_31 = and(_T_335, _T_333) @[el2_exu_div_ctl.scala 66:94]
    node _T_336 = and(pat1_31, pat2_31) @[el2_exu_div_ctl.scala 67:10]
    node _T_337 = or(_T_325, _T_336) @[el2_exu_div_ctl.scala 84:128]
    node _T_338 = bits(q_ff, 3, 3) @[el2_exu_div_ctl.scala 65:57]
    node _T_339 = bits(q_ff, 2, 2) @[el2_exu_div_ctl.scala 65:57]
    node _T_340 = bits(q_ff, 1, 1) @[el2_exu_div_ctl.scala 65:57]
    node _T_341 = and(_T_338, _T_339) @[el2_exu_div_ctl.scala 65:94]
    node pat1_32 = and(_T_341, _T_340) @[el2_exu_div_ctl.scala 65:94]
    node pat2_32 = bits(m_ff, 3, 3) @[el2_exu_div_ctl.scala 66:57]
    node _T_342 = and(pat1_32, pat2_32) @[el2_exu_div_ctl.scala 67:10]
    node _T_343 = bits(m_ff, 0, 0) @[el2_exu_div_ctl.scala 85:82]
    node _T_344 = eq(_T_343, UInt<1>("h00")) @[el2_exu_div_ctl.scala 85:77]
    node _T_345 = and(_T_342, _T_344) @[el2_exu_div_ctl.scala 85:75]
    node _T_346 = or(_T_337, _T_345) @[el2_exu_div_ctl.scala 85:46]
    node _T_347 = bits(q_ff, 3, 3) @[el2_exu_div_ctl.scala 65:57]
    node _T_348 = bits(q_ff, 2, 2) @[el2_exu_div_ctl.scala 65:57]
    node _T_349 = bits(q_ff, 1, 1) @[el2_exu_div_ctl.scala 65:57]
    node _T_350 = and(_T_347, _T_348) @[el2_exu_div_ctl.scala 65:94]
    node pat1_33 = and(_T_350, _T_349) @[el2_exu_div_ctl.scala 65:94]
    node _T_351 = bits(m_ff, 3, 3) @[el2_exu_div_ctl.scala 66:57]
    node _T_352 = bits(m_ff, 1, 1) @[el2_exu_div_ctl.scala 66:74]
    node _T_353 = eq(_T_352, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node pat2_33 = and(_T_351, _T_353) @[el2_exu_div_ctl.scala 66:94]
    node _T_354 = and(pat1_33, pat2_33) @[el2_exu_div_ctl.scala 67:10]
    node _T_355 = or(_T_346, _T_354) @[el2_exu_div_ctl.scala 85:86]
    node _T_356 = bits(q_ff, 3, 3) @[el2_exu_div_ctl.scala 65:57]
    node _T_357 = bits(q_ff, 2, 2) @[el2_exu_div_ctl.scala 65:57]
    node _T_358 = bits(q_ff, 0, 0) @[el2_exu_div_ctl.scala 65:57]
    node _T_359 = and(_T_356, _T_357) @[el2_exu_div_ctl.scala 65:94]
    node pat1_34 = and(_T_359, _T_358) @[el2_exu_div_ctl.scala 65:94]
    node _T_360 = bits(m_ff, 3, 3) @[el2_exu_div_ctl.scala 66:57]
    node _T_361 = bits(m_ff, 1, 1) @[el2_exu_div_ctl.scala 66:74]
    node _T_362 = eq(_T_361, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node pat2_34 = and(_T_360, _T_362) @[el2_exu_div_ctl.scala 66:94]
    node _T_363 = and(pat1_34, pat2_34) @[el2_exu_div_ctl.scala 67:10]
    node _T_364 = or(_T_355, _T_363) @[el2_exu_div_ctl.scala 85:128]
    node _T_365 = bits(q_ff, 3, 3) @[el2_exu_div_ctl.scala 65:57]
    node _T_366 = bits(q_ff, 2, 2) @[el2_exu_div_ctl.scala 65:74]
    node _T_367 = eq(_T_366, UInt<1>("h00")) @[el2_exu_div_ctl.scala 65:69]
    node _T_368 = bits(q_ff, 1, 1) @[el2_exu_div_ctl.scala 65:57]
    node _T_369 = and(_T_365, _T_367) @[el2_exu_div_ctl.scala 65:94]
    node pat1_35 = and(_T_369, _T_368) @[el2_exu_div_ctl.scala 65:94]
    node _T_370 = bits(m_ff, 3, 3) @[el2_exu_div_ctl.scala 66:74]
    node _T_371 = eq(_T_370, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_372 = bits(m_ff, 1, 1) @[el2_exu_div_ctl.scala 66:57]
    node pat2_35 = and(_T_371, _T_372) @[el2_exu_div_ctl.scala 66:94]
    node _T_373 = and(pat1_35, pat2_35) @[el2_exu_div_ctl.scala 67:10]
    node _T_374 = or(_T_364, _T_373) @[el2_exu_div_ctl.scala 86:46]
    node _T_375 = bits(q_ff, 3, 3) @[el2_exu_div_ctl.scala 65:57]
    node _T_376 = bits(q_ff, 1, 1) @[el2_exu_div_ctl.scala 65:57]
    node _T_377 = bits(q_ff, 0, 0) @[el2_exu_div_ctl.scala 65:57]
    node _T_378 = and(_T_375, _T_376) @[el2_exu_div_ctl.scala 65:94]
    node pat1_36 = and(_T_378, _T_377) @[el2_exu_div_ctl.scala 65:94]
    node _T_379 = bits(m_ff, 2, 2) @[el2_exu_div_ctl.scala 66:74]
    node pat2_36 = eq(_T_379, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_380 = and(pat1_36, pat2_36) @[el2_exu_div_ctl.scala 67:10]
    node _T_381 = or(_T_374, _T_380) @[el2_exu_div_ctl.scala 86:86]
    node _T_382 = bits(q_ff, 3, 3) @[el2_exu_div_ctl.scala 65:57]
    node _T_383 = bits(q_ff, 2, 2) @[el2_exu_div_ctl.scala 65:57]
    node _T_384 = bits(q_ff, 1, 1) @[el2_exu_div_ctl.scala 65:57]
    node _T_385 = bits(q_ff, 0, 0) @[el2_exu_div_ctl.scala 65:57]
    node _T_386 = and(_T_382, _T_383) @[el2_exu_div_ctl.scala 65:94]
    node _T_387 = and(_T_386, _T_384) @[el2_exu_div_ctl.scala 65:94]
    node pat1_37 = and(_T_387, _T_385) @[el2_exu_div_ctl.scala 65:94]
    node pat2_37 = bits(m_ff, 3, 3) @[el2_exu_div_ctl.scala 66:57]
    node _T_388 = and(pat1_37, pat2_37) @[el2_exu_div_ctl.scala 67:10]
    node _T_389 = or(_T_381, _T_388) @[el2_exu_div_ctl.scala 86:128]
    node _T_390 = bits(q_ff, 3, 3) @[el2_exu_div_ctl.scala 65:57]
    node _T_391 = bits(q_ff, 1, 1) @[el2_exu_div_ctl.scala 65:57]
    node pat1_38 = and(_T_390, _T_391) @[el2_exu_div_ctl.scala 65:94]
    node _T_392 = bits(m_ff, 2, 2) @[el2_exu_div_ctl.scala 66:74]
    node pat2_38 = eq(_T_392, UInt<1>("h00")) @[el2_exu_div_ctl.scala 66:69]
    node _T_393 = and(pat1_38, pat2_38) @[el2_exu_div_ctl.scala 67:10]
    node _T_394 = bits(m_ff, 0, 0) @[el2_exu_div_ctl.scala 87:79]
    node _T_395 = eq(_T_394, UInt<1>("h00")) @[el2_exu_div_ctl.scala 87:74]
    node _T_396 = and(_T_393, _T_395) @[el2_exu_div_ctl.scala 87:72]
    node _T_397 = or(_T_389, _T_396) @[el2_exu_div_ctl.scala 87:46]
    node _T_398 = cat(_T_138, _T_397) @[Cat.scala 29:58]
    node _T_399 = cat(_T_28, _T_53) @[Cat.scala 29:58]
    node smallnum = cat(_T_399, _T_398) @[Cat.scala 29:58]
    wire shortq_enable_ff : UInt<1>
    shortq_enable_ff <= UInt<1>("h00")
    wire short_dividend : UInt<33>
    short_dividend <= UInt<33>("h00")
    wire shortq_shift_xx : UInt<4>
    shortq_shift_xx <= UInt<4>("h00")
    node _T_400 = bits(q_ff, 31, 31) @[el2_exu_div_ctl.scala 97:40]
    node _T_401 = and(sign_ff, _T_400) @[el2_exu_div_ctl.scala 97:34]
    node _T_402 = bits(q_ff, 31, 0) @[el2_exu_div_ctl.scala 97:49]
    node _T_403 = cat(_T_401, _T_402) @[Cat.scala 29:58]
    short_dividend <= _T_403 @[el2_exu_div_ctl.scala 97:18]
    node _T_404 = bits(short_dividend, 32, 32) @[el2_exu_div_ctl.scala 102:22]
    node _T_405 = bits(_T_404, 0, 0) @[el2_exu_div_ctl.scala 102:27]
    node _T_406 = eq(_T_405, UInt<1>("h00")) @[el2_exu_div_ctl.scala 102:7]
    node _T_407 = bits(short_dividend, 31, 24) @[el2_exu_div_ctl.scala 102:52]
    node _T_408 = mux(UInt<1>("h00"), UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
    node _T_409 = neq(_T_407, _T_408) @[el2_exu_div_ctl.scala 102:60]
    node _T_410 = bits(short_dividend, 32, 32) @[el2_exu_div_ctl.scala 103:21]
    node _T_411 = bits(_T_410, 0, 0) @[el2_exu_div_ctl.scala 103:26]
    node _T_412 = bits(short_dividend, 31, 23) @[el2_exu_div_ctl.scala 103:51]
    node _T_413 = mux(UInt<1>("h01"), UInt<9>("h01ff"), UInt<9>("h00")) @[Bitwise.scala 72:12]
    node _T_414 = neq(_T_412, _T_413) @[el2_exu_div_ctl.scala 103:59]
    node _T_415 = mux(_T_406, _T_409, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_416 = mux(_T_411, _T_414, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_417 = or(_T_415, _T_416) @[Mux.scala 27:72]
    wire _T_418 : UInt<1> @[Mux.scala 27:72]
    _T_418 <= _T_417 @[Mux.scala 27:72]
    node _T_419 = bits(short_dividend, 32, 32) @[el2_exu_div_ctl.scala 106:22]
    node _T_420 = bits(_T_419, 0, 0) @[el2_exu_div_ctl.scala 106:27]
    node _T_421 = eq(_T_420, UInt<1>("h00")) @[el2_exu_div_ctl.scala 106:7]
    node _T_422 = bits(short_dividend, 23, 16) @[el2_exu_div_ctl.scala 106:52]
    node _T_423 = mux(UInt<1>("h00"), UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
    node _T_424 = neq(_T_422, _T_423) @[el2_exu_div_ctl.scala 106:60]
    node _T_425 = bits(short_dividend, 32, 32) @[el2_exu_div_ctl.scala 107:21]
    node _T_426 = bits(_T_425, 0, 0) @[el2_exu_div_ctl.scala 107:26]
    node _T_427 = bits(short_dividend, 22, 15) @[el2_exu_div_ctl.scala 107:51]
    node _T_428 = mux(UInt<1>("h01"), UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
    node _T_429 = neq(_T_427, _T_428) @[el2_exu_div_ctl.scala 107:59]
    node _T_430 = mux(_T_421, _T_424, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_431 = mux(_T_426, _T_429, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_432 = or(_T_430, _T_431) @[Mux.scala 27:72]
    wire _T_433 : UInt<1> @[Mux.scala 27:72]
    _T_433 <= _T_432 @[Mux.scala 27:72]
    node _T_434 = bits(short_dividend, 32, 32) @[el2_exu_div_ctl.scala 110:22]
    node _T_435 = bits(_T_434, 0, 0) @[el2_exu_div_ctl.scala 110:27]
    node _T_436 = eq(_T_435, UInt<1>("h00")) @[el2_exu_div_ctl.scala 110:7]
    node _T_437 = bits(short_dividend, 15, 8) @[el2_exu_div_ctl.scala 110:52]
    node _T_438 = mux(UInt<1>("h00"), UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
    node _T_439 = neq(_T_437, _T_438) @[el2_exu_div_ctl.scala 110:59]
    node _T_440 = bits(short_dividend, 32, 32) @[el2_exu_div_ctl.scala 111:21]
    node _T_441 = bits(_T_440, 0, 0) @[el2_exu_div_ctl.scala 111:26]
    node _T_442 = bits(short_dividend, 14, 7) @[el2_exu_div_ctl.scala 111:51]
    node _T_443 = mux(UInt<1>("h01"), UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
    node _T_444 = neq(_T_442, _T_443) @[el2_exu_div_ctl.scala 111:58]
    node _T_445 = mux(_T_436, _T_439, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_446 = mux(_T_441, _T_444, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_447 = or(_T_445, _T_446) @[Mux.scala 27:72]
    wire _T_448 : UInt<1> @[Mux.scala 27:72]
    _T_448 <= _T_447 @[Mux.scala 27:72]
    node _T_449 = cat(_T_418, _T_433) @[Cat.scala 29:58]
    node a_cls = cat(_T_449, _T_448) @[Cat.scala 29:58]
    node _T_450 = bits(m_ff, 32, 32) @[el2_exu_div_ctl.scala 116:12]
    node _T_451 = bits(_T_450, 0, 0) @[el2_exu_div_ctl.scala 116:17]
    node _T_452 = eq(_T_451, UInt<1>("h00")) @[el2_exu_div_ctl.scala 116:7]
    node _T_453 = bits(m_ff, 31, 24) @[el2_exu_div_ctl.scala 116:32]
    node _T_454 = mux(UInt<1>("h00"), UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
    node _T_455 = neq(_T_453, _T_454) @[el2_exu_div_ctl.scala 116:40]
    node _T_456 = bits(m_ff, 32, 32) @[el2_exu_div_ctl.scala 117:11]
    node _T_457 = bits(_T_456, 0, 0) @[el2_exu_div_ctl.scala 117:16]
    node _T_458 = bits(m_ff, 31, 24) @[el2_exu_div_ctl.scala 117:31]
    node _T_459 = mux(UInt<1>("h01"), UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
    node _T_460 = neq(_T_458, _T_459) @[el2_exu_div_ctl.scala 117:39]
    node _T_461 = mux(_T_452, _T_455, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_462 = mux(_T_457, _T_460, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_463 = or(_T_461, _T_462) @[Mux.scala 27:72]
    wire _T_464 : UInt<1> @[Mux.scala 27:72]
    _T_464 <= _T_463 @[Mux.scala 27:72]
    node _T_465 = bits(m_ff, 32, 32) @[el2_exu_div_ctl.scala 120:12]
    node _T_466 = bits(_T_465, 0, 0) @[el2_exu_div_ctl.scala 120:17]
    node _T_467 = eq(_T_466, UInt<1>("h00")) @[el2_exu_div_ctl.scala 120:7]
    node _T_468 = bits(m_ff, 23, 16) @[el2_exu_div_ctl.scala 120:32]
    node _T_469 = mux(UInt<1>("h00"), UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
    node _T_470 = neq(_T_468, _T_469) @[el2_exu_div_ctl.scala 120:40]
    node _T_471 = bits(m_ff, 32, 32) @[el2_exu_div_ctl.scala 121:11]
    node _T_472 = bits(_T_471, 0, 0) @[el2_exu_div_ctl.scala 121:16]
    node _T_473 = bits(m_ff, 23, 16) @[el2_exu_div_ctl.scala 121:31]
    node _T_474 = mux(UInt<1>("h01"), UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
    node _T_475 = neq(_T_473, _T_474) @[el2_exu_div_ctl.scala 121:39]
    node _T_476 = mux(_T_467, _T_470, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_477 = mux(_T_472, _T_475, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_478 = or(_T_476, _T_477) @[Mux.scala 27:72]
    wire _T_479 : UInt<1> @[Mux.scala 27:72]
    _T_479 <= _T_478 @[Mux.scala 27:72]
    node _T_480 = bits(m_ff, 32, 32) @[el2_exu_div_ctl.scala 124:12]
    node _T_481 = bits(_T_480, 0, 0) @[el2_exu_div_ctl.scala 124:17]
    node _T_482 = eq(_T_481, UInt<1>("h00")) @[el2_exu_div_ctl.scala 124:7]
    node _T_483 = bits(m_ff, 15, 8) @[el2_exu_div_ctl.scala 124:32]
    node _T_484 = mux(UInt<1>("h00"), UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
    node _T_485 = neq(_T_483, _T_484) @[el2_exu_div_ctl.scala 124:39]
    node _T_486 = bits(m_ff, 32, 32) @[el2_exu_div_ctl.scala 125:11]
    node _T_487 = bits(_T_486, 0, 0) @[el2_exu_div_ctl.scala 125:16]
    node _T_488 = bits(m_ff, 15, 8) @[el2_exu_div_ctl.scala 125:31]
    node _T_489 = mux(UInt<1>("h01"), UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
    node _T_490 = neq(_T_488, _T_489) @[el2_exu_div_ctl.scala 125:38]
    node _T_491 = mux(_T_482, _T_485, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_492 = mux(_T_487, _T_490, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_493 = or(_T_491, _T_492) @[Mux.scala 27:72]
    wire _T_494 : UInt<1> @[Mux.scala 27:72]
    _T_494 <= _T_493 @[Mux.scala 27:72]
    node _T_495 = cat(_T_464, _T_479) @[Cat.scala 29:58]
    node b_cls = cat(_T_495, _T_494) @[Cat.scala 29:58]
    node _T_496 = bits(a_cls, 2, 1) @[el2_exu_div_ctl.scala 129:13]
    node _T_497 = eq(_T_496, UInt<1>("h01")) @[el2_exu_div_ctl.scala 129:19]
    node _T_498 = bits(b_cls, 2, 2) @[el2_exu_div_ctl.scala 129:42]
    node _T_499 = eq(_T_498, UInt<1>("h01")) @[el2_exu_div_ctl.scala 129:48]
    node _T_500 = and(_T_497, _T_499) @[el2_exu_div_ctl.scala 129:34]
    node _T_501 = bits(a_cls, 2, 0) @[el2_exu_div_ctl.scala 130:15]
    node _T_502 = eq(_T_501, UInt<1>("h01")) @[el2_exu_div_ctl.scala 130:21]
    node _T_503 = bits(b_cls, 2, 2) @[el2_exu_div_ctl.scala 130:44]
    node _T_504 = eq(_T_503, UInt<1>("h01")) @[el2_exu_div_ctl.scala 130:50]
    node _T_505 = and(_T_502, _T_504) @[el2_exu_div_ctl.scala 130:36]
    node _T_506 = or(_T_500, _T_505) @[el2_exu_div_ctl.scala 129:65]
    node _T_507 = bits(a_cls, 2, 0) @[el2_exu_div_ctl.scala 131:15]
    node _T_508 = eq(_T_507, UInt<1>("h00")) @[el2_exu_div_ctl.scala 131:21]
    node _T_509 = bits(b_cls, 2, 2) @[el2_exu_div_ctl.scala 131:44]
    node _T_510 = eq(_T_509, UInt<1>("h01")) @[el2_exu_div_ctl.scala 131:50]
    node _T_511 = and(_T_508, _T_510) @[el2_exu_div_ctl.scala 131:36]
    node _T_512 = or(_T_506, _T_511) @[el2_exu_div_ctl.scala 130:67]
    node _T_513 = bits(a_cls, 2, 0) @[el2_exu_div_ctl.scala 132:15]
    node _T_514 = eq(_T_513, UInt<1>("h01")) @[el2_exu_div_ctl.scala 132:21]
    node _T_515 = bits(b_cls, 2, 1) @[el2_exu_div_ctl.scala 132:44]
    node _T_516 = eq(_T_515, UInt<1>("h01")) @[el2_exu_div_ctl.scala 132:50]
    node _T_517 = and(_T_514, _T_516) @[el2_exu_div_ctl.scala 132:36]
    node _T_518 = or(_T_512, _T_517) @[el2_exu_div_ctl.scala 131:67]
    node _T_519 = bits(a_cls, 2, 0) @[el2_exu_div_ctl.scala 133:15]
    node _T_520 = eq(_T_519, UInt<1>("h00")) @[el2_exu_div_ctl.scala 133:21]
    node _T_521 = bits(b_cls, 2, 1) @[el2_exu_div_ctl.scala 133:44]
    node _T_522 = eq(_T_521, UInt<1>("h01")) @[el2_exu_div_ctl.scala 133:50]
    node _T_523 = and(_T_520, _T_522) @[el2_exu_div_ctl.scala 133:36]
    node _T_524 = or(_T_518, _T_523) @[el2_exu_div_ctl.scala 132:67]
    node _T_525 = bits(a_cls, 2, 0) @[el2_exu_div_ctl.scala 134:15]
    node _T_526 = eq(_T_525, UInt<1>("h00")) @[el2_exu_div_ctl.scala 134:21]
    node _T_527 = bits(b_cls, 2, 0) @[el2_exu_div_ctl.scala 134:44]
    node _T_528 = eq(_T_527, UInt<1>("h01")) @[el2_exu_div_ctl.scala 134:50]
    node _T_529 = and(_T_526, _T_528) @[el2_exu_div_ctl.scala 134:36]
    node _T_530 = or(_T_524, _T_529) @[el2_exu_div_ctl.scala 133:67]
    node _T_531 = bits(a_cls, 2, 2) @[el2_exu_div_ctl.scala 136:13]
    node _T_532 = eq(_T_531, UInt<1>("h01")) @[el2_exu_div_ctl.scala 136:19]
    node _T_533 = bits(b_cls, 2, 2) @[el2_exu_div_ctl.scala 136:42]
    node _T_534 = eq(_T_533, UInt<1>("h01")) @[el2_exu_div_ctl.scala 136:48]
    node _T_535 = and(_T_532, _T_534) @[el2_exu_div_ctl.scala 136:34]
    node _T_536 = bits(a_cls, 2, 1) @[el2_exu_div_ctl.scala 137:15]
    node _T_537 = eq(_T_536, UInt<1>("h01")) @[el2_exu_div_ctl.scala 137:21]
    node _T_538 = bits(b_cls, 2, 1) @[el2_exu_div_ctl.scala 137:44]
    node _T_539 = eq(_T_538, UInt<1>("h01")) @[el2_exu_div_ctl.scala 137:50]
    node _T_540 = and(_T_537, _T_539) @[el2_exu_div_ctl.scala 137:36]
    node _T_541 = or(_T_535, _T_540) @[el2_exu_div_ctl.scala 136:65]
    node _T_542 = bits(a_cls, 2, 0) @[el2_exu_div_ctl.scala 138:15]
    node _T_543 = eq(_T_542, UInt<1>("h01")) @[el2_exu_div_ctl.scala 138:21]
    node _T_544 = bits(b_cls, 2, 0) @[el2_exu_div_ctl.scala 138:44]
    node _T_545 = eq(_T_544, UInt<1>("h01")) @[el2_exu_div_ctl.scala 138:50]
    node _T_546 = and(_T_543, _T_545) @[el2_exu_div_ctl.scala 138:36]
    node _T_547 = or(_T_541, _T_546) @[el2_exu_div_ctl.scala 137:67]
    node _T_548 = bits(a_cls, 2, 0) @[el2_exu_div_ctl.scala 139:15]
    node _T_549 = eq(_T_548, UInt<1>("h00")) @[el2_exu_div_ctl.scala 139:21]
    node _T_550 = bits(b_cls, 2, 0) @[el2_exu_div_ctl.scala 139:44]
    node _T_551 = eq(_T_550, UInt<1>("h00")) @[el2_exu_div_ctl.scala 139:50]
    node _T_552 = and(_T_549, _T_551) @[el2_exu_div_ctl.scala 139:36]
    node _T_553 = or(_T_547, _T_552) @[el2_exu_div_ctl.scala 138:67]
    node _T_554 = bits(a_cls, 2, 2) @[el2_exu_div_ctl.scala 141:13]
    node _T_555 = eq(_T_554, UInt<1>("h01")) @[el2_exu_div_ctl.scala 141:19]
    node _T_556 = bits(b_cls, 2, 1) @[el2_exu_div_ctl.scala 141:42]
    node _T_557 = eq(_T_556, UInt<1>("h01")) @[el2_exu_div_ctl.scala 141:48]
    node _T_558 = and(_T_555, _T_557) @[el2_exu_div_ctl.scala 141:34]
    node _T_559 = bits(a_cls, 2, 1) @[el2_exu_div_ctl.scala 142:15]
    node _T_560 = eq(_T_559, UInt<1>("h01")) @[el2_exu_div_ctl.scala 142:21]
    node _T_561 = bits(b_cls, 2, 0) @[el2_exu_div_ctl.scala 142:44]
    node _T_562 = eq(_T_561, UInt<1>("h01")) @[el2_exu_div_ctl.scala 142:50]
    node _T_563 = and(_T_560, _T_562) @[el2_exu_div_ctl.scala 142:36]
    node _T_564 = or(_T_558, _T_563) @[el2_exu_div_ctl.scala 141:65]
    node _T_565 = bits(a_cls, 2, 0) @[el2_exu_div_ctl.scala 143:15]
    node _T_566 = eq(_T_565, UInt<1>("h01")) @[el2_exu_div_ctl.scala 143:21]
    node _T_567 = bits(b_cls, 2, 0) @[el2_exu_div_ctl.scala 143:44]
    node _T_568 = eq(_T_567, UInt<1>("h00")) @[el2_exu_div_ctl.scala 143:50]
    node _T_569 = and(_T_566, _T_568) @[el2_exu_div_ctl.scala 143:36]
    node _T_570 = or(_T_564, _T_569) @[el2_exu_div_ctl.scala 142:67]
    node _T_571 = bits(a_cls, 2, 2) @[el2_exu_div_ctl.scala 145:13]
    node _T_572 = eq(_T_571, UInt<1>("h01")) @[el2_exu_div_ctl.scala 145:19]
    node _T_573 = bits(b_cls, 2, 0) @[el2_exu_div_ctl.scala 145:42]
    node _T_574 = eq(_T_573, UInt<1>("h01")) @[el2_exu_div_ctl.scala 145:48]
    node _T_575 = and(_T_572, _T_574) @[el2_exu_div_ctl.scala 145:34]
    node _T_576 = bits(a_cls, 2, 1) @[el2_exu_div_ctl.scala 146:15]
    node _T_577 = eq(_T_576, UInt<1>("h01")) @[el2_exu_div_ctl.scala 146:21]
    node _T_578 = bits(b_cls, 2, 0) @[el2_exu_div_ctl.scala 146:44]
    node _T_579 = eq(_T_578, UInt<1>("h00")) @[el2_exu_div_ctl.scala 146:50]
    node _T_580 = and(_T_577, _T_579) @[el2_exu_div_ctl.scala 146:36]
    node _T_581 = or(_T_575, _T_580) @[el2_exu_div_ctl.scala 145:65]
    node _T_582 = cat(_T_570, _T_581) @[Cat.scala 29:58]
    node _T_583 = cat(_T_530, _T_553) @[Cat.scala 29:58]
    node shortq_raw = cat(_T_583, _T_582) @[Cat.scala 29:58]
    node _T_584 = bits(m_ff, 31, 0) @[el2_exu_div_ctl.scala 149:42]
    node _T_585 = neq(_T_584, UInt<32>("h00")) @[el2_exu_div_ctl.scala 149:49]
    node _T_586 = and(valid_ff_x, _T_585) @[el2_exu_div_ctl.scala 149:35]
    node _T_587 = neq(shortq_raw, UInt<4>("h00")) @[el2_exu_div_ctl.scala 149:78]
    node shortq_enable = and(_T_586, _T_587) @[el2_exu_div_ctl.scala 149:64]
    node _T_588 = bits(shortq_enable, 0, 0) @[Bitwise.scala 72:15]
    node _T_589 = mux(_T_588, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
    node shortq_shift = and(_T_589, shortq_raw) @[el2_exu_div_ctl.scala 150:44]
    node _T_590 = bits(shortq_shift_xx, 3, 3) @[el2_exu_div_ctl.scala 153:20]
    node _T_591 = bits(_T_590, 0, 0) @[el2_exu_div_ctl.scala 153:24]
    node _T_592 = bits(shortq_shift_xx, 2, 2) @[el2_exu_div_ctl.scala 154:20]
    node _T_593 = bits(_T_592, 0, 0) @[el2_exu_div_ctl.scala 154:24]
    node _T_594 = bits(shortq_shift_xx, 1, 1) @[el2_exu_div_ctl.scala 155:20]
    node _T_595 = bits(_T_594, 0, 0) @[el2_exu_div_ctl.scala 155:24]
    node _T_596 = bits(shortq_shift_xx, 0, 0) @[el2_exu_div_ctl.scala 156:20]
    node _T_597 = bits(_T_596, 0, 0) @[el2_exu_div_ctl.scala 156:24]
    node _T_598 = mux(_T_591, UInt<5>("h01f"), UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_599 = mux(_T_593, UInt<5>("h018"), UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_600 = mux(_T_595, UInt<5>("h010"), UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_601 = mux(_T_597, UInt<4>("h08"), UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_602 = or(_T_598, _T_599) @[Mux.scala 27:72]
    node _T_603 = or(_T_602, _T_600) @[Mux.scala 27:72]
    node _T_604 = or(_T_603, _T_601) @[Mux.scala 27:72]
    wire shortq_shift_ff : UInt<5> @[Mux.scala 27:72]
    shortq_shift_ff <= _T_604 @[Mux.scala 27:72]
    node _T_605 = eq(rem_ff, UInt<1>("h00")) @[el2_exu_div_ctl.scala 160:40]
    node _T_606 = eq(count, UInt<6>("h020")) @[el2_exu_div_ctl.scala 160:55]
    node _T_607 = eq(count, UInt<6>("h021")) @[el2_exu_div_ctl.scala 160:76]
    node _T_608 = mux(_T_605, _T_606, _T_607) @[el2_exu_div_ctl.scala 160:39]
    node finish = or(smallnum_case, _T_608) @[el2_exu_div_ctl.scala 160:34]
    node _T_609 = or(io.dec_div.div_p.valid, run_state) @[el2_exu_div_ctl.scala 161:43]
    node _T_610 = or(_T_609, finish) @[el2_exu_div_ctl.scala 161:55]
    node div_clken = or(_T_610, finish_ff) @[el2_exu_div_ctl.scala 161:64]
    node _T_611 = or(io.dec_div.div_p.valid, run_state) @[el2_exu_div_ctl.scala 162:44]
    node _T_612 = eq(finish, UInt<1>("h00")) @[el2_exu_div_ctl.scala 162:59]
    node _T_613 = and(_T_611, _T_612) @[el2_exu_div_ctl.scala 162:57]
    node _T_614 = eq(io.dec_div.dec_div_cancel, UInt<1>("h00")) @[el2_exu_div_ctl.scala 162:69]
    node run_in = and(_T_613, _T_614) @[el2_exu_div_ctl.scala 162:67]
    node _T_615 = eq(finish, UInt<1>("h00")) @[el2_exu_div_ctl.scala 163:37]
    node _T_616 = and(run_state, _T_615) @[el2_exu_div_ctl.scala 163:35]
    node _T_617 = eq(io.dec_div.dec_div_cancel, UInt<1>("h00")) @[el2_exu_div_ctl.scala 163:47]
    node _T_618 = and(_T_616, _T_617) @[el2_exu_div_ctl.scala 163:45]
    node _T_619 = eq(shortq_enable, UInt<1>("h00")) @[el2_exu_div_ctl.scala 163:76]
    node _T_620 = and(_T_618, _T_619) @[el2_exu_div_ctl.scala 163:74]
    node _T_621 = bits(_T_620, 0, 0) @[Bitwise.scala 72:15]
    node _T_622 = mux(_T_621, UInt<6>("h03f"), UInt<6>("h00")) @[Bitwise.scala 72:12]
    node _T_623 = cat(UInt<1>("h00"), shortq_shift_ff) @[Cat.scala 29:58]
    node _T_624 = add(count, _T_623) @[el2_exu_div_ctl.scala 163:102]
    node _T_625 = tail(_T_624, 1) @[el2_exu_div_ctl.scala 163:102]
    node _T_626 = add(_T_625, UInt<6>("h01")) @[el2_exu_div_ctl.scala 163:129]
    node _T_627 = tail(_T_626, 1) @[el2_exu_div_ctl.scala 163:129]
    node _T_628 = and(_T_622, _T_627) @[el2_exu_div_ctl.scala 163:93]
    count_in <= _T_628 @[el2_exu_div_ctl.scala 163:14]
    node _T_629 = eq(io.dec_div.dec_div_cancel, UInt<1>("h00")) @[el2_exu_div_ctl.scala 166:44]
    node _T_630 = and(finish_ff, _T_629) @[el2_exu_div_ctl.scala 166:42]
    io.dec_div.exu_div_wren <= _T_630 @[el2_exu_div_ctl.scala 166:28]
    node _T_631 = eq(io.dec_div.div_p.bits.unsign, UInt<1>("h00")) @[el2_exu_div_ctl.scala 167:20]
    node _T_632 = neq(io.divisor, UInt<32>("h00")) @[el2_exu_div_ctl.scala 167:64]
    node sign_eff = and(_T_631, _T_632) @[el2_exu_div_ctl.scala 167:50]
    node _T_633 = eq(run_state, UInt<1>("h00")) @[el2_exu_div_ctl.scala 171:6]
    node _T_634 = bits(_T_633, 0, 0) @[el2_exu_div_ctl.scala 171:18]
    node _T_635 = cat(UInt<1>("h00"), io.dividend) @[Cat.scala 29:58]
    node _T_636 = or(valid_ff_x, shortq_enable_ff) @[el2_exu_div_ctl.scala 172:30]
    node _T_637 = and(run_state, _T_636) @[el2_exu_div_ctl.scala 172:16]
    node _T_638 = bits(_T_637, 0, 0) @[el2_exu_div_ctl.scala 172:51]
    node _T_639 = bits(dividend_eff, 31, 0) @[el2_exu_div_ctl.scala 172:78]
    node _T_640 = bits(a_in, 32, 32) @[el2_exu_div_ctl.scala 172:90]
    node _T_641 = eq(_T_640, UInt<1>("h00")) @[el2_exu_div_ctl.scala 172:85]
    node _T_642 = cat(_T_639, _T_641) @[Cat.scala 29:58]
    node _T_643 = dshl(_T_642, shortq_shift_ff) @[el2_exu_div_ctl.scala 172:96]
    node _T_644 = or(valid_ff_x, shortq_enable_ff) @[el2_exu_div_ctl.scala 173:31]
    node _T_645 = eq(_T_644, UInt<1>("h00")) @[el2_exu_div_ctl.scala 173:18]
    node _T_646 = and(run_state, _T_645) @[el2_exu_div_ctl.scala 173:16]
    node _T_647 = bits(_T_646, 0, 0) @[el2_exu_div_ctl.scala 173:52]
    node _T_648 = bits(q_ff, 31, 0) @[el2_exu_div_ctl.scala 173:70]
    node _T_649 = bits(a_in, 32, 32) @[el2_exu_div_ctl.scala 173:82]
    node _T_650 = eq(_T_649, UInt<1>("h00")) @[el2_exu_div_ctl.scala 173:77]
    node _T_651 = cat(_T_648, _T_650) @[Cat.scala 29:58]
    node _T_652 = mux(_T_634, _T_635, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_653 = mux(_T_638, _T_643, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_654 = mux(_T_647, _T_651, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_655 = or(_T_652, _T_653) @[Mux.scala 27:72]
    node _T_656 = or(_T_655, _T_654) @[Mux.scala 27:72]
    wire _T_657 : UInt<64> @[Mux.scala 27:72]
    _T_657 <= _T_656 @[Mux.scala 27:72]
    q_in <= _T_657 @[el2_exu_div_ctl.scala 170:8]
    node _T_658 = eq(shortq_enable, UInt<1>("h00")) @[el2_exu_div_ctl.scala 175:61]
    node _T_659 = and(run_state, _T_658) @[el2_exu_div_ctl.scala 175:59]
    node qff_enable = or(io.dec_div.div_p.valid, _T_659) @[el2_exu_div_ctl.scala 175:46]
    node _T_660 = and(sign_ff, dividend_neg_ff) @[el2_exu_div_ctl.scala 176:32]
    node _T_661 = bits(_T_660, 0, 0) @[el2_exu_div_ctl.scala 176:51]
    node _T_662 = bits(q_ff, 31, 0) @[el2_exu_div_ctl.scala 176:74]
    wire _T_663 : UInt<1>[31] @[el2_lib.scala 541:20]
    node _T_664 = bits(_T_662, 0, 0) @[el2_lib.scala 543:27]
    node _T_665 = orr(_T_664) @[el2_lib.scala 543:35]
    node _T_666 = bits(_T_662, 1, 1) @[el2_lib.scala 543:44]
    node _T_667 = not(_T_666) @[el2_lib.scala 543:40]
    node _T_668 = bits(_T_662, 1, 1) @[el2_lib.scala 543:51]
    node _T_669 = mux(_T_665, _T_667, _T_668) @[el2_lib.scala 543:23]
    _T_663[0] <= _T_669 @[el2_lib.scala 543:17]
    node _T_670 = bits(_T_662, 1, 0) @[el2_lib.scala 543:27]
    node _T_671 = orr(_T_670) @[el2_lib.scala 543:35]
    node _T_672 = bits(_T_662, 2, 2) @[el2_lib.scala 543:44]
    node _T_673 = not(_T_672) @[el2_lib.scala 543:40]
    node _T_674 = bits(_T_662, 2, 2) @[el2_lib.scala 543:51]
    node _T_675 = mux(_T_671, _T_673, _T_674) @[el2_lib.scala 543:23]
    _T_663[1] <= _T_675 @[el2_lib.scala 543:17]
    node _T_676 = bits(_T_662, 2, 0) @[el2_lib.scala 543:27]
    node _T_677 = orr(_T_676) @[el2_lib.scala 543:35]
    node _T_678 = bits(_T_662, 3, 3) @[el2_lib.scala 543:44]
    node _T_679 = not(_T_678) @[el2_lib.scala 543:40]
    node _T_680 = bits(_T_662, 3, 3) @[el2_lib.scala 543:51]
    node _T_681 = mux(_T_677, _T_679, _T_680) @[el2_lib.scala 543:23]
    _T_663[2] <= _T_681 @[el2_lib.scala 543:17]
    node _T_682 = bits(_T_662, 3, 0) @[el2_lib.scala 543:27]
    node _T_683 = orr(_T_682) @[el2_lib.scala 543:35]
    node _T_684 = bits(_T_662, 4, 4) @[el2_lib.scala 543:44]
    node _T_685 = not(_T_684) @[el2_lib.scala 543:40]
    node _T_686 = bits(_T_662, 4, 4) @[el2_lib.scala 543:51]
    node _T_687 = mux(_T_683, _T_685, _T_686) @[el2_lib.scala 543:23]
    _T_663[3] <= _T_687 @[el2_lib.scala 543:17]
    node _T_688 = bits(_T_662, 4, 0) @[el2_lib.scala 543:27]
    node _T_689 = orr(_T_688) @[el2_lib.scala 543:35]
    node _T_690 = bits(_T_662, 5, 5) @[el2_lib.scala 543:44]
    node _T_691 = not(_T_690) @[el2_lib.scala 543:40]
    node _T_692 = bits(_T_662, 5, 5) @[el2_lib.scala 543:51]
    node _T_693 = mux(_T_689, _T_691, _T_692) @[el2_lib.scala 543:23]
    _T_663[4] <= _T_693 @[el2_lib.scala 543:17]
    node _T_694 = bits(_T_662, 5, 0) @[el2_lib.scala 543:27]
    node _T_695 = orr(_T_694) @[el2_lib.scala 543:35]
    node _T_696 = bits(_T_662, 6, 6) @[el2_lib.scala 543:44]
    node _T_697 = not(_T_696) @[el2_lib.scala 543:40]
    node _T_698 = bits(_T_662, 6, 6) @[el2_lib.scala 543:51]
    node _T_699 = mux(_T_695, _T_697, _T_698) @[el2_lib.scala 543:23]
    _T_663[5] <= _T_699 @[el2_lib.scala 543:17]
    node _T_700 = bits(_T_662, 6, 0) @[el2_lib.scala 543:27]
    node _T_701 = orr(_T_700) @[el2_lib.scala 543:35]
    node _T_702 = bits(_T_662, 7, 7) @[el2_lib.scala 543:44]
    node _T_703 = not(_T_702) @[el2_lib.scala 543:40]
    node _T_704 = bits(_T_662, 7, 7) @[el2_lib.scala 543:51]
    node _T_705 = mux(_T_701, _T_703, _T_704) @[el2_lib.scala 543:23]
    _T_663[6] <= _T_705 @[el2_lib.scala 543:17]
    node _T_706 = bits(_T_662, 7, 0) @[el2_lib.scala 543:27]
    node _T_707 = orr(_T_706) @[el2_lib.scala 543:35]
    node _T_708 = bits(_T_662, 8, 8) @[el2_lib.scala 543:44]
    node _T_709 = not(_T_708) @[el2_lib.scala 543:40]
    node _T_710 = bits(_T_662, 8, 8) @[el2_lib.scala 543:51]
    node _T_711 = mux(_T_707, _T_709, _T_710) @[el2_lib.scala 543:23]
    _T_663[7] <= _T_711 @[el2_lib.scala 543:17]
    node _T_712 = bits(_T_662, 8, 0) @[el2_lib.scala 543:27]
    node _T_713 = orr(_T_712) @[el2_lib.scala 543:35]
    node _T_714 = bits(_T_662, 9, 9) @[el2_lib.scala 543:44]
    node _T_715 = not(_T_714) @[el2_lib.scala 543:40]
    node _T_716 = bits(_T_662, 9, 9) @[el2_lib.scala 543:51]
    node _T_717 = mux(_T_713, _T_715, _T_716) @[el2_lib.scala 543:23]
    _T_663[8] <= _T_717 @[el2_lib.scala 543:17]
    node _T_718 = bits(_T_662, 9, 0) @[el2_lib.scala 543:27]
    node _T_719 = orr(_T_718) @[el2_lib.scala 543:35]
    node _T_720 = bits(_T_662, 10, 10) @[el2_lib.scala 543:44]
    node _T_721 = not(_T_720) @[el2_lib.scala 543:40]
    node _T_722 = bits(_T_662, 10, 10) @[el2_lib.scala 543:51]
    node _T_723 = mux(_T_719, _T_721, _T_722) @[el2_lib.scala 543:23]
    _T_663[9] <= _T_723 @[el2_lib.scala 543:17]
    node _T_724 = bits(_T_662, 10, 0) @[el2_lib.scala 543:27]
    node _T_725 = orr(_T_724) @[el2_lib.scala 543:35]
    node _T_726 = bits(_T_662, 11, 11) @[el2_lib.scala 543:44]
    node _T_727 = not(_T_726) @[el2_lib.scala 543:40]
    node _T_728 = bits(_T_662, 11, 11) @[el2_lib.scala 543:51]
    node _T_729 = mux(_T_725, _T_727, _T_728) @[el2_lib.scala 543:23]
    _T_663[10] <= _T_729 @[el2_lib.scala 543:17]
    node _T_730 = bits(_T_662, 11, 0) @[el2_lib.scala 543:27]
    node _T_731 = orr(_T_730) @[el2_lib.scala 543:35]
    node _T_732 = bits(_T_662, 12, 12) @[el2_lib.scala 543:44]
    node _T_733 = not(_T_732) @[el2_lib.scala 543:40]
    node _T_734 = bits(_T_662, 12, 12) @[el2_lib.scala 543:51]
    node _T_735 = mux(_T_731, _T_733, _T_734) @[el2_lib.scala 543:23]
    _T_663[11] <= _T_735 @[el2_lib.scala 543:17]
    node _T_736 = bits(_T_662, 12, 0) @[el2_lib.scala 543:27]
    node _T_737 = orr(_T_736) @[el2_lib.scala 543:35]
    node _T_738 = bits(_T_662, 13, 13) @[el2_lib.scala 543:44]
    node _T_739 = not(_T_738) @[el2_lib.scala 543:40]
    node _T_740 = bits(_T_662, 13, 13) @[el2_lib.scala 543:51]
    node _T_741 = mux(_T_737, _T_739, _T_740) @[el2_lib.scala 543:23]
    _T_663[12] <= _T_741 @[el2_lib.scala 543:17]
    node _T_742 = bits(_T_662, 13, 0) @[el2_lib.scala 543:27]
    node _T_743 = orr(_T_742) @[el2_lib.scala 543:35]
    node _T_744 = bits(_T_662, 14, 14) @[el2_lib.scala 543:44]
    node _T_745 = not(_T_744) @[el2_lib.scala 543:40]
    node _T_746 = bits(_T_662, 14, 14) @[el2_lib.scala 543:51]
    node _T_747 = mux(_T_743, _T_745, _T_746) @[el2_lib.scala 543:23]
    _T_663[13] <= _T_747 @[el2_lib.scala 543:17]
    node _T_748 = bits(_T_662, 14, 0) @[el2_lib.scala 543:27]
    node _T_749 = orr(_T_748) @[el2_lib.scala 543:35]
    node _T_750 = bits(_T_662, 15, 15) @[el2_lib.scala 543:44]
    node _T_751 = not(_T_750) @[el2_lib.scala 543:40]
    node _T_752 = bits(_T_662, 15, 15) @[el2_lib.scala 543:51]
    node _T_753 = mux(_T_749, _T_751, _T_752) @[el2_lib.scala 543:23]
    _T_663[14] <= _T_753 @[el2_lib.scala 543:17]
    node _T_754 = bits(_T_662, 15, 0) @[el2_lib.scala 543:27]
    node _T_755 = orr(_T_754) @[el2_lib.scala 543:35]
    node _T_756 = bits(_T_662, 16, 16) @[el2_lib.scala 543:44]
    node _T_757 = not(_T_756) @[el2_lib.scala 543:40]
    node _T_758 = bits(_T_662, 16, 16) @[el2_lib.scala 543:51]
    node _T_759 = mux(_T_755, _T_757, _T_758) @[el2_lib.scala 543:23]
    _T_663[15] <= _T_759 @[el2_lib.scala 543:17]
    node _T_760 = bits(_T_662, 16, 0) @[el2_lib.scala 543:27]
    node _T_761 = orr(_T_760) @[el2_lib.scala 543:35]
    node _T_762 = bits(_T_662, 17, 17) @[el2_lib.scala 543:44]
    node _T_763 = not(_T_762) @[el2_lib.scala 543:40]
    node _T_764 = bits(_T_662, 17, 17) @[el2_lib.scala 543:51]
    node _T_765 = mux(_T_761, _T_763, _T_764) @[el2_lib.scala 543:23]
    _T_663[16] <= _T_765 @[el2_lib.scala 543:17]
    node _T_766 = bits(_T_662, 17, 0) @[el2_lib.scala 543:27]
    node _T_767 = orr(_T_766) @[el2_lib.scala 543:35]
    node _T_768 = bits(_T_662, 18, 18) @[el2_lib.scala 543:44]
    node _T_769 = not(_T_768) @[el2_lib.scala 543:40]
    node _T_770 = bits(_T_662, 18, 18) @[el2_lib.scala 543:51]
    node _T_771 = mux(_T_767, _T_769, _T_770) @[el2_lib.scala 543:23]
    _T_663[17] <= _T_771 @[el2_lib.scala 543:17]
    node _T_772 = bits(_T_662, 18, 0) @[el2_lib.scala 543:27]
    node _T_773 = orr(_T_772) @[el2_lib.scala 543:35]
    node _T_774 = bits(_T_662, 19, 19) @[el2_lib.scala 543:44]
    node _T_775 = not(_T_774) @[el2_lib.scala 543:40]
    node _T_776 = bits(_T_662, 19, 19) @[el2_lib.scala 543:51]
    node _T_777 = mux(_T_773, _T_775, _T_776) @[el2_lib.scala 543:23]
    _T_663[18] <= _T_777 @[el2_lib.scala 543:17]
    node _T_778 = bits(_T_662, 19, 0) @[el2_lib.scala 543:27]
    node _T_779 = orr(_T_778) @[el2_lib.scala 543:35]
    node _T_780 = bits(_T_662, 20, 20) @[el2_lib.scala 543:44]
    node _T_781 = not(_T_780) @[el2_lib.scala 543:40]
    node _T_782 = bits(_T_662, 20, 20) @[el2_lib.scala 543:51]
    node _T_783 = mux(_T_779, _T_781, _T_782) @[el2_lib.scala 543:23]
    _T_663[19] <= _T_783 @[el2_lib.scala 543:17]
    node _T_784 = bits(_T_662, 20, 0) @[el2_lib.scala 543:27]
    node _T_785 = orr(_T_784) @[el2_lib.scala 543:35]
    node _T_786 = bits(_T_662, 21, 21) @[el2_lib.scala 543:44]
    node _T_787 = not(_T_786) @[el2_lib.scala 543:40]
    node _T_788 = bits(_T_662, 21, 21) @[el2_lib.scala 543:51]
    node _T_789 = mux(_T_785, _T_787, _T_788) @[el2_lib.scala 543:23]
    _T_663[20] <= _T_789 @[el2_lib.scala 543:17]
    node _T_790 = bits(_T_662, 21, 0) @[el2_lib.scala 543:27]
    node _T_791 = orr(_T_790) @[el2_lib.scala 543:35]
    node _T_792 = bits(_T_662, 22, 22) @[el2_lib.scala 543:44]
    node _T_793 = not(_T_792) @[el2_lib.scala 543:40]
    node _T_794 = bits(_T_662, 22, 22) @[el2_lib.scala 543:51]
    node _T_795 = mux(_T_791, _T_793, _T_794) @[el2_lib.scala 543:23]
    _T_663[21] <= _T_795 @[el2_lib.scala 543:17]
    node _T_796 = bits(_T_662, 22, 0) @[el2_lib.scala 543:27]
    node _T_797 = orr(_T_796) @[el2_lib.scala 543:35]
    node _T_798 = bits(_T_662, 23, 23) @[el2_lib.scala 543:44]
    node _T_799 = not(_T_798) @[el2_lib.scala 543:40]
    node _T_800 = bits(_T_662, 23, 23) @[el2_lib.scala 543:51]
    node _T_801 = mux(_T_797, _T_799, _T_800) @[el2_lib.scala 543:23]
    _T_663[22] <= _T_801 @[el2_lib.scala 543:17]
    node _T_802 = bits(_T_662, 23, 0) @[el2_lib.scala 543:27]
    node _T_803 = orr(_T_802) @[el2_lib.scala 543:35]
    node _T_804 = bits(_T_662, 24, 24) @[el2_lib.scala 543:44]
    node _T_805 = not(_T_804) @[el2_lib.scala 543:40]
    node _T_806 = bits(_T_662, 24, 24) @[el2_lib.scala 543:51]
    node _T_807 = mux(_T_803, _T_805, _T_806) @[el2_lib.scala 543:23]
    _T_663[23] <= _T_807 @[el2_lib.scala 543:17]
    node _T_808 = bits(_T_662, 24, 0) @[el2_lib.scala 543:27]
    node _T_809 = orr(_T_808) @[el2_lib.scala 543:35]
    node _T_810 = bits(_T_662, 25, 25) @[el2_lib.scala 543:44]
    node _T_811 = not(_T_810) @[el2_lib.scala 543:40]
    node _T_812 = bits(_T_662, 25, 25) @[el2_lib.scala 543:51]
    node _T_813 = mux(_T_809, _T_811, _T_812) @[el2_lib.scala 543:23]
    _T_663[24] <= _T_813 @[el2_lib.scala 543:17]
    node _T_814 = bits(_T_662, 25, 0) @[el2_lib.scala 543:27]
    node _T_815 = orr(_T_814) @[el2_lib.scala 543:35]
    node _T_816 = bits(_T_662, 26, 26) @[el2_lib.scala 543:44]
    node _T_817 = not(_T_816) @[el2_lib.scala 543:40]
    node _T_818 = bits(_T_662, 26, 26) @[el2_lib.scala 543:51]
    node _T_819 = mux(_T_815, _T_817, _T_818) @[el2_lib.scala 543:23]
    _T_663[25] <= _T_819 @[el2_lib.scala 543:17]
    node _T_820 = bits(_T_662, 26, 0) @[el2_lib.scala 543:27]
    node _T_821 = orr(_T_820) @[el2_lib.scala 543:35]
    node _T_822 = bits(_T_662, 27, 27) @[el2_lib.scala 543:44]
    node _T_823 = not(_T_822) @[el2_lib.scala 543:40]
    node _T_824 = bits(_T_662, 27, 27) @[el2_lib.scala 543:51]
    node _T_825 = mux(_T_821, _T_823, _T_824) @[el2_lib.scala 543:23]
    _T_663[26] <= _T_825 @[el2_lib.scala 543:17]
    node _T_826 = bits(_T_662, 27, 0) @[el2_lib.scala 543:27]
    node _T_827 = orr(_T_826) @[el2_lib.scala 543:35]
    node _T_828 = bits(_T_662, 28, 28) @[el2_lib.scala 543:44]
    node _T_829 = not(_T_828) @[el2_lib.scala 543:40]
    node _T_830 = bits(_T_662, 28, 28) @[el2_lib.scala 543:51]
    node _T_831 = mux(_T_827, _T_829, _T_830) @[el2_lib.scala 543:23]
    _T_663[27] <= _T_831 @[el2_lib.scala 543:17]
    node _T_832 = bits(_T_662, 28, 0) @[el2_lib.scala 543:27]
    node _T_833 = orr(_T_832) @[el2_lib.scala 543:35]
    node _T_834 = bits(_T_662, 29, 29) @[el2_lib.scala 543:44]
    node _T_835 = not(_T_834) @[el2_lib.scala 543:40]
    node _T_836 = bits(_T_662, 29, 29) @[el2_lib.scala 543:51]
    node _T_837 = mux(_T_833, _T_835, _T_836) @[el2_lib.scala 543:23]
    _T_663[28] <= _T_837 @[el2_lib.scala 543:17]
    node _T_838 = bits(_T_662, 29, 0) @[el2_lib.scala 543:27]
    node _T_839 = orr(_T_838) @[el2_lib.scala 543:35]
    node _T_840 = bits(_T_662, 30, 30) @[el2_lib.scala 543:44]
    node _T_841 = not(_T_840) @[el2_lib.scala 543:40]
    node _T_842 = bits(_T_662, 30, 30) @[el2_lib.scala 543:51]
    node _T_843 = mux(_T_839, _T_841, _T_842) @[el2_lib.scala 543:23]
    _T_663[29] <= _T_843 @[el2_lib.scala 543:17]
    node _T_844 = bits(_T_662, 30, 0) @[el2_lib.scala 543:27]
    node _T_845 = orr(_T_844) @[el2_lib.scala 543:35]
    node _T_846 = bits(_T_662, 31, 31) @[el2_lib.scala 543:44]
    node _T_847 = not(_T_846) @[el2_lib.scala 543:40]
    node _T_848 = bits(_T_662, 31, 31) @[el2_lib.scala 543:51]
    node _T_849 = mux(_T_845, _T_847, _T_848) @[el2_lib.scala 543:23]
    _T_663[30] <= _T_849 @[el2_lib.scala 543:17]
    node _T_850 = cat(_T_663[2], _T_663[1]) @[el2_lib.scala 545:14]
    node _T_851 = cat(_T_850, _T_663[0]) @[el2_lib.scala 545:14]
    node _T_852 = cat(_T_663[4], _T_663[3]) @[el2_lib.scala 545:14]
    node _T_853 = cat(_T_663[6], _T_663[5]) @[el2_lib.scala 545:14]
    node _T_854 = cat(_T_853, _T_852) @[el2_lib.scala 545:14]
    node _T_855 = cat(_T_854, _T_851) @[el2_lib.scala 545:14]
    node _T_856 = cat(_T_663[8], _T_663[7]) @[el2_lib.scala 545:14]
    node _T_857 = cat(_T_663[10], _T_663[9]) @[el2_lib.scala 545:14]
    node _T_858 = cat(_T_857, _T_856) @[el2_lib.scala 545:14]
    node _T_859 = cat(_T_663[12], _T_663[11]) @[el2_lib.scala 545:14]
    node _T_860 = cat(_T_663[14], _T_663[13]) @[el2_lib.scala 545:14]
    node _T_861 = cat(_T_860, _T_859) @[el2_lib.scala 545:14]
    node _T_862 = cat(_T_861, _T_858) @[el2_lib.scala 545:14]
    node _T_863 = cat(_T_862, _T_855) @[el2_lib.scala 545:14]
    node _T_864 = cat(_T_663[16], _T_663[15]) @[el2_lib.scala 545:14]
    node _T_865 = cat(_T_663[18], _T_663[17]) @[el2_lib.scala 545:14]
    node _T_866 = cat(_T_865, _T_864) @[el2_lib.scala 545:14]
    node _T_867 = cat(_T_663[20], _T_663[19]) @[el2_lib.scala 545:14]
    node _T_868 = cat(_T_663[22], _T_663[21]) @[el2_lib.scala 545:14]
    node _T_869 = cat(_T_868, _T_867) @[el2_lib.scala 545:14]
    node _T_870 = cat(_T_869, _T_866) @[el2_lib.scala 545:14]
    node _T_871 = cat(_T_663[24], _T_663[23]) @[el2_lib.scala 545:14]
    node _T_872 = cat(_T_663[26], _T_663[25]) @[el2_lib.scala 545:14]
    node _T_873 = cat(_T_872, _T_871) @[el2_lib.scala 545:14]
    node _T_874 = cat(_T_663[28], _T_663[27]) @[el2_lib.scala 545:14]
    node _T_875 = cat(_T_663[30], _T_663[29]) @[el2_lib.scala 545:14]
    node _T_876 = cat(_T_875, _T_874) @[el2_lib.scala 545:14]
    node _T_877 = cat(_T_876, _T_873) @[el2_lib.scala 545:14]
    node _T_878 = cat(_T_877, _T_870) @[el2_lib.scala 545:14]
    node _T_879 = cat(_T_878, _T_863) @[el2_lib.scala 545:14]
    node _T_880 = bits(_T_662, 0, 0) @[el2_lib.scala 545:24]
    node _T_881 = cat(_T_879, _T_880) @[Cat.scala 29:58]
    node _T_882 = bits(q_ff, 31, 0) @[el2_exu_div_ctl.scala 176:86]
    node _T_883 = mux(_T_661, _T_881, _T_882) @[el2_exu_div_ctl.scala 176:22]
    dividend_eff <= _T_883 @[el2_exu_div_ctl.scala 176:16]
    node _T_884 = bits(add, 0, 0) @[el2_exu_div_ctl.scala 179:20]
    node _T_885 = not(m_ff) @[el2_exu_div_ctl.scala 179:35]
    node _T_886 = mux(_T_884, m_ff, _T_885) @[el2_exu_div_ctl.scala 179:15]
    m_eff <= _T_886 @[el2_exu_div_ctl.scala 179:9]
    node _T_887 = cat(UInt<24>("h00"), dividend_eff) @[Cat.scala 29:58]
    node _T_888 = dshl(_T_887, shortq_shift_ff) @[el2_exu_div_ctl.scala 180:47]
    a_eff_shift <= _T_888 @[el2_exu_div_ctl.scala 180:15]
    node _T_889 = bits(rem_correct, 0, 0) @[el2_exu_div_ctl.scala 182:17]
    node _T_890 = eq(rem_correct, UInt<1>("h00")) @[el2_exu_div_ctl.scala 183:6]
    node _T_891 = eq(shortq_enable_ff, UInt<1>("h00")) @[el2_exu_div_ctl.scala 183:21]
    node _T_892 = and(_T_890, _T_891) @[el2_exu_div_ctl.scala 183:19]
    node _T_893 = bits(_T_892, 0, 0) @[el2_exu_div_ctl.scala 183:40]
    node _T_894 = bits(a_ff, 31, 0) @[el2_exu_div_ctl.scala 183:58]
    node _T_895 = bits(q_ff, 32, 32) @[el2_exu_div_ctl.scala 183:70]
    node _T_896 = cat(_T_894, _T_895) @[Cat.scala 29:58]
    node _T_897 = eq(rem_correct, UInt<1>("h00")) @[el2_exu_div_ctl.scala 184:6]
    node _T_898 = and(_T_897, shortq_enable_ff) @[el2_exu_div_ctl.scala 184:19]
    node _T_899 = bits(_T_898, 0, 0) @[el2_exu_div_ctl.scala 184:40]
    node _T_900 = bits(a_eff_shift, 55, 32) @[el2_exu_div_ctl.scala 184:74]
    node _T_901 = cat(UInt<9>("h00"), _T_900) @[Cat.scala 29:58]
    node _T_902 = mux(_T_889, a_ff, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_903 = mux(_T_893, _T_896, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_904 = mux(_T_899, _T_901, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_905 = or(_T_902, _T_903) @[Mux.scala 27:72]
    node _T_906 = or(_T_905, _T_904) @[Mux.scala 27:72]
    wire _T_907 : UInt<33> @[Mux.scala 27:72]
    _T_907 <= _T_906 @[Mux.scala 27:72]
    a_eff <= _T_907 @[el2_exu_div_ctl.scala 181:9]
    node _T_908 = eq(shortq_enable, UInt<1>("h00")) @[el2_exu_div_ctl.scala 186:60]
    node _T_909 = and(run_state, _T_908) @[el2_exu_div_ctl.scala 186:58]
    node _T_910 = neq(count, UInt<6>("h021")) @[el2_exu_div_ctl.scala 186:84]
    node _T_911 = and(_T_909, _T_910) @[el2_exu_div_ctl.scala 186:75]
    node _T_912 = or(io.dec_div.div_p.valid, _T_911) @[el2_exu_div_ctl.scala 186:45]
    node aff_enable = or(_T_912, rem_correct) @[el2_exu_div_ctl.scala 186:100]
    node _T_913 = bits(run_state, 0, 0) @[Bitwise.scala 72:15]
    node _T_914 = mux(_T_913, UInt<33>("h01ffffffff"), UInt<33>("h00")) @[Bitwise.scala 72:12]
    node _T_915 = and(_T_914, a_eff) @[el2_exu_div_ctl.scala 187:33]
    a_shift <= _T_915 @[el2_exu_div_ctl.scala 187:11]
    node _T_916 = bits(run_state, 0, 0) @[Bitwise.scala 72:15]
    node _T_917 = mux(_T_916, UInt<33>("h01ffffffff"), UInt<33>("h00")) @[Bitwise.scala 72:12]
    node _T_918 = add(a_shift, m_eff) @[el2_exu_div_ctl.scala 188:41]
    node _T_919 = tail(_T_918, 1) @[el2_exu_div_ctl.scala 188:41]
    node _T_920 = eq(add, UInt<1>("h00")) @[el2_exu_div_ctl.scala 188:65]
    node _T_921 = cat(UInt<32>("h00"), _T_920) @[Cat.scala 29:58]
    node _T_922 = add(_T_919, _T_921) @[el2_exu_div_ctl.scala 188:49]
    node _T_923 = tail(_T_922, 1) @[el2_exu_div_ctl.scala 188:49]
    node _T_924 = and(_T_917, _T_923) @[el2_exu_div_ctl.scala 188:30]
    a_in <= _T_924 @[el2_exu_div_ctl.scala 188:8]
    node m_already_comp = and(divisor_neg_ff, sign_ff) @[el2_exu_div_ctl.scala 189:48]
    node _T_925 = bits(a_ff, 32, 32) @[el2_exu_div_ctl.scala 191:16]
    node _T_926 = or(_T_925, rem_correct) @[el2_exu_div_ctl.scala 191:21]
    node _T_927 = xor(_T_926, m_already_comp) @[el2_exu_div_ctl.scala 191:36]
    add <= _T_927 @[el2_exu_div_ctl.scala 191:8]
    node _T_928 = eq(count, UInt<6>("h021")) @[el2_exu_div_ctl.scala 192:26]
    node _T_929 = and(_T_928, rem_ff) @[el2_exu_div_ctl.scala 192:41]
    node _T_930 = bits(a_ff, 32, 32) @[el2_exu_div_ctl.scala 192:56]
    node _T_931 = and(_T_929, _T_930) @[el2_exu_div_ctl.scala 192:50]
    rem_correct <= _T_931 @[el2_exu_div_ctl.scala 192:16]
    node _T_932 = xor(dividend_neg_ff, divisor_neg_ff) @[el2_exu_div_ctl.scala 193:50]
    node _T_933 = and(sign_ff, _T_932) @[el2_exu_div_ctl.scala 193:31]
    node _T_934 = bits(_T_933, 0, 0) @[el2_exu_div_ctl.scala 193:69]
    node _T_935 = bits(q_ff, 31, 0) @[el2_exu_div_ctl.scala 193:91]
    wire _T_936 : UInt<1>[31] @[el2_lib.scala 541:20]
    node _T_937 = bits(_T_935, 0, 0) @[el2_lib.scala 543:27]
    node _T_938 = orr(_T_937) @[el2_lib.scala 543:35]
    node _T_939 = bits(_T_935, 1, 1) @[el2_lib.scala 543:44]
    node _T_940 = not(_T_939) @[el2_lib.scala 543:40]
    node _T_941 = bits(_T_935, 1, 1) @[el2_lib.scala 543:51]
    node _T_942 = mux(_T_938, _T_940, _T_941) @[el2_lib.scala 543:23]
    _T_936[0] <= _T_942 @[el2_lib.scala 543:17]
    node _T_943 = bits(_T_935, 1, 0) @[el2_lib.scala 543:27]
    node _T_944 = orr(_T_943) @[el2_lib.scala 543:35]
    node _T_945 = bits(_T_935, 2, 2) @[el2_lib.scala 543:44]
    node _T_946 = not(_T_945) @[el2_lib.scala 543:40]
    node _T_947 = bits(_T_935, 2, 2) @[el2_lib.scala 543:51]
    node _T_948 = mux(_T_944, _T_946, _T_947) @[el2_lib.scala 543:23]
    _T_936[1] <= _T_948 @[el2_lib.scala 543:17]
    node _T_949 = bits(_T_935, 2, 0) @[el2_lib.scala 543:27]
    node _T_950 = orr(_T_949) @[el2_lib.scala 543:35]
    node _T_951 = bits(_T_935, 3, 3) @[el2_lib.scala 543:44]
    node _T_952 = not(_T_951) @[el2_lib.scala 543:40]
    node _T_953 = bits(_T_935, 3, 3) @[el2_lib.scala 543:51]
    node _T_954 = mux(_T_950, _T_952, _T_953) @[el2_lib.scala 543:23]
    _T_936[2] <= _T_954 @[el2_lib.scala 543:17]
    node _T_955 = bits(_T_935, 3, 0) @[el2_lib.scala 543:27]
    node _T_956 = orr(_T_955) @[el2_lib.scala 543:35]
    node _T_957 = bits(_T_935, 4, 4) @[el2_lib.scala 543:44]
    node _T_958 = not(_T_957) @[el2_lib.scala 543:40]
    node _T_959 = bits(_T_935, 4, 4) @[el2_lib.scala 543:51]
    node _T_960 = mux(_T_956, _T_958, _T_959) @[el2_lib.scala 543:23]
    _T_936[3] <= _T_960 @[el2_lib.scala 543:17]
    node _T_961 = bits(_T_935, 4, 0) @[el2_lib.scala 543:27]
    node _T_962 = orr(_T_961) @[el2_lib.scala 543:35]
    node _T_963 = bits(_T_935, 5, 5) @[el2_lib.scala 543:44]
    node _T_964 = not(_T_963) @[el2_lib.scala 543:40]
    node _T_965 = bits(_T_935, 5, 5) @[el2_lib.scala 543:51]
    node _T_966 = mux(_T_962, _T_964, _T_965) @[el2_lib.scala 543:23]
    _T_936[4] <= _T_966 @[el2_lib.scala 543:17]
    node _T_967 = bits(_T_935, 5, 0) @[el2_lib.scala 543:27]
    node _T_968 = orr(_T_967) @[el2_lib.scala 543:35]
    node _T_969 = bits(_T_935, 6, 6) @[el2_lib.scala 543:44]
    node _T_970 = not(_T_969) @[el2_lib.scala 543:40]
    node _T_971 = bits(_T_935, 6, 6) @[el2_lib.scala 543:51]
    node _T_972 = mux(_T_968, _T_970, _T_971) @[el2_lib.scala 543:23]
    _T_936[5] <= _T_972 @[el2_lib.scala 543:17]
    node _T_973 = bits(_T_935, 6, 0) @[el2_lib.scala 543:27]
    node _T_974 = orr(_T_973) @[el2_lib.scala 543:35]
    node _T_975 = bits(_T_935, 7, 7) @[el2_lib.scala 543:44]
    node _T_976 = not(_T_975) @[el2_lib.scala 543:40]
    node _T_977 = bits(_T_935, 7, 7) @[el2_lib.scala 543:51]
    node _T_978 = mux(_T_974, _T_976, _T_977) @[el2_lib.scala 543:23]
    _T_936[6] <= _T_978 @[el2_lib.scala 543:17]
    node _T_979 = bits(_T_935, 7, 0) @[el2_lib.scala 543:27]
    node _T_980 = orr(_T_979) @[el2_lib.scala 543:35]
    node _T_981 = bits(_T_935, 8, 8) @[el2_lib.scala 543:44]
    node _T_982 = not(_T_981) @[el2_lib.scala 543:40]
    node _T_983 = bits(_T_935, 8, 8) @[el2_lib.scala 543:51]
    node _T_984 = mux(_T_980, _T_982, _T_983) @[el2_lib.scala 543:23]
    _T_936[7] <= _T_984 @[el2_lib.scala 543:17]
    node _T_985 = bits(_T_935, 8, 0) @[el2_lib.scala 543:27]
    node _T_986 = orr(_T_985) @[el2_lib.scala 543:35]
    node _T_987 = bits(_T_935, 9, 9) @[el2_lib.scala 543:44]
    node _T_988 = not(_T_987) @[el2_lib.scala 543:40]
    node _T_989 = bits(_T_935, 9, 9) @[el2_lib.scala 543:51]
    node _T_990 = mux(_T_986, _T_988, _T_989) @[el2_lib.scala 543:23]
    _T_936[8] <= _T_990 @[el2_lib.scala 543:17]
    node _T_991 = bits(_T_935, 9, 0) @[el2_lib.scala 543:27]
    node _T_992 = orr(_T_991) @[el2_lib.scala 543:35]
    node _T_993 = bits(_T_935, 10, 10) @[el2_lib.scala 543:44]
    node _T_994 = not(_T_993) @[el2_lib.scala 543:40]
    node _T_995 = bits(_T_935, 10, 10) @[el2_lib.scala 543:51]
    node _T_996 = mux(_T_992, _T_994, _T_995) @[el2_lib.scala 543:23]
    _T_936[9] <= _T_996 @[el2_lib.scala 543:17]
    node _T_997 = bits(_T_935, 10, 0) @[el2_lib.scala 543:27]
    node _T_998 = orr(_T_997) @[el2_lib.scala 543:35]
    node _T_999 = bits(_T_935, 11, 11) @[el2_lib.scala 543:44]
    node _T_1000 = not(_T_999) @[el2_lib.scala 543:40]
    node _T_1001 = bits(_T_935, 11, 11) @[el2_lib.scala 543:51]
    node _T_1002 = mux(_T_998, _T_1000, _T_1001) @[el2_lib.scala 543:23]
    _T_936[10] <= _T_1002 @[el2_lib.scala 543:17]
    node _T_1003 = bits(_T_935, 11, 0) @[el2_lib.scala 543:27]
    node _T_1004 = orr(_T_1003) @[el2_lib.scala 543:35]
    node _T_1005 = bits(_T_935, 12, 12) @[el2_lib.scala 543:44]
    node _T_1006 = not(_T_1005) @[el2_lib.scala 543:40]
    node _T_1007 = bits(_T_935, 12, 12) @[el2_lib.scala 543:51]
    node _T_1008 = mux(_T_1004, _T_1006, _T_1007) @[el2_lib.scala 543:23]
    _T_936[11] <= _T_1008 @[el2_lib.scala 543:17]
    node _T_1009 = bits(_T_935, 12, 0) @[el2_lib.scala 543:27]
    node _T_1010 = orr(_T_1009) @[el2_lib.scala 543:35]
    node _T_1011 = bits(_T_935, 13, 13) @[el2_lib.scala 543:44]
    node _T_1012 = not(_T_1011) @[el2_lib.scala 543:40]
    node _T_1013 = bits(_T_935, 13, 13) @[el2_lib.scala 543:51]
    node _T_1014 = mux(_T_1010, _T_1012, _T_1013) @[el2_lib.scala 543:23]
    _T_936[12] <= _T_1014 @[el2_lib.scala 543:17]
    node _T_1015 = bits(_T_935, 13, 0) @[el2_lib.scala 543:27]
    node _T_1016 = orr(_T_1015) @[el2_lib.scala 543:35]
    node _T_1017 = bits(_T_935, 14, 14) @[el2_lib.scala 543:44]
    node _T_1018 = not(_T_1017) @[el2_lib.scala 543:40]
    node _T_1019 = bits(_T_935, 14, 14) @[el2_lib.scala 543:51]
    node _T_1020 = mux(_T_1016, _T_1018, _T_1019) @[el2_lib.scala 543:23]
    _T_936[13] <= _T_1020 @[el2_lib.scala 543:17]
    node _T_1021 = bits(_T_935, 14, 0) @[el2_lib.scala 543:27]
    node _T_1022 = orr(_T_1021) @[el2_lib.scala 543:35]
    node _T_1023 = bits(_T_935, 15, 15) @[el2_lib.scala 543:44]
    node _T_1024 = not(_T_1023) @[el2_lib.scala 543:40]
    node _T_1025 = bits(_T_935, 15, 15) @[el2_lib.scala 543:51]
    node _T_1026 = mux(_T_1022, _T_1024, _T_1025) @[el2_lib.scala 543:23]
    _T_936[14] <= _T_1026 @[el2_lib.scala 543:17]
    node _T_1027 = bits(_T_935, 15, 0) @[el2_lib.scala 543:27]
    node _T_1028 = orr(_T_1027) @[el2_lib.scala 543:35]
    node _T_1029 = bits(_T_935, 16, 16) @[el2_lib.scala 543:44]
    node _T_1030 = not(_T_1029) @[el2_lib.scala 543:40]
    node _T_1031 = bits(_T_935, 16, 16) @[el2_lib.scala 543:51]
    node _T_1032 = mux(_T_1028, _T_1030, _T_1031) @[el2_lib.scala 543:23]
    _T_936[15] <= _T_1032 @[el2_lib.scala 543:17]
    node _T_1033 = bits(_T_935, 16, 0) @[el2_lib.scala 543:27]
    node _T_1034 = orr(_T_1033) @[el2_lib.scala 543:35]
    node _T_1035 = bits(_T_935, 17, 17) @[el2_lib.scala 543:44]
    node _T_1036 = not(_T_1035) @[el2_lib.scala 543:40]
    node _T_1037 = bits(_T_935, 17, 17) @[el2_lib.scala 543:51]
    node _T_1038 = mux(_T_1034, _T_1036, _T_1037) @[el2_lib.scala 543:23]
    _T_936[16] <= _T_1038 @[el2_lib.scala 543:17]
    node _T_1039 = bits(_T_935, 17, 0) @[el2_lib.scala 543:27]
    node _T_1040 = orr(_T_1039) @[el2_lib.scala 543:35]
    node _T_1041 = bits(_T_935, 18, 18) @[el2_lib.scala 543:44]
    node _T_1042 = not(_T_1041) @[el2_lib.scala 543:40]
    node _T_1043 = bits(_T_935, 18, 18) @[el2_lib.scala 543:51]
    node _T_1044 = mux(_T_1040, _T_1042, _T_1043) @[el2_lib.scala 543:23]
    _T_936[17] <= _T_1044 @[el2_lib.scala 543:17]
    node _T_1045 = bits(_T_935, 18, 0) @[el2_lib.scala 543:27]
    node _T_1046 = orr(_T_1045) @[el2_lib.scala 543:35]
    node _T_1047 = bits(_T_935, 19, 19) @[el2_lib.scala 543:44]
    node _T_1048 = not(_T_1047) @[el2_lib.scala 543:40]
    node _T_1049 = bits(_T_935, 19, 19) @[el2_lib.scala 543:51]
    node _T_1050 = mux(_T_1046, _T_1048, _T_1049) @[el2_lib.scala 543:23]
    _T_936[18] <= _T_1050 @[el2_lib.scala 543:17]
    node _T_1051 = bits(_T_935, 19, 0) @[el2_lib.scala 543:27]
    node _T_1052 = orr(_T_1051) @[el2_lib.scala 543:35]
    node _T_1053 = bits(_T_935, 20, 20) @[el2_lib.scala 543:44]
    node _T_1054 = not(_T_1053) @[el2_lib.scala 543:40]
    node _T_1055 = bits(_T_935, 20, 20) @[el2_lib.scala 543:51]
    node _T_1056 = mux(_T_1052, _T_1054, _T_1055) @[el2_lib.scala 543:23]
    _T_936[19] <= _T_1056 @[el2_lib.scala 543:17]
    node _T_1057 = bits(_T_935, 20, 0) @[el2_lib.scala 543:27]
    node _T_1058 = orr(_T_1057) @[el2_lib.scala 543:35]
    node _T_1059 = bits(_T_935, 21, 21) @[el2_lib.scala 543:44]
    node _T_1060 = not(_T_1059) @[el2_lib.scala 543:40]
    node _T_1061 = bits(_T_935, 21, 21) @[el2_lib.scala 543:51]
    node _T_1062 = mux(_T_1058, _T_1060, _T_1061) @[el2_lib.scala 543:23]
    _T_936[20] <= _T_1062 @[el2_lib.scala 543:17]
    node _T_1063 = bits(_T_935, 21, 0) @[el2_lib.scala 543:27]
    node _T_1064 = orr(_T_1063) @[el2_lib.scala 543:35]
    node _T_1065 = bits(_T_935, 22, 22) @[el2_lib.scala 543:44]
    node _T_1066 = not(_T_1065) @[el2_lib.scala 543:40]
    node _T_1067 = bits(_T_935, 22, 22) @[el2_lib.scala 543:51]
    node _T_1068 = mux(_T_1064, _T_1066, _T_1067) @[el2_lib.scala 543:23]
    _T_936[21] <= _T_1068 @[el2_lib.scala 543:17]
    node _T_1069 = bits(_T_935, 22, 0) @[el2_lib.scala 543:27]
    node _T_1070 = orr(_T_1069) @[el2_lib.scala 543:35]
    node _T_1071 = bits(_T_935, 23, 23) @[el2_lib.scala 543:44]
    node _T_1072 = not(_T_1071) @[el2_lib.scala 543:40]
    node _T_1073 = bits(_T_935, 23, 23) @[el2_lib.scala 543:51]
    node _T_1074 = mux(_T_1070, _T_1072, _T_1073) @[el2_lib.scala 543:23]
    _T_936[22] <= _T_1074 @[el2_lib.scala 543:17]
    node _T_1075 = bits(_T_935, 23, 0) @[el2_lib.scala 543:27]
    node _T_1076 = orr(_T_1075) @[el2_lib.scala 543:35]
    node _T_1077 = bits(_T_935, 24, 24) @[el2_lib.scala 543:44]
    node _T_1078 = not(_T_1077) @[el2_lib.scala 543:40]
    node _T_1079 = bits(_T_935, 24, 24) @[el2_lib.scala 543:51]
    node _T_1080 = mux(_T_1076, _T_1078, _T_1079) @[el2_lib.scala 543:23]
    _T_936[23] <= _T_1080 @[el2_lib.scala 543:17]
    node _T_1081 = bits(_T_935, 24, 0) @[el2_lib.scala 543:27]
    node _T_1082 = orr(_T_1081) @[el2_lib.scala 543:35]
    node _T_1083 = bits(_T_935, 25, 25) @[el2_lib.scala 543:44]
    node _T_1084 = not(_T_1083) @[el2_lib.scala 543:40]
    node _T_1085 = bits(_T_935, 25, 25) @[el2_lib.scala 543:51]
    node _T_1086 = mux(_T_1082, _T_1084, _T_1085) @[el2_lib.scala 543:23]
    _T_936[24] <= _T_1086 @[el2_lib.scala 543:17]
    node _T_1087 = bits(_T_935, 25, 0) @[el2_lib.scala 543:27]
    node _T_1088 = orr(_T_1087) @[el2_lib.scala 543:35]
    node _T_1089 = bits(_T_935, 26, 26) @[el2_lib.scala 543:44]
    node _T_1090 = not(_T_1089) @[el2_lib.scala 543:40]
    node _T_1091 = bits(_T_935, 26, 26) @[el2_lib.scala 543:51]
    node _T_1092 = mux(_T_1088, _T_1090, _T_1091) @[el2_lib.scala 543:23]
    _T_936[25] <= _T_1092 @[el2_lib.scala 543:17]
    node _T_1093 = bits(_T_935, 26, 0) @[el2_lib.scala 543:27]
    node _T_1094 = orr(_T_1093) @[el2_lib.scala 543:35]
    node _T_1095 = bits(_T_935, 27, 27) @[el2_lib.scala 543:44]
    node _T_1096 = not(_T_1095) @[el2_lib.scala 543:40]
    node _T_1097 = bits(_T_935, 27, 27) @[el2_lib.scala 543:51]
    node _T_1098 = mux(_T_1094, _T_1096, _T_1097) @[el2_lib.scala 543:23]
    _T_936[26] <= _T_1098 @[el2_lib.scala 543:17]
    node _T_1099 = bits(_T_935, 27, 0) @[el2_lib.scala 543:27]
    node _T_1100 = orr(_T_1099) @[el2_lib.scala 543:35]
    node _T_1101 = bits(_T_935, 28, 28) @[el2_lib.scala 543:44]
    node _T_1102 = not(_T_1101) @[el2_lib.scala 543:40]
    node _T_1103 = bits(_T_935, 28, 28) @[el2_lib.scala 543:51]
    node _T_1104 = mux(_T_1100, _T_1102, _T_1103) @[el2_lib.scala 543:23]
    _T_936[27] <= _T_1104 @[el2_lib.scala 543:17]
    node _T_1105 = bits(_T_935, 28, 0) @[el2_lib.scala 543:27]
    node _T_1106 = orr(_T_1105) @[el2_lib.scala 543:35]
    node _T_1107 = bits(_T_935, 29, 29) @[el2_lib.scala 543:44]
    node _T_1108 = not(_T_1107) @[el2_lib.scala 543:40]
    node _T_1109 = bits(_T_935, 29, 29) @[el2_lib.scala 543:51]
    node _T_1110 = mux(_T_1106, _T_1108, _T_1109) @[el2_lib.scala 543:23]
    _T_936[28] <= _T_1110 @[el2_lib.scala 543:17]
    node _T_1111 = bits(_T_935, 29, 0) @[el2_lib.scala 543:27]
    node _T_1112 = orr(_T_1111) @[el2_lib.scala 543:35]
    node _T_1113 = bits(_T_935, 30, 30) @[el2_lib.scala 543:44]
    node _T_1114 = not(_T_1113) @[el2_lib.scala 543:40]
    node _T_1115 = bits(_T_935, 30, 30) @[el2_lib.scala 543:51]
    node _T_1116 = mux(_T_1112, _T_1114, _T_1115) @[el2_lib.scala 543:23]
    _T_936[29] <= _T_1116 @[el2_lib.scala 543:17]
    node _T_1117 = bits(_T_935, 30, 0) @[el2_lib.scala 543:27]
    node _T_1118 = orr(_T_1117) @[el2_lib.scala 543:35]
    node _T_1119 = bits(_T_935, 31, 31) @[el2_lib.scala 543:44]
    node _T_1120 = not(_T_1119) @[el2_lib.scala 543:40]
    node _T_1121 = bits(_T_935, 31, 31) @[el2_lib.scala 543:51]
    node _T_1122 = mux(_T_1118, _T_1120, _T_1121) @[el2_lib.scala 543:23]
    _T_936[30] <= _T_1122 @[el2_lib.scala 543:17]
    node _T_1123 = cat(_T_936[2], _T_936[1]) @[el2_lib.scala 545:14]
    node _T_1124 = cat(_T_1123, _T_936[0]) @[el2_lib.scala 545:14]
    node _T_1125 = cat(_T_936[4], _T_936[3]) @[el2_lib.scala 545:14]
    node _T_1126 = cat(_T_936[6], _T_936[5]) @[el2_lib.scala 545:14]
    node _T_1127 = cat(_T_1126, _T_1125) @[el2_lib.scala 545:14]
    node _T_1128 = cat(_T_1127, _T_1124) @[el2_lib.scala 545:14]
    node _T_1129 = cat(_T_936[8], _T_936[7]) @[el2_lib.scala 545:14]
    node _T_1130 = cat(_T_936[10], _T_936[9]) @[el2_lib.scala 545:14]
    node _T_1131 = cat(_T_1130, _T_1129) @[el2_lib.scala 545:14]
    node _T_1132 = cat(_T_936[12], _T_936[11]) @[el2_lib.scala 545:14]
    node _T_1133 = cat(_T_936[14], _T_936[13]) @[el2_lib.scala 545:14]
    node _T_1134 = cat(_T_1133, _T_1132) @[el2_lib.scala 545:14]
    node _T_1135 = cat(_T_1134, _T_1131) @[el2_lib.scala 545:14]
    node _T_1136 = cat(_T_1135, _T_1128) @[el2_lib.scala 545:14]
    node _T_1137 = cat(_T_936[16], _T_936[15]) @[el2_lib.scala 545:14]
    node _T_1138 = cat(_T_936[18], _T_936[17]) @[el2_lib.scala 545:14]
    node _T_1139 = cat(_T_1138, _T_1137) @[el2_lib.scala 545:14]
    node _T_1140 = cat(_T_936[20], _T_936[19]) @[el2_lib.scala 545:14]
    node _T_1141 = cat(_T_936[22], _T_936[21]) @[el2_lib.scala 545:14]
    node _T_1142 = cat(_T_1141, _T_1140) @[el2_lib.scala 545:14]
    node _T_1143 = cat(_T_1142, _T_1139) @[el2_lib.scala 545:14]
    node _T_1144 = cat(_T_936[24], _T_936[23]) @[el2_lib.scala 545:14]
    node _T_1145 = cat(_T_936[26], _T_936[25]) @[el2_lib.scala 545:14]
    node _T_1146 = cat(_T_1145, _T_1144) @[el2_lib.scala 545:14]
    node _T_1147 = cat(_T_936[28], _T_936[27]) @[el2_lib.scala 545:14]
    node _T_1148 = cat(_T_936[30], _T_936[29]) @[el2_lib.scala 545:14]
    node _T_1149 = cat(_T_1148, _T_1147) @[el2_lib.scala 545:14]
    node _T_1150 = cat(_T_1149, _T_1146) @[el2_lib.scala 545:14]
    node _T_1151 = cat(_T_1150, _T_1143) @[el2_lib.scala 545:14]
    node _T_1152 = cat(_T_1151, _T_1136) @[el2_lib.scala 545:14]
    node _T_1153 = bits(_T_935, 0, 0) @[el2_lib.scala 545:24]
    node _T_1154 = cat(_T_1152, _T_1153) @[Cat.scala 29:58]
    node _T_1155 = bits(q_ff, 31, 0) @[el2_exu_div_ctl.scala 193:104]
    node q_ff_eff = mux(_T_934, _T_1154, _T_1155) @[el2_exu_div_ctl.scala 193:21]
    node _T_1156 = and(sign_ff, dividend_neg_ff) @[el2_exu_div_ctl.scala 194:31]
    node _T_1157 = bits(_T_1156, 0, 0) @[el2_exu_div_ctl.scala 194:51]
    node _T_1158 = bits(a_ff, 31, 0) @[el2_exu_div_ctl.scala 194:74]
    wire _T_1159 : UInt<1>[31] @[el2_lib.scala 541:20]
    node _T_1160 = bits(_T_1158, 0, 0) @[el2_lib.scala 543:27]
    node _T_1161 = orr(_T_1160) @[el2_lib.scala 543:35]
    node _T_1162 = bits(_T_1158, 1, 1) @[el2_lib.scala 543:44]
    node _T_1163 = not(_T_1162) @[el2_lib.scala 543:40]
    node _T_1164 = bits(_T_1158, 1, 1) @[el2_lib.scala 543:51]
    node _T_1165 = mux(_T_1161, _T_1163, _T_1164) @[el2_lib.scala 543:23]
    _T_1159[0] <= _T_1165 @[el2_lib.scala 543:17]
    node _T_1166 = bits(_T_1158, 1, 0) @[el2_lib.scala 543:27]
    node _T_1167 = orr(_T_1166) @[el2_lib.scala 543:35]
    node _T_1168 = bits(_T_1158, 2, 2) @[el2_lib.scala 543:44]
    node _T_1169 = not(_T_1168) @[el2_lib.scala 543:40]
    node _T_1170 = bits(_T_1158, 2, 2) @[el2_lib.scala 543:51]
    node _T_1171 = mux(_T_1167, _T_1169, _T_1170) @[el2_lib.scala 543:23]
    _T_1159[1] <= _T_1171 @[el2_lib.scala 543:17]
    node _T_1172 = bits(_T_1158, 2, 0) @[el2_lib.scala 543:27]
    node _T_1173 = orr(_T_1172) @[el2_lib.scala 543:35]
    node _T_1174 = bits(_T_1158, 3, 3) @[el2_lib.scala 543:44]
    node _T_1175 = not(_T_1174) @[el2_lib.scala 543:40]
    node _T_1176 = bits(_T_1158, 3, 3) @[el2_lib.scala 543:51]
    node _T_1177 = mux(_T_1173, _T_1175, _T_1176) @[el2_lib.scala 543:23]
    _T_1159[2] <= _T_1177 @[el2_lib.scala 543:17]
    node _T_1178 = bits(_T_1158, 3, 0) @[el2_lib.scala 543:27]
    node _T_1179 = orr(_T_1178) @[el2_lib.scala 543:35]
    node _T_1180 = bits(_T_1158, 4, 4) @[el2_lib.scala 543:44]
    node _T_1181 = not(_T_1180) @[el2_lib.scala 543:40]
    node _T_1182 = bits(_T_1158, 4, 4) @[el2_lib.scala 543:51]
    node _T_1183 = mux(_T_1179, _T_1181, _T_1182) @[el2_lib.scala 543:23]
    _T_1159[3] <= _T_1183 @[el2_lib.scala 543:17]
    node _T_1184 = bits(_T_1158, 4, 0) @[el2_lib.scala 543:27]
    node _T_1185 = orr(_T_1184) @[el2_lib.scala 543:35]
    node _T_1186 = bits(_T_1158, 5, 5) @[el2_lib.scala 543:44]
    node _T_1187 = not(_T_1186) @[el2_lib.scala 543:40]
    node _T_1188 = bits(_T_1158, 5, 5) @[el2_lib.scala 543:51]
    node _T_1189 = mux(_T_1185, _T_1187, _T_1188) @[el2_lib.scala 543:23]
    _T_1159[4] <= _T_1189 @[el2_lib.scala 543:17]
    node _T_1190 = bits(_T_1158, 5, 0) @[el2_lib.scala 543:27]
    node _T_1191 = orr(_T_1190) @[el2_lib.scala 543:35]
    node _T_1192 = bits(_T_1158, 6, 6) @[el2_lib.scala 543:44]
    node _T_1193 = not(_T_1192) @[el2_lib.scala 543:40]
    node _T_1194 = bits(_T_1158, 6, 6) @[el2_lib.scala 543:51]
    node _T_1195 = mux(_T_1191, _T_1193, _T_1194) @[el2_lib.scala 543:23]
    _T_1159[5] <= _T_1195 @[el2_lib.scala 543:17]
    node _T_1196 = bits(_T_1158, 6, 0) @[el2_lib.scala 543:27]
    node _T_1197 = orr(_T_1196) @[el2_lib.scala 543:35]
    node _T_1198 = bits(_T_1158, 7, 7) @[el2_lib.scala 543:44]
    node _T_1199 = not(_T_1198) @[el2_lib.scala 543:40]
    node _T_1200 = bits(_T_1158, 7, 7) @[el2_lib.scala 543:51]
    node _T_1201 = mux(_T_1197, _T_1199, _T_1200) @[el2_lib.scala 543:23]
    _T_1159[6] <= _T_1201 @[el2_lib.scala 543:17]
    node _T_1202 = bits(_T_1158, 7, 0) @[el2_lib.scala 543:27]
    node _T_1203 = orr(_T_1202) @[el2_lib.scala 543:35]
    node _T_1204 = bits(_T_1158, 8, 8) @[el2_lib.scala 543:44]
    node _T_1205 = not(_T_1204) @[el2_lib.scala 543:40]
    node _T_1206 = bits(_T_1158, 8, 8) @[el2_lib.scala 543:51]
    node _T_1207 = mux(_T_1203, _T_1205, _T_1206) @[el2_lib.scala 543:23]
    _T_1159[7] <= _T_1207 @[el2_lib.scala 543:17]
    node _T_1208 = bits(_T_1158, 8, 0) @[el2_lib.scala 543:27]
    node _T_1209 = orr(_T_1208) @[el2_lib.scala 543:35]
    node _T_1210 = bits(_T_1158, 9, 9) @[el2_lib.scala 543:44]
    node _T_1211 = not(_T_1210) @[el2_lib.scala 543:40]
    node _T_1212 = bits(_T_1158, 9, 9) @[el2_lib.scala 543:51]
    node _T_1213 = mux(_T_1209, _T_1211, _T_1212) @[el2_lib.scala 543:23]
    _T_1159[8] <= _T_1213 @[el2_lib.scala 543:17]
    node _T_1214 = bits(_T_1158, 9, 0) @[el2_lib.scala 543:27]
    node _T_1215 = orr(_T_1214) @[el2_lib.scala 543:35]
    node _T_1216 = bits(_T_1158, 10, 10) @[el2_lib.scala 543:44]
    node _T_1217 = not(_T_1216) @[el2_lib.scala 543:40]
    node _T_1218 = bits(_T_1158, 10, 10) @[el2_lib.scala 543:51]
    node _T_1219 = mux(_T_1215, _T_1217, _T_1218) @[el2_lib.scala 543:23]
    _T_1159[9] <= _T_1219 @[el2_lib.scala 543:17]
    node _T_1220 = bits(_T_1158, 10, 0) @[el2_lib.scala 543:27]
    node _T_1221 = orr(_T_1220) @[el2_lib.scala 543:35]
    node _T_1222 = bits(_T_1158, 11, 11) @[el2_lib.scala 543:44]
    node _T_1223 = not(_T_1222) @[el2_lib.scala 543:40]
    node _T_1224 = bits(_T_1158, 11, 11) @[el2_lib.scala 543:51]
    node _T_1225 = mux(_T_1221, _T_1223, _T_1224) @[el2_lib.scala 543:23]
    _T_1159[10] <= _T_1225 @[el2_lib.scala 543:17]
    node _T_1226 = bits(_T_1158, 11, 0) @[el2_lib.scala 543:27]
    node _T_1227 = orr(_T_1226) @[el2_lib.scala 543:35]
    node _T_1228 = bits(_T_1158, 12, 12) @[el2_lib.scala 543:44]
    node _T_1229 = not(_T_1228) @[el2_lib.scala 543:40]
    node _T_1230 = bits(_T_1158, 12, 12) @[el2_lib.scala 543:51]
    node _T_1231 = mux(_T_1227, _T_1229, _T_1230) @[el2_lib.scala 543:23]
    _T_1159[11] <= _T_1231 @[el2_lib.scala 543:17]
    node _T_1232 = bits(_T_1158, 12, 0) @[el2_lib.scala 543:27]
    node _T_1233 = orr(_T_1232) @[el2_lib.scala 543:35]
    node _T_1234 = bits(_T_1158, 13, 13) @[el2_lib.scala 543:44]
    node _T_1235 = not(_T_1234) @[el2_lib.scala 543:40]
    node _T_1236 = bits(_T_1158, 13, 13) @[el2_lib.scala 543:51]
    node _T_1237 = mux(_T_1233, _T_1235, _T_1236) @[el2_lib.scala 543:23]
    _T_1159[12] <= _T_1237 @[el2_lib.scala 543:17]
    node _T_1238 = bits(_T_1158, 13, 0) @[el2_lib.scala 543:27]
    node _T_1239 = orr(_T_1238) @[el2_lib.scala 543:35]
    node _T_1240 = bits(_T_1158, 14, 14) @[el2_lib.scala 543:44]
    node _T_1241 = not(_T_1240) @[el2_lib.scala 543:40]
    node _T_1242 = bits(_T_1158, 14, 14) @[el2_lib.scala 543:51]
    node _T_1243 = mux(_T_1239, _T_1241, _T_1242) @[el2_lib.scala 543:23]
    _T_1159[13] <= _T_1243 @[el2_lib.scala 543:17]
    node _T_1244 = bits(_T_1158, 14, 0) @[el2_lib.scala 543:27]
    node _T_1245 = orr(_T_1244) @[el2_lib.scala 543:35]
    node _T_1246 = bits(_T_1158, 15, 15) @[el2_lib.scala 543:44]
    node _T_1247 = not(_T_1246) @[el2_lib.scala 543:40]
    node _T_1248 = bits(_T_1158, 15, 15) @[el2_lib.scala 543:51]
    node _T_1249 = mux(_T_1245, _T_1247, _T_1248) @[el2_lib.scala 543:23]
    _T_1159[14] <= _T_1249 @[el2_lib.scala 543:17]
    node _T_1250 = bits(_T_1158, 15, 0) @[el2_lib.scala 543:27]
    node _T_1251 = orr(_T_1250) @[el2_lib.scala 543:35]
    node _T_1252 = bits(_T_1158, 16, 16) @[el2_lib.scala 543:44]
    node _T_1253 = not(_T_1252) @[el2_lib.scala 543:40]
    node _T_1254 = bits(_T_1158, 16, 16) @[el2_lib.scala 543:51]
    node _T_1255 = mux(_T_1251, _T_1253, _T_1254) @[el2_lib.scala 543:23]
    _T_1159[15] <= _T_1255 @[el2_lib.scala 543:17]
    node _T_1256 = bits(_T_1158, 16, 0) @[el2_lib.scala 543:27]
    node _T_1257 = orr(_T_1256) @[el2_lib.scala 543:35]
    node _T_1258 = bits(_T_1158, 17, 17) @[el2_lib.scala 543:44]
    node _T_1259 = not(_T_1258) @[el2_lib.scala 543:40]
    node _T_1260 = bits(_T_1158, 17, 17) @[el2_lib.scala 543:51]
    node _T_1261 = mux(_T_1257, _T_1259, _T_1260) @[el2_lib.scala 543:23]
    _T_1159[16] <= _T_1261 @[el2_lib.scala 543:17]
    node _T_1262 = bits(_T_1158, 17, 0) @[el2_lib.scala 543:27]
    node _T_1263 = orr(_T_1262) @[el2_lib.scala 543:35]
    node _T_1264 = bits(_T_1158, 18, 18) @[el2_lib.scala 543:44]
    node _T_1265 = not(_T_1264) @[el2_lib.scala 543:40]
    node _T_1266 = bits(_T_1158, 18, 18) @[el2_lib.scala 543:51]
    node _T_1267 = mux(_T_1263, _T_1265, _T_1266) @[el2_lib.scala 543:23]
    _T_1159[17] <= _T_1267 @[el2_lib.scala 543:17]
    node _T_1268 = bits(_T_1158, 18, 0) @[el2_lib.scala 543:27]
    node _T_1269 = orr(_T_1268) @[el2_lib.scala 543:35]
    node _T_1270 = bits(_T_1158, 19, 19) @[el2_lib.scala 543:44]
    node _T_1271 = not(_T_1270) @[el2_lib.scala 543:40]
    node _T_1272 = bits(_T_1158, 19, 19) @[el2_lib.scala 543:51]
    node _T_1273 = mux(_T_1269, _T_1271, _T_1272) @[el2_lib.scala 543:23]
    _T_1159[18] <= _T_1273 @[el2_lib.scala 543:17]
    node _T_1274 = bits(_T_1158, 19, 0) @[el2_lib.scala 543:27]
    node _T_1275 = orr(_T_1274) @[el2_lib.scala 543:35]
    node _T_1276 = bits(_T_1158, 20, 20) @[el2_lib.scala 543:44]
    node _T_1277 = not(_T_1276) @[el2_lib.scala 543:40]
    node _T_1278 = bits(_T_1158, 20, 20) @[el2_lib.scala 543:51]
    node _T_1279 = mux(_T_1275, _T_1277, _T_1278) @[el2_lib.scala 543:23]
    _T_1159[19] <= _T_1279 @[el2_lib.scala 543:17]
    node _T_1280 = bits(_T_1158, 20, 0) @[el2_lib.scala 543:27]
    node _T_1281 = orr(_T_1280) @[el2_lib.scala 543:35]
    node _T_1282 = bits(_T_1158, 21, 21) @[el2_lib.scala 543:44]
    node _T_1283 = not(_T_1282) @[el2_lib.scala 543:40]
    node _T_1284 = bits(_T_1158, 21, 21) @[el2_lib.scala 543:51]
    node _T_1285 = mux(_T_1281, _T_1283, _T_1284) @[el2_lib.scala 543:23]
    _T_1159[20] <= _T_1285 @[el2_lib.scala 543:17]
    node _T_1286 = bits(_T_1158, 21, 0) @[el2_lib.scala 543:27]
    node _T_1287 = orr(_T_1286) @[el2_lib.scala 543:35]
    node _T_1288 = bits(_T_1158, 22, 22) @[el2_lib.scala 543:44]
    node _T_1289 = not(_T_1288) @[el2_lib.scala 543:40]
    node _T_1290 = bits(_T_1158, 22, 22) @[el2_lib.scala 543:51]
    node _T_1291 = mux(_T_1287, _T_1289, _T_1290) @[el2_lib.scala 543:23]
    _T_1159[21] <= _T_1291 @[el2_lib.scala 543:17]
    node _T_1292 = bits(_T_1158, 22, 0) @[el2_lib.scala 543:27]
    node _T_1293 = orr(_T_1292) @[el2_lib.scala 543:35]
    node _T_1294 = bits(_T_1158, 23, 23) @[el2_lib.scala 543:44]
    node _T_1295 = not(_T_1294) @[el2_lib.scala 543:40]
    node _T_1296 = bits(_T_1158, 23, 23) @[el2_lib.scala 543:51]
    node _T_1297 = mux(_T_1293, _T_1295, _T_1296) @[el2_lib.scala 543:23]
    _T_1159[22] <= _T_1297 @[el2_lib.scala 543:17]
    node _T_1298 = bits(_T_1158, 23, 0) @[el2_lib.scala 543:27]
    node _T_1299 = orr(_T_1298) @[el2_lib.scala 543:35]
    node _T_1300 = bits(_T_1158, 24, 24) @[el2_lib.scala 543:44]
    node _T_1301 = not(_T_1300) @[el2_lib.scala 543:40]
    node _T_1302 = bits(_T_1158, 24, 24) @[el2_lib.scala 543:51]
    node _T_1303 = mux(_T_1299, _T_1301, _T_1302) @[el2_lib.scala 543:23]
    _T_1159[23] <= _T_1303 @[el2_lib.scala 543:17]
    node _T_1304 = bits(_T_1158, 24, 0) @[el2_lib.scala 543:27]
    node _T_1305 = orr(_T_1304) @[el2_lib.scala 543:35]
    node _T_1306 = bits(_T_1158, 25, 25) @[el2_lib.scala 543:44]
    node _T_1307 = not(_T_1306) @[el2_lib.scala 543:40]
    node _T_1308 = bits(_T_1158, 25, 25) @[el2_lib.scala 543:51]
    node _T_1309 = mux(_T_1305, _T_1307, _T_1308) @[el2_lib.scala 543:23]
    _T_1159[24] <= _T_1309 @[el2_lib.scala 543:17]
    node _T_1310 = bits(_T_1158, 25, 0) @[el2_lib.scala 543:27]
    node _T_1311 = orr(_T_1310) @[el2_lib.scala 543:35]
    node _T_1312 = bits(_T_1158, 26, 26) @[el2_lib.scala 543:44]
    node _T_1313 = not(_T_1312) @[el2_lib.scala 543:40]
    node _T_1314 = bits(_T_1158, 26, 26) @[el2_lib.scala 543:51]
    node _T_1315 = mux(_T_1311, _T_1313, _T_1314) @[el2_lib.scala 543:23]
    _T_1159[25] <= _T_1315 @[el2_lib.scala 543:17]
    node _T_1316 = bits(_T_1158, 26, 0) @[el2_lib.scala 543:27]
    node _T_1317 = orr(_T_1316) @[el2_lib.scala 543:35]
    node _T_1318 = bits(_T_1158, 27, 27) @[el2_lib.scala 543:44]
    node _T_1319 = not(_T_1318) @[el2_lib.scala 543:40]
    node _T_1320 = bits(_T_1158, 27, 27) @[el2_lib.scala 543:51]
    node _T_1321 = mux(_T_1317, _T_1319, _T_1320) @[el2_lib.scala 543:23]
    _T_1159[26] <= _T_1321 @[el2_lib.scala 543:17]
    node _T_1322 = bits(_T_1158, 27, 0) @[el2_lib.scala 543:27]
    node _T_1323 = orr(_T_1322) @[el2_lib.scala 543:35]
    node _T_1324 = bits(_T_1158, 28, 28) @[el2_lib.scala 543:44]
    node _T_1325 = not(_T_1324) @[el2_lib.scala 543:40]
    node _T_1326 = bits(_T_1158, 28, 28) @[el2_lib.scala 543:51]
    node _T_1327 = mux(_T_1323, _T_1325, _T_1326) @[el2_lib.scala 543:23]
    _T_1159[27] <= _T_1327 @[el2_lib.scala 543:17]
    node _T_1328 = bits(_T_1158, 28, 0) @[el2_lib.scala 543:27]
    node _T_1329 = orr(_T_1328) @[el2_lib.scala 543:35]
    node _T_1330 = bits(_T_1158, 29, 29) @[el2_lib.scala 543:44]
    node _T_1331 = not(_T_1330) @[el2_lib.scala 543:40]
    node _T_1332 = bits(_T_1158, 29, 29) @[el2_lib.scala 543:51]
    node _T_1333 = mux(_T_1329, _T_1331, _T_1332) @[el2_lib.scala 543:23]
    _T_1159[28] <= _T_1333 @[el2_lib.scala 543:17]
    node _T_1334 = bits(_T_1158, 29, 0) @[el2_lib.scala 543:27]
    node _T_1335 = orr(_T_1334) @[el2_lib.scala 543:35]
    node _T_1336 = bits(_T_1158, 30, 30) @[el2_lib.scala 543:44]
    node _T_1337 = not(_T_1336) @[el2_lib.scala 543:40]
    node _T_1338 = bits(_T_1158, 30, 30) @[el2_lib.scala 543:51]
    node _T_1339 = mux(_T_1335, _T_1337, _T_1338) @[el2_lib.scala 543:23]
    _T_1159[29] <= _T_1339 @[el2_lib.scala 543:17]
    node _T_1340 = bits(_T_1158, 30, 0) @[el2_lib.scala 543:27]
    node _T_1341 = orr(_T_1340) @[el2_lib.scala 543:35]
    node _T_1342 = bits(_T_1158, 31, 31) @[el2_lib.scala 543:44]
    node _T_1343 = not(_T_1342) @[el2_lib.scala 543:40]
    node _T_1344 = bits(_T_1158, 31, 31) @[el2_lib.scala 543:51]
    node _T_1345 = mux(_T_1341, _T_1343, _T_1344) @[el2_lib.scala 543:23]
    _T_1159[30] <= _T_1345 @[el2_lib.scala 543:17]
    node _T_1346 = cat(_T_1159[2], _T_1159[1]) @[el2_lib.scala 545:14]
    node _T_1347 = cat(_T_1346, _T_1159[0]) @[el2_lib.scala 545:14]
    node _T_1348 = cat(_T_1159[4], _T_1159[3]) @[el2_lib.scala 545:14]
    node _T_1349 = cat(_T_1159[6], _T_1159[5]) @[el2_lib.scala 545:14]
    node _T_1350 = cat(_T_1349, _T_1348) @[el2_lib.scala 545:14]
    node _T_1351 = cat(_T_1350, _T_1347) @[el2_lib.scala 545:14]
    node _T_1352 = cat(_T_1159[8], _T_1159[7]) @[el2_lib.scala 545:14]
    node _T_1353 = cat(_T_1159[10], _T_1159[9]) @[el2_lib.scala 545:14]
    node _T_1354 = cat(_T_1353, _T_1352) @[el2_lib.scala 545:14]
    node _T_1355 = cat(_T_1159[12], _T_1159[11]) @[el2_lib.scala 545:14]
    node _T_1356 = cat(_T_1159[14], _T_1159[13]) @[el2_lib.scala 545:14]
    node _T_1357 = cat(_T_1356, _T_1355) @[el2_lib.scala 545:14]
    node _T_1358 = cat(_T_1357, _T_1354) @[el2_lib.scala 545:14]
    node _T_1359 = cat(_T_1358, _T_1351) @[el2_lib.scala 545:14]
    node _T_1360 = cat(_T_1159[16], _T_1159[15]) @[el2_lib.scala 545:14]
    node _T_1361 = cat(_T_1159[18], _T_1159[17]) @[el2_lib.scala 545:14]
    node _T_1362 = cat(_T_1361, _T_1360) @[el2_lib.scala 545:14]
    node _T_1363 = cat(_T_1159[20], _T_1159[19]) @[el2_lib.scala 545:14]
    node _T_1364 = cat(_T_1159[22], _T_1159[21]) @[el2_lib.scala 545:14]
    node _T_1365 = cat(_T_1364, _T_1363) @[el2_lib.scala 545:14]
    node _T_1366 = cat(_T_1365, _T_1362) @[el2_lib.scala 545:14]
    node _T_1367 = cat(_T_1159[24], _T_1159[23]) @[el2_lib.scala 545:14]
    node _T_1368 = cat(_T_1159[26], _T_1159[25]) @[el2_lib.scala 545:14]
    node _T_1369 = cat(_T_1368, _T_1367) @[el2_lib.scala 545:14]
    node _T_1370 = cat(_T_1159[28], _T_1159[27]) @[el2_lib.scala 545:14]
    node _T_1371 = cat(_T_1159[30], _T_1159[29]) @[el2_lib.scala 545:14]
    node _T_1372 = cat(_T_1371, _T_1370) @[el2_lib.scala 545:14]
    node _T_1373 = cat(_T_1372, _T_1369) @[el2_lib.scala 545:14]
    node _T_1374 = cat(_T_1373, _T_1366) @[el2_lib.scala 545:14]
    node _T_1375 = cat(_T_1374, _T_1359) @[el2_lib.scala 545:14]
    node _T_1376 = bits(_T_1158, 0, 0) @[el2_lib.scala 545:24]
    node _T_1377 = cat(_T_1375, _T_1376) @[Cat.scala 29:58]
    node _T_1378 = bits(a_ff, 31, 0) @[el2_exu_div_ctl.scala 194:87]
    node a_ff_eff = mux(_T_1157, _T_1377, _T_1378) @[el2_exu_div_ctl.scala 194:21]
    node _T_1379 = bits(smallnum_case_ff, 0, 0) @[el2_exu_div_ctl.scala 197:22]
    node _T_1380 = cat(UInt<28>("h00"), smallnum_ff) @[Cat.scala 29:58]
    node _T_1381 = bits(rem_ff, 0, 0) @[el2_exu_div_ctl.scala 198:12]
    node _T_1382 = eq(smallnum_case_ff, UInt<1>("h00")) @[el2_exu_div_ctl.scala 199:6]
    node _T_1383 = eq(rem_ff, UInt<1>("h00")) @[el2_exu_div_ctl.scala 199:26]
    node _T_1384 = and(_T_1382, _T_1383) @[el2_exu_div_ctl.scala 199:24]
    node _T_1385 = bits(_T_1384, 0, 0) @[el2_exu_div_ctl.scala 199:35]
    node _T_1386 = mux(_T_1379, _T_1380, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_1387 = mux(_T_1381, a_ff_eff, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_1388 = mux(_T_1385, q_ff_eff, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_1389 = or(_T_1386, _T_1387) @[Mux.scala 27:72]
    node _T_1390 = or(_T_1389, _T_1388) @[Mux.scala 27:72]
    wire _T_1391 : UInt<32> @[Mux.scala 27:72]
    _T_1391 <= _T_1390 @[Mux.scala 27:72]
    io.dec_div.exu_div_result <= _T_1391 @[el2_exu_div_ctl.scala 196:29]
    node _T_1392 = bits(div_clken, 0, 0) @[el2_exu_div_ctl.scala 202:46]
    inst rvclkhdr of rvclkhdr_23 @[el2_lib.scala 483:22]
    rvclkhdr.clock <= clock
    rvclkhdr.reset <= reset
    rvclkhdr.io.clk <= clock @[el2_lib.scala 484:17]
    rvclkhdr.io.en <= _T_1392 @[el2_lib.scala 485:16]
    rvclkhdr.io.scan_mode <= io.scan_mode @[el2_lib.scala 486:23]
    node _T_1393 = eq(io.dec_div.dec_div_cancel, UInt<1>("h00")) @[el2_exu_div_ctl.scala 205:52]
    node _T_1394 = and(io.dec_div.div_p.valid, _T_1393) @[el2_exu_div_ctl.scala 205:50]
    reg _T_1395 : UInt<1>, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_exu_div_ctl.scala 205:26]
    _T_1395 <= _T_1394 @[el2_exu_div_ctl.scala 205:26]
    valid_ff_x <= _T_1395 @[el2_exu_div_ctl.scala 205:16]
    node _T_1396 = eq(io.dec_div.dec_div_cancel, UInt<1>("h00")) @[el2_exu_div_ctl.scala 206:35]
    node _T_1397 = and(finish, _T_1396) @[el2_exu_div_ctl.scala 206:33]
    reg _T_1398 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_exu_div_ctl.scala 206:25]
    _T_1398 <= _T_1397 @[el2_exu_div_ctl.scala 206:25]
    finish_ff <= _T_1398 @[el2_exu_div_ctl.scala 206:15]
    reg _T_1399 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_exu_div_ctl.scala 207:25]
    _T_1399 <= run_in @[el2_exu_div_ctl.scala 207:25]
    run_state <= _T_1399 @[el2_exu_div_ctl.scala 207:15]
    reg _T_1400 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_exu_div_ctl.scala 208:21]
    _T_1400 <= count_in @[el2_exu_div_ctl.scala 208:21]
    count <= _T_1400 @[el2_exu_div_ctl.scala 208:11]
    node _T_1401 = bits(io.dividend, 31, 31) @[el2_exu_div_ctl.scala 209:45]
    node _T_1402 = bits(io.dec_div.div_p.valid, 0, 0) @[el2_exu_div_ctl.scala 209:79]
    reg _T_1403 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_1402 : @[Reg.scala 28:19]
      _T_1403 <= _T_1401 @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    dividend_neg_ff <= _T_1403 @[el2_exu_div_ctl.scala 209:21]
    node _T_1404 = bits(io.divisor, 31, 31) @[el2_exu_div_ctl.scala 210:43]
    node _T_1405 = bits(io.dec_div.div_p.valid, 0, 0) @[el2_exu_div_ctl.scala 210:77]
    reg _T_1406 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_1405 : @[Reg.scala 28:19]
      _T_1406 <= _T_1404 @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    divisor_neg_ff <= _T_1406 @[el2_exu_div_ctl.scala 210:20]
    node _T_1407 = bits(io.dec_div.div_p.valid, 0, 0) @[el2_exu_div_ctl.scala 211:64]
    reg _T_1408 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_1407 : @[Reg.scala 28:19]
      _T_1408 <= sign_eff @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    sign_ff <= _T_1408 @[el2_exu_div_ctl.scala 211:13]
    node _T_1409 = bits(io.dec_div.div_p.valid, 0, 0) @[el2_exu_div_ctl.scala 212:80]
    reg _T_1410 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
    when _T_1409 : @[Reg.scala 28:19]
      _T_1410 <= io.dec_div.div_p.bits.rem @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    rem_ff <= _T_1410 @[el2_exu_div_ctl.scala 212:12]
    reg _T_1411 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_exu_div_ctl.scala 213:32]
    _T_1411 <= smallnum_case @[el2_exu_div_ctl.scala 213:32]
    smallnum_case_ff <= _T_1411 @[el2_exu_div_ctl.scala 213:22]
    reg _T_1412 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_exu_div_ctl.scala 214:27]
    _T_1412 <= smallnum @[el2_exu_div_ctl.scala 214:27]
    smallnum_ff <= _T_1412 @[el2_exu_div_ctl.scala 214:17]
    reg _T_1413 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_exu_div_ctl.scala 215:32]
    _T_1413 <= shortq_enable @[el2_exu_div_ctl.scala 215:32]
    shortq_enable_ff <= _T_1413 @[el2_exu_div_ctl.scala 215:22]
    reg _T_1414 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_exu_div_ctl.scala 216:31]
    _T_1414 <= shortq_shift @[el2_exu_div_ctl.scala 216:31]
    shortq_shift_xx <= _T_1414 @[el2_exu_div_ctl.scala 216:21]
    node _T_1415 = bits(qff_enable, 0, 0) @[el2_exu_div_ctl.scala 218:35]
    inst rvclkhdr_1 of rvclkhdr_24 @[el2_lib.scala 508:23]
    rvclkhdr_1.clock <= clock
    rvclkhdr_1.reset <= reset
    rvclkhdr_1.io.clk <= clock @[el2_lib.scala 510:18]
    rvclkhdr_1.io.en <= _T_1415 @[el2_lib.scala 511:17]
    rvclkhdr_1.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24]
    reg _T_1416 : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16]
    _T_1416 <= q_in @[el2_lib.scala 514:16]
    q_ff <= _T_1416 @[el2_exu_div_ctl.scala 218:8]
    node _T_1417 = bits(aff_enable, 0, 0) @[el2_exu_div_ctl.scala 219:35]
    inst rvclkhdr_2 of rvclkhdr_25 @[el2_lib.scala 508:23]
    rvclkhdr_2.clock <= clock
    rvclkhdr_2.reset <= reset
    rvclkhdr_2.io.clk <= clock @[el2_lib.scala 510:18]
    rvclkhdr_2.io.en <= _T_1417 @[el2_lib.scala 511:17]
    rvclkhdr_2.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24]
    reg _T_1418 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16]
    _T_1418 <= a_in @[el2_lib.scala 514:16]
    a_ff <= _T_1418 @[el2_exu_div_ctl.scala 219:8]
    node _T_1419 = eq(io.dec_div.div_p.bits.unsign, UInt<1>("h00")) @[el2_exu_div_ctl.scala 220:22]
    node _T_1420 = bits(io.divisor, 31, 31) @[el2_exu_div_ctl.scala 220:64]
    node _T_1421 = and(_T_1419, _T_1420) @[el2_exu_div_ctl.scala 220:52]
    node _T_1422 = cat(_T_1421, io.divisor) @[Cat.scala 29:58]
    node _T_1423 = bits(io.dec_div.div_p.valid, 0, 0) @[el2_exu_div_ctl.scala 220:106]
    inst rvclkhdr_3 of rvclkhdr_26 @[el2_lib.scala 508:23]
    rvclkhdr_3.clock <= clock
    rvclkhdr_3.reset <= reset
    rvclkhdr_3.io.clk <= clock @[el2_lib.scala 510:18]
    rvclkhdr_3.io.en <= _T_1423 @[el2_lib.scala 511:17]
    rvclkhdr_3.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24]
    reg _T_1424 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16]
    _T_1424 <= _T_1422 @[el2_lib.scala 514:16]
    m_ff <= _T_1424 @[el2_exu_div_ctl.scala 220:8]
    
  module el2_exu : 
    input clock : Clock
    input reset : AsyncReset
    output io : {dec_exu : {dec_alu : {flip dec_i0_alu_decode_d : UInt<1>, flip dec_csr_ren_d : UInt<1>, flip dec_i0_br_immed_d : UInt<12>, exu_flush_final : UInt<1>, exu_i0_pc_x : UInt<31>}, dec_div : {flip div_p : {valid : UInt<1>, bits : {unsign : UInt<1>, rem : UInt<1>}}, flip dec_div_cancel : UInt<1>, exu_div_result : UInt<32>, exu_div_wren : UInt<1>}, decode_exu : {flip dec_data_en : UInt<2>, flip dec_ctl_en : UInt<2>, flip i0_ap : {land : UInt<1>, lor : UInt<1>, lxor : UInt<1>, sll : UInt<1>, srl : UInt<1>, sra : UInt<1>, beq : UInt<1>, bne : UInt<1>, blt : UInt<1>, bge : UInt<1>, add : UInt<1>, sub : UInt<1>, slt : UInt<1>, unsign : UInt<1>, jal : UInt<1>, predict_t : UInt<1>, predict_nt : UInt<1>, csr_write : UInt<1>, csr_imm : UInt<1>}, flip dec_i0_predict_p_d : {valid : UInt<1>, bits : {misp : UInt<1>, ataken : UInt<1>, boffset : UInt<1>, pc4 : UInt<1>, hist : UInt<2>, toffset : UInt<12>, br_error : UInt<1>, br_start_error : UInt<1>, prett : UInt<31>, pcall : UInt<1>, pret : UInt<1>, pja : UInt<1>, way : UInt<1>}}, flip i0_predict_fghr_d : UInt<8>, flip i0_predict_index_d : UInt<8>, flip i0_predict_btag_d : UInt<5>, flip dec_i0_rs1_en_d : UInt<1>, flip dec_i0_rs2_en_d : UInt<1>, flip dec_i0_immed_d : UInt<32>, flip dec_i0_rs1_bypass_data_d : UInt<32>, flip dec_i0_rs2_bypass_data_d : UInt<32>, flip dec_i0_select_pc_d : UInt<1>, flip dec_i0_rs1_bypass_en_d : UInt<2>, flip dec_i0_rs2_bypass_en_d : UInt<2>, flip mul_p : {valid : UInt<1>, bits : {rs1_sign : UInt<1>, rs2_sign : UInt<1>, low : UInt<1>, bext : UInt<1>, bdep : UInt<1>, clmul : UInt<1>, clmulh : UInt<1>, clmulr : UInt<1>, grev : UInt<1>, shfl : UInt<1>, unshfl : UInt<1>, crc32_b : UInt<1>, crc32_h : UInt<1>, crc32_w : UInt<1>, crc32c_b : UInt<1>, crc32c_h : UInt<1>, crc32c_w : UInt<1>, bfp : UInt<1>}}, flip pred_correct_npc_x : UInt<31>, flip dec_extint_stall : UInt<1>, exu_i0_result_x : UInt<32>, exu_i0_br_hist_r : UInt<2>, exu_i0_br_error_r : UInt<1>, exu_i0_br_start_error_r : UInt<1>, exu_i0_br_index_r : UInt<8>, exu_i0_br_valid_r : UInt<1>, exu_i0_br_mp_r : UInt<1>, exu_i0_br_middle_r : UInt<1>, exu_i0_br_fghr_r : UInt<8>, exu_i0_br_way_r : UInt<1>, exu_pmu_i0_br_misp : UInt<1>, exu_pmu_i0_br_ataken : UInt<1>, exu_pmu_i0_pc4 : UInt<1>, exu_csr_rs1_x : UInt<32>, exu_npc_r : UInt<31>, flip dbg_cmd_wrdata : UInt<32>}, tlu_exu : {flip dec_tlu_meihap : UInt<30>, flip dec_tlu_flush_lower_r : UInt<1>, flip dec_tlu_flush_path_r : UInt<31>}, ib_exu : {flip dec_i0_pc_d : UInt<31>, flip dec_debug_wdata_rs1_d : UInt<1>}, gpr_exu : {flip gpr_i0_rs1_d : UInt<32>, flip gpr_i0_rs2_d : UInt<32>}}, flip scan_mode : UInt<1>, exu_lsu_rs1_d : UInt<32>, exu_lsu_rs2_d : UInt<32>, exu_flush_path_final : UInt<31>, exu_mp_pkt : {valid : UInt<1>, bits : {misp : UInt<1>, ataken : UInt<1>, boffset : UInt<1>, pc4 : UInt<1>, hist : UInt<2>, toffset : UInt<12>, br_error : UInt<1>, br_start_error : UInt<1>, prett : UInt<31>, pcall : UInt<1>, pret : UInt<1>, pja : UInt<1>, way : UInt<1>}}, exu_mp_eghr : UInt<8>, exu_mp_fghr : UInt<8>, exu_mp_index : UInt<8>, exu_mp_btag : UInt<5>}
    
    wire ghr_x_ns : UInt<8> @[el2_exu.scala 108:57]
    wire ghr_d_ns : UInt<8> @[el2_exu.scala 109:57]
    wire ghr_d : UInt<8> @[el2_exu.scala 110:67]
    wire i0_taken_d : UInt<1> @[el2_exu.scala 111:62]
    wire mul_valid_x : UInt<1> @[el2_exu.scala 112:62]
    wire i0_valid_d : UInt<1> @[el2_exu.scala 113:62]
    wire flush_lower_ff : UInt<1> @[el2_exu.scala 114:52]
    wire data_gate_en : UInt<1> @[el2_exu.scala 115:54]
    wire csr_rs1_in_d : UInt<32> @[el2_exu.scala 116:54]
    wire i0_predict_newp_d : {valid : UInt<1>, bits : {misp : UInt<1>, ataken : UInt<1>, boffset : UInt<1>, pc4 : UInt<1>, hist : UInt<2>, toffset : UInt<12>, br_error : UInt<1>, br_start_error : UInt<1>, prett : UInt<31>, pcall : UInt<1>, pret : UInt<1>, pja : UInt<1>, way : UInt<1>}} @[el2_exu.scala 117:50]
    wire i0_flush_path_d : UInt<31> @[el2_exu.scala 118:52]
    wire i0_predict_p_d : {valid : UInt<1>, bits : {misp : UInt<1>, ataken : UInt<1>, boffset : UInt<1>, pc4 : UInt<1>, hist : UInt<2>, toffset : UInt<12>, br_error : UInt<1>, br_start_error : UInt<1>, prett : UInt<31>, pcall : UInt<1>, pret : UInt<1>, pja : UInt<1>, way : UInt<1>}} @[el2_exu.scala 119:52]
    wire i0_pp_r : {valid : UInt<1>, bits : {misp : UInt<1>, ataken : UInt<1>, boffset : UInt<1>, pc4 : UInt<1>, hist : UInt<2>, toffset : UInt<12>, br_error : UInt<1>, br_start_error : UInt<1>, prett : UInt<31>, pcall : UInt<1>, pret : UInt<1>, pja : UInt<1>, way : UInt<1>}} @[el2_exu.scala 120:64]
    wire i0_predict_p_x : {valid : UInt<1>, bits : {misp : UInt<1>, ataken : UInt<1>, boffset : UInt<1>, pc4 : UInt<1>, hist : UInt<2>, toffset : UInt<12>, br_error : UInt<1>, br_start_error : UInt<1>, prett : UInt<31>, pcall : UInt<1>, pret : UInt<1>, pja : UInt<1>, way : UInt<1>}} @[el2_exu.scala 121:52]
    wire final_predict_mp : {valid : UInt<1>, bits : {misp : UInt<1>, ataken : UInt<1>, boffset : UInt<1>, pc4 : UInt<1>, hist : UInt<2>, toffset : UInt<12>, br_error : UInt<1>, br_start_error : UInt<1>, prett : UInt<31>, pcall : UInt<1>, pret : UInt<1>, pja : UInt<1>, way : UInt<1>}} @[el2_exu.scala 122:44]
    wire pred_correct_npc_r : UInt<32> @[el2_exu.scala 123:50]
    wire i0_pred_correct_upper_d : UInt<1> @[el2_exu.scala 124:40]
    wire i0_flush_upper_d : UInt<1> @[el2_exu.scala 125:44]
    io.exu_mp_pkt.bits.prett <= UInt<1>("h00") @[el2_exu.scala 126:49]
    io.exu_mp_pkt.bits.br_start_error <= UInt<1>("h00") @[el2_exu.scala 127:36]
    io.exu_mp_pkt.bits.br_error <= UInt<1>("h00") @[el2_exu.scala 128:41]
    io.exu_mp_pkt.valid <= UInt<1>("h00") @[el2_exu.scala 129:47]
    i0_pp_r.bits.toffset <= UInt<1>("h00") @[el2_exu.scala 130:33]
    node x_data_en = bits(io.dec_exu.decode_exu.dec_data_en, 1, 1) @[el2_exu.scala 132:69]
    node r_data_en = bits(io.dec_exu.decode_exu.dec_data_en, 0, 0) @[el2_exu.scala 133:69]
    node x_ctl_en = bits(io.dec_exu.decode_exu.dec_ctl_en, 1, 1) @[el2_exu.scala 134:68]
    node r_ctl_en = bits(io.dec_exu.decode_exu.dec_ctl_en, 0, 0) @[el2_exu.scala 135:68]
    node _T = cat(io.dec_exu.decode_exu.i0_predict_fghr_d, io.dec_exu.decode_exu.i0_predict_index_d) @[Cat.scala 29:58]
    node predpipe_d = cat(_T, io.dec_exu.decode_exu.i0_predict_btag_d) @[Cat.scala 29:58]
    node _T_1 = bits(x_data_en, 0, 0) @[el2_exu.scala 139:59]
    inst rvclkhdr of rvclkhdr @[el2_lib.scala 508:23]
    rvclkhdr.clock <= clock
    rvclkhdr.reset <= reset
    rvclkhdr.io.clk <= clock @[el2_lib.scala 510:18]
    rvclkhdr.io.en <= _T_1 @[el2_lib.scala 511:17]
    rvclkhdr.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24]
    reg i0_flush_path_x : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16]
    i0_flush_path_x <= i0_flush_path_d @[el2_lib.scala 514:16]
    node _T_2 = bits(x_data_en, 0, 0) @[el2_exu.scala 140:89]
    inst rvclkhdr_1 of rvclkhdr_1 @[el2_lib.scala 508:23]
    rvclkhdr_1.clock <= clock
    rvclkhdr_1.reset <= reset
    rvclkhdr_1.io.clk <= clock @[el2_lib.scala 510:18]
    rvclkhdr_1.io.en <= _T_2 @[el2_lib.scala 511:17]
    rvclkhdr_1.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24]
    reg _T_3 : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16]
    _T_3 <= csr_rs1_in_d @[el2_lib.scala 514:16]
    io.dec_exu.decode_exu.exu_csr_rs1_x <= _T_3 @[el2_exu.scala 140:57]
    node _T_4 = bits(x_data_en, 0, 0) @[el2_exu.scala 141:83]
    inst rvclkhdr_2 of rvclkhdr_2 @[el2_lib.scala 518:23]
    rvclkhdr_2.clock <= clock
    rvclkhdr_2.reset <= reset
    rvclkhdr_2.io.clk <= clock @[el2_lib.scala 520:18]
    rvclkhdr_2.io.en <= _T_4 @[el2_lib.scala 521:17]
    rvclkhdr_2.io.scan_mode <= io.scan_mode @[el2_lib.scala 522:24]
    wire _T_5 : {valid : UInt<1>, bits : {misp : UInt<1>, ataken : UInt<1>, boffset : UInt<1>, pc4 : UInt<1>, hist : UInt<2>, toffset : UInt<12>, br_error : UInt<1>, br_start_error : UInt<1>, prett : UInt<31>, pcall : UInt<1>, pret : UInt<1>, pja : UInt<1>, way : UInt<1>}} @[el2_lib.scala 524:33]
    _T_5.bits.way <= UInt<1>("h00") @[el2_lib.scala 524:33]
    _T_5.bits.pja <= UInt<1>("h00") @[el2_lib.scala 524:33]
    _T_5.bits.pret <= UInt<1>("h00") @[el2_lib.scala 524:33]
    _T_5.bits.pcall <= UInt<1>("h00") @[el2_lib.scala 524:33]
    _T_5.bits.prett <= UInt<31>("h00") @[el2_lib.scala 524:33]
    _T_5.bits.br_start_error <= UInt<1>("h00") @[el2_lib.scala 524:33]
    _T_5.bits.br_error <= UInt<1>("h00") @[el2_lib.scala 524:33]
    _T_5.bits.toffset <= UInt<12>("h00") @[el2_lib.scala 524:33]
    _T_5.bits.hist <= UInt<2>("h00") @[el2_lib.scala 524:33]
    _T_5.bits.pc4 <= UInt<1>("h00") @[el2_lib.scala 524:33]
    _T_5.bits.boffset <= UInt<1>("h00") @[el2_lib.scala 524:33]
    _T_5.bits.ataken <= UInt<1>("h00") @[el2_lib.scala 524:33]
    _T_5.bits.misp <= UInt<1>("h00") @[el2_lib.scala 524:33]
    _T_5.valid <= UInt<1>("h00") @[el2_lib.scala 524:33]
    reg _T_6 : {valid : UInt<1>, bits : {misp : UInt<1>, ataken : UInt<1>, boffset : UInt<1>, pc4 : UInt<1>, hist : UInt<2>, toffset : UInt<12>, br_error : UInt<1>, br_start_error : UInt<1>, prett : UInt<31>, pcall : UInt<1>, pret : UInt<1>, pja : UInt<1>, way : UInt<1>}}, rvclkhdr_2.io.l1clk with : (reset => (reset, _T_5)) @[el2_lib.scala 524:16]
    _T_6.bits.way <= i0_predict_p_d.bits.way @[el2_lib.scala 524:16]
    _T_6.bits.pja <= i0_predict_p_d.bits.pja @[el2_lib.scala 524:16]
    _T_6.bits.pret <= i0_predict_p_d.bits.pret @[el2_lib.scala 524:16]
    _T_6.bits.pcall <= i0_predict_p_d.bits.pcall @[el2_lib.scala 524:16]
    _T_6.bits.prett <= i0_predict_p_d.bits.prett @[el2_lib.scala 524:16]
    _T_6.bits.br_start_error <= i0_predict_p_d.bits.br_start_error @[el2_lib.scala 524:16]
    _T_6.bits.br_error <= i0_predict_p_d.bits.br_error @[el2_lib.scala 524:16]
    _T_6.bits.toffset <= i0_predict_p_d.bits.toffset @[el2_lib.scala 524:16]
    _T_6.bits.hist <= i0_predict_p_d.bits.hist @[el2_lib.scala 524:16]
    _T_6.bits.pc4 <= i0_predict_p_d.bits.pc4 @[el2_lib.scala 524:16]
    _T_6.bits.boffset <= i0_predict_p_d.bits.boffset @[el2_lib.scala 524:16]
    _T_6.bits.ataken <= i0_predict_p_d.bits.ataken @[el2_lib.scala 524:16]
    _T_6.bits.misp <= i0_predict_p_d.bits.misp @[el2_lib.scala 524:16]
    _T_6.valid <= i0_predict_p_d.valid @[el2_lib.scala 524:16]
    i0_predict_p_x.bits.way <= _T_6.bits.way @[el2_exu.scala 141:49]
    i0_predict_p_x.bits.pja <= _T_6.bits.pja @[el2_exu.scala 141:49]
    i0_predict_p_x.bits.pret <= _T_6.bits.pret @[el2_exu.scala 141:49]
    i0_predict_p_x.bits.pcall <= _T_6.bits.pcall @[el2_exu.scala 141:49]
    i0_predict_p_x.bits.prett <= _T_6.bits.prett @[el2_exu.scala 141:49]
    i0_predict_p_x.bits.br_start_error <= _T_6.bits.br_start_error @[el2_exu.scala 141:49]
    i0_predict_p_x.bits.br_error <= _T_6.bits.br_error @[el2_exu.scala 141:49]
    i0_predict_p_x.bits.toffset <= _T_6.bits.toffset @[el2_exu.scala 141:49]
    i0_predict_p_x.bits.hist <= _T_6.bits.hist @[el2_exu.scala 141:49]
    i0_predict_p_x.bits.pc4 <= _T_6.bits.pc4 @[el2_exu.scala 141:49]
    i0_predict_p_x.bits.boffset <= _T_6.bits.boffset @[el2_exu.scala 141:49]
    i0_predict_p_x.bits.ataken <= _T_6.bits.ataken @[el2_exu.scala 141:49]
    i0_predict_p_x.bits.misp <= _T_6.bits.misp @[el2_exu.scala 141:49]
    i0_predict_p_x.valid <= _T_6.valid @[el2_exu.scala 141:49]
    node _T_7 = bits(x_data_en, 0, 0) @[el2_exu.scala 142:70]
    inst rvclkhdr_3 of rvclkhdr_3 @[el2_lib.scala 508:23]
    rvclkhdr_3.clock <= clock
    rvclkhdr_3.reset <= reset
    rvclkhdr_3.io.clk <= clock @[el2_lib.scala 510:18]
    rvclkhdr_3.io.en <= _T_7 @[el2_lib.scala 511:17]
    rvclkhdr_3.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24]
    reg predpipe_x : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16]
    predpipe_x <= predpipe_d @[el2_lib.scala 514:16]
    node _T_8 = bits(r_data_en, 0, 0) @[el2_exu.scala 143:79]
    inst rvclkhdr_4 of rvclkhdr_4 @[el2_lib.scala 508:23]
    rvclkhdr_4.clock <= clock
    rvclkhdr_4.reset <= reset
    rvclkhdr_4.io.clk <= clock @[el2_lib.scala 510:18]
    rvclkhdr_4.io.en <= _T_8 @[el2_lib.scala 511:17]
    rvclkhdr_4.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24]
    reg predpipe_r : UInt, rvclkhdr_4.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16]
    predpipe_r <= predpipe_x @[el2_lib.scala 514:16]
    node _T_9 = bits(x_ctl_en, 0, 0) @[el2_exu.scala 144:80]
    inst rvclkhdr_5 of rvclkhdr_5 @[el2_lib.scala 508:23]
    rvclkhdr_5.clock <= clock
    rvclkhdr_5.reset <= reset
    rvclkhdr_5.io.clk <= clock @[el2_lib.scala 510:18]
    rvclkhdr_5.io.en <= _T_9 @[el2_lib.scala 511:17]
    rvclkhdr_5.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24]
    reg ghr_x : UInt, rvclkhdr_5.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16]
    ghr_x <= ghr_x_ns @[el2_lib.scala 514:16]
    node _T_10 = bits(x_ctl_en, 0, 0) @[el2_exu.scala 145:75]
    inst rvclkhdr_6 of rvclkhdr_6 @[el2_lib.scala 508:23]
    rvclkhdr_6.clock <= clock
    rvclkhdr_6.reset <= reset
    rvclkhdr_6.io.clk <= clock @[el2_lib.scala 510:18]
    rvclkhdr_6.io.en <= _T_10 @[el2_lib.scala 511:17]
    rvclkhdr_6.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24]
    reg i0_pred_correct_upper_x : UInt, rvclkhdr_6.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16]
    i0_pred_correct_upper_x <= i0_pred_correct_upper_d @[el2_lib.scala 514:16]
    node _T_11 = bits(x_ctl_en, 0, 0) @[el2_exu.scala 146:60]
    inst rvclkhdr_7 of rvclkhdr_7 @[el2_lib.scala 508:23]
    rvclkhdr_7.clock <= clock
    rvclkhdr_7.reset <= reset
    rvclkhdr_7.io.clk <= clock @[el2_lib.scala 510:18]
    rvclkhdr_7.io.en <= _T_11 @[el2_lib.scala 511:17]
    rvclkhdr_7.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24]
    reg i0_flush_upper_x : UInt, rvclkhdr_7.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16]
    i0_flush_upper_x <= i0_flush_upper_d @[el2_lib.scala 514:16]
    node _T_12 = bits(x_ctl_en, 0, 0) @[el2_exu.scala 147:78]
    inst rvclkhdr_8 of rvclkhdr_8 @[el2_lib.scala 508:23]
    rvclkhdr_8.clock <= clock
    rvclkhdr_8.reset <= reset
    rvclkhdr_8.io.clk <= clock @[el2_lib.scala 510:18]
    rvclkhdr_8.io.en <= _T_12 @[el2_lib.scala 511:17]
    rvclkhdr_8.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24]
    reg i0_taken_x : UInt, rvclkhdr_8.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16]
    i0_taken_x <= i0_taken_d @[el2_lib.scala 514:16]
    node _T_13 = bits(x_ctl_en, 0, 0) @[el2_exu.scala 148:78]
    inst rvclkhdr_9 of rvclkhdr_9 @[el2_lib.scala 508:23]
    rvclkhdr_9.clock <= clock
    rvclkhdr_9.reset <= reset
    rvclkhdr_9.io.clk <= clock @[el2_lib.scala 510:18]
    rvclkhdr_9.io.en <= _T_13 @[el2_lib.scala 511:17]
    rvclkhdr_9.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24]
    reg i0_valid_x : UInt, rvclkhdr_9.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16]
    i0_valid_x <= i0_valid_d @[el2_lib.scala 514:16]
    node _T_14 = bits(r_ctl_en, 0, 0) @[el2_exu.scala 149:58]
    inst rvclkhdr_10 of rvclkhdr_10 @[el2_lib.scala 518:23]
    rvclkhdr_10.clock <= clock
    rvclkhdr_10.reset <= reset
    rvclkhdr_10.io.clk <= clock @[el2_lib.scala 520:18]
    rvclkhdr_10.io.en <= _T_14 @[el2_lib.scala 521:17]
    rvclkhdr_10.io.scan_mode <= io.scan_mode @[el2_lib.scala 522:24]
    wire _T_15 : {valid : UInt<1>, bits : {misp : UInt<1>, ataken : UInt<1>, boffset : UInt<1>, pc4 : UInt<1>, hist : UInt<2>, toffset : UInt<12>, br_error : UInt<1>, br_start_error : UInt<1>, prett : UInt<31>, pcall : UInt<1>, pret : UInt<1>, pja : UInt<1>, way : UInt<1>}} @[el2_lib.scala 524:33]
    _T_15.bits.way <= UInt<1>("h00") @[el2_lib.scala 524:33]
    _T_15.bits.pja <= UInt<1>("h00") @[el2_lib.scala 524:33]
    _T_15.bits.pret <= UInt<1>("h00") @[el2_lib.scala 524:33]
    _T_15.bits.pcall <= UInt<1>("h00") @[el2_lib.scala 524:33]
    _T_15.bits.prett <= UInt<31>("h00") @[el2_lib.scala 524:33]
    _T_15.bits.br_start_error <= UInt<1>("h00") @[el2_lib.scala 524:33]
    _T_15.bits.br_error <= UInt<1>("h00") @[el2_lib.scala 524:33]
    _T_15.bits.toffset <= UInt<12>("h00") @[el2_lib.scala 524:33]
    _T_15.bits.hist <= UInt<2>("h00") @[el2_lib.scala 524:33]
    _T_15.bits.pc4 <= UInt<1>("h00") @[el2_lib.scala 524:33]
    _T_15.bits.boffset <= UInt<1>("h00") @[el2_lib.scala 524:33]
    _T_15.bits.ataken <= UInt<1>("h00") @[el2_lib.scala 524:33]
    _T_15.bits.misp <= UInt<1>("h00") @[el2_lib.scala 524:33]
    _T_15.valid <= UInt<1>("h00") @[el2_lib.scala 524:33]
    reg _T_16 : {valid : UInt<1>, bits : {misp : UInt<1>, ataken : UInt<1>, boffset : UInt<1>, pc4 : UInt<1>, hist : UInt<2>, toffset : UInt<12>, br_error : UInt<1>, br_start_error : UInt<1>, prett : UInt<31>, pcall : UInt<1>, pret : UInt<1>, pja : UInt<1>, way : UInt<1>}}, rvclkhdr_10.io.l1clk with : (reset => (reset, _T_15)) @[el2_lib.scala 524:16]
    _T_16.bits.way <= i0_predict_p_x.bits.way @[el2_lib.scala 524:16]
    _T_16.bits.pja <= i0_predict_p_x.bits.pja @[el2_lib.scala 524:16]
    _T_16.bits.pret <= i0_predict_p_x.bits.pret @[el2_lib.scala 524:16]
    _T_16.bits.pcall <= i0_predict_p_x.bits.pcall @[el2_lib.scala 524:16]
    _T_16.bits.prett <= i0_predict_p_x.bits.prett @[el2_lib.scala 524:16]
    _T_16.bits.br_start_error <= i0_predict_p_x.bits.br_start_error @[el2_lib.scala 524:16]
    _T_16.bits.br_error <= i0_predict_p_x.bits.br_error @[el2_lib.scala 524:16]
    _T_16.bits.toffset <= i0_predict_p_x.bits.toffset @[el2_lib.scala 524:16]
    _T_16.bits.hist <= i0_predict_p_x.bits.hist @[el2_lib.scala 524:16]
    _T_16.bits.pc4 <= i0_predict_p_x.bits.pc4 @[el2_lib.scala 524:16]
    _T_16.bits.boffset <= i0_predict_p_x.bits.boffset @[el2_lib.scala 524:16]
    _T_16.bits.ataken <= i0_predict_p_x.bits.ataken @[el2_lib.scala 524:16]
    _T_16.bits.misp <= i0_predict_p_x.bits.misp @[el2_lib.scala 524:16]
    _T_16.valid <= i0_predict_p_x.valid @[el2_lib.scala 524:16]
    i0_pp_r.bits.way <= _T_16.bits.way @[el2_exu.scala 149:25]
    i0_pp_r.bits.pja <= _T_16.bits.pja @[el2_exu.scala 149:25]
    i0_pp_r.bits.pret <= _T_16.bits.pret @[el2_exu.scala 149:25]
    i0_pp_r.bits.pcall <= _T_16.bits.pcall @[el2_exu.scala 149:25]
    i0_pp_r.bits.prett <= _T_16.bits.prett @[el2_exu.scala 149:25]
    i0_pp_r.bits.br_start_error <= _T_16.bits.br_start_error @[el2_exu.scala 149:25]
    i0_pp_r.bits.br_error <= _T_16.bits.br_error @[el2_exu.scala 149:25]
    i0_pp_r.bits.toffset <= _T_16.bits.toffset @[el2_exu.scala 149:25]
    i0_pp_r.bits.hist <= _T_16.bits.hist @[el2_exu.scala 149:25]
    i0_pp_r.bits.pc4 <= _T_16.bits.pc4 @[el2_exu.scala 149:25]
    i0_pp_r.bits.boffset <= _T_16.bits.boffset @[el2_exu.scala 149:25]
    i0_pp_r.bits.ataken <= _T_16.bits.ataken @[el2_exu.scala 149:25]
    i0_pp_r.bits.misp <= _T_16.bits.misp @[el2_exu.scala 149:25]
    i0_pp_r.valid <= _T_16.valid @[el2_exu.scala 149:25]
    node _T_17 = bits(io.dec_exu.decode_exu.pred_correct_npc_x, 5, 0) @[el2_exu.scala 150:85]
    node _T_18 = bits(r_ctl_en, 0, 0) @[el2_exu.scala 150:101]
    inst rvclkhdr_11 of rvclkhdr_11 @[el2_lib.scala 508:23]
    rvclkhdr_11.clock <= clock
    rvclkhdr_11.reset <= reset
    rvclkhdr_11.io.clk <= clock @[el2_lib.scala 510:18]
    rvclkhdr_11.io.en <= _T_18 @[el2_lib.scala 511:17]
    rvclkhdr_11.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24]
    reg pred_temp1 : UInt, rvclkhdr_11.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16]
    pred_temp1 <= _T_17 @[el2_lib.scala 514:16]
    node _T_19 = bits(r_ctl_en, 0, 0) @[el2_exu.scala 151:75]
    inst rvclkhdr_12 of rvclkhdr_12 @[el2_lib.scala 508:23]
    rvclkhdr_12.clock <= clock
    rvclkhdr_12.reset <= reset
    rvclkhdr_12.io.clk <= clock @[el2_lib.scala 510:18]
    rvclkhdr_12.io.en <= _T_19 @[el2_lib.scala 511:17]
    rvclkhdr_12.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24]
    reg i0_pred_correct_upper_r : UInt, rvclkhdr_12.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16]
    i0_pred_correct_upper_r <= i0_pred_correct_upper_x @[el2_lib.scala 514:16]
    node _T_20 = bits(r_data_en, 0, 0) @[el2_exu.scala 152:68]
    inst rvclkhdr_13 of rvclkhdr_13 @[el2_lib.scala 508:23]
    rvclkhdr_13.clock <= clock
    rvclkhdr_13.reset <= reset
    rvclkhdr_13.io.clk <= clock @[el2_lib.scala 510:18]
    rvclkhdr_13.io.en <= _T_20 @[el2_lib.scala 511:17]
    rvclkhdr_13.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24]
    reg i0_flush_path_upper_r : UInt, rvclkhdr_13.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16]
    i0_flush_path_upper_r <= i0_flush_path_x @[el2_lib.scala 514:16]
    node _T_21 = bits(io.dec_exu.decode_exu.pred_correct_npc_x, 30, 6) @[el2_exu.scala 153:97]
    node _T_22 = bits(r_data_en, 0, 0) @[el2_exu.scala 153:115]
    inst rvclkhdr_14 of rvclkhdr_14 @[el2_lib.scala 508:23]
    rvclkhdr_14.clock <= clock
    rvclkhdr_14.reset <= reset
    rvclkhdr_14.io.clk <= clock @[el2_lib.scala 510:18]
    rvclkhdr_14.io.en <= _T_22 @[el2_lib.scala 511:17]
    rvclkhdr_14.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24]
    reg pred_temp2 : UInt, rvclkhdr_14.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16]
    pred_temp2 <= _T_21 @[el2_lib.scala 514:16]
    node _T_23 = cat(pred_temp2, pred_temp1) @[Cat.scala 29:58]
    pred_correct_npc_r <= _T_23 @[el2_exu.scala 154:41]
    node _T_24 = eq(UInt<10>("h0200"), UInt<6>("h020")) @[el2_exu.scala 156:24]
    node _T_25 = eq(UInt<10>("h0200"), UInt<7>("h040")) @[el2_exu.scala 156:50]
    node _T_26 = or(_T_24, _T_25) @[el2_exu.scala 156:32]
    when _T_26 : @[el2_exu.scala 156:58]
      node _T_27 = bits(data_gate_en, 0, 0) @[el2_exu.scala 157:71]
      reg _T_28 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
      when _T_27 : @[Reg.scala 28:19]
        _T_28 <= ghr_d_ns @[Reg.scala 28:23]
        skip @[Reg.scala 28:19]
      ghr_d <= _T_28 @[el2_exu.scala 157:33]
      node _T_29 = bits(data_gate_en, 0, 0) @[el2_exu.scala 158:88]
      reg _T_30 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
      when _T_29 : @[Reg.scala 28:19]
        _T_30 <= io.dec_exu.decode_exu.mul_p.valid @[Reg.scala 28:23]
        skip @[Reg.scala 28:19]
      mul_valid_x <= _T_30 @[el2_exu.scala 158:25]
      node _T_31 = bits(data_gate_en, 0, 0) @[el2_exu.scala 159:95]
      reg _T_32 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
      when _T_31 : @[Reg.scala 28:19]
        _T_32 <= io.dec_exu.tlu_exu.dec_tlu_flush_lower_r @[Reg.scala 28:23]
        skip @[Reg.scala 28:19]
      flush_lower_ff <= _T_32 @[el2_exu.scala 159:25]
      skip @[el2_exu.scala 156:58]
    else : @[el2_exu.scala 160:14]
      node _T_33 = bits(data_gate_en, 0, 0) @[el2_exu.scala 161:65]
      inst rvclkhdr_15 of rvclkhdr_15 @[el2_lib.scala 508:23]
      rvclkhdr_15.clock <= clock
      rvclkhdr_15.reset <= reset
      rvclkhdr_15.io.clk <= clock @[el2_lib.scala 510:18]
      rvclkhdr_15.io.en <= _T_33 @[el2_lib.scala 511:17]
      rvclkhdr_15.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24]
      reg _T_34 : UInt, rvclkhdr_15.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16]
      _T_34 <= ghr_d_ns @[el2_lib.scala 514:16]
      ghr_d <= _T_34 @[el2_exu.scala 161:33]
      node _T_35 = bits(data_gate_en, 0, 0) @[el2_exu.scala 162:82]
      inst rvclkhdr_16 of rvclkhdr_16 @[el2_lib.scala 508:23]
      rvclkhdr_16.clock <= clock
      rvclkhdr_16.reset <= reset
      rvclkhdr_16.io.clk <= clock @[el2_lib.scala 510:18]
      rvclkhdr_16.io.en <= _T_35 @[el2_lib.scala 511:17]
      rvclkhdr_16.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24]
      reg _T_36 : UInt<1>, rvclkhdr_16.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16]
      _T_36 <= io.dec_exu.decode_exu.mul_p.valid @[el2_lib.scala 514:16]
      mul_valid_x <= _T_36 @[el2_exu.scala 162:25]
      node _T_37 = bits(data_gate_en, 0, 0) @[el2_exu.scala 163:89]
      inst rvclkhdr_17 of rvclkhdr_17 @[el2_lib.scala 508:23]
      rvclkhdr_17.clock <= clock
      rvclkhdr_17.reset <= reset
      rvclkhdr_17.io.clk <= clock @[el2_lib.scala 510:18]
      rvclkhdr_17.io.en <= _T_37 @[el2_lib.scala 511:17]
      rvclkhdr_17.io.scan_mode <= io.scan_mode @[el2_lib.scala 512:24]
      reg _T_38 : UInt, rvclkhdr_17.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 514:16]
      _T_38 <= io.dec_exu.tlu_exu.dec_tlu_flush_lower_r @[el2_lib.scala 514:16]
      flush_lower_ff <= _T_38 @[el2_exu.scala 163:25]
      skip @[el2_exu.scala 160:14]
    node _T_39 = neq(ghr_d_ns, ghr_d) @[el2_exu.scala 167:39]
    node _T_40 = neq(io.dec_exu.decode_exu.mul_p.valid, mul_valid_x) @[el2_exu.scala 167:89]
    node _T_41 = or(_T_39, _T_40) @[el2_exu.scala 167:50]
    node _T_42 = neq(io.dec_exu.tlu_exu.dec_tlu_flush_lower_r, flush_lower_ff) @[el2_exu.scala 167:151]
    node _T_43 = or(_T_41, _T_42) @[el2_exu.scala 167:106]
    data_gate_en <= _T_43 @[el2_exu.scala 167:25]
    node _T_44 = bits(io.dec_exu.decode_exu.dec_i0_rs1_bypass_en_d, 0, 0) @[el2_exu.scala 168:80]
    node _T_45 = bits(io.dec_exu.decode_exu.dec_i0_rs1_bypass_en_d, 1, 1) @[el2_exu.scala 168:130]
    node i0_rs1_bypass_en_d = or(_T_44, _T_45) @[el2_exu.scala 168:84]
    node _T_46 = bits(io.dec_exu.decode_exu.dec_i0_rs2_bypass_en_d, 0, 0) @[el2_exu.scala 169:80]
    node _T_47 = bits(io.dec_exu.decode_exu.dec_i0_rs2_bypass_en_d, 1, 1) @[el2_exu.scala 169:130]
    node i0_rs2_bypass_en_d = or(_T_46, _T_47) @[el2_exu.scala 169:84]
    node _T_48 = bits(io.dec_exu.decode_exu.dec_i0_rs1_bypass_en_d, 0, 0) @[el2_exu.scala 172:49]
    node _T_49 = bits(_T_48, 0, 0) @[el2_exu.scala 172:53]
    node _T_50 = bits(io.dec_exu.decode_exu.dec_i0_rs1_bypass_en_d, 1, 1) @[el2_exu.scala 173:49]
    node _T_51 = bits(_T_50, 0, 0) @[el2_exu.scala 173:53]
    node _T_52 = mux(_T_49, io.dec_exu.decode_exu.dec_i0_rs1_bypass_data_d, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_53 = mux(_T_51, io.dec_exu.decode_exu.exu_i0_result_x, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_54 = or(_T_52, _T_53) @[Mux.scala 27:72]
    wire i0_rs1_bypass_data_d : UInt<32> @[Mux.scala 27:72]
    i0_rs1_bypass_data_d <= _T_54 @[Mux.scala 27:72]
    node _T_55 = bits(io.dec_exu.decode_exu.dec_i0_rs2_bypass_en_d, 0, 0) @[el2_exu.scala 177:49]
    node _T_56 = bits(_T_55, 0, 0) @[el2_exu.scala 177:53]
    node _T_57 = bits(io.dec_exu.decode_exu.dec_i0_rs2_bypass_en_d, 1, 1) @[el2_exu.scala 178:49]
    node _T_58 = bits(_T_57, 0, 0) @[el2_exu.scala 178:53]
    node _T_59 = mux(_T_56, io.dec_exu.decode_exu.dec_i0_rs2_bypass_data_d, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_60 = mux(_T_58, io.dec_exu.decode_exu.exu_i0_result_x, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_61 = or(_T_59, _T_60) @[Mux.scala 27:72]
    wire i0_rs2_bypass_data_d : UInt<32> @[Mux.scala 27:72]
    i0_rs2_bypass_data_d <= _T_61 @[Mux.scala 27:72]
    node _T_62 = bits(i0_rs1_bypass_en_d, 0, 0) @[el2_exu.scala 182:24]
    node _T_63 = eq(i0_rs1_bypass_en_d, UInt<1>("h00")) @[el2_exu.scala 183:6]
    node _T_64 = and(_T_63, io.dec_exu.decode_exu.dec_i0_select_pc_d) @[el2_exu.scala 183:26]
    node _T_65 = bits(_T_64, 0, 0) @[el2_exu.scala 183:71]
    node _T_66 = cat(io.dec_exu.ib_exu.dec_i0_pc_d, UInt<1>("h00")) @[Cat.scala 29:58]
    node _T_67 = eq(i0_rs1_bypass_en_d, UInt<1>("h00")) @[el2_exu.scala 184:6]
    node _T_68 = and(_T_67, io.dec_exu.ib_exu.dec_debug_wdata_rs1_d) @[el2_exu.scala 184:26]
    node _T_69 = bits(_T_68, 0, 0) @[el2_exu.scala 184:70]
    node _T_70 = eq(i0_rs1_bypass_en_d, UInt<1>("h00")) @[el2_exu.scala 185:6]
    node _T_71 = eq(io.dec_exu.ib_exu.dec_debug_wdata_rs1_d, UInt<1>("h00")) @[el2_exu.scala 185:28]
    node _T_72 = and(_T_70, _T_71) @[el2_exu.scala 185:26]
    node _T_73 = and(_T_72, io.dec_exu.decode_exu.dec_i0_rs1_en_d) @[el2_exu.scala 185:69]
    node _T_74 = bits(_T_73, 0, 0) @[el2_exu.scala 185:110]
    node _T_75 = mux(_T_62, i0_rs1_bypass_data_d, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_76 = mux(_T_65, _T_66, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_77 = mux(_T_69, io.dec_exu.decode_exu.dbg_cmd_wrdata, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_78 = mux(_T_74, io.dec_exu.gpr_exu.gpr_i0_rs1_d, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_79 = or(_T_75, _T_76) @[Mux.scala 27:72]
    node _T_80 = or(_T_79, _T_77) @[Mux.scala 27:72]
    node _T_81 = or(_T_80, _T_78) @[Mux.scala 27:72]
    wire i0_rs1_d : UInt<32> @[Mux.scala 27:72]
    i0_rs1_d <= _T_81 @[Mux.scala 27:72]
    node _T_82 = eq(i0_rs2_bypass_en_d, UInt<1>("h00")) @[el2_exu.scala 189:6]
    node _T_83 = and(_T_82, io.dec_exu.decode_exu.dec_i0_rs2_en_d) @[el2_exu.scala 189:26]
    node _T_84 = bits(_T_83, 0, 0) @[el2_exu.scala 189:67]
    node _T_85 = eq(i0_rs2_bypass_en_d, UInt<1>("h00")) @[el2_exu.scala 190:6]
    node _T_86 = bits(_T_85, 0, 0) @[el2_exu.scala 190:27]
    node _T_87 = bits(i0_rs2_bypass_en_d, 0, 0) @[el2_exu.scala 191:26]
    node _T_88 = mux(_T_84, io.dec_exu.gpr_exu.gpr_i0_rs2_d, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_89 = mux(_T_86, io.dec_exu.decode_exu.dec_i0_immed_d, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_90 = mux(_T_87, i0_rs2_bypass_data_d, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_91 = or(_T_88, _T_89) @[Mux.scala 27:72]
    node _T_92 = or(_T_91, _T_90) @[Mux.scala 27:72]
    wire i0_rs2_d : UInt<32> @[Mux.scala 27:72]
    i0_rs2_d <= _T_92 @[Mux.scala 27:72]
    node _T_93 = eq(i0_rs1_bypass_en_d, UInt<1>("h00")) @[el2_exu.scala 196:6]
    node _T_94 = eq(io.dec_exu.decode_exu.dec_extint_stall, UInt<1>("h00")) @[el2_exu.scala 196:28]
    node _T_95 = and(_T_93, _T_94) @[el2_exu.scala 196:26]
    node _T_96 = and(_T_95, io.dec_exu.decode_exu.dec_i0_rs1_en_d) @[el2_exu.scala 196:68]
    node _T_97 = bits(_T_96, 0, 0) @[el2_exu.scala 196:109]
    node _T_98 = eq(io.dec_exu.decode_exu.dec_extint_stall, UInt<1>("h00")) @[el2_exu.scala 197:27]
    node _T_99 = and(i0_rs1_bypass_en_d, _T_98) @[el2_exu.scala 197:25]
    node _T_100 = bits(_T_99, 0, 0) @[el2_exu.scala 197:68]
    node _T_101 = bits(io.dec_exu.decode_exu.dec_extint_stall, 0, 0) @[el2_exu.scala 198:46]
    node _T_102 = cat(io.dec_exu.tlu_exu.dec_tlu_meihap, UInt<2>("h00")) @[Cat.scala 29:58]
    node _T_103 = mux(_T_97, io.dec_exu.gpr_exu.gpr_i0_rs1_d, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_104 = mux(_T_100, i0_rs1_bypass_data_d, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_105 = mux(_T_101, _T_102, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_106 = or(_T_103, _T_104) @[Mux.scala 27:72]
    node _T_107 = or(_T_106, _T_105) @[Mux.scala 27:72]
    wire _T_108 : UInt<32> @[Mux.scala 27:72]
    _T_108 <= _T_107 @[Mux.scala 27:72]
    io.exu_lsu_rs1_d <= _T_108 @[el2_exu.scala 195:19]
    node _T_109 = eq(i0_rs2_bypass_en_d, UInt<1>("h00")) @[el2_exu.scala 202:6]
    node _T_110 = eq(io.dec_exu.decode_exu.dec_extint_stall, UInt<1>("h00")) @[el2_exu.scala 202:28]
    node _T_111 = and(_T_109, _T_110) @[el2_exu.scala 202:26]
    node _T_112 = and(_T_111, io.dec_exu.decode_exu.dec_i0_rs2_en_d) @[el2_exu.scala 202:68]
    node _T_113 = bits(_T_112, 0, 0) @[el2_exu.scala 202:109]
    node _T_114 = eq(io.dec_exu.decode_exu.dec_extint_stall, UInt<1>("h00")) @[el2_exu.scala 203:27]
    node _T_115 = and(i0_rs2_bypass_en_d, _T_114) @[el2_exu.scala 203:25]
    node _T_116 = bits(_T_115, 0, 0) @[el2_exu.scala 203:68]
    node _T_117 = mux(_T_113, io.dec_exu.gpr_exu.gpr_i0_rs2_d, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_118 = mux(_T_116, i0_rs2_bypass_data_d, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_119 = or(_T_117, _T_118) @[Mux.scala 27:72]
    wire _T_120 : UInt<32> @[Mux.scala 27:72]
    _T_120 <= _T_119 @[Mux.scala 27:72]
    io.exu_lsu_rs2_d <= _T_120 @[el2_exu.scala 201:19]
    node _T_121 = eq(i0_rs1_bypass_en_d, UInt<1>("h00")) @[el2_exu.scala 207:6]
    node _T_122 = and(_T_121, io.dec_exu.decode_exu.dec_i0_rs1_en_d) @[el2_exu.scala 207:26]
    node _T_123 = bits(_T_122, 0, 0) @[el2_exu.scala 207:67]
    node _T_124 = bits(i0_rs1_bypass_en_d, 0, 0) @[el2_exu.scala 208:26]
    node _T_125 = mux(_T_123, io.dec_exu.gpr_exu.gpr_i0_rs1_d, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_126 = mux(_T_124, i0_rs1_bypass_data_d, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_127 = or(_T_125, _T_126) @[Mux.scala 27:72]
    wire muldiv_rs1_d : UInt<32> @[Mux.scala 27:72]
    muldiv_rs1_d <= _T_127 @[Mux.scala 27:72]
    node _T_128 = eq(i0_rs2_bypass_en_d, UInt<1>("h00")) @[el2_exu.scala 212:6]
    node _T_129 = and(_T_128, io.dec_exu.decode_exu.dec_i0_rs2_en_d) @[el2_exu.scala 212:26]
    node _T_130 = bits(_T_129, 0, 0) @[el2_exu.scala 212:67]
    node _T_131 = eq(i0_rs2_bypass_en_d, UInt<1>("h00")) @[el2_exu.scala 213:6]
    node _T_132 = bits(_T_131, 0, 0) @[el2_exu.scala 213:27]
    node _T_133 = bits(i0_rs2_bypass_en_d, 0, 0) @[el2_exu.scala 214:26]
    node _T_134 = mux(_T_130, io.dec_exu.gpr_exu.gpr_i0_rs2_d, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_135 = mux(_T_132, io.dec_exu.decode_exu.dec_i0_immed_d, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_136 = mux(_T_133, i0_rs2_bypass_data_d, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_137 = or(_T_134, _T_135) @[Mux.scala 27:72]
    node _T_138 = or(_T_137, _T_136) @[Mux.scala 27:72]
    wire muldiv_rs2_d : UInt<32> @[Mux.scala 27:72]
    muldiv_rs2_d <= _T_138 @[Mux.scala 27:72]
    node _T_139 = bits(io.dec_exu.dec_alu.dec_csr_ren_d, 0, 0) @[el2_exu.scala 217:63]
    node _T_140 = mux(_T_139, i0_rs1_d, io.dec_exu.decode_exu.exu_csr_rs1_x) @[el2_exu.scala 217:28]
    csr_rs1_in_d <= _T_140 @[el2_exu.scala 217:22]
    inst i_alu of el2_exu_alu_ctl @[el2_exu.scala 220:19]
    i_alu.clock <= clock
    i_alu.reset <= reset
    io.dec_exu.dec_alu.exu_i0_pc_x <= i_alu.io.dec_alu.exu_i0_pc_x @[el2_exu.scala 221:20]
    io.dec_exu.dec_alu.exu_flush_final <= i_alu.io.dec_alu.exu_flush_final @[el2_exu.scala 221:20]
    i_alu.io.dec_alu.dec_i0_br_immed_d <= io.dec_exu.dec_alu.dec_i0_br_immed_d @[el2_exu.scala 221:20]
    i_alu.io.dec_alu.dec_csr_ren_d <= io.dec_exu.dec_alu.dec_csr_ren_d @[el2_exu.scala 221:20]
    i_alu.io.dec_alu.dec_i0_alu_decode_d <= io.dec_exu.dec_alu.dec_i0_alu_decode_d @[el2_exu.scala 221:20]
    i_alu.io.scan_mode <= io.scan_mode @[el2_exu.scala 222:33]
    i_alu.io.enable <= x_ctl_en @[el2_exu.scala 223:41]
    i_alu.io.pp_in.bits.way <= i0_predict_newp_d.bits.way @[el2_exu.scala 224:41]
    i_alu.io.pp_in.bits.pja <= i0_predict_newp_d.bits.pja @[el2_exu.scala 224:41]
    i_alu.io.pp_in.bits.pret <= i0_predict_newp_d.bits.pret @[el2_exu.scala 224:41]
    i_alu.io.pp_in.bits.pcall <= i0_predict_newp_d.bits.pcall @[el2_exu.scala 224:41]
    i_alu.io.pp_in.bits.prett <= i0_predict_newp_d.bits.prett @[el2_exu.scala 224:41]
    i_alu.io.pp_in.bits.br_start_error <= i0_predict_newp_d.bits.br_start_error @[el2_exu.scala 224:41]
    i_alu.io.pp_in.bits.br_error <= i0_predict_newp_d.bits.br_error @[el2_exu.scala 224:41]
    i_alu.io.pp_in.bits.toffset <= i0_predict_newp_d.bits.toffset @[el2_exu.scala 224:41]
    i_alu.io.pp_in.bits.hist <= i0_predict_newp_d.bits.hist @[el2_exu.scala 224:41]
    i_alu.io.pp_in.bits.pc4 <= i0_predict_newp_d.bits.pc4 @[el2_exu.scala 224:41]
    i_alu.io.pp_in.bits.boffset <= i0_predict_newp_d.bits.boffset @[el2_exu.scala 224:41]
    i_alu.io.pp_in.bits.ataken <= i0_predict_newp_d.bits.ataken @[el2_exu.scala 224:41]
    i_alu.io.pp_in.bits.misp <= i0_predict_newp_d.bits.misp @[el2_exu.scala 224:41]
    i_alu.io.pp_in.valid <= i0_predict_newp_d.valid @[el2_exu.scala 224:41]
    i_alu.io.flush_upper_x <= i0_flush_upper_x @[el2_exu.scala 225:33]
    i_alu.io.dec_tlu_flush_lower_r <= io.dec_exu.tlu_exu.dec_tlu_flush_lower_r @[el2_exu.scala 226:41]
    node _T_141 = asSInt(i0_rs1_d) @[el2_exu.scala 227:44]
    i_alu.io.a_in <= _T_141 @[el2_exu.scala 227:33]
    i_alu.io.b_in <= i0_rs2_d @[el2_exu.scala 228:33]
    i_alu.io.dec_i0_pc_d <= io.dec_exu.ib_exu.dec_i0_pc_d @[el2_exu.scala 229:41]
    i_alu.io.i0_ap.csr_imm <= io.dec_exu.decode_exu.i0_ap.csr_imm @[el2_exu.scala 230:49]
    i_alu.io.i0_ap.csr_write <= io.dec_exu.decode_exu.i0_ap.csr_write @[el2_exu.scala 230:49]
    i_alu.io.i0_ap.predict_nt <= io.dec_exu.decode_exu.i0_ap.predict_nt @[el2_exu.scala 230:49]
    i_alu.io.i0_ap.predict_t <= io.dec_exu.decode_exu.i0_ap.predict_t @[el2_exu.scala 230:49]
    i_alu.io.i0_ap.jal <= io.dec_exu.decode_exu.i0_ap.jal @[el2_exu.scala 230:49]
    i_alu.io.i0_ap.unsign <= io.dec_exu.decode_exu.i0_ap.unsign @[el2_exu.scala 230:49]
    i_alu.io.i0_ap.slt <= io.dec_exu.decode_exu.i0_ap.slt @[el2_exu.scala 230:49]
    i_alu.io.i0_ap.sub <= io.dec_exu.decode_exu.i0_ap.sub @[el2_exu.scala 230:49]
    i_alu.io.i0_ap.add <= io.dec_exu.decode_exu.i0_ap.add @[el2_exu.scala 230:49]
    i_alu.io.i0_ap.bge <= io.dec_exu.decode_exu.i0_ap.bge @[el2_exu.scala 230:49]
    i_alu.io.i0_ap.blt <= io.dec_exu.decode_exu.i0_ap.blt @[el2_exu.scala 230:49]
    i_alu.io.i0_ap.bne <= io.dec_exu.decode_exu.i0_ap.bne @[el2_exu.scala 230:49]
    i_alu.io.i0_ap.beq <= io.dec_exu.decode_exu.i0_ap.beq @[el2_exu.scala 230:49]
    i_alu.io.i0_ap.sra <= io.dec_exu.decode_exu.i0_ap.sra @[el2_exu.scala 230:49]
    i_alu.io.i0_ap.srl <= io.dec_exu.decode_exu.i0_ap.srl @[el2_exu.scala 230:49]
    i_alu.io.i0_ap.sll <= io.dec_exu.decode_exu.i0_ap.sll @[el2_exu.scala 230:49]
    i_alu.io.i0_ap.lxor <= io.dec_exu.decode_exu.i0_ap.lxor @[el2_exu.scala 230:49]
    i_alu.io.i0_ap.lor <= io.dec_exu.decode_exu.i0_ap.lor @[el2_exu.scala 230:49]
    i_alu.io.i0_ap.land <= io.dec_exu.decode_exu.i0_ap.land @[el2_exu.scala 230:49]
    i0_flush_upper_d <= i_alu.io.flush_upper_out @[el2_exu.scala 232:33]
    i0_flush_path_d <= i_alu.io.flush_path_out @[el2_exu.scala 233:41]
    i0_predict_p_d.bits.way <= i_alu.io.predict_p_out.bits.way @[el2_exu.scala 234:41]
    i0_predict_p_d.bits.pja <= i_alu.io.predict_p_out.bits.pja @[el2_exu.scala 234:41]
    i0_predict_p_d.bits.pret <= i_alu.io.predict_p_out.bits.pret @[el2_exu.scala 234:41]
    i0_predict_p_d.bits.pcall <= i_alu.io.predict_p_out.bits.pcall @[el2_exu.scala 234:41]
    i0_predict_p_d.bits.prett <= i_alu.io.predict_p_out.bits.prett @[el2_exu.scala 234:41]
    i0_predict_p_d.bits.br_start_error <= i_alu.io.predict_p_out.bits.br_start_error @[el2_exu.scala 234:41]
    i0_predict_p_d.bits.br_error <= i_alu.io.predict_p_out.bits.br_error @[el2_exu.scala 234:41]
    i0_predict_p_d.bits.toffset <= i_alu.io.predict_p_out.bits.toffset @[el2_exu.scala 234:41]
    i0_predict_p_d.bits.hist <= i_alu.io.predict_p_out.bits.hist @[el2_exu.scala 234:41]
    i0_predict_p_d.bits.pc4 <= i_alu.io.predict_p_out.bits.pc4 @[el2_exu.scala 234:41]
    i0_predict_p_d.bits.boffset <= i_alu.io.predict_p_out.bits.boffset @[el2_exu.scala 234:41]
    i0_predict_p_d.bits.ataken <= i_alu.io.predict_p_out.bits.ataken @[el2_exu.scala 234:41]
    i0_predict_p_d.bits.misp <= i_alu.io.predict_p_out.bits.misp @[el2_exu.scala 234:41]
    i0_predict_p_d.valid <= i_alu.io.predict_p_out.valid @[el2_exu.scala 234:41]
    i0_pred_correct_upper_d <= i_alu.io.pred_correct_out @[el2_exu.scala 235:27]
    inst i_mul of el2_exu_mul_ctl @[el2_exu.scala 237:19]
    i_mul.clock <= clock
    i_mul.reset <= reset
    i_mul.io.scan_mode <= io.scan_mode @[el2_exu.scala 238:33]
    i_mul.io.mul_p.bits.bfp <= io.dec_exu.decode_exu.mul_p.bits.bfp @[el2_exu.scala 239:41]
    i_mul.io.mul_p.bits.crc32c_w <= io.dec_exu.decode_exu.mul_p.bits.crc32c_w @[el2_exu.scala 239:41]
    i_mul.io.mul_p.bits.crc32c_h <= io.dec_exu.decode_exu.mul_p.bits.crc32c_h @[el2_exu.scala 239:41]
    i_mul.io.mul_p.bits.crc32c_b <= io.dec_exu.decode_exu.mul_p.bits.crc32c_b @[el2_exu.scala 239:41]
    i_mul.io.mul_p.bits.crc32_w <= io.dec_exu.decode_exu.mul_p.bits.crc32_w @[el2_exu.scala 239:41]
    i_mul.io.mul_p.bits.crc32_h <= io.dec_exu.decode_exu.mul_p.bits.crc32_h @[el2_exu.scala 239:41]
    i_mul.io.mul_p.bits.crc32_b <= io.dec_exu.decode_exu.mul_p.bits.crc32_b @[el2_exu.scala 239:41]
    i_mul.io.mul_p.bits.unshfl <= io.dec_exu.decode_exu.mul_p.bits.unshfl @[el2_exu.scala 239:41]
    i_mul.io.mul_p.bits.shfl <= io.dec_exu.decode_exu.mul_p.bits.shfl @[el2_exu.scala 239:41]
    i_mul.io.mul_p.bits.grev <= io.dec_exu.decode_exu.mul_p.bits.grev @[el2_exu.scala 239:41]
    i_mul.io.mul_p.bits.clmulr <= io.dec_exu.decode_exu.mul_p.bits.clmulr @[el2_exu.scala 239:41]
    i_mul.io.mul_p.bits.clmulh <= io.dec_exu.decode_exu.mul_p.bits.clmulh @[el2_exu.scala 239:41]
    i_mul.io.mul_p.bits.clmul <= io.dec_exu.decode_exu.mul_p.bits.clmul @[el2_exu.scala 239:41]
    i_mul.io.mul_p.bits.bdep <= io.dec_exu.decode_exu.mul_p.bits.bdep @[el2_exu.scala 239:41]
    i_mul.io.mul_p.bits.bext <= io.dec_exu.decode_exu.mul_p.bits.bext @[el2_exu.scala 239:41]
    i_mul.io.mul_p.bits.low <= io.dec_exu.decode_exu.mul_p.bits.low @[el2_exu.scala 239:41]
    i_mul.io.mul_p.bits.rs2_sign <= io.dec_exu.decode_exu.mul_p.bits.rs2_sign @[el2_exu.scala 239:41]
    i_mul.io.mul_p.bits.rs1_sign <= io.dec_exu.decode_exu.mul_p.bits.rs1_sign @[el2_exu.scala 239:41]
    i_mul.io.mul_p.valid <= io.dec_exu.decode_exu.mul_p.valid @[el2_exu.scala 239:41]
    i_mul.io.rs1_in <= muldiv_rs1_d @[el2_exu.scala 240:41]
    i_mul.io.rs2_in <= muldiv_rs2_d @[el2_exu.scala 241:41]
    inst i_div of el2_exu_div_ctl @[el2_exu.scala 244:19]
    i_div.clock <= clock
    i_div.reset <= reset
    io.dec_exu.dec_div.exu_div_wren <= i_div.io.dec_div.exu_div_wren @[el2_exu.scala 245:20]
    io.dec_exu.dec_div.exu_div_result <= i_div.io.dec_div.exu_div_result @[el2_exu.scala 245:20]
    i_div.io.dec_div.dec_div_cancel <= io.dec_exu.dec_div.dec_div_cancel @[el2_exu.scala 245:20]
    i_div.io.dec_div.div_p.bits.rem <= io.dec_exu.dec_div.div_p.bits.rem @[el2_exu.scala 245:20]
    i_div.io.dec_div.div_p.bits.unsign <= io.dec_exu.dec_div.div_p.bits.unsign @[el2_exu.scala 245:20]
    i_div.io.dec_div.div_p.valid <= io.dec_exu.dec_div.div_p.valid @[el2_exu.scala 245:20]
    i_div.io.scan_mode <= io.scan_mode @[el2_exu.scala 246:33]
    i_div.io.dividend <= muldiv_rs1_d @[el2_exu.scala 249:33]
    i_div.io.divisor <= muldiv_rs2_d @[el2_exu.scala 250:33]
    node _T_142 = bits(mul_valid_x, 0, 0) @[el2_exu.scala 254:77]
    node _T_143 = mux(_T_142, i_mul.io.result_x, i_alu.io.result_ff) @[el2_exu.scala 254:64]
    io.dec_exu.decode_exu.exu_i0_result_x <= _T_143 @[el2_exu.scala 254:58]
    i0_predict_newp_d.bits.way <= io.dec_exu.decode_exu.dec_i0_predict_p_d.bits.way @[el2_exu.scala 255:32]
    i0_predict_newp_d.bits.pja <= io.dec_exu.decode_exu.dec_i0_predict_p_d.bits.pja @[el2_exu.scala 255:32]
    i0_predict_newp_d.bits.pret <= io.dec_exu.decode_exu.dec_i0_predict_p_d.bits.pret @[el2_exu.scala 255:32]
    i0_predict_newp_d.bits.pcall <= io.dec_exu.decode_exu.dec_i0_predict_p_d.bits.pcall @[el2_exu.scala 255:32]
    i0_predict_newp_d.bits.prett <= io.dec_exu.decode_exu.dec_i0_predict_p_d.bits.prett @[el2_exu.scala 255:32]
    i0_predict_newp_d.bits.br_start_error <= io.dec_exu.decode_exu.dec_i0_predict_p_d.bits.br_start_error @[el2_exu.scala 255:32]
    i0_predict_newp_d.bits.br_error <= io.dec_exu.decode_exu.dec_i0_predict_p_d.bits.br_error @[el2_exu.scala 255:32]
    i0_predict_newp_d.bits.toffset <= io.dec_exu.decode_exu.dec_i0_predict_p_d.bits.toffset @[el2_exu.scala 255:32]
    i0_predict_newp_d.bits.hist <= io.dec_exu.decode_exu.dec_i0_predict_p_d.bits.hist @[el2_exu.scala 255:32]
    i0_predict_newp_d.bits.pc4 <= io.dec_exu.decode_exu.dec_i0_predict_p_d.bits.pc4 @[el2_exu.scala 255:32]
    i0_predict_newp_d.bits.boffset <= io.dec_exu.decode_exu.dec_i0_predict_p_d.bits.boffset @[el2_exu.scala 255:32]
    i0_predict_newp_d.bits.ataken <= io.dec_exu.decode_exu.dec_i0_predict_p_d.bits.ataken @[el2_exu.scala 255:32]
    i0_predict_newp_d.bits.misp <= io.dec_exu.decode_exu.dec_i0_predict_p_d.bits.misp @[el2_exu.scala 255:32]
    i0_predict_newp_d.valid <= io.dec_exu.decode_exu.dec_i0_predict_p_d.valid @[el2_exu.scala 255:32]
    node _T_144 = bits(io.dec_exu.ib_exu.dec_i0_pc_d, 0, 0) @[el2_exu.scala 256:70]
    i0_predict_newp_d.bits.boffset <= _T_144 @[el2_exu.scala 256:37]
    io.dec_exu.decode_exu.exu_pmu_i0_br_misp <= i0_pp_r.bits.misp @[el2_exu.scala 258:50]
    io.dec_exu.decode_exu.exu_pmu_i0_br_ataken <= i0_pp_r.bits.ataken @[el2_exu.scala 259:50]
    io.dec_exu.decode_exu.exu_pmu_i0_pc4 <= i0_pp_r.bits.pc4 @[el2_exu.scala 260:50]
    node _T_145 = and(i0_predict_p_d.valid, io.dec_exu.dec_alu.dec_i0_alu_decode_d) @[el2_exu.scala 263:54]
    node _T_146 = eq(io.dec_exu.tlu_exu.dec_tlu_flush_lower_r, UInt<1>("h00")) @[el2_exu.scala 263:97]
    node _T_147 = and(_T_145, _T_146) @[el2_exu.scala 263:95]
    i0_valid_d <= _T_147 @[el2_exu.scala 263:28]
    node _T_148 = and(i0_predict_p_d.bits.ataken, io.dec_exu.dec_alu.dec_i0_alu_decode_d) @[el2_exu.scala 264:59]
    i0_taken_d <= _T_148 @[el2_exu.scala 264:28]
    node _T_149 = eq(io.dec_exu.tlu_exu.dec_tlu_flush_lower_r, UInt<1>("h00")) @[el2_exu.scala 270:6]
    node _T_150 = and(_T_149, i0_valid_d) @[el2_exu.scala 270:48]
    node _T_151 = bits(_T_150, 0, 0) @[el2_exu.scala 270:63]
    node _T_152 = bits(ghr_d, 6, 0) @[el2_exu.scala 270:94]
    node _T_153 = cat(_T_152, i0_taken_d) @[Cat.scala 29:58]
    node _T_154 = eq(io.dec_exu.tlu_exu.dec_tlu_flush_lower_r, UInt<1>("h00")) @[el2_exu.scala 271:6]
    node _T_155 = eq(i0_valid_d, UInt<1>("h00")) @[el2_exu.scala 271:50]
    node _T_156 = and(_T_154, _T_155) @[el2_exu.scala 271:48]
    node _T_157 = bits(_T_156, 0, 0) @[el2_exu.scala 271:63]
    node _T_158 = bits(io.dec_exu.tlu_exu.dec_tlu_flush_lower_r, 0, 0) @[el2_exu.scala 272:48]
    node _T_159 = mux(_T_151, _T_153, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_160 = mux(_T_157, ghr_d, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_161 = mux(_T_158, ghr_x, UInt<1>("h00")) @[Mux.scala 27:72]
    node _T_162 = or(_T_159, _T_160) @[Mux.scala 27:72]
    node _T_163 = or(_T_162, _T_161) @[Mux.scala 27:72]
    wire _T_164 : UInt @[Mux.scala 27:72]
    _T_164 <= _T_163 @[Mux.scala 27:72]
    ghr_d_ns <= _T_164 @[el2_exu.scala 269:11]
    node _T_165 = eq(i0_valid_x, UInt<1>("h01")) @[el2_exu.scala 276:27]
    node _T_166 = bits(ghr_x, 6, 0) @[el2_exu.scala 276:44]
    node _T_167 = cat(_T_166, i0_taken_x) @[Cat.scala 29:58]
    node _T_168 = mux(_T_165, _T_167, ghr_x) @[el2_exu.scala 276:16]
    ghr_x_ns <= _T_168 @[el2_exu.scala 276:11]
    io.dec_exu.decode_exu.exu_i0_br_valid_r <= i0_pp_r.valid @[el2_exu.scala 278:55]
    io.dec_exu.decode_exu.exu_i0_br_mp_r <= i0_pp_r.bits.misp @[el2_exu.scala 279:55]
    io.dec_exu.decode_exu.exu_i0_br_way_r <= i0_pp_r.bits.way @[el2_exu.scala 280:55]
    io.dec_exu.decode_exu.exu_i0_br_hist_r <= i0_pp_r.bits.hist @[el2_exu.scala 281:74]
    io.dec_exu.decode_exu.exu_i0_br_error_r <= i0_pp_r.bits.br_error @[el2_exu.scala 282:58]
    node _T_169 = xor(i0_pp_r.bits.pc4, i0_pp_r.bits.boffset) @[el2_exu.scala 283:76]
    io.dec_exu.decode_exu.exu_i0_br_middle_r <= _T_169 @[el2_exu.scala 283:55]
    io.dec_exu.decode_exu.exu_i0_br_start_error_r <= i0_pp_r.bits.br_start_error @[el2_exu.scala 284:55]
    node _T_170 = bits(predpipe_r, 20, 13) @[el2_exu.scala 285:88]
    io.dec_exu.decode_exu.exu_i0_br_fghr_r <= _T_170 @[el2_exu.scala 285:74]
    node _T_171 = bits(predpipe_r, 12, 5) @[el2_exu.scala 286:80]
    io.dec_exu.decode_exu.exu_i0_br_index_r <= _T_171 @[el2_exu.scala 286:66]
    node _T_172 = eq(i0_flush_upper_x, UInt<1>("h01")) @[el2_exu.scala 287:74]
    wire _T_173 : {valid : UInt<1>, bits : {misp : UInt<1>, ataken : UInt<1>, boffset : UInt<1>, pc4 : UInt<1>, hist : UInt<2>, toffset : UInt<12>, br_error : UInt<1>, br_start_error : UInt<1>, prett : UInt<31>, pcall : UInt<1>, pret : UInt<1>, pja : UInt<1>, way : UInt<1>}} @[el2_exu.scala 287:108]
    _T_173.bits.way <= UInt<1>("h00") @[el2_exu.scala 287:108]
    _T_173.bits.pja <= UInt<1>("h00") @[el2_exu.scala 287:108]
    _T_173.bits.pret <= UInt<1>("h00") @[el2_exu.scala 287:108]
    _T_173.bits.pcall <= UInt<1>("h00") @[el2_exu.scala 287:108]
    _T_173.bits.prett <= UInt<31>("h00") @[el2_exu.scala 287:108]
    _T_173.bits.br_start_error <= UInt<1>("h00") @[el2_exu.scala 287:108]
    _T_173.bits.br_error <= UInt<1>("h00") @[el2_exu.scala 287:108]
    _T_173.bits.toffset <= UInt<12>("h00") @[el2_exu.scala 287:108]
    _T_173.bits.hist <= UInt<2>("h00") @[el2_exu.scala 287:108]
    _T_173.bits.pc4 <= UInt<1>("h00") @[el2_exu.scala 287:108]
    _T_173.bits.boffset <= UInt<1>("h00") @[el2_exu.scala 287:108]
    _T_173.bits.ataken <= UInt<1>("h00") @[el2_exu.scala 287:108]
    _T_173.bits.misp <= UInt<1>("h00") @[el2_exu.scala 287:108]
    _T_173.valid <= UInt<1>("h00") @[el2_exu.scala 287:108]
    node _T_174 = mux(_T_172, i0_predict_p_x, _T_173) @[el2_exu.scala 287:57]
    final_predict_mp.bits.way <= _T_174.bits.way @[el2_exu.scala 287:50]
    final_predict_mp.bits.pja <= _T_174.bits.pja @[el2_exu.scala 287:50]
    final_predict_mp.bits.pret <= _T_174.bits.pret @[el2_exu.scala 287:50]
    final_predict_mp.bits.pcall <= _T_174.bits.pcall @[el2_exu.scala 287:50]
    final_predict_mp.bits.prett <= _T_174.bits.prett @[el2_exu.scala 287:50]
    final_predict_mp.bits.br_start_error <= _T_174.bits.br_start_error @[el2_exu.scala 287:50]
    final_predict_mp.bits.br_error <= _T_174.bits.br_error @[el2_exu.scala 287:50]
    final_predict_mp.bits.toffset <= _T_174.bits.toffset @[el2_exu.scala 287:50]
    final_predict_mp.bits.hist <= _T_174.bits.hist @[el2_exu.scala 287:50]
    final_predict_mp.bits.pc4 <= _T_174.bits.pc4 @[el2_exu.scala 287:50]
    final_predict_mp.bits.boffset <= _T_174.bits.boffset @[el2_exu.scala 287:50]
    final_predict_mp.bits.ataken <= _T_174.bits.ataken @[el2_exu.scala 287:50]
    final_predict_mp.bits.misp <= _T_174.bits.misp @[el2_exu.scala 287:50]
    final_predict_mp.valid <= _T_174.valid @[el2_exu.scala 287:50]
    node _T_175 = eq(i0_flush_upper_x, UInt<1>("h01")) @[el2_exu.scala 288:66]
    node final_predpipe_mp = mux(_T_175, predpipe_x, UInt<1>("h00")) @[el2_exu.scala 288:49]
    node _T_176 = eq(i0_flush_upper_x, UInt<1>("h01")) @[el2_exu.scala 290:60]
    node _T_177 = eq(io.dec_exu.tlu_exu.dec_tlu_flush_lower_r, UInt<1>("h01")) @[el2_exu.scala 290:111]
    node _T_178 = eq(_T_177, UInt<1>("h00")) @[el2_exu.scala 290:69]
    node _T_179 = and(_T_176, _T_178) @[el2_exu.scala 290:67]
    node after_flush_eghr = mux(_T_179, ghr_d, ghr_x) @[el2_exu.scala 290:42]
    io.exu_mp_pkt.bits.way <= final_predict_mp.bits.way @[el2_exu.scala 293:41]
    io.exu_mp_pkt.bits.misp <= final_predict_mp.bits.misp @[el2_exu.scala 294:41]
    io.exu_mp_pkt.bits.pcall <= final_predict_mp.bits.pcall @[el2_exu.scala 295:41]
    io.exu_mp_pkt.bits.pja <= final_predict_mp.bits.pja @[el2_exu.scala 296:41]
    io.exu_mp_pkt.bits.pret <= final_predict_mp.bits.pret @[el2_exu.scala 297:41]
    io.exu_mp_pkt.bits.ataken <= final_predict_mp.bits.ataken @[el2_exu.scala 298:41]
    io.exu_mp_pkt.bits.boffset <= final_predict_mp.bits.boffset @[el2_exu.scala 299:41]
    io.exu_mp_pkt.bits.pc4 <= final_predict_mp.bits.pc4 @[el2_exu.scala 300:41]
    node _T_180 = bits(final_predict_mp.bits.hist, 1, 0) @[el2_exu.scala 301:88]
    io.exu_mp_pkt.bits.hist <= _T_180 @[el2_exu.scala 301:58]
    node _T_181 = bits(final_predict_mp.bits.toffset, 11, 0) @[el2_exu.scala 302:83]
    io.exu_mp_pkt.bits.toffset <= _T_181 @[el2_exu.scala 302:50]
    io.exu_mp_fghr <= after_flush_eghr @[el2_exu.scala 303:36]
    node _T_182 = bits(final_predpipe_mp, 12, 5) @[el2_exu.scala 304:79]
    io.exu_mp_index <= _T_182 @[el2_exu.scala 304:58]
    node _T_183 = bits(final_predpipe_mp, 4, 0) @[el2_exu.scala 305:79]
    io.exu_mp_btag <= _T_183 @[el2_exu.scala 305:58]
    node _T_184 = bits(final_predpipe_mp, 20, 13) @[el2_exu.scala 306:57]
    io.exu_mp_eghr <= _T_184 @[el2_exu.scala 306:36]
    node _T_185 = bits(io.dec_exu.tlu_exu.dec_tlu_flush_lower_r, 0, 0) @[el2_exu.scala 307:98]
    node _T_186 = mux(_T_185, io.dec_exu.tlu_exu.dec_tlu_flush_path_r, i0_flush_path_d) @[el2_exu.scala 307:56]
    io.exu_flush_path_final <= _T_186 @[el2_exu.scala 307:50]
    node _T_187 = eq(i0_pred_correct_upper_r, UInt<1>("h01")) @[el2_exu.scala 308:104]
    node _T_188 = mux(_T_187, pred_correct_npc_r, i0_flush_path_upper_r) @[el2_exu.scala 308:80]
    io.dec_exu.decode_exu.exu_npc_r <= _T_188 @[el2_exu.scala 308:74]
    
