{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"0.363889",
   "Default View_TopLeft":"-1374,0",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port HBM_REF_CLK -pg 1 -lvl 0 -x 0 -y 1380 -defaultsOSRD
preplace port AXI_BANK_0 -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port AXI_BANK_1 -pg 1 -lvl 0 -x 0 -y 420 -defaultsOSRD
preplace port port-id_axi_clk -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD
preplace port port-id_axi_resetn -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD
preplace inst hbm_0 -pg 1 -lvl 3 -x 840 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 210 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 150 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 180 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 518 496 480 512 497 481 513 498 482 514 499 483 515 500 484 516 501 485 519 502 486 520 503 487 522 504 488 525 505 489 526 506 490 524 507 491 527 508 492 523 509 493 528 510 494 529 511 495 530 517 521 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549} -defaultsOSRD -pinDir SAXI_00_8HI left -pinY SAXI_00_8HI 0L -pinDir SAXI_01_8HI left -pinY SAXI_01_8HI 20L -pinDir SAXI_02_8HI left -pinY SAXI_02_8HI 40L -pinDir SAXI_03_8HI left -pinY SAXI_03_8HI 60L -pinDir SAXI_04_8HI left -pinY SAXI_04_8HI 160L -pinDir SAXI_05_8HI left -pinY SAXI_05_8HI 220L -pinDir SAXI_06_8HI left -pinY SAXI_06_8HI 180L -pinDir SAXI_07_8HI left -pinY SAXI_07_8HI 200L -pinDir SAXI_08_8HI left -pinY SAXI_08_8HI 340L -pinDir SAXI_09_8HI left -pinY SAXI_09_8HI 360L -pinDir SAXI_10_8HI left -pinY SAXI_10_8HI 380L -pinDir SAXI_11_8HI left -pinY SAXI_11_8HI 400L -pinDir SAXI_12_8HI left -pinY SAXI_12_8HI 500L -pinDir SAXI_13_8HI left -pinY SAXI_13_8HI 520L -pinDir SAXI_14_8HI left -pinY SAXI_14_8HI 540L -pinDir SAXI_15_8HI left -pinY SAXI_15_8HI 560L -pinDir HBM_REF_CLK_0 left -pinY HBM_REF_CLK_0 1340L -pinDir AXI_00_ACLK left -pinY AXI_00_ACLK 900L -pinDir AXI_00_ARESET_N left -pinY AXI_00_ARESET_N 580L -pinBusDir AXI_00_WDATA_PARITY left -pinBusY AXI_00_WDATA_PARITY 1220L -pinDir AXI_01_ACLK left -pinY AXI_01_ACLK 920L -pinDir AXI_01_ARESET_N left -pinY AXI_01_ARESET_N 600L -pinBusDir AXI_01_WDATA_PARITY left -pinBusY AXI_01_WDATA_PARITY 1240L -pinDir AXI_02_ACLK left -pinY AXI_02_ACLK 940L -pinDir AXI_02_ARESET_N left -pinY AXI_02_ARESET_N 620L -pinBusDir AXI_02_WDATA_PARITY left -pinBusY AXI_02_WDATA_PARITY 1260L -pinDir AXI_03_ACLK left -pinY AXI_03_ACLK 960L -pinDir AXI_03_ARESET_N left -pinY AXI_03_ARESET_N 640L -pinBusDir AXI_03_WDATA_PARITY left -pinBusY AXI_03_WDATA_PARITY 1280L -pinDir AXI_04_ACLK left -pinY AXI_04_ACLK 980L -pinDir AXI_04_ARESET_N left -pinY AXI_04_ARESET_N 660L -pinBusDir AXI_04_WDATA_PARITY left -pinBusY AXI_04_WDATA_PARITY 1300L -pinDir AXI_05_ACLK left -pinY AXI_05_ACLK 1000L -pinDir AXI_05_ARESET_N left -pinY AXI_05_ARESET_N 680L -pinBusDir AXI_05_WDATA_PARITY left -pinBusY AXI_05_WDATA_PARITY 1360L -pinDir AXI_06_ACLK left -pinY AXI_06_ACLK 1020L -pinDir AXI_06_ARESET_N left -pinY AXI_06_ARESET_N 700L -pinBusDir AXI_06_WDATA_PARITY left -pinBusY AXI_06_WDATA_PARITY 1380L -pinDir AXI_07_ACLK left -pinY AXI_07_ACLK 1040L -pinDir AXI_07_ARESET_N left -pinY AXI_07_ARESET_N 720L -pinBusDir AXI_07_WDATA_PARITY left -pinBusY AXI_07_WDATA_PARITY 1440L -pinDir AXI_08_ACLK left -pinY AXI_08_ACLK 1060L -pinDir AXI_08_ARESET_N left -pinY AXI_08_ARESET_N 740L -pinBusDir AXI_08_WDATA_PARITY left -pinBusY AXI_08_WDATA_PARITY 1500L -pinDir AXI_09_ACLK left -pinY AXI_09_ACLK 1080L -pinDir AXI_09_ARESET_N left -pinY AXI_09_ARESET_N 760L -pinBusDir AXI_09_WDATA_PARITY left -pinBusY AXI_09_WDATA_PARITY 1520L -pinDir AXI_10_ACLK left -pinY AXI_10_ACLK 1100L -pinDir AXI_10_ARESET_N left -pinY AXI_10_ARESET_N 780L -pinBusDir AXI_10_WDATA_PARITY left -pinBusY AXI_10_WDATA_PARITY 1480L -pinDir AXI_11_ACLK left -pinY AXI_11_ACLK 1120L -pinDir AXI_11_ARESET_N left -pinY AXI_11_ARESET_N 800L -pinBusDir AXI_11_WDATA_PARITY left -pinBusY AXI_11_WDATA_PARITY 1540L -pinDir AXI_12_ACLK left -pinY AXI_12_ACLK 1140L -pinDir AXI_12_ARESET_N left -pinY AXI_12_ARESET_N 820L -pinBusDir AXI_12_WDATA_PARITY left -pinBusY AXI_12_WDATA_PARITY 1460L -pinDir AXI_13_ACLK left -pinY AXI_13_ACLK 1160L -pinDir AXI_13_ARESET_N left -pinY AXI_13_ARESET_N 840L -pinBusDir AXI_13_WDATA_PARITY left -pinBusY AXI_13_WDATA_PARITY 1560L -pinDir AXI_14_ACLK left -pinY AXI_14_ACLK 1180L -pinDir AXI_14_ARESET_N left -pinY AXI_14_ARESET_N 860L -pinBusDir AXI_14_WDATA_PARITY left -pinBusY AXI_14_WDATA_PARITY 1580L -pinDir AXI_15_ACLK left -pinY AXI_15_ACLK 1200L -pinDir AXI_15_ARESET_N left -pinY AXI_15_ARESET_N 880L -pinBusDir AXI_15_WDATA_PARITY left -pinBusY AXI_15_WDATA_PARITY 1600L -pinDir APB_0_PCLK left -pinY APB_0_PCLK 1320L -pinDir APB_0_PRESET_N left -pinY APB_0_PRESET_N 1420L -pinBusDir AXI_00_RDATA_PARITY right -pinBusY AXI_00_RDATA_PARITY 0R -pinBusDir AXI_01_RDATA_PARITY right -pinBusY AXI_01_RDATA_PARITY 20R -pinBusDir AXI_02_RDATA_PARITY right -pinBusY AXI_02_RDATA_PARITY 40R -pinBusDir AXI_03_RDATA_PARITY right -pinBusY AXI_03_RDATA_PARITY 60R -pinBusDir AXI_04_RDATA_PARITY right -pinBusY AXI_04_RDATA_PARITY 80R -pinBusDir AXI_05_RDATA_PARITY right -pinBusY AXI_05_RDATA_PARITY 100R -pinBusDir AXI_06_RDATA_PARITY right -pinBusY AXI_06_RDATA_PARITY 120R -pinBusDir AXI_07_RDATA_PARITY right -pinBusY AXI_07_RDATA_PARITY 140R -pinBusDir AXI_08_RDATA_PARITY right -pinBusY AXI_08_RDATA_PARITY 160R -pinBusDir AXI_09_RDATA_PARITY right -pinBusY AXI_09_RDATA_PARITY 180R -pinBusDir AXI_10_RDATA_PARITY right -pinBusY AXI_10_RDATA_PARITY 200R -pinBusDir AXI_11_RDATA_PARITY right -pinBusY AXI_11_RDATA_PARITY 220R -pinBusDir AXI_12_RDATA_PARITY right -pinBusY AXI_12_RDATA_PARITY 240R -pinBusDir AXI_13_RDATA_PARITY right -pinBusY AXI_13_RDATA_PARITY 260R -pinBusDir AXI_14_RDATA_PARITY right -pinBusY AXI_14_RDATA_PARITY 280R -pinBusDir AXI_15_RDATA_PARITY right -pinBusY AXI_15_RDATA_PARITY 300R -pinDir apb_complete_0 right -pinY apb_complete_0 320R -pinDir DRAM_0_STAT_CATTRIP right -pinY DRAM_0_STAT_CATTRIP 340R -pinBusDir DRAM_0_STAT_TEMP right -pinBusY DRAM_0_STAT_TEMP 360R
preplace inst clock_buffer -pg 1 -lvl 2 -x 420 -y 1380 -defaultsOSRD -pinDir CLK_IN_D left -pinY CLK_IN_D 0L -pinBusDir IBUF_OUT right -pinBusY IBUF_OUT 0R
preplace inst bank0_lo -pg 1 -lvl 2 -x 420 -y 60 -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 40L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir M01_AXI right -pinY M01_AXI 20R -pinDir M02_AXI right -pinY M02_AXI 40R -pinDir M03_AXI right -pinY M03_AXI 60R -pinDir aclk left -pinY aclk 60L
preplace inst one -pg 1 -lvl 2 -x 420 -y 1480 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst bank0_hi -pg 1 -lvl 2 -x 420 -y 220 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 140 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 72 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 106 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 40L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir M01_AXI right -pinY M01_AXI 60R -pinDir M02_AXI right -pinY M02_AXI 20R -pinDir M03_AXI right -pinY M03_AXI 40R -pinDir aclk left -pinY aclk 60L
preplace inst axi4_splitter_0 -pg 1 -lvl 1 -x 160 -y 100 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 109 108} -defaultsOSRD -pinDir M0_AXI right -pinY M0_AXI 0R -pinDir M1_AXI right -pinY M1_AXI 160R -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 180L -pinDir resetn left -pinY resetn 160L
preplace inst bank1_lo -pg 1 -lvl 2 -x 420 -y 400 -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 40L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir M01_AXI right -pinY M01_AXI 20R -pinDir M02_AXI right -pinY M02_AXI 40R -pinDir M03_AXI right -pinY M03_AXI 60R -pinDir aclk left -pinY aclk 60L
preplace inst bank1_hi -pg 1 -lvl 2 -x 420 -y 560 -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir M01_AXI right -pinY M01_AXI 20R -pinDir M02_AXI right -pinY M02_AXI 40R -pinDir M03_AXI right -pinY M03_AXI 60R -pinDir aclk left -pinY aclk 20L
preplace inst axi4_splitter_1 -pg 1 -lvl 1 -x 160 -y 420 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 109 108} -defaultsOSRD -pinDir M0_AXI right -pinY M0_AXI 20R -pinDir M1_AXI right -pinY M1_AXI 140R -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 20L
preplace netloc AXI_00_ACLK_1 1 0 3 20 360 280 680 560
preplace netloc AXI_00_ARESET_N_1 1 0 3 40 340 NJ 340 580
preplace netloc clock_buffer_IBUF_OUT 1 2 1 580 1380n
preplace netloc one_dout 1 2 1 NJ 1480
preplace netloc AXI_BANK_0_1 1 0 1 NJ 100
preplace netloc HBM_REF_CLK_1 1 0 2 NJ 1380 NJ
preplace netloc axi4_splitter_0_M0_AXI 1 1 1 N 100
preplace netloc axi4_splitter_0_M1_AXI 1 1 1 N 260
preplace netloc smartconnect_0_M00_AXI 1 2 1 N 60
preplace netloc smartconnect_0_M01_AXI 1 2 1 N 80
preplace netloc smartconnect_0_M02_AXI 1 2 1 N 100
preplace netloc smartconnect_0_M03_AXI 1 2 1 N 120
preplace netloc smartconnect_2_M00_AXI 1 2 1 N 220
preplace netloc smartconnect_2_M01_AXI 1 2 1 N 280
preplace netloc smartconnect_2_M02_AXI 1 2 1 N 240
preplace netloc smartconnect_2_M03_AXI 1 2 1 N 260
preplace netloc bank1_lo_M00_AXI 1 2 1 N 400
preplace netloc bank1_lo_M01_AXI 1 2 1 N 420
preplace netloc bank1_lo_M02_AXI 1 2 1 N 440
preplace netloc bank1_lo_M03_AXI 1 2 1 N 460
preplace netloc bank1_hi_M00_AXI 1 2 1 N 560
preplace netloc bank1_hi_M01_AXI 1 2 1 N 580
preplace netloc bank1_hi_M02_AXI 1 2 1 N 600
preplace netloc bank1_hi_M03_AXI 1 2 1 N 620
preplace netloc axi4_splitter_1_M0_AXI 1 1 1 N 440
preplace netloc axi4_splitter_1_M1_AXI 1 1 1 N 560
preplace netloc AXI_BANK_1_1 1 0 1 NJ 420
levelinfo -pg 1 0 160 420 840 1070
pagesize -pg 1 -db -bbox -sgen -160 0 1070 1720
",
   "No Loops_ScaleFactor":"0.660077",
   "No Loops_TopLeft":"-314,-44",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace inst hbm_0 -pg 1 -lvl 2 -x 520 -y 710 -defaultsOSRD
preplace inst clock_buffer -pg 1 -lvl 1 -x -40 -y 450 -defaultsOSRD
levelinfo -pg 1 -180 -40 520 760
pagesize -pg 1 -db -bbox -sgen -180 -30 760 1430
"
}
0
