{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1609240042626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1609240042626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 29 18:07:22 2020 " "Processing started: Tue Dec 29 18:07:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1609240042626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1609240042626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test1 -c Test1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Test1 -c Test1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1609240042626 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1609240042920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/truc/desktop/verilog_adder/lcra.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/truc/desktop/verilog_adder/lcra.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCRA_16 " "Found entity 1: LCRA_16" {  } { { "../Verilog_Adder/LCRA.v" "" { Text "C:/Users/Truc/Desktop/Verilog_Adder/LCRA.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609240042967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609240042967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/truc/desktop/verilog_adder/lg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/truc/desktop/verilog_adder/lg.v" { { "Info" "ISGN_ENTITY_NAME" "1 LG_4 " "Found entity 1: LG_4" {  } { { "../Verilog_Adder/LG.v" "" { Text "C:/Users/Truc/Desktop/Verilog_Adder/LG.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609240042967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609240042967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/truc/desktop/verilog_adder/testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/truc/desktop/verilog_adder/testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestBench " "Found entity 1: TestBench" {  } { { "../Verilog_Adder/TestBench.v" "" { Text "C:/Users/Truc/Desktop/Verilog_Adder/TestBench.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609240042967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609240042967 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Verilog_Adder/LCLG.v " "Can't analyze file -- file ../Verilog_Adder/LCLG.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1609240042967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/truc/desktop/verilog_adder/lcla.v 5 5 " "Found 5 design units, including 5 entities, in source file /users/truc/desktop/verilog_adder/lcla.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCLA_4 " "Found entity 1: LCLA_4" {  } { { "../Verilog_Adder/LCLA.v" "" { Text "C:/Users/Truc/Desktop/Verilog_Adder/LCLA.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609240042967 ""} { "Info" "ISGN_ENTITY_NAME" "2 LCLA_8 " "Found entity 2: LCLA_8" {  } { { "../Verilog_Adder/LCLA.v" "" { Text "C:/Users/Truc/Desktop/Verilog_Adder/LCLA.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609240042967 ""} { "Info" "ISGN_ENTITY_NAME" "3 LCLA_16 " "Found entity 3: LCLA_16" {  } { { "../Verilog_Adder/LCLA.v" "" { Text "C:/Users/Truc/Desktop/Verilog_Adder/LCLA.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609240042967 ""} { "Info" "ISGN_ENTITY_NAME" "4 LCLA_32 " "Found entity 4: LCLA_32" {  } { { "../Verilog_Adder/LCLA.v" "" { Text "C:/Users/Truc/Desktop/Verilog_Adder/LCLA.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609240042967 ""} { "Info" "ISGN_ENTITY_NAME" "5 LCLA_64 " "Found entity 5: LCLA_64" {  } { { "../Verilog_Adder/LCLA.v" "" { Text "C:/Users/Truc/Desktop/Verilog_Adder/LCLA.v" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609240042967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609240042967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/truc/desktop/verilog_adder/ha_fa.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/truc/desktop/verilog_adder/ha_fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "../Verilog_Adder/HA_FA.v" "" { Text "C:/Users/Truc/Desktop/Verilog_Adder/HA_FA.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609240042967 ""} { "Info" "ISGN_ENTITY_NAME" "2 FA " "Found entity 2: FA" {  } { { "../Verilog_Adder/HA_FA.v" "" { Text "C:/Users/Truc/Desktop/Verilog_Adder/HA_FA.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609240042967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609240042967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/truc/desktop/verilog_adder/full_adder.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/truc/desktop/verilog_adder/full_adder.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609240042967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/truc/desktop/verilog_adder/cra.v 6 6 " "Found 6 design units, including 6 entities, in source file /users/truc/desktop/verilog_adder/cra.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRA_2 " "Found entity 1: CRA_2" {  } { { "../Verilog_Adder/CRA.v" "" { Text "C:/Users/Truc/Desktop/Verilog_Adder/CRA.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609240042967 ""} { "Info" "ISGN_ENTITY_NAME" "2 CRA_4 " "Found entity 2: CRA_4" {  } { { "../Verilog_Adder/CRA.v" "" { Text "C:/Users/Truc/Desktop/Verilog_Adder/CRA.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609240042967 ""} { "Info" "ISGN_ENTITY_NAME" "3 CRA_8 " "Found entity 3: CRA_8" {  } { { "../Verilog_Adder/CRA.v" "" { Text "C:/Users/Truc/Desktop/Verilog_Adder/CRA.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609240042967 ""} { "Info" "ISGN_ENTITY_NAME" "4 CRA_16 " "Found entity 4: CRA_16" {  } { { "../Verilog_Adder/CRA.v" "" { Text "C:/Users/Truc/Desktop/Verilog_Adder/CRA.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609240042967 ""} { "Info" "ISGN_ENTITY_NAME" "5 CRA_32 " "Found entity 5: CRA_32" {  } { { "../Verilog_Adder/CRA.v" "" { Text "C:/Users/Truc/Desktop/Verilog_Adder/CRA.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609240042967 ""} { "Info" "ISGN_ENTITY_NAME" "6 CRA_64 " "Found entity 6: CRA_64" {  } { { "../Verilog_Adder/CRA.v" "" { Text "C:/Users/Truc/Desktop/Verilog_Adder/CRA.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609240042967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609240042967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/truc/desktop/verilog_adder/clg.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/truc/desktop/verilog_adder/clg.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLG_2 " "Found entity 1: CLG_2" {  } { { "../Verilog_Adder/CLG.v" "" { Text "C:/Users/Truc/Desktop/Verilog_Adder/CLG.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609240042983 ""} { "Info" "ISGN_ENTITY_NAME" "2 CLG_4 " "Found entity 2: CLG_4" {  } { { "../Verilog_Adder/CLG.v" "" { Text "C:/Users/Truc/Desktop/Verilog_Adder/CLG.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609240042983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609240042983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/truc/desktop/verilog_adder/cla.v 5 5 " "Found 5 design units, including 5 entities, in source file /users/truc/desktop/verilog_adder/cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_4 " "Found entity 1: CLA_4" {  } { { "../Verilog_Adder/CLA.v" "" { Text "C:/Users/Truc/Desktop/Verilog_Adder/CLA.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609240042983 ""} { "Info" "ISGN_ENTITY_NAME" "2 CLA_8 " "Found entity 2: CLA_8" {  } { { "../Verilog_Adder/CLA.v" "" { Text "C:/Users/Truc/Desktop/Verilog_Adder/CLA.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609240042983 ""} { "Info" "ISGN_ENTITY_NAME" "3 CLA_16 " "Found entity 3: CLA_16" {  } { { "../Verilog_Adder/CLA.v" "" { Text "C:/Users/Truc/Desktop/Verilog_Adder/CLA.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609240042983 ""} { "Info" "ISGN_ENTITY_NAME" "4 CLA_32 " "Found entity 4: CLA_32" {  } { { "../Verilog_Adder/CLA.v" "" { Text "C:/Users/Truc/Desktop/Verilog_Adder/CLA.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609240042983 ""} { "Info" "ISGN_ENTITY_NAME" "5 CLA_64 " "Found entity 5: CLA_64" {  } { { "../Verilog_Adder/CLA.v" "" { Text "C:/Users/Truc/Desktop/Verilog_Adder/CLA.v" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609240042983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609240042983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/truc/desktop/verilog_adder/basic_logic.v 7 7 " "Found 7 design units, including 7 entities, in source file /users/truc/desktop/verilog_adder/basic_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_And_2 " "Found entity 1: My_And_2" {  } { { "../Verilog_Adder/Basic_Logic.v" "" { Text "C:/Users/Truc/Desktop/Verilog_Adder/Basic_Logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609240042983 ""} { "Info" "ISGN_ENTITY_NAME" "2 My_And_3 " "Found entity 2: My_And_3" {  } { { "../Verilog_Adder/Basic_Logic.v" "" { Text "C:/Users/Truc/Desktop/Verilog_Adder/Basic_Logic.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609240042983 ""} { "Info" "ISGN_ENTITY_NAME" "3 My_And_4 " "Found entity 3: My_And_4" {  } { { "../Verilog_Adder/Basic_Logic.v" "" { Text "C:/Users/Truc/Desktop/Verilog_Adder/Basic_Logic.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609240042983 ""} { "Info" "ISGN_ENTITY_NAME" "4 My_Or_2 " "Found entity 4: My_Or_2" {  } { { "../Verilog_Adder/Basic_Logic.v" "" { Text "C:/Users/Truc/Desktop/Verilog_Adder/Basic_Logic.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609240042983 ""} { "Info" "ISGN_ENTITY_NAME" "5 My_Or_3 " "Found entity 5: My_Or_3" {  } { { "../Verilog_Adder/Basic_Logic.v" "" { Text "C:/Users/Truc/Desktop/Verilog_Adder/Basic_Logic.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609240042983 ""} { "Info" "ISGN_ENTITY_NAME" "6 My_Or_4 " "Found entity 6: My_Or_4" {  } { { "../Verilog_Adder/Basic_Logic.v" "" { Text "C:/Users/Truc/Desktop/Verilog_Adder/Basic_Logic.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609240042983 ""} { "Info" "ISGN_ENTITY_NAME" "7 My_Xor_2 " "Found entity 7: My_Xor_2" {  } { { "../Verilog_Adder/Basic_Logic.v" "" { Text "C:/Users/Truc/Desktop/Verilog_Adder/Basic_Logic.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609240042983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609240042983 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_8 CRA.v(81) " "Verilog HDL Implicit Net warning at CRA.v(81): created implicit net for \"c_8\"" {  } { { "../Verilog_Adder/CRA.v" "" { Text "C:/Users/Truc/Desktop/Verilog_Adder/CRA.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609240042983 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_8 CRA.v(97) " "Verilog HDL Implicit Net warning at CRA.v(97): created implicit net for \"c_8\"" {  } { { "../Verilog_Adder/CRA.v" "" { Text "C:/Users/Truc/Desktop/Verilog_Adder/CRA.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609240042983 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TestBench " "Elaborating entity \"TestBench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1609240043014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCRA_16 LCRA_16:adder " "Elaborating entity \"LCRA_16\" for hierarchy \"LCRA_16:adder\"" {  } { { "../Verilog_Adder/TestBench.v" "adder" { Text "C:/Users/Truc/Desktop/Verilog_Adder/TestBench.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609240043014 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_out LCRA.v(11) " "Output port \"G_out\" at LCRA.v(11) has no driver" {  } { { "../Verilog_Adder/LCRA.v" "" { Text "C:/Users/Truc/Desktop/Verilog_Adder/LCRA.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1609240043014 "|TestBench|LCRA_16:adder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "P_out LCRA.v(12) " "Output port \"P_out\" at LCRA.v(12) has no driver" {  } { { "../Verilog_Adder/LCRA.v" "" { Text "C:/Users/Truc/Desktop/Verilog_Adder/LCRA.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1609240043014 "|TestBench|LCRA_16:adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCLA_4 LCRA_16:adder\|LCLA_4:cla_4_1 " "Elaborating entity \"LCLA_4\" for hierarchy \"LCRA_16:adder\|LCLA_4:cla_4_1\"" {  } { { "../Verilog_Adder/LCRA.v" "cla_4_1" { Text "C:/Users/Truc/Desktop/Verilog_Adder/LCRA.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609240043014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_And_2 LCRA_16:adder\|LCLA_4:cla_4_1\|My_And_2:and2_1 " "Elaborating entity \"My_And_2\" for hierarchy \"LCRA_16:adder\|LCLA_4:cla_4_1\|My_And_2:and2_1\"" {  } { { "../Verilog_Adder/LCLA.v" "and2_1" { Text "C:/Users/Truc/Desktop/Verilog_Adder/LCLA.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609240043014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_Or_2 LCRA_16:adder\|LCLA_4:cla_4_1\|My_Or_2:or2_1 " "Elaborating entity \"My_Or_2\" for hierarchy \"LCRA_16:adder\|LCLA_4:cla_4_1\|My_Or_2:or2_1\"" {  } { { "../Verilog_Adder/LCLA.v" "or2_1" { Text "C:/Users/Truc/Desktop/Verilog_Adder/LCLA.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609240043029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LG_4 LCRA_16:adder\|LCLA_4:cla_4_1\|LG_4:clg_4 " "Elaborating entity \"LG_4\" for hierarchy \"LCRA_16:adder\|LCLA_4:cla_4_1\|LG_4:clg_4\"" {  } { { "../Verilog_Adder/LCLA.v" "clg_4" { Text "C:/Users/Truc/Desktop/Verilog_Adder/LCLA.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609240043029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_Xor_2 LCRA_16:adder\|LCLA_4:cla_4_1\|My_Xor_2:xor2_1 " "Elaborating entity \"My_Xor_2\" for hierarchy \"LCRA_16:adder\|LCLA_4:cla_4_1\|My_Xor_2:xor2_1\"" {  } { { "../Verilog_Adder/LCLA.v" "xor2_1" { Text "C:/Users/Truc/Desktop/Verilog_Adder/LCLA.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609240043061 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1609240043467 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "C_out GND " "Pin \"C_out\" is stuck at GND" {  } { { "../Verilog_Adder/TestBench.v" "" { Text "C:/Users/Truc/Desktop/Verilog_Adder/TestBench.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609240043498 "|TestBench|C_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1609240043498 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1609240043732 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609240043732 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1609240043748 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1609240043748 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1609240043748 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1609240043748 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1609240043764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 29 18:07:23 2020 " "Processing ended: Tue Dec 29 18:07:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1609240043764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1609240043764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1609240043764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1609240043764 ""}
