

================================================================
== Vitis HLS Report for 'computeP2'
================================================================
* Date:           Wed May 11 12:58:27 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        computeP2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.008 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max    |   min  |   max   |   Type  |
    +---------+---------+----------+-----------+--------+---------+---------+
    |   430802|  6067124|  4.308 ms|  60.671 ms|  430803|  6067125|     none|
    +---------+---------+----------+-----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------------+-----------+-----------+-------+----------+
        |                         |  Latency (cycles) |    Iteration   |  Initiation Interval  |  Trip |          |
        |        Loop Name        |   min   |   max   |     Latency    |  achieved |   target  | Count | Pipelined|
        +-------------------------+---------+---------+----------------+-----------+-----------+-------+----------+
        |- LOOP_P1                |   214480|  4404400|    3830 ~ 78650|          -|          -|     56|        no|
        | + LOOP_P12              |     3828|    78648|     638 ~ 13108|          -|          -|      6|        no|
        |  ++ add_vectors_label1  |      150|      510|         10 ~ 34|          -|          -|     15|        no|
        |- LOOP_P2                |    51184|   172144|      914 ~ 3074|          -|          -|     56|        no|
        | + LOOP_P21              |      912|     3072|       152 ~ 512|          -|          -|      6|        no|
        |  ++ add_vectors_label1  |      150|      510|         10 ~ 34|          -|          -|     15|        no|
        |- Loop 3                 |    20160|    20160|               1|          -|          -|  20160|        no|
        |- LOOP_P3                |    41004|    41004|            6834|          -|          -|      6|        no|
        | + LOOP_P31              |     6832|     6832|             122|          -|          -|     56|        no|
        |  ++ LOOP_P31.1          |      120|      120|               2|          -|          -|     60|        no|
        |- LOOP_P4                |   103338|  1428780|  17223 ~ 238130|          -|          -|      6|        no|
        | + LOOP_P4_1             |    17221|   238128|   17221 ~ 39688|          -|          -|  1 ~ 6|        no|
        |  ++ LOOP_P4_1.1         |       60|       60|               1|          -|          -|     60|        no|
        |  ++ add_vectors_label1  |      270|      990|         18 ~ 66|          -|          -|     15|        no|
        |- LOOP_N                 |      630|      630|               1|          -|          -|    630|        no|
        +-------------------------+---------+---------+----------------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 11 
3 --> 4 2 
4 --> 5 
5 --> 6 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 5 
11 --> 12 19 
12 --> 13 11 
13 --> 14 12 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 13 
19 --> 19 20 
20 --> 21 24 
21 --> 22 20 
22 --> 23 21 
23 --> 22 
24 --> 25 42 
25 --> 26 24 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 32 30 
30 --> 31 30 
31 --> 32 
32 --> 33 25 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 32 
42 --> 42 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13"   --->   Operation 43 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %oil_space"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %oil_space, void @empty_11, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %P1"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %P1, void @empty_11, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %P2"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %P2, void @empty_11, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%temp = alloca i64 1" [computeP2/c/computeP2.cpp:14]   --->   Operation 50 'alloca' 'temp' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20160> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%vec_1 = alloca i64 1"   --->   Operation 51 'alloca' 'vec_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 60> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tempt = alloca i64 1" [computeP2/c/computeP2.cpp:46]   --->   Operation 52 'alloca' 'tempt' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20160> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%vec = alloca i64 1" [computeP2/c/computeP2.cpp:70]   --->   Operation 53 'alloca' 'vec' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 60> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%P1_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %P1" [computeP2/c/computeP2.cpp:28]   --->   Operation 54 'read' 'P1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%oil_space_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %oil_space" [computeP2/c/computeP2.cpp:28]   --->   Operation 55 'read' 'oil_space_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%br_ln19 = br void" [computeP2/c/computeP2.cpp:19]   --->   Operation 56 'br' 'br_ln19' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%i = phi i6 %add_ln19, void, i6 0, void" [computeP2/c/computeP2.cpp:19]   --->   Operation 57 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.82ns)   --->   "%add_ln19 = add i6 %i, i6 1" [computeP2/c/computeP2.cpp:19]   --->   Operation 58 'add' 'add_ln19' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.42ns)   --->   "%icmp_ln19 = icmp_eq  i6 %i, i6 56" [computeP2/c/computeP2.cpp:19]   --->   Operation 59 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 56, i64 56, i64 56"   --->   Operation 60 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %.split18, void %.preheader.preheader" [computeP2/c/computeP2.cpp:19]   --->   Operation 61 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [computeP2/c/computeP2.cpp:19]   --->   Operation 62 'specloopname' 'specloopname_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %i, i3 0" [computeP2/c/computeP2.cpp:19]   --->   Operation 63 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i9 %p_shl" [computeP2/c/computeP2.cpp:19]   --->   Operation 64 'zext' 'p_shl_cast' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %i, i1 0" [computeP2/c/computeP2.cpp:19]   --->   Operation 65 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%p_shl14_cast = zext i7 %p_shl1" [computeP2/c/computeP2.cpp:19]   --->   Operation 66 'zext' 'p_shl14_cast' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.82ns)   --->   "%empty_46 = sub i10 %p_shl_cast, i10 %p_shl14_cast" [computeP2/c/computeP2.cpp:19]   --->   Operation 67 'sub' 'empty_46' <Predicate = (!icmp_ln19)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.82ns)   --->   "%sub_ln28 = sub i6 56, i6 %i" [computeP2/c/computeP2.cpp:28]   --->   Operation 68 'sub' 'sub_ln28' <Predicate = (!icmp_ln19)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.58ns)   --->   "%br_ln23 = br void" [computeP2/c/computeP2.cpp:23]   --->   Operation 69 'br' 'br_ln23' <Predicate = (!icmp_ln19)> <Delay = 1.58>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i8 %P1_read" [computeP2/c/computeP2.cpp:34]   --->   Operation 70 'zext' 'zext_ln34' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.58ns)   --->   "%br_ln34 = br void %.preheader" [computeP2/c/computeP2.cpp:34]   --->   Operation 71 'br' 'br_ln34' <Predicate = (icmp_ln19)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.67>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%j = phi i3 %add_ln23, void %add_vectors.exit, i3 0, void %.split18" [computeP2/c/computeP2.cpp:23]   --->   Operation 72 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.65ns)   --->   "%add_ln23 = add i3 %j, i3 1" [computeP2/c/computeP2.cpp:23]   --->   Operation 73 'add' 'add_ln23' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i3 %j" [computeP2/c/computeP2.cpp:23]   --->   Operation 74 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.13ns)   --->   "%icmp_ln23 = icmp_eq  i3 %j, i3 6" [computeP2/c/computeP2.cpp:23]   --->   Operation 75 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 76 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %.split16, void" [computeP2/c/computeP2.cpp:23]   --->   Operation 77 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [2/2] (0.00ns)   --->   "%call_ln28 = call void @linear_combination, i8 %P1_read, i8 %oil_space_read, i6 %sub_ln28, i6 %vec_1" [computeP2/c/computeP2.cpp:28]   --->   Operation 78 'call' 'call_ln28' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 79 [1/1] (1.73ns)   --->   "%add_ln29 = add i10 %zext_ln23, i10 %empty_46" [computeP2/c/computeP2.cpp:29]   --->   Operation 79 'add' 'add_ln29' <Predicate = (!icmp_ln23)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i10 %add_ln29" [computeP2/c/computeP2.cpp:29]   --->   Operation 80 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %trunc_ln29, i6 0" [computeP2/c/computeP2.cpp:29]   --->   Operation 81 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln29_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln29, i2 0" [computeP2/c/computeP2.cpp:29]   --->   Operation 82 'bitconcatenate' 'shl_ln29_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i12 %shl_ln29_1" [computeP2/c/computeP2.cpp:29]   --->   Operation 83 'sext' 'sext_ln29' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (1.94ns)   --->   "%sub_ln29 = sub i15 %shl_ln, i15 %sext_ln29" [computeP2/c/computeP2.cpp:29]   --->   Operation 84 'sub' 'sub_ln29' <Predicate = (!icmp_ln23)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 85 'br' 'br_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [computeP2/c/computeP2.cpp:26]   --->   Operation 86 'specloopname' 'specloopname_ln26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/2] (0.00ns)   --->   "%call_ln28 = call void @linear_combination, i8 %P1_read, i8 %oil_space_read, i6 %sub_ln28, i6 %vec_1" [computeP2/c/computeP2.cpp:28]   --->   Operation 87 'call' 'call_ln28' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 88 [1/1] (1.58ns)   --->   "%br_ln122 = br void" [computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:29]   --->   Operation 88 'br' 'br_ln122' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 5.19>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%i_6 = phi i6 %add_ln122, void %.split.i, i6 0, void %.split16" [computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:29]   --->   Operation 89 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i6 %i_6" [computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:29]   --->   Operation 90 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln122_1 = zext i6 %i_6" [computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:29]   --->   Operation 91 'zext' 'zext_ln122_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (1.42ns)   --->   "%icmp_ln122 = icmp_eq  i6 %i_6, i6 60" [computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:29]   --->   Operation 92 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15"   --->   Operation 93 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %.split.i, void %add_vectors.exit" [computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:29]   --->   Operation 94 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (1.82ns)   --->   "%add_ln122 = add i6 %i_6, i6 4" [computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:29]   --->   Operation 95 'add' 'add_ln122' <Predicate = (!icmp_ln122)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (1.94ns)   --->   "%add_ln124 = add i15 %zext_ln122_1, i15 %sub_ln29" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 96 'add' 'add_ln124' <Predicate = (!icmp_ln122)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i15 %add_ln124" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 97 'zext' 'zext_ln124' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr i6 %temp, i64 0, i64 %zext_ln124" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 98 'getelementptr' 'temp_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_5 : Operation 99 [2/2] (3.25ns)   --->   "%temp_load = load i15 %temp_addr" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 99 'load' 'temp_load' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20160> <RAM>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%vec_1_addr = getelementptr i6 %vec_1, i64 0, i64 %zext_ln122" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 100 'getelementptr' 'vec_1_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_5 : Operation 101 [2/2] (2.32ns)   --->   "%vec_1_load = load i6 %vec_1_addr" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 101 'load' 'vec_1_load' <Predicate = (!icmp_ln122)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 60> <RAM>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%or_ln122 = or i6 %i_6, i6 1" [computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:29]   --->   Operation 102 'or' 'or_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln124_3 = zext i6 %or_ln122" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 103 'zext' 'zext_ln124_3' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln124_4 = zext i6 %or_ln122" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 104 'zext' 'zext_ln124_4' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (1.94ns)   --->   "%add_ln124_2 = add i15 %zext_ln124_4, i15 %sub_ln29" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 105 'add' 'add_ln124_2' <Predicate = (!icmp_ln122)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln124_5 = zext i15 %add_ln124_2" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 106 'zext' 'zext_ln124_5' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%temp_addr_1 = getelementptr i6 %temp, i64 0, i64 %zext_ln124_5" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 107 'getelementptr' 'temp_addr_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_5 : Operation 108 [2/2] (3.25ns)   --->   "%temp_load_1 = load i15 %temp_addr_1" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 108 'load' 'temp_load_1' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20160> <RAM>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%vec_1_addr_1 = getelementptr i6 %vec_1, i64 0, i64 %zext_ln124_3" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 109 'getelementptr' 'vec_1_addr_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_5 : Operation 110 [2/2] (2.32ns)   --->   "%vec_1_load_1 = load i6 %vec_1_addr_1" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 110 'load' 'vec_1_load_1' <Predicate = (!icmp_ln122)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 60> <RAM>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 111 'br' 'br_ln0' <Predicate = (icmp_ln122)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.19>
ST_6 : Operation 112 [1/2] (3.25ns)   --->   "%temp_load = load i15 %temp_addr" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 112 'load' 'temp_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20160> <RAM>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln124 = sext i6 %temp_load" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 113 'sext' 'sext_ln124' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln124_1 = zext i8 %sext_ln124" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 114 'zext' 'zext_ln124_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/2] (2.32ns)   --->   "%vec_1_load = load i6 %vec_1_addr" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 115 'load' 'vec_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 60> <RAM>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln124_1 = sext i6 %vec_1_load" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 116 'sext' 'sext_ln124_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln124_2 = zext i8 %sext_ln124_1" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 117 'zext' 'zext_ln124_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (1.91ns)   --->   "%tmp = add i9 %zext_ln124_2, i9 %zext_ln124_1" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 118 'add' 'tmp' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/2] (3.25ns)   --->   "%temp_load_1 = load i15 %temp_addr_1" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 119 'load' 'temp_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20160> <RAM>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln124_2 = sext i6 %temp_load_1" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 120 'sext' 'sext_ln124_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln124_6 = zext i8 %sext_ln124_2" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 121 'zext' 'zext_ln124_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/2] (2.32ns)   --->   "%vec_1_load_1 = load i6 %vec_1_addr_1" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 122 'load' 'vec_1_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 60> <RAM>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln124_3 = sext i6 %vec_1_load_1" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 123 'sext' 'sext_ln124_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln124_7 = zext i8 %sext_ln124_3" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 124 'zext' 'zext_ln124_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (1.91ns)   --->   "%tmp_10 = add i9 %zext_ln124_7, i9 %zext_ln124_6" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 125 'add' 'tmp_10' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%or_ln122_1 = or i6 %i_6, i6 2" [computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:29]   --->   Operation 126 'or' 'or_ln122_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln124_8 = zext i6 %or_ln122_1" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 127 'zext' 'zext_ln124_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln124_9 = zext i6 %or_ln122_1" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 128 'zext' 'zext_ln124_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (1.94ns)   --->   "%add_ln124_4 = add i15 %zext_ln124_9, i15 %sub_ln29" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 129 'add' 'add_ln124_4' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln124_10 = zext i15 %add_ln124_4" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 130 'zext' 'zext_ln124_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%temp_addr_2 = getelementptr i6 %temp, i64 0, i64 %zext_ln124_10" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 131 'getelementptr' 'temp_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [2/2] (3.25ns)   --->   "%temp_load_2 = load i15 %temp_addr_2" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 132 'load' 'temp_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20160> <RAM>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%vec_1_addr_2 = getelementptr i6 %vec_1, i64 0, i64 %zext_ln124_8" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 133 'getelementptr' 'vec_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [2/2] (2.32ns)   --->   "%vec_1_load_2 = load i6 %vec_1_addr_2" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 134 'load' 'vec_1_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 60> <RAM>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%or_ln122_2 = or i6 %i_6, i6 3" [computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:29]   --->   Operation 135 'or' 'or_ln122_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln124_13 = zext i6 %or_ln122_2" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 136 'zext' 'zext_ln124_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln124_14 = zext i6 %or_ln122_2" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 137 'zext' 'zext_ln124_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (1.94ns)   --->   "%add_ln124_6 = add i15 %zext_ln124_14, i15 %sub_ln29" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 138 'add' 'add_ln124_6' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln124_15 = zext i15 %add_ln124_6" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 139 'zext' 'zext_ln124_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%temp_addr_3 = getelementptr i6 %temp, i64 0, i64 %zext_ln124_15" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 140 'getelementptr' 'temp_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [2/2] (3.25ns)   --->   "%temp_load_3 = load i15 %temp_addr_3" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 141 'load' 'temp_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20160> <RAM>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%vec_1_addr_3 = getelementptr i6 %vec_1, i64 0, i64 %zext_ln124_13" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 142 'getelementptr' 'vec_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [2/2] (2.32ns)   --->   "%vec_1_load_3 = load i6 %vec_1_addr_3" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 143 'load' 'vec_1_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 60> <RAM>

State 7 <SV = 6> <Delay = 7.00>
ST_7 : Operation 144 [2/2] (7.00ns)   --->   "%trunc_ln = call i6 @remainder, i9 %tmp" [computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:29]   --->   Operation 144 'call' 'trunc_ln' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 145 [2/2] (7.00ns)   --->   "%trunc_ln126_1 = call i6 @remainder, i9 %tmp_10" [computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:29]   --->   Operation 145 'call' 'trunc_ln126_1' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 146 [1/2] (3.25ns)   --->   "%temp_load_2 = load i15 %temp_addr_2" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 146 'load' 'temp_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20160> <RAM>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln124_4 = sext i6 %temp_load_2" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 147 'sext' 'sext_ln124_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln124_11 = zext i8 %sext_ln124_4" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 148 'zext' 'zext_ln124_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/2] (2.32ns)   --->   "%vec_1_load_2 = load i6 %vec_1_addr_2" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 149 'load' 'vec_1_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 60> <RAM>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln124_5 = sext i6 %vec_1_load_2" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 150 'sext' 'sext_ln124_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln124_12 = zext i8 %sext_ln124_5" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 151 'zext' 'zext_ln124_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (1.91ns)   --->   "%tmp_11 = add i9 %zext_ln124_12, i9 %zext_ln124_11" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 152 'add' 'tmp_11' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/2] (3.25ns)   --->   "%temp_load_3 = load i15 %temp_addr_3" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 153 'load' 'temp_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20160> <RAM>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln124_6 = sext i6 %temp_load_3" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 154 'sext' 'sext_ln124_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln124_16 = zext i8 %sext_ln124_6" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 155 'zext' 'zext_ln124_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 156 [1/2] (2.32ns)   --->   "%vec_1_load_3 = load i6 %vec_1_addr_3" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 156 'load' 'vec_1_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 60> <RAM>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln124_7 = sext i6 %vec_1_load_3" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 157 'sext' 'sext_ln124_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln124_17 = zext i8 %sext_ln124_7" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 158 'zext' 'zext_ln124_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (1.91ns)   --->   "%tmp_16 = add i9 %zext_ln124_17, i9 %zext_ln124_16" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29]   --->   Operation 159 'add' 'tmp_16' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.00>
ST_8 : Operation 160 [1/2] (4.55ns)   --->   "%trunc_ln = call i6 @remainder, i9 %tmp" [computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:29]   --->   Operation 160 'call' 'trunc_ln' <Predicate = true> <Delay = 4.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 161 [1/2] (4.55ns)   --->   "%trunc_ln126_1 = call i6 @remainder, i9 %tmp_10" [computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:29]   --->   Operation 161 'call' 'trunc_ln126_1' <Predicate = true> <Delay = 4.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 162 [2/2] (7.00ns)   --->   "%trunc_ln126_2 = call i6 @remainder, i9 %tmp_11" [computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:29]   --->   Operation 162 'call' 'trunc_ln126_2' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 163 [2/2] (7.00ns)   --->   "%trunc_ln126_3 = call i6 @remainder, i9 %tmp_16" [computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:29]   --->   Operation 163 'call' 'trunc_ln126_3' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.55>
ST_9 : Operation 164 [1/1] (3.25ns)   --->   "%store_ln126 = store i6 %trunc_ln, i15 %temp_addr" [computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:29]   --->   Operation 164 'store' 'store_ln126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20160> <RAM>
ST_9 : Operation 165 [1/1] (3.25ns)   --->   "%store_ln126 = store i6 %trunc_ln126_1, i15 %temp_addr_1" [computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:29]   --->   Operation 165 'store' 'store_ln126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20160> <RAM>
ST_9 : Operation 166 [1/2] (4.55ns)   --->   "%trunc_ln126_2 = call i6 @remainder, i9 %tmp_11" [computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:29]   --->   Operation 166 'call' 'trunc_ln126_2' <Predicate = true> <Delay = 4.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 167 [1/2] (4.55ns)   --->   "%trunc_ln126_3 = call i6 @remainder, i9 %tmp_16" [computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:29]   --->   Operation 167 'call' 'trunc_ln126_3' <Predicate = true> <Delay = 4.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%specloopname_ln122 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:29]   --->   Operation 168 'specloopname' 'specloopname_ln122' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (3.25ns)   --->   "%store_ln126 = store i6 %trunc_ln126_2, i15 %temp_addr_2" [computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:29]   --->   Operation 169 'store' 'store_ln126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20160> <RAM>
ST_10 : Operation 170 [1/1] (3.25ns)   --->   "%store_ln126 = store i6 %trunc_ln126_3, i15 %temp_addr_3" [computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:29]   --->   Operation 170 'store' 'store_ln126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20160> <RAM>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 171 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 11 <SV = 2> <Delay = 1.82>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%i_4 = phi i6 %add_ln34, void, i6 0, void %.preheader.preheader" [computeP2/c/computeP2.cpp:34]   --->   Operation 172 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (1.82ns)   --->   "%add_ln34 = add i6 %i_4, i6 1" [computeP2/c/computeP2.cpp:34]   --->   Operation 173 'add' 'add_ln34' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 174 [1/1] (1.42ns)   --->   "%icmp_ln34 = icmp_eq  i6 %i_4, i6 56" [computeP2/c/computeP2.cpp:34]   --->   Operation 174 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%empty_49 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 56, i64 56, i64 56"   --->   Operation 175 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %.split14, void %memset.loop25.preheader" [computeP2/c/computeP2.cpp:34]   --->   Operation 176 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [computeP2/c/computeP2.cpp:34]   --->   Operation 177 'specloopname' 'specloopname_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %i_4, i3 0" [computeP2/c/computeP2.cpp:34]   --->   Operation 178 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%p_shl17_cast = zext i9 %p_shl2" [computeP2/c/computeP2.cpp:34]   --->   Operation 179 'zext' 'p_shl17_cast' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %i_4, i1 0" [computeP2/c/computeP2.cpp:34]   --->   Operation 180 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%p_shl18_cast = zext i7 %p_shl3" [computeP2/c/computeP2.cpp:34]   --->   Operation 181 'zext' 'p_shl18_cast' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (1.82ns)   --->   "%empty_50 = sub i10 %p_shl17_cast, i10 %p_shl18_cast" [computeP2/c/computeP2.cpp:34]   --->   Operation 182 'sub' 'empty_50' <Predicate = (!icmp_ln34)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 183 [1/1] (1.58ns)   --->   "%br_ln38 = br void" [computeP2/c/computeP2.cpp:38]   --->   Operation 183 'br' 'br_ln38' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_11 : Operation 184 [1/1] (1.58ns)   --->   "%br_ln0 = br void %memset.loop25"   --->   Operation 184 'br' 'br_ln0' <Predicate = (icmp_ln34)> <Delay = 1.58>

State 12 <SV = 3> <Delay = 3.67>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%j_1 = phi i3 %add_ln38, void %add_vectors.1.exit, i3 0, void %.split14" [computeP2/c/computeP2.cpp:38]   --->   Operation 185 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 186 [1/1] (1.65ns)   --->   "%add_ln38 = add i3 %j_1, i3 1" [computeP2/c/computeP2.cpp:38]   --->   Operation 186 'add' 'add_ln38' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i3 %j_1" [computeP2/c/computeP2.cpp:38]   --->   Operation 187 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (1.13ns)   --->   "%icmp_ln38 = icmp_eq  i3 %j_1, i3 6" [computeP2/c/computeP2.cpp:38]   --->   Operation 188 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 189 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %.split12, void" [computeP2/c/computeP2.cpp:38]   --->   Operation 190 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [computeP2/c/computeP2.cpp:38]   --->   Operation 191 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (1.73ns)   --->   "%add_ln41 = add i10 %zext_ln38, i10 %empty_50" [computeP2/c/computeP2.cpp:41]   --->   Operation 192 'add' 'add_ln41' <Predicate = (!icmp_ln38)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i10 %add_ln41" [computeP2/c/computeP2.cpp:41]   --->   Operation 193 'trunc' 'trunc_ln41' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %trunc_ln41, i6 0" [computeP2/c/computeP2.cpp:41]   --->   Operation 194 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "%shl_ln41_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln41, i2 0" [computeP2/c/computeP2.cpp:41]   --->   Operation 195 'bitconcatenate' 'shl_ln41_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i12 %shl_ln41_1" [computeP2/c/computeP2.cpp:41]   --->   Operation 196 'sext' 'sext_ln41' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 197 [1/1] (1.94ns)   --->   "%sub_ln41 = sub i15 %shl_ln1, i15 %sext_ln41" [computeP2/c/computeP2.cpp:41]   --->   Operation 197 'sub' 'sub_ln41' <Predicate = (!icmp_ln38)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 198 [1/1] (1.58ns)   --->   "%br_ln122 = br void" [computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:41]   --->   Operation 198 'br' 'br_ln122' <Predicate = (!icmp_ln38)> <Delay = 1.58>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 199 'br' 'br_ln0' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 13 <SV = 4> <Delay = 5.19>
ST_13 : Operation 200 [1/1] (0.00ns)   --->   "%i_8 = phi i6 %add_ln122_1, void %.split.i43, i6 0, void %.split12" [computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:41]   --->   Operation 200 'phi' 'i_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln122_2 = zext i6 %i_8" [computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:41]   --->   Operation 201 'zext' 'zext_ln122_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 202 [1/1] (1.42ns)   --->   "%icmp_ln122_1 = icmp_eq  i6 %i_8, i6 60" [computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:41]   --->   Operation 202 'icmp' 'icmp_ln122_1' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15"   --->   Operation 203 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122_1, void %.split.i43, void %add_vectors.1.exit" [computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:41]   --->   Operation 204 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 205 [1/1] (1.82ns)   --->   "%add_ln122_1 = add i6 %i_8, i6 4" [computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:41]   --->   Operation 205 'add' 'add_ln122_1' <Predicate = (!icmp_ln122_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 206 [1/1] (1.94ns)   --->   "%add_ln124_8 = add i15 %zext_ln122_2, i15 %sub_ln41" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41]   --->   Operation 206 'add' 'add_ln124_8' <Predicate = (!icmp_ln122_1)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln124_18 = zext i15 %add_ln124_8" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41]   --->   Operation 207 'zext' 'zext_ln124_18' <Predicate = (!icmp_ln122_1)> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (0.00ns)   --->   "%temp_addr_4 = getelementptr i6 %temp, i64 0, i64 %zext_ln124_18" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41]   --->   Operation 208 'getelementptr' 'temp_addr_4' <Predicate = (!icmp_ln122_1)> <Delay = 0.00>
ST_13 : Operation 209 [2/2] (3.25ns)   --->   "%temp_load_4 = load i15 %temp_addr_4" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41]   --->   Operation 209 'load' 'temp_load_4' <Predicate = (!icmp_ln122_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20160> <RAM>
ST_13 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node add_ln124_10)   --->   "%or_ln122_3 = or i6 %i_8, i6 1" [computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:41]   --->   Operation 210 'or' 'or_ln122_3' <Predicate = (!icmp_ln122_1)> <Delay = 0.00>
ST_13 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node add_ln124_10)   --->   "%zext_ln124_20 = zext i6 %or_ln122_3" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41]   --->   Operation 211 'zext' 'zext_ln124_20' <Predicate = (!icmp_ln122_1)> <Delay = 0.00>
ST_13 : Operation 212 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln124_10 = add i15 %zext_ln124_20, i15 %sub_ln41" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41]   --->   Operation 212 'add' 'add_ln124_10' <Predicate = (!icmp_ln122_1)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln124_21 = zext i15 %add_ln124_10" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41]   --->   Operation 213 'zext' 'zext_ln124_21' <Predicate = (!icmp_ln122_1)> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%temp_addr_5 = getelementptr i6 %temp, i64 0, i64 %zext_ln124_21" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41]   --->   Operation 214 'getelementptr' 'temp_addr_5' <Predicate = (!icmp_ln122_1)> <Delay = 0.00>
ST_13 : Operation 215 [2/2] (3.25ns)   --->   "%temp_load_5 = load i15 %temp_addr_5" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41]   --->   Operation 215 'load' 'temp_load_5' <Predicate = (!icmp_ln122_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20160> <RAM>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 216 'br' 'br_ln0' <Predicate = (icmp_ln122_1)> <Delay = 0.00>

State 14 <SV = 5> <Delay = 5.19>
ST_14 : Operation 217 [1/2] (3.25ns)   --->   "%temp_load_4 = load i15 %temp_addr_4" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41]   --->   Operation 217 'load' 'temp_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20160> <RAM>
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln124_8 = sext i6 %temp_load_4" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41]   --->   Operation 218 'sext' 'sext_ln124_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln124_19 = zext i8 %sext_ln124_8" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41]   --->   Operation 219 'zext' 'zext_ln124_19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 220 [1/1] (1.91ns)   --->   "%tmp_17 = add i9 %zext_ln124_19, i9 %zext_ln34" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41]   --->   Operation 220 'add' 'tmp_17' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 221 [1/2] (3.25ns)   --->   "%temp_load_5 = load i15 %temp_addr_5" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41]   --->   Operation 221 'load' 'temp_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20160> <RAM>
ST_14 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln124_9 = sext i6 %temp_load_5" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41]   --->   Operation 222 'sext' 'sext_ln124_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln124_22 = zext i8 %sext_ln124_9" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41]   --->   Operation 223 'zext' 'zext_ln124_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 224 [1/1] (1.91ns)   --->   "%tmp_18 = add i9 %zext_ln124_22, i9 %zext_ln34" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41]   --->   Operation 224 'add' 'tmp_18' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node add_ln124_12)   --->   "%or_ln122_4 = or i6 %i_8, i6 2" [computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:41]   --->   Operation 225 'or' 'or_ln122_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node add_ln124_12)   --->   "%zext_ln124_23 = zext i6 %or_ln122_4" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41]   --->   Operation 226 'zext' 'zext_ln124_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 227 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln124_12 = add i15 %zext_ln124_23, i15 %sub_ln41" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41]   --->   Operation 227 'add' 'add_ln124_12' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln124_24 = zext i15 %add_ln124_12" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41]   --->   Operation 228 'zext' 'zext_ln124_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%temp_addr_6 = getelementptr i6 %temp, i64 0, i64 %zext_ln124_24" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41]   --->   Operation 229 'getelementptr' 'temp_addr_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 230 [2/2] (3.25ns)   --->   "%temp_load_6 = load i15 %temp_addr_6" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41]   --->   Operation 230 'load' 'temp_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20160> <RAM>
ST_14 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node add_ln124_14)   --->   "%or_ln122_5 = or i6 %i_8, i6 3" [computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:41]   --->   Operation 231 'or' 'or_ln122_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node add_ln124_14)   --->   "%zext_ln124_26 = zext i6 %or_ln122_5" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41]   --->   Operation 232 'zext' 'zext_ln124_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 233 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln124_14 = add i15 %zext_ln124_26, i15 %sub_ln41" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41]   --->   Operation 233 'add' 'add_ln124_14' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln124_27 = zext i15 %add_ln124_14" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41]   --->   Operation 234 'zext' 'zext_ln124_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 235 [1/1] (0.00ns)   --->   "%temp_addr_7 = getelementptr i6 %temp, i64 0, i64 %zext_ln124_27" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41]   --->   Operation 235 'getelementptr' 'temp_addr_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 236 [2/2] (3.25ns)   --->   "%temp_load_7 = load i15 %temp_addr_7" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41]   --->   Operation 236 'load' 'temp_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20160> <RAM>

State 15 <SV = 6> <Delay = 7.00>
ST_15 : Operation 237 [2/2] (7.00ns)   --->   "%trunc_ln126_4 = call i6 @remainder, i9 %tmp_17" [computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:41]   --->   Operation 237 'call' 'trunc_ln126_4' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 238 [2/2] (7.00ns)   --->   "%trunc_ln126_5 = call i6 @remainder, i9 %tmp_18" [computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:41]   --->   Operation 238 'call' 'trunc_ln126_5' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 239 [1/2] (3.25ns)   --->   "%temp_load_6 = load i15 %temp_addr_6" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41]   --->   Operation 239 'load' 'temp_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20160> <RAM>
ST_15 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln124_10 = sext i6 %temp_load_6" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41]   --->   Operation 240 'sext' 'sext_ln124_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln124_25 = zext i8 %sext_ln124_10" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41]   --->   Operation 241 'zext' 'zext_ln124_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 242 [1/1] (1.91ns)   --->   "%tmp_19 = add i9 %zext_ln124_25, i9 %zext_ln34" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41]   --->   Operation 242 'add' 'tmp_19' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 243 [1/2] (3.25ns)   --->   "%temp_load_7 = load i15 %temp_addr_7" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41]   --->   Operation 243 'load' 'temp_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20160> <RAM>
ST_15 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln124_11 = sext i6 %temp_load_7" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41]   --->   Operation 244 'sext' 'sext_ln124_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln124_28 = zext i8 %sext_ln124_11" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41]   --->   Operation 245 'zext' 'zext_ln124_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 246 [1/1] (1.91ns)   --->   "%tmp_20 = add i9 %zext_ln124_28, i9 %zext_ln34" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41]   --->   Operation 246 'add' 'tmp_20' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 7> <Delay = 7.00>
ST_16 : Operation 247 [1/2] (4.55ns)   --->   "%trunc_ln126_4 = call i6 @remainder, i9 %tmp_17" [computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:41]   --->   Operation 247 'call' 'trunc_ln126_4' <Predicate = true> <Delay = 4.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 248 [1/2] (4.55ns)   --->   "%trunc_ln126_5 = call i6 @remainder, i9 %tmp_18" [computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:41]   --->   Operation 248 'call' 'trunc_ln126_5' <Predicate = true> <Delay = 4.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 249 [2/2] (7.00ns)   --->   "%trunc_ln126_6 = call i6 @remainder, i9 %tmp_19" [computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:41]   --->   Operation 249 'call' 'trunc_ln126_6' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 250 [2/2] (7.00ns)   --->   "%trunc_ln126_7 = call i6 @remainder, i9 %tmp_20" [computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:41]   --->   Operation 250 'call' 'trunc_ln126_7' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 8> <Delay = 4.55>
ST_17 : Operation 251 [1/1] (3.25ns)   --->   "%store_ln126 = store i6 %trunc_ln126_4, i15 %temp_addr_4" [computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:41]   --->   Operation 251 'store' 'store_ln126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20160> <RAM>
ST_17 : Operation 252 [1/1] (3.25ns)   --->   "%store_ln126 = store i6 %trunc_ln126_5, i15 %temp_addr_5" [computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:41]   --->   Operation 252 'store' 'store_ln126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20160> <RAM>
ST_17 : Operation 253 [1/2] (4.55ns)   --->   "%trunc_ln126_6 = call i6 @remainder, i9 %tmp_19" [computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:41]   --->   Operation 253 'call' 'trunc_ln126_6' <Predicate = true> <Delay = 4.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 254 [1/2] (4.55ns)   --->   "%trunc_ln126_7 = call i6 @remainder, i9 %tmp_20" [computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:41]   --->   Operation 254 'call' 'trunc_ln126_7' <Predicate = true> <Delay = 4.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 9> <Delay = 3.25>
ST_18 : Operation 255 [1/1] (0.00ns)   --->   "%specloopname_ln122 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:41]   --->   Operation 255 'specloopname' 'specloopname_ln122' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 256 [1/1] (3.25ns)   --->   "%store_ln126 = store i6 %trunc_ln126_6, i15 %temp_addr_6" [computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:41]   --->   Operation 256 'store' 'store_ln126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20160> <RAM>
ST_18 : Operation 257 [1/1] (3.25ns)   --->   "%store_ln126 = store i6 %trunc_ln126_7, i15 %temp_addr_7" [computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:41]   --->   Operation 257 'store' 'store_ln126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20160> <RAM>
ST_18 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 258 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 19 <SV = 3> <Delay = 5.57>
ST_19 : Operation 259 [1/1] (0.00ns)   --->   "%empty_53 = phi i15 %empty_54, void %memset.loop25.split, i15 0, void %memset.loop25.preheader"   --->   Operation 259 'phi' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 260 [1/1] (1.94ns)   --->   "%empty_54 = add i15 %empty_53, i15 1"   --->   Operation 260 'add' 'empty_54' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 261 [1/1] (0.00ns)   --->   "%p_cast = zext i15 %empty_53"   --->   Operation 261 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 262 [1/1] (2.31ns)   --->   "%exitcond5511 = icmp_eq  i15 %empty_53, i15 20160"   --->   Operation 262 'icmp' 'exitcond5511' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 263 [1/1] (0.00ns)   --->   "%empty_55 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20160, i64 20160, i64 20160"   --->   Operation 263 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond5511, void %memset.loop25.split, void %split24.preheader"   --->   Operation 264 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 265 [1/1] (0.00ns)   --->   "%tempt_addr = getelementptr i6 %tempt, i64 0, i64 %p_cast"   --->   Operation 265 'getelementptr' 'tempt_addr' <Predicate = (!exitcond5511)> <Delay = 0.00>
ST_19 : Operation 266 [1/1] (3.25ns)   --->   "%store_ln0 = store i6 0, i15 %tempt_addr"   --->   Operation 266 'store' 'store_ln0' <Predicate = (!exitcond5511)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20160> <RAM>
ST_19 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop25"   --->   Operation 267 'br' 'br_ln0' <Predicate = (!exitcond5511)> <Delay = 0.00>
ST_19 : Operation 268 [1/1] (1.58ns)   --->   "%br_ln48 = br void %split24" [computeP2/c/computeP2.cpp:48]   --->   Operation 268 'br' 'br_ln48' <Predicate = (exitcond5511)> <Delay = 1.58>

State 20 <SV = 4> <Delay = 1.82>
ST_20 : Operation 269 [1/1] (0.00ns)   --->   "%i_5 = phi i3 %add_ln48, void, i3 0, void %split24.preheader" [computeP2/c/computeP2.cpp:48]   --->   Operation 269 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 270 [1/1] (1.65ns)   --->   "%add_ln48 = add i3 %i_5, i3 1" [computeP2/c/computeP2.cpp:48]   --->   Operation 270 'add' 'add_ln48' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i3 %i_5" [computeP2/c/computeP2.cpp:48]   --->   Operation 271 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 272 [1/1] (1.13ns)   --->   "%icmp_ln48 = icmp_eq  i3 %i_5, i3 6" [computeP2/c/computeP2.cpp:48]   --->   Operation 272 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 273 [1/1] (0.00ns)   --->   "%empty_56 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 273 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %.split9, void %.lr.ph.preheader" [computeP2/c/computeP2.cpp:48]   --->   Operation 274 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 275 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [computeP2/c/computeP2.cpp:48]   --->   Operation 275 'specloopname' 'specloopname_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 276 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %i_5, i6 0" [computeP2/c/computeP2.cpp:48]   --->   Operation 276 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 277 [1/1] (0.00ns)   --->   "%p_shl21_cast = zext i9 %p_shl4" [computeP2/c/computeP2.cpp:48]   --->   Operation 277 'zext' 'p_shl21_cast' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 278 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i_5, i3 0" [computeP2/c/computeP2.cpp:48]   --->   Operation 278 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 279 [1/1] (0.00ns)   --->   "%p_shl22_cast = zext i6 %p_shl5" [computeP2/c/computeP2.cpp:48]   --->   Operation 279 'zext' 'p_shl22_cast' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_20 : Operation 280 [1/1] (1.82ns)   --->   "%empty_57 = sub i10 %p_shl21_cast, i10 %p_shl22_cast" [computeP2/c/computeP2.cpp:48]   --->   Operation 280 'sub' 'empty_57' <Predicate = (!icmp_ln48)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 281 [1/1] (1.58ns)   --->   "%br_ln52 = br void" [computeP2/c/computeP2.cpp:52]   --->   Operation 281 'br' 'br_ln52' <Predicate = (!icmp_ln48)> <Delay = 1.58>
ST_20 : Operation 282 [1/1] (1.58ns)   --->   "%br_ln60 = br void %.lr.ph" [computeP2/c/computeP2.cpp:60]   --->   Operation 282 'br' 'br_ln60' <Predicate = (icmp_ln48)> <Delay = 1.58>

State 21 <SV = 5> <Delay = 5.67>
ST_21 : Operation 283 [1/1] (0.00ns)   --->   "%j_3 = phi i6 %add_ln52, void %memcpy-split, i6 0, void %.split9" [computeP2/c/computeP2.cpp:52]   --->   Operation 283 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 284 [1/1] (1.82ns)   --->   "%add_ln52 = add i6 %j_3, i6 1" [computeP2/c/computeP2.cpp:52]   --->   Operation 284 'add' 'add_ln52' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i6 %j_3" [computeP2/c/computeP2.cpp:52]   --->   Operation 285 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 286 [1/1] (1.42ns)   --->   "%icmp_ln52 = icmp_eq  i6 %j_3, i6 56" [computeP2/c/computeP2.cpp:52]   --->   Operation 286 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 287 [1/1] (0.00ns)   --->   "%empty_58 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 56, i64 56, i64 56"   --->   Operation 287 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %.split7, void" [computeP2/c/computeP2.cpp:52]   --->   Operation 288 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 289 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [computeP2/c/computeP2.cpp:52]   --->   Operation 289 'specloopname' 'specloopname_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_21 : Operation 290 [1/1] (1.73ns)   --->   "%add_ln55 = add i10 %zext_ln52, i10 %empty_57" [computeP2/c/computeP2.cpp:55]   --->   Operation 290 'add' 'add_ln55' <Predicate = (!icmp_ln52)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i10 %add_ln55" [computeP2/c/computeP2.cpp:55]   --->   Operation 291 'trunc' 'trunc_ln55' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_21 : Operation 292 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %trunc_ln55, i6 0" [computeP2/c/computeP2.cpp:55]   --->   Operation 292 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_21 : Operation 293 [1/1] (0.00ns)   --->   "%shl_ln55_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln55, i2 0" [computeP2/c/computeP2.cpp:55]   --->   Operation 293 'bitconcatenate' 'shl_ln55_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_21 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i12 %shl_ln55_1" [computeP2/c/computeP2.cpp:55]   --->   Operation 294 'sext' 'sext_ln55' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_21 : Operation 295 [1/1] (1.94ns)   --->   "%sub_ln55 = sub i15 %shl_ln2, i15 %sext_ln55" [computeP2/c/computeP2.cpp:55]   --->   Operation 295 'sub' 'sub_ln55' <Predicate = (!icmp_ln52)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 296 [1/1] (0.00ns)   --->   "%shl_ln55_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %j_3, i3 0" [computeP2/c/computeP2.cpp:55]   --->   Operation 296 'bitconcatenate' 'shl_ln55_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_21 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i9 %shl_ln55_2" [computeP2/c/computeP2.cpp:55]   --->   Operation 297 'zext' 'zext_ln55' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_21 : Operation 298 [1/1] (0.00ns)   --->   "%shl_ln55_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %j_3, i1 0" [computeP2/c/computeP2.cpp:55]   --->   Operation 298 'bitconcatenate' 'shl_ln55_3' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_21 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i7 %shl_ln55_3" [computeP2/c/computeP2.cpp:55]   --->   Operation 299 'zext' 'zext_ln55_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_21 : Operation 300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln55_1 = sub i10 %zext_ln55, i10 %zext_ln55_1" [computeP2/c/computeP2.cpp:55]   --->   Operation 300 'sub' 'sub_ln55_1' <Predicate = (!icmp_ln52)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_21 : Operation 301 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln55_1 = add i10 %sub_ln55_1, i10 %zext_ln48" [computeP2/c/computeP2.cpp:55]   --->   Operation 301 'add' 'add_ln55_1' <Predicate = (!icmp_ln52)> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_21 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln55_1 = trunc i10 %add_ln55_1" [computeP2/c/computeP2.cpp:55]   --->   Operation 302 'trunc' 'trunc_ln55_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_21 : Operation 303 [1/1] (0.00ns)   --->   "%shl_ln55_4 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %trunc_ln55_1, i6 0" [computeP2/c/computeP2.cpp:55]   --->   Operation 303 'bitconcatenate' 'shl_ln55_4' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_21 : Operation 304 [1/1] (0.00ns)   --->   "%shl_ln55_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln55_1, i2 0" [computeP2/c/computeP2.cpp:55]   --->   Operation 304 'bitconcatenate' 'shl_ln55_5' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_21 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln55_1 = sext i12 %shl_ln55_5" [computeP2/c/computeP2.cpp:55]   --->   Operation 305 'sext' 'sext_ln55_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_21 : Operation 306 [1/1] (1.94ns)   --->   "%sub_ln55_2 = sub i15 %shl_ln55_4, i15 %sext_ln55_1" [computeP2/c/computeP2.cpp:55]   --->   Operation 306 'sub' 'sub_ln55_2' <Predicate = (!icmp_ln52)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 307 [1/1] (1.58ns)   --->   "%br_ln55 = br void %load-store-loop" [computeP2/c/computeP2.cpp:55]   --->   Operation 307 'br' 'br_ln55' <Predicate = (!icmp_ln52)> <Delay = 1.58>
ST_21 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln0 = br void %split24"   --->   Operation 308 'br' 'br_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 22 <SV = 6> <Delay = 5.19>
ST_22 : Operation 309 [1/1] (0.00ns)   --->   "%loop_index = phi i6 0, void %.split7, i6 %empty_59, void %load-store-loop.split"   --->   Operation 309 'phi' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 310 [1/1] (1.82ns)   --->   "%empty_59 = add i6 %loop_index, i6 1"   --->   Operation 310 'add' 'empty_59' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 311 [1/1] (0.00ns)   --->   "%loop_index_cast = zext i6 %loop_index"   --->   Operation 311 'zext' 'loop_index_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 312 [1/1] (1.42ns)   --->   "%exitcond426 = icmp_eq  i6 %loop_index, i6 60"   --->   Operation 312 'icmp' 'exitcond426' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 313 [1/1] (0.00ns)   --->   "%empty_60 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60"   --->   Operation 313 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond426, void %load-store-loop.split, void %memcpy-split"   --->   Operation 314 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 315 [1/1] (1.94ns)   --->   "%add_ptr584_sum = add i15 %loop_index_cast, i15 %sub_ln55_2" [computeP2/c/computeP2.cpp:55]   --->   Operation 315 'add' 'add_ptr584_sum' <Predicate = (!exitcond426)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 316 [1/1] (0.00ns)   --->   "%add_ptr584_sum_cast = zext i15 %add_ptr584_sum" [computeP2/c/computeP2.cpp:55]   --->   Operation 316 'zext' 'add_ptr584_sum_cast' <Predicate = (!exitcond426)> <Delay = 0.00>
ST_22 : Operation 317 [1/1] (0.00ns)   --->   "%temp_addr_8 = getelementptr i6 %temp, i64 0, i64 %add_ptr584_sum_cast" [computeP2/c/computeP2.cpp:55]   --->   Operation 317 'getelementptr' 'temp_addr_8' <Predicate = (!exitcond426)> <Delay = 0.00>
ST_22 : Operation 318 [2/2] (3.25ns)   --->   "%temp_load_8 = load i15 %temp_addr_8" [computeP2/c/computeP2.cpp:55]   --->   Operation 318 'load' 'temp_load_8' <Predicate = (!exitcond426)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20160> <RAM>
ST_22 : Operation 319 [1/1] (1.94ns)   --->   "%add_ptr523_sum = add i15 %loop_index_cast, i15 %sub_ln55" [computeP2/c/computeP2.cpp:55]   --->   Operation 319 'add' 'add_ptr523_sum' <Predicate = (!exitcond426)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 320 'br' 'br_ln0' <Predicate = (exitcond426)> <Delay = 0.00>

State 23 <SV = 7> <Delay = 6.50>
ST_23 : Operation 321 [1/2] (3.25ns)   --->   "%temp_load_8 = load i15 %temp_addr_8" [computeP2/c/computeP2.cpp:55]   --->   Operation 321 'load' 'temp_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20160> <RAM>
ST_23 : Operation 322 [1/1] (0.00ns)   --->   "%add_ptr523_sum_cast = zext i15 %add_ptr523_sum" [computeP2/c/computeP2.cpp:55]   --->   Operation 322 'zext' 'add_ptr523_sum_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 323 [1/1] (0.00ns)   --->   "%tempt_addr_1 = getelementptr i6 %tempt, i64 0, i64 %add_ptr523_sum_cast" [computeP2/c/computeP2.cpp:55]   --->   Operation 323 'getelementptr' 'tempt_addr_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 324 [1/1] (3.25ns)   --->   "%store_ln55 = store i6 %temp_load_8, i15 %tempt_addr_1" [computeP2/c/computeP2.cpp:55]   --->   Operation 324 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20160> <RAM>
ST_23 : Operation 325 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 325 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 24 <SV = 5> <Delay = 1.94>
ST_24 : Operation 326 [1/1] (0.00ns)   --->   "%i_11 = phi i3 %add_ln60, void %._crit_edge.loopexit, i3 0, void %.lr.ph.preheader" [computeP2/c/computeP2.cpp:60]   --->   Operation 326 'phi' 'i_11' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 327 [1/1] (0.00ns)   --->   "%phi_mul = phi i15 %add_ln60_1, void %._crit_edge.loopexit, i15 0, void %.lr.ph.preheader" [computeP2/c/computeP2.cpp:60]   --->   Operation 327 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 328 [1/1] (1.65ns)   --->   "%add_ln60 = add i3 %i_11, i3 1" [computeP2/c/computeP2.cpp:60]   --->   Operation 328 'add' 'add_ln60' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 329 [1/1] (1.94ns)   --->   "%add_ln60_1 = add i15 %phi_mul, i15 3360" [computeP2/c/computeP2.cpp:60]   --->   Operation 329 'add' 'add_ln60_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i3 %i_11" [computeP2/c/computeP2.cpp:60]   --->   Operation 330 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 331 [1/1] (1.13ns)   --->   "%icmp_ln60 = icmp_eq  i3 %i_11, i3 6" [computeP2/c/computeP2.cpp:60]   --->   Operation 331 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 332 [1/1] (0.00ns)   --->   "%empty_61 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 332 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %.lr.ph.split, void %.preheader61.preheader" [computeP2/c/computeP2.cpp:60]   --->   Operation 333 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 334 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [computeP2/c/computeP2.cpp:59]   --->   Operation 334 'specloopname' 'specloopname_ln59' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_24 : Operation 335 [1/1] (1.58ns)   --->   "%br_ln64 = br void" [computeP2/c/computeP2.cpp:64]   --->   Operation 335 'br' 'br_ln64' <Predicate = (!icmp_ln60)> <Delay = 1.58>
ST_24 : Operation 336 [1/1] (1.58ns)   --->   "%br_ln85 = br void %.preheader61" [computeP2/c/computeP2.cpp:85]   --->   Operation 336 'br' 'br_ln85' <Predicate = (icmp_ln60)> <Delay = 1.58>

State 25 <SV = 6> <Delay = 2.77>
ST_25 : Operation 337 [1/1] (0.00ns)   --->   "%j_4 = phi i64 %zext_ln60, void %.lr.ph.split, i64 %add_ln64, void %.split3._crit_edge" [computeP2/c/computeP2.cpp:60]   --->   Operation 337 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 338 [1/1] (2.77ns)   --->   "%icmp_ln64 = icmp_eq  i64 %j_4, i64 6" [computeP2/c/computeP2.cpp:64]   --->   Operation 338 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 339 [1/1] (0.00ns)   --->   "%empty_62 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 6, i64 0"   --->   Operation 339 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %.split3, void %._crit_edge.loopexit" [computeP2/c/computeP2.cpp:64]   --->   Operation 340 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i64 %j_4" [computeP2/c/computeP2.cpp:64]   --->   Operation 341 'trunc' 'trunc_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_25 : Operation 342 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln67 = mul i15 %trunc_ln64, i15 3360" [computeP2/c/computeP2.cpp:67]   --->   Operation 342 'mul' 'mul_ln67' <Predicate = (!icmp_ln64)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 343 [1/1] (2.77ns)   --->   "%icmp_ln69 = icmp_eq  i64 %j_4, i64 %zext_ln60" [computeP2/c/computeP2.cpp:69]   --->   Operation 343 'icmp' 'icmp_ln69' <Predicate = (!icmp_ln64)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 344 'br' 'br_ln0' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 26 <SV = 7> <Delay = 2.15>
ST_26 : Operation 345 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln67 = mul i15 %trunc_ln64, i15 3360" [computeP2/c/computeP2.cpp:67]   --->   Operation 345 'mul' 'mul_ln67' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 8> <Delay = 2.15>
ST_27 : Operation 346 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln67 = mul i15 %trunc_ln64, i15 3360" [computeP2/c/computeP2.cpp:67]   --->   Operation 346 'mul' 'mul_ln67' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 9> <Delay = 0.00>
ST_28 : Operation 347 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln67 = mul i15 %trunc_ln64, i15 3360" [computeP2/c/computeP2.cpp:67]   --->   Operation 347 'mul' 'mul_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 348 [2/2] (0.00ns)   --->   "%call_ln67 = call void @linear_combination.1, i8 %oil_space_read, i8 %P2, i6 %tempt, i15 %mul_ln67" [computeP2/c/computeP2.cpp:67]   --->   Operation 348 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 10> <Delay = 4.55>
ST_29 : Operation 349 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [computeP2/c/computeP2.cpp:59]   --->   Operation 349 'specloopname' 'specloopname_ln59' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 350 [1/2] (4.55ns)   --->   "%call_ln67 = call void @linear_combination.1, i8 %oil_space_read, i8 %P2, i6 %tempt, i15 %mul_ln67" [computeP2/c/computeP2.cpp:67]   --->   Operation 350 'call' 'call_ln67' <Predicate = true> <Delay = 4.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 351 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %memset.loop.preheader, void %.split3._crit_edge" [computeP2/c/computeP2.cpp:69]   --->   Operation 351 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 352 [1/1] (1.58ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 352 'br' 'br_ln0' <Predicate = (!icmp_ln69)> <Delay = 1.58>

State 30 <SV = 11> <Delay = 3.74>
ST_30 : Operation 353 [1/1] (0.00ns)   --->   "%empty_63 = phi i6 %empty_64, void %memset.loop.split, i6 0, void %memset.loop.preheader"   --->   Operation 353 'phi' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 354 [1/1] (1.82ns)   --->   "%empty_64 = add i6 %empty_63, i6 1"   --->   Operation 354 'add' 'empty_64' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 355 [1/1] (0.00ns)   --->   "%p_cast18 = zext i6 %empty_63"   --->   Operation 355 'zext' 'p_cast18' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 356 [1/1] (1.42ns)   --->   "%exitcond2 = icmp_eq  i6 %empty_63, i6 60"   --->   Operation 356 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 357 [1/1] (0.00ns)   --->   "%empty_65 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60"   --->   Operation 357 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond2, void %memset.loop.split, void %split"   --->   Operation 358 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 359 [1/1] (0.00ns)   --->   "%vec_addr = getelementptr i6 %vec, i64 0, i64 %p_cast18"   --->   Operation 359 'getelementptr' 'vec_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_30 : Operation 360 [1/1] (2.32ns)   --->   "%store_ln0 = store i6 0, i6 %vec_addr"   --->   Operation 360 'store' 'store_ln0' <Predicate = (!exitcond2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 60> <RAM>
ST_30 : Operation 361 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 361 'br' 'br_ln0' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_30 : Operation 362 [2/2] (0.00ns)   --->   "%call_ln71 = call void @linear_combination.2, i8 %oil_space_read, i6 %tempt, i15 %phi_mul, i6 %vec" [computeP2/c/computeP2.cpp:71]   --->   Operation 362 'call' 'call_ln71' <Predicate = (exitcond2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 12> <Delay = 1.58>
ST_31 : Operation 363 [1/2] (0.00ns)   --->   "%call_ln71 = call void @linear_combination.2, i8 %oil_space_read, i6 %tempt, i15 %phi_mul, i6 %vec" [computeP2/c/computeP2.cpp:71]   --->   Operation 363 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 364 [1/1] (0.00ns)   --->   "%P2_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %P2" [computeP2/c/computeP2.cpp:72]   --->   Operation 364 'read' 'P2_read' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 365 [1/1] (1.58ns)   --->   "%br_ln122 = br void" [computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:72]   --->   Operation 365 'br' 'br_ln122' <Predicate = true> <Delay = 1.58>

State 32 <SV = 13> <Delay = 3.52>
ST_32 : Operation 366 [1/1] (0.00ns)   --->   "%v1_0_i = phi i8 %P2_read, void %split, i8 %sext_ln122, void %.split.i60" [computeP2/c/computeP2.cpp:72]   --->   Operation 366 'phi' 'v1_0_i' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_32 : Operation 367 [1/1] (0.00ns)   --->   "%i_10 = phi i6 0, void %split, i6 %add_ln122_2, void %.split.i60" [computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:72]   --->   Operation 367 'phi' 'i_10' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_32 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln122_3 = zext i6 %i_10" [computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:72]   --->   Operation 368 'zext' 'zext_ln122_3' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_32 : Operation 369 [1/1] (1.42ns)   --->   "%icmp_ln122_2 = icmp_eq  i6 %i_10, i6 60" [computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:72]   --->   Operation 369 'icmp' 'icmp_ln122_2' <Predicate = (!icmp_ln69)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 370 [1/1] (0.00ns)   --->   "%empty_66 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15"   --->   Operation 370 'speclooptripcount' 'empty_66' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_32 : Operation 371 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122_2, void %.split.i60, void %add_vectors.2.exit" [computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:72]   --->   Operation 371 'br' 'br_ln122' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_32 : Operation 372 [1/1] (1.82ns)   --->   "%add_ln122_2 = add i6 %i_10, i6 4" [computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:72]   --->   Operation 372 'add' 'add_ln122_2' <Predicate = (!icmp_ln69 & !icmp_ln122_2)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 373 [1/1] (0.00ns)   --->   "%vec_addr_1 = getelementptr i6 %vec, i64 0, i64 %zext_ln122_3" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72]   --->   Operation 373 'getelementptr' 'vec_addr_1' <Predicate = (!icmp_ln69 & !icmp_ln122_2)> <Delay = 0.00>
ST_32 : Operation 374 [2/2] (2.32ns)   --->   "%vec_load = load i6 %vec_addr_1" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72]   --->   Operation 374 'load' 'vec_load' <Predicate = (!icmp_ln69 & !icmp_ln122_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 60> <RAM>
ST_32 : Operation 375 [1/1] (0.00ns)   --->   "%write_ln72 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %P2, i8 %v1_0_i" [computeP2/c/computeP2.cpp:72]   --->   Operation 375 'write' 'write_ln72' <Predicate = (!icmp_ln69 & icmp_ln122_2)> <Delay = 0.00>
ST_32 : Operation 376 [1/1] (0.00ns)   --->   "%br_ln73 = br void %.split3._crit_edge" [computeP2/c/computeP2.cpp:73]   --->   Operation 376 'br' 'br_ln73' <Predicate = (!icmp_ln69 & icmp_ln122_2)> <Delay = 0.00>
ST_32 : Operation 377 [1/1] (3.52ns)   --->   "%add_ln64 = add i64 %j_4, i64 1" [computeP2/c/computeP2.cpp:64]   --->   Operation 377 'add' 'add_ln64' <Predicate = (icmp_ln122_2) | (icmp_ln69)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 378 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 378 'br' 'br_ln0' <Predicate = (icmp_ln122_2) | (icmp_ln69)> <Delay = 0.00>

State 33 <SV = 14> <Delay = 4.23>
ST_33 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln124_29 = zext i8 %v1_0_i" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72]   --->   Operation 379 'zext' 'zext_ln124_29' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 380 [1/2] (2.32ns)   --->   "%vec_load = load i6 %vec_addr_1" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72]   --->   Operation 380 'load' 'vec_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 60> <RAM>
ST_33 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln124_12 = sext i6 %vec_load" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72]   --->   Operation 381 'sext' 'sext_ln124_12' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln124_30 = zext i8 %sext_ln124_12" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72]   --->   Operation 382 'zext' 'zext_ln124_30' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 383 [1/1] (1.91ns)   --->   "%tmp_21 = add i9 %zext_ln124_30, i9 %zext_ln124_29" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72]   --->   Operation 383 'add' 'tmp_21' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 15> <Delay = 7.00>
ST_34 : Operation 384 [2/2] (7.00ns)   --->   "%trunc_ln126_8 = call i6 @remainder, i9 %tmp_21" [computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:72]   --->   Operation 384 'call' 'trunc_ln126_8' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 385 [1/1] (0.00ns)   --->   "%or_ln122_6 = or i6 %i_10, i6 1" [computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:72]   --->   Operation 385 'or' 'or_ln122_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln124_31 = zext i6 %or_ln122_6" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72]   --->   Operation 386 'zext' 'zext_ln124_31' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 387 [1/1] (0.00ns)   --->   "%vec_addr_2 = getelementptr i6 %vec, i64 0, i64 %zext_ln124_31" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72]   --->   Operation 387 'getelementptr' 'vec_addr_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 388 [2/2] (2.32ns)   --->   "%vec_load_1 = load i6 %vec_addr_2" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72]   --->   Operation 388 'load' 'vec_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 60> <RAM>

State 35 <SV = 16> <Delay = 6.47>
ST_35 : Operation 389 [1/2] (4.55ns)   --->   "%trunc_ln126_8 = call i6 @remainder, i9 %tmp_21" [computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:72]   --->   Operation 389 'call' 'trunc_ln126_8' <Predicate = true> <Delay = 4.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln124_13 = sext i6 %trunc_ln126_8" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72]   --->   Operation 390 'sext' 'sext_ln124_13' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln124_32 = zext i8 %sext_ln124_13" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72]   --->   Operation 391 'zext' 'zext_ln124_32' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 392 [1/2] (2.32ns)   --->   "%vec_load_1 = load i6 %vec_addr_2" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72]   --->   Operation 392 'load' 'vec_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 60> <RAM>
ST_35 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln124_14 = sext i6 %vec_load_1" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72]   --->   Operation 393 'sext' 'sext_ln124_14' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln124_33 = zext i8 %sext_ln124_14" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72]   --->   Operation 394 'zext' 'zext_ln124_33' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 395 [1/1] (1.91ns)   --->   "%tmp_22 = add i9 %zext_ln124_32, i9 %zext_ln124_33" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72]   --->   Operation 395 'add' 'tmp_22' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 17> <Delay = 7.00>
ST_36 : Operation 396 [2/2] (7.00ns)   --->   "%trunc_ln126_9 = call i6 @remainder, i9 %tmp_22" [computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:72]   --->   Operation 396 'call' 'trunc_ln126_9' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 397 [1/1] (0.00ns)   --->   "%or_ln122_7 = or i6 %i_10, i6 2" [computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:72]   --->   Operation 397 'or' 'or_ln122_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln124_34 = zext i6 %or_ln122_7" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72]   --->   Operation 398 'zext' 'zext_ln124_34' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 399 [1/1] (0.00ns)   --->   "%vec_addr_3 = getelementptr i6 %vec, i64 0, i64 %zext_ln124_34" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72]   --->   Operation 399 'getelementptr' 'vec_addr_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 400 [2/2] (2.32ns)   --->   "%vec_load_2 = load i6 %vec_addr_3" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72]   --->   Operation 400 'load' 'vec_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 60> <RAM>

State 37 <SV = 18> <Delay = 6.47>
ST_37 : Operation 401 [1/2] (4.55ns)   --->   "%trunc_ln126_9 = call i6 @remainder, i9 %tmp_22" [computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:72]   --->   Operation 401 'call' 'trunc_ln126_9' <Predicate = true> <Delay = 4.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln124_15 = sext i6 %trunc_ln126_9" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72]   --->   Operation 402 'sext' 'sext_ln124_15' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln124_35 = zext i8 %sext_ln124_15" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72]   --->   Operation 403 'zext' 'zext_ln124_35' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 404 [1/2] (2.32ns)   --->   "%vec_load_2 = load i6 %vec_addr_3" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72]   --->   Operation 404 'load' 'vec_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 60> <RAM>
ST_37 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln124_16 = sext i6 %vec_load_2" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72]   --->   Operation 405 'sext' 'sext_ln124_16' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln124_36 = zext i8 %sext_ln124_16" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72]   --->   Operation 406 'zext' 'zext_ln124_36' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 407 [1/1] (1.91ns)   --->   "%tmp_23 = add i9 %zext_ln124_35, i9 %zext_ln124_36" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72]   --->   Operation 407 'add' 'tmp_23' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 19> <Delay = 7.00>
ST_38 : Operation 408 [2/2] (7.00ns)   --->   "%trunc_ln126_s = call i6 @remainder, i9 %tmp_23" [computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:72]   --->   Operation 408 'call' 'trunc_ln126_s' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 409 [1/1] (0.00ns)   --->   "%or_ln122_8 = or i6 %i_10, i6 3" [computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:72]   --->   Operation 409 'or' 'or_ln122_8' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln124_37 = zext i6 %or_ln122_8" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72]   --->   Operation 410 'zext' 'zext_ln124_37' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 411 [1/1] (0.00ns)   --->   "%vec_addr_4 = getelementptr i6 %vec, i64 0, i64 %zext_ln124_37" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72]   --->   Operation 411 'getelementptr' 'vec_addr_4' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 412 [2/2] (2.32ns)   --->   "%vec_load_3 = load i6 %vec_addr_4" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72]   --->   Operation 412 'load' 'vec_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 60> <RAM>

State 39 <SV = 20> <Delay = 6.47>
ST_39 : Operation 413 [1/2] (4.55ns)   --->   "%trunc_ln126_s = call i6 @remainder, i9 %tmp_23" [computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:72]   --->   Operation 413 'call' 'trunc_ln126_s' <Predicate = true> <Delay = 4.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln124_17 = sext i6 %trunc_ln126_s" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72]   --->   Operation 414 'sext' 'sext_ln124_17' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln124_38 = zext i8 %sext_ln124_17" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72]   --->   Operation 415 'zext' 'zext_ln124_38' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 416 [1/2] (2.32ns)   --->   "%vec_load_3 = load i6 %vec_addr_4" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72]   --->   Operation 416 'load' 'vec_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 60> <RAM>
ST_39 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln124_18 = sext i6 %vec_load_3" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72]   --->   Operation 417 'sext' 'sext_ln124_18' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln124_39 = zext i8 %sext_ln124_18" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72]   --->   Operation 418 'zext' 'zext_ln124_39' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 419 [1/1] (1.91ns)   --->   "%tmp_24 = add i9 %zext_ln124_38, i9 %zext_ln124_39" [computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72]   --->   Operation 419 'add' 'tmp_24' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 21> <Delay = 7.00>
ST_40 : Operation 420 [2/2] (7.00ns)   --->   "%trunc_ln126_10 = call i6 @remainder, i9 %tmp_24" [computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:72]   --->   Operation 420 'call' 'trunc_ln126_10' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 22> <Delay = 4.55>
ST_41 : Operation 421 [1/1] (0.00ns)   --->   "%specloopname_ln122 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:72]   --->   Operation 421 'specloopname' 'specloopname_ln122' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 422 [1/2] (4.55ns)   --->   "%trunc_ln126_10 = call i6 @remainder, i9 %tmp_24" [computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:72]   --->   Operation 422 'call' 'trunc_ln126_10' <Predicate = true> <Delay = 4.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 423 [1/1] (0.00ns)   --->   "%sext_ln122 = sext i6 %trunc_ln126_10" [computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:72]   --->   Operation 423 'sext' 'sext_ln122' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 424 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 424 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 42 <SV = 6> <Delay = 1.88>
ST_42 : Operation 425 [1/1] (0.00ns)   --->   "%i_7 = phi i11 %add_ln85, void %.split, i11 0, void %.preheader61.preheader" [computeP2/c/computeP2.cpp:85]   --->   Operation 425 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 426 [1/1] (1.88ns)   --->   "%icmp_ln85 = icmp_ult  i11 %i_7, i11 1260" [computeP2/c/computeP2.cpp:85]   --->   Operation 426 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 427 [1/1] (0.00ns)   --->   "%empty_67 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 630, i64 630, i64 630"   --->   Operation 427 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %_Z6negatePhi.exit, void %.split" [computeP2/c/computeP2.cpp:85]   --->   Operation 428 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 429 [1/1] (1.63ns)   --->   "%add_ln85 = add i11 %i_7, i11 2" [computeP2/c/computeP2.cpp:85]   --->   Operation 429 'add' 'add_ln85' <Predicate = (icmp_ln85)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 430 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [computeP2/c/computeP2.cpp:85]   --->   Operation 430 'specloopname' 'specloopname_ln85' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_42 : Operation 431 [1/1] (0.00ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %P2, i8 0" [computeP2/c/computeP2.cpp:92]   --->   Operation 431 'write' 'write_ln92' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_42 : Operation 432 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader61"   --->   Operation 432 'br' 'br_ln0' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_42 : Operation 433 [1/1] (0.00ns)   --->   "%ret_ln80 = ret" [computeP2/c/computeP2.cpp:80]   --->   Operation 433 'ret' 'ret_ln80' <Predicate = (!icmp_ln85)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', computeP2/c/computeP2.cpp:19) with incoming values : ('add_ln19', computeP2/c/computeP2.cpp:19) [19]  (1.59 ns)

 <State 2>: 1.83ns
The critical path consists of the following:
	'phi' operation ('i', computeP2/c/computeP2.cpp:19) with incoming values : ('add_ln19', computeP2/c/computeP2.cpp:19) [19]  (0 ns)
	'add' operation ('add_ln19', computeP2/c/computeP2.cpp:19) [20]  (1.83 ns)

 <State 3>: 3.68ns
The critical path consists of the following:
	'phi' operation ('j', computeP2/c/computeP2.cpp:23) with incoming values : ('add_ln23', computeP2/c/computeP2.cpp:23) [34]  (0 ns)
	'add' operation ('add_ln29', computeP2/c/computeP2.cpp:29) [43]  (1.73 ns)
	'sub' operation ('sub_ln29', computeP2/c/computeP2.cpp:29) [48]  (1.94 ns)

 <State 4>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:29) with incoming values : ('add_ln122', computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:29) [51]  (1.59 ns)

 <State 5>: 5.2ns
The critical path consists of the following:
	'phi' operation ('i', computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:29) with incoming values : ('add_ln122', computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:29) [51]  (0 ns)
	'add' operation ('add_ln124', computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29) [60]  (1.94 ns)
	'getelementptr' operation ('temp_addr', computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29) [62]  (0 ns)
	'load' operation ('temp_load', computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29) on array 'temp', computeP2/c/computeP2.cpp:14 [63]  (3.25 ns)

 <State 6>: 5.2ns
The critical path consists of the following:
	'or' operation ('or_ln122_1', computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:29) [89]  (0 ns)
	'add' operation ('add_ln124_4', computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29) [92]  (1.94 ns)
	'getelementptr' operation ('temp_addr_2', computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29) [94]  (0 ns)
	'load' operation ('temp_load_2', computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:29) on array 'temp', computeP2/c/computeP2.cpp:14 [95]  (3.25 ns)

 <State 7>: 7.01ns
The critical path consists of the following:
	'call' operation ('trunc_ln', computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:29) to 'remainder' [71]  (7.01 ns)

 <State 8>: 7.01ns
The critical path consists of the following:
	'call' operation ('trunc_ln126_2', computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:29) to 'remainder' [103]  (7.01 ns)

 <State 9>: 4.56ns
The critical path consists of the following:
	'call' operation ('trunc_ln126_2', computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:29) to 'remainder' [103]  (4.56 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln126', computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:29) of variable 'trunc_ln126_2', computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:29 on array 'temp', computeP2/c/computeP2.cpp:14 [104]  (3.25 ns)

 <State 11>: 1.83ns
The critical path consists of the following:
	'phi' operation ('i', computeP2/c/computeP2.cpp:34) with incoming values : ('add_ln34', computeP2/c/computeP2.cpp:34) [130]  (0 ns)
	'add' operation ('add_ln34', computeP2/c/computeP2.cpp:34) [131]  (1.83 ns)

 <State 12>: 3.68ns
The critical path consists of the following:
	'phi' operation ('j', computeP2/c/computeP2.cpp:38) with incoming values : ('add_ln38', computeP2/c/computeP2.cpp:38) [144]  (0 ns)
	'add' operation ('add_ln41', computeP2/c/computeP2.cpp:41) [152]  (1.73 ns)
	'sub' operation ('sub_ln41', computeP2/c/computeP2.cpp:41) [157]  (1.94 ns)

 <State 13>: 5.2ns
The critical path consists of the following:
	'phi' operation ('i', computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:41) with incoming values : ('add_ln122_1', computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:41) [160]  (0 ns)
	'add' operation ('add_ln124_8', computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41) [168]  (1.94 ns)
	'getelementptr' operation ('temp_addr_4', computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41) [170]  (0 ns)
	'load' operation ('temp_load_4', computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41) on array 'temp', computeP2/c/computeP2.cpp:14 [171]  (3.25 ns)

 <State 14>: 5.2ns
The critical path consists of the following:
	'or' operation ('or_ln122_4', computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:41) [188]  (0 ns)
	'add' operation ('add_ln124_12', computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41) [190]  (1.94 ns)
	'getelementptr' operation ('temp_addr_6', computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41) [192]  (0 ns)
	'load' operation ('temp_load_6', computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:41) on array 'temp', computeP2/c/computeP2.cpp:14 [193]  (3.25 ns)

 <State 15>: 7.01ns
The critical path consists of the following:
	'call' operation ('trunc_ln126_4', computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:41) to 'remainder' [175]  (7.01 ns)

 <State 16>: 7.01ns
The critical path consists of the following:
	'call' operation ('trunc_ln126_6', computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:41) to 'remainder' [197]  (7.01 ns)

 <State 17>: 4.56ns
The critical path consists of the following:
	'call' operation ('trunc_ln126_6', computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:41) to 'remainder' [197]  (4.56 ns)

 <State 18>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln126', computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:41) of variable 'trunc_ln126_6', computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:41 on array 'temp', computeP2/c/computeP2.cpp:14 [198]  (3.25 ns)

 <State 19>: 5.57ns
The critical path consists of the following:
	'phi' operation ('empty_53') with incoming values : ('empty_54') [218]  (0 ns)
	'getelementptr' operation ('tempt_addr') [225]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'tempt', computeP2/c/computeP2.cpp:46 [226]  (3.25 ns)
	blocking operation 2.32 ns on control path)

 <State 20>: 1.82ns
The critical path consists of the following:
	'phi' operation ('i', computeP2/c/computeP2.cpp:48) with incoming values : ('add_ln48', computeP2/c/computeP2.cpp:48) [231]  (0 ns)
	'sub' operation ('empty_57', computeP2/c/computeP2.cpp:48) [243]  (1.82 ns)

 <State 21>: 5.67ns
The critical path consists of the following:
	'phi' operation ('j', computeP2/c/computeP2.cpp:52) with incoming values : ('add_ln52', computeP2/c/computeP2.cpp:52) [246]  (0 ns)
	'sub' operation ('sub_ln55_1', computeP2/c/computeP2.cpp:55) [264]  (0 ns)
	'add' operation ('add_ln55_1', computeP2/c/computeP2.cpp:55) [265]  (3.73 ns)
	'sub' operation ('sub_ln55_2', computeP2/c/computeP2.cpp:55) [270]  (1.94 ns)

 <State 22>: 5.2ns
The critical path consists of the following:
	'phi' operation ('loop_index') with incoming values : ('empty_59') [273]  (0 ns)
	'add' operation ('add_ptr584_sum', computeP2/c/computeP2.cpp:55) [280]  (1.94 ns)
	'getelementptr' operation ('temp_addr_8', computeP2/c/computeP2.cpp:55) [282]  (0 ns)
	'load' operation ('temp_load_8', computeP2/c/computeP2.cpp:55) on array 'temp', computeP2/c/computeP2.cpp:14 [283]  (3.25 ns)

 <State 23>: 6.51ns
The critical path consists of the following:
	'load' operation ('temp_load_8', computeP2/c/computeP2.cpp:55) on array 'temp', computeP2/c/computeP2.cpp:14 [283]  (3.25 ns)
	'store' operation ('store_ln55', computeP2/c/computeP2.cpp:55) of variable 'temp_load_8', computeP2/c/computeP2.cpp:55 on array 'tempt', computeP2/c/computeP2.cpp:46 [287]  (3.25 ns)

 <State 24>: 1.94ns
The critical path consists of the following:
	'phi' operation ('phi_mul', computeP2/c/computeP2.cpp:60) with incoming values : ('add_ln60_1', computeP2/c/computeP2.cpp:60) [297]  (0 ns)
	'add' operation ('add_ln60_1', computeP2/c/computeP2.cpp:60) [299]  (1.94 ns)

 <State 25>: 2.78ns
The critical path consists of the following:
	'phi' operation ('j', computeP2/c/computeP2.cpp:60) with incoming values : ('zext_ln60', computeP2/c/computeP2.cpp:60) ('add_ln64', computeP2/c/computeP2.cpp:64) [308]  (0 ns)
	'icmp' operation ('icmp_ln64', computeP2/c/computeP2.cpp:64) [309]  (2.78 ns)

 <State 26>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[315] ('mul_ln67', computeP2/c/computeP2.cpp:67) [315]  (2.15 ns)

 <State 27>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[315] ('mul_ln67', computeP2/c/computeP2.cpp:67) [315]  (2.15 ns)

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 4.56ns
The critical path consists of the following:
	'call' operation ('call_ln67', computeP2/c/computeP2.cpp:67) to 'linear_combination.1' [316]  (4.56 ns)

 <State 30>: 3.75ns
The critical path consists of the following:
	'phi' operation ('empty_63') with incoming values : ('empty_64') [322]  (0 ns)
	'getelementptr' operation ('vec_addr') [329]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'vec', computeP2/c/computeP2.cpp:70 [330]  (2.32 ns)
	blocking operation 1.43 ns on control path)

 <State 31>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v1_0_i', computeP2/c/computeP2.cpp:72) with incoming values : ('v1', computeP2/c/computeP2.cpp:72) ('sext_ln122', computeP2/c/computeP2.cpp:122->computeP2/c/computeP2.cpp:72) [337]  (1.59 ns)

 <State 32>: 3.52ns
The critical path consists of the following:
	'add' operation ('add_ln64', computeP2/c/computeP2.cpp:64) [389]  (3.52 ns)

 <State 33>: 4.24ns
The critical path consists of the following:
	'load' operation ('vec_load', computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72) on array 'vec', computeP2/c/computeP2.cpp:70 [348]  (2.32 ns)
	'add' operation ('tmp', computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72) [351]  (1.92 ns)

 <State 34>: 7.01ns
The critical path consists of the following:
	'call' operation ('trunc_ln126_8', computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:72) to 'remainder' [352]  (7.01 ns)

 <State 35>: 6.47ns
The critical path consists of the following:
	'call' operation ('trunc_ln126_8', computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:72) to 'remainder' [352]  (4.56 ns)
	'add' operation ('tmp', computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72) [361]  (1.92 ns)

 <State 36>: 7.01ns
The critical path consists of the following:
	'call' operation ('trunc_ln126_9', computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:72) to 'remainder' [362]  (7.01 ns)

 <State 37>: 6.47ns
The critical path consists of the following:
	'call' operation ('trunc_ln126_9', computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:72) to 'remainder' [362]  (4.56 ns)
	'add' operation ('tmp', computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72) [371]  (1.92 ns)

 <State 38>: 7.01ns
The critical path consists of the following:
	'call' operation ('trunc_ln126_s', computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:72) to 'remainder' [372]  (7.01 ns)

 <State 39>: 6.47ns
The critical path consists of the following:
	'call' operation ('trunc_ln126_s', computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:72) to 'remainder' [372]  (4.56 ns)
	'add' operation ('tmp', computeP2/c/computeP2.cpp:124->computeP2/c/computeP2.cpp:72) [381]  (1.92 ns)

 <State 40>: 7.01ns
The critical path consists of the following:
	'call' operation ('trunc_ln126_10', computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:72) to 'remainder' [382]  (7.01 ns)

 <State 41>: 4.56ns
The critical path consists of the following:
	'call' operation ('trunc_ln126_10', computeP2/c/computeP2.cpp:126->computeP2/c/computeP2.cpp:72) to 'remainder' [382]  (4.56 ns)

 <State 42>: 1.88ns
The critical path consists of the following:
	'phi' operation ('i', computeP2/c/computeP2.cpp:85) with incoming values : ('add_ln85', computeP2/c/computeP2.cpp:85) [396]  (0 ns)
	'icmp' operation ('icmp_ln85', computeP2/c/computeP2.cpp:85) [397]  (1.88 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
