
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (16 8)  (130 536)  (130 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 1)  (185 529)  (185 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (16 9)  (184 537)  (184 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_6_33

 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (1 3)  (313 530)  (313 530)  Enable bit of Mux _out_links/OutMux6_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_0
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (0 8)  (311 536)  (311 536)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_20
 (3 9)  (315 537)  (315 537)  IO control bit: BIOUP_IE_0

 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0



IO_Tile_8_33

 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (12 4)  (430 532)  (430 532)  routing T_8_33.lc_trk_g1_7 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (431 532)  (431 532)  routing T_8_33.lc_trk_g1_7 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (12 5)  (430 533)  (430 533)  routing T_8_33.lc_trk_g1_7 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (431 533)  (431 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (3 6)  (423 535)  (423 535)  IO control bit: BIOUP_IE_1

 (17 9)  (401 537)  (401 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (5 14)  (413 543)  (413 543)  routing T_8_33.span4_horz_r_7 <X> T_8_33.lc_trk_g1_7
 (7 14)  (415 543)  (415 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_7 lc_trk_g1_7
 (8 15)  (416 542)  (416 542)  routing T_8_33.span4_horz_r_7 <X> T_8_33.lc_trk_g1_7


IO_Tile_9_33

 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (14 0)  (528 528)  (528 528)  routing T_10_33.span4_horz_l_12 <X> T_10_33.span4_vert_1
 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0



IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (16 8)  (550 536)  (550 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (11 12)  (579 540)  (579 540)  routing T_11_33.span4_vert_19 <X> T_11_33.span4_horz_l_15
 (12 12)  (580 540)  (580 540)  routing T_11_33.span4_vert_19 <X> T_11_33.span4_horz_l_15
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0



IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0



IO_Tile_15_33

 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (14 4)  (852 532)  (852 532)  routing T_16_33.lc_trk_g1_6 <X> T_16_33.wire_gbuf/in
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (852 533)  (852 533)  routing T_16_33.lc_trk_g1_6 <X> T_16_33.wire_gbuf/in
 (15 5)  (853 533)  (853 533)  routing T_16_33.lc_trk_g1_6 <X> T_16_33.wire_gbuf/in
 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (3 6)  (843 535)  (843 535)  IO control bit: GIOUP1_IE_1

 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit
 (4 14)  (832 543)  (832 543)  routing T_16_33.span12_vert_6 <X> T_16_33.lc_trk_g1_6
 (4 15)  (832 542)  (832 542)  routing T_16_33.span12_vert_6 <X> T_16_33.lc_trk_g1_6
 (5 15)  (833 542)  (833 542)  routing T_16_33.span12_vert_6 <X> T_16_33.lc_trk_g1_6
 (7 15)  (835 542)  (835 542)  Enable bit of Mux _local_links/g1_mux_6 => span12_vert_6 lc_trk_g1_6


IO_Tile_17_33

 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0



IO_Tile_18_33

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0

 (13 13)  (963 541)  (963 541)  routing T_18_33.span4_vert_43 <X> T_18_33.span4_horz_r_3


IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0



IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (5 2)  (1053 531)  (1053 531)  routing T_20_33.span4_horz_r_11 <X> T_20_33.lc_trk_g0_3
 (7 2)  (1055 531)  (1055 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_11 lc_trk_g0_3
 (8 2)  (1056 531)  (1056 531)  routing T_20_33.span4_horz_r_11 <X> T_20_33.lc_trk_g0_3
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (12 4)  (1070 532)  (1070 532)  routing T_20_33.lc_trk_g1_7 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1071 532)  (1071 532)  routing T_20_33.lc_trk_g1_7 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (12 5)  (1070 533)  (1070 533)  routing T_20_33.lc_trk_g1_7 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (12 11)  (1070 538)  (1070 538)  routing T_20_33.lc_trk_g0_3 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (5 14)  (1053 543)  (1053 543)  routing T_20_33.span4_vert_31 <X> T_20_33.lc_trk_g1_7
 (6 14)  (1054 543)  (1054 543)  routing T_20_33.span4_vert_31 <X> T_20_33.lc_trk_g1_7
 (7 14)  (1055 543)  (1055 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_31 lc_trk_g1_7
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit
 (8 15)  (1056 542)  (1056 542)  routing T_20_33.span4_vert_31 <X> T_20_33.lc_trk_g1_7


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0



IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0

 (13 13)  (1233 541)  (1233 541)  routing T_23_33.span4_vert_19 <X> T_23_33.span4_horz_r_3
 (14 13)  (1234 541)  (1234 541)  routing T_23_33.span4_vert_19 <X> T_23_33.span4_horz_r_3


IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0



IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (13 4)  (1341 532)  (1341 532)  routing T_25_33.lc_trk_g0_6 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 532)  (1310 532)  IOB_0 IO Functioning bit
 (12 5)  (1340 533)  (1340 533)  routing T_25_33.lc_trk_g0_6 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (4 6)  (1322 535)  (1322 535)  routing T_25_33.span4_vert_6 <X> T_25_33.lc_trk_g0_6
 (6 7)  (1324 534)  (1324 534)  routing T_25_33.span4_vert_6 <X> T_25_33.lc_trk_g0_6
 (7 7)  (1325 534)  (1325 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_6 lc_trk_g0_6


IO_Tile_26_33

 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (4 4)  (1364 532)  (1364 532)  routing T_26_33.span4_horz_r_12 <X> T_26_33.lc_trk_g0_4
 (12 4)  (1382 532)  (1382 532)  routing T_26_33.lc_trk_g1_5 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1383 532)  (1383 532)  routing T_26_33.lc_trk_g1_5 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1352 532)  (1352 532)  IOB_0 IO Functioning bit
 (5 5)  (1365 533)  (1365 533)  routing T_26_33.span4_horz_r_12 <X> T_26_33.lc_trk_g0_4
 (7 5)  (1367 533)  (1367 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (13 5)  (1383 533)  (1383 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (3 6)  (1375 535)  (1375 535)  IO control bit: IOUP_IE_1

 (5 6)  (1365 535)  (1365 535)  routing T_26_33.span4_horz_r_15 <X> T_26_33.lc_trk_g0_7
 (7 6)  (1367 535)  (1367 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_15 lc_trk_g0_7
 (8 6)  (1368 535)  (1368 535)  routing T_26_33.span4_horz_r_15 <X> T_26_33.lc_trk_g0_7
 (17 9)  (1353 537)  (1353 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (10 10)  (1380 539)  (1380 539)  routing T_26_33.lc_trk_g0_4 <X> T_26_33.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1383 539)  (1383 539)  routing T_26_33.lc_trk_g0_7 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (11 11)  (1381 538)  (1381 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1382 538)  (1382 538)  routing T_26_33.lc_trk_g0_7 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (6 12)  (1366 540)  (1366 540)  routing T_26_33.span4_vert_5 <X> T_26_33.lc_trk_g1_5
 (7 12)  (1367 540)  (1367 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_5 lc_trk_g1_5
 (8 12)  (1368 540)  (1368 540)  routing T_26_33.span4_vert_5 <X> T_26_33.lc_trk_g1_5
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (17 14)  (1353 543)  (1353 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (6 0)  (1420 528)  (1420 528)  routing T_27_33.span12_vert_9 <X> T_27_33.lc_trk_g0_1
 (7 0)  (1421 528)  (1421 528)  Enable bit of Mux _local_links/g0_mux_1 => span12_vert_9 lc_trk_g0_1
 (11 0)  (1435 528)  (1435 528)  routing T_27_33.span4_vert_1 <X> T_27_33.span4_horz_l_12
 (12 0)  (1436 528)  (1436 528)  routing T_27_33.span4_vert_1 <X> T_27_33.span4_horz_l_12
 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (13 1)  (1437 529)  (1437 529)  routing T_27_33.span4_vert_1 <X> T_27_33.span4_horz_r_0
 (14 1)  (1438 529)  (1438 529)  routing T_27_33.span4_vert_1 <X> T_27_33.span4_horz_r_0
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1407 532)  (1407 532)  IOB_0 IO Functioning bit
 (11 5)  (1435 533)  (1435 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (5 14)  (1419 543)  (1419 543)  routing T_27_33.span12_vert_7 <X> T_27_33.lc_trk_g1_7
 (7 14)  (1421 543)  (1421 543)  Enable bit of Mux _local_links/g1_mux_7 => span12_vert_7 lc_trk_g1_7
 (8 14)  (1422 543)  (1422 543)  routing T_27_33.span12_vert_7 <X> T_27_33.lc_trk_g1_7
 (8 15)  (1422 542)  (1422 542)  routing T_27_33.span12_vert_7 <X> T_27_33.lc_trk_g1_7


IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (4 5)  (1472 533)  (1472 533)  routing T_28_33.span4_horz_r_4 <X> T_28_33.lc_trk_g0_4
 (5 5)  (1473 533)  (1473 533)  routing T_28_33.span4_horz_r_4 <X> T_28_33.lc_trk_g0_4
 (7 5)  (1475 533)  (1475 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (10 10)  (1488 539)  (1488 539)  routing T_28_33.lc_trk_g0_4 <X> T_28_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1490 539)  (1490 539)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1491 539)  (1491 539)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (11 11)  (1489 538)  (1489 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1490 538)  (1490 538)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (4 14)  (1472 543)  (1472 543)  routing T_28_33.span4_vert_14 <X> T_28_33.lc_trk_g1_6
 (17 14)  (1461 543)  (1461 543)  IOB_1 IO Functioning bit
 (4 15)  (1472 542)  (1472 542)  routing T_28_33.span4_vert_14 <X> T_28_33.lc_trk_g1_6
 (6 15)  (1474 542)  (1474 542)  routing T_28_33.span4_vert_14 <X> T_28_33.lc_trk_g1_6
 (7 15)  (1475 542)  (1475 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_14 lc_trk_g1_6


IO_Tile_29_33

 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0



IO_Tile_30_33

 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (3 6)  (1591 535)  (1591 535)  IO control bit: IOUP_IE_1

 (17 9)  (1569 537)  (1569 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit


IO_Tile_31_33

 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (17 5)  (1623 533)  (1623 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 6)  (1645 535)  (1645 535)  IO control bit: IOUP_IE_1

 (16 8)  (1622 536)  (1622 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (1645 537)  (1645 537)  IO control bit: IOUP_IE_0

 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit


IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



LogicTile_18_32

 (6 10)  (934 522)  (934 522)  routing T_18_32.sp4_v_b_3 <X> T_18_32.sp4_v_t_43
 (5 11)  (933 523)  (933 523)  routing T_18_32.sp4_v_b_3 <X> T_18_32.sp4_v_t_43


IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



LogicTile_3_31

 (3 0)  (129 496)  (129 496)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_v_b_0


LogicTile_11_31

 (3 0)  (549 496)  (549 496)  routing T_11_31.sp12_v_t_23 <X> T_11_31.sp12_v_b_0


LogicTile_18_31

 (19 3)  (947 499)  (947 499)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_20_31

 (9 11)  (1045 507)  (1045 507)  routing T_20_31.sp4_v_b_7 <X> T_20_31.sp4_v_t_42


LogicTile_31_31

 (3 0)  (1621 496)  (1621 496)  routing T_31_31.sp12_v_t_23 <X> T_31_31.sp12_v_b_0


LogicTile_32_31

 (3 0)  (1675 496)  (1675 496)  routing T_32_31.sp12_h_r_0 <X> T_32_31.sp12_v_b_0
 (3 1)  (1675 497)  (1675 497)  routing T_32_31.sp12_h_r_0 <X> T_32_31.sp12_v_b_0


IO_Tile_33_31

 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 497)  (1743 497)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (3 9)  (1729 505)  (1729 505)  IO control bit: IORIGHT_IE_0



IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (17 5)  (0 485)  (0 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 489)  (1 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 489)  (0 489)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit


LogicTile_2_30

 (2 12)  (74 492)  (74 492)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_5_30

 (13 12)  (247 492)  (247 492)  routing T_5_30.sp4_h_l_46 <X> T_5_30.sp4_v_b_11
 (12 13)  (246 493)  (246 493)  routing T_5_30.sp4_h_l_46 <X> T_5_30.sp4_v_b_11


LogicTile_6_30

 (6 0)  (294 480)  (294 480)  routing T_6_30.sp4_v_t_44 <X> T_6_30.sp4_v_b_0
 (3 1)  (291 481)  (291 481)  routing T_6_30.sp12_h_l_23 <X> T_6_30.sp12_v_b_0
 (5 1)  (293 481)  (293 481)  routing T_6_30.sp4_v_t_44 <X> T_6_30.sp4_v_b_0


LogicTile_10_30

 (3 1)  (495 481)  (495 481)  routing T_10_30.sp12_h_l_23 <X> T_10_30.sp12_v_b_0


LogicTile_11_30

 (4 10)  (550 490)  (550 490)  routing T_11_30.sp4_v_b_6 <X> T_11_30.sp4_v_t_43


LogicTile_14_30

 (3 12)  (711 492)  (711 492)  routing T_14_30.sp12_v_b_1 <X> T_14_30.sp12_h_r_1
 (3 13)  (711 493)  (711 493)  routing T_14_30.sp12_v_b_1 <X> T_14_30.sp12_h_r_1


LogicTile_18_30

 (3 0)  (931 480)  (931 480)  routing T_18_30.sp12_h_r_0 <X> T_18_30.sp12_v_b_0
 (3 1)  (931 481)  (931 481)  routing T_18_30.sp12_h_r_0 <X> T_18_30.sp12_v_b_0


LogicTile_23_30

 (4 10)  (1202 490)  (1202 490)  routing T_23_30.sp4_v_b_10 <X> T_23_30.sp4_v_t_43
 (6 10)  (1204 490)  (1204 490)  routing T_23_30.sp4_v_b_10 <X> T_23_30.sp4_v_t_43


RAM_Tile_25_30

 (2 14)  (1308 494)  (1308 494)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_28_30

 (6 6)  (1462 486)  (1462 486)  routing T_28_30.sp4_h_l_47 <X> T_28_30.sp4_v_t_38


LogicTile_30_30

 (3 2)  (1567 482)  (1567 482)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_h_l_23
 (3 3)  (1567 483)  (1567 483)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_h_l_23


IO_Tile_33_30

 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 486)  (1729 486)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 489)  (1742 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit


IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



LogicTile_10_29

 (8 5)  (500 469)  (500 469)  routing T_10_29.sp4_v_t_36 <X> T_10_29.sp4_v_b_4
 (10 5)  (502 469)  (502 469)  routing T_10_29.sp4_v_t_36 <X> T_10_29.sp4_v_b_4


LogicTile_11_29

 (19 6)  (565 470)  (565 470)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_22_29

 (12 4)  (1156 468)  (1156 468)  routing T_22_29.sp4_v_b_5 <X> T_22_29.sp4_h_r_5
 (11 5)  (1155 469)  (1155 469)  routing T_22_29.sp4_v_b_5 <X> T_22_29.sp4_h_r_5


RAM_Tile_25_29

 (4 10)  (1310 474)  (1310 474)  routing T_25_29.sp4_v_b_10 <X> T_25_29.sp4_v_t_43
 (6 10)  (1312 474)  (1312 474)  routing T_25_29.sp4_v_b_10 <X> T_25_29.sp4_v_t_43


LogicTile_26_29

 (12 7)  (1360 471)  (1360 471)  routing T_26_29.sp4_h_l_40 <X> T_26_29.sp4_v_t_40


LogicTile_27_29

 (9 3)  (1411 467)  (1411 467)  routing T_27_29.sp4_v_b_1 <X> T_27_29.sp4_v_t_36


LogicTile_31_29

 (3 0)  (1621 464)  (1621 464)  routing T_31_29.sp12_v_t_23 <X> T_31_29.sp12_v_b_0


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0



IO_Tile_0_28

 (1 0)  (16 448)  (16 448)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_24
 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 454)  (14 454)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 456)  (1 456)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 457)  (14 457)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit


LogicTile_2_28

 (4 0)  (76 448)  (76 448)  routing T_2_28.sp4_h_l_37 <X> T_2_28.sp4_v_b_0
 (3 1)  (75 449)  (75 449)  routing T_2_28.sp12_h_l_23 <X> T_2_28.sp12_v_b_0
 (5 1)  (77 449)  (77 449)  routing T_2_28.sp4_h_l_37 <X> T_2_28.sp4_v_b_0


LogicTile_22_28

 (19 5)  (1163 453)  (1163 453)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_28_28

 (3 0)  (1459 448)  (1459 448)  routing T_28_28.sp12_h_r_0 <X> T_28_28.sp12_v_b_0
 (3 1)  (1459 449)  (1459 449)  routing T_28_28.sp12_h_r_0 <X> T_28_28.sp12_v_b_0


IO_Tile_33_28

 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (17 2)  (1743 450)  (1743 450)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0



IO_Tile_0_27

 (1 0)  (16 432)  (16 432)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_24
 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 438)  (14 438)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (0 11)  (17 443)  (17 443)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_44
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit


LogicTile_1_27

 (5 0)  (23 432)  (23 432)  routing T_1_27.sp4_h_l_44 <X> T_1_27.sp4_h_r_0
 (4 1)  (22 433)  (22 433)  routing T_1_27.sp4_h_l_44 <X> T_1_27.sp4_h_r_0


LogicTile_2_27

 (11 9)  (83 441)  (83 441)  routing T_2_27.sp4_h_l_37 <X> T_2_27.sp4_h_r_8
 (13 9)  (85 441)  (85 441)  routing T_2_27.sp4_h_l_37 <X> T_2_27.sp4_h_r_8


LogicTile_5_27

 (4 8)  (238 440)  (238 440)  routing T_5_27.sp4_h_l_37 <X> T_5_27.sp4_v_b_6
 (6 8)  (240 440)  (240 440)  routing T_5_27.sp4_h_l_37 <X> T_5_27.sp4_v_b_6
 (5 9)  (239 441)  (239 441)  routing T_5_27.sp4_h_l_37 <X> T_5_27.sp4_v_b_6


LogicTile_6_27

 (13 8)  (301 440)  (301 440)  routing T_6_27.sp4_h_l_45 <X> T_6_27.sp4_v_b_8
 (12 9)  (300 441)  (300 441)  routing T_6_27.sp4_h_l_45 <X> T_6_27.sp4_v_b_8


RAM_Tile_8_27

 (3 0)  (399 432)  (399 432)  routing T_8_27.sp12_v_t_23 <X> T_8_27.sp12_v_b_0


LogicTile_20_27

 (9 11)  (1045 443)  (1045 443)  routing T_20_27.sp4_v_b_7 <X> T_20_27.sp4_v_t_42


LogicTile_26_27

 (3 0)  (1351 432)  (1351 432)  routing T_26_27.sp12_v_t_23 <X> T_26_27.sp12_v_b_0


LogicTile_30_27

 (3 0)  (1567 432)  (1567 432)  routing T_30_27.sp12_v_t_23 <X> T_30_27.sp12_v_b_0


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0



IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



LogicTile_5_26

 (9 9)  (243 425)  (243 425)  routing T_5_26.sp4_v_t_46 <X> T_5_26.sp4_v_b_7
 (10 9)  (244 425)  (244 425)  routing T_5_26.sp4_v_t_46 <X> T_5_26.sp4_v_b_7


LogicTile_6_26

 (5 0)  (293 416)  (293 416)  routing T_6_26.sp4_v_t_37 <X> T_6_26.sp4_h_r_0
 (8 0)  (296 416)  (296 416)  routing T_6_26.sp4_v_b_7 <X> T_6_26.sp4_h_r_1
 (9 0)  (297 416)  (297 416)  routing T_6_26.sp4_v_b_7 <X> T_6_26.sp4_h_r_1
 (10 0)  (298 416)  (298 416)  routing T_6_26.sp4_v_b_7 <X> T_6_26.sp4_h_r_1


LogicTile_9_26

 (17 12)  (455 428)  (455 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (456 429)  (456 429)  routing T_9_26.sp4_r_v_b_41 <X> T_9_26.lc_trk_g3_1
 (14 14)  (452 430)  (452 430)  routing T_9_26.sp4_h_r_36 <X> T_9_26.lc_trk_g3_4
 (15 14)  (453 430)  (453 430)  routing T_9_26.sp4_h_l_24 <X> T_9_26.lc_trk_g3_5
 (16 14)  (454 430)  (454 430)  routing T_9_26.sp4_h_l_24 <X> T_9_26.lc_trk_g3_5
 (17 14)  (455 430)  (455 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (456 430)  (456 430)  routing T_9_26.sp4_h_l_24 <X> T_9_26.lc_trk_g3_5
 (26 14)  (464 430)  (464 430)  routing T_9_26.lc_trk_g3_4 <X> T_9_26.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 430)  (465 430)  routing T_9_26.lc_trk_g3_1 <X> T_9_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 430)  (466 430)  routing T_9_26.lc_trk_g3_1 <X> T_9_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 430)  (467 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 430)  (469 430)  routing T_9_26.lc_trk_g3_5 <X> T_9_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 430)  (470 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 430)  (471 430)  routing T_9_26.lc_trk_g3_5 <X> T_9_26.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 430)  (472 430)  routing T_9_26.lc_trk_g3_5 <X> T_9_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 430)  (474 430)  LC_7 Logic Functioning bit
 (38 14)  (476 430)  (476 430)  LC_7 Logic Functioning bit
 (15 15)  (453 431)  (453 431)  routing T_9_26.sp4_h_r_36 <X> T_9_26.lc_trk_g3_4
 (16 15)  (454 431)  (454 431)  routing T_9_26.sp4_h_r_36 <X> T_9_26.lc_trk_g3_4
 (17 15)  (455 431)  (455 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (27 15)  (465 431)  (465 431)  routing T_9_26.lc_trk_g3_4 <X> T_9_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 431)  (466 431)  routing T_9_26.lc_trk_g3_4 <X> T_9_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 431)  (467 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (46 15)  (484 431)  (484 431)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_12_26

 (11 13)  (611 429)  (611 429)  routing T_12_26.sp4_h_l_38 <X> T_12_26.sp4_h_r_11
 (13 13)  (613 429)  (613 429)  routing T_12_26.sp4_h_l_38 <X> T_12_26.sp4_h_r_11


LogicTile_16_26

 (11 4)  (827 420)  (827 420)  routing T_16_26.sp4_h_l_46 <X> T_16_26.sp4_v_b_5
 (13 4)  (829 420)  (829 420)  routing T_16_26.sp4_h_l_46 <X> T_16_26.sp4_v_b_5
 (12 5)  (828 421)  (828 421)  routing T_16_26.sp4_h_l_46 <X> T_16_26.sp4_v_b_5


LogicTile_23_26

 (9 15)  (1207 431)  (1207 431)  routing T_23_26.sp4_v_b_2 <X> T_23_26.sp4_v_t_47
 (10 15)  (1208 431)  (1208 431)  routing T_23_26.sp4_v_b_2 <X> T_23_26.sp4_v_t_47


IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (2 1)  (15 401)  (15 401)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_32
 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (2 9)  (15 409)  (15 409)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_36
 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25

 (8 0)  (26 400)  (26 400)  routing T_1_25.sp4_h_l_36 <X> T_1_25.sp4_h_r_1


LogicTile_2_25

 (8 4)  (80 404)  (80 404)  routing T_2_25.sp4_h_l_45 <X> T_2_25.sp4_h_r_4
 (10 4)  (82 404)  (82 404)  routing T_2_25.sp4_h_l_45 <X> T_2_25.sp4_h_r_4


LogicTile_3_25



LogicTile_4_25



LogicTile_5_25

 (8 1)  (242 401)  (242 401)  routing T_5_25.sp4_h_l_36 <X> T_5_25.sp4_v_b_1
 (9 1)  (243 401)  (243 401)  routing T_5_25.sp4_h_l_36 <X> T_5_25.sp4_v_b_1


LogicTile_6_25

 (8 5)  (296 405)  (296 405)  routing T_6_25.sp4_h_l_41 <X> T_6_25.sp4_v_b_4
 (9 5)  (297 405)  (297 405)  routing T_6_25.sp4_h_l_41 <X> T_6_25.sp4_v_b_4


LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25

 (3 12)  (549 412)  (549 412)  routing T_11_25.sp12_v_b_1 <X> T_11_25.sp12_h_r_1
 (3 13)  (549 413)  (549 413)  routing T_11_25.sp12_v_b_1 <X> T_11_25.sp12_h_r_1


LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25

 (3 12)  (765 412)  (765 412)  routing T_15_25.sp12_v_b_1 <X> T_15_25.sp12_h_r_1
 (3 13)  (765 413)  (765 413)  routing T_15_25.sp12_v_b_1 <X> T_15_25.sp12_h_r_1


LogicTile_16_25

 (37 6)  (853 406)  (853 406)  LC_3 Logic Functioning bit
 (39 6)  (855 406)  (855 406)  LC_3 Logic Functioning bit
 (40 6)  (856 406)  (856 406)  LC_3 Logic Functioning bit
 (42 6)  (858 406)  (858 406)  LC_3 Logic Functioning bit
 (52 6)  (868 406)  (868 406)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (27 7)  (843 407)  (843 407)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 407)  (844 407)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 407)  (845 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (852 407)  (852 407)  LC_3 Logic Functioning bit
 (38 7)  (854 407)  (854 407)  LC_3 Logic Functioning bit
 (41 7)  (857 407)  (857 407)  LC_3 Logic Functioning bit
 (43 7)  (859 407)  (859 407)  LC_3 Logic Functioning bit
 (14 12)  (830 412)  (830 412)  routing T_16_25.sp12_v_b_0 <X> T_16_25.lc_trk_g3_0
 (14 13)  (830 413)  (830 413)  routing T_16_25.sp12_v_b_0 <X> T_16_25.lc_trk_g3_0
 (15 13)  (831 413)  (831 413)  routing T_16_25.sp12_v_b_0 <X> T_16_25.lc_trk_g3_0
 (17 13)  (833 413)  (833 413)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0


LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25

 (2 14)  (1146 414)  (1146 414)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_23_25

 (19 2)  (1217 402)  (1217 402)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_24_25

 (2 10)  (1254 410)  (1254 410)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


RAM_Tile_25_25

 (8 15)  (1314 415)  (1314 415)  routing T_25_25.sp4_h_l_47 <X> T_25_25.sp4_v_t_47


LogicTile_26_25



LogicTile_27_25

 (10 3)  (1412 403)  (1412 403)  routing T_27_25.sp4_h_l_45 <X> T_27_25.sp4_v_t_36
 (3 15)  (1405 415)  (1405 415)  routing T_27_25.sp12_h_l_22 <X> T_27_25.sp12_v_t_22


LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0



IO_Tile_0_24

 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0



LogicTile_1_24



LogicTile_2_24

 (13 5)  (85 389)  (85 389)  routing T_2_24.sp4_v_t_37 <X> T_2_24.sp4_h_r_5


LogicTile_3_24



LogicTile_4_24



LogicTile_5_24

 (27 2)  (261 386)  (261 386)  routing T_5_24.lc_trk_g3_1 <X> T_5_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 386)  (262 386)  routing T_5_24.lc_trk_g3_1 <X> T_5_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 386)  (263 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (265 386)  (265 386)  routing T_5_24.lc_trk_g3_7 <X> T_5_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 386)  (266 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 386)  (267 386)  routing T_5_24.lc_trk_g3_7 <X> T_5_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 386)  (268 386)  routing T_5_24.lc_trk_g3_7 <X> T_5_24.wire_logic_cluster/lc_1/in_3
 (40 2)  (274 386)  (274 386)  LC_1 Logic Functioning bit
 (27 3)  (261 387)  (261 387)  routing T_5_24.lc_trk_g3_0 <X> T_5_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 387)  (262 387)  routing T_5_24.lc_trk_g3_0 <X> T_5_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 387)  (263 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (265 387)  (265 387)  routing T_5_24.lc_trk_g3_7 <X> T_5_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (266 387)  (266 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (267 387)  (267 387)  routing T_5_24.lc_trk_g2_1 <X> T_5_24.input_2_1
 (22 4)  (256 388)  (256 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (257 388)  (257 388)  routing T_5_24.sp4_v_b_19 <X> T_5_24.lc_trk_g1_3
 (24 4)  (258 388)  (258 388)  routing T_5_24.sp4_v_b_19 <X> T_5_24.lc_trk_g1_3
 (26 4)  (260 388)  (260 388)  routing T_5_24.lc_trk_g1_5 <X> T_5_24.wire_logic_cluster/lc_2/in_0
 (27 4)  (261 388)  (261 388)  routing T_5_24.lc_trk_g1_4 <X> T_5_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 388)  (263 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 388)  (264 388)  routing T_5_24.lc_trk_g1_4 <X> T_5_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (266 388)  (266 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 388)  (267 388)  routing T_5_24.lc_trk_g2_3 <X> T_5_24.wire_logic_cluster/lc_2/in_3
 (46 4)  (280 388)  (280 388)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (284 388)  (284 388)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (285 388)  (285 388)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (27 5)  (261 389)  (261 389)  routing T_5_24.lc_trk_g1_5 <X> T_5_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 389)  (263 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 389)  (265 389)  routing T_5_24.lc_trk_g2_3 <X> T_5_24.wire_logic_cluster/lc_2/in_3
 (42 5)  (276 389)  (276 389)  LC_2 Logic Functioning bit
 (46 5)  (280 389)  (280 389)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (14 6)  (248 390)  (248 390)  routing T_5_24.sp4_v_t_1 <X> T_5_24.lc_trk_g1_4
 (17 6)  (251 390)  (251 390)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (252 390)  (252 390)  routing T_5_24.wire_logic_cluster/lc_5/out <X> T_5_24.lc_trk_g1_5
 (14 7)  (248 391)  (248 391)  routing T_5_24.sp4_v_t_1 <X> T_5_24.lc_trk_g1_4
 (16 7)  (250 391)  (250 391)  routing T_5_24.sp4_v_t_1 <X> T_5_24.lc_trk_g1_4
 (17 7)  (251 391)  (251 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (16 8)  (250 392)  (250 392)  routing T_5_24.sp4_v_t_12 <X> T_5_24.lc_trk_g2_1
 (17 8)  (251 392)  (251 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (252 392)  (252 392)  routing T_5_24.sp4_v_t_12 <X> T_5_24.lc_trk_g2_1
 (22 8)  (256 392)  (256 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (257 392)  (257 392)  routing T_5_24.sp4_v_t_30 <X> T_5_24.lc_trk_g2_3
 (24 8)  (258 392)  (258 392)  routing T_5_24.sp4_v_t_30 <X> T_5_24.lc_trk_g2_3
 (27 10)  (261 394)  (261 394)  routing T_5_24.lc_trk_g1_3 <X> T_5_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 394)  (263 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (265 394)  (265 394)  routing T_5_24.lc_trk_g3_5 <X> T_5_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 394)  (266 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 394)  (267 394)  routing T_5_24.lc_trk_g3_5 <X> T_5_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 394)  (268 394)  routing T_5_24.lc_trk_g3_5 <X> T_5_24.wire_logic_cluster/lc_5/in_3
 (26 11)  (260 395)  (260 395)  routing T_5_24.lc_trk_g3_2 <X> T_5_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (261 395)  (261 395)  routing T_5_24.lc_trk_g3_2 <X> T_5_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 395)  (262 395)  routing T_5_24.lc_trk_g3_2 <X> T_5_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 395)  (263 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 395)  (264 395)  routing T_5_24.lc_trk_g1_3 <X> T_5_24.wire_logic_cluster/lc_5/in_1
 (41 11)  (275 395)  (275 395)  LC_5 Logic Functioning bit
 (43 11)  (277 395)  (277 395)  LC_5 Logic Functioning bit
 (14 12)  (248 396)  (248 396)  routing T_5_24.sp4_h_r_40 <X> T_5_24.lc_trk_g3_0
 (17 12)  (251 396)  (251 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (259 396)  (259 396)  routing T_5_24.sp4_v_t_23 <X> T_5_24.lc_trk_g3_2
 (14 13)  (248 397)  (248 397)  routing T_5_24.sp4_h_r_40 <X> T_5_24.lc_trk_g3_0
 (15 13)  (249 397)  (249 397)  routing T_5_24.sp4_h_r_40 <X> T_5_24.lc_trk_g3_0
 (16 13)  (250 397)  (250 397)  routing T_5_24.sp4_h_r_40 <X> T_5_24.lc_trk_g3_0
 (17 13)  (251 397)  (251 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (256 397)  (256 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (257 397)  (257 397)  routing T_5_24.sp4_v_t_23 <X> T_5_24.lc_trk_g3_2
 (25 13)  (259 397)  (259 397)  routing T_5_24.sp4_v_t_23 <X> T_5_24.lc_trk_g3_2
 (17 14)  (251 398)  (251 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (255 398)  (255 398)  routing T_5_24.sp4_v_t_18 <X> T_5_24.lc_trk_g3_7
 (22 14)  (256 398)  (256 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (257 398)  (257 398)  routing T_5_24.sp4_v_t_18 <X> T_5_24.lc_trk_g3_7
 (27 14)  (261 398)  (261 398)  routing T_5_24.lc_trk_g3_1 <X> T_5_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (262 398)  (262 398)  routing T_5_24.lc_trk_g3_1 <X> T_5_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 398)  (263 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (265 398)  (265 398)  routing T_5_24.lc_trk_g3_7 <X> T_5_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 398)  (266 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 398)  (267 398)  routing T_5_24.lc_trk_g3_7 <X> T_5_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (268 398)  (268 398)  routing T_5_24.lc_trk_g3_7 <X> T_5_24.wire_logic_cluster/lc_7/in_3
 (35 14)  (269 398)  (269 398)  routing T_5_24.lc_trk_g1_4 <X> T_5_24.input_2_7
 (36 14)  (270 398)  (270 398)  LC_7 Logic Functioning bit
 (53 14)  (287 398)  (287 398)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (18 15)  (252 399)  (252 399)  routing T_5_24.sp4_r_v_b_45 <X> T_5_24.lc_trk_g3_5
 (26 15)  (260 399)  (260 399)  routing T_5_24.lc_trk_g2_3 <X> T_5_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (262 399)  (262 399)  routing T_5_24.lc_trk_g2_3 <X> T_5_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 399)  (263 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (265 399)  (265 399)  routing T_5_24.lc_trk_g3_7 <X> T_5_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (266 399)  (266 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (268 399)  (268 399)  routing T_5_24.lc_trk_g1_4 <X> T_5_24.input_2_7


LogicTile_6_24

 (13 4)  (301 388)  (301 388)  routing T_6_24.sp4_h_l_40 <X> T_6_24.sp4_v_b_5
 (12 5)  (300 389)  (300 389)  routing T_6_24.sp4_h_l_40 <X> T_6_24.sp4_v_b_5


LogicTile_7_24



RAM_Tile_8_24

 (4 12)  (400 396)  (400 396)  routing T_8_24.sp4_h_l_44 <X> T_8_24.sp4_v_b_9
 (5 13)  (401 397)  (401 397)  routing T_8_24.sp4_h_l_44 <X> T_8_24.sp4_v_b_9


LogicTile_9_24

 (8 5)  (446 389)  (446 389)  routing T_9_24.sp4_h_l_41 <X> T_9_24.sp4_v_b_4
 (9 5)  (447 389)  (447 389)  routing T_9_24.sp4_h_l_41 <X> T_9_24.sp4_v_b_4


LogicTile_10_24



LogicTile_11_24

 (3 6)  (549 390)  (549 390)  routing T_11_24.sp12_v_b_0 <X> T_11_24.sp12_v_t_23
 (7 14)  (553 398)  (553 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_12_24

 (7 14)  (607 398)  (607 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_13_24

 (7 14)  (661 398)  (661 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_14_24



LogicTile_15_24

 (3 4)  (765 388)  (765 388)  routing T_15_24.sp12_v_b_0 <X> T_15_24.sp12_h_r_0
 (3 5)  (765 389)  (765 389)  routing T_15_24.sp12_v_b_0 <X> T_15_24.sp12_h_r_0


LogicTile_16_24



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24

 (3 7)  (1405 391)  (1405 391)  routing T_27_24.sp12_h_l_23 <X> T_27_24.sp12_v_t_23


LogicTile_28_24

 (7 12)  (1463 396)  (1463 396)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0



LogicTile_4_23

 (3 0)  (183 368)  (183 368)  routing T_4_23.sp12_v_t_23 <X> T_4_23.sp12_v_b_0
 (3 4)  (183 372)  (183 372)  routing T_4_23.sp12_v_t_23 <X> T_4_23.sp12_h_r_0


LogicTile_5_23

 (26 8)  (260 376)  (260 376)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (261 376)  (261 376)  routing T_5_23.lc_trk_g3_4 <X> T_5_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 376)  (262 376)  routing T_5_23.lc_trk_g3_4 <X> T_5_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 376)  (263 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 376)  (264 376)  routing T_5_23.lc_trk_g3_4 <X> T_5_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (266 376)  (266 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 376)  (267 376)  routing T_5_23.lc_trk_g3_0 <X> T_5_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 376)  (268 376)  routing T_5_23.lc_trk_g3_0 <X> T_5_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (269 376)  (269 376)  routing T_5_23.lc_trk_g3_5 <X> T_5_23.input_2_4
 (36 8)  (270 376)  (270 376)  LC_4 Logic Functioning bit
 (47 8)  (281 376)  (281 376)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (260 377)  (260 377)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (261 377)  (261 377)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 377)  (262 377)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 377)  (263 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (266 377)  (266 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (267 377)  (267 377)  routing T_5_23.lc_trk_g3_5 <X> T_5_23.input_2_4
 (34 9)  (268 377)  (268 377)  routing T_5_23.lc_trk_g3_5 <X> T_5_23.input_2_4
 (17 13)  (251 381)  (251 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (14 14)  (248 382)  (248 382)  routing T_5_23.sp4_v_b_36 <X> T_5_23.lc_trk_g3_4
 (15 14)  (249 382)  (249 382)  routing T_5_23.sp4_h_r_45 <X> T_5_23.lc_trk_g3_5
 (16 14)  (250 382)  (250 382)  routing T_5_23.sp4_h_r_45 <X> T_5_23.lc_trk_g3_5
 (17 14)  (251 382)  (251 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (252 382)  (252 382)  routing T_5_23.sp4_h_r_45 <X> T_5_23.lc_trk_g3_5
 (22 14)  (256 382)  (256 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (257 382)  (257 382)  routing T_5_23.sp4_v_b_47 <X> T_5_23.lc_trk_g3_7
 (24 14)  (258 382)  (258 382)  routing T_5_23.sp4_v_b_47 <X> T_5_23.lc_trk_g3_7
 (14 15)  (248 383)  (248 383)  routing T_5_23.sp4_v_b_36 <X> T_5_23.lc_trk_g3_4
 (16 15)  (250 383)  (250 383)  routing T_5_23.sp4_v_b_36 <X> T_5_23.lc_trk_g3_4
 (17 15)  (251 383)  (251 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (252 383)  (252 383)  routing T_5_23.sp4_h_r_45 <X> T_5_23.lc_trk_g3_5


LogicTile_6_23

 (12 10)  (300 378)  (300 378)  routing T_6_23.sp4_v_t_45 <X> T_6_23.sp4_h_l_45
 (11 11)  (299 379)  (299 379)  routing T_6_23.sp4_v_t_45 <X> T_6_23.sp4_h_l_45


LogicTile_10_23

 (2 4)  (494 372)  (494 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_13_23

 (8 1)  (662 369)  (662 369)  routing T_13_23.sp4_h_l_42 <X> T_13_23.sp4_v_b_1
 (9 1)  (663 369)  (663 369)  routing T_13_23.sp4_h_l_42 <X> T_13_23.sp4_v_b_1
 (10 1)  (664 369)  (664 369)  routing T_13_23.sp4_h_l_42 <X> T_13_23.sp4_v_b_1
 (2 8)  (656 376)  (656 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_16_23

 (4 12)  (820 380)  (820 380)  routing T_16_23.sp4_h_l_44 <X> T_16_23.sp4_v_b_9
 (5 13)  (821 381)  (821 381)  routing T_16_23.sp4_h_l_44 <X> T_16_23.sp4_v_b_9


LogicTile_20_23

 (8 11)  (1044 379)  (1044 379)  routing T_20_23.sp4_v_b_4 <X> T_20_23.sp4_v_t_42
 (10 11)  (1046 379)  (1046 379)  routing T_20_23.sp4_v_b_4 <X> T_20_23.sp4_v_t_42


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0



IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (0 3)  (17 355)  (17 355)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (2 9)  (15 361)  (15 361)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_36
 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_1_22

 (8 0)  (26 352)  (26 352)  routing T_1_22.sp4_h_l_36 <X> T_1_22.sp4_h_r_1
 (11 5)  (29 357)  (29 357)  routing T_1_22.sp4_h_l_40 <X> T_1_22.sp4_h_r_5


LogicTile_5_22

 (8 3)  (242 355)  (242 355)  routing T_5_22.sp4_h_l_36 <X> T_5_22.sp4_v_t_36
 (10 15)  (244 367)  (244 367)  routing T_5_22.sp4_h_l_40 <X> T_5_22.sp4_v_t_47


LogicTile_16_22

 (9 1)  (825 353)  (825 353)  routing T_16_22.sp4_v_t_40 <X> T_16_22.sp4_v_b_1
 (10 1)  (826 353)  (826 353)  routing T_16_22.sp4_v_t_40 <X> T_16_22.sp4_v_b_1


IO_Tile_33_22

 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_4_21

 (3 4)  (183 340)  (183 340)  routing T_4_21.sp12_v_t_23 <X> T_4_21.sp12_h_r_0


LogicTile_5_21

 (4 10)  (238 346)  (238 346)  routing T_5_21.sp4_h_r_0 <X> T_5_21.sp4_v_t_43
 (6 10)  (240 346)  (240 346)  routing T_5_21.sp4_h_r_0 <X> T_5_21.sp4_v_t_43
 (5 11)  (239 347)  (239 347)  routing T_5_21.sp4_h_r_0 <X> T_5_21.sp4_v_t_43


LogicTile_6_21

 (19 15)  (307 351)  (307 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_8_21

 (2 0)  (398 336)  (398 336)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_r_16


LogicTile_9_21

 (6 3)  (444 339)  (444 339)  routing T_9_21.sp4_h_r_0 <X> T_9_21.sp4_h_l_37
 (4 12)  (442 348)  (442 348)  routing T_9_21.sp4_h_l_38 <X> T_9_21.sp4_v_b_9
 (6 12)  (444 348)  (444 348)  routing T_9_21.sp4_h_l_38 <X> T_9_21.sp4_v_b_9
 (5 13)  (443 349)  (443 349)  routing T_9_21.sp4_h_l_38 <X> T_9_21.sp4_v_b_9


LogicTile_11_21

 (11 12)  (557 348)  (557 348)  routing T_11_21.sp4_h_l_40 <X> T_11_21.sp4_v_b_11
 (13 12)  (559 348)  (559 348)  routing T_11_21.sp4_h_l_40 <X> T_11_21.sp4_v_b_11
 (12 13)  (558 349)  (558 349)  routing T_11_21.sp4_h_l_40 <X> T_11_21.sp4_v_b_11


LogicTile_13_21

 (5 2)  (659 338)  (659 338)  routing T_13_21.sp4_v_b_0 <X> T_13_21.sp4_h_l_37


LogicTile_18_21

 (19 8)  (947 344)  (947 344)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (3 14)  (931 350)  (931 350)  routing T_18_21.sp12_v_b_1 <X> T_18_21.sp12_v_t_22


LogicTile_29_21

 (12 0)  (1522 336)  (1522 336)  routing T_29_21.sp4_v_b_8 <X> T_29_21.sp4_h_r_2
 (11 1)  (1521 337)  (1521 337)  routing T_29_21.sp4_v_b_8 <X> T_29_21.sp4_h_r_2
 (13 1)  (1523 337)  (1523 337)  routing T_29_21.sp4_v_b_8 <X> T_29_21.sp4_h_r_2


IO_Tile_33_21

 (16 0)  (1742 336)  (1742 336)  IOB_0 IO Functioning bit
 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (12 4)  (1738 340)  (1738 340)  routing T_33_21.lc_trk_g1_7 <X> T_33_21.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 340)  (1739 340)  routing T_33_21.lc_trk_g1_7 <X> T_33_21.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 340)  (1742 340)  IOB_0 IO Functioning bit
 (12 5)  (1738 341)  (1738 341)  routing T_33_21.lc_trk_g1_7 <X> T_33_21.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 341)  (1739 341)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (5 14)  (1731 350)  (1731 350)  routing T_33_21.span4_horz_39 <X> T_33_21.lc_trk_g1_7
 (6 14)  (1732 350)  (1732 350)  routing T_33_21.span4_horz_39 <X> T_33_21.lc_trk_g1_7
 (7 14)  (1733 350)  (1733 350)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_39 lc_trk_g1_7
 (8 14)  (1734 350)  (1734 350)  routing T_33_21.span4_horz_39 <X> T_33_21.lc_trk_g1_7


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 322)  (0 322)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 329)  (1 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_4_20

 (2 8)  (182 328)  (182 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_6_20

 (2 8)  (290 328)  (290 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (2 12)  (290 332)  (290 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_7_20

 (4 4)  (346 324)  (346 324)  routing T_7_20.sp4_h_l_44 <X> T_7_20.sp4_v_b_3
 (6 4)  (348 324)  (348 324)  routing T_7_20.sp4_h_l_44 <X> T_7_20.sp4_v_b_3
 (5 5)  (347 325)  (347 325)  routing T_7_20.sp4_h_l_44 <X> T_7_20.sp4_v_b_3


RAM_Tile_8_20

 (11 4)  (407 324)  (407 324)  routing T_8_20.sp4_v_t_44 <X> T_8_20.sp4_v_b_5
 (13 4)  (409 324)  (409 324)  routing T_8_20.sp4_v_t_44 <X> T_8_20.sp4_v_b_5
 (2 12)  (398 332)  (398 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_9_20

 (4 4)  (442 324)  (442 324)  routing T_9_20.sp4_h_l_44 <X> T_9_20.sp4_v_b_3
 (6 4)  (444 324)  (444 324)  routing T_9_20.sp4_h_l_44 <X> T_9_20.sp4_v_b_3
 (5 5)  (443 325)  (443 325)  routing T_9_20.sp4_h_l_44 <X> T_9_20.sp4_v_b_3
 (8 9)  (446 329)  (446 329)  routing T_9_20.sp4_v_t_41 <X> T_9_20.sp4_v_b_7
 (10 9)  (448 329)  (448 329)  routing T_9_20.sp4_v_t_41 <X> T_9_20.sp4_v_b_7
 (13 12)  (451 332)  (451 332)  routing T_9_20.sp4_h_l_46 <X> T_9_20.sp4_v_b_11
 (12 13)  (450 333)  (450 333)  routing T_9_20.sp4_h_l_46 <X> T_9_20.sp4_v_b_11


LogicTile_10_20

 (3 12)  (495 332)  (495 332)  routing T_10_20.sp12_v_b_1 <X> T_10_20.sp12_h_r_1
 (3 13)  (495 333)  (495 333)  routing T_10_20.sp12_v_b_1 <X> T_10_20.sp12_h_r_1


LogicTile_11_20

 (13 12)  (559 332)  (559 332)  routing T_11_20.sp4_h_l_46 <X> T_11_20.sp4_v_b_11
 (12 13)  (558 333)  (558 333)  routing T_11_20.sp4_h_l_46 <X> T_11_20.sp4_v_b_11


LogicTile_22_20

 (3 15)  (1147 335)  (1147 335)  routing T_22_20.sp12_h_l_22 <X> T_22_20.sp12_v_t_22


LogicTile_28_20

 (17 3)  (1473 323)  (1473 323)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (26 4)  (1482 324)  (1482 324)  routing T_28_20.lc_trk_g0_4 <X> T_28_20.wire_logic_cluster/lc_2/in_0
 (28 4)  (1484 324)  (1484 324)  routing T_28_20.lc_trk_g2_1 <X> T_28_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1485 324)  (1485 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1488 324)  (1488 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1489 324)  (1489 324)  routing T_28_20.lc_trk_g3_0 <X> T_28_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (1490 324)  (1490 324)  routing T_28_20.lc_trk_g3_0 <X> T_28_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (1492 324)  (1492 324)  LC_2 Logic Functioning bit
 (38 4)  (1494 324)  (1494 324)  LC_2 Logic Functioning bit
 (41 4)  (1497 324)  (1497 324)  LC_2 Logic Functioning bit
 (43 4)  (1499 324)  (1499 324)  LC_2 Logic Functioning bit
 (53 4)  (1509 324)  (1509 324)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (29 5)  (1485 325)  (1485 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (1493 325)  (1493 325)  LC_2 Logic Functioning bit
 (39 5)  (1495 325)  (1495 325)  LC_2 Logic Functioning bit
 (41 5)  (1497 325)  (1497 325)  LC_2 Logic Functioning bit
 (43 5)  (1499 325)  (1499 325)  LC_2 Logic Functioning bit
 (1 6)  (1457 326)  (1457 326)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_5 glb2local_0
 (0 7)  (1456 327)  (1456 327)  routing T_28_20.glb_netwk_5 <X> T_28_20.glb2local_0
 (1 7)  (1457 327)  (1457 327)  routing T_28_20.glb_netwk_5 <X> T_28_20.glb2local_0
 (17 8)  (1473 328)  (1473 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (14 13)  (1470 333)  (1470 333)  routing T_28_20.sp12_v_b_16 <X> T_28_20.lc_trk_g3_0
 (16 13)  (1472 333)  (1472 333)  routing T_28_20.sp12_v_b_16 <X> T_28_20.lc_trk_g3_0
 (17 13)  (1473 333)  (1473 333)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0



IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0



LogicTile_3_19

 (3 4)  (129 308)  (129 308)  routing T_3_19.sp12_v_t_23 <X> T_3_19.sp12_h_r_0


LogicTile_7_19

 (2 0)  (344 304)  (344 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_9_19

 (2 4)  (440 308)  (440 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_10_19

 (13 4)  (505 308)  (505 308)  routing T_10_19.sp4_h_l_40 <X> T_10_19.sp4_v_b_5
 (12 5)  (504 309)  (504 309)  routing T_10_19.sp4_h_l_40 <X> T_10_19.sp4_v_b_5
 (19 10)  (511 314)  (511 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (11 12)  (503 316)  (503 316)  routing T_10_19.sp4_h_l_40 <X> T_10_19.sp4_v_b_11
 (13 12)  (505 316)  (505 316)  routing T_10_19.sp4_h_l_40 <X> T_10_19.sp4_v_b_11
 (12 13)  (504 317)  (504 317)  routing T_10_19.sp4_h_l_40 <X> T_10_19.sp4_v_b_11


LogicTile_11_19

 (3 4)  (549 308)  (549 308)  routing T_11_19.sp12_v_t_23 <X> T_11_19.sp12_h_r_0
 (2 8)  (548 312)  (548 312)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_12_19

 (5 5)  (605 309)  (605 309)  routing T_12_19.sp4_h_r_3 <X> T_12_19.sp4_v_b_3
 (8 9)  (608 313)  (608 313)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_7
 (9 9)  (609 313)  (609 313)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_7


LogicTile_13_19

 (8 5)  (662 309)  (662 309)  routing T_13_19.sp4_v_t_36 <X> T_13_19.sp4_v_b_4
 (10 5)  (664 309)  (664 309)  routing T_13_19.sp4_v_t_36 <X> T_13_19.sp4_v_b_4
 (19 15)  (673 319)  (673 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_14_19

 (11 0)  (719 304)  (719 304)  routing T_14_19.sp4_h_r_9 <X> T_14_19.sp4_v_b_2
 (4 4)  (712 308)  (712 308)  routing T_14_19.sp4_h_l_44 <X> T_14_19.sp4_v_b_3
 (6 4)  (714 308)  (714 308)  routing T_14_19.sp4_h_l_44 <X> T_14_19.sp4_v_b_3
 (5 5)  (713 309)  (713 309)  routing T_14_19.sp4_h_l_44 <X> T_14_19.sp4_v_b_3
 (4 12)  (712 316)  (712 316)  routing T_14_19.sp4_h_l_44 <X> T_14_19.sp4_v_b_9
 (5 13)  (713 317)  (713 317)  routing T_14_19.sp4_h_l_44 <X> T_14_19.sp4_v_b_9


LogicTile_16_19

 (6 0)  (822 304)  (822 304)  routing T_16_19.sp4_v_t_44 <X> T_16_19.sp4_v_b_0
 (5 1)  (821 305)  (821 305)  routing T_16_19.sp4_v_t_44 <X> T_16_19.sp4_v_b_0


LogicTile_18_19

 (4 15)  (932 319)  (932 319)  routing T_18_19.sp4_h_r_1 <X> T_18_19.sp4_h_l_44
 (6 15)  (934 319)  (934 319)  routing T_18_19.sp4_h_r_1 <X> T_18_19.sp4_h_l_44


LogicTile_19_19

 (19 13)  (1001 317)  (1001 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_20_19

 (9 7)  (1045 311)  (1045 311)  routing T_20_19.sp4_v_b_8 <X> T_20_19.sp4_v_t_41
 (10 7)  (1046 311)  (1046 311)  routing T_20_19.sp4_v_b_8 <X> T_20_19.sp4_v_t_41


LogicTile_21_19

 (11 8)  (1101 312)  (1101 312)  routing T_21_19.sp4_h_r_3 <X> T_21_19.sp4_v_b_8


LogicTile_22_19

 (19 15)  (1163 319)  (1163 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_26_19

 (3 12)  (1351 316)  (1351 316)  routing T_26_19.sp12_v_b_1 <X> T_26_19.sp12_h_r_1
 (3 13)  (1351 317)  (1351 317)  routing T_26_19.sp12_v_b_1 <X> T_26_19.sp12_h_r_1


LogicTile_31_19

 (3 2)  (1621 306)  (1621 306)  routing T_31_19.sp12_v_t_23 <X> T_31_19.sp12_h_l_23


LogicTile_32_19

 (3 2)  (1675 306)  (1675 306)  routing T_32_19.sp12_v_t_23 <X> T_32_19.sp12_h_l_23


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (6 4)  (1732 308)  (1732 308)  routing T_33_19.span12_horz_13 <X> T_33_19.lc_trk_g0_5
 (7 4)  (1733 308)  (1733 308)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_13 lc_trk_g0_5
 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0

 (13 10)  (1739 314)  (1739 314)  routing T_33_19.lc_trk_g0_5 <X> T_33_19.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 314)  (1742 314)  IOB_1 IO Functioning bit
 (13 11)  (1739 315)  (1739 315)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit
 (16 14)  (1742 318)  (1742 318)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 289)  (0 289)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 296)  (1 296)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 297)  (1 297)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_2_18

 (3 5)  (75 293)  (75 293)  routing T_2_18.sp12_h_l_23 <X> T_2_18.sp12_h_r_0


LogicTile_4_18

 (2 0)  (182 288)  (182 288)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_6_18

 (2 4)  (290 292)  (290 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 4)  (291 292)  (291 292)  routing T_6_18.sp12_v_t_23 <X> T_6_18.sp12_h_r_0
 (2 8)  (290 296)  (290 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_7_18

 (8 0)  (350 288)  (350 288)  routing T_7_18.sp4_h_l_40 <X> T_7_18.sp4_h_r_1
 (10 0)  (352 288)  (352 288)  routing T_7_18.sp4_h_l_40 <X> T_7_18.sp4_h_r_1


RAM_Tile_8_18

 (2 12)  (398 300)  (398 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_9_18

 (27 6)  (465 294)  (465 294)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 294)  (466 294)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 294)  (467 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 294)  (468 294)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (469 294)  (469 294)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 294)  (470 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 294)  (471 294)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 294)  (474 294)  LC_3 Logic Functioning bit
 (38 6)  (476 294)  (476 294)  LC_3 Logic Functioning bit
 (52 6)  (490 294)  (490 294)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (27 7)  (465 295)  (465 295)  routing T_9_18.lc_trk_g3_0 <X> T_9_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 295)  (466 295)  routing T_9_18.lc_trk_g3_0 <X> T_9_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 295)  (467 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 295)  (468 295)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (37 7)  (475 295)  (475 295)  LC_3 Logic Functioning bit
 (39 7)  (477 295)  (477 295)  LC_3 Logic Functioning bit
 (40 7)  (478 295)  (478 295)  LC_3 Logic Functioning bit
 (42 7)  (480 295)  (480 295)  LC_3 Logic Functioning bit
 (8 9)  (446 297)  (446 297)  routing T_9_18.sp4_h_l_42 <X> T_9_18.sp4_v_b_7
 (9 9)  (447 297)  (447 297)  routing T_9_18.sp4_h_l_42 <X> T_9_18.sp4_v_b_7
 (15 11)  (453 299)  (453 299)  routing T_9_18.sp4_v_t_33 <X> T_9_18.lc_trk_g2_4
 (16 11)  (454 299)  (454 299)  routing T_9_18.sp4_v_t_33 <X> T_9_18.lc_trk_g2_4
 (17 11)  (455 299)  (455 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (4 12)  (442 300)  (442 300)  routing T_9_18.sp4_h_l_44 <X> T_9_18.sp4_v_b_9
 (5 13)  (443 301)  (443 301)  routing T_9_18.sp4_h_l_44 <X> T_9_18.sp4_v_b_9
 (17 13)  (455 301)  (455 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 14)  (459 302)  (459 302)  routing T_9_18.sp4_v_t_26 <X> T_9_18.lc_trk_g3_7
 (22 14)  (460 302)  (460 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (461 302)  (461 302)  routing T_9_18.sp4_v_t_26 <X> T_9_18.lc_trk_g3_7
 (21 15)  (459 303)  (459 303)  routing T_9_18.sp4_v_t_26 <X> T_9_18.lc_trk_g3_7


LogicTile_10_18

 (3 1)  (495 289)  (495 289)  routing T_10_18.sp12_h_l_23 <X> T_10_18.sp12_v_b_0
 (16 5)  (508 293)  (508 293)  routing T_10_18.sp12_h_r_8 <X> T_10_18.lc_trk_g1_0
 (17 5)  (509 293)  (509 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (15 6)  (507 294)  (507 294)  routing T_10_18.bot_op_5 <X> T_10_18.lc_trk_g1_5
 (17 6)  (509 294)  (509 294)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (26 8)  (518 296)  (518 296)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (520 296)  (520 296)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 296)  (521 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 296)  (522 296)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 296)  (524 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 296)  (526 296)  routing T_10_18.lc_trk_g1_0 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 296)  (527 296)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.input_2_4
 (40 8)  (532 296)  (532 296)  LC_4 Logic Functioning bit
 (46 8)  (538 296)  (538 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (539 296)  (539 296)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (52 8)  (544 296)  (544 296)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (28 9)  (520 297)  (520 297)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 297)  (521 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 297)  (522 297)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (524 297)  (524 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (525 297)  (525 297)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.input_2_4
 (34 9)  (526 297)  (526 297)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.input_2_4
 (35 9)  (527 297)  (527 297)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.input_2_4
 (52 9)  (544 297)  (544 297)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (22 10)  (514 298)  (514 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (14 11)  (506 299)  (506 299)  routing T_10_18.sp12_v_b_20 <X> T_10_18.lc_trk_g2_4
 (16 11)  (508 299)  (508 299)  routing T_10_18.sp12_v_b_20 <X> T_10_18.lc_trk_g2_4
 (17 11)  (509 299)  (509 299)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (21 11)  (513 299)  (513 299)  routing T_10_18.sp4_r_v_b_39 <X> T_10_18.lc_trk_g2_7
 (2 12)  (494 300)  (494 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (22 14)  (514 302)  (514 302)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (515 302)  (515 302)  routing T_10_18.sp12_v_b_23 <X> T_10_18.lc_trk_g3_7
 (31 14)  (523 302)  (523 302)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 302)  (524 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 302)  (526 302)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 302)  (528 302)  LC_7 Logic Functioning bit
 (38 14)  (530 302)  (530 302)  LC_7 Logic Functioning bit
 (52 14)  (544 302)  (544 302)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (21 15)  (513 303)  (513 303)  routing T_10_18.sp12_v_b_23 <X> T_10_18.lc_trk_g3_7
 (27 15)  (519 303)  (519 303)  routing T_10_18.lc_trk_g1_0 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 303)  (521 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (37 15)  (529 303)  (529 303)  LC_7 Logic Functioning bit
 (39 15)  (531 303)  (531 303)  LC_7 Logic Functioning bit


LogicTile_11_18

 (8 1)  (554 289)  (554 289)  routing T_11_18.sp4_h_l_36 <X> T_11_18.sp4_v_b_1
 (9 1)  (555 289)  (555 289)  routing T_11_18.sp4_h_l_36 <X> T_11_18.sp4_v_b_1
 (14 2)  (560 290)  (560 290)  routing T_11_18.lft_op_4 <X> T_11_18.lc_trk_g0_4
 (15 3)  (561 291)  (561 291)  routing T_11_18.lft_op_4 <X> T_11_18.lc_trk_g0_4
 (17 3)  (563 291)  (563 291)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 4)  (568 292)  (568 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (569 292)  (569 292)  routing T_11_18.sp12_h_l_16 <X> T_11_18.lc_trk_g1_3
 (15 5)  (561 293)  (561 293)  routing T_11_18.sp4_v_t_5 <X> T_11_18.lc_trk_g1_0
 (16 5)  (562 293)  (562 293)  routing T_11_18.sp4_v_t_5 <X> T_11_18.lc_trk_g1_0
 (17 5)  (563 293)  (563 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (567 293)  (567 293)  routing T_11_18.sp12_h_l_16 <X> T_11_18.lc_trk_g1_3
 (6 8)  (552 296)  (552 296)  routing T_11_18.sp4_h_r_1 <X> T_11_18.sp4_v_b_6
 (26 8)  (572 296)  (572 296)  routing T_11_18.lc_trk_g0_4 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (32 8)  (578 296)  (578 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 296)  (579 296)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 296)  (580 296)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 296)  (582 296)  LC_4 Logic Functioning bit
 (38 8)  (584 296)  (584 296)  LC_4 Logic Functioning bit
 (46 8)  (592 296)  (592 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (29 9)  (575 297)  (575 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 297)  (577 297)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (37 9)  (583 297)  (583 297)  LC_4 Logic Functioning bit
 (39 9)  (585 297)  (585 297)  LC_4 Logic Functioning bit
 (48 9)  (594 297)  (594 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (13 12)  (559 300)  (559 300)  routing T_11_18.sp4_h_l_46 <X> T_11_18.sp4_v_b_11
 (21 12)  (567 300)  (567 300)  routing T_11_18.sp4_v_t_22 <X> T_11_18.lc_trk_g3_3
 (22 12)  (568 300)  (568 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (569 300)  (569 300)  routing T_11_18.sp4_v_t_22 <X> T_11_18.lc_trk_g3_3
 (12 13)  (558 301)  (558 301)  routing T_11_18.sp4_h_l_46 <X> T_11_18.sp4_v_b_11
 (21 13)  (567 301)  (567 301)  routing T_11_18.sp4_v_t_22 <X> T_11_18.lc_trk_g3_3
 (22 13)  (568 301)  (568 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 14)  (573 302)  (573 302)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 302)  (574 302)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 302)  (575 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 302)  (578 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 302)  (580 302)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (47 14)  (593 302)  (593 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (27 15)  (573 303)  (573 303)  routing T_11_18.lc_trk_g1_0 <X> T_11_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 303)  (575 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 303)  (576 303)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 303)  (577 303)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (40 15)  (586 303)  (586 303)  LC_7 Logic Functioning bit
 (42 15)  (588 303)  (588 303)  LC_7 Logic Functioning bit
 (53 15)  (599 303)  (599 303)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_12_18

 (14 2)  (614 290)  (614 290)  routing T_12_18.sp12_h_l_3 <X> T_12_18.lc_trk_g0_4
 (29 2)  (629 290)  (629 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 290)  (630 290)  routing T_12_18.lc_trk_g0_4 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 290)  (631 290)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 290)  (632 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 290)  (633 290)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 290)  (636 290)  LC_1 Logic Functioning bit
 (38 2)  (638 290)  (638 290)  LC_1 Logic Functioning bit
 (53 2)  (653 290)  (653 290)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (14 3)  (614 291)  (614 291)  routing T_12_18.sp12_h_l_3 <X> T_12_18.lc_trk_g0_4
 (15 3)  (615 291)  (615 291)  routing T_12_18.sp12_h_l_3 <X> T_12_18.lc_trk_g0_4
 (17 3)  (617 291)  (617 291)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (26 3)  (626 291)  (626 291)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 291)  (627 291)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 291)  (628 291)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 291)  (629 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 291)  (631 291)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (26 4)  (626 292)  (626 292)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (32 4)  (632 292)  (632 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 292)  (634 292)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (41 4)  (641 292)  (641 292)  LC_2 Logic Functioning bit
 (42 4)  (642 292)  (642 292)  LC_2 Logic Functioning bit
 (43 4)  (643 292)  (643 292)  LC_2 Logic Functioning bit
 (50 4)  (650 292)  (650 292)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (622 293)  (622 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (623 293)  (623 293)  routing T_12_18.sp4_v_b_18 <X> T_12_18.lc_trk_g1_2
 (24 5)  (624 293)  (624 293)  routing T_12_18.sp4_v_b_18 <X> T_12_18.lc_trk_g1_2
 (28 5)  (628 293)  (628 293)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 293)  (629 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 293)  (631 293)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (40 5)  (640 293)  (640 293)  LC_2 Logic Functioning bit
 (42 5)  (642 293)  (642 293)  LC_2 Logic Functioning bit
 (43 5)  (643 293)  (643 293)  LC_2 Logic Functioning bit
 (4 8)  (604 296)  (604 296)  routing T_12_18.sp4_h_l_37 <X> T_12_18.sp4_v_b_6
 (6 8)  (606 296)  (606 296)  routing T_12_18.sp4_h_l_37 <X> T_12_18.sp4_v_b_6
 (5 9)  (605 297)  (605 297)  routing T_12_18.sp4_h_l_37 <X> T_12_18.sp4_v_b_6
 (25 10)  (625 298)  (625 298)  routing T_12_18.sp4_h_r_46 <X> T_12_18.lc_trk_g2_6
 (14 11)  (614 299)  (614 299)  routing T_12_18.sp4_r_v_b_36 <X> T_12_18.lc_trk_g2_4
 (17 11)  (617 299)  (617 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (622 299)  (622 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (623 299)  (623 299)  routing T_12_18.sp4_h_r_46 <X> T_12_18.lc_trk_g2_6
 (24 11)  (624 299)  (624 299)  routing T_12_18.sp4_h_r_46 <X> T_12_18.lc_trk_g2_6
 (25 11)  (625 299)  (625 299)  routing T_12_18.sp4_h_r_46 <X> T_12_18.lc_trk_g2_6
 (19 13)  (619 301)  (619 301)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (622 301)  (622 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (625 301)  (625 301)  routing T_12_18.sp4_r_v_b_42 <X> T_12_18.lc_trk_g3_2
 (29 14)  (629 302)  (629 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 302)  (630 302)  routing T_12_18.lc_trk_g0_4 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 302)  (631 302)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 302)  (632 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 302)  (633 302)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (26 15)  (626 303)  (626 303)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 303)  (627 303)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 303)  (628 303)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 303)  (629 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 303)  (631 303)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (41 15)  (641 303)  (641 303)  LC_7 Logic Functioning bit
 (43 15)  (643 303)  (643 303)  LC_7 Logic Functioning bit
 (52 15)  (652 303)  (652 303)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_13_18

 (4 0)  (658 288)  (658 288)  routing T_13_18.sp4_h_l_37 <X> T_13_18.sp4_v_b_0
 (15 0)  (669 288)  (669 288)  routing T_13_18.lft_op_1 <X> T_13_18.lc_trk_g0_1
 (17 0)  (671 288)  (671 288)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (672 288)  (672 288)  routing T_13_18.lft_op_1 <X> T_13_18.lc_trk_g0_1
 (5 1)  (659 289)  (659 289)  routing T_13_18.sp4_h_l_37 <X> T_13_18.sp4_v_b_0
 (21 6)  (675 294)  (675 294)  routing T_13_18.lft_op_7 <X> T_13_18.lc_trk_g1_7
 (22 6)  (676 294)  (676 294)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (678 294)  (678 294)  routing T_13_18.lft_op_7 <X> T_13_18.lc_trk_g1_7
 (11 8)  (665 296)  (665 296)  routing T_13_18.sp4_h_r_3 <X> T_13_18.sp4_v_b_8
 (22 10)  (676 298)  (676 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (28 10)  (682 298)  (682 298)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 298)  (683 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 298)  (684 298)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 298)  (685 298)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 298)  (688 298)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 298)  (689 298)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.input_2_5
 (38 10)  (692 298)  (692 298)  LC_5 Logic Functioning bit
 (39 10)  (693 298)  (693 298)  LC_5 Logic Functioning bit
 (22 11)  (676 299)  (676 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (29 11)  (683 299)  (683 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 299)  (684 299)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 299)  (685 299)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 299)  (686 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (687 299)  (687 299)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.input_2_5
 (35 11)  (689 299)  (689 299)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.input_2_5
 (37 11)  (691 299)  (691 299)  LC_5 Logic Functioning bit
 (38 11)  (692 299)  (692 299)  LC_5 Logic Functioning bit
 (39 11)  (693 299)  (693 299)  LC_5 Logic Functioning bit
 (40 11)  (694 299)  (694 299)  LC_5 Logic Functioning bit
 (42 11)  (696 299)  (696 299)  LC_5 Logic Functioning bit
 (13 12)  (667 300)  (667 300)  routing T_13_18.sp4_h_l_46 <X> T_13_18.sp4_v_b_11
 (12 13)  (666 301)  (666 301)  routing T_13_18.sp4_h_l_46 <X> T_13_18.sp4_v_b_11


LogicTile_14_18

 (3 14)  (711 302)  (711 302)  routing T_14_18.sp12_h_r_1 <X> T_14_18.sp12_v_t_22
 (3 15)  (711 303)  (711 303)  routing T_14_18.sp12_h_r_1 <X> T_14_18.sp12_v_t_22
 (19 15)  (727 303)  (727 303)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_15_18

 (22 3)  (784 291)  (784 291)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (785 291)  (785 291)  routing T_15_18.sp12_h_r_14 <X> T_15_18.lc_trk_g0_6
 (14 4)  (776 292)  (776 292)  routing T_15_18.sp4_v_b_8 <X> T_15_18.lc_trk_g1_0
 (14 5)  (776 293)  (776 293)  routing T_15_18.sp4_v_b_8 <X> T_15_18.lc_trk_g1_0
 (16 5)  (778 293)  (778 293)  routing T_15_18.sp4_v_b_8 <X> T_15_18.lc_trk_g1_0
 (17 5)  (779 293)  (779 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 6)  (784 294)  (784 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (21 7)  (783 295)  (783 295)  routing T_15_18.sp4_r_v_b_31 <X> T_15_18.lc_trk_g1_7
 (22 8)  (784 296)  (784 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (21 9)  (783 297)  (783 297)  routing T_15_18.sp4_r_v_b_35 <X> T_15_18.lc_trk_g2_3
 (27 10)  (789 298)  (789 298)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 298)  (791 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 298)  (792 298)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 298)  (793 298)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 298)  (794 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (798 298)  (798 298)  LC_5 Logic Functioning bit
 (37 10)  (799 298)  (799 298)  LC_5 Logic Functioning bit
 (38 10)  (800 298)  (800 298)  LC_5 Logic Functioning bit
 (41 10)  (803 298)  (803 298)  LC_5 Logic Functioning bit
 (42 10)  (804 298)  (804 298)  LC_5 Logic Functioning bit
 (43 10)  (805 298)  (805 298)  LC_5 Logic Functioning bit
 (47 10)  (809 298)  (809 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (26 11)  (788 299)  (788 299)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 299)  (790 299)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 299)  (791 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 299)  (792 299)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 299)  (793 299)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 299)  (794 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (796 299)  (796 299)  routing T_15_18.lc_trk_g1_0 <X> T_15_18.input_2_5
 (36 11)  (798 299)  (798 299)  LC_5 Logic Functioning bit
 (37 11)  (799 299)  (799 299)  LC_5 Logic Functioning bit
 (39 11)  (801 299)  (801 299)  LC_5 Logic Functioning bit
 (42 11)  (804 299)  (804 299)  LC_5 Logic Functioning bit
 (43 11)  (805 299)  (805 299)  LC_5 Logic Functioning bit


LogicTile_16_18

 (8 5)  (824 293)  (824 293)  routing T_16_18.sp4_v_t_36 <X> T_16_18.sp4_v_b_4
 (10 5)  (826 293)  (826 293)  routing T_16_18.sp4_v_t_36 <X> T_16_18.sp4_v_b_4


LogicTile_18_18

 (9 5)  (937 293)  (937 293)  routing T_18_18.sp4_v_t_45 <X> T_18_18.sp4_v_b_4
 (10 5)  (938 293)  (938 293)  routing T_18_18.sp4_v_t_45 <X> T_18_18.sp4_v_b_4


LogicTile_24_18

 (3 3)  (1255 291)  (1255 291)  routing T_24_18.sp12_v_b_0 <X> T_24_18.sp12_h_l_23


IO_Tile_33_18

 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (17 1)  (0 273)  (0 273)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 281)  (14 281)  IO control bit: GIOLEFT0_IE_0

 (16 9)  (1 281)  (1 281)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit


LogicTile_6_17

 (2 8)  (290 280)  (290 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_8_17

 (2 8)  (398 280)  (398 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9
 (2 12)  (398 284)  (398 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_9_17

 (13 1)  (451 273)  (451 273)  routing T_9_17.sp4_v_t_44 <X> T_9_17.sp4_h_r_2
 (11 2)  (449 274)  (449 274)  routing T_9_17.sp4_h_l_44 <X> T_9_17.sp4_v_t_39
 (22 2)  (460 274)  (460 274)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (461 274)  (461 274)  routing T_9_17.sp12_h_r_23 <X> T_9_17.lc_trk_g0_7
 (26 2)  (464 274)  (464 274)  routing T_9_17.lc_trk_g0_7 <X> T_9_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 274)  (465 274)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 274)  (467 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 274)  (469 274)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 274)  (470 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 274)  (471 274)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 274)  (472 274)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (21 3)  (459 275)  (459 275)  routing T_9_17.sp12_h_r_23 <X> T_9_17.lc_trk_g0_7
 (26 3)  (464 275)  (464 275)  routing T_9_17.lc_trk_g0_7 <X> T_9_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 275)  (467 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 275)  (468 275)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 275)  (469 275)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (470 275)  (470 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (472 275)  (472 275)  routing T_9_17.lc_trk_g1_2 <X> T_9_17.input_2_1
 (35 3)  (473 275)  (473 275)  routing T_9_17.lc_trk_g1_2 <X> T_9_17.input_2_1
 (40 3)  (478 275)  (478 275)  LC_1 Logic Functioning bit
 (22 4)  (460 276)  (460 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (461 276)  (461 276)  routing T_9_17.sp12_h_l_16 <X> T_9_17.lc_trk_g1_3
 (21 5)  (459 277)  (459 277)  routing T_9_17.sp12_h_l_16 <X> T_9_17.lc_trk_g1_3
 (22 5)  (460 277)  (460 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (461 277)  (461 277)  routing T_9_17.sp4_v_b_18 <X> T_9_17.lc_trk_g1_2
 (24 5)  (462 277)  (462 277)  routing T_9_17.sp4_v_b_18 <X> T_9_17.lc_trk_g1_2
 (26 10)  (464 282)  (464 282)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 282)  (465 282)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 282)  (467 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 282)  (469 282)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 282)  (470 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 282)  (471 282)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 282)  (472 282)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (40 10)  (478 282)  (478 282)  LC_5 Logic Functioning bit
 (47 10)  (485 282)  (485 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (27 11)  (465 283)  (465 283)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 283)  (466 283)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 283)  (467 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 283)  (468 283)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (469 283)  (469 283)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 283)  (470 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (472 283)  (472 283)  routing T_9_17.lc_trk_g1_2 <X> T_9_17.input_2_5
 (35 11)  (473 283)  (473 283)  routing T_9_17.lc_trk_g1_2 <X> T_9_17.input_2_5
 (3 12)  (441 284)  (441 284)  routing T_9_17.sp12_v_t_22 <X> T_9_17.sp12_h_r_1
 (4 12)  (442 284)  (442 284)  routing T_9_17.sp4_v_t_44 <X> T_9_17.sp4_v_b_9
 (22 14)  (460 286)  (460 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (15 15)  (453 287)  (453 287)  routing T_9_17.sp4_v_t_33 <X> T_9_17.lc_trk_g3_4
 (16 15)  (454 287)  (454 287)  routing T_9_17.sp4_v_t_33 <X> T_9_17.lc_trk_g3_4
 (17 15)  (455 287)  (455 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (459 287)  (459 287)  routing T_9_17.sp4_r_v_b_47 <X> T_9_17.lc_trk_g3_7


LogicTile_10_17

 (26 0)  (518 272)  (518 272)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 272)  (519 272)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 272)  (521 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 272)  (522 272)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 272)  (523 272)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 272)  (524 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (527 272)  (527 272)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.input_2_0
 (36 0)  (528 272)  (528 272)  LC_0 Logic Functioning bit
 (41 0)  (533 272)  (533 272)  LC_0 Logic Functioning bit
 (27 1)  (519 273)  (519 273)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 273)  (520 273)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 273)  (521 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 273)  (523 273)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 273)  (524 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (525 273)  (525 273)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.input_2_0
 (21 2)  (513 274)  (513 274)  routing T_10_17.sp4_h_l_2 <X> T_10_17.lc_trk_g0_7
 (22 2)  (514 274)  (514 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (515 274)  (515 274)  routing T_10_17.sp4_h_l_2 <X> T_10_17.lc_trk_g0_7
 (24 2)  (516 274)  (516 274)  routing T_10_17.sp4_h_l_2 <X> T_10_17.lc_trk_g0_7
 (14 3)  (506 275)  (506 275)  routing T_10_17.sp12_h_r_20 <X> T_10_17.lc_trk_g0_4
 (16 3)  (508 275)  (508 275)  routing T_10_17.sp12_h_r_20 <X> T_10_17.lc_trk_g0_4
 (17 3)  (509 275)  (509 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (26 6)  (518 278)  (518 278)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (521 278)  (521 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 278)  (522 278)  routing T_10_17.lc_trk_g0_4 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 278)  (523 278)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 278)  (524 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 278)  (525 278)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 278)  (526 278)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (46 6)  (538 278)  (538 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (3 7)  (495 279)  (495 279)  routing T_10_17.sp12_h_l_23 <X> T_10_17.sp12_v_t_23
 (14 7)  (506 279)  (506 279)  routing T_10_17.top_op_4 <X> T_10_17.lc_trk_g1_4
 (15 7)  (507 279)  (507 279)  routing T_10_17.top_op_4 <X> T_10_17.lc_trk_g1_4
 (17 7)  (509 279)  (509 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (28 7)  (520 279)  (520 279)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 279)  (521 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (40 7)  (532 279)  (532 279)  LC_3 Logic Functioning bit
 (42 7)  (534 279)  (534 279)  LC_3 Logic Functioning bit
 (26 8)  (518 280)  (518 280)  routing T_10_17.lc_trk_g0_4 <X> T_10_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (520 280)  (520 280)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 280)  (521 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 280)  (522 280)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 280)  (523 280)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 280)  (524 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 280)  (525 280)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 280)  (527 280)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.input_2_4
 (38 8)  (530 280)  (530 280)  LC_4 Logic Functioning bit
 (46 8)  (538 280)  (538 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (29 9)  (521 281)  (521 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 281)  (523 281)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 281)  (524 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (525 281)  (525 281)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.input_2_4
 (34 9)  (526 281)  (526 281)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.input_2_4
 (17 10)  (509 282)  (509 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (510 282)  (510 282)  routing T_10_17.wire_logic_cluster/lc_5/out <X> T_10_17.lc_trk_g2_5
 (22 10)  (514 282)  (514 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (515 282)  (515 282)  routing T_10_17.sp4_v_b_47 <X> T_10_17.lc_trk_g2_7
 (24 10)  (516 282)  (516 282)  routing T_10_17.sp4_v_b_47 <X> T_10_17.lc_trk_g2_7
 (26 10)  (518 282)  (518 282)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 282)  (519 282)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 282)  (520 282)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 282)  (521 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 282)  (522 282)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 282)  (523 282)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 282)  (524 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 282)  (525 282)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 282)  (527 282)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.input_2_5
 (40 10)  (532 282)  (532 282)  LC_5 Logic Functioning bit
 (17 11)  (509 283)  (509 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (518 283)  (518 283)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 283)  (519 283)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 283)  (520 283)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 283)  (521 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 283)  (522 283)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (524 283)  (524 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (527 283)  (527 283)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.input_2_5
 (26 12)  (518 284)  (518 284)  routing T_10_17.lc_trk_g0_4 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (31 12)  (523 284)  (523 284)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 284)  (524 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 284)  (525 284)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (37 12)  (529 284)  (529 284)  LC_6 Logic Functioning bit
 (50 12)  (542 284)  (542 284)  Cascade bit: LH_LC06_inmux02_5

 (29 13)  (521 285)  (521 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 285)  (523 285)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 285)  (528 285)  LC_6 Logic Functioning bit
 (46 13)  (538 285)  (538 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (16 14)  (508 286)  (508 286)  routing T_10_17.sp4_v_t_16 <X> T_10_17.lc_trk_g3_5
 (17 14)  (509 286)  (509 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (510 286)  (510 286)  routing T_10_17.sp4_v_t_16 <X> T_10_17.lc_trk_g3_5
 (22 14)  (514 286)  (514 286)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (515 286)  (515 286)  routing T_10_17.sp12_v_b_23 <X> T_10_17.lc_trk_g3_7
 (25 14)  (517 286)  (517 286)  routing T_10_17.sp4_h_r_46 <X> T_10_17.lc_trk_g3_6
 (21 15)  (513 287)  (513 287)  routing T_10_17.sp12_v_b_23 <X> T_10_17.lc_trk_g3_7
 (22 15)  (514 287)  (514 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (515 287)  (515 287)  routing T_10_17.sp4_h_r_46 <X> T_10_17.lc_trk_g3_6
 (24 15)  (516 287)  (516 287)  routing T_10_17.sp4_h_r_46 <X> T_10_17.lc_trk_g3_6
 (25 15)  (517 287)  (517 287)  routing T_10_17.sp4_h_r_46 <X> T_10_17.lc_trk_g3_6


LogicTile_11_17

 (0 0)  (546 272)  (546 272)  Negative Clock bit

 (11 0)  (557 272)  (557 272)  routing T_11_17.sp4_v_t_43 <X> T_11_17.sp4_v_b_2
 (13 0)  (559 272)  (559 272)  routing T_11_17.sp4_v_t_43 <X> T_11_17.sp4_v_b_2
 (14 0)  (560 272)  (560 272)  routing T_11_17.wire_logic_cluster/lc_0/out <X> T_11_17.lc_trk_g0_0
 (17 0)  (563 272)  (563 272)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (564 272)  (564 272)  routing T_11_17.wire_logic_cluster/lc_1/out <X> T_11_17.lc_trk_g0_1
 (26 0)  (572 272)  (572 272)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (29 0)  (575 272)  (575 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 272)  (576 272)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 272)  (578 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 272)  (580 272)  routing T_11_17.lc_trk_g1_0 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 272)  (581 272)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.input_2_0
 (41 0)  (587 272)  (587 272)  LC_0 Logic Functioning bit
 (43 0)  (589 272)  (589 272)  LC_0 Logic Functioning bit
 (45 0)  (591 272)  (591 272)  LC_0 Logic Functioning bit
 (17 1)  (563 273)  (563 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (572 273)  (572 273)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 273)  (573 273)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 273)  (575 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 273)  (576 273)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 273)  (578 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (581 273)  (581 273)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.input_2_0
 (40 1)  (586 273)  (586 273)  LC_0 Logic Functioning bit
 (0 2)  (546 274)  (546 274)  routing T_11_17.glb_netwk_7 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (1 2)  (547 274)  (547 274)  routing T_11_17.glb_netwk_7 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (11 2)  (557 274)  (557 274)  routing T_11_17.sp4_h_l_44 <X> T_11_17.sp4_v_t_39
 (22 2)  (568 274)  (568 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (25 2)  (571 274)  (571 274)  routing T_11_17.lft_op_6 <X> T_11_17.lc_trk_g0_6
 (31 2)  (577 274)  (577 274)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 274)  (578 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 274)  (580 274)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (583 274)  (583 274)  LC_1 Logic Functioning bit
 (39 2)  (585 274)  (585 274)  LC_1 Logic Functioning bit
 (45 2)  (591 274)  (591 274)  LC_1 Logic Functioning bit
 (0 3)  (546 275)  (546 275)  routing T_11_17.glb_netwk_7 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (21 3)  (567 275)  (567 275)  routing T_11_17.sp4_r_v_b_31 <X> T_11_17.lc_trk_g0_7
 (22 3)  (568 275)  (568 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (570 275)  (570 275)  routing T_11_17.lft_op_6 <X> T_11_17.lc_trk_g0_6
 (27 3)  (573 275)  (573 275)  routing T_11_17.lc_trk_g1_0 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 275)  (575 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 275)  (577 275)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 275)  (582 275)  LC_1 Logic Functioning bit
 (38 3)  (584 275)  (584 275)  LC_1 Logic Functioning bit
 (0 4)  (546 276)  (546 276)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_7/cen
 (1 4)  (547 276)  (547 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (4 4)  (550 276)  (550 276)  routing T_11_17.sp4_h_l_44 <X> T_11_17.sp4_v_b_3
 (6 4)  (552 276)  (552 276)  routing T_11_17.sp4_h_l_44 <X> T_11_17.sp4_v_b_3
 (14 4)  (560 276)  (560 276)  routing T_11_17.lft_op_0 <X> T_11_17.lc_trk_g1_0
 (29 4)  (575 276)  (575 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 276)  (578 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 276)  (579 276)  routing T_11_17.lc_trk_g2_1 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 276)  (582 276)  LC_2 Logic Functioning bit
 (38 4)  (584 276)  (584 276)  LC_2 Logic Functioning bit
 (41 4)  (587 276)  (587 276)  LC_2 Logic Functioning bit
 (43 4)  (589 276)  (589 276)  LC_2 Logic Functioning bit
 (46 4)  (592 276)  (592 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (547 277)  (547 277)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_7/cen
 (5 5)  (551 277)  (551 277)  routing T_11_17.sp4_h_l_44 <X> T_11_17.sp4_v_b_3
 (15 5)  (561 277)  (561 277)  routing T_11_17.lft_op_0 <X> T_11_17.lc_trk_g1_0
 (17 5)  (563 277)  (563 277)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (29 5)  (575 277)  (575 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (582 277)  (582 277)  LC_2 Logic Functioning bit
 (38 5)  (584 277)  (584 277)  LC_2 Logic Functioning bit
 (40 5)  (586 277)  (586 277)  LC_2 Logic Functioning bit
 (42 5)  (588 277)  (588 277)  LC_2 Logic Functioning bit
 (22 6)  (568 278)  (568 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (569 278)  (569 278)  routing T_11_17.sp4_h_r_7 <X> T_11_17.lc_trk_g1_7
 (24 6)  (570 278)  (570 278)  routing T_11_17.sp4_h_r_7 <X> T_11_17.lc_trk_g1_7
 (21 7)  (567 279)  (567 279)  routing T_11_17.sp4_h_r_7 <X> T_11_17.lc_trk_g1_7
 (17 8)  (563 280)  (563 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 9)  (568 281)  (568 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (571 281)  (571 281)  routing T_11_17.sp4_r_v_b_34 <X> T_11_17.lc_trk_g2_2
 (4 10)  (550 282)  (550 282)  routing T_11_17.sp4_h_r_0 <X> T_11_17.sp4_v_t_43
 (6 10)  (552 282)  (552 282)  routing T_11_17.sp4_h_r_0 <X> T_11_17.sp4_v_t_43
 (5 11)  (551 283)  (551 283)  routing T_11_17.sp4_h_r_0 <X> T_11_17.sp4_v_t_43
 (13 12)  (559 284)  (559 284)  routing T_11_17.sp4_v_t_46 <X> T_11_17.sp4_v_b_11


LogicTile_12_17

 (0 0)  (600 272)  (600 272)  Negative Clock bit

 (16 0)  (616 272)  (616 272)  routing T_12_17.sp4_v_b_9 <X> T_12_17.lc_trk_g0_1
 (17 0)  (617 272)  (617 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (618 272)  (618 272)  routing T_12_17.sp4_v_b_9 <X> T_12_17.lc_trk_g0_1
 (27 0)  (627 272)  (627 272)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 272)  (628 272)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 272)  (629 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 272)  (630 272)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 272)  (631 272)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 272)  (632 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 272)  (633 272)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (40 0)  (640 272)  (640 272)  LC_0 Logic Functioning bit
 (42 0)  (642 272)  (642 272)  LC_0 Logic Functioning bit
 (18 1)  (618 273)  (618 273)  routing T_12_17.sp4_v_b_9 <X> T_12_17.lc_trk_g0_1
 (22 1)  (622 273)  (622 273)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (624 273)  (624 273)  routing T_12_17.top_op_2 <X> T_12_17.lc_trk_g0_2
 (25 1)  (625 273)  (625 273)  routing T_12_17.top_op_2 <X> T_12_17.lc_trk_g0_2
 (30 1)  (630 273)  (630 273)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 273)  (631 273)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (40 1)  (640 273)  (640 273)  LC_0 Logic Functioning bit
 (42 1)  (642 273)  (642 273)  LC_0 Logic Functioning bit
 (0 2)  (600 274)  (600 274)  routing T_12_17.glb_netwk_7 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (1 2)  (601 274)  (601 274)  routing T_12_17.glb_netwk_7 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (626 274)  (626 274)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 274)  (627 274)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 274)  (630 274)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (41 2)  (641 274)  (641 274)  LC_1 Logic Functioning bit
 (45 2)  (645 274)  (645 274)  LC_1 Logic Functioning bit
 (50 2)  (650 274)  (650 274)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (600 275)  (600 275)  routing T_12_17.glb_netwk_7 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (27 3)  (627 275)  (627 275)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 275)  (628 275)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 275)  (629 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 275)  (631 275)  routing T_12_17.lc_trk_g0_2 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (41 3)  (641 275)  (641 275)  LC_1 Logic Functioning bit
 (43 3)  (643 275)  (643 275)  LC_1 Logic Functioning bit
 (0 4)  (600 276)  (600 276)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_7/cen
 (1 4)  (601 276)  (601 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (621 276)  (621 276)  routing T_12_17.wire_logic_cluster/lc_3/out <X> T_12_17.lc_trk_g1_3
 (22 4)  (622 276)  (622 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (0 5)  (600 277)  (600 277)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_7/cen
 (1 5)  (601 277)  (601 277)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_7/cen
 (4 5)  (604 277)  (604 277)  routing T_12_17.sp4_v_t_47 <X> T_12_17.sp4_h_r_3
 (15 6)  (615 278)  (615 278)  routing T_12_17.sp4_h_r_13 <X> T_12_17.lc_trk_g1_5
 (16 6)  (616 278)  (616 278)  routing T_12_17.sp4_h_r_13 <X> T_12_17.lc_trk_g1_5
 (17 6)  (617 278)  (617 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (618 278)  (618 278)  routing T_12_17.sp4_h_r_13 <X> T_12_17.lc_trk_g1_5
 (26 6)  (626 278)  (626 278)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 278)  (627 278)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 278)  (630 278)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (635 278)  (635 278)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.input_2_3
 (43 6)  (643 278)  (643 278)  LC_3 Logic Functioning bit
 (45 6)  (645 278)  (645 278)  LC_3 Logic Functioning bit
 (27 7)  (627 279)  (627 279)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 279)  (628 279)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 279)  (629 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 279)  (631 279)  routing T_12_17.lc_trk_g0_2 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 279)  (632 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (633 279)  (633 279)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.input_2_3
 (34 7)  (634 279)  (634 279)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.input_2_3
 (35 7)  (635 279)  (635 279)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.input_2_3
 (41 7)  (641 279)  (641 279)  LC_3 Logic Functioning bit
 (43 7)  (643 279)  (643 279)  LC_3 Logic Functioning bit
 (4 8)  (604 280)  (604 280)  routing T_12_17.sp4_h_l_37 <X> T_12_17.sp4_v_b_6
 (6 8)  (606 280)  (606 280)  routing T_12_17.sp4_h_l_37 <X> T_12_17.sp4_v_b_6
 (17 8)  (617 280)  (617 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (618 280)  (618 280)  routing T_12_17.wire_logic_cluster/lc_1/out <X> T_12_17.lc_trk_g2_1
 (29 8)  (629 280)  (629 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 280)  (632 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 280)  (633 280)  routing T_12_17.lc_trk_g2_1 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 280)  (636 280)  LC_4 Logic Functioning bit
 (38 8)  (638 280)  (638 280)  LC_4 Logic Functioning bit
 (52 8)  (652 280)  (652 280)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (5 9)  (605 281)  (605 281)  routing T_12_17.sp4_h_l_37 <X> T_12_17.sp4_v_b_6
 (26 9)  (626 281)  (626 281)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 281)  (627 281)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 281)  (629 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (636 281)  (636 281)  LC_4 Logic Functioning bit
 (37 9)  (637 281)  (637 281)  LC_4 Logic Functioning bit
 (38 9)  (638 281)  (638 281)  LC_4 Logic Functioning bit
 (39 9)  (639 281)  (639 281)  LC_4 Logic Functioning bit
 (40 9)  (640 281)  (640 281)  LC_4 Logic Functioning bit
 (42 9)  (642 281)  (642 281)  LC_4 Logic Functioning bit
 (21 10)  (621 282)  (621 282)  routing T_12_17.sp4_h_r_39 <X> T_12_17.lc_trk_g2_7
 (22 10)  (622 282)  (622 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (623 282)  (623 282)  routing T_12_17.sp4_h_r_39 <X> T_12_17.lc_trk_g2_7
 (24 10)  (624 282)  (624 282)  routing T_12_17.sp4_h_r_39 <X> T_12_17.lc_trk_g2_7
 (21 12)  (621 284)  (621 284)  routing T_12_17.sp4_v_t_22 <X> T_12_17.lc_trk_g3_3
 (22 12)  (622 284)  (622 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (623 284)  (623 284)  routing T_12_17.sp4_v_t_22 <X> T_12_17.lc_trk_g3_3
 (21 13)  (621 285)  (621 285)  routing T_12_17.sp4_v_t_22 <X> T_12_17.lc_trk_g3_3
 (14 15)  (614 287)  (614 287)  routing T_12_17.tnl_op_4 <X> T_12_17.lc_trk_g3_4
 (15 15)  (615 287)  (615 287)  routing T_12_17.tnl_op_4 <X> T_12_17.lc_trk_g3_4
 (17 15)  (617 287)  (617 287)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (22 15)  (622 287)  (622 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_13_17

 (0 0)  (654 272)  (654 272)  Negative Clock bit

 (16 0)  (670 272)  (670 272)  routing T_13_17.sp12_h_r_9 <X> T_13_17.lc_trk_g0_1
 (17 0)  (671 272)  (671 272)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_7 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_7 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (6 2)  (660 274)  (660 274)  routing T_13_17.sp4_v_b_9 <X> T_13_17.sp4_v_t_37
 (0 3)  (654 275)  (654 275)  routing T_13_17.glb_netwk_7 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (5 3)  (659 275)  (659 275)  routing T_13_17.sp4_v_b_9 <X> T_13_17.sp4_v_t_37
 (8 3)  (662 275)  (662 275)  routing T_13_17.sp4_h_l_36 <X> T_13_17.sp4_v_t_36
 (0 4)  (654 276)  (654 276)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_7/cen
 (1 4)  (655 276)  (655 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (11 4)  (665 276)  (665 276)  routing T_13_17.sp4_h_l_46 <X> T_13_17.sp4_v_b_5
 (13 4)  (667 276)  (667 276)  routing T_13_17.sp4_h_l_46 <X> T_13_17.sp4_v_b_5
 (16 4)  (670 276)  (670 276)  routing T_13_17.sp4_v_b_9 <X> T_13_17.lc_trk_g1_1
 (17 4)  (671 276)  (671 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (672 276)  (672 276)  routing T_13_17.sp4_v_b_9 <X> T_13_17.lc_trk_g1_1
 (0 5)  (654 277)  (654 277)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_7/cen
 (1 5)  (655 277)  (655 277)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_7/cen
 (12 5)  (666 277)  (666 277)  routing T_13_17.sp4_h_l_46 <X> T_13_17.sp4_v_b_5
 (18 5)  (672 277)  (672 277)  routing T_13_17.sp4_v_b_9 <X> T_13_17.lc_trk_g1_1
 (22 5)  (676 277)  (676 277)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (677 277)  (677 277)  routing T_13_17.sp12_h_r_10 <X> T_13_17.lc_trk_g1_2
 (15 6)  (669 278)  (669 278)  routing T_13_17.top_op_5 <X> T_13_17.lc_trk_g1_5
 (17 6)  (671 278)  (671 278)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (18 7)  (672 279)  (672 279)  routing T_13_17.top_op_5 <X> T_13_17.lc_trk_g1_5
 (27 10)  (681 282)  (681 282)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 282)  (684 282)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 282)  (688 282)  routing T_13_17.lc_trk_g1_1 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (37 10)  (691 282)  (691 282)  LC_5 Logic Functioning bit
 (39 10)  (693 282)  (693 282)  LC_5 Logic Functioning bit
 (45 10)  (699 282)  (699 282)  LC_5 Logic Functioning bit
 (52 10)  (706 282)  (706 282)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (10 11)  (664 283)  (664 283)  routing T_13_17.sp4_h_l_39 <X> T_13_17.sp4_v_t_42
 (26 11)  (680 283)  (680 283)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 283)  (681 283)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 283)  (683 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 283)  (686 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (39 11)  (693 283)  (693 283)  LC_5 Logic Functioning bit
 (22 12)  (676 284)  (676 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (8 13)  (662 285)  (662 285)  routing T_13_17.sp4_v_t_42 <X> T_13_17.sp4_v_b_10
 (10 13)  (664 285)  (664 285)  routing T_13_17.sp4_v_t_42 <X> T_13_17.sp4_v_b_10
 (21 13)  (675 285)  (675 285)  routing T_13_17.sp4_r_v_b_43 <X> T_13_17.lc_trk_g3_3


LogicTile_14_17

 (4 12)  (712 284)  (712 284)  routing T_14_17.sp4_h_l_44 <X> T_14_17.sp4_v_b_9
 (5 13)  (713 285)  (713 285)  routing T_14_17.sp4_h_l_44 <X> T_14_17.sp4_v_b_9


LogicTile_15_17

 (4 3)  (766 275)  (766 275)  routing T_15_17.sp4_v_b_7 <X> T_15_17.sp4_h_l_37
 (25 8)  (787 280)  (787 280)  routing T_15_17.sp4_v_t_23 <X> T_15_17.lc_trk_g2_2
 (22 9)  (784 281)  (784 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (785 281)  (785 281)  routing T_15_17.sp4_v_t_23 <X> T_15_17.lc_trk_g2_2
 (25 9)  (787 281)  (787 281)  routing T_15_17.sp4_v_t_23 <X> T_15_17.lc_trk_g2_2
 (9 10)  (771 282)  (771 282)  routing T_15_17.sp4_v_b_7 <X> T_15_17.sp4_h_l_42
 (25 10)  (787 282)  (787 282)  routing T_15_17.sp4_h_r_38 <X> T_15_17.lc_trk_g2_6
 (26 10)  (788 282)  (788 282)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (790 282)  (790 282)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 282)  (791 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 282)  (792 282)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 282)  (794 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 282)  (795 282)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (41 10)  (803 282)  (803 282)  LC_5 Logic Functioning bit
 (43 10)  (805 282)  (805 282)  LC_5 Logic Functioning bit
 (51 10)  (813 282)  (813 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (784 283)  (784 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (785 283)  (785 283)  routing T_15_17.sp4_h_r_38 <X> T_15_17.lc_trk_g2_6
 (24 11)  (786 283)  (786 283)  routing T_15_17.sp4_h_r_38 <X> T_15_17.lc_trk_g2_6
 (26 11)  (788 283)  (788 283)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 283)  (789 283)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 283)  (790 283)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 283)  (791 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 283)  (792 283)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 283)  (793 283)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 283)  (794 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (795 283)  (795 283)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.input_2_5
 (34 11)  (796 283)  (796 283)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.input_2_5
 (35 11)  (797 283)  (797 283)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.input_2_5
 (42 11)  (804 283)  (804 283)  LC_5 Logic Functioning bit
 (22 13)  (784 285)  (784 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (787 285)  (787 285)  routing T_15_17.sp4_r_v_b_42 <X> T_15_17.lc_trk_g3_2
 (22 15)  (784 287)  (784 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (787 287)  (787 287)  routing T_15_17.sp4_r_v_b_46 <X> T_15_17.lc_trk_g3_6


LogicTile_17_17

 (13 2)  (887 274)  (887 274)  routing T_17_17.sp4_h_r_2 <X> T_17_17.sp4_v_t_39
 (25 2)  (899 274)  (899 274)  routing T_17_17.sp4_v_b_6 <X> T_17_17.lc_trk_g0_6
 (26 2)  (900 274)  (900 274)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_1/in_0
 (31 2)  (905 274)  (905 274)  routing T_17_17.lc_trk_g0_6 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 274)  (906 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (910 274)  (910 274)  LC_1 Logic Functioning bit
 (38 2)  (912 274)  (912 274)  LC_1 Logic Functioning bit
 (40 2)  (914 274)  (914 274)  LC_1 Logic Functioning bit
 (41 2)  (915 274)  (915 274)  LC_1 Logic Functioning bit
 (42 2)  (916 274)  (916 274)  LC_1 Logic Functioning bit
 (43 2)  (917 274)  (917 274)  LC_1 Logic Functioning bit
 (12 3)  (886 275)  (886 275)  routing T_17_17.sp4_h_r_2 <X> T_17_17.sp4_v_t_39
 (22 3)  (896 275)  (896 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (897 275)  (897 275)  routing T_17_17.sp4_v_b_6 <X> T_17_17.lc_trk_g0_6
 (28 3)  (902 275)  (902 275)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 275)  (903 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 275)  (905 275)  routing T_17_17.lc_trk_g0_6 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (37 3)  (911 275)  (911 275)  LC_1 Logic Functioning bit
 (39 3)  (913 275)  (913 275)  LC_1 Logic Functioning bit
 (40 3)  (914 275)  (914 275)  LC_1 Logic Functioning bit
 (41 3)  (915 275)  (915 275)  LC_1 Logic Functioning bit
 (42 3)  (916 275)  (916 275)  LC_1 Logic Functioning bit
 (43 3)  (917 275)  (917 275)  LC_1 Logic Functioning bit
 (46 3)  (920 275)  (920 275)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (11 4)  (885 276)  (885 276)  routing T_17_17.sp4_v_t_39 <X> T_17_17.sp4_v_b_5
 (12 5)  (886 277)  (886 277)  routing T_17_17.sp4_v_t_39 <X> T_17_17.sp4_v_b_5
 (17 10)  (891 282)  (891 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (892 283)  (892 283)  routing T_17_17.sp4_r_v_b_37 <X> T_17_17.lc_trk_g2_5


LogicTile_31_17

 (3 4)  (1621 276)  (1621 276)  routing T_31_17.sp12_v_t_23 <X> T_31_17.sp12_h_r_0
 (19 13)  (1637 285)  (1637 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


IO_Tile_33_17

 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (13 1)  (1739 273)  (1739 273)  routing T_33_17.span4_horz_25 <X> T_33_17.span4_vert_b_0
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 6)  (14 262)  (14 262)  IO control bit: GIOLEFT1_IE_1

 (16 9)  (1 265)  (1 265)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit


LogicTile_2_16

 (3 4)  (75 260)  (75 260)  routing T_2_16.sp12_v_t_23 <X> T_2_16.sp12_h_r_0


LogicTile_6_16

 (2 0)  (290 256)  (290 256)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (2 8)  (290 264)  (290 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_7_16

 (13 9)  (355 265)  (355 265)  routing T_7_16.sp4_v_t_38 <X> T_7_16.sp4_h_r_8


RAM_Tile_8_16

 (2 4)  (398 260)  (398 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 4)  (399 260)  (399 260)  routing T_8_16.sp12_v_b_0 <X> T_8_16.sp12_h_r_0
 (3 5)  (399 261)  (399 261)  routing T_8_16.sp12_v_b_0 <X> T_8_16.sp12_h_r_0
 (10 12)  (406 268)  (406 268)  routing T_8_16.sp4_v_t_40 <X> T_8_16.sp4_h_r_10


LogicTile_9_16

 (15 0)  (453 256)  (453 256)  routing T_9_16.top_op_1 <X> T_9_16.lc_trk_g0_1
 (17 0)  (455 256)  (455 256)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (459 256)  (459 256)  routing T_9_16.sp12_h_r_3 <X> T_9_16.lc_trk_g0_3
 (22 0)  (460 256)  (460 256)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (462 256)  (462 256)  routing T_9_16.sp12_h_r_3 <X> T_9_16.lc_trk_g0_3
 (18 1)  (456 257)  (456 257)  routing T_9_16.top_op_1 <X> T_9_16.lc_trk_g0_1
 (21 1)  (459 257)  (459 257)  routing T_9_16.sp12_h_r_3 <X> T_9_16.lc_trk_g0_3
 (25 2)  (463 258)  (463 258)  routing T_9_16.sp4_v_t_3 <X> T_9_16.lc_trk_g0_6
 (15 3)  (453 259)  (453 259)  routing T_9_16.sp4_v_t_9 <X> T_9_16.lc_trk_g0_4
 (16 3)  (454 259)  (454 259)  routing T_9_16.sp4_v_t_9 <X> T_9_16.lc_trk_g0_4
 (17 3)  (455 259)  (455 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (460 259)  (460 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (461 259)  (461 259)  routing T_9_16.sp4_v_t_3 <X> T_9_16.lc_trk_g0_6
 (25 3)  (463 259)  (463 259)  routing T_9_16.sp4_v_t_3 <X> T_9_16.lc_trk_g0_6
 (13 4)  (451 260)  (451 260)  routing T_9_16.sp4_h_l_40 <X> T_9_16.sp4_v_b_5
 (26 4)  (464 260)  (464 260)  routing T_9_16.lc_trk_g0_4 <X> T_9_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (467 260)  (467 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 260)  (470 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 260)  (471 260)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 260)  (472 260)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (473 260)  (473 260)  routing T_9_16.lc_trk_g1_7 <X> T_9_16.input_2_2
 (38 4)  (476 260)  (476 260)  LC_2 Logic Functioning bit
 (47 4)  (485 260)  (485 260)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (12 5)  (450 261)  (450 261)  routing T_9_16.sp4_h_l_40 <X> T_9_16.sp4_v_b_5
 (17 5)  (455 261)  (455 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (29 5)  (467 261)  (467 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (470 261)  (470 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (472 261)  (472 261)  routing T_9_16.lc_trk_g1_7 <X> T_9_16.input_2_2
 (35 5)  (473 261)  (473 261)  routing T_9_16.lc_trk_g1_7 <X> T_9_16.input_2_2
 (16 6)  (454 262)  (454 262)  routing T_9_16.sp4_v_b_13 <X> T_9_16.lc_trk_g1_5
 (17 6)  (455 262)  (455 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (456 262)  (456 262)  routing T_9_16.sp4_v_b_13 <X> T_9_16.lc_trk_g1_5
 (22 6)  (460 262)  (460 262)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (461 262)  (461 262)  routing T_9_16.sp12_h_r_23 <X> T_9_16.lc_trk_g1_7
 (18 7)  (456 263)  (456 263)  routing T_9_16.sp4_v_b_13 <X> T_9_16.lc_trk_g1_5
 (21 7)  (459 263)  (459 263)  routing T_9_16.sp12_h_r_23 <X> T_9_16.lc_trk_g1_7
 (6 8)  (444 264)  (444 264)  routing T_9_16.sp4_v_t_38 <X> T_9_16.sp4_v_b_6
 (5 9)  (443 265)  (443 265)  routing T_9_16.sp4_v_t_38 <X> T_9_16.sp4_v_b_6
 (9 9)  (447 265)  (447 265)  routing T_9_16.sp4_v_t_46 <X> T_9_16.sp4_v_b_7
 (10 9)  (448 265)  (448 265)  routing T_9_16.sp4_v_t_46 <X> T_9_16.sp4_v_b_7
 (12 12)  (450 268)  (450 268)  routing T_9_16.sp4_v_t_46 <X> T_9_16.sp4_h_r_11
 (8 13)  (446 269)  (446 269)  routing T_9_16.sp4_v_t_42 <X> T_9_16.sp4_v_b_10
 (10 13)  (448 269)  (448 269)  routing T_9_16.sp4_v_t_42 <X> T_9_16.sp4_v_b_10
 (14 13)  (452 269)  (452 269)  routing T_9_16.sp4_r_v_b_40 <X> T_9_16.lc_trk_g3_0
 (17 13)  (455 269)  (455 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (29 14)  (467 270)  (467 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 270)  (468 270)  routing T_9_16.lc_trk_g0_6 <X> T_9_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 270)  (469 270)  routing T_9_16.lc_trk_g1_5 <X> T_9_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 270)  (470 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 270)  (472 270)  routing T_9_16.lc_trk_g1_5 <X> T_9_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 270)  (474 270)  LC_7 Logic Functioning bit
 (47 14)  (485 270)  (485 270)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (5 15)  (443 271)  (443 271)  routing T_9_16.sp4_h_l_44 <X> T_9_16.sp4_v_t_44
 (26 15)  (464 271)  (464 271)  routing T_9_16.lc_trk_g0_3 <X> T_9_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 271)  (467 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 271)  (468 271)  routing T_9_16.lc_trk_g0_6 <X> T_9_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (470 271)  (470 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (472 271)  (472 271)  routing T_9_16.lc_trk_g1_0 <X> T_9_16.input_2_7


LogicTile_10_16

 (17 0)  (509 256)  (509 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 0)  (513 256)  (513 256)  routing T_10_16.wire_logic_cluster/lc_3/out <X> T_10_16.lc_trk_g0_3
 (22 0)  (514 256)  (514 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (518 256)  (518 256)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (521 256)  (521 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 256)  (523 256)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 256)  (524 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 256)  (525 256)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 256)  (526 256)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 256)  (527 256)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.input_2_0
 (36 0)  (528 256)  (528 256)  LC_0 Logic Functioning bit
 (46 0)  (538 256)  (538 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (53 0)  (545 256)  (545 256)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (14 1)  (506 257)  (506 257)  routing T_10_16.sp12_h_r_16 <X> T_10_16.lc_trk_g0_0
 (16 1)  (508 257)  (508 257)  routing T_10_16.sp12_h_r_16 <X> T_10_16.lc_trk_g0_0
 (17 1)  (509 257)  (509 257)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (26 1)  (518 257)  (518 257)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 257)  (519 257)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 257)  (520 257)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 257)  (521 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 257)  (522 257)  routing T_10_16.lc_trk_g0_3 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (523 257)  (523 257)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 257)  (524 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (526 257)  (526 257)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.input_2_0
 (35 1)  (527 257)  (527 257)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.input_2_0
 (48 1)  (540 257)  (540 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (14 2)  (506 258)  (506 258)  routing T_10_16.sp12_h_l_3 <X> T_10_16.lc_trk_g0_4
 (14 3)  (506 259)  (506 259)  routing T_10_16.sp12_h_l_3 <X> T_10_16.lc_trk_g0_4
 (15 3)  (507 259)  (507 259)  routing T_10_16.sp12_h_l_3 <X> T_10_16.lc_trk_g0_4
 (17 3)  (509 259)  (509 259)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (22 4)  (514 260)  (514 260)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (516 260)  (516 260)  routing T_10_16.top_op_3 <X> T_10_16.lc_trk_g1_3
 (14 5)  (506 261)  (506 261)  routing T_10_16.sp12_h_r_16 <X> T_10_16.lc_trk_g1_0
 (16 5)  (508 261)  (508 261)  routing T_10_16.sp12_h_r_16 <X> T_10_16.lc_trk_g1_0
 (17 5)  (509 261)  (509 261)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (21 5)  (513 261)  (513 261)  routing T_10_16.top_op_3 <X> T_10_16.lc_trk_g1_3
 (21 6)  (513 262)  (513 262)  routing T_10_16.wire_logic_cluster/lc_7/out <X> T_10_16.lc_trk_g1_7
 (22 6)  (514 262)  (514 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (521 262)  (521 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 262)  (522 262)  routing T_10_16.lc_trk_g0_4 <X> T_10_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 262)  (524 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 262)  (525 262)  routing T_10_16.lc_trk_g2_0 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (3 7)  (495 263)  (495 263)  routing T_10_16.sp12_h_l_23 <X> T_10_16.sp12_v_t_23
 (26 7)  (518 263)  (518 263)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 263)  (519 263)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 263)  (520 263)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 263)  (521 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (524 263)  (524 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (525 263)  (525 263)  routing T_10_16.lc_trk_g3_0 <X> T_10_16.input_2_3
 (34 7)  (526 263)  (526 263)  routing T_10_16.lc_trk_g3_0 <X> T_10_16.input_2_3
 (40 7)  (532 263)  (532 263)  LC_3 Logic Functioning bit
 (14 8)  (506 264)  (506 264)  routing T_10_16.sp12_v_b_0 <X> T_10_16.lc_trk_g2_0
 (26 8)  (518 264)  (518 264)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (521 264)  (521 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (14 9)  (506 265)  (506 265)  routing T_10_16.sp12_v_b_0 <X> T_10_16.lc_trk_g2_0
 (15 9)  (507 265)  (507 265)  routing T_10_16.sp12_v_b_0 <X> T_10_16.lc_trk_g2_0
 (17 9)  (509 265)  (509 265)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (28 9)  (520 265)  (520 265)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 265)  (521 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (529 265)  (529 265)  LC_4 Logic Functioning bit
 (39 9)  (531 265)  (531 265)  LC_4 Logic Functioning bit
 (40 9)  (532 265)  (532 265)  LC_4 Logic Functioning bit
 (42 9)  (534 265)  (534 265)  LC_4 Logic Functioning bit
 (46 9)  (538 265)  (538 265)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 10)  (509 266)  (509 266)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (510 266)  (510 266)  routing T_10_16.bnl_op_5 <X> T_10_16.lc_trk_g2_5
 (22 10)  (514 266)  (514 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (518 266)  (518 266)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (28 10)  (520 266)  (520 266)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 266)  (521 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 266)  (522 266)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 266)  (524 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 266)  (526 266)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 266)  (528 266)  LC_5 Logic Functioning bit
 (37 10)  (529 266)  (529 266)  LC_5 Logic Functioning bit
 (38 10)  (530 266)  (530 266)  LC_5 Logic Functioning bit
 (39 10)  (531 266)  (531 266)  LC_5 Logic Functioning bit
 (40 10)  (532 266)  (532 266)  LC_5 Logic Functioning bit
 (42 10)  (534 266)  (534 266)  LC_5 Logic Functioning bit
 (50 10)  (542 266)  (542 266)  Cascade bit: LH_LC05_inmux02_5

 (16 11)  (508 267)  (508 267)  routing T_10_16.sp12_v_b_12 <X> T_10_16.lc_trk_g2_4
 (17 11)  (509 267)  (509 267)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (18 11)  (510 267)  (510 267)  routing T_10_16.bnl_op_5 <X> T_10_16.lc_trk_g2_5
 (22 11)  (514 267)  (514 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (515 267)  (515 267)  routing T_10_16.sp4_v_b_46 <X> T_10_16.lc_trk_g2_6
 (24 11)  (516 267)  (516 267)  routing T_10_16.sp4_v_b_46 <X> T_10_16.lc_trk_g2_6
 (26 11)  (518 267)  (518 267)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 267)  (520 267)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 267)  (521 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 267)  (522 267)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 267)  (523 267)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 267)  (528 267)  LC_5 Logic Functioning bit
 (37 11)  (529 267)  (529 267)  LC_5 Logic Functioning bit
 (38 11)  (530 267)  (530 267)  LC_5 Logic Functioning bit
 (39 11)  (531 267)  (531 267)  LC_5 Logic Functioning bit
 (41 11)  (533 267)  (533 267)  LC_5 Logic Functioning bit
 (42 11)  (534 267)  (534 267)  LC_5 Logic Functioning bit
 (43 11)  (535 267)  (535 267)  LC_5 Logic Functioning bit
 (25 12)  (517 268)  (517 268)  routing T_10_16.sp4_h_r_34 <X> T_10_16.lc_trk_g3_2
 (26 12)  (518 268)  (518 268)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (28 12)  (520 268)  (520 268)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 268)  (521 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 268)  (522 268)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 268)  (524 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 268)  (526 268)  routing T_10_16.lc_trk_g1_0 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 268)  (527 268)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.input_2_6
 (36 12)  (528 268)  (528 268)  LC_6 Logic Functioning bit
 (46 12)  (538 268)  (538 268)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (17 13)  (509 269)  (509 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (514 269)  (514 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (515 269)  (515 269)  routing T_10_16.sp4_h_r_34 <X> T_10_16.lc_trk_g3_2
 (24 13)  (516 269)  (516 269)  routing T_10_16.sp4_h_r_34 <X> T_10_16.lc_trk_g3_2
 (26 13)  (518 269)  (518 269)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 269)  (519 269)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 269)  (520 269)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 269)  (521 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (524 269)  (524 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (525 269)  (525 269)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.input_2_6
 (34 13)  (526 269)  (526 269)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.input_2_6
 (14 14)  (506 270)  (506 270)  routing T_10_16.sp12_v_t_3 <X> T_10_16.lc_trk_g3_4
 (15 14)  (507 270)  (507 270)  routing T_10_16.sp4_h_r_45 <X> T_10_16.lc_trk_g3_5
 (16 14)  (508 270)  (508 270)  routing T_10_16.sp4_h_r_45 <X> T_10_16.lc_trk_g3_5
 (17 14)  (509 270)  (509 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (510 270)  (510 270)  routing T_10_16.sp4_h_r_45 <X> T_10_16.lc_trk_g3_5
 (22 14)  (514 270)  (514 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (517 270)  (517 270)  routing T_10_16.sp4_h_r_46 <X> T_10_16.lc_trk_g3_6
 (26 14)  (518 270)  (518 270)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_7/in_0
 (29 14)  (521 270)  (521 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 270)  (523 270)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 270)  (524 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 270)  (525 270)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 270)  (526 270)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.wire_logic_cluster/lc_7/in_3
 (14 15)  (506 271)  (506 271)  routing T_10_16.sp12_v_t_3 <X> T_10_16.lc_trk_g3_4
 (15 15)  (507 271)  (507 271)  routing T_10_16.sp12_v_t_3 <X> T_10_16.lc_trk_g3_4
 (17 15)  (509 271)  (509 271)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (18 15)  (510 271)  (510 271)  routing T_10_16.sp4_h_r_45 <X> T_10_16.lc_trk_g3_5
 (22 15)  (514 271)  (514 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (515 271)  (515 271)  routing T_10_16.sp4_h_r_46 <X> T_10_16.lc_trk_g3_6
 (24 15)  (516 271)  (516 271)  routing T_10_16.sp4_h_r_46 <X> T_10_16.lc_trk_g3_6
 (25 15)  (517 271)  (517 271)  routing T_10_16.sp4_h_r_46 <X> T_10_16.lc_trk_g3_6
 (27 15)  (519 271)  (519 271)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 271)  (520 271)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 271)  (521 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (36 15)  (528 271)  (528 271)  LC_7 Logic Functioning bit
 (38 15)  (530 271)  (530 271)  LC_7 Logic Functioning bit


LogicTile_11_16

 (22 0)  (568 256)  (568 256)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (569 256)  (569 256)  routing T_11_16.sp12_h_l_16 <X> T_11_16.lc_trk_g0_3
 (8 1)  (554 257)  (554 257)  routing T_11_16.sp4_h_l_42 <X> T_11_16.sp4_v_b_1
 (9 1)  (555 257)  (555 257)  routing T_11_16.sp4_h_l_42 <X> T_11_16.sp4_v_b_1
 (10 1)  (556 257)  (556 257)  routing T_11_16.sp4_h_l_42 <X> T_11_16.sp4_v_b_1
 (21 1)  (567 257)  (567 257)  routing T_11_16.sp12_h_l_16 <X> T_11_16.lc_trk_g0_3
 (16 2)  (562 258)  (562 258)  routing T_11_16.sp4_v_b_5 <X> T_11_16.lc_trk_g0_5
 (17 2)  (563 258)  (563 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (564 258)  (564 258)  routing T_11_16.sp4_v_b_5 <X> T_11_16.lc_trk_g0_5
 (22 3)  (568 259)  (568 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (569 259)  (569 259)  routing T_11_16.sp4_v_b_22 <X> T_11_16.lc_trk_g0_6
 (24 3)  (570 259)  (570 259)  routing T_11_16.sp4_v_b_22 <X> T_11_16.lc_trk_g0_6
 (11 4)  (557 260)  (557 260)  routing T_11_16.sp4_h_l_46 <X> T_11_16.sp4_v_b_5
 (13 4)  (559 260)  (559 260)  routing T_11_16.sp4_h_l_46 <X> T_11_16.sp4_v_b_5
 (21 4)  (567 260)  (567 260)  routing T_11_16.sp4_h_r_11 <X> T_11_16.lc_trk_g1_3
 (22 4)  (568 260)  (568 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (569 260)  (569 260)  routing T_11_16.sp4_h_r_11 <X> T_11_16.lc_trk_g1_3
 (24 4)  (570 260)  (570 260)  routing T_11_16.sp4_h_r_11 <X> T_11_16.lc_trk_g1_3
 (29 4)  (575 260)  (575 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 260)  (576 260)  routing T_11_16.lc_trk_g0_5 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 260)  (577 260)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 260)  (578 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 260)  (579 260)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (37 4)  (583 260)  (583 260)  LC_2 Logic Functioning bit
 (39 4)  (585 260)  (585 260)  LC_2 Logic Functioning bit
 (46 4)  (592 260)  (592 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (12 5)  (558 261)  (558 261)  routing T_11_16.sp4_h_l_46 <X> T_11_16.sp4_v_b_5
 (31 5)  (577 261)  (577 261)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (37 5)  (583 261)  (583 261)  LC_2 Logic Functioning bit
 (39 5)  (585 261)  (585 261)  LC_2 Logic Functioning bit
 (22 6)  (568 262)  (568 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (569 262)  (569 262)  routing T_11_16.sp4_v_b_23 <X> T_11_16.lc_trk_g1_7
 (24 6)  (570 262)  (570 262)  routing T_11_16.sp4_v_b_23 <X> T_11_16.lc_trk_g1_7
 (28 6)  (574 262)  (574 262)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 262)  (575 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 262)  (576 262)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 262)  (578 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 262)  (580 262)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (42 6)  (588 262)  (588 262)  LC_3 Logic Functioning bit
 (46 6)  (592 262)  (592 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (594 262)  (594 262)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (596 262)  (596 262)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (572 263)  (572 263)  routing T_11_16.lc_trk_g0_3 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 263)  (575 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 263)  (576 263)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 263)  (577 263)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (16 8)  (562 264)  (562 264)  routing T_11_16.sp4_v_b_33 <X> T_11_16.lc_trk_g2_1
 (17 8)  (563 264)  (563 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (564 264)  (564 264)  routing T_11_16.sp4_v_b_33 <X> T_11_16.lc_trk_g2_1
 (27 8)  (573 264)  (573 264)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 264)  (574 264)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 264)  (575 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 264)  (576 264)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 264)  (578 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (581 264)  (581 264)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.input_2_4
 (51 8)  (597 264)  (597 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (564 265)  (564 265)  routing T_11_16.sp4_v_b_33 <X> T_11_16.lc_trk_g2_1
 (26 9)  (572 265)  (572 265)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 265)  (573 265)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 265)  (575 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 265)  (576 265)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 265)  (577 265)  routing T_11_16.lc_trk_g0_3 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 265)  (578 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (580 265)  (580 265)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.input_2_4
 (35 9)  (581 265)  (581 265)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.input_2_4
 (41 9)  (587 265)  (587 265)  LC_4 Logic Functioning bit
 (21 10)  (567 266)  (567 266)  routing T_11_16.sp4_h_l_34 <X> T_11_16.lc_trk_g2_7
 (22 10)  (568 266)  (568 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (569 266)  (569 266)  routing T_11_16.sp4_h_l_34 <X> T_11_16.lc_trk_g2_7
 (24 10)  (570 266)  (570 266)  routing T_11_16.sp4_h_l_34 <X> T_11_16.lc_trk_g2_7
 (25 10)  (571 266)  (571 266)  routing T_11_16.sp4_v_b_30 <X> T_11_16.lc_trk_g2_6
 (27 10)  (573 266)  (573 266)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 266)  (575 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 266)  (578 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 266)  (579 266)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 266)  (580 266)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 266)  (581 266)  routing T_11_16.lc_trk_g0_5 <X> T_11_16.input_2_5
 (36 10)  (582 266)  (582 266)  LC_5 Logic Functioning bit
 (47 10)  (593 266)  (593 266)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (21 11)  (567 267)  (567 267)  routing T_11_16.sp4_h_l_34 <X> T_11_16.lc_trk_g2_7
 (22 11)  (568 267)  (568 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (569 267)  (569 267)  routing T_11_16.sp4_v_b_30 <X> T_11_16.lc_trk_g2_6
 (26 11)  (572 267)  (572 267)  routing T_11_16.lc_trk_g0_3 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 267)  (575 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 267)  (576 267)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 267)  (577 267)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 267)  (578 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (12 12)  (558 268)  (558 268)  routing T_11_16.sp4_h_l_45 <X> T_11_16.sp4_h_r_11
 (16 12)  (562 268)  (562 268)  routing T_11_16.sp4_v_t_12 <X> T_11_16.lc_trk_g3_1
 (17 12)  (563 268)  (563 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (564 268)  (564 268)  routing T_11_16.sp4_v_t_12 <X> T_11_16.lc_trk_g3_1
 (21 12)  (567 268)  (567 268)  routing T_11_16.sp4_v_t_22 <X> T_11_16.lc_trk_g3_3
 (22 12)  (568 268)  (568 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (569 268)  (569 268)  routing T_11_16.sp4_v_t_22 <X> T_11_16.lc_trk_g3_3
 (13 13)  (559 269)  (559 269)  routing T_11_16.sp4_h_l_45 <X> T_11_16.sp4_h_r_11
 (21 13)  (567 269)  (567 269)  routing T_11_16.sp4_v_t_22 <X> T_11_16.lc_trk_g3_3
 (12 14)  (558 270)  (558 270)  routing T_11_16.sp4_v_t_46 <X> T_11_16.sp4_h_l_46
 (25 14)  (571 270)  (571 270)  routing T_11_16.sp4_v_b_30 <X> T_11_16.lc_trk_g3_6
 (27 14)  (573 270)  (573 270)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 270)  (574 270)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 270)  (575 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 270)  (577 270)  routing T_11_16.lc_trk_g0_6 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 270)  (578 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (582 270)  (582 270)  LC_7 Logic Functioning bit
 (38 14)  (584 270)  (584 270)  LC_7 Logic Functioning bit
 (11 15)  (557 271)  (557 271)  routing T_11_16.sp4_v_t_46 <X> T_11_16.sp4_h_l_46
 (22 15)  (568 271)  (568 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (569 271)  (569 271)  routing T_11_16.sp4_v_b_30 <X> T_11_16.lc_trk_g3_6
 (28 15)  (574 271)  (574 271)  routing T_11_16.lc_trk_g2_1 <X> T_11_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 271)  (575 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 271)  (577 271)  routing T_11_16.lc_trk_g0_6 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (40 15)  (586 271)  (586 271)  LC_7 Logic Functioning bit
 (42 15)  (588 271)  (588 271)  LC_7 Logic Functioning bit
 (46 15)  (592 271)  (592 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_12_16

 (31 0)  (631 256)  (631 256)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 256)  (632 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 256)  (634 256)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (637 256)  (637 256)  LC_0 Logic Functioning bit
 (39 0)  (639 256)  (639 256)  LC_0 Logic Functioning bit
 (41 0)  (641 256)  (641 256)  LC_0 Logic Functioning bit
 (14 1)  (614 257)  (614 257)  routing T_12_16.sp4_r_v_b_35 <X> T_12_16.lc_trk_g0_0
 (17 1)  (617 257)  (617 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (622 257)  (622 257)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (624 257)  (624 257)  routing T_12_16.bot_op_2 <X> T_12_16.lc_trk_g0_2
 (26 1)  (626 257)  (626 257)  routing T_12_16.lc_trk_g0_2 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 257)  (629 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 257)  (632 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (633 257)  (633 257)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.input_2_0
 (34 1)  (634 257)  (634 257)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.input_2_0
 (36 1)  (636 257)  (636 257)  LC_0 Logic Functioning bit
 (38 1)  (638 257)  (638 257)  LC_0 Logic Functioning bit
 (40 1)  (640 257)  (640 257)  LC_0 Logic Functioning bit
 (17 2)  (617 258)  (617 258)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (26 2)  (626 258)  (626 258)  routing T_12_16.lc_trk_g0_5 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (36 2)  (636 258)  (636 258)  LC_1 Logic Functioning bit
 (38 2)  (638 258)  (638 258)  LC_1 Logic Functioning bit
 (39 2)  (639 258)  (639 258)  LC_1 Logic Functioning bit
 (40 2)  (640 258)  (640 258)  LC_1 Logic Functioning bit
 (41 2)  (641 258)  (641 258)  LC_1 Logic Functioning bit
 (43 2)  (643 258)  (643 258)  LC_1 Logic Functioning bit
 (46 2)  (646 258)  (646 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (650 258)  (650 258)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (614 259)  (614 259)  routing T_12_16.sp12_h_r_20 <X> T_12_16.lc_trk_g0_4
 (16 3)  (616 259)  (616 259)  routing T_12_16.sp12_h_r_20 <X> T_12_16.lc_trk_g0_4
 (17 3)  (617 259)  (617 259)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (29 3)  (629 259)  (629 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (37 3)  (637 259)  (637 259)  LC_1 Logic Functioning bit
 (38 3)  (638 259)  (638 259)  LC_1 Logic Functioning bit
 (39 3)  (639 259)  (639 259)  LC_1 Logic Functioning bit
 (40 3)  (640 259)  (640 259)  LC_1 Logic Functioning bit
 (41 3)  (641 259)  (641 259)  LC_1 Logic Functioning bit
 (42 3)  (642 259)  (642 259)  LC_1 Logic Functioning bit
 (25 4)  (625 260)  (625 260)  routing T_12_16.bnr_op_2 <X> T_12_16.lc_trk_g1_2
 (26 4)  (626 260)  (626 260)  routing T_12_16.lc_trk_g0_4 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (28 4)  (628 260)  (628 260)  routing T_12_16.lc_trk_g2_1 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 260)  (629 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 260)  (631 260)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 260)  (632 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 260)  (634 260)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 260)  (636 260)  LC_2 Logic Functioning bit
 (37 4)  (637 260)  (637 260)  LC_2 Logic Functioning bit
 (38 4)  (638 260)  (638 260)  LC_2 Logic Functioning bit
 (39 4)  (639 260)  (639 260)  LC_2 Logic Functioning bit
 (40 4)  (640 260)  (640 260)  LC_2 Logic Functioning bit
 (41 4)  (641 260)  (641 260)  LC_2 Logic Functioning bit
 (42 4)  (642 260)  (642 260)  LC_2 Logic Functioning bit
 (43 4)  (643 260)  (643 260)  LC_2 Logic Functioning bit
 (51 4)  (651 260)  (651 260)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (22 5)  (622 261)  (622 261)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (625 261)  (625 261)  routing T_12_16.bnr_op_2 <X> T_12_16.lc_trk_g1_2
 (29 5)  (629 261)  (629 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 261)  (631 261)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 261)  (632 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (633 261)  (633 261)  routing T_12_16.lc_trk_g2_0 <X> T_12_16.input_2_2
 (36 5)  (636 261)  (636 261)  LC_2 Logic Functioning bit
 (37 5)  (637 261)  (637 261)  LC_2 Logic Functioning bit
 (38 5)  (638 261)  (638 261)  LC_2 Logic Functioning bit
 (39 5)  (639 261)  (639 261)  LC_2 Logic Functioning bit
 (40 5)  (640 261)  (640 261)  LC_2 Logic Functioning bit
 (42 5)  (642 261)  (642 261)  LC_2 Logic Functioning bit
 (43 5)  (643 261)  (643 261)  LC_2 Logic Functioning bit
 (25 6)  (625 262)  (625 262)  routing T_12_16.sp4_h_l_11 <X> T_12_16.lc_trk_g1_6
 (26 6)  (626 262)  (626 262)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 262)  (627 262)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 262)  (628 262)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 262)  (629 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 262)  (632 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (15 7)  (615 263)  (615 263)  routing T_12_16.bot_op_4 <X> T_12_16.lc_trk_g1_4
 (17 7)  (617 263)  (617 263)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (622 263)  (622 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (623 263)  (623 263)  routing T_12_16.sp4_h_l_11 <X> T_12_16.lc_trk_g1_6
 (24 7)  (624 263)  (624 263)  routing T_12_16.sp4_h_l_11 <X> T_12_16.lc_trk_g1_6
 (25 7)  (625 263)  (625 263)  routing T_12_16.sp4_h_l_11 <X> T_12_16.lc_trk_g1_6
 (27 7)  (627 263)  (627 263)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 263)  (629 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 263)  (631 263)  routing T_12_16.lc_trk_g0_2 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (41 7)  (641 263)  (641 263)  LC_3 Logic Functioning bit
 (43 7)  (643 263)  (643 263)  LC_3 Logic Functioning bit
 (1 8)  (601 264)  (601 264)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (9 8)  (609 264)  (609 264)  routing T_12_16.sp4_h_l_41 <X> T_12_16.sp4_h_r_7
 (10 8)  (610 264)  (610 264)  routing T_12_16.sp4_h_l_41 <X> T_12_16.sp4_h_r_7
 (15 8)  (615 264)  (615 264)  routing T_12_16.sp4_h_r_33 <X> T_12_16.lc_trk_g2_1
 (16 8)  (616 264)  (616 264)  routing T_12_16.sp4_h_r_33 <X> T_12_16.lc_trk_g2_1
 (17 8)  (617 264)  (617 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (618 264)  (618 264)  routing T_12_16.sp4_h_r_33 <X> T_12_16.lc_trk_g2_1
 (26 8)  (626 264)  (626 264)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 264)  (627 264)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 264)  (628 264)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 264)  (629 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 264)  (630 264)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 264)  (632 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 264)  (634 264)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (37 8)  (637 264)  (637 264)  LC_4 Logic Functioning bit
 (39 8)  (639 264)  (639 264)  LC_4 Logic Functioning bit
 (40 8)  (640 264)  (640 264)  LC_4 Logic Functioning bit
 (42 8)  (642 264)  (642 264)  LC_4 Logic Functioning bit
 (46 8)  (646 264)  (646 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (647 264)  (647 264)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (650 264)  (650 264)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (651 264)  (651 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (1 9)  (601 265)  (601 265)  routing T_12_16.glb_netwk_4 <X> T_12_16.glb2local_1
 (4 9)  (604 265)  (604 265)  routing T_12_16.sp4_h_l_47 <X> T_12_16.sp4_h_r_6
 (6 9)  (606 265)  (606 265)  routing T_12_16.sp4_h_l_47 <X> T_12_16.sp4_h_r_6
 (14 9)  (614 265)  (614 265)  routing T_12_16.sp4_r_v_b_32 <X> T_12_16.lc_trk_g2_0
 (17 9)  (617 265)  (617 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (622 265)  (622 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (623 265)  (623 265)  routing T_12_16.sp4_v_b_42 <X> T_12_16.lc_trk_g2_2
 (24 9)  (624 265)  (624 265)  routing T_12_16.sp4_v_b_42 <X> T_12_16.lc_trk_g2_2
 (26 9)  (626 265)  (626 265)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 265)  (628 265)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 265)  (629 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 265)  (631 265)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 265)  (636 265)  LC_4 Logic Functioning bit
 (37 9)  (637 265)  (637 265)  LC_4 Logic Functioning bit
 (39 9)  (639 265)  (639 265)  LC_4 Logic Functioning bit
 (40 9)  (640 265)  (640 265)  LC_4 Logic Functioning bit
 (42 9)  (642 265)  (642 265)  LC_4 Logic Functioning bit
 (25 10)  (625 266)  (625 266)  routing T_12_16.sp4_v_b_38 <X> T_12_16.lc_trk_g2_6
 (29 10)  (629 266)  (629 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 266)  (632 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 266)  (633 266)  routing T_12_16.lc_trk_g2_2 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 266)  (635 266)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.input_2_5
 (36 10)  (636 266)  (636 266)  LC_5 Logic Functioning bit
 (22 11)  (622 267)  (622 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (623 267)  (623 267)  routing T_12_16.sp4_v_b_38 <X> T_12_16.lc_trk_g2_6
 (25 11)  (625 267)  (625 267)  routing T_12_16.sp4_v_b_38 <X> T_12_16.lc_trk_g2_6
 (31 11)  (631 267)  (631 267)  routing T_12_16.lc_trk_g2_2 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 267)  (632 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (633 267)  (633 267)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.input_2_5
 (34 11)  (634 267)  (634 267)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.input_2_5
 (35 11)  (635 267)  (635 267)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.input_2_5
 (36 11)  (636 267)  (636 267)  LC_5 Logic Functioning bit
 (5 12)  (605 268)  (605 268)  routing T_12_16.sp4_v_b_9 <X> T_12_16.sp4_h_r_9
 (17 12)  (617 268)  (617 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (26 12)  (626 268)  (626 268)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 268)  (627 268)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 268)  (628 268)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 268)  (629 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 268)  (630 268)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 268)  (632 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 268)  (633 268)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 268)  (634 268)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (38 12)  (638 268)  (638 268)  LC_6 Logic Functioning bit
 (6 13)  (606 269)  (606 269)  routing T_12_16.sp4_v_b_9 <X> T_12_16.sp4_h_r_9
 (18 13)  (618 269)  (618 269)  routing T_12_16.sp4_r_v_b_41 <X> T_12_16.lc_trk_g3_1
 (22 13)  (622 269)  (622 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (623 269)  (623 269)  routing T_12_16.sp4_v_b_42 <X> T_12_16.lc_trk_g3_2
 (24 13)  (624 269)  (624 269)  routing T_12_16.sp4_v_b_42 <X> T_12_16.lc_trk_g3_2
 (26 13)  (626 269)  (626 269)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 269)  (627 269)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 269)  (628 269)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 269)  (629 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 269)  (630 269)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 269)  (631 269)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 269)  (632 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (636 269)  (636 269)  LC_6 Logic Functioning bit
 (22 14)  (622 270)  (622 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (625 270)  (625 270)  routing T_12_16.sp4_v_b_30 <X> T_12_16.lc_trk_g3_6
 (17 15)  (617 271)  (617 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (622 271)  (622 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (623 271)  (623 271)  routing T_12_16.sp4_v_b_30 <X> T_12_16.lc_trk_g3_6


LogicTile_13_16

 (0 0)  (654 256)  (654 256)  Negative Clock bit

 (26 0)  (680 256)  (680 256)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 256)  (681 256)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 256)  (684 256)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 256)  (685 256)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 256)  (687 256)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 256)  (688 256)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 256)  (689 256)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.input_2_0
 (45 0)  (699 256)  (699 256)  LC_0 Logic Functioning bit
 (53 0)  (707 256)  (707 256)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (29 1)  (683 257)  (683 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 257)  (686 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (687 257)  (687 257)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.input_2_0
 (35 1)  (689 257)  (689 257)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.input_2_0
 (36 1)  (690 257)  (690 257)  LC_0 Logic Functioning bit
 (38 1)  (692 257)  (692 257)  LC_0 Logic Functioning bit
 (41 1)  (695 257)  (695 257)  LC_0 Logic Functioning bit
 (0 2)  (654 258)  (654 258)  routing T_13_16.glb_netwk_7 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (655 258)  (655 258)  routing T_13_16.glb_netwk_7 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (676 258)  (676 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (677 258)  (677 258)  routing T_13_16.sp4_v_b_23 <X> T_13_16.lc_trk_g0_7
 (24 2)  (678 258)  (678 258)  routing T_13_16.sp4_v_b_23 <X> T_13_16.lc_trk_g0_7
 (25 2)  (679 258)  (679 258)  routing T_13_16.lft_op_6 <X> T_13_16.lc_trk_g0_6
 (26 2)  (680 258)  (680 258)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 258)  (681 258)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 258)  (682 258)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 258)  (683 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 258)  (684 258)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 258)  (685 258)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 258)  (686 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (689 258)  (689 258)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.input_2_1
 (43 2)  (697 258)  (697 258)  LC_1 Logic Functioning bit
 (45 2)  (699 258)  (699 258)  LC_1 Logic Functioning bit
 (0 3)  (654 259)  (654 259)  routing T_13_16.glb_netwk_7 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (14 3)  (668 259)  (668 259)  routing T_13_16.sp12_h_r_20 <X> T_13_16.lc_trk_g0_4
 (16 3)  (670 259)  (670 259)  routing T_13_16.sp12_h_r_20 <X> T_13_16.lc_trk_g0_4
 (17 3)  (671 259)  (671 259)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (22 3)  (676 259)  (676 259)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (678 259)  (678 259)  routing T_13_16.lft_op_6 <X> T_13_16.lc_trk_g0_6
 (27 3)  (681 259)  (681 259)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 259)  (683 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 259)  (684 259)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 259)  (685 259)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 259)  (686 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (687 259)  (687 259)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.input_2_1
 (34 3)  (688 259)  (688 259)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.input_2_1
 (40 3)  (694 259)  (694 259)  LC_1 Logic Functioning bit
 (42 3)  (696 259)  (696 259)  LC_1 Logic Functioning bit
 (48 3)  (702 259)  (702 259)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (655 260)  (655 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (13 4)  (667 260)  (667 260)  routing T_13_16.sp4_h_l_40 <X> T_13_16.sp4_v_b_5
 (21 4)  (675 260)  (675 260)  routing T_13_16.sp12_h_r_3 <X> T_13_16.lc_trk_g1_3
 (22 4)  (676 260)  (676 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (678 260)  (678 260)  routing T_13_16.sp12_h_r_3 <X> T_13_16.lc_trk_g1_3
 (27 4)  (681 260)  (681 260)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 260)  (683 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 260)  (684 260)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 260)  (685 260)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 260)  (686 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (689 260)  (689 260)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.input_2_2
 (45 4)  (699 260)  (699 260)  LC_2 Logic Functioning bit
 (51 4)  (705 260)  (705 260)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (0 5)  (654 261)  (654 261)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_7/cen
 (1 5)  (655 261)  (655 261)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_7/cen
 (12 5)  (666 261)  (666 261)  routing T_13_16.sp4_h_l_40 <X> T_13_16.sp4_v_b_5
 (15 5)  (669 261)  (669 261)  routing T_13_16.sp4_v_t_5 <X> T_13_16.lc_trk_g1_0
 (16 5)  (670 261)  (670 261)  routing T_13_16.sp4_v_t_5 <X> T_13_16.lc_trk_g1_0
 (17 5)  (671 261)  (671 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (675 261)  (675 261)  routing T_13_16.sp12_h_r_3 <X> T_13_16.lc_trk_g1_3
 (28 5)  (682 261)  (682 261)  routing T_13_16.lc_trk_g2_0 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 261)  (683 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 261)  (685 261)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 261)  (686 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (687 261)  (687 261)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.input_2_2
 (34 5)  (688 261)  (688 261)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.input_2_2
 (38 5)  (692 261)  (692 261)  LC_2 Logic Functioning bit
 (41 5)  (695 261)  (695 261)  LC_2 Logic Functioning bit
 (43 5)  (697 261)  (697 261)  LC_2 Logic Functioning bit
 (15 6)  (669 262)  (669 262)  routing T_13_16.lft_op_5 <X> T_13_16.lc_trk_g1_5
 (17 6)  (671 262)  (671 262)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (672 262)  (672 262)  routing T_13_16.lft_op_5 <X> T_13_16.lc_trk_g1_5
 (15 7)  (669 263)  (669 263)  routing T_13_16.sp4_v_t_9 <X> T_13_16.lc_trk_g1_4
 (16 7)  (670 263)  (670 263)  routing T_13_16.sp4_v_t_9 <X> T_13_16.lc_trk_g1_4
 (17 7)  (671 263)  (671 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (14 8)  (668 264)  (668 264)  routing T_13_16.sp4_v_b_24 <X> T_13_16.lc_trk_g2_0
 (16 9)  (670 265)  (670 265)  routing T_13_16.sp4_v_b_24 <X> T_13_16.lc_trk_g2_0
 (17 9)  (671 265)  (671 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (25 10)  (679 266)  (679 266)  routing T_13_16.sp4_h_r_38 <X> T_13_16.lc_trk_g2_6
 (28 10)  (682 266)  (682 266)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 266)  (683 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 266)  (684 266)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 266)  (685 266)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 266)  (686 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 266)  (688 266)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 266)  (689 266)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.input_2_5
 (42 10)  (696 266)  (696 266)  LC_5 Logic Functioning bit
 (45 10)  (699 266)  (699 266)  LC_5 Logic Functioning bit
 (52 10)  (706 266)  (706 266)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (676 267)  (676 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (677 267)  (677 267)  routing T_13_16.sp4_h_r_38 <X> T_13_16.lc_trk_g2_6
 (24 11)  (678 267)  (678 267)  routing T_13_16.sp4_h_r_38 <X> T_13_16.lc_trk_g2_6
 (27 11)  (681 267)  (681 267)  routing T_13_16.lc_trk_g1_0 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 267)  (683 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 267)  (684 267)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 267)  (686 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (688 267)  (688 267)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.input_2_5
 (13 12)  (667 268)  (667 268)  routing T_13_16.sp4_h_l_46 <X> T_13_16.sp4_v_b_11
 (22 12)  (676 268)  (676 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (677 268)  (677 268)  routing T_13_16.sp4_v_t_30 <X> T_13_16.lc_trk_g3_3
 (24 12)  (678 268)  (678 268)  routing T_13_16.sp4_v_t_30 <X> T_13_16.lc_trk_g3_3
 (29 12)  (683 268)  (683 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 268)  (684 268)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 268)  (685 268)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 268)  (686 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 268)  (688 268)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 268)  (689 268)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.input_2_6
 (38 12)  (692 268)  (692 268)  LC_6 Logic Functioning bit
 (39 12)  (693 268)  (693 268)  LC_6 Logic Functioning bit
 (45 12)  (699 268)  (699 268)  LC_6 Logic Functioning bit
 (12 13)  (666 269)  (666 269)  routing T_13_16.sp4_h_l_46 <X> T_13_16.sp4_v_b_11
 (28 13)  (682 269)  (682 269)  routing T_13_16.lc_trk_g2_0 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 269)  (683 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 269)  (684 269)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (686 269)  (686 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (687 269)  (687 269)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.input_2_6
 (34 13)  (688 269)  (688 269)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.input_2_6
 (35 13)  (689 269)  (689 269)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.input_2_6
 (38 13)  (692 269)  (692 269)  LC_6 Logic Functioning bit
 (48 13)  (702 269)  (702 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (15 14)  (669 270)  (669 270)  routing T_13_16.sp4_h_r_45 <X> T_13_16.lc_trk_g3_5
 (16 14)  (670 270)  (670 270)  routing T_13_16.sp4_h_r_45 <X> T_13_16.lc_trk_g3_5
 (17 14)  (671 270)  (671 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (672 270)  (672 270)  routing T_13_16.sp4_h_r_45 <X> T_13_16.lc_trk_g3_5
 (21 14)  (675 270)  (675 270)  routing T_13_16.sp4_v_t_26 <X> T_13_16.lc_trk_g3_7
 (22 14)  (676 270)  (676 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (677 270)  (677 270)  routing T_13_16.sp4_v_t_26 <X> T_13_16.lc_trk_g3_7
 (29 14)  (683 270)  (683 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 270)  (684 270)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 270)  (686 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 270)  (687 270)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 270)  (688 270)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 270)  (689 270)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.input_2_7
 (42 14)  (696 270)  (696 270)  LC_7 Logic Functioning bit
 (45 14)  (699 270)  (699 270)  LC_7 Logic Functioning bit
 (14 15)  (668 271)  (668 271)  routing T_13_16.sp4_r_v_b_44 <X> T_13_16.lc_trk_g3_4
 (17 15)  (671 271)  (671 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (672 271)  (672 271)  routing T_13_16.sp4_h_r_45 <X> T_13_16.lc_trk_g3_5
 (21 15)  (675 271)  (675 271)  routing T_13_16.sp4_v_t_26 <X> T_13_16.lc_trk_g3_7
 (27 15)  (681 271)  (681 271)  routing T_13_16.lc_trk_g1_0 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 271)  (683 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 271)  (685 271)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 271)  (686 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (688 271)  (688 271)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.input_2_7
 (48 15)  (702 271)  (702 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_14_16

 (0 0)  (708 256)  (708 256)  Negative Clock bit

 (32 0)  (740 256)  (740 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 256)  (741 256)  routing T_14_16.lc_trk_g2_1 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 256)  (744 256)  LC_0 Logic Functioning bit
 (37 0)  (745 256)  (745 256)  LC_0 Logic Functioning bit
 (38 0)  (746 256)  (746 256)  LC_0 Logic Functioning bit
 (39 0)  (747 256)  (747 256)  LC_0 Logic Functioning bit
 (45 0)  (753 256)  (753 256)  LC_0 Logic Functioning bit
 (46 0)  (754 256)  (754 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (6 1)  (714 257)  (714 257)  routing T_14_16.sp4_h_l_37 <X> T_14_16.sp4_h_r_0
 (36 1)  (744 257)  (744 257)  LC_0 Logic Functioning bit
 (37 1)  (745 257)  (745 257)  LC_0 Logic Functioning bit
 (38 1)  (746 257)  (746 257)  LC_0 Logic Functioning bit
 (39 1)  (747 257)  (747 257)  LC_0 Logic Functioning bit
 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_7 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_7 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (708 259)  (708 259)  routing T_14_16.glb_netwk_7 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (0 4)  (708 260)  (708 260)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_7/cen
 (1 4)  (709 260)  (709 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (709 261)  (709 261)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_7/cen
 (15 8)  (723 264)  (723 264)  routing T_14_16.sp4_h_r_33 <X> T_14_16.lc_trk_g2_1
 (16 8)  (724 264)  (724 264)  routing T_14_16.sp4_h_r_33 <X> T_14_16.lc_trk_g2_1
 (17 8)  (725 264)  (725 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (726 264)  (726 264)  routing T_14_16.sp4_h_r_33 <X> T_14_16.lc_trk_g2_1
 (25 8)  (733 264)  (733 264)  routing T_14_16.sp4_h_r_42 <X> T_14_16.lc_trk_g2_2
 (22 9)  (730 265)  (730 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (731 265)  (731 265)  routing T_14_16.sp4_h_r_42 <X> T_14_16.lc_trk_g2_2
 (24 9)  (732 265)  (732 265)  routing T_14_16.sp4_h_r_42 <X> T_14_16.lc_trk_g2_2
 (25 9)  (733 265)  (733 265)  routing T_14_16.sp4_h_r_42 <X> T_14_16.lc_trk_g2_2
 (4 10)  (712 266)  (712 266)  routing T_14_16.sp4_h_r_0 <X> T_14_16.sp4_v_t_43
 (6 10)  (714 266)  (714 266)  routing T_14_16.sp4_h_r_0 <X> T_14_16.sp4_v_t_43
 (5 11)  (713 267)  (713 267)  routing T_14_16.sp4_h_r_0 <X> T_14_16.sp4_v_t_43
 (13 12)  (721 268)  (721 268)  routing T_14_16.sp4_h_l_46 <X> T_14_16.sp4_v_b_11
 (12 13)  (720 269)  (720 269)  routing T_14_16.sp4_h_l_46 <X> T_14_16.sp4_v_b_11
 (0 14)  (708 270)  (708 270)  routing T_14_16.glb_netwk_4 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 270)  (709 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_15_16

 (15 0)  (777 256)  (777 256)  routing T_15_16.sp4_h_r_1 <X> T_15_16.lc_trk_g0_1
 (16 0)  (778 256)  (778 256)  routing T_15_16.sp4_h_r_1 <X> T_15_16.lc_trk_g0_1
 (17 0)  (779 256)  (779 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (26 0)  (788 256)  (788 256)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 256)  (789 256)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 256)  (790 256)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 256)  (791 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 256)  (795 256)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 256)  (796 256)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 256)  (798 256)  LC_0 Logic Functioning bit
 (37 0)  (799 256)  (799 256)  LC_0 Logic Functioning bit
 (38 0)  (800 256)  (800 256)  LC_0 Logic Functioning bit
 (39 0)  (801 256)  (801 256)  LC_0 Logic Functioning bit
 (41 0)  (803 256)  (803 256)  LC_0 Logic Functioning bit
 (43 0)  (805 256)  (805 256)  LC_0 Logic Functioning bit
 (45 0)  (807 256)  (807 256)  LC_0 Logic Functioning bit
 (47 0)  (809 256)  (809 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (814 256)  (814 256)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (18 1)  (780 257)  (780 257)  routing T_15_16.sp4_h_r_1 <X> T_15_16.lc_trk_g0_1
 (26 1)  (788 257)  (788 257)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 257)  (790 257)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 257)  (791 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 257)  (793 257)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 257)  (794 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (796 257)  (796 257)  routing T_15_16.lc_trk_g1_1 <X> T_15_16.input_2_0
 (36 1)  (798 257)  (798 257)  LC_0 Logic Functioning bit
 (38 1)  (800 257)  (800 257)  LC_0 Logic Functioning bit
 (43 1)  (805 257)  (805 257)  LC_0 Logic Functioning bit
 (44 1)  (806 257)  (806 257)  LC_0 Logic Functioning bit
 (51 1)  (813 257)  (813 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_7 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_7 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (28 2)  (790 258)  (790 258)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 258)  (791 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 258)  (792 258)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 258)  (793 258)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 258)  (794 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (37 2)  (799 258)  (799 258)  LC_1 Logic Functioning bit
 (39 2)  (801 258)  (801 258)  LC_1 Logic Functioning bit
 (45 2)  (807 258)  (807 258)  LC_1 Logic Functioning bit
 (46 2)  (808 258)  (808 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (52 2)  (814 258)  (814 258)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (762 259)  (762 259)  routing T_15_16.glb_netwk_7 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (22 3)  (784 259)  (784 259)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (786 259)  (786 259)  routing T_15_16.bot_op_6 <X> T_15_16.lc_trk_g0_6
 (28 3)  (790 259)  (790 259)  routing T_15_16.lc_trk_g2_1 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 259)  (791 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 259)  (792 259)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 259)  (793 259)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (37 3)  (799 259)  (799 259)  LC_1 Logic Functioning bit
 (39 3)  (801 259)  (801 259)  LC_1 Logic Functioning bit
 (40 3)  (802 259)  (802 259)  LC_1 Logic Functioning bit
 (42 3)  (804 259)  (804 259)  LC_1 Logic Functioning bit
 (15 4)  (777 260)  (777 260)  routing T_15_16.bot_op_1 <X> T_15_16.lc_trk_g1_1
 (17 4)  (779 260)  (779 260)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (29 4)  (791 260)  (791 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 260)  (793 260)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 260)  (794 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 260)  (795 260)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 260)  (797 260)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.input_2_2
 (39 4)  (801 260)  (801 260)  LC_2 Logic Functioning bit
 (45 4)  (807 260)  (807 260)  LC_2 Logic Functioning bit
 (26 5)  (788 261)  (788 261)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 261)  (790 261)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 261)  (791 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (794 261)  (794 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (795 261)  (795 261)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.input_2_2
 (35 5)  (797 261)  (797 261)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.input_2_2
 (38 5)  (800 261)  (800 261)  LC_2 Logic Functioning bit
 (41 5)  (803 261)  (803 261)  LC_2 Logic Functioning bit
 (9 8)  (771 264)  (771 264)  routing T_15_16.sp4_v_t_42 <X> T_15_16.sp4_h_r_7
 (17 8)  (779 264)  (779 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 264)  (780 264)  routing T_15_16.wire_logic_cluster/lc_1/out <X> T_15_16.lc_trk_g2_1
 (25 8)  (787 264)  (787 264)  routing T_15_16.wire_logic_cluster/lc_2/out <X> T_15_16.lc_trk_g2_2
 (22 9)  (784 265)  (784 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (15 10)  (777 266)  (777 266)  routing T_15_16.sp4_v_t_32 <X> T_15_16.lc_trk_g2_5
 (16 10)  (778 266)  (778 266)  routing T_15_16.sp4_v_t_32 <X> T_15_16.lc_trk_g2_5
 (17 10)  (779 266)  (779 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 10)  (787 266)  (787 266)  routing T_15_16.wire_logic_cluster/lc_6/out <X> T_15_16.lc_trk_g2_6
 (22 11)  (784 267)  (784 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (14 12)  (776 268)  (776 268)  routing T_15_16.wire_logic_cluster/lc_0/out <X> T_15_16.lc_trk_g3_0
 (25 12)  (787 268)  (787 268)  routing T_15_16.wire_logic_cluster/lc_2/out <X> T_15_16.lc_trk_g3_2
 (32 12)  (794 268)  (794 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 268)  (795 268)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 268)  (796 268)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 268)  (798 268)  LC_6 Logic Functioning bit
 (37 12)  (799 268)  (799 268)  LC_6 Logic Functioning bit
 (38 12)  (800 268)  (800 268)  LC_6 Logic Functioning bit
 (39 12)  (801 268)  (801 268)  LC_6 Logic Functioning bit
 (45 12)  (807 268)  (807 268)  LC_6 Logic Functioning bit
 (17 13)  (779 269)  (779 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (784 269)  (784 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (793 269)  (793 269)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 269)  (798 269)  LC_6 Logic Functioning bit
 (37 13)  (799 269)  (799 269)  LC_6 Logic Functioning bit
 (38 13)  (800 269)  (800 269)  LC_6 Logic Functioning bit
 (39 13)  (801 269)  (801 269)  LC_6 Logic Functioning bit
 (0 14)  (762 270)  (762 270)  routing T_15_16.glb_netwk_4 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 270)  (763 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_16_16

 (0 0)  (816 256)  (816 256)  Negative Clock bit

 (26 0)  (842 256)  (842 256)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 256)  (843 256)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 256)  (845 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 256)  (848 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 256)  (849 256)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 256)  (850 256)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 256)  (851 256)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.input_2_0
 (41 0)  (857 256)  (857 256)  LC_0 Logic Functioning bit
 (43 0)  (859 256)  (859 256)  LC_0 Logic Functioning bit
 (26 1)  (842 257)  (842 257)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 257)  (845 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 257)  (846 257)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 257)  (847 257)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 257)  (848 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (849 257)  (849 257)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.input_2_0
 (40 1)  (856 257)  (856 257)  LC_0 Logic Functioning bit
 (42 1)  (858 257)  (858 257)  LC_0 Logic Functioning bit
 (43 1)  (859 257)  (859 257)  LC_0 Logic Functioning bit
 (0 2)  (816 258)  (816 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (1 2)  (817 258)  (817 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (832 258)  (832 258)  routing T_16_16.sp12_h_r_13 <X> T_16_16.lc_trk_g0_5
 (17 2)  (833 258)  (833 258)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (22 2)  (838 258)  (838 258)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (842 258)  (842 258)  routing T_16_16.lc_trk_g0_7 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (32 2)  (848 258)  (848 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 258)  (849 258)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 258)  (850 258)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (43 2)  (859 258)  (859 258)  LC_1 Logic Functioning bit
 (45 2)  (861 258)  (861 258)  LC_1 Logic Functioning bit
 (50 2)  (866 258)  (866 258)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (838 259)  (838 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (841 259)  (841 259)  routing T_16_16.sp4_r_v_b_30 <X> T_16_16.lc_trk_g0_6
 (26 3)  (842 259)  (842 259)  routing T_16_16.lc_trk_g0_7 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 259)  (845 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (42 3)  (858 259)  (858 259)  LC_1 Logic Functioning bit
 (25 4)  (841 260)  (841 260)  routing T_16_16.wire_logic_cluster/lc_2/out <X> T_16_16.lc_trk_g1_2
 (26 4)  (842 260)  (842 260)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (845 260)  (845 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 260)  (846 260)  routing T_16_16.lc_trk_g0_5 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 260)  (847 260)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 260)  (848 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 260)  (849 260)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 260)  (852 260)  LC_2 Logic Functioning bit
 (22 5)  (838 261)  (838 261)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (843 261)  (843 261)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 261)  (845 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (848 261)  (848 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (849 261)  (849 261)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.input_2_2
 (34 5)  (850 261)  (850 261)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.input_2_2
 (35 5)  (851 261)  (851 261)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.input_2_2
 (14 6)  (830 262)  (830 262)  routing T_16_16.wire_logic_cluster/lc_4/out <X> T_16_16.lc_trk_g1_4
 (16 6)  (832 262)  (832 262)  routing T_16_16.sp12_h_l_18 <X> T_16_16.lc_trk_g1_5
 (17 6)  (833 262)  (833 262)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (32 6)  (848 262)  (848 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 262)  (849 262)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 262)  (850 262)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 262)  (852 262)  LC_3 Logic Functioning bit
 (38 6)  (854 262)  (854 262)  LC_3 Logic Functioning bit
 (17 7)  (833 263)  (833 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (834 263)  (834 263)  routing T_16_16.sp12_h_l_18 <X> T_16_16.lc_trk_g1_5
 (27 7)  (843 263)  (843 263)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 263)  (844 263)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 263)  (845 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 263)  (847 263)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (37 7)  (853 263)  (853 263)  LC_3 Logic Functioning bit
 (39 7)  (855 263)  (855 263)  LC_3 Logic Functioning bit
 (29 8)  (845 264)  (845 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 264)  (846 264)  routing T_16_16.lc_trk_g0_7 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 264)  (847 264)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 264)  (848 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 264)  (850 264)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 264)  (852 264)  LC_4 Logic Functioning bit
 (38 8)  (854 264)  (854 264)  LC_4 Logic Functioning bit
 (41 8)  (857 264)  (857 264)  LC_4 Logic Functioning bit
 (43 8)  (859 264)  (859 264)  LC_4 Logic Functioning bit
 (45 8)  (861 264)  (861 264)  LC_4 Logic Functioning bit
 (50 8)  (866 264)  (866 264)  Cascade bit: LH_LC04_inmux02_5

 (27 9)  (843 265)  (843 265)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 265)  (844 265)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 265)  (845 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 265)  (846 265)  routing T_16_16.lc_trk_g0_7 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (36 9)  (852 265)  (852 265)  LC_4 Logic Functioning bit
 (37 9)  (853 265)  (853 265)  LC_4 Logic Functioning bit
 (39 9)  (855 265)  (855 265)  LC_4 Logic Functioning bit
 (40 9)  (856 265)  (856 265)  LC_4 Logic Functioning bit
 (42 9)  (858 265)  (858 265)  LC_4 Logic Functioning bit
 (14 10)  (830 266)  (830 266)  routing T_16_16.sp4_v_t_17 <X> T_16_16.lc_trk_g2_4
 (16 10)  (832 266)  (832 266)  routing T_16_16.sp4_v_b_37 <X> T_16_16.lc_trk_g2_5
 (17 10)  (833 266)  (833 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (834 266)  (834 266)  routing T_16_16.sp4_v_b_37 <X> T_16_16.lc_trk_g2_5
 (8 11)  (824 267)  (824 267)  routing T_16_16.sp4_h_l_42 <X> T_16_16.sp4_v_t_42
 (16 11)  (832 267)  (832 267)  routing T_16_16.sp4_v_t_17 <X> T_16_16.lc_trk_g2_4
 (17 11)  (833 267)  (833 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (18 11)  (834 267)  (834 267)  routing T_16_16.sp4_v_b_37 <X> T_16_16.lc_trk_g2_5
 (0 12)  (816 268)  (816 268)  routing T_16_16.glb_netwk_7 <X> T_16_16.glb2local_3
 (1 12)  (817 268)  (817 268)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_7 glb2local_3
 (14 12)  (830 268)  (830 268)  routing T_16_16.wire_logic_cluster/lc_0/out <X> T_16_16.lc_trk_g3_0
 (17 12)  (833 268)  (833 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 268)  (834 268)  routing T_16_16.wire_logic_cluster/lc_1/out <X> T_16_16.lc_trk_g3_1
 (22 12)  (838 268)  (838 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (0 13)  (816 269)  (816 269)  routing T_16_16.glb_netwk_7 <X> T_16_16.glb2local_3
 (1 13)  (817 269)  (817 269)  routing T_16_16.glb_netwk_7 <X> T_16_16.glb2local_3
 (17 13)  (833 269)  (833 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (838 269)  (838 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (841 269)  (841 269)  routing T_16_16.sp4_r_v_b_42 <X> T_16_16.lc_trk_g3_2
 (0 14)  (816 270)  (816 270)  routing T_16_16.glb_netwk_4 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 270)  (817 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (827 270)  (827 270)  routing T_16_16.sp4_h_l_43 <X> T_16_16.sp4_v_t_46


LogicTile_17_16

 (0 2)  (874 258)  (874 258)  routing T_17_16.glb_netwk_7 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (1 2)  (875 258)  (875 258)  routing T_17_16.glb_netwk_7 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (2 2)  (876 258)  (876 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (874 259)  (874 259)  routing T_17_16.glb_netwk_7 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (13 4)  (887 260)  (887 260)  routing T_17_16.sp4_h_l_40 <X> T_17_16.sp4_v_b_5
 (22 4)  (896 260)  (896 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (897 260)  (897 260)  routing T_17_16.sp4_v_b_19 <X> T_17_16.lc_trk_g1_3
 (24 4)  (898 260)  (898 260)  routing T_17_16.sp4_v_b_19 <X> T_17_16.lc_trk_g1_3
 (12 5)  (886 261)  (886 261)  routing T_17_16.sp4_h_l_40 <X> T_17_16.sp4_v_b_5
 (17 8)  (891 264)  (891 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (28 8)  (902 264)  (902 264)  routing T_17_16.lc_trk_g2_1 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 264)  (903 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 264)  (905 264)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 264)  (906 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 264)  (907 264)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (43 8)  (917 264)  (917 264)  LC_4 Logic Functioning bit
 (45 8)  (919 264)  (919 264)  LC_4 Logic Functioning bit
 (26 9)  (900 265)  (900 265)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 265)  (901 265)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 265)  (902 265)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 265)  (903 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (906 265)  (906 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (908 265)  (908 265)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.input_2_4
 (35 9)  (909 265)  (909 265)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.input_2_4
 (36 9)  (910 265)  (910 265)  LC_4 Logic Functioning bit
 (43 9)  (917 265)  (917 265)  LC_4 Logic Functioning bit
 (48 9)  (922 265)  (922 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (15 10)  (889 266)  (889 266)  routing T_17_16.rgt_op_5 <X> T_17_16.lc_trk_g2_5
 (17 10)  (891 266)  (891 266)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (892 266)  (892 266)  routing T_17_16.rgt_op_5 <X> T_17_16.lc_trk_g2_5
 (22 12)  (896 268)  (896 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (897 268)  (897 268)  routing T_17_16.sp4_v_t_30 <X> T_17_16.lc_trk_g3_3
 (24 12)  (898 268)  (898 268)  routing T_17_16.sp4_v_t_30 <X> T_17_16.lc_trk_g3_3


LogicTile_18_16

 (0 2)  (928 258)  (928 258)  routing T_18_16.glb_netwk_7 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (1 2)  (929 258)  (929 258)  routing T_18_16.glb_netwk_7 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (2 2)  (930 258)  (930 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (6 2)  (934 258)  (934 258)  routing T_18_16.sp4_h_l_42 <X> T_18_16.sp4_v_t_37
 (0 3)  (928 259)  (928 259)  routing T_18_16.glb_netwk_7 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (15 3)  (943 259)  (943 259)  routing T_18_16.bot_op_4 <X> T_18_16.lc_trk_g0_4
 (17 3)  (945 259)  (945 259)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (14 6)  (942 262)  (942 262)  routing T_18_16.bnr_op_4 <X> T_18_16.lc_trk_g1_4
 (17 6)  (945 262)  (945 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 262)  (946 262)  routing T_18_16.wire_logic_cluster/lc_5/out <X> T_18_16.lc_trk_g1_5
 (14 7)  (942 263)  (942 263)  routing T_18_16.bnr_op_4 <X> T_18_16.lc_trk_g1_4
 (17 7)  (945 263)  (945 263)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (26 10)  (954 266)  (954 266)  routing T_18_16.lc_trk_g1_4 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (957 266)  (957 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 266)  (958 266)  routing T_18_16.lc_trk_g0_4 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 266)  (959 266)  routing T_18_16.lc_trk_g1_5 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 266)  (960 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 266)  (962 266)  routing T_18_16.lc_trk_g1_5 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (37 10)  (965 266)  (965 266)  LC_5 Logic Functioning bit
 (39 10)  (967 266)  (967 266)  LC_5 Logic Functioning bit
 (41 10)  (969 266)  (969 266)  LC_5 Logic Functioning bit
 (42 10)  (970 266)  (970 266)  LC_5 Logic Functioning bit
 (43 10)  (971 266)  (971 266)  LC_5 Logic Functioning bit
 (45 10)  (973 266)  (973 266)  LC_5 Logic Functioning bit
 (27 11)  (955 267)  (955 267)  routing T_18_16.lc_trk_g1_4 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 267)  (957 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (960 267)  (960 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (961 267)  (961 267)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.input_2_5
 (34 11)  (962 267)  (962 267)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.input_2_5
 (35 11)  (963 267)  (963 267)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.input_2_5
 (40 11)  (968 267)  (968 267)  LC_5 Logic Functioning bit
 (42 11)  (970 267)  (970 267)  LC_5 Logic Functioning bit
 (43 11)  (971 267)  (971 267)  LC_5 Logic Functioning bit
 (51 11)  (979 267)  (979 267)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (25 12)  (953 268)  (953 268)  routing T_18_16.sp4_h_r_42 <X> T_18_16.lc_trk_g3_2
 (22 13)  (950 269)  (950 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (951 269)  (951 269)  routing T_18_16.sp4_h_r_42 <X> T_18_16.lc_trk_g3_2
 (24 13)  (952 269)  (952 269)  routing T_18_16.sp4_h_r_42 <X> T_18_16.lc_trk_g3_2
 (25 13)  (953 269)  (953 269)  routing T_18_16.sp4_h_r_42 <X> T_18_16.lc_trk_g3_2
 (0 14)  (928 270)  (928 270)  routing T_18_16.glb_netwk_4 <X> T_18_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 270)  (929 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_19_16

 (25 0)  (1007 256)  (1007 256)  routing T_19_16.sp4_h_r_10 <X> T_19_16.lc_trk_g0_2
 (22 1)  (1004 257)  (1004 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1005 257)  (1005 257)  routing T_19_16.sp4_h_r_10 <X> T_19_16.lc_trk_g0_2
 (24 1)  (1006 257)  (1006 257)  routing T_19_16.sp4_h_r_10 <X> T_19_16.lc_trk_g0_2
 (0 2)  (982 258)  (982 258)  routing T_19_16.glb_netwk_7 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (1 2)  (983 258)  (983 258)  routing T_19_16.glb_netwk_7 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (2 2)  (984 258)  (984 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (9 2)  (991 258)  (991 258)  routing T_19_16.sp4_v_b_1 <X> T_19_16.sp4_h_l_36
 (15 2)  (997 258)  (997 258)  routing T_19_16.lft_op_5 <X> T_19_16.lc_trk_g0_5
 (17 2)  (999 258)  (999 258)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1000 258)  (1000 258)  routing T_19_16.lft_op_5 <X> T_19_16.lc_trk_g0_5
 (0 3)  (982 259)  (982 259)  routing T_19_16.glb_netwk_7 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (15 3)  (997 259)  (997 259)  routing T_19_16.bot_op_4 <X> T_19_16.lc_trk_g0_4
 (17 3)  (999 259)  (999 259)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (9 12)  (991 268)  (991 268)  routing T_19_16.sp4_h_l_42 <X> T_19_16.sp4_h_r_10
 (10 12)  (992 268)  (992 268)  routing T_19_16.sp4_h_l_42 <X> T_19_16.sp4_h_r_10
 (26 12)  (1008 268)  (1008 268)  routing T_19_16.lc_trk_g0_4 <X> T_19_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (1009 268)  (1009 268)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 268)  (1010 268)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 268)  (1011 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 268)  (1012 268)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 268)  (1013 268)  routing T_19_16.lc_trk_g0_5 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 268)  (1014 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 268)  (1018 268)  LC_6 Logic Functioning bit
 (38 12)  (1020 268)  (1020 268)  LC_6 Logic Functioning bit
 (41 12)  (1023 268)  (1023 268)  LC_6 Logic Functioning bit
 (43 12)  (1025 268)  (1025 268)  LC_6 Logic Functioning bit
 (45 12)  (1027 268)  (1027 268)  LC_6 Logic Functioning bit
 (29 13)  (1011 269)  (1011 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 269)  (1012 269)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (1014 269)  (1014 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (1017 269)  (1017 269)  routing T_19_16.lc_trk_g0_2 <X> T_19_16.input_2_6
 (36 13)  (1018 269)  (1018 269)  LC_6 Logic Functioning bit
 (37 13)  (1019 269)  (1019 269)  LC_6 Logic Functioning bit
 (38 13)  (1020 269)  (1020 269)  LC_6 Logic Functioning bit
 (39 13)  (1021 269)  (1021 269)  LC_6 Logic Functioning bit
 (41 13)  (1023 269)  (1023 269)  LC_6 Logic Functioning bit
 (44 13)  (1026 269)  (1026 269)  LC_6 Logic Functioning bit
 (53 13)  (1035 269)  (1035 269)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (982 270)  (982 270)  routing T_19_16.glb_netwk_4 <X> T_19_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 270)  (983 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (1007 270)  (1007 270)  routing T_19_16.wire_logic_cluster/lc_6/out <X> T_19_16.lc_trk_g3_6
 (22 15)  (1004 271)  (1004 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_23_16

 (3 7)  (1201 263)  (1201 263)  routing T_23_16.sp12_h_l_23 <X> T_23_16.sp12_v_t_23


LogicTile_26_16

 (36 6)  (1384 262)  (1384 262)  LC_3 Logic Functioning bit
 (37 6)  (1385 262)  (1385 262)  LC_3 Logic Functioning bit
 (38 6)  (1386 262)  (1386 262)  LC_3 Logic Functioning bit
 (39 6)  (1387 262)  (1387 262)  LC_3 Logic Functioning bit
 (40 6)  (1388 262)  (1388 262)  LC_3 Logic Functioning bit
 (41 6)  (1389 262)  (1389 262)  LC_3 Logic Functioning bit
 (42 6)  (1390 262)  (1390 262)  LC_3 Logic Functioning bit
 (43 6)  (1391 262)  (1391 262)  LC_3 Logic Functioning bit
 (51 6)  (1399 262)  (1399 262)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (52 6)  (1400 262)  (1400 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (36 7)  (1384 263)  (1384 263)  LC_3 Logic Functioning bit
 (37 7)  (1385 263)  (1385 263)  LC_3 Logic Functioning bit
 (38 7)  (1386 263)  (1386 263)  LC_3 Logic Functioning bit
 (39 7)  (1387 263)  (1387 263)  LC_3 Logic Functioning bit
 (40 7)  (1388 263)  (1388 263)  LC_3 Logic Functioning bit
 (41 7)  (1389 263)  (1389 263)  LC_3 Logic Functioning bit
 (42 7)  (1390 263)  (1390 263)  LC_3 Logic Functioning bit
 (43 7)  (1391 263)  (1391 263)  LC_3 Logic Functioning bit


LogicTile_29_16

 (4 14)  (1514 270)  (1514 270)  routing T_29_16.sp4_h_r_9 <X> T_29_16.sp4_v_t_44
 (5 15)  (1515 271)  (1515 271)  routing T_29_16.sp4_h_r_9 <X> T_29_16.sp4_v_t_44


IO_Tile_33_16

 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (3 6)  (1729 262)  (1729 262)  IO control bit: GIORIGHT1_IE_1

 (0 11)  (1726 267)  (1726 267)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_44
 (17 13)  (1743 269)  (1743 269)  IOB_1 IO Functioning bit


IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0



RAM_Tile_8_15

 (3 4)  (399 244)  (399 244)  routing T_8_15.sp12_v_t_23 <X> T_8_15.sp12_h_r_0


LogicTile_9_15

 (15 1)  (453 241)  (453 241)  routing T_9_15.sp4_v_t_5 <X> T_9_15.lc_trk_g0_0
 (16 1)  (454 241)  (454 241)  routing T_9_15.sp4_v_t_5 <X> T_9_15.lc_trk_g0_0
 (17 1)  (455 241)  (455 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (460 241)  (460 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (461 241)  (461 241)  routing T_9_15.sp4_v_b_18 <X> T_9_15.lc_trk_g0_2
 (24 1)  (462 241)  (462 241)  routing T_9_15.sp4_v_b_18 <X> T_9_15.lc_trk_g0_2
 (22 2)  (460 242)  (460 242)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (462 242)  (462 242)  routing T_9_15.top_op_7 <X> T_9_15.lc_trk_g0_7
 (21 3)  (459 243)  (459 243)  routing T_9_15.top_op_7 <X> T_9_15.lc_trk_g0_7
 (22 4)  (460 244)  (460 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (461 244)  (461 244)  routing T_9_15.sp4_v_b_19 <X> T_9_15.lc_trk_g1_3
 (24 4)  (462 244)  (462 244)  routing T_9_15.sp4_v_b_19 <X> T_9_15.lc_trk_g1_3
 (22 6)  (460 246)  (460 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (461 246)  (461 246)  routing T_9_15.sp4_v_b_23 <X> T_9_15.lc_trk_g1_7
 (24 6)  (462 246)  (462 246)  routing T_9_15.sp4_v_b_23 <X> T_9_15.lc_trk_g1_7
 (21 10)  (459 250)  (459 250)  routing T_9_15.wire_logic_cluster/lc_7/out <X> T_9_15.lc_trk_g2_7
 (22 10)  (460 250)  (460 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (464 250)  (464 250)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_5/in_0
 (32 10)  (470 250)  (470 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 250)  (472 250)  routing T_9_15.lc_trk_g1_3 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 250)  (474 250)  LC_5 Logic Functioning bit
 (38 10)  (476 250)  (476 250)  LC_5 Logic Functioning bit
 (27 11)  (465 251)  (465 251)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 251)  (466 251)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 251)  (467 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 251)  (469 251)  routing T_9_15.lc_trk_g1_3 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (37 11)  (475 251)  (475 251)  LC_5 Logic Functioning bit
 (39 11)  (477 251)  (477 251)  LC_5 Logic Functioning bit
 (29 12)  (467 252)  (467 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 252)  (468 252)  routing T_9_15.lc_trk_g0_7 <X> T_9_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 252)  (469 252)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 252)  (470 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 252)  (471 252)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.wire_logic_cluster/lc_6/in_3
 (50 12)  (488 252)  (488 252)  Cascade bit: LH_LC06_inmux02_5

 (29 13)  (467 253)  (467 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 253)  (468 253)  routing T_9_15.lc_trk_g0_7 <X> T_9_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 253)  (469 253)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (474 253)  (474 253)  LC_6 Logic Functioning bit
 (46 13)  (484 253)  (484 253)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (27 14)  (465 254)  (465 254)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 254)  (467 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 254)  (468 254)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 254)  (470 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (474 254)  (474 254)  LC_7 Logic Functioning bit
 (38 14)  (476 254)  (476 254)  LC_7 Logic Functioning bit
 (15 15)  (453 255)  (453 255)  routing T_9_15.sp4_v_t_33 <X> T_9_15.lc_trk_g3_4
 (16 15)  (454 255)  (454 255)  routing T_9_15.sp4_v_t_33 <X> T_9_15.lc_trk_g3_4
 (17 15)  (455 255)  (455 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (30 15)  (468 255)  (468 255)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 255)  (469 255)  routing T_9_15.lc_trk_g0_2 <X> T_9_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (474 255)  (474 255)  LC_7 Logic Functioning bit
 (38 15)  (476 255)  (476 255)  LC_7 Logic Functioning bit
 (48 15)  (486 255)  (486 255)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_10_15

 (19 0)  (511 240)  (511 240)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (22 0)  (514 240)  (514 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (14 1)  (506 241)  (506 241)  routing T_10_15.sp4_h_r_0 <X> T_10_15.lc_trk_g0_0
 (15 1)  (507 241)  (507 241)  routing T_10_15.sp4_h_r_0 <X> T_10_15.lc_trk_g0_0
 (16 1)  (508 241)  (508 241)  routing T_10_15.sp4_h_r_0 <X> T_10_15.lc_trk_g0_0
 (17 1)  (509 241)  (509 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (14 2)  (506 242)  (506 242)  routing T_10_15.sp4_h_l_1 <X> T_10_15.lc_trk_g0_4
 (21 2)  (513 242)  (513 242)  routing T_10_15.lft_op_7 <X> T_10_15.lc_trk_g0_7
 (22 2)  (514 242)  (514 242)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (516 242)  (516 242)  routing T_10_15.lft_op_7 <X> T_10_15.lc_trk_g0_7
 (25 2)  (517 242)  (517 242)  routing T_10_15.lft_op_6 <X> T_10_15.lc_trk_g0_6
 (26 2)  (518 242)  (518 242)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.wire_logic_cluster/lc_1/in_0
 (31 2)  (523 242)  (523 242)  routing T_10_15.lc_trk_g2_4 <X> T_10_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 242)  (524 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 242)  (525 242)  routing T_10_15.lc_trk_g2_4 <X> T_10_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 242)  (528 242)  LC_1 Logic Functioning bit
 (38 2)  (530 242)  (530 242)  LC_1 Logic Functioning bit
 (15 3)  (507 243)  (507 243)  routing T_10_15.sp4_h_l_1 <X> T_10_15.lc_trk_g0_4
 (16 3)  (508 243)  (508 243)  routing T_10_15.sp4_h_l_1 <X> T_10_15.lc_trk_g0_4
 (17 3)  (509 243)  (509 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (514 243)  (514 243)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (516 243)  (516 243)  routing T_10_15.lft_op_6 <X> T_10_15.lc_trk_g0_6
 (26 3)  (518 243)  (518 243)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 243)  (519 243)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 243)  (520 243)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 243)  (521 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (37 3)  (529 243)  (529 243)  LC_1 Logic Functioning bit
 (39 3)  (531 243)  (531 243)  LC_1 Logic Functioning bit
 (26 4)  (518 244)  (518 244)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (521 244)  (521 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 244)  (522 244)  routing T_10_15.lc_trk_g0_7 <X> T_10_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 244)  (524 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 244)  (525 244)  routing T_10_15.lc_trk_g3_0 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 244)  (526 244)  routing T_10_15.lc_trk_g3_0 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (43 4)  (535 244)  (535 244)  LC_2 Logic Functioning bit
 (47 4)  (539 244)  (539 244)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (542 244)  (542 244)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (506 245)  (506 245)  routing T_10_15.top_op_0 <X> T_10_15.lc_trk_g1_0
 (15 5)  (507 245)  (507 245)  routing T_10_15.top_op_0 <X> T_10_15.lc_trk_g1_0
 (17 5)  (509 245)  (509 245)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (518 245)  (518 245)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 245)  (519 245)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 245)  (520 245)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 245)  (521 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 245)  (522 245)  routing T_10_15.lc_trk_g0_7 <X> T_10_15.wire_logic_cluster/lc_2/in_1
 (16 10)  (508 250)  (508 250)  routing T_10_15.sp12_v_b_21 <X> T_10_15.lc_trk_g2_5
 (17 10)  (509 250)  (509 250)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (26 10)  (518 250)  (518 250)  routing T_10_15.lc_trk_g0_7 <X> T_10_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 250)  (519 250)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 250)  (520 250)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 250)  (521 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 250)  (523 250)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 250)  (524 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 250)  (525 250)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 250)  (526 250)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 250)  (528 250)  LC_5 Logic Functioning bit
 (37 10)  (529 250)  (529 250)  LC_5 Logic Functioning bit
 (39 10)  (531 250)  (531 250)  LC_5 Logic Functioning bit
 (40 10)  (532 250)  (532 250)  LC_5 Logic Functioning bit
 (41 10)  (533 250)  (533 250)  LC_5 Logic Functioning bit
 (42 10)  (534 250)  (534 250)  LC_5 Logic Functioning bit
 (43 10)  (535 250)  (535 250)  LC_5 Logic Functioning bit
 (52 10)  (544 250)  (544 250)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (17 11)  (509 251)  (509 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (510 251)  (510 251)  routing T_10_15.sp12_v_b_21 <X> T_10_15.lc_trk_g2_5
 (26 11)  (518 251)  (518 251)  routing T_10_15.lc_trk_g0_7 <X> T_10_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 251)  (521 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 251)  (523 251)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 251)  (524 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (525 251)  (525 251)  routing T_10_15.lc_trk_g3_0 <X> T_10_15.input_2_5
 (34 11)  (526 251)  (526 251)  routing T_10_15.lc_trk_g3_0 <X> T_10_15.input_2_5
 (36 11)  (528 251)  (528 251)  LC_5 Logic Functioning bit
 (37 11)  (529 251)  (529 251)  LC_5 Logic Functioning bit
 (38 11)  (530 251)  (530 251)  LC_5 Logic Functioning bit
 (39 11)  (531 251)  (531 251)  LC_5 Logic Functioning bit
 (40 11)  (532 251)  (532 251)  LC_5 Logic Functioning bit
 (41 11)  (533 251)  (533 251)  LC_5 Logic Functioning bit
 (42 11)  (534 251)  (534 251)  LC_5 Logic Functioning bit
 (43 11)  (535 251)  (535 251)  LC_5 Logic Functioning bit
 (17 12)  (509 252)  (509 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 252)  (510 252)  routing T_10_15.wire_logic_cluster/lc_1/out <X> T_10_15.lc_trk_g3_1
 (26 12)  (518 252)  (518 252)  routing T_10_15.lc_trk_g0_6 <X> T_10_15.wire_logic_cluster/lc_6/in_0
 (32 12)  (524 252)  (524 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 252)  (526 252)  routing T_10_15.lc_trk_g1_0 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (40 12)  (532 252)  (532 252)  LC_6 Logic Functioning bit
 (42 12)  (534 252)  (534 252)  LC_6 Logic Functioning bit
 (17 13)  (509 253)  (509 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (26 13)  (518 253)  (518 253)  routing T_10_15.lc_trk_g0_6 <X> T_10_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 253)  (521 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (41 13)  (533 253)  (533 253)  LC_6 Logic Functioning bit
 (43 13)  (535 253)  (535 253)  LC_6 Logic Functioning bit
 (22 14)  (514 254)  (514 254)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (516 254)  (516 254)  routing T_10_15.tnl_op_7 <X> T_10_15.lc_trk_g3_7
 (29 14)  (521 254)  (521 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 254)  (523 254)  routing T_10_15.lc_trk_g0_4 <X> T_10_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 254)  (524 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (527 254)  (527 254)  routing T_10_15.lc_trk_g2_5 <X> T_10_15.input_2_7
 (43 14)  (535 254)  (535 254)  LC_7 Logic Functioning bit
 (21 15)  (513 255)  (513 255)  routing T_10_15.tnl_op_7 <X> T_10_15.lc_trk_g3_7
 (22 15)  (514 255)  (514 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (517 255)  (517 255)  routing T_10_15.sp4_r_v_b_46 <X> T_10_15.lc_trk_g3_6
 (26 15)  (518 255)  (518 255)  routing T_10_15.lc_trk_g0_3 <X> T_10_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 255)  (521 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (524 255)  (524 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (525 255)  (525 255)  routing T_10_15.lc_trk_g2_5 <X> T_10_15.input_2_7
 (46 15)  (538 255)  (538 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (540 255)  (540 255)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (52 15)  (544 255)  (544 255)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_11_15

 (0 0)  (546 240)  (546 240)  Negative Clock bit

 (0 2)  (546 242)  (546 242)  routing T_11_15.glb_netwk_7 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (1 2)  (547 242)  (547 242)  routing T_11_15.glb_netwk_7 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (2 2)  (548 242)  (548 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (546 243)  (546 243)  routing T_11_15.glb_netwk_7 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (0 4)  (546 244)  (546 244)  routing T_11_15.lc_trk_g2_2 <X> T_11_15.wire_logic_cluster/lc_7/cen
 (1 4)  (547 244)  (547 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (547 245)  (547 245)  routing T_11_15.lc_trk_g2_2 <X> T_11_15.wire_logic_cluster/lc_7/cen
 (26 6)  (572 246)  (572 246)  routing T_11_15.lc_trk_g2_5 <X> T_11_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 246)  (573 246)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 246)  (574 246)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 246)  (575 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 246)  (577 246)  routing T_11_15.lc_trk_g3_5 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 246)  (578 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 246)  (579 246)  routing T_11_15.lc_trk_g3_5 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 246)  (580 246)  routing T_11_15.lc_trk_g3_5 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 246)  (581 246)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.input_2_3
 (40 6)  (586 246)  (586 246)  LC_3 Logic Functioning bit
 (41 6)  (587 246)  (587 246)  LC_3 Logic Functioning bit
 (42 6)  (588 246)  (588 246)  LC_3 Logic Functioning bit
 (43 6)  (589 246)  (589 246)  LC_3 Logic Functioning bit
 (45 6)  (591 246)  (591 246)  LC_3 Logic Functioning bit
 (28 7)  (574 247)  (574 247)  routing T_11_15.lc_trk_g2_5 <X> T_11_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 247)  (575 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 247)  (576 247)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 247)  (578 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (579 247)  (579 247)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.input_2_3
 (34 7)  (580 247)  (580 247)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.input_2_3
 (40 7)  (586 247)  (586 247)  LC_3 Logic Functioning bit
 (41 7)  (587 247)  (587 247)  LC_3 Logic Functioning bit
 (43 7)  (589 247)  (589 247)  LC_3 Logic Functioning bit
 (52 7)  (598 247)  (598 247)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (22 9)  (568 249)  (568 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (15 10)  (561 250)  (561 250)  routing T_11_15.sp4_v_t_32 <X> T_11_15.lc_trk_g2_5
 (16 10)  (562 250)  (562 250)  routing T_11_15.sp4_v_t_32 <X> T_11_15.lc_trk_g2_5
 (17 10)  (563 250)  (563 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 12)  (567 252)  (567 252)  routing T_11_15.sp4_v_t_22 <X> T_11_15.lc_trk_g3_3
 (22 12)  (568 252)  (568 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (569 252)  (569 252)  routing T_11_15.sp4_v_t_22 <X> T_11_15.lc_trk_g3_3
 (21 13)  (567 253)  (567 253)  routing T_11_15.sp4_v_t_22 <X> T_11_15.lc_trk_g3_3
 (14 14)  (560 254)  (560 254)  routing T_11_15.sp4_v_b_36 <X> T_11_15.lc_trk_g3_4
 (15 14)  (561 254)  (561 254)  routing T_11_15.tnl_op_5 <X> T_11_15.lc_trk_g3_5
 (17 14)  (563 254)  (563 254)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (14 15)  (560 255)  (560 255)  routing T_11_15.sp4_v_b_36 <X> T_11_15.lc_trk_g3_4
 (16 15)  (562 255)  (562 255)  routing T_11_15.sp4_v_b_36 <X> T_11_15.lc_trk_g3_4
 (17 15)  (563 255)  (563 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (564 255)  (564 255)  routing T_11_15.tnl_op_5 <X> T_11_15.lc_trk_g3_5


LogicTile_12_15

 (0 0)  (600 240)  (600 240)  Negative Clock bit

 (2 0)  (602 240)  (602 240)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (8 0)  (608 240)  (608 240)  routing T_12_15.sp4_h_l_36 <X> T_12_15.sp4_h_r_1
 (0 2)  (600 242)  (600 242)  routing T_12_15.glb_netwk_7 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (1 2)  (601 242)  (601 242)  routing T_12_15.glb_netwk_7 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (614 242)  (614 242)  routing T_12_15.wire_logic_cluster/lc_4/out <X> T_12_15.lc_trk_g0_4
 (0 3)  (600 243)  (600 243)  routing T_12_15.glb_netwk_7 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (17 3)  (617 243)  (617 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (4 4)  (604 244)  (604 244)  routing T_12_15.sp4_v_t_42 <X> T_12_15.sp4_v_b_3
 (5 4)  (605 244)  (605 244)  routing T_12_15.sp4_v_t_38 <X> T_12_15.sp4_h_r_3
 (6 4)  (606 244)  (606 244)  routing T_12_15.sp4_v_t_42 <X> T_12_15.sp4_v_b_3
 (12 4)  (612 244)  (612 244)  routing T_12_15.sp4_v_t_40 <X> T_12_15.sp4_h_r_5
 (22 4)  (622 244)  (622 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (623 244)  (623 244)  routing T_12_15.sp4_h_r_3 <X> T_12_15.lc_trk_g1_3
 (24 4)  (624 244)  (624 244)  routing T_12_15.sp4_h_r_3 <X> T_12_15.lc_trk_g1_3
 (25 4)  (625 244)  (625 244)  routing T_12_15.wire_logic_cluster/lc_2/out <X> T_12_15.lc_trk_g1_2
 (26 4)  (626 244)  (626 244)  routing T_12_15.lc_trk_g0_4 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 244)  (627 244)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 244)  (629 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 244)  (632 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 244)  (633 244)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 244)  (634 244)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (39 4)  (639 244)  (639 244)  LC_2 Logic Functioning bit
 (45 4)  (645 244)  (645 244)  LC_2 Logic Functioning bit
 (15 5)  (615 245)  (615 245)  routing T_12_15.bot_op_0 <X> T_12_15.lc_trk_g1_0
 (17 5)  (617 245)  (617 245)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (621 245)  (621 245)  routing T_12_15.sp4_h_r_3 <X> T_12_15.lc_trk_g1_3
 (22 5)  (622 245)  (622 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (29 5)  (629 245)  (629 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 245)  (630 245)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 245)  (631 245)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 245)  (632 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (634 245)  (634 245)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.input_2_2
 (35 5)  (635 245)  (635 245)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.input_2_2
 (37 5)  (637 245)  (637 245)  LC_2 Logic Functioning bit
 (39 5)  (639 245)  (639 245)  LC_2 Logic Functioning bit
 (40 5)  (640 245)  (640 245)  LC_2 Logic Functioning bit
 (42 5)  (642 245)  (642 245)  LC_2 Logic Functioning bit
 (47 5)  (647 245)  (647 245)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (648 245)  (648 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (614 246)  (614 246)  routing T_12_15.wire_logic_cluster/lc_4/out <X> T_12_15.lc_trk_g1_4
 (17 7)  (617 247)  (617 247)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 8)  (627 248)  (627 248)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 248)  (629 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 248)  (630 248)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 248)  (632 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 248)  (634 248)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (37 8)  (637 248)  (637 248)  LC_4 Logic Functioning bit
 (39 8)  (639 248)  (639 248)  LC_4 Logic Functioning bit
 (41 8)  (641 248)  (641 248)  LC_4 Logic Functioning bit
 (43 8)  (643 248)  (643 248)  LC_4 Logic Functioning bit
 (45 8)  (645 248)  (645 248)  LC_4 Logic Functioning bit
 (46 8)  (646 248)  (646 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (27 9)  (627 249)  (627 249)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 249)  (628 249)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 249)  (629 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 249)  (631 249)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (41 9)  (641 249)  (641 249)  LC_4 Logic Functioning bit
 (43 9)  (643 249)  (643 249)  LC_4 Logic Functioning bit
 (48 9)  (648 249)  (648 249)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (25 10)  (625 250)  (625 250)  routing T_12_15.sp4_h_r_38 <X> T_12_15.lc_trk_g2_6
 (22 11)  (622 251)  (622 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (623 251)  (623 251)  routing T_12_15.sp4_h_r_38 <X> T_12_15.lc_trk_g2_6
 (24 11)  (624 251)  (624 251)  routing T_12_15.sp4_h_r_38 <X> T_12_15.lc_trk_g2_6
 (15 12)  (615 252)  (615 252)  routing T_12_15.sp4_h_r_41 <X> T_12_15.lc_trk_g3_1
 (16 12)  (616 252)  (616 252)  routing T_12_15.sp4_h_r_41 <X> T_12_15.lc_trk_g3_1
 (17 12)  (617 252)  (617 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (618 252)  (618 252)  routing T_12_15.sp4_h_r_41 <X> T_12_15.lc_trk_g3_1
 (25 12)  (625 252)  (625 252)  routing T_12_15.rgt_op_2 <X> T_12_15.lc_trk_g3_2
 (26 12)  (626 252)  (626 252)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 252)  (627 252)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 252)  (628 252)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 252)  (629 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 252)  (630 252)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 252)  (632 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 252)  (634 252)  routing T_12_15.lc_trk_g1_0 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 252)  (636 252)  LC_6 Logic Functioning bit
 (38 12)  (638 252)  (638 252)  LC_6 Logic Functioning bit
 (41 12)  (641 252)  (641 252)  LC_6 Logic Functioning bit
 (43 12)  (643 252)  (643 252)  LC_6 Logic Functioning bit
 (45 12)  (645 252)  (645 252)  LC_6 Logic Functioning bit
 (10 13)  (610 253)  (610 253)  routing T_12_15.sp4_h_r_5 <X> T_12_15.sp4_v_b_10
 (18 13)  (618 253)  (618 253)  routing T_12_15.sp4_h_r_41 <X> T_12_15.lc_trk_g3_1
 (22 13)  (622 253)  (622 253)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (624 253)  (624 253)  routing T_12_15.rgt_op_2 <X> T_12_15.lc_trk_g3_2
 (26 13)  (626 253)  (626 253)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 253)  (628 253)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 253)  (629 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 253)  (630 253)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 253)  (636 253)  LC_6 Logic Functioning bit
 (38 13)  (638 253)  (638 253)  LC_6 Logic Functioning bit
 (40 13)  (640 253)  (640 253)  LC_6 Logic Functioning bit
 (41 13)  (641 253)  (641 253)  LC_6 Logic Functioning bit
 (42 13)  (642 253)  (642 253)  LC_6 Logic Functioning bit
 (43 13)  (643 253)  (643 253)  LC_6 Logic Functioning bit
 (52 13)  (652 253)  (652 253)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (600 254)  (600 254)  routing T_12_15.glb_netwk_4 <X> T_12_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 254)  (601 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (611 254)  (611 254)  routing T_12_15.sp4_h_r_5 <X> T_12_15.sp4_v_t_46
 (13 14)  (613 254)  (613 254)  routing T_12_15.sp4_h_r_5 <X> T_12_15.sp4_v_t_46
 (25 14)  (625 254)  (625 254)  routing T_12_15.wire_logic_cluster/lc_6/out <X> T_12_15.lc_trk_g3_6
 (9 15)  (609 255)  (609 255)  routing T_12_15.sp4_v_b_10 <X> T_12_15.sp4_v_t_47
 (12 15)  (612 255)  (612 255)  routing T_12_15.sp4_h_r_5 <X> T_12_15.sp4_v_t_46
 (22 15)  (622 255)  (622 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_13_15

 (22 0)  (676 240)  (676 240)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (677 240)  (677 240)  routing T_13_15.sp12_h_r_11 <X> T_13_15.lc_trk_g0_3
 (15 1)  (669 241)  (669 241)  routing T_13_15.sp4_v_t_5 <X> T_13_15.lc_trk_g0_0
 (16 1)  (670 241)  (670 241)  routing T_13_15.sp4_v_t_5 <X> T_13_15.lc_trk_g0_0
 (17 1)  (671 241)  (671 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (0 2)  (654 242)  (654 242)  routing T_13_15.glb_netwk_7 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (1 2)  (655 242)  (655 242)  routing T_13_15.glb_netwk_7 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (654 243)  (654 243)  routing T_13_15.glb_netwk_7 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 244)  (685 244)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 244)  (688 244)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (45 4)  (699 244)  (699 244)  LC_2 Logic Functioning bit
 (8 5)  (662 245)  (662 245)  routing T_13_15.sp4_h_l_41 <X> T_13_15.sp4_v_b_4
 (9 5)  (663 245)  (663 245)  routing T_13_15.sp4_h_l_41 <X> T_13_15.sp4_v_b_4
 (29 5)  (683 245)  (683 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 245)  (684 245)  routing T_13_15.lc_trk_g0_3 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 245)  (685 245)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (40 5)  (694 245)  (694 245)  LC_2 Logic Functioning bit
 (42 5)  (696 245)  (696 245)  LC_2 Logic Functioning bit
 (8 6)  (662 246)  (662 246)  routing T_13_15.sp4_v_t_41 <X> T_13_15.sp4_h_l_41
 (9 6)  (663 246)  (663 246)  routing T_13_15.sp4_v_t_41 <X> T_13_15.sp4_h_l_41
 (25 6)  (679 246)  (679 246)  routing T_13_15.sp4_v_t_3 <X> T_13_15.lc_trk_g1_6
 (22 7)  (676 247)  (676 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (677 247)  (677 247)  routing T_13_15.sp4_v_t_3 <X> T_13_15.lc_trk_g1_6
 (25 7)  (679 247)  (679 247)  routing T_13_15.sp4_v_t_3 <X> T_13_15.lc_trk_g1_6
 (4 12)  (658 252)  (658 252)  routing T_13_15.sp4_h_l_38 <X> T_13_15.sp4_v_b_9
 (6 12)  (660 252)  (660 252)  routing T_13_15.sp4_h_l_38 <X> T_13_15.sp4_v_b_9
 (5 13)  (659 253)  (659 253)  routing T_13_15.sp4_h_l_38 <X> T_13_15.sp4_v_b_9
 (0 14)  (654 254)  (654 254)  routing T_13_15.glb_netwk_4 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 254)  (655 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_14_15

 (14 3)  (722 243)  (722 243)  routing T_14_15.sp12_h_r_20 <X> T_14_15.lc_trk_g0_4
 (16 3)  (724 243)  (724 243)  routing T_14_15.sp12_h_r_20 <X> T_14_15.lc_trk_g0_4
 (17 3)  (725 243)  (725 243)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (2 4)  (710 244)  (710 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (14 4)  (722 244)  (722 244)  routing T_14_15.sp12_h_r_0 <X> T_14_15.lc_trk_g1_0
 (14 5)  (722 245)  (722 245)  routing T_14_15.sp12_h_r_0 <X> T_14_15.lc_trk_g1_0
 (15 5)  (723 245)  (723 245)  routing T_14_15.sp12_h_r_0 <X> T_14_15.lc_trk_g1_0
 (17 5)  (725 245)  (725 245)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (22 6)  (730 246)  (730 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (29 6)  (737 246)  (737 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 246)  (738 246)  routing T_14_15.lc_trk_g0_4 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 246)  (739 246)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 246)  (740 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 246)  (742 246)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 246)  (743 246)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.input_2_3
 (36 6)  (744 246)  (744 246)  LC_3 Logic Functioning bit
 (37 6)  (745 246)  (745 246)  LC_3 Logic Functioning bit
 (38 6)  (746 246)  (746 246)  LC_3 Logic Functioning bit
 (39 6)  (747 246)  (747 246)  LC_3 Logic Functioning bit
 (40 6)  (748 246)  (748 246)  LC_3 Logic Functioning bit
 (41 6)  (749 246)  (749 246)  LC_3 Logic Functioning bit
 (42 6)  (750 246)  (750 246)  LC_3 Logic Functioning bit
 (43 6)  (751 246)  (751 246)  LC_3 Logic Functioning bit
 (46 6)  (754 246)  (754 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (21 7)  (729 247)  (729 247)  routing T_14_15.sp4_r_v_b_31 <X> T_14_15.lc_trk_g1_7
 (22 7)  (730 247)  (730 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (731 247)  (731 247)  routing T_14_15.sp4_v_b_22 <X> T_14_15.lc_trk_g1_6
 (24 7)  (732 247)  (732 247)  routing T_14_15.sp4_v_b_22 <X> T_14_15.lc_trk_g1_6
 (27 7)  (735 247)  (735 247)  routing T_14_15.lc_trk_g1_0 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 247)  (737 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 247)  (739 247)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 247)  (740 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (742 247)  (742 247)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.input_2_3
 (35 7)  (743 247)  (743 247)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.input_2_3
 (36 7)  (744 247)  (744 247)  LC_3 Logic Functioning bit
 (37 7)  (745 247)  (745 247)  LC_3 Logic Functioning bit
 (38 7)  (746 247)  (746 247)  LC_3 Logic Functioning bit
 (40 7)  (748 247)  (748 247)  LC_3 Logic Functioning bit
 (41 7)  (749 247)  (749 247)  LC_3 Logic Functioning bit
 (42 7)  (750 247)  (750 247)  LC_3 Logic Functioning bit
 (43 7)  (751 247)  (751 247)  LC_3 Logic Functioning bit
 (51 7)  (759 247)  (759 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38


LogicTile_15_15

 (22 1)  (784 241)  (784 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (785 241)  (785 241)  routing T_15_15.sp4_h_r_2 <X> T_15_15.lc_trk_g0_2
 (24 1)  (786 241)  (786 241)  routing T_15_15.sp4_h_r_2 <X> T_15_15.lc_trk_g0_2
 (25 1)  (787 241)  (787 241)  routing T_15_15.sp4_h_r_2 <X> T_15_15.lc_trk_g0_2
 (29 2)  (791 242)  (791 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 242)  (792 242)  routing T_15_15.lc_trk_g0_4 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (40 2)  (802 242)  (802 242)  LC_1 Logic Functioning bit
 (42 2)  (804 242)  (804 242)  LC_1 Logic Functioning bit
 (16 3)  (778 243)  (778 243)  routing T_15_15.sp12_h_r_12 <X> T_15_15.lc_trk_g0_4
 (17 3)  (779 243)  (779 243)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (31 3)  (793 243)  (793 243)  routing T_15_15.lc_trk_g0_2 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (40 3)  (802 243)  (802 243)  LC_1 Logic Functioning bit
 (42 3)  (804 243)  (804 243)  LC_1 Logic Functioning bit
 (22 5)  (784 245)  (784 245)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (786 245)  (786 245)  routing T_15_15.top_op_2 <X> T_15_15.lc_trk_g1_2
 (25 5)  (787 245)  (787 245)  routing T_15_15.top_op_2 <X> T_15_15.lc_trk_g1_2
 (11 10)  (773 250)  (773 250)  routing T_15_15.sp4_h_r_2 <X> T_15_15.sp4_v_t_45
 (13 10)  (775 250)  (775 250)  routing T_15_15.sp4_h_r_2 <X> T_15_15.sp4_v_t_45
 (12 11)  (774 251)  (774 251)  routing T_15_15.sp4_h_r_2 <X> T_15_15.sp4_v_t_45
 (11 12)  (773 252)  (773 252)  routing T_15_15.sp4_h_l_40 <X> T_15_15.sp4_v_b_11
 (13 12)  (775 252)  (775 252)  routing T_15_15.sp4_h_l_40 <X> T_15_15.sp4_v_b_11
 (26 12)  (788 252)  (788 252)  routing T_15_15.lc_trk_g0_4 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (32 12)  (794 252)  (794 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 252)  (796 252)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (41 12)  (803 252)  (803 252)  LC_6 Logic Functioning bit
 (42 12)  (804 252)  (804 252)  LC_6 Logic Functioning bit
 (43 12)  (805 252)  (805 252)  LC_6 Logic Functioning bit
 (12 13)  (774 253)  (774 253)  routing T_15_15.sp4_h_l_40 <X> T_15_15.sp4_v_b_11
 (29 13)  (791 253)  (791 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 253)  (793 253)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 253)  (794 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (797 253)  (797 253)  routing T_15_15.lc_trk_g0_2 <X> T_15_15.input_2_6
 (40 13)  (802 253)  (802 253)  LC_6 Logic Functioning bit
 (42 13)  (804 253)  (804 253)  LC_6 Logic Functioning bit
 (43 13)  (805 253)  (805 253)  LC_6 Logic Functioning bit
 (10 15)  (772 255)  (772 255)  routing T_15_15.sp4_h_l_40 <X> T_15_15.sp4_v_t_47


LogicTile_16_15

 (0 0)  (816 240)  (816 240)  Negative Clock bit

 (17 0)  (833 240)  (833 240)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (834 240)  (834 240)  routing T_16_15.wire_logic_cluster/lc_1/out <X> T_16_15.lc_trk_g0_1
 (8 1)  (824 241)  (824 241)  routing T_16_15.sp4_h_l_36 <X> T_16_15.sp4_v_b_1
 (9 1)  (825 241)  (825 241)  routing T_16_15.sp4_h_l_36 <X> T_16_15.sp4_v_b_1
 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (1 2)  (817 242)  (817 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (833 242)  (833 242)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (29 2)  (845 242)  (845 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 242)  (846 242)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 242)  (847 242)  routing T_16_15.lc_trk_g0_4 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 242)  (848 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (853 242)  (853 242)  LC_1 Logic Functioning bit
 (39 2)  (855 242)  (855 242)  LC_1 Logic Functioning bit
 (45 2)  (861 242)  (861 242)  LC_1 Logic Functioning bit
 (15 3)  (831 243)  (831 243)  routing T_16_15.bot_op_4 <X> T_16_15.lc_trk_g0_4
 (17 3)  (833 243)  (833 243)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (838 243)  (838 243)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (840 243)  (840 243)  routing T_16_15.bot_op_6 <X> T_16_15.lc_trk_g0_6
 (29 3)  (845 243)  (845 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 243)  (846 243)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (37 3)  (853 243)  (853 243)  LC_1 Logic Functioning bit
 (39 3)  (855 243)  (855 243)  LC_1 Logic Functioning bit
 (40 3)  (856 243)  (856 243)  LC_1 Logic Functioning bit
 (42 3)  (858 243)  (858 243)  LC_1 Logic Functioning bit
 (45 3)  (861 243)  (861 243)  LC_1 Logic Functioning bit
 (21 4)  (837 244)  (837 244)  routing T_16_15.wire_logic_cluster/lc_3/out <X> T_16_15.lc_trk_g1_3
 (22 4)  (838 244)  (838 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (14 5)  (830 245)  (830 245)  routing T_16_15.sp12_h_r_16 <X> T_16_15.lc_trk_g1_0
 (16 5)  (832 245)  (832 245)  routing T_16_15.sp12_h_r_16 <X> T_16_15.lc_trk_g1_0
 (17 5)  (833 245)  (833 245)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (17 6)  (833 246)  (833 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (27 6)  (843 246)  (843 246)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 246)  (845 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 246)  (847 246)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 246)  (848 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (851 246)  (851 246)  routing T_16_15.lc_trk_g0_5 <X> T_16_15.input_2_3
 (37 6)  (853 246)  (853 246)  LC_3 Logic Functioning bit
 (40 6)  (856 246)  (856 246)  LC_3 Logic Functioning bit
 (42 6)  (858 246)  (858 246)  LC_3 Logic Functioning bit
 (45 6)  (861 246)  (861 246)  LC_3 Logic Functioning bit
 (27 7)  (843 247)  (843 247)  routing T_16_15.lc_trk_g1_0 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 247)  (845 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 247)  (846 247)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 247)  (847 247)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 247)  (848 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (40 7)  (856 247)  (856 247)  LC_3 Logic Functioning bit
 (42 7)  (858 247)  (858 247)  LC_3 Logic Functioning bit
 (45 7)  (861 247)  (861 247)  LC_3 Logic Functioning bit
 (48 7)  (864 247)  (864 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (0 8)  (816 248)  (816 248)  routing T_16_15.glb_netwk_7 <X> T_16_15.glb2local_1
 (1 8)  (817 248)  (817 248)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_7 glb2local_1
 (0 9)  (816 249)  (816 249)  routing T_16_15.glb_netwk_7 <X> T_16_15.glb2local_1
 (1 9)  (817 249)  (817 249)  routing T_16_15.glb_netwk_7 <X> T_16_15.glb2local_1
 (1 14)  (817 254)  (817 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (816 255)  (816 255)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 255)  (817 255)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_7/s_r


LogicTile_17_15

 (5 1)  (879 241)  (879 241)  routing T_17_15.sp4_h_r_0 <X> T_17_15.sp4_v_b_0
 (0 2)  (874 242)  (874 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (1 2)  (875 242)  (875 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (891 242)  (891 242)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (892 242)  (892 242)  routing T_17_15.wire_logic_cluster/lc_5/out <X> T_17_15.lc_trk_g0_5
 (22 3)  (896 243)  (896 243)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (898 243)  (898 243)  routing T_17_15.bot_op_6 <X> T_17_15.lc_trk_g0_6
 (11 4)  (885 244)  (885 244)  routing T_17_15.sp4_h_l_46 <X> T_17_15.sp4_v_b_5
 (13 4)  (887 244)  (887 244)  routing T_17_15.sp4_h_l_46 <X> T_17_15.sp4_v_b_5
 (12 5)  (886 245)  (886 245)  routing T_17_15.sp4_h_l_46 <X> T_17_15.sp4_v_b_5
 (15 5)  (889 245)  (889 245)  routing T_17_15.sp4_v_t_5 <X> T_17_15.lc_trk_g1_0
 (16 5)  (890 245)  (890 245)  routing T_17_15.sp4_v_t_5 <X> T_17_15.lc_trk_g1_0
 (17 5)  (891 245)  (891 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (4 10)  (878 250)  (878 250)  routing T_17_15.sp4_h_r_0 <X> T_17_15.sp4_v_t_43
 (6 10)  (880 250)  (880 250)  routing T_17_15.sp4_h_r_0 <X> T_17_15.sp4_v_t_43
 (28 10)  (902 250)  (902 250)  routing T_17_15.lc_trk_g2_4 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 250)  (903 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 250)  (904 250)  routing T_17_15.lc_trk_g2_4 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 250)  (905 250)  routing T_17_15.lc_trk_g0_6 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 250)  (906 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (909 250)  (909 250)  routing T_17_15.lc_trk_g0_5 <X> T_17_15.input_2_5
 (36 10)  (910 250)  (910 250)  LC_5 Logic Functioning bit
 (37 10)  (911 250)  (911 250)  LC_5 Logic Functioning bit
 (38 10)  (912 250)  (912 250)  LC_5 Logic Functioning bit
 (40 10)  (914 250)  (914 250)  LC_5 Logic Functioning bit
 (41 10)  (915 250)  (915 250)  LC_5 Logic Functioning bit
 (42 10)  (916 250)  (916 250)  LC_5 Logic Functioning bit
 (43 10)  (917 250)  (917 250)  LC_5 Logic Functioning bit
 (45 10)  (919 250)  (919 250)  LC_5 Logic Functioning bit
 (46 10)  (920 250)  (920 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (5 11)  (879 251)  (879 251)  routing T_17_15.sp4_h_r_0 <X> T_17_15.sp4_v_t_43
 (8 11)  (882 251)  (882 251)  routing T_17_15.sp4_h_l_42 <X> T_17_15.sp4_v_t_42
 (14 11)  (888 251)  (888 251)  routing T_17_15.tnl_op_4 <X> T_17_15.lc_trk_g2_4
 (15 11)  (889 251)  (889 251)  routing T_17_15.tnl_op_4 <X> T_17_15.lc_trk_g2_4
 (17 11)  (891 251)  (891 251)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (27 11)  (901 251)  (901 251)  routing T_17_15.lc_trk_g1_0 <X> T_17_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 251)  (903 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 251)  (905 251)  routing T_17_15.lc_trk_g0_6 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 251)  (906 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (910 251)  (910 251)  LC_5 Logic Functioning bit
 (37 11)  (911 251)  (911 251)  LC_5 Logic Functioning bit
 (38 11)  (912 251)  (912 251)  LC_5 Logic Functioning bit
 (39 11)  (913 251)  (913 251)  LC_5 Logic Functioning bit
 (40 11)  (914 251)  (914 251)  LC_5 Logic Functioning bit
 (41 11)  (915 251)  (915 251)  LC_5 Logic Functioning bit
 (42 11)  (916 251)  (916 251)  LC_5 Logic Functioning bit
 (43 11)  (917 251)  (917 251)  LC_5 Logic Functioning bit
 (45 11)  (919 251)  (919 251)  LC_5 Logic Functioning bit
 (0 14)  (874 254)  (874 254)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 254)  (875 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (890 254)  (890 254)  routing T_17_15.sp4_v_t_16 <X> T_17_15.lc_trk_g3_5
 (17 14)  (891 254)  (891 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (892 254)  (892 254)  routing T_17_15.sp4_v_t_16 <X> T_17_15.lc_trk_g3_5
 (0 15)  (874 255)  (874 255)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 255)  (875 255)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_7/s_r


LogicTile_18_15

 (15 2)  (943 242)  (943 242)  routing T_18_15.sp4_h_r_21 <X> T_18_15.lc_trk_g0_5
 (16 2)  (944 242)  (944 242)  routing T_18_15.sp4_h_r_21 <X> T_18_15.lc_trk_g0_5
 (17 2)  (945 242)  (945 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (946 242)  (946 242)  routing T_18_15.sp4_h_r_21 <X> T_18_15.lc_trk_g0_5
 (18 3)  (946 243)  (946 243)  routing T_18_15.sp4_h_r_21 <X> T_18_15.lc_trk_g0_5
 (26 6)  (954 246)  (954 246)  routing T_18_15.lc_trk_g0_5 <X> T_18_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 246)  (955 246)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 246)  (956 246)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 246)  (957 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 246)  (958 246)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 246)  (959 246)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 246)  (960 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 246)  (961 246)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (965 246)  (965 246)  LC_3 Logic Functioning bit
 (38 6)  (966 246)  (966 246)  LC_3 Logic Functioning bit
 (40 6)  (968 246)  (968 246)  LC_3 Logic Functioning bit
 (29 7)  (957 247)  (957 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (960 247)  (960 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (961 247)  (961 247)  routing T_18_15.lc_trk_g2_1 <X> T_18_15.input_2_3
 (15 8)  (943 248)  (943 248)  routing T_18_15.sp4_v_t_28 <X> T_18_15.lc_trk_g2_1
 (16 8)  (944 248)  (944 248)  routing T_18_15.sp4_v_t_28 <X> T_18_15.lc_trk_g2_1
 (17 8)  (945 248)  (945 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (954 248)  (954 248)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 248)  (955 248)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 248)  (956 248)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 248)  (957 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 248)  (958 248)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 248)  (959 248)  routing T_18_15.lc_trk_g2_5 <X> T_18_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 248)  (960 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 248)  (961 248)  routing T_18_15.lc_trk_g2_5 <X> T_18_15.wire_logic_cluster/lc_4/in_3
 (37 8)  (965 248)  (965 248)  LC_4 Logic Functioning bit
 (42 8)  (970 248)  (970 248)  LC_4 Logic Functioning bit
 (50 8)  (978 248)  (978 248)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (954 249)  (954 249)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 249)  (955 249)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 249)  (956 249)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 249)  (957 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (964 249)  (964 249)  LC_4 Logic Functioning bit
 (38 9)  (966 249)  (966 249)  LC_4 Logic Functioning bit
 (17 10)  (945 250)  (945 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (946 250)  (946 250)  routing T_18_15.wire_logic_cluster/lc_5/out <X> T_18_15.lc_trk_g2_5
 (27 10)  (955 250)  (955 250)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 250)  (956 250)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 250)  (957 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 250)  (958 250)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 250)  (959 250)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 250)  (960 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 250)  (961 250)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 250)  (963 250)  routing T_18_15.lc_trk_g0_5 <X> T_18_15.input_2_5
 (14 11)  (942 251)  (942 251)  routing T_18_15.tnl_op_4 <X> T_18_15.lc_trk_g2_4
 (15 11)  (943 251)  (943 251)  routing T_18_15.tnl_op_4 <X> T_18_15.lc_trk_g2_4
 (17 11)  (945 251)  (945 251)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (28 11)  (956 251)  (956 251)  routing T_18_15.lc_trk_g2_1 <X> T_18_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 251)  (957 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (960 251)  (960 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (37 11)  (965 251)  (965 251)  LC_5 Logic Functioning bit
 (14 14)  (942 254)  (942 254)  routing T_18_15.bnl_op_4 <X> T_18_15.lc_trk_g3_4
 (17 14)  (945 254)  (945 254)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (946 254)  (946 254)  routing T_18_15.bnl_op_5 <X> T_18_15.lc_trk_g3_5
 (21 14)  (949 254)  (949 254)  routing T_18_15.bnl_op_7 <X> T_18_15.lc_trk_g3_7
 (22 14)  (950 254)  (950 254)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (14 15)  (942 255)  (942 255)  routing T_18_15.bnl_op_4 <X> T_18_15.lc_trk_g3_4
 (17 15)  (945 255)  (945 255)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (946 255)  (946 255)  routing T_18_15.bnl_op_5 <X> T_18_15.lc_trk_g3_5
 (21 15)  (949 255)  (949 255)  routing T_18_15.bnl_op_7 <X> T_18_15.lc_trk_g3_7


LogicTile_19_15

 (0 2)  (982 242)  (982 242)  routing T_19_15.glb_netwk_7 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (1 2)  (983 242)  (983 242)  routing T_19_15.glb_netwk_7 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (2 2)  (984 242)  (984 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (996 242)  (996 242)  routing T_19_15.wire_logic_cluster/lc_4/out <X> T_19_15.lc_trk_g0_4
 (0 3)  (982 243)  (982 243)  routing T_19_15.glb_netwk_7 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (17 3)  (999 243)  (999 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (14 6)  (996 246)  (996 246)  routing T_19_15.lft_op_4 <X> T_19_15.lc_trk_g1_4
 (15 7)  (997 247)  (997 247)  routing T_19_15.lft_op_4 <X> T_19_15.lc_trk_g1_4
 (17 7)  (999 247)  (999 247)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (26 8)  (1008 248)  (1008 248)  routing T_19_15.lc_trk_g0_4 <X> T_19_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 248)  (1009 248)  routing T_19_15.lc_trk_g1_4 <X> T_19_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 248)  (1011 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 248)  (1012 248)  routing T_19_15.lc_trk_g1_4 <X> T_19_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 248)  (1013 248)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 248)  (1014 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 248)  (1015 248)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_4/in_3
 (41 8)  (1023 248)  (1023 248)  LC_4 Logic Functioning bit
 (43 8)  (1025 248)  (1025 248)  LC_4 Logic Functioning bit
 (45 8)  (1027 248)  (1027 248)  LC_4 Logic Functioning bit
 (46 8)  (1028 248)  (1028 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (29 9)  (1011 249)  (1011 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (1018 249)  (1018 249)  LC_4 Logic Functioning bit
 (38 9)  (1020 249)  (1020 249)  LC_4 Logic Functioning bit
 (40 9)  (1022 249)  (1022 249)  LC_4 Logic Functioning bit
 (42 9)  (1024 249)  (1024 249)  LC_4 Logic Functioning bit
 (15 10)  (997 250)  (997 250)  routing T_19_15.tnl_op_5 <X> T_19_15.lc_trk_g2_5
 (17 10)  (999 250)  (999 250)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (25 10)  (1007 250)  (1007 250)  routing T_19_15.wire_logic_cluster/lc_6/out <X> T_19_15.lc_trk_g2_6
 (18 11)  (1000 251)  (1000 251)  routing T_19_15.tnl_op_5 <X> T_19_15.lc_trk_g2_5
 (22 11)  (1004 251)  (1004 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 12)  (1008 252)  (1008 252)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (1009 252)  (1009 252)  routing T_19_15.lc_trk_g1_4 <X> T_19_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 252)  (1011 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 252)  (1012 252)  routing T_19_15.lc_trk_g1_4 <X> T_19_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 252)  (1013 252)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 252)  (1014 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 252)  (1015 252)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 252)  (1017 252)  routing T_19_15.lc_trk_g0_4 <X> T_19_15.input_2_6
 (36 12)  (1018 252)  (1018 252)  LC_6 Logic Functioning bit
 (38 12)  (1020 252)  (1020 252)  LC_6 Logic Functioning bit
 (41 12)  (1023 252)  (1023 252)  LC_6 Logic Functioning bit
 (45 12)  (1027 252)  (1027 252)  LC_6 Logic Functioning bit
 (48 12)  (1030 252)  (1030 252)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (26 13)  (1008 253)  (1008 253)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 253)  (1010 253)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 253)  (1011 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (1014 253)  (1014 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (37 13)  (1019 253)  (1019 253)  LC_6 Logic Functioning bit
 (38 13)  (1020 253)  (1020 253)  LC_6 Logic Functioning bit
 (39 13)  (1021 253)  (1021 253)  LC_6 Logic Functioning bit
 (40 13)  (1022 253)  (1022 253)  LC_6 Logic Functioning bit
 (48 13)  (1030 253)  (1030 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (982 254)  (982 254)  routing T_19_15.glb_netwk_4 <X> T_19_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 254)  (983 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_21_15

 (12 10)  (1102 250)  (1102 250)  routing T_21_15.sp4_v_t_45 <X> T_21_15.sp4_h_l_45
 (11 11)  (1101 251)  (1101 251)  routing T_21_15.sp4_v_t_45 <X> T_21_15.sp4_h_l_45


LogicTile_26_15

 (3 2)  (1351 242)  (1351 242)  routing T_26_15.sp12_v_t_23 <X> T_26_15.sp12_h_l_23
 (3 8)  (1351 248)  (1351 248)  routing T_26_15.sp12_v_t_22 <X> T_26_15.sp12_v_b_1


LogicTile_30_15

 (3 4)  (1567 244)  (1567 244)  routing T_30_15.sp12_v_t_23 <X> T_30_15.sp12_h_r_0


IO_Tile_33_15

 (16 0)  (1742 240)  (1742 240)  IOB_0 IO Functioning bit
 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (4 4)  (1730 244)  (1730 244)  routing T_33_15.span12_horz_4 <X> T_33_15.lc_trk_g0_4
 (13 4)  (1739 244)  (1739 244)  routing T_33_15.lc_trk_g0_4 <X> T_33_15.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 244)  (1742 244)  IOB_0 IO Functioning bit
 (4 5)  (1730 245)  (1730 245)  routing T_33_15.span12_horz_4 <X> T_33_15.lc_trk_g0_4
 (5 5)  (1731 245)  (1731 245)  routing T_33_15.span12_horz_4 <X> T_33_15.lc_trk_g0_4
 (7 5)  (1733 245)  (1733 245)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_4 lc_trk_g0_4
 (13 5)  (1739 245)  (1739 245)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 250)  (1738 250)  routing T_33_15.lc_trk_g1_4 <X> T_33_15.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 250)  (1739 250)  routing T_33_15.lc_trk_g1_4 <X> T_33_15.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 250)  (1742 250)  IOB_1 IO Functioning bit
 (13 11)  (1739 251)  (1739 251)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 252)  (1730 252)  routing T_33_15.span4_vert_b_12 <X> T_33_15.lc_trk_g1_4
 (5 13)  (1731 253)  (1731 253)  routing T_33_15.span4_vert_b_12 <X> T_33_15.lc_trk_g1_4
 (7 13)  (1733 253)  (1733 253)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit
 (16 14)  (1742 254)  (1742 254)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0



LogicTile_5_14

 (3 4)  (237 228)  (237 228)  routing T_5_14.sp12_v_t_23 <X> T_5_14.sp12_h_r_0


RAM_Tile_8_14

 (12 8)  (408 232)  (408 232)  routing T_8_14.sp4_v_b_2 <X> T_8_14.sp4_h_r_8
 (11 9)  (407 233)  (407 233)  routing T_8_14.sp4_v_b_2 <X> T_8_14.sp4_h_r_8
 (13 9)  (409 233)  (409 233)  routing T_8_14.sp4_v_b_2 <X> T_8_14.sp4_h_r_8


LogicTile_9_14

 (15 0)  (453 224)  (453 224)  routing T_9_14.sp4_h_r_9 <X> T_9_14.lc_trk_g0_1
 (16 0)  (454 224)  (454 224)  routing T_9_14.sp4_h_r_9 <X> T_9_14.lc_trk_g0_1
 (17 0)  (455 224)  (455 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (456 224)  (456 224)  routing T_9_14.sp4_h_r_9 <X> T_9_14.lc_trk_g0_1
 (22 5)  (460 229)  (460 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (15 6)  (453 230)  (453 230)  routing T_9_14.sp4_h_r_21 <X> T_9_14.lc_trk_g1_5
 (16 6)  (454 230)  (454 230)  routing T_9_14.sp4_h_r_21 <X> T_9_14.lc_trk_g1_5
 (17 6)  (455 230)  (455 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (456 230)  (456 230)  routing T_9_14.sp4_h_r_21 <X> T_9_14.lc_trk_g1_5
 (22 6)  (460 230)  (460 230)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (462 230)  (462 230)  routing T_9_14.top_op_7 <X> T_9_14.lc_trk_g1_7
 (18 7)  (456 231)  (456 231)  routing T_9_14.sp4_h_r_21 <X> T_9_14.lc_trk_g1_5
 (21 7)  (459 231)  (459 231)  routing T_9_14.top_op_7 <X> T_9_14.lc_trk_g1_7
 (26 8)  (464 232)  (464 232)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_4/in_0
 (29 8)  (467 232)  (467 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 232)  (469 232)  routing T_9_14.lc_trk_g3_6 <X> T_9_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 232)  (470 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 232)  (471 232)  routing T_9_14.lc_trk_g3_6 <X> T_9_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 232)  (472 232)  routing T_9_14.lc_trk_g3_6 <X> T_9_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (473 232)  (473 232)  routing T_9_14.lc_trk_g1_5 <X> T_9_14.input_2_4
 (36 8)  (474 232)  (474 232)  LC_4 Logic Functioning bit
 (27 9)  (465 233)  (465 233)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 233)  (466 233)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 233)  (467 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 233)  (469 233)  routing T_9_14.lc_trk_g3_6 <X> T_9_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 233)  (470 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (472 233)  (472 233)  routing T_9_14.lc_trk_g1_5 <X> T_9_14.input_2_4
 (25 10)  (463 234)  (463 234)  routing T_9_14.sp4_v_b_30 <X> T_9_14.lc_trk_g2_6
 (27 10)  (465 234)  (465 234)  routing T_9_14.lc_trk_g1_7 <X> T_9_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 234)  (467 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 234)  (468 234)  routing T_9_14.lc_trk_g1_7 <X> T_9_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 234)  (469 234)  routing T_9_14.lc_trk_g2_6 <X> T_9_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 234)  (470 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 234)  (471 234)  routing T_9_14.lc_trk_g2_6 <X> T_9_14.wire_logic_cluster/lc_5/in_3
 (50 10)  (488 234)  (488 234)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (460 235)  (460 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (461 235)  (461 235)  routing T_9_14.sp4_v_b_30 <X> T_9_14.lc_trk_g2_6
 (26 11)  (464 235)  (464 235)  routing T_9_14.lc_trk_g1_2 <X> T_9_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 235)  (465 235)  routing T_9_14.lc_trk_g1_2 <X> T_9_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 235)  (467 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 235)  (468 235)  routing T_9_14.lc_trk_g1_7 <X> T_9_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (469 235)  (469 235)  routing T_9_14.lc_trk_g2_6 <X> T_9_14.wire_logic_cluster/lc_5/in_3
 (43 11)  (481 235)  (481 235)  LC_5 Logic Functioning bit
 (46 11)  (484 235)  (484 235)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (5 12)  (443 236)  (443 236)  routing T_9_14.sp4_v_t_44 <X> T_9_14.sp4_h_r_9
 (16 14)  (454 238)  (454 238)  routing T_9_14.sp4_v_t_16 <X> T_9_14.lc_trk_g3_5
 (17 14)  (455 238)  (455 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (456 238)  (456 238)  routing T_9_14.sp4_v_t_16 <X> T_9_14.lc_trk_g3_5
 (25 14)  (463 238)  (463 238)  routing T_9_14.sp4_v_b_38 <X> T_9_14.lc_trk_g3_6
 (22 15)  (460 239)  (460 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (461 239)  (461 239)  routing T_9_14.sp4_v_b_38 <X> T_9_14.lc_trk_g3_6
 (25 15)  (463 239)  (463 239)  routing T_9_14.sp4_v_b_38 <X> T_9_14.lc_trk_g3_6


LogicTile_10_14

 (0 0)  (492 224)  (492 224)  Negative Clock bit

 (12 0)  (504 224)  (504 224)  routing T_10_14.sp4_v_b_2 <X> T_10_14.sp4_h_r_2
 (14 0)  (506 224)  (506 224)  routing T_10_14.sp4_h_r_8 <X> T_10_14.lc_trk_g0_0
 (17 0)  (509 224)  (509 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (26 0)  (518 224)  (518 224)  routing T_10_14.lc_trk_g0_4 <X> T_10_14.wire_logic_cluster/lc_0/in_0
 (29 0)  (521 224)  (521 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 224)  (523 224)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 224)  (524 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 224)  (526 224)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 224)  (527 224)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.input_2_0
 (36 0)  (528 224)  (528 224)  LC_0 Logic Functioning bit
 (37 0)  (529 224)  (529 224)  LC_0 Logic Functioning bit
 (40 0)  (532 224)  (532 224)  LC_0 Logic Functioning bit
 (41 0)  (533 224)  (533 224)  LC_0 Logic Functioning bit
 (10 1)  (502 225)  (502 225)  routing T_10_14.sp4_h_r_8 <X> T_10_14.sp4_v_b_1
 (11 1)  (503 225)  (503 225)  routing T_10_14.sp4_v_b_2 <X> T_10_14.sp4_h_r_2
 (15 1)  (507 225)  (507 225)  routing T_10_14.sp4_h_r_8 <X> T_10_14.lc_trk_g0_0
 (16 1)  (508 225)  (508 225)  routing T_10_14.sp4_h_r_8 <X> T_10_14.lc_trk_g0_0
 (17 1)  (509 225)  (509 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (29 1)  (521 225)  (521 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 225)  (524 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (526 225)  (526 225)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.input_2_0
 (0 2)  (492 226)  (492 226)  routing T_10_14.glb_netwk_7 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (1 2)  (493 226)  (493 226)  routing T_10_14.glb_netwk_7 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (2 2)  (494 226)  (494 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (492 227)  (492 227)  routing T_10_14.glb_netwk_7 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (15 3)  (507 227)  (507 227)  routing T_10_14.bot_op_4 <X> T_10_14.lc_trk_g0_4
 (17 3)  (509 227)  (509 227)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (14 4)  (506 228)  (506 228)  routing T_10_14.sp4_h_r_8 <X> T_10_14.lc_trk_g1_0
 (15 5)  (507 229)  (507 229)  routing T_10_14.sp4_h_r_8 <X> T_10_14.lc_trk_g1_0
 (16 5)  (508 229)  (508 229)  routing T_10_14.sp4_h_r_8 <X> T_10_14.lc_trk_g1_0
 (17 5)  (509 229)  (509 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (14 6)  (506 230)  (506 230)  routing T_10_14.wire_logic_cluster/lc_4/out <X> T_10_14.lc_trk_g1_4
 (17 6)  (509 230)  (509 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (22 6)  (514 230)  (514 230)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (516 230)  (516 230)  routing T_10_14.top_op_7 <X> T_10_14.lc_trk_g1_7
 (26 6)  (518 230)  (518 230)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_3/in_0
 (29 6)  (521 230)  (521 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 230)  (524 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 230)  (525 230)  routing T_10_14.lc_trk_g2_0 <X> T_10_14.wire_logic_cluster/lc_3/in_3
 (37 6)  (529 230)  (529 230)  LC_3 Logic Functioning bit
 (17 7)  (509 231)  (509 231)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (510 231)  (510 231)  routing T_10_14.sp4_r_v_b_29 <X> T_10_14.lc_trk_g1_5
 (21 7)  (513 231)  (513 231)  routing T_10_14.top_op_7 <X> T_10_14.lc_trk_g1_7
 (27 7)  (519 231)  (519 231)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 231)  (520 231)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 231)  (521 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (524 231)  (524 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (525 231)  (525 231)  routing T_10_14.lc_trk_g3_2 <X> T_10_14.input_2_3
 (34 7)  (526 231)  (526 231)  routing T_10_14.lc_trk_g3_2 <X> T_10_14.input_2_3
 (35 7)  (527 231)  (527 231)  routing T_10_14.lc_trk_g3_2 <X> T_10_14.input_2_3
 (26 8)  (518 232)  (518 232)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 232)  (519 232)  routing T_10_14.lc_trk_g1_0 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 232)  (521 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 232)  (523 232)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 232)  (524 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 232)  (526 232)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 232)  (528 232)  LC_4 Logic Functioning bit
 (37 8)  (529 232)  (529 232)  LC_4 Logic Functioning bit
 (38 8)  (530 232)  (530 232)  LC_4 Logic Functioning bit
 (39 8)  (531 232)  (531 232)  LC_4 Logic Functioning bit
 (43 8)  (535 232)  (535 232)  LC_4 Logic Functioning bit
 (45 8)  (537 232)  (537 232)  LC_4 Logic Functioning bit
 (50 8)  (542 232)  (542 232)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (507 233)  (507 233)  routing T_10_14.sp4_v_t_29 <X> T_10_14.lc_trk_g2_0
 (16 9)  (508 233)  (508 233)  routing T_10_14.sp4_v_t_29 <X> T_10_14.lc_trk_g2_0
 (17 9)  (509 233)  (509 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (26 9)  (518 233)  (518 233)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 233)  (519 233)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 233)  (521 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (528 233)  (528 233)  LC_4 Logic Functioning bit
 (37 9)  (529 233)  (529 233)  LC_4 Logic Functioning bit
 (38 9)  (530 233)  (530 233)  LC_4 Logic Functioning bit
 (42 9)  (534 233)  (534 233)  LC_4 Logic Functioning bit
 (17 12)  (509 236)  (509 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (27 12)  (519 236)  (519 236)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 236)  (520 236)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 236)  (521 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 236)  (522 236)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 236)  (524 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 236)  (526 236)  routing T_10_14.lc_trk_g1_0 <X> T_10_14.wire_logic_cluster/lc_6/in_3
 (22 13)  (514 237)  (514 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (517 237)  (517 237)  routing T_10_14.sp4_r_v_b_42 <X> T_10_14.lc_trk_g3_2
 (27 13)  (519 237)  (519 237)  routing T_10_14.lc_trk_g3_1 <X> T_10_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 237)  (520 237)  routing T_10_14.lc_trk_g3_1 <X> T_10_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 237)  (521 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (524 237)  (524 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (525 237)  (525 237)  routing T_10_14.lc_trk_g2_0 <X> T_10_14.input_2_6
 (42 13)  (534 237)  (534 237)  LC_6 Logic Functioning bit
 (0 14)  (492 238)  (492 238)  routing T_10_14.glb_netwk_4 <X> T_10_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 238)  (493 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 15)  (509 239)  (509 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_11_14

 (15 1)  (561 225)  (561 225)  routing T_11_14.bot_op_0 <X> T_11_14.lc_trk_g0_0
 (17 1)  (563 225)  (563 225)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (0 2)  (546 226)  (546 226)  routing T_11_14.glb_netwk_7 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (1 2)  (547 226)  (547 226)  routing T_11_14.glb_netwk_7 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (2 2)  (548 226)  (548 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (567 226)  (567 226)  routing T_11_14.sp4_h_l_2 <X> T_11_14.lc_trk_g0_7
 (22 2)  (568 226)  (568 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (569 226)  (569 226)  routing T_11_14.sp4_h_l_2 <X> T_11_14.lc_trk_g0_7
 (24 2)  (570 226)  (570 226)  routing T_11_14.sp4_h_l_2 <X> T_11_14.lc_trk_g0_7
 (32 2)  (578 226)  (578 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 226)  (579 226)  routing T_11_14.lc_trk_g2_2 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (40 2)  (586 226)  (586 226)  LC_1 Logic Functioning bit
 (42 2)  (588 226)  (588 226)  LC_1 Logic Functioning bit
 (0 3)  (546 227)  (546 227)  routing T_11_14.glb_netwk_7 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (15 3)  (561 227)  (561 227)  routing T_11_14.bot_op_4 <X> T_11_14.lc_trk_g0_4
 (17 3)  (563 227)  (563 227)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (568 227)  (568 227)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (570 227)  (570 227)  routing T_11_14.bot_op_6 <X> T_11_14.lc_trk_g0_6
 (26 3)  (572 227)  (572 227)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 227)  (573 227)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 227)  (574 227)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 227)  (575 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 227)  (577 227)  routing T_11_14.lc_trk_g2_2 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (41 3)  (587 227)  (587 227)  LC_1 Logic Functioning bit
 (43 3)  (589 227)  (589 227)  LC_1 Logic Functioning bit
 (14 4)  (560 228)  (560 228)  routing T_11_14.lft_op_0 <X> T_11_14.lc_trk_g1_0
 (19 4)  (565 228)  (565 228)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (26 4)  (572 228)  (572 228)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 228)  (573 228)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 228)  (574 228)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 228)  (575 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 228)  (576 228)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 228)  (577 228)  routing T_11_14.lc_trk_g1_6 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 228)  (578 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 228)  (580 228)  routing T_11_14.lc_trk_g1_6 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 228)  (582 228)  LC_2 Logic Functioning bit
 (37 4)  (583 228)  (583 228)  LC_2 Logic Functioning bit
 (38 4)  (584 228)  (584 228)  LC_2 Logic Functioning bit
 (39 4)  (585 228)  (585 228)  LC_2 Logic Functioning bit
 (40 4)  (586 228)  (586 228)  LC_2 Logic Functioning bit
 (41 4)  (587 228)  (587 228)  LC_2 Logic Functioning bit
 (42 4)  (588 228)  (588 228)  LC_2 Logic Functioning bit
 (50 4)  (596 228)  (596 228)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (598 228)  (598 228)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (15 5)  (561 229)  (561 229)  routing T_11_14.lft_op_0 <X> T_11_14.lc_trk_g1_0
 (17 5)  (563 229)  (563 229)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (572 229)  (572 229)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 229)  (573 229)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 229)  (575 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 229)  (576 229)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 229)  (577 229)  routing T_11_14.lc_trk_g1_6 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (37 5)  (583 229)  (583 229)  LC_2 Logic Functioning bit
 (38 5)  (584 229)  (584 229)  LC_2 Logic Functioning bit
 (39 5)  (585 229)  (585 229)  LC_2 Logic Functioning bit
 (40 5)  (586 229)  (586 229)  LC_2 Logic Functioning bit
 (41 5)  (587 229)  (587 229)  LC_2 Logic Functioning bit
 (42 5)  (588 229)  (588 229)  LC_2 Logic Functioning bit
 (21 6)  (567 230)  (567 230)  routing T_11_14.wire_logic_cluster/lc_7/out <X> T_11_14.lc_trk_g1_7
 (22 6)  (568 230)  (568 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (571 230)  (571 230)  routing T_11_14.wire_logic_cluster/lc_6/out <X> T_11_14.lc_trk_g1_6
 (26 6)  (572 230)  (572 230)  routing T_11_14.lc_trk_g1_6 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (574 230)  (574 230)  routing T_11_14.lc_trk_g2_2 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 230)  (575 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 230)  (577 230)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 230)  (578 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 230)  (579 230)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (40 6)  (586 230)  (586 230)  LC_3 Logic Functioning bit
 (52 6)  (598 230)  (598 230)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (15 7)  (561 231)  (561 231)  routing T_11_14.sp4_v_t_9 <X> T_11_14.lc_trk_g1_4
 (16 7)  (562 231)  (562 231)  routing T_11_14.sp4_v_t_9 <X> T_11_14.lc_trk_g1_4
 (17 7)  (563 231)  (563 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (568 231)  (568 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (572 231)  (572 231)  routing T_11_14.lc_trk_g1_6 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 231)  (573 231)  routing T_11_14.lc_trk_g1_6 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 231)  (575 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 231)  (576 231)  routing T_11_14.lc_trk_g2_2 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 231)  (577 231)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 231)  (578 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (579 231)  (579 231)  routing T_11_14.lc_trk_g2_1 <X> T_11_14.input_2_3
 (15 8)  (561 232)  (561 232)  routing T_11_14.sp4_v_t_28 <X> T_11_14.lc_trk_g2_1
 (16 8)  (562 232)  (562 232)  routing T_11_14.sp4_v_t_28 <X> T_11_14.lc_trk_g2_1
 (17 8)  (563 232)  (563 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (572 232)  (572 232)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_4/in_0
 (31 8)  (577 232)  (577 232)  routing T_11_14.lc_trk_g1_6 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 232)  (578 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 232)  (580 232)  routing T_11_14.lc_trk_g1_6 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (37 8)  (583 232)  (583 232)  LC_4 Logic Functioning bit
 (39 8)  (585 232)  (585 232)  LC_4 Logic Functioning bit
 (40 8)  (586 232)  (586 232)  LC_4 Logic Functioning bit
 (41 8)  (587 232)  (587 232)  LC_4 Logic Functioning bit
 (42 8)  (588 232)  (588 232)  LC_4 Logic Functioning bit
 (43 8)  (589 232)  (589 232)  LC_4 Logic Functioning bit
 (47 8)  (593 232)  (593 232)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (22 9)  (568 233)  (568 233)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (570 233)  (570 233)  routing T_11_14.tnl_op_2 <X> T_11_14.lc_trk_g2_2
 (25 9)  (571 233)  (571 233)  routing T_11_14.tnl_op_2 <X> T_11_14.lc_trk_g2_2
 (26 9)  (572 233)  (572 233)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 233)  (573 233)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 233)  (575 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 233)  (577 233)  routing T_11_14.lc_trk_g1_6 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 233)  (582 233)  LC_4 Logic Functioning bit
 (38 9)  (584 233)  (584 233)  LC_4 Logic Functioning bit
 (40 9)  (586 233)  (586 233)  LC_4 Logic Functioning bit
 (41 9)  (587 233)  (587 233)  LC_4 Logic Functioning bit
 (42 9)  (588 233)  (588 233)  LC_4 Logic Functioning bit
 (43 9)  (589 233)  (589 233)  LC_4 Logic Functioning bit
 (15 10)  (561 234)  (561 234)  routing T_11_14.sp4_h_r_45 <X> T_11_14.lc_trk_g2_5
 (16 10)  (562 234)  (562 234)  routing T_11_14.sp4_h_r_45 <X> T_11_14.lc_trk_g2_5
 (17 10)  (563 234)  (563 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (564 234)  (564 234)  routing T_11_14.sp4_h_r_45 <X> T_11_14.lc_trk_g2_5
 (21 10)  (567 234)  (567 234)  routing T_11_14.rgt_op_7 <X> T_11_14.lc_trk_g2_7
 (22 10)  (568 234)  (568 234)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (570 234)  (570 234)  routing T_11_14.rgt_op_7 <X> T_11_14.lc_trk_g2_7
 (25 10)  (571 234)  (571 234)  routing T_11_14.sp4_v_b_30 <X> T_11_14.lc_trk_g2_6
 (26 10)  (572 234)  (572 234)  routing T_11_14.lc_trk_g2_5 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 234)  (575 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 234)  (576 234)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 234)  (577 234)  routing T_11_14.lc_trk_g0_4 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 234)  (578 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (581 234)  (581 234)  routing T_11_14.lc_trk_g0_7 <X> T_11_14.input_2_5
 (36 10)  (582 234)  (582 234)  LC_5 Logic Functioning bit
 (37 10)  (583 234)  (583 234)  LC_5 Logic Functioning bit
 (40 10)  (586 234)  (586 234)  LC_5 Logic Functioning bit
 (41 10)  (587 234)  (587 234)  LC_5 Logic Functioning bit
 (18 11)  (564 235)  (564 235)  routing T_11_14.sp4_h_r_45 <X> T_11_14.lc_trk_g2_5
 (22 11)  (568 235)  (568 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (569 235)  (569 235)  routing T_11_14.sp4_v_b_30 <X> T_11_14.lc_trk_g2_6
 (28 11)  (574 235)  (574 235)  routing T_11_14.lc_trk_g2_5 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 235)  (575 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 235)  (576 235)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.wire_logic_cluster/lc_5/in_1
 (32 11)  (578 235)  (578 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (581 235)  (581 235)  routing T_11_14.lc_trk_g0_7 <X> T_11_14.input_2_5
 (13 12)  (559 236)  (559 236)  routing T_11_14.sp4_v_t_46 <X> T_11_14.sp4_v_b_11
 (25 12)  (571 236)  (571 236)  routing T_11_14.sp4_h_r_34 <X> T_11_14.lc_trk_g3_2
 (28 12)  (574 236)  (574 236)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 236)  (575 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 236)  (576 236)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 236)  (578 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 236)  (580 236)  routing T_11_14.lc_trk_g1_0 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 236)  (582 236)  LC_6 Logic Functioning bit
 (50 12)  (596 236)  (596 236)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (568 237)  (568 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (569 237)  (569 237)  routing T_11_14.sp4_h_r_34 <X> T_11_14.lc_trk_g3_2
 (24 13)  (570 237)  (570 237)  routing T_11_14.sp4_h_r_34 <X> T_11_14.lc_trk_g3_2
 (29 13)  (575 237)  (575 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 237)  (576 237)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_6/in_1
 (0 14)  (546 238)  (546 238)  routing T_11_14.glb_netwk_4 <X> T_11_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 238)  (547 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (572 238)  (572 238)  routing T_11_14.lc_trk_g1_4 <X> T_11_14.wire_logic_cluster/lc_7/in_0
 (31 14)  (577 238)  (577 238)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 238)  (578 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 238)  (580 238)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 238)  (582 238)  LC_7 Logic Functioning bit
 (37 14)  (583 238)  (583 238)  LC_7 Logic Functioning bit
 (38 14)  (584 238)  (584 238)  LC_7 Logic Functioning bit
 (39 14)  (585 238)  (585 238)  LC_7 Logic Functioning bit
 (42 14)  (588 238)  (588 238)  LC_7 Logic Functioning bit
 (45 14)  (591 238)  (591 238)  LC_7 Logic Functioning bit
 (50 14)  (596 238)  (596 238)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (568 239)  (568 239)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (570 239)  (570 239)  routing T_11_14.tnl_op_6 <X> T_11_14.lc_trk_g3_6
 (25 15)  (571 239)  (571 239)  routing T_11_14.tnl_op_6 <X> T_11_14.lc_trk_g3_6
 (27 15)  (573 239)  (573 239)  routing T_11_14.lc_trk_g1_4 <X> T_11_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 239)  (575 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 239)  (577 239)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 239)  (582 239)  LC_7 Logic Functioning bit
 (37 15)  (583 239)  (583 239)  LC_7 Logic Functioning bit
 (38 15)  (584 239)  (584 239)  LC_7 Logic Functioning bit
 (39 15)  (585 239)  (585 239)  LC_7 Logic Functioning bit
 (43 15)  (589 239)  (589 239)  LC_7 Logic Functioning bit


LogicTile_12_14

 (0 0)  (600 224)  (600 224)  Negative Clock bit

 (26 0)  (626 224)  (626 224)  routing T_12_14.lc_trk_g0_6 <X> T_12_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 224)  (627 224)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 224)  (629 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 224)  (630 224)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 224)  (631 224)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 224)  (632 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 224)  (633 224)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 224)  (634 224)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 224)  (636 224)  LC_0 Logic Functioning bit
 (38 0)  (638 224)  (638 224)  LC_0 Logic Functioning bit
 (40 0)  (640 224)  (640 224)  LC_0 Logic Functioning bit
 (41 0)  (641 224)  (641 224)  LC_0 Logic Functioning bit
 (42 0)  (642 224)  (642 224)  LC_0 Logic Functioning bit
 (43 0)  (643 224)  (643 224)  LC_0 Logic Functioning bit
 (26 1)  (626 225)  (626 225)  routing T_12_14.lc_trk_g0_6 <X> T_12_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 225)  (629 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 225)  (630 225)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 225)  (631 225)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 225)  (636 225)  LC_0 Logic Functioning bit
 (37 1)  (637 225)  (637 225)  LC_0 Logic Functioning bit
 (38 1)  (638 225)  (638 225)  LC_0 Logic Functioning bit
 (39 1)  (639 225)  (639 225)  LC_0 Logic Functioning bit
 (40 1)  (640 225)  (640 225)  LC_0 Logic Functioning bit
 (41 1)  (641 225)  (641 225)  LC_0 Logic Functioning bit
 (42 1)  (642 225)  (642 225)  LC_0 Logic Functioning bit
 (43 1)  (643 225)  (643 225)  LC_0 Logic Functioning bit
 (47 1)  (647 225)  (647 225)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (600 226)  (600 226)  routing T_12_14.glb_netwk_7 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (1 2)  (601 226)  (601 226)  routing T_12_14.glb_netwk_7 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 2)  (602 226)  (602 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (622 226)  (622 226)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (623 226)  (623 226)  routing T_12_14.sp12_h_l_12 <X> T_12_14.lc_trk_g0_7
 (25 2)  (625 226)  (625 226)  routing T_12_14.sp4_v_t_3 <X> T_12_14.lc_trk_g0_6
 (26 2)  (626 226)  (626 226)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 226)  (627 226)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 226)  (628 226)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 226)  (629 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 226)  (630 226)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 226)  (632 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 226)  (633 226)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 226)  (634 226)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 226)  (636 226)  LC_1 Logic Functioning bit
 (37 2)  (637 226)  (637 226)  LC_1 Logic Functioning bit
 (38 2)  (638 226)  (638 226)  LC_1 Logic Functioning bit
 (39 2)  (639 226)  (639 226)  LC_1 Logic Functioning bit
 (41 2)  (641 226)  (641 226)  LC_1 Logic Functioning bit
 (43 2)  (643 226)  (643 226)  LC_1 Logic Functioning bit
 (45 2)  (645 226)  (645 226)  LC_1 Logic Functioning bit
 (50 2)  (650 226)  (650 226)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (600 227)  (600 227)  routing T_12_14.glb_netwk_7 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (22 3)  (622 227)  (622 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (623 227)  (623 227)  routing T_12_14.sp4_v_t_3 <X> T_12_14.lc_trk_g0_6
 (25 3)  (625 227)  (625 227)  routing T_12_14.sp4_v_t_3 <X> T_12_14.lc_trk_g0_6
 (27 3)  (627 227)  (627 227)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 227)  (628 227)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 227)  (629 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 227)  (630 227)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (36 3)  (636 227)  (636 227)  LC_1 Logic Functioning bit
 (37 3)  (637 227)  (637 227)  LC_1 Logic Functioning bit
 (38 3)  (638 227)  (638 227)  LC_1 Logic Functioning bit
 (21 4)  (621 228)  (621 228)  routing T_12_14.bnr_op_3 <X> T_12_14.lc_trk_g1_3
 (22 4)  (622 228)  (622 228)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (21 5)  (621 229)  (621 229)  routing T_12_14.bnr_op_3 <X> T_12_14.lc_trk_g1_3
 (22 5)  (622 229)  (622 229)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (624 229)  (624 229)  routing T_12_14.bot_op_2 <X> T_12_14.lc_trk_g1_2
 (22 7)  (622 231)  (622 231)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (624 231)  (624 231)  routing T_12_14.top_op_6 <X> T_12_14.lc_trk_g1_6
 (25 7)  (625 231)  (625 231)  routing T_12_14.top_op_6 <X> T_12_14.lc_trk_g1_6
 (22 8)  (622 232)  (622 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (21 9)  (621 233)  (621 233)  routing T_12_14.sp4_r_v_b_35 <X> T_12_14.lc_trk_g2_3
 (17 12)  (617 236)  (617 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 236)  (618 236)  routing T_12_14.wire_logic_cluster/lc_1/out <X> T_12_14.lc_trk_g3_1
 (22 12)  (622 236)  (622 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (623 236)  (623 236)  routing T_12_14.sp4_v_t_30 <X> T_12_14.lc_trk_g3_3
 (24 12)  (624 236)  (624 236)  routing T_12_14.sp4_v_t_30 <X> T_12_14.lc_trk_g3_3
 (27 12)  (627 236)  (627 236)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 236)  (629 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 236)  (631 236)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 236)  (632 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 236)  (633 236)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 236)  (634 236)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 236)  (636 236)  LC_6 Logic Functioning bit
 (37 12)  (637 236)  (637 236)  LC_6 Logic Functioning bit
 (38 12)  (638 236)  (638 236)  LC_6 Logic Functioning bit
 (39 12)  (639 236)  (639 236)  LC_6 Logic Functioning bit
 (41 12)  (641 236)  (641 236)  LC_6 Logic Functioning bit
 (43 12)  (643 236)  (643 236)  LC_6 Logic Functioning bit
 (45 12)  (645 236)  (645 236)  LC_6 Logic Functioning bit
 (51 12)  (651 236)  (651 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (626 237)  (626 237)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 237)  (627 237)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 237)  (628 237)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 237)  (629 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 237)  (630 237)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 237)  (631 237)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 237)  (636 237)  LC_6 Logic Functioning bit
 (37 13)  (637 237)  (637 237)  LC_6 Logic Functioning bit
 (38 13)  (638 237)  (638 237)  LC_6 Logic Functioning bit
 (39 13)  (639 237)  (639 237)  LC_6 Logic Functioning bit
 (0 14)  (600 238)  (600 238)  routing T_12_14.glb_netwk_4 <X> T_12_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 238)  (601 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (621 238)  (621 238)  routing T_12_14.bnl_op_7 <X> T_12_14.lc_trk_g3_7
 (22 14)  (622 238)  (622 238)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (625 238)  (625 238)  routing T_12_14.wire_logic_cluster/lc_6/out <X> T_12_14.lc_trk_g3_6
 (26 14)  (626 238)  (626 238)  routing T_12_14.lc_trk_g0_7 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 238)  (627 238)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 238)  (628 238)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 238)  (629 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 238)  (632 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 238)  (634 238)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 238)  (636 238)  LC_7 Logic Functioning bit
 (17 15)  (617 239)  (617 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (621 239)  (621 239)  routing T_12_14.bnl_op_7 <X> T_12_14.lc_trk_g3_7
 (22 15)  (622 239)  (622 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (626 239)  (626 239)  routing T_12_14.lc_trk_g0_7 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 239)  (629 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 239)  (631 239)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 239)  (632 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (633 239)  (633 239)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.input_2_7
 (35 15)  (635 239)  (635 239)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.input_2_7
 (39 15)  (639 239)  (639 239)  LC_7 Logic Functioning bit


LogicTile_13_14

 (9 0)  (663 224)  (663 224)  routing T_13_14.sp4_h_l_47 <X> T_13_14.sp4_h_r_1
 (10 0)  (664 224)  (664 224)  routing T_13_14.sp4_h_l_47 <X> T_13_14.sp4_h_r_1
 (26 0)  (680 224)  (680 224)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (682 224)  (682 224)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 224)  (683 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 224)  (684 224)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 224)  (685 224)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 224)  (686 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 224)  (687 224)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 224)  (688 224)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 224)  (690 224)  LC_0 Logic Functioning bit
 (37 0)  (691 224)  (691 224)  LC_0 Logic Functioning bit
 (38 0)  (692 224)  (692 224)  LC_0 Logic Functioning bit
 (39 0)  (693 224)  (693 224)  LC_0 Logic Functioning bit
 (41 0)  (695 224)  (695 224)  LC_0 Logic Functioning bit
 (42 0)  (696 224)  (696 224)  LC_0 Logic Functioning bit
 (43 0)  (697 224)  (697 224)  LC_0 Logic Functioning bit
 (52 0)  (706 224)  (706 224)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (680 225)  (680 225)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 225)  (681 225)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 225)  (683 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 225)  (685 225)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 225)  (686 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (688 225)  (688 225)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.input_2_0
 (35 1)  (689 225)  (689 225)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.input_2_0
 (37 1)  (691 225)  (691 225)  LC_0 Logic Functioning bit
 (39 1)  (693 225)  (693 225)  LC_0 Logic Functioning bit
 (42 1)  (696 225)  (696 225)  LC_0 Logic Functioning bit
 (25 2)  (679 226)  (679 226)  routing T_13_14.lft_op_6 <X> T_13_14.lc_trk_g0_6
 (22 3)  (676 227)  (676 227)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (678 227)  (678 227)  routing T_13_14.lft_op_6 <X> T_13_14.lc_trk_g0_6
 (22 4)  (676 228)  (676 228)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (678 228)  (678 228)  routing T_13_14.bot_op_3 <X> T_13_14.lc_trk_g1_3
 (21 6)  (675 230)  (675 230)  routing T_13_14.wire_logic_cluster/lc_7/out <X> T_13_14.lc_trk_g1_7
 (22 6)  (676 230)  (676 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (16 8)  (670 232)  (670 232)  routing T_13_14.sp12_v_t_14 <X> T_13_14.lc_trk_g2_1
 (17 8)  (671 232)  (671 232)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (18 9)  (672 233)  (672 233)  routing T_13_14.sp12_v_t_14 <X> T_13_14.lc_trk_g2_1
 (17 10)  (671 234)  (671 234)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (672 234)  (672 234)  routing T_13_14.bnl_op_5 <X> T_13_14.lc_trk_g2_5
 (18 11)  (672 235)  (672 235)  routing T_13_14.bnl_op_5 <X> T_13_14.lc_trk_g2_5
 (17 12)  (671 236)  (671 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (26 12)  (680 236)  (680 236)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 236)  (681 236)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 236)  (682 236)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 236)  (683 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 236)  (685 236)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 236)  (686 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 236)  (687 236)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 236)  (688 236)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 236)  (690 236)  LC_6 Logic Functioning bit
 (37 12)  (691 236)  (691 236)  LC_6 Logic Functioning bit
 (38 12)  (692 236)  (692 236)  LC_6 Logic Functioning bit
 (39 12)  (693 236)  (693 236)  LC_6 Logic Functioning bit
 (41 12)  (695 236)  (695 236)  LC_6 Logic Functioning bit
 (43 12)  (697 236)  (697 236)  LC_6 Logic Functioning bit
 (18 13)  (672 237)  (672 237)  routing T_13_14.sp4_r_v_b_41 <X> T_13_14.lc_trk_g3_1
 (22 13)  (676 237)  (676 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (677 237)  (677 237)  routing T_13_14.sp4_v_b_42 <X> T_13_14.lc_trk_g3_2
 (24 13)  (678 237)  (678 237)  routing T_13_14.sp4_v_b_42 <X> T_13_14.lc_trk_g3_2
 (26 13)  (680 237)  (680 237)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 237)  (683 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 237)  (684 237)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (36 13)  (690 237)  (690 237)  LC_6 Logic Functioning bit
 (38 13)  (692 237)  (692 237)  LC_6 Logic Functioning bit
 (52 13)  (706 237)  (706 237)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (14 14)  (668 238)  (668 238)  routing T_13_14.sp4_v_b_36 <X> T_13_14.lc_trk_g3_4
 (25 14)  (679 238)  (679 238)  routing T_13_14.sp4_v_b_38 <X> T_13_14.lc_trk_g3_6
 (27 14)  (681 238)  (681 238)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 238)  (682 238)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 238)  (683 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 238)  (685 238)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 238)  (686 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (690 238)  (690 238)  LC_7 Logic Functioning bit
 (38 14)  (692 238)  (692 238)  LC_7 Logic Functioning bit
 (41 14)  (695 238)  (695 238)  LC_7 Logic Functioning bit
 (43 14)  (697 238)  (697 238)  LC_7 Logic Functioning bit
 (14 15)  (668 239)  (668 239)  routing T_13_14.sp4_v_b_36 <X> T_13_14.lc_trk_g3_4
 (16 15)  (670 239)  (670 239)  routing T_13_14.sp4_v_b_36 <X> T_13_14.lc_trk_g3_4
 (17 15)  (671 239)  (671 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (676 239)  (676 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (677 239)  (677 239)  routing T_13_14.sp4_v_b_38 <X> T_13_14.lc_trk_g3_6
 (25 15)  (679 239)  (679 239)  routing T_13_14.sp4_v_b_38 <X> T_13_14.lc_trk_g3_6
 (28 15)  (682 239)  (682 239)  routing T_13_14.lc_trk_g2_1 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 239)  (683 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 239)  (685 239)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (37 15)  (691 239)  (691 239)  LC_7 Logic Functioning bit
 (39 15)  (693 239)  (693 239)  LC_7 Logic Functioning bit
 (41 15)  (695 239)  (695 239)  LC_7 Logic Functioning bit
 (43 15)  (697 239)  (697 239)  LC_7 Logic Functioning bit


LogicTile_14_14

 (11 5)  (719 229)  (719 229)  routing T_14_14.sp4_h_l_44 <X> T_14_14.sp4_h_r_5
 (13 5)  (721 229)  (721 229)  routing T_14_14.sp4_h_l_44 <X> T_14_14.sp4_h_r_5
 (13 9)  (721 233)  (721 233)  routing T_14_14.sp4_v_t_38 <X> T_14_14.sp4_h_r_8
 (5 14)  (713 238)  (713 238)  routing T_14_14.sp4_v_t_38 <X> T_14_14.sp4_h_l_44
 (4 15)  (712 239)  (712 239)  routing T_14_14.sp4_v_t_38 <X> T_14_14.sp4_h_l_44
 (6 15)  (714 239)  (714 239)  routing T_14_14.sp4_v_t_38 <X> T_14_14.sp4_h_l_44


LogicTile_15_14

 (0 0)  (762 224)  (762 224)  Negative Clock bit

 (14 0)  (776 224)  (776 224)  routing T_15_14.wire_logic_cluster/lc_0/out <X> T_15_14.lc_trk_g0_0
 (17 0)  (779 224)  (779 224)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (780 224)  (780 224)  routing T_15_14.wire_logic_cluster/lc_1/out <X> T_15_14.lc_trk_g0_1
 (26 0)  (788 224)  (788 224)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 224)  (789 224)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 224)  (790 224)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 224)  (791 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 224)  (794 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 224)  (796 224)  routing T_15_14.lc_trk_g1_0 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 224)  (797 224)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.input_2_0
 (39 0)  (801 224)  (801 224)  LC_0 Logic Functioning bit
 (41 0)  (803 224)  (803 224)  LC_0 Logic Functioning bit
 (45 0)  (807 224)  (807 224)  LC_0 Logic Functioning bit
 (17 1)  (779 225)  (779 225)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (788 225)  (788 225)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 225)  (789 225)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 225)  (791 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 225)  (794 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (795 225)  (795 225)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.input_2_0
 (35 1)  (797 225)  (797 225)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.input_2_0
 (38 1)  (800 225)  (800 225)  LC_0 Logic Functioning bit
 (39 1)  (801 225)  (801 225)  LC_0 Logic Functioning bit
 (45 1)  (807 225)  (807 225)  LC_0 Logic Functioning bit
 (0 2)  (762 226)  (762 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (1 2)  (763 226)  (763 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (779 226)  (779 226)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (29 2)  (791 226)  (791 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 226)  (793 226)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 226)  (794 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 226)  (796 226)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 226)  (798 226)  LC_1 Logic Functioning bit
 (38 2)  (800 226)  (800 226)  LC_1 Logic Functioning bit
 (22 3)  (784 227)  (784 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (785 227)  (785 227)  routing T_15_14.sp4_v_b_22 <X> T_15_14.lc_trk_g0_6
 (24 3)  (786 227)  (786 227)  routing T_15_14.sp4_v_b_22 <X> T_15_14.lc_trk_g0_6
 (27 3)  (789 227)  (789 227)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 227)  (790 227)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 227)  (791 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 227)  (793 227)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (14 4)  (776 228)  (776 228)  routing T_15_14.wire_logic_cluster/lc_0/out <X> T_15_14.lc_trk_g1_0
 (21 4)  (783 228)  (783 228)  routing T_15_14.wire_logic_cluster/lc_3/out <X> T_15_14.lc_trk_g1_3
 (22 4)  (784 228)  (784 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 228)  (787 228)  routing T_15_14.wire_logic_cluster/lc_2/out <X> T_15_14.lc_trk_g1_2
 (27 4)  (789 228)  (789 228)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 228)  (791 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 228)  (792 228)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 228)  (794 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 228)  (796 228)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (39 4)  (801 228)  (801 228)  LC_2 Logic Functioning bit
 (42 4)  (804 228)  (804 228)  LC_2 Logic Functioning bit
 (45 4)  (807 228)  (807 228)  LC_2 Logic Functioning bit
 (50 4)  (812 228)  (812 228)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (779 229)  (779 229)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (784 229)  (784 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (792 229)  (792 229)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 229)  (793 229)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (39 5)  (801 229)  (801 229)  LC_2 Logic Functioning bit
 (42 5)  (804 229)  (804 229)  LC_2 Logic Functioning bit
 (45 5)  (807 229)  (807 229)  LC_2 Logic Functioning bit
 (15 6)  (777 230)  (777 230)  routing T_15_14.sp4_h_r_21 <X> T_15_14.lc_trk_g1_5
 (16 6)  (778 230)  (778 230)  routing T_15_14.sp4_h_r_21 <X> T_15_14.lc_trk_g1_5
 (17 6)  (779 230)  (779 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (780 230)  (780 230)  routing T_15_14.sp4_h_r_21 <X> T_15_14.lc_trk_g1_5
 (21 6)  (783 230)  (783 230)  routing T_15_14.wire_logic_cluster/lc_7/out <X> T_15_14.lc_trk_g1_7
 (22 6)  (784 230)  (784 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (787 230)  (787 230)  routing T_15_14.wire_logic_cluster/lc_6/out <X> T_15_14.lc_trk_g1_6
 (27 6)  (789 230)  (789 230)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 230)  (791 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 230)  (793 230)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 230)  (794 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 230)  (795 230)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (41 6)  (803 230)  (803 230)  LC_3 Logic Functioning bit
 (45 6)  (807 230)  (807 230)  LC_3 Logic Functioning bit
 (18 7)  (780 231)  (780 231)  routing T_15_14.sp4_h_r_21 <X> T_15_14.lc_trk_g1_5
 (22 7)  (784 231)  (784 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (788 231)  (788 231)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 231)  (789 231)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 231)  (791 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 231)  (792 231)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 231)  (793 231)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 231)  (794 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (41 7)  (803 231)  (803 231)  LC_3 Logic Functioning bit
 (42 7)  (804 231)  (804 231)  LC_3 Logic Functioning bit
 (43 7)  (805 231)  (805 231)  LC_3 Logic Functioning bit
 (45 7)  (807 231)  (807 231)  LC_3 Logic Functioning bit
 (0 8)  (762 232)  (762 232)  routing T_15_14.glb_netwk_7 <X> T_15_14.glb2local_1
 (1 8)  (763 232)  (763 232)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_7 glb2local_1
 (15 8)  (777 232)  (777 232)  routing T_15_14.rgt_op_1 <X> T_15_14.lc_trk_g2_1
 (17 8)  (779 232)  (779 232)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (780 232)  (780 232)  routing T_15_14.rgt_op_1 <X> T_15_14.lc_trk_g2_1
 (28 8)  (790 232)  (790 232)  routing T_15_14.lc_trk_g2_1 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 232)  (791 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 232)  (794 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 232)  (795 232)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 232)  (796 232)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 232)  (798 232)  LC_4 Logic Functioning bit
 (38 8)  (800 232)  (800 232)  LC_4 Logic Functioning bit
 (0 9)  (762 233)  (762 233)  routing T_15_14.glb_netwk_7 <X> T_15_14.glb2local_1
 (1 9)  (763 233)  (763 233)  routing T_15_14.glb_netwk_7 <X> T_15_14.glb2local_1
 (26 9)  (788 233)  (788 233)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 233)  (789 233)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 233)  (790 233)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 233)  (791 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 233)  (793 233)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (14 10)  (776 234)  (776 234)  routing T_15_14.rgt_op_4 <X> T_15_14.lc_trk_g2_4
 (25 10)  (787 234)  (787 234)  routing T_15_14.wire_logic_cluster/lc_6/out <X> T_15_14.lc_trk_g2_6
 (27 10)  (789 234)  (789 234)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 234)  (790 234)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 234)  (791 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 234)  (792 234)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 234)  (793 234)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 234)  (794 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 234)  (795 234)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (41 10)  (803 234)  (803 234)  LC_5 Logic Functioning bit
 (42 10)  (804 234)  (804 234)  LC_5 Logic Functioning bit
 (45 10)  (807 234)  (807 234)  LC_5 Logic Functioning bit
 (50 10)  (812 234)  (812 234)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (777 235)  (777 235)  routing T_15_14.rgt_op_4 <X> T_15_14.lc_trk_g2_4
 (17 11)  (779 235)  (779 235)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (784 235)  (784 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (793 235)  (793 235)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (41 11)  (803 235)  (803 235)  LC_5 Logic Functioning bit
 (42 11)  (804 235)  (804 235)  LC_5 Logic Functioning bit
 (45 11)  (807 235)  (807 235)  LC_5 Logic Functioning bit
 (14 12)  (776 236)  (776 236)  routing T_15_14.rgt_op_0 <X> T_15_14.lc_trk_g3_0
 (22 12)  (784 236)  (784 236)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (786 236)  (786 236)  routing T_15_14.tnr_op_3 <X> T_15_14.lc_trk_g3_3
 (25 12)  (787 236)  (787 236)  routing T_15_14.rgt_op_2 <X> T_15_14.lc_trk_g3_2
 (26 12)  (788 236)  (788 236)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (29 12)  (791 236)  (791 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 236)  (792 236)  routing T_15_14.lc_trk_g0_5 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 236)  (793 236)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 236)  (794 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 236)  (795 236)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 236)  (796 236)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 236)  (797 236)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.input_2_6
 (36 12)  (798 236)  (798 236)  LC_6 Logic Functioning bit
 (37 12)  (799 236)  (799 236)  LC_6 Logic Functioning bit
 (42 12)  (804 236)  (804 236)  LC_6 Logic Functioning bit
 (43 12)  (805 236)  (805 236)  LC_6 Logic Functioning bit
 (15 13)  (777 237)  (777 237)  routing T_15_14.rgt_op_0 <X> T_15_14.lc_trk_g3_0
 (17 13)  (779 237)  (779 237)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (784 237)  (784 237)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (786 237)  (786 237)  routing T_15_14.rgt_op_2 <X> T_15_14.lc_trk_g3_2
 (26 13)  (788 237)  (788 237)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 237)  (791 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 237)  (793 237)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 237)  (794 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (795 237)  (795 237)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.input_2_6
 (36 13)  (798 237)  (798 237)  LC_6 Logic Functioning bit
 (37 13)  (799 237)  (799 237)  LC_6 Logic Functioning bit
 (38 13)  (800 237)  (800 237)  LC_6 Logic Functioning bit
 (42 13)  (804 237)  (804 237)  LC_6 Logic Functioning bit
 (43 13)  (805 237)  (805 237)  LC_6 Logic Functioning bit
 (1 14)  (763 238)  (763 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (779 238)  (779 238)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (780 238)  (780 238)  routing T_15_14.wire_logic_cluster/lc_5/out <X> T_15_14.lc_trk_g3_5
 (25 14)  (787 238)  (787 238)  routing T_15_14.rgt_op_6 <X> T_15_14.lc_trk_g3_6
 (31 14)  (793 238)  (793 238)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 238)  (794 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 238)  (796 238)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (39 14)  (801 238)  (801 238)  LC_7 Logic Functioning bit
 (41 14)  (803 238)  (803 238)  LC_7 Logic Functioning bit
 (45 14)  (807 238)  (807 238)  LC_7 Logic Functioning bit
 (50 14)  (812 238)  (812 238)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (762 239)  (762 239)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 239)  (763 239)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (22 15)  (784 239)  (784 239)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (786 239)  (786 239)  routing T_15_14.rgt_op_6 <X> T_15_14.lc_trk_g3_6
 (27 15)  (789 239)  (789 239)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 239)  (790 239)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 239)  (791 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 239)  (793 239)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (38 15)  (800 239)  (800 239)  LC_7 Logic Functioning bit
 (40 15)  (802 239)  (802 239)  LC_7 Logic Functioning bit
 (45 15)  (807 239)  (807 239)  LC_7 Logic Functioning bit


LogicTile_16_14

 (0 0)  (816 224)  (816 224)  Negative Clock bit

 (22 0)  (838 224)  (838 224)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (840 224)  (840 224)  routing T_16_14.top_op_3 <X> T_16_14.lc_trk_g0_3
 (29 0)  (845 224)  (845 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 224)  (847 224)  routing T_16_14.lc_trk_g0_5 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 224)  (848 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (852 224)  (852 224)  LC_0 Logic Functioning bit
 (21 1)  (837 225)  (837 225)  routing T_16_14.top_op_3 <X> T_16_14.lc_trk_g0_3
 (26 1)  (842 225)  (842 225)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 225)  (844 225)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 225)  (845 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 225)  (846 225)  routing T_16_14.lc_trk_g0_3 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 225)  (848 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (849 225)  (849 225)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.input_2_0
 (34 1)  (850 225)  (850 225)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.input_2_0
 (0 2)  (816 226)  (816 226)  routing T_16_14.glb_netwk_6 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (1 2)  (817 226)  (817 226)  routing T_16_14.glb_netwk_6 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (831 226)  (831 226)  routing T_16_14.lft_op_5 <X> T_16_14.lc_trk_g0_5
 (17 2)  (833 226)  (833 226)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (834 226)  (834 226)  routing T_16_14.lft_op_5 <X> T_16_14.lc_trk_g0_5
 (21 2)  (837 226)  (837 226)  routing T_16_14.lft_op_7 <X> T_16_14.lc_trk_g0_7
 (22 2)  (838 226)  (838 226)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (840 226)  (840 226)  routing T_16_14.lft_op_7 <X> T_16_14.lc_trk_g0_7
 (27 2)  (843 226)  (843 226)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 226)  (844 226)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 226)  (845 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 226)  (848 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 226)  (849 226)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (41 2)  (857 226)  (857 226)  LC_1 Logic Functioning bit
 (43 2)  (859 226)  (859 226)  LC_1 Logic Functioning bit
 (45 2)  (861 226)  (861 226)  LC_1 Logic Functioning bit
 (26 3)  (842 227)  (842 227)  routing T_16_14.lc_trk_g0_3 <X> T_16_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 227)  (845 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 227)  (847 227)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 227)  (852 227)  LC_1 Logic Functioning bit
 (37 3)  (853 227)  (853 227)  LC_1 Logic Functioning bit
 (38 3)  (854 227)  (854 227)  LC_1 Logic Functioning bit
 (39 3)  (855 227)  (855 227)  LC_1 Logic Functioning bit
 (41 3)  (857 227)  (857 227)  LC_1 Logic Functioning bit
 (43 3)  (859 227)  (859 227)  LC_1 Logic Functioning bit
 (45 3)  (861 227)  (861 227)  LC_1 Logic Functioning bit
 (14 4)  (830 228)  (830 228)  routing T_16_14.lft_op_0 <X> T_16_14.lc_trk_g1_0
 (21 4)  (837 228)  (837 228)  routing T_16_14.lft_op_3 <X> T_16_14.lc_trk_g1_3
 (22 4)  (838 228)  (838 228)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (840 228)  (840 228)  routing T_16_14.lft_op_3 <X> T_16_14.lc_trk_g1_3
 (25 4)  (841 228)  (841 228)  routing T_16_14.lft_op_2 <X> T_16_14.lc_trk_g1_2
 (29 4)  (845 228)  (845 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 228)  (847 228)  routing T_16_14.lc_trk_g1_6 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 228)  (848 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 228)  (850 228)  routing T_16_14.lc_trk_g1_6 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (45 4)  (861 228)  (861 228)  LC_2 Logic Functioning bit
 (15 5)  (831 229)  (831 229)  routing T_16_14.lft_op_0 <X> T_16_14.lc_trk_g1_0
 (17 5)  (833 229)  (833 229)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (838 229)  (838 229)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (840 229)  (840 229)  routing T_16_14.lft_op_2 <X> T_16_14.lc_trk_g1_2
 (26 5)  (842 229)  (842 229)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 229)  (844 229)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 229)  (845 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 229)  (846 229)  routing T_16_14.lc_trk_g0_3 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 229)  (847 229)  routing T_16_14.lc_trk_g1_6 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (40 5)  (856 229)  (856 229)  LC_2 Logic Functioning bit
 (41 5)  (857 229)  (857 229)  LC_2 Logic Functioning bit
 (42 5)  (858 229)  (858 229)  LC_2 Logic Functioning bit
 (43 5)  (859 229)  (859 229)  LC_2 Logic Functioning bit
 (45 5)  (861 229)  (861 229)  LC_2 Logic Functioning bit
 (15 6)  (831 230)  (831 230)  routing T_16_14.lft_op_5 <X> T_16_14.lc_trk_g1_5
 (17 6)  (833 230)  (833 230)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (834 230)  (834 230)  routing T_16_14.lft_op_5 <X> T_16_14.lc_trk_g1_5
 (21 6)  (837 230)  (837 230)  routing T_16_14.lft_op_7 <X> T_16_14.lc_trk_g1_7
 (22 6)  (838 230)  (838 230)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (840 230)  (840 230)  routing T_16_14.lft_op_7 <X> T_16_14.lc_trk_g1_7
 (25 6)  (841 230)  (841 230)  routing T_16_14.lft_op_6 <X> T_16_14.lc_trk_g1_6
 (27 6)  (843 230)  (843 230)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 230)  (845 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 230)  (846 230)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 230)  (848 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 230)  (850 230)  routing T_16_14.lc_trk_g1_3 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 230)  (853 230)  LC_3 Logic Functioning bit
 (38 6)  (854 230)  (854 230)  LC_3 Logic Functioning bit
 (39 6)  (855 230)  (855 230)  LC_3 Logic Functioning bit
 (40 6)  (856 230)  (856 230)  LC_3 Logic Functioning bit
 (41 6)  (857 230)  (857 230)  LC_3 Logic Functioning bit
 (42 6)  (858 230)  (858 230)  LC_3 Logic Functioning bit
 (43 6)  (859 230)  (859 230)  LC_3 Logic Functioning bit
 (22 7)  (838 231)  (838 231)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (840 231)  (840 231)  routing T_16_14.lft_op_6 <X> T_16_14.lc_trk_g1_6
 (26 7)  (842 231)  (842 231)  routing T_16_14.lc_trk_g0_3 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 231)  (845 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 231)  (847 231)  routing T_16_14.lc_trk_g1_3 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 231)  (848 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (850 231)  (850 231)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.input_2_3
 (35 7)  (851 231)  (851 231)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.input_2_3
 (36 7)  (852 231)  (852 231)  LC_3 Logic Functioning bit
 (37 7)  (853 231)  (853 231)  LC_3 Logic Functioning bit
 (38 7)  (854 231)  (854 231)  LC_3 Logic Functioning bit
 (39 7)  (855 231)  (855 231)  LC_3 Logic Functioning bit
 (40 7)  (856 231)  (856 231)  LC_3 Logic Functioning bit
 (41 7)  (857 231)  (857 231)  LC_3 Logic Functioning bit
 (42 7)  (858 231)  (858 231)  LC_3 Logic Functioning bit
 (43 7)  (859 231)  (859 231)  LC_3 Logic Functioning bit
 (25 8)  (841 232)  (841 232)  routing T_16_14.wire_logic_cluster/lc_2/out <X> T_16_14.lc_trk_g2_2
 (26 8)  (842 232)  (842 232)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 232)  (843 232)  routing T_16_14.lc_trk_g1_0 <X> T_16_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 232)  (845 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 232)  (847 232)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 232)  (848 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 232)  (849 232)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (38 8)  (854 232)  (854 232)  LC_4 Logic Functioning bit
 (50 8)  (866 232)  (866 232)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (838 233)  (838 233)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (842 233)  (842 233)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 233)  (843 233)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 233)  (845 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 233)  (847 233)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (21 10)  (837 234)  (837 234)  routing T_16_14.wire_logic_cluster/lc_7/out <X> T_16_14.lc_trk_g2_7
 (22 10)  (838 234)  (838 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (842 234)  (842 234)  routing T_16_14.lc_trk_g0_7 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 234)  (843 234)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 234)  (845 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 234)  (846 234)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 234)  (848 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 234)  (850 234)  routing T_16_14.lc_trk_g1_3 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (40 10)  (856 234)  (856 234)  LC_5 Logic Functioning bit
 (26 11)  (842 235)  (842 235)  routing T_16_14.lc_trk_g0_7 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 235)  (845 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 235)  (847 235)  routing T_16_14.lc_trk_g1_3 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 235)  (848 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (850 235)  (850 235)  routing T_16_14.lc_trk_g1_0 <X> T_16_14.input_2_5
 (17 12)  (833 236)  (833 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 236)  (834 236)  routing T_16_14.wire_logic_cluster/lc_1/out <X> T_16_14.lc_trk_g3_1
 (21 12)  (837 236)  (837 236)  routing T_16_14.sp4_v_t_22 <X> T_16_14.lc_trk_g3_3
 (22 12)  (838 236)  (838 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (839 236)  (839 236)  routing T_16_14.sp4_v_t_22 <X> T_16_14.lc_trk_g3_3
 (27 12)  (843 236)  (843 236)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 236)  (845 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 236)  (847 236)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 236)  (848 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 236)  (849 236)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (37 12)  (853 236)  (853 236)  LC_6 Logic Functioning bit
 (50 12)  (866 236)  (866 236)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (837 237)  (837 237)  routing T_16_14.sp4_v_t_22 <X> T_16_14.lc_trk_g3_3
 (26 13)  (842 237)  (842 237)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 237)  (843 237)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 237)  (844 237)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 237)  (845 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 237)  (846 237)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 237)  (847 237)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (0 14)  (816 238)  (816 238)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 238)  (817 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (831 238)  (831 238)  routing T_16_14.sp4_h_l_16 <X> T_16_14.lc_trk_g3_5
 (16 14)  (832 238)  (832 238)  routing T_16_14.sp4_h_l_16 <X> T_16_14.lc_trk_g3_5
 (17 14)  (833 238)  (833 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (28 14)  (844 238)  (844 238)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 238)  (845 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 238)  (848 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 238)  (849 238)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 238)  (850 238)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (40 14)  (856 238)  (856 238)  LC_7 Logic Functioning bit
 (42 14)  (858 238)  (858 238)  LC_7 Logic Functioning bit
 (0 15)  (816 239)  (816 239)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 239)  (817 239)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_7/s_r
 (18 15)  (834 239)  (834 239)  routing T_16_14.sp4_h_l_16 <X> T_16_14.lc_trk_g3_5
 (30 15)  (846 239)  (846 239)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (40 15)  (856 239)  (856 239)  LC_7 Logic Functioning bit
 (42 15)  (858 239)  (858 239)  LC_7 Logic Functioning bit


LogicTile_17_14

 (27 0)  (901 224)  (901 224)  routing T_17_14.lc_trk_g3_0 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 224)  (902 224)  routing T_17_14.lc_trk_g3_0 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 224)  (903 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 224)  (905 224)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 224)  (906 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 224)  (907 224)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 224)  (909 224)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.input_2_0
 (36 0)  (910 224)  (910 224)  LC_0 Logic Functioning bit
 (37 0)  (911 224)  (911 224)  LC_0 Logic Functioning bit
 (38 0)  (912 224)  (912 224)  LC_0 Logic Functioning bit
 (39 0)  (913 224)  (913 224)  LC_0 Logic Functioning bit
 (44 0)  (918 224)  (918 224)  LC_0 Logic Functioning bit
 (31 1)  (905 225)  (905 225)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 225)  (906 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (907 225)  (907 225)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.input_2_0
 (34 1)  (908 225)  (908 225)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.input_2_0
 (35 1)  (909 225)  (909 225)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.input_2_0
 (40 1)  (914 225)  (914 225)  LC_0 Logic Functioning bit
 (41 1)  (915 225)  (915 225)  LC_0 Logic Functioning bit
 (42 1)  (916 225)  (916 225)  LC_0 Logic Functioning bit
 (43 1)  (917 225)  (917 225)  LC_0 Logic Functioning bit
 (53 1)  (927 225)  (927 225)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (874 226)  (874 226)  routing T_17_14.glb_netwk_7 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (1 2)  (875 226)  (875 226)  routing T_17_14.glb_netwk_7 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (16 2)  (890 226)  (890 226)  routing T_17_14.sp4_v_b_13 <X> T_17_14.lc_trk_g0_5
 (17 2)  (891 226)  (891 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (892 226)  (892 226)  routing T_17_14.sp4_v_b_13 <X> T_17_14.lc_trk_g0_5
 (27 2)  (901 226)  (901 226)  routing T_17_14.lc_trk_g1_5 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 226)  (903 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 226)  (904 226)  routing T_17_14.lc_trk_g1_5 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 226)  (906 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (910 226)  (910 226)  LC_1 Logic Functioning bit
 (37 2)  (911 226)  (911 226)  LC_1 Logic Functioning bit
 (38 2)  (912 226)  (912 226)  LC_1 Logic Functioning bit
 (39 2)  (913 226)  (913 226)  LC_1 Logic Functioning bit
 (44 2)  (918 226)  (918 226)  LC_1 Logic Functioning bit
 (0 3)  (874 227)  (874 227)  routing T_17_14.glb_netwk_7 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (18 3)  (892 227)  (892 227)  routing T_17_14.sp4_v_b_13 <X> T_17_14.lc_trk_g0_5
 (40 3)  (914 227)  (914 227)  LC_1 Logic Functioning bit
 (41 3)  (915 227)  (915 227)  LC_1 Logic Functioning bit
 (42 3)  (916 227)  (916 227)  LC_1 Logic Functioning bit
 (43 3)  (917 227)  (917 227)  LC_1 Logic Functioning bit
 (21 4)  (895 228)  (895 228)  routing T_17_14.wire_logic_cluster/lc_3/out <X> T_17_14.lc_trk_g1_3
 (22 4)  (896 228)  (896 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (901 228)  (901 228)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 228)  (902 228)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 228)  (903 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 228)  (904 228)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 228)  (906 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (910 228)  (910 228)  LC_2 Logic Functioning bit
 (37 4)  (911 228)  (911 228)  LC_2 Logic Functioning bit
 (38 4)  (912 228)  (912 228)  LC_2 Logic Functioning bit
 (39 4)  (913 228)  (913 228)  LC_2 Logic Functioning bit
 (44 4)  (918 228)  (918 228)  LC_2 Logic Functioning bit
 (40 5)  (914 229)  (914 229)  LC_2 Logic Functioning bit
 (41 5)  (915 229)  (915 229)  LC_2 Logic Functioning bit
 (42 5)  (916 229)  (916 229)  LC_2 Logic Functioning bit
 (43 5)  (917 229)  (917 229)  LC_2 Logic Functioning bit
 (17 6)  (891 230)  (891 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 230)  (892 230)  routing T_17_14.wire_logic_cluster/lc_5/out <X> T_17_14.lc_trk_g1_5
 (21 6)  (895 230)  (895 230)  routing T_17_14.wire_logic_cluster/lc_7/out <X> T_17_14.lc_trk_g1_7
 (22 6)  (896 230)  (896 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (901 230)  (901 230)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 230)  (903 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 230)  (904 230)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 230)  (906 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (911 230)  (911 230)  LC_3 Logic Functioning bit
 (39 6)  (913 230)  (913 230)  LC_3 Logic Functioning bit
 (41 6)  (915 230)  (915 230)  LC_3 Logic Functioning bit
 (43 6)  (917 230)  (917 230)  LC_3 Logic Functioning bit
 (15 7)  (889 231)  (889 231)  routing T_17_14.bot_op_4 <X> T_17_14.lc_trk_g1_4
 (17 7)  (891 231)  (891 231)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (30 7)  (904 231)  (904 231)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (37 7)  (911 231)  (911 231)  LC_3 Logic Functioning bit
 (39 7)  (913 231)  (913 231)  LC_3 Logic Functioning bit
 (41 7)  (915 231)  (915 231)  LC_3 Logic Functioning bit
 (43 7)  (917 231)  (917 231)  LC_3 Logic Functioning bit
 (15 8)  (889 232)  (889 232)  routing T_17_14.tnl_op_1 <X> T_17_14.lc_trk_g2_1
 (17 8)  (891 232)  (891 232)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (22 8)  (896 232)  (896 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (897 232)  (897 232)  routing T_17_14.sp4_v_t_30 <X> T_17_14.lc_trk_g2_3
 (24 8)  (898 232)  (898 232)  routing T_17_14.sp4_v_t_30 <X> T_17_14.lc_trk_g2_3
 (27 8)  (901 232)  (901 232)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 232)  (902 232)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 232)  (903 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 232)  (905 232)  routing T_17_14.lc_trk_g0_5 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 232)  (906 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (909 232)  (909 232)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.input_2_4
 (38 8)  (912 232)  (912 232)  LC_4 Logic Functioning bit
 (41 8)  (915 232)  (915 232)  LC_4 Logic Functioning bit
 (43 8)  (917 232)  (917 232)  LC_4 Logic Functioning bit
 (45 8)  (919 232)  (919 232)  LC_4 Logic Functioning bit
 (18 9)  (892 233)  (892 233)  routing T_17_14.tnl_op_1 <X> T_17_14.lc_trk_g2_1
 (26 9)  (900 233)  (900 233)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 233)  (901 233)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 233)  (902 233)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 233)  (903 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 233)  (904 233)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (32 9)  (906 233)  (906 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (907 233)  (907 233)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.input_2_4
 (34 9)  (908 233)  (908 233)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.input_2_4
 (35 9)  (909 233)  (909 233)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.input_2_4
 (6 10)  (880 234)  (880 234)  routing T_17_14.sp4_h_l_36 <X> T_17_14.sp4_v_t_43
 (21 10)  (895 234)  (895 234)  routing T_17_14.sp4_h_r_39 <X> T_17_14.lc_trk_g2_7
 (22 10)  (896 234)  (896 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (897 234)  (897 234)  routing T_17_14.sp4_h_r_39 <X> T_17_14.lc_trk_g2_7
 (24 10)  (898 234)  (898 234)  routing T_17_14.sp4_h_r_39 <X> T_17_14.lc_trk_g2_7
 (26 10)  (900 234)  (900 234)  routing T_17_14.lc_trk_g0_5 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 234)  (901 234)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 234)  (902 234)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 234)  (903 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 234)  (905 234)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 234)  (906 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 234)  (907 234)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 234)  (908 234)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (43 10)  (917 234)  (917 234)  LC_5 Logic Functioning bit
 (45 10)  (919 234)  (919 234)  LC_5 Logic Functioning bit
 (29 11)  (903 235)  (903 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 235)  (905 235)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 235)  (906 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (907 235)  (907 235)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.input_2_5
 (35 11)  (909 235)  (909 235)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.input_2_5
 (36 11)  (910 235)  (910 235)  LC_5 Logic Functioning bit
 (43 11)  (917 235)  (917 235)  LC_5 Logic Functioning bit
 (14 12)  (888 236)  (888 236)  routing T_17_14.sp4_v_t_21 <X> T_17_14.lc_trk_g3_0
 (17 12)  (891 236)  (891 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 236)  (892 236)  routing T_17_14.wire_logic_cluster/lc_1/out <X> T_17_14.lc_trk_g3_1
 (22 12)  (896 236)  (896 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (897 236)  (897 236)  routing T_17_14.sp4_v_t_30 <X> T_17_14.lc_trk_g3_3
 (24 12)  (898 236)  (898 236)  routing T_17_14.sp4_v_t_30 <X> T_17_14.lc_trk_g3_3
 (25 12)  (899 236)  (899 236)  routing T_17_14.wire_logic_cluster/lc_2/out <X> T_17_14.lc_trk_g3_2
 (27 12)  (901 236)  (901 236)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 236)  (903 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 236)  (904 236)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 236)  (906 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 236)  (907 236)  routing T_17_14.lc_trk_g2_1 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (40 12)  (914 236)  (914 236)  LC_6 Logic Functioning bit
 (42 12)  (916 236)  (916 236)  LC_6 Logic Functioning bit
 (14 13)  (888 237)  (888 237)  routing T_17_14.sp4_v_t_21 <X> T_17_14.lc_trk_g3_0
 (16 13)  (890 237)  (890 237)  routing T_17_14.sp4_v_t_21 <X> T_17_14.lc_trk_g3_0
 (17 13)  (891 237)  (891 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (896 237)  (896 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (40 13)  (914 237)  (914 237)  LC_6 Logic Functioning bit
 (42 13)  (916 237)  (916 237)  LC_6 Logic Functioning bit
 (14 14)  (888 238)  (888 238)  routing T_17_14.wire_logic_cluster/lc_4/out <X> T_17_14.lc_trk_g3_4
 (21 14)  (895 238)  (895 238)  routing T_17_14.sp4_h_r_39 <X> T_17_14.lc_trk_g3_7
 (22 14)  (896 238)  (896 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (897 238)  (897 238)  routing T_17_14.sp4_h_r_39 <X> T_17_14.lc_trk_g3_7
 (24 14)  (898 238)  (898 238)  routing T_17_14.sp4_h_r_39 <X> T_17_14.lc_trk_g3_7
 (26 14)  (900 238)  (900 238)  routing T_17_14.lc_trk_g0_5 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 238)  (901 238)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 238)  (902 238)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 238)  (903 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 238)  (904 238)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 238)  (906 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 238)  (908 238)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (37 14)  (911 238)  (911 238)  LC_7 Logic Functioning bit
 (45 14)  (919 238)  (919 238)  LC_7 Logic Functioning bit
 (17 15)  (891 239)  (891 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (29 15)  (903 239)  (903 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 239)  (904 239)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 239)  (905 239)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 239)  (906 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (907 239)  (907 239)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.input_2_7
 (35 15)  (909 239)  (909 239)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.input_2_7
 (36 15)  (910 239)  (910 239)  LC_7 Logic Functioning bit
 (37 15)  (911 239)  (911 239)  LC_7 Logic Functioning bit


LogicTile_18_14

 (0 0)  (928 224)  (928 224)  Negative Clock bit

 (31 0)  (959 224)  (959 224)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 224)  (960 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 224)  (961 224)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 224)  (962 224)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 224)  (964 224)  LC_0 Logic Functioning bit
 (37 0)  (965 224)  (965 224)  LC_0 Logic Functioning bit
 (38 0)  (966 224)  (966 224)  LC_0 Logic Functioning bit
 (39 0)  (967 224)  (967 224)  LC_0 Logic Functioning bit
 (45 0)  (973 224)  (973 224)  LC_0 Logic Functioning bit
 (36 1)  (964 225)  (964 225)  LC_0 Logic Functioning bit
 (37 1)  (965 225)  (965 225)  LC_0 Logic Functioning bit
 (38 1)  (966 225)  (966 225)  LC_0 Logic Functioning bit
 (39 1)  (967 225)  (967 225)  LC_0 Logic Functioning bit
 (0 2)  (928 226)  (928 226)  routing T_18_14.glb_netwk_6 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (1 2)  (929 226)  (929 226)  routing T_18_14.glb_netwk_6 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (940 226)  (940 226)  routing T_18_14.sp4_v_t_39 <X> T_18_14.sp4_h_l_39
 (11 3)  (939 227)  (939 227)  routing T_18_14.sp4_v_t_39 <X> T_18_14.sp4_h_l_39
 (0 14)  (928 238)  (928 238)  routing T_18_14.glb_netwk_4 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 238)  (929 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (942 238)  (942 238)  routing T_18_14.rgt_op_4 <X> T_18_14.lc_trk_g3_4
 (15 15)  (943 239)  (943 239)  routing T_18_14.rgt_op_4 <X> T_18_14.lc_trk_g3_4
 (17 15)  (945 239)  (945 239)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_19_14

 (0 0)  (982 224)  (982 224)  Negative Clock bit

 (0 2)  (982 226)  (982 226)  routing T_19_14.glb_netwk_6 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (1 2)  (983 226)  (983 226)  routing T_19_14.glb_netwk_6 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (2 2)  (984 226)  (984 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 4)  (1003 228)  (1003 228)  routing T_19_14.sp4_v_b_11 <X> T_19_14.lc_trk_g1_3
 (22 4)  (1004 228)  (1004 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1005 228)  (1005 228)  routing T_19_14.sp4_v_b_11 <X> T_19_14.lc_trk_g1_3
 (21 5)  (1003 229)  (1003 229)  routing T_19_14.sp4_v_b_11 <X> T_19_14.lc_trk_g1_3
 (36 8)  (1018 232)  (1018 232)  LC_4 Logic Functioning bit
 (38 8)  (1020 232)  (1020 232)  LC_4 Logic Functioning bit
 (41 8)  (1023 232)  (1023 232)  LC_4 Logic Functioning bit
 (43 8)  (1025 232)  (1025 232)  LC_4 Logic Functioning bit
 (45 8)  (1027 232)  (1027 232)  LC_4 Logic Functioning bit
 (26 9)  (1008 233)  (1008 233)  routing T_19_14.lc_trk_g1_3 <X> T_19_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 233)  (1009 233)  routing T_19_14.lc_trk_g1_3 <X> T_19_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 233)  (1011 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (1019 233)  (1019 233)  LC_4 Logic Functioning bit
 (39 9)  (1021 233)  (1021 233)  LC_4 Logic Functioning bit
 (40 9)  (1022 233)  (1022 233)  LC_4 Logic Functioning bit
 (42 9)  (1024 233)  (1024 233)  LC_4 Logic Functioning bit
 (0 14)  (982 238)  (982 238)  routing T_19_14.glb_netwk_4 <X> T_19_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 238)  (983 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_23_14

 (3 5)  (1201 229)  (1201 229)  routing T_23_14.sp12_h_l_23 <X> T_23_14.sp12_h_r_0


LogicTile_27_14

 (2 0)  (1404 224)  (1404 224)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_30_14

 (8 0)  (1572 224)  (1572 224)  routing T_30_14.sp4_h_l_40 <X> T_30_14.sp4_h_r_1
 (10 0)  (1574 224)  (1574 224)  routing T_30_14.sp4_h_l_40 <X> T_30_14.sp4_h_r_1


IO_Tile_33_14

 (12 0)  (1738 224)  (1738 224)  routing T_33_14.span4_horz_25 <X> T_33_14.span4_vert_t_12
 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 234)  (1738 234)  routing T_33_14.lc_trk_g1_4 <X> T_33_14.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 234)  (1739 234)  routing T_33_14.lc_trk_g1_4 <X> T_33_14.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 234)  (1742 234)  IOB_1 IO Functioning bit
 (13 11)  (1739 235)  (1739 235)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 236)  (1730 236)  routing T_33_14.span4_vert_b_12 <X> T_33_14.lc_trk_g1_4
 (5 13)  (1731 237)  (1731 237)  routing T_33_14.span4_vert_b_12 <X> T_33_14.lc_trk_g1_4
 (7 13)  (1733 237)  (1733 237)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit
 (16 14)  (1742 238)  (1742 238)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



LogicTile_4_13

 (3 4)  (183 212)  (183 212)  routing T_4_13.sp12_v_b_0 <X> T_4_13.sp12_h_r_0
 (3 5)  (183 213)  (183 213)  routing T_4_13.sp12_v_b_0 <X> T_4_13.sp12_h_r_0


LogicTile_6_13

 (19 15)  (307 223)  (307 223)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_8_13

 (2 0)  (398 208)  (398 208)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_r_16
 (19 2)  (415 210)  (415 210)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_t_4 sp4_v_t_2


LogicTile_9_13

 (4 2)  (442 210)  (442 210)  routing T_9_13.sp4_v_b_0 <X> T_9_13.sp4_v_t_37
 (14 3)  (452 211)  (452 211)  routing T_9_13.top_op_4 <X> T_9_13.lc_trk_g0_4
 (15 3)  (453 211)  (453 211)  routing T_9_13.top_op_4 <X> T_9_13.lc_trk_g0_4
 (17 3)  (455 211)  (455 211)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 6)  (464 214)  (464 214)  routing T_9_13.lc_trk_g2_7 <X> T_9_13.wire_logic_cluster/lc_3/in_0
 (29 6)  (467 214)  (467 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 214)  (468 214)  routing T_9_13.lc_trk_g0_4 <X> T_9_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 214)  (470 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 214)  (471 214)  routing T_9_13.lc_trk_g3_3 <X> T_9_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 214)  (472 214)  routing T_9_13.lc_trk_g3_3 <X> T_9_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (473 214)  (473 214)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.input_2_3
 (36 6)  (474 214)  (474 214)  LC_3 Logic Functioning bit
 (37 6)  (475 214)  (475 214)  LC_3 Logic Functioning bit
 (38 6)  (476 214)  (476 214)  LC_3 Logic Functioning bit
 (39 6)  (477 214)  (477 214)  LC_3 Logic Functioning bit
 (40 6)  (478 214)  (478 214)  LC_3 Logic Functioning bit
 (41 6)  (479 214)  (479 214)  LC_3 Logic Functioning bit
 (42 6)  (480 214)  (480 214)  LC_3 Logic Functioning bit
 (43 6)  (481 214)  (481 214)  LC_3 Logic Functioning bit
 (51 6)  (489 214)  (489 214)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (5 7)  (443 215)  (443 215)  routing T_9_13.sp4_h_l_38 <X> T_9_13.sp4_v_t_38
 (26 7)  (464 215)  (464 215)  routing T_9_13.lc_trk_g2_7 <X> T_9_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 215)  (466 215)  routing T_9_13.lc_trk_g2_7 <X> T_9_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 215)  (467 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 215)  (469 215)  routing T_9_13.lc_trk_g3_3 <X> T_9_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 215)  (470 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (471 215)  (471 215)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.input_2_3
 (34 7)  (472 215)  (472 215)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.input_2_3
 (35 7)  (473 215)  (473 215)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.input_2_3
 (36 7)  (474 215)  (474 215)  LC_3 Logic Functioning bit
 (37 7)  (475 215)  (475 215)  LC_3 Logic Functioning bit
 (38 7)  (476 215)  (476 215)  LC_3 Logic Functioning bit
 (39 7)  (477 215)  (477 215)  LC_3 Logic Functioning bit
 (40 7)  (478 215)  (478 215)  LC_3 Logic Functioning bit
 (41 7)  (479 215)  (479 215)  LC_3 Logic Functioning bit
 (42 7)  (480 215)  (480 215)  LC_3 Logic Functioning bit
 (22 10)  (460 218)  (460 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (22 12)  (460 220)  (460 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (461 220)  (461 220)  routing T_9_13.sp4_v_t_30 <X> T_9_13.lc_trk_g3_3
 (24 12)  (462 220)  (462 220)  routing T_9_13.sp4_v_t_30 <X> T_9_13.lc_trk_g3_3
 (25 14)  (463 222)  (463 222)  routing T_9_13.sp4_v_b_38 <X> T_9_13.lc_trk_g3_6
 (22 15)  (460 223)  (460 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (461 223)  (461 223)  routing T_9_13.sp4_v_b_38 <X> T_9_13.lc_trk_g3_6
 (25 15)  (463 223)  (463 223)  routing T_9_13.sp4_v_b_38 <X> T_9_13.lc_trk_g3_6


LogicTile_10_13

 (0 0)  (492 208)  (492 208)  Negative Clock bit

 (14 0)  (506 208)  (506 208)  routing T_10_13.sp12_h_r_0 <X> T_10_13.lc_trk_g0_0
 (29 0)  (521 208)  (521 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 208)  (522 208)  routing T_10_13.lc_trk_g0_5 <X> T_10_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 208)  (524 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 208)  (526 208)  routing T_10_13.lc_trk_g1_0 <X> T_10_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 208)  (527 208)  routing T_10_13.lc_trk_g2_6 <X> T_10_13.input_2_0
 (36 0)  (528 208)  (528 208)  LC_0 Logic Functioning bit
 (38 0)  (530 208)  (530 208)  LC_0 Logic Functioning bit
 (39 0)  (531 208)  (531 208)  LC_0 Logic Functioning bit
 (43 0)  (535 208)  (535 208)  LC_0 Logic Functioning bit
 (45 0)  (537 208)  (537 208)  LC_0 Logic Functioning bit
 (14 1)  (506 209)  (506 209)  routing T_10_13.sp12_h_r_0 <X> T_10_13.lc_trk_g0_0
 (15 1)  (507 209)  (507 209)  routing T_10_13.sp12_h_r_0 <X> T_10_13.lc_trk_g0_0
 (17 1)  (509 209)  (509 209)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (29 1)  (521 209)  (521 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 209)  (524 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (525 209)  (525 209)  routing T_10_13.lc_trk_g2_6 <X> T_10_13.input_2_0
 (35 1)  (527 209)  (527 209)  routing T_10_13.lc_trk_g2_6 <X> T_10_13.input_2_0
 (36 1)  (528 209)  (528 209)  LC_0 Logic Functioning bit
 (37 1)  (529 209)  (529 209)  LC_0 Logic Functioning bit
 (38 1)  (530 209)  (530 209)  LC_0 Logic Functioning bit
 (39 1)  (531 209)  (531 209)  LC_0 Logic Functioning bit
 (43 1)  (535 209)  (535 209)  LC_0 Logic Functioning bit
 (0 2)  (492 210)  (492 210)  routing T_10_13.glb_netwk_7 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (1 2)  (493 210)  (493 210)  routing T_10_13.glb_netwk_7 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (2 2)  (494 210)  (494 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (506 210)  (506 210)  routing T_10_13.sp4_v_t_1 <X> T_10_13.lc_trk_g0_4
 (17 2)  (509 210)  (509 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (19 2)  (511 210)  (511 210)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (0 3)  (492 211)  (492 211)  routing T_10_13.glb_netwk_7 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (14 3)  (506 211)  (506 211)  routing T_10_13.sp4_v_t_1 <X> T_10_13.lc_trk_g0_4
 (16 3)  (508 211)  (508 211)  routing T_10_13.sp4_v_t_1 <X> T_10_13.lc_trk_g0_4
 (17 3)  (509 211)  (509 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (510 211)  (510 211)  routing T_10_13.sp4_r_v_b_29 <X> T_10_13.lc_trk_g0_5
 (14 4)  (506 212)  (506 212)  routing T_10_13.wire_logic_cluster/lc_0/out <X> T_10_13.lc_trk_g1_0
 (17 5)  (509 213)  (509 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (14 6)  (506 214)  (506 214)  routing T_10_13.wire_logic_cluster/lc_4/out <X> T_10_13.lc_trk_g1_4
 (17 7)  (509 215)  (509 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (514 215)  (514 215)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (516 215)  (516 215)  routing T_10_13.top_op_6 <X> T_10_13.lc_trk_g1_6
 (25 7)  (517 215)  (517 215)  routing T_10_13.top_op_6 <X> T_10_13.lc_trk_g1_6
 (26 8)  (518 216)  (518 216)  routing T_10_13.lc_trk_g0_4 <X> T_10_13.wire_logic_cluster/lc_4/in_0
 (28 8)  (520 216)  (520 216)  routing T_10_13.lc_trk_g2_5 <X> T_10_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 216)  (521 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 216)  (522 216)  routing T_10_13.lc_trk_g2_5 <X> T_10_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 216)  (523 216)  routing T_10_13.lc_trk_g1_4 <X> T_10_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 216)  (524 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 216)  (526 216)  routing T_10_13.lc_trk_g1_4 <X> T_10_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 216)  (527 216)  routing T_10_13.lc_trk_g2_6 <X> T_10_13.input_2_4
 (36 8)  (528 216)  (528 216)  LC_4 Logic Functioning bit
 (38 8)  (530 216)  (530 216)  LC_4 Logic Functioning bit
 (39 8)  (531 216)  (531 216)  LC_4 Logic Functioning bit
 (43 8)  (535 216)  (535 216)  LC_4 Logic Functioning bit
 (45 8)  (537 216)  (537 216)  LC_4 Logic Functioning bit
 (29 9)  (521 217)  (521 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (524 217)  (524 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (525 217)  (525 217)  routing T_10_13.lc_trk_g2_6 <X> T_10_13.input_2_4
 (35 9)  (527 217)  (527 217)  routing T_10_13.lc_trk_g2_6 <X> T_10_13.input_2_4
 (36 9)  (528 217)  (528 217)  LC_4 Logic Functioning bit
 (37 9)  (529 217)  (529 217)  LC_4 Logic Functioning bit
 (38 9)  (530 217)  (530 217)  LC_4 Logic Functioning bit
 (39 9)  (531 217)  (531 217)  LC_4 Logic Functioning bit
 (43 9)  (535 217)  (535 217)  LC_4 Logic Functioning bit
 (15 10)  (507 218)  (507 218)  routing T_10_13.sp4_h_r_45 <X> T_10_13.lc_trk_g2_5
 (16 10)  (508 218)  (508 218)  routing T_10_13.sp4_h_r_45 <X> T_10_13.lc_trk_g2_5
 (17 10)  (509 218)  (509 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (510 218)  (510 218)  routing T_10_13.sp4_h_r_45 <X> T_10_13.lc_trk_g2_5
 (25 10)  (517 218)  (517 218)  routing T_10_13.sp4_v_b_38 <X> T_10_13.lc_trk_g2_6
 (26 10)  (518 218)  (518 218)  routing T_10_13.lc_trk_g1_6 <X> T_10_13.wire_logic_cluster/lc_5/in_0
 (29 10)  (521 218)  (521 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 218)  (522 218)  routing T_10_13.lc_trk_g0_4 <X> T_10_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 218)  (523 218)  routing T_10_13.lc_trk_g2_6 <X> T_10_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 218)  (524 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 218)  (525 218)  routing T_10_13.lc_trk_g2_6 <X> T_10_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 218)  (528 218)  LC_5 Logic Functioning bit
 (38 10)  (530 218)  (530 218)  LC_5 Logic Functioning bit
 (42 10)  (534 218)  (534 218)  LC_5 Logic Functioning bit
 (43 10)  (535 218)  (535 218)  LC_5 Logic Functioning bit
 (45 10)  (537 218)  (537 218)  LC_5 Logic Functioning bit
 (51 10)  (543 218)  (543 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (18 11)  (510 219)  (510 219)  routing T_10_13.sp4_h_r_45 <X> T_10_13.lc_trk_g2_5
 (22 11)  (514 219)  (514 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (515 219)  (515 219)  routing T_10_13.sp4_v_b_38 <X> T_10_13.lc_trk_g2_6
 (25 11)  (517 219)  (517 219)  routing T_10_13.sp4_v_b_38 <X> T_10_13.lc_trk_g2_6
 (26 11)  (518 219)  (518 219)  routing T_10_13.lc_trk_g1_6 <X> T_10_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 219)  (519 219)  routing T_10_13.lc_trk_g1_6 <X> T_10_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 219)  (521 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 219)  (523 219)  routing T_10_13.lc_trk_g2_6 <X> T_10_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 219)  (524 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (525 219)  (525 219)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.input_2_5
 (34 11)  (526 219)  (526 219)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.input_2_5
 (35 11)  (527 219)  (527 219)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.input_2_5
 (36 11)  (528 219)  (528 219)  LC_5 Logic Functioning bit
 (37 11)  (529 219)  (529 219)  LC_5 Logic Functioning bit
 (39 11)  (531 219)  (531 219)  LC_5 Logic Functioning bit
 (42 11)  (534 219)  (534 219)  LC_5 Logic Functioning bit
 (43 11)  (535 219)  (535 219)  LC_5 Logic Functioning bit
 (10 12)  (502 220)  (502 220)  routing T_10_13.sp4_v_t_40 <X> T_10_13.sp4_h_r_10
 (22 13)  (514 221)  (514 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (515 221)  (515 221)  routing T_10_13.sp4_v_b_42 <X> T_10_13.lc_trk_g3_2
 (24 13)  (516 221)  (516 221)  routing T_10_13.sp4_v_b_42 <X> T_10_13.lc_trk_g3_2
 (0 14)  (492 222)  (492 222)  routing T_10_13.glb_netwk_4 <X> T_10_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 222)  (493 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_11_13

 (0 0)  (546 208)  (546 208)  Negative Clock bit

 (3 0)  (549 208)  (549 208)  routing T_11_13.sp12_h_r_0 <X> T_11_13.sp12_v_b_0
 (26 0)  (572 208)  (572 208)  routing T_11_13.lc_trk_g0_6 <X> T_11_13.wire_logic_cluster/lc_0/in_0
 (29 0)  (575 208)  (575 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 208)  (576 208)  routing T_11_13.lc_trk_g0_5 <X> T_11_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 208)  (578 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 208)  (580 208)  routing T_11_13.lc_trk_g1_0 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 208)  (581 208)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.input_2_0
 (36 0)  (582 208)  (582 208)  LC_0 Logic Functioning bit
 (37 0)  (583 208)  (583 208)  LC_0 Logic Functioning bit
 (40 0)  (586 208)  (586 208)  LC_0 Logic Functioning bit
 (41 0)  (587 208)  (587 208)  LC_0 Logic Functioning bit
 (3 1)  (549 209)  (549 209)  routing T_11_13.sp12_h_r_0 <X> T_11_13.sp12_v_b_0
 (26 1)  (572 209)  (572 209)  routing T_11_13.lc_trk_g0_6 <X> T_11_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 209)  (575 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 209)  (578 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (580 209)  (580 209)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.input_2_0
 (35 1)  (581 209)  (581 209)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.input_2_0
 (0 2)  (546 210)  (546 210)  routing T_11_13.glb_netwk_7 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (1 2)  (547 210)  (547 210)  routing T_11_13.glb_netwk_7 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (2 2)  (548 210)  (548 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (561 210)  (561 210)  routing T_11_13.lft_op_5 <X> T_11_13.lc_trk_g0_5
 (17 2)  (563 210)  (563 210)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (564 210)  (564 210)  routing T_11_13.lft_op_5 <X> T_11_13.lc_trk_g0_5
 (21 2)  (567 210)  (567 210)  routing T_11_13.sp4_h_l_10 <X> T_11_13.lc_trk_g0_7
 (22 2)  (568 210)  (568 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (569 210)  (569 210)  routing T_11_13.sp4_h_l_10 <X> T_11_13.lc_trk_g0_7
 (24 2)  (570 210)  (570 210)  routing T_11_13.sp4_h_l_10 <X> T_11_13.lc_trk_g0_7
 (0 3)  (546 211)  (546 211)  routing T_11_13.glb_netwk_7 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (21 3)  (567 211)  (567 211)  routing T_11_13.sp4_h_l_10 <X> T_11_13.lc_trk_g0_7
 (22 3)  (568 211)  (568 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (569 211)  (569 211)  routing T_11_13.sp4_v_b_22 <X> T_11_13.lc_trk_g0_6
 (24 3)  (570 211)  (570 211)  routing T_11_13.sp4_v_b_22 <X> T_11_13.lc_trk_g0_6
 (14 4)  (560 212)  (560 212)  routing T_11_13.lft_op_0 <X> T_11_13.lc_trk_g1_0
 (15 5)  (561 213)  (561 213)  routing T_11_13.lft_op_0 <X> T_11_13.lc_trk_g1_0
 (17 5)  (563 213)  (563 213)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (13 6)  (559 214)  (559 214)  routing T_11_13.sp4_v_b_5 <X> T_11_13.sp4_v_t_40
 (14 6)  (560 214)  (560 214)  routing T_11_13.wire_logic_cluster/lc_4/out <X> T_11_13.lc_trk_g1_4
 (22 6)  (568 214)  (568 214)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (569 214)  (569 214)  routing T_11_13.sp12_h_l_12 <X> T_11_13.lc_trk_g1_7
 (17 7)  (563 215)  (563 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (15 8)  (561 216)  (561 216)  routing T_11_13.sp4_v_t_28 <X> T_11_13.lc_trk_g2_1
 (16 8)  (562 216)  (562 216)  routing T_11_13.sp4_v_t_28 <X> T_11_13.lc_trk_g2_1
 (17 8)  (563 216)  (563 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (572 216)  (572 216)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_4/in_0
 (28 8)  (574 216)  (574 216)  routing T_11_13.lc_trk_g2_7 <X> T_11_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 216)  (575 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 216)  (576 216)  routing T_11_13.lc_trk_g2_7 <X> T_11_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 216)  (577 216)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 216)  (578 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 216)  (580 216)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 216)  (581 216)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.input_2_4
 (36 8)  (582 216)  (582 216)  LC_4 Logic Functioning bit
 (38 8)  (584 216)  (584 216)  LC_4 Logic Functioning bit
 (39 8)  (585 216)  (585 216)  LC_4 Logic Functioning bit
 (43 8)  (589 216)  (589 216)  LC_4 Logic Functioning bit
 (45 8)  (591 216)  (591 216)  LC_4 Logic Functioning bit
 (8 9)  (554 217)  (554 217)  routing T_11_13.sp4_v_t_41 <X> T_11_13.sp4_v_b_7
 (10 9)  (556 217)  (556 217)  routing T_11_13.sp4_v_t_41 <X> T_11_13.sp4_v_b_7
 (15 9)  (561 217)  (561 217)  routing T_11_13.tnr_op_0 <X> T_11_13.lc_trk_g2_0
 (17 9)  (563 217)  (563 217)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (26 9)  (572 217)  (572 217)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 217)  (574 217)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 217)  (575 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 217)  (576 217)  routing T_11_13.lc_trk_g2_7 <X> T_11_13.wire_logic_cluster/lc_4/in_1
 (32 9)  (578 217)  (578 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (579 217)  (579 217)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.input_2_4
 (34 9)  (580 217)  (580 217)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.input_2_4
 (35 9)  (581 217)  (581 217)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.input_2_4
 (36 9)  (582 217)  (582 217)  LC_4 Logic Functioning bit
 (37 9)  (583 217)  (583 217)  LC_4 Logic Functioning bit
 (38 9)  (584 217)  (584 217)  LC_4 Logic Functioning bit
 (39 9)  (585 217)  (585 217)  LC_4 Logic Functioning bit
 (43 9)  (589 217)  (589 217)  LC_4 Logic Functioning bit
 (12 10)  (558 218)  (558 218)  routing T_11_13.sp4_h_r_5 <X> T_11_13.sp4_h_l_45
 (21 10)  (567 218)  (567 218)  routing T_11_13.rgt_op_7 <X> T_11_13.lc_trk_g2_7
 (22 10)  (568 218)  (568 218)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (570 218)  (570 218)  routing T_11_13.rgt_op_7 <X> T_11_13.lc_trk_g2_7
 (25 10)  (571 218)  (571 218)  routing T_11_13.rgt_op_6 <X> T_11_13.lc_trk_g2_6
 (8 11)  (554 219)  (554 219)  routing T_11_13.sp4_h_r_1 <X> T_11_13.sp4_v_t_42
 (9 11)  (555 219)  (555 219)  routing T_11_13.sp4_h_r_1 <X> T_11_13.sp4_v_t_42
 (10 11)  (556 219)  (556 219)  routing T_11_13.sp4_h_r_1 <X> T_11_13.sp4_v_t_42
 (13 11)  (559 219)  (559 219)  routing T_11_13.sp4_h_r_5 <X> T_11_13.sp4_h_l_45
 (22 11)  (568 219)  (568 219)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (570 219)  (570 219)  routing T_11_13.rgt_op_6 <X> T_11_13.lc_trk_g2_6
 (16 12)  (562 220)  (562 220)  routing T_11_13.sp4_v_b_33 <X> T_11_13.lc_trk_g3_1
 (17 12)  (563 220)  (563 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (564 220)  (564 220)  routing T_11_13.sp4_v_b_33 <X> T_11_13.lc_trk_g3_1
 (26 12)  (572 220)  (572 220)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 220)  (573 220)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 220)  (574 220)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 220)  (575 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 220)  (576 220)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 220)  (577 220)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 220)  (578 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 220)  (579 220)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 220)  (580 220)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 220)  (581 220)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.input_2_6
 (36 12)  (582 220)  (582 220)  LC_6 Logic Functioning bit
 (38 12)  (584 220)  (584 220)  LC_6 Logic Functioning bit
 (39 12)  (585 220)  (585 220)  LC_6 Logic Functioning bit
 (43 12)  (589 220)  (589 220)  LC_6 Logic Functioning bit
 (45 12)  (591 220)  (591 220)  LC_6 Logic Functioning bit
 (18 13)  (564 221)  (564 221)  routing T_11_13.sp4_v_b_33 <X> T_11_13.lc_trk_g3_1
 (26 13)  (572 221)  (572 221)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 221)  (574 221)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 221)  (575 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 221)  (577 221)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 221)  (578 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (579 221)  (579 221)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.input_2_6
 (34 13)  (580 221)  (580 221)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.input_2_6
 (35 13)  (581 221)  (581 221)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.input_2_6
 (36 13)  (582 221)  (582 221)  LC_6 Logic Functioning bit
 (37 13)  (583 221)  (583 221)  LC_6 Logic Functioning bit
 (38 13)  (584 221)  (584 221)  LC_6 Logic Functioning bit
 (39 13)  (585 221)  (585 221)  LC_6 Logic Functioning bit
 (43 13)  (589 221)  (589 221)  LC_6 Logic Functioning bit
 (0 14)  (546 222)  (546 222)  routing T_11_13.glb_netwk_4 <X> T_11_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 222)  (547 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 222)  (560 222)  routing T_11_13.rgt_op_4 <X> T_11_13.lc_trk_g3_4
 (21 14)  (567 222)  (567 222)  routing T_11_13.sp4_v_t_26 <X> T_11_13.lc_trk_g3_7
 (22 14)  (568 222)  (568 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (569 222)  (569 222)  routing T_11_13.sp4_v_t_26 <X> T_11_13.lc_trk_g3_7
 (25 14)  (571 222)  (571 222)  routing T_11_13.wire_logic_cluster/lc_6/out <X> T_11_13.lc_trk_g3_6
 (27 14)  (573 222)  (573 222)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 222)  (574 222)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 222)  (575 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 222)  (578 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 222)  (579 222)  routing T_11_13.lc_trk_g2_0 <X> T_11_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 222)  (581 222)  routing T_11_13.lc_trk_g0_7 <X> T_11_13.input_2_7
 (10 15)  (556 223)  (556 223)  routing T_11_13.sp4_h_l_40 <X> T_11_13.sp4_v_t_47
 (15 15)  (561 223)  (561 223)  routing T_11_13.rgt_op_4 <X> T_11_13.lc_trk_g3_4
 (17 15)  (563 223)  (563 223)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (21 15)  (567 223)  (567 223)  routing T_11_13.sp4_v_t_26 <X> T_11_13.lc_trk_g3_7
 (22 15)  (568 223)  (568 223)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (574 223)  (574 223)  routing T_11_13.lc_trk_g2_1 <X> T_11_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 223)  (575 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (578 223)  (578 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (581 223)  (581 223)  routing T_11_13.lc_trk_g0_7 <X> T_11_13.input_2_7
 (42 15)  (588 223)  (588 223)  LC_7 Logic Functioning bit


LogicTile_12_13

 (26 0)  (626 208)  (626 208)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 208)  (627 208)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 208)  (629 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 208)  (630 208)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 208)  (632 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 208)  (634 208)  routing T_12_13.lc_trk_g1_0 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (46 0)  (646 208)  (646 208)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (28 1)  (628 209)  (628 209)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 209)  (629 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 209)  (632 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (633 209)  (633 209)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.input_2_0
 (35 1)  (635 209)  (635 209)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.input_2_0
 (42 1)  (642 209)  (642 209)  LC_0 Logic Functioning bit
 (22 3)  (622 211)  (622 211)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (624 211)  (624 211)  routing T_12_13.top_op_6 <X> T_12_13.lc_trk_g0_6
 (25 3)  (625 211)  (625 211)  routing T_12_13.top_op_6 <X> T_12_13.lc_trk_g0_6
 (3 4)  (603 212)  (603 212)  routing T_12_13.sp12_v_b_0 <X> T_12_13.sp12_h_r_0
 (21 4)  (621 212)  (621 212)  routing T_12_13.sp4_h_r_11 <X> T_12_13.lc_trk_g1_3
 (22 4)  (622 212)  (622 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (623 212)  (623 212)  routing T_12_13.sp4_h_r_11 <X> T_12_13.lc_trk_g1_3
 (24 4)  (624 212)  (624 212)  routing T_12_13.sp4_h_r_11 <X> T_12_13.lc_trk_g1_3
 (27 4)  (627 212)  (627 212)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 212)  (628 212)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 212)  (629 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 212)  (631 212)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 212)  (632 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 212)  (633 212)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 212)  (634 212)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (41 4)  (641 212)  (641 212)  LC_2 Logic Functioning bit
 (43 4)  (643 212)  (643 212)  LC_2 Logic Functioning bit
 (3 5)  (603 213)  (603 213)  routing T_12_13.sp12_v_b_0 <X> T_12_13.sp12_h_r_0
 (14 5)  (614 213)  (614 213)  routing T_12_13.top_op_0 <X> T_12_13.lc_trk_g1_0
 (15 5)  (615 213)  (615 213)  routing T_12_13.top_op_0 <X> T_12_13.lc_trk_g1_0
 (17 5)  (617 213)  (617 213)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (41 5)  (641 213)  (641 213)  LC_2 Logic Functioning bit
 (43 5)  (643 213)  (643 213)  LC_2 Logic Functioning bit
 (26 6)  (626 214)  (626 214)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (29 6)  (629 214)  (629 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 214)  (630 214)  routing T_12_13.lc_trk_g0_6 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 214)  (632 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 214)  (634 214)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 214)  (636 214)  LC_3 Logic Functioning bit
 (50 6)  (650 214)  (650 214)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (614 215)  (614 215)  routing T_12_13.sp4_r_v_b_28 <X> T_12_13.lc_trk_g1_4
 (17 7)  (617 215)  (617 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (622 215)  (622 215)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (624 215)  (624 215)  routing T_12_13.top_op_6 <X> T_12_13.lc_trk_g1_6
 (25 7)  (625 215)  (625 215)  routing T_12_13.top_op_6 <X> T_12_13.lc_trk_g1_6
 (28 7)  (628 215)  (628 215)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 215)  (629 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 215)  (630 215)  routing T_12_13.lc_trk_g0_6 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 215)  (631 215)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (14 8)  (614 216)  (614 216)  routing T_12_13.sp12_v_b_0 <X> T_12_13.lc_trk_g2_0
 (25 8)  (625 216)  (625 216)  routing T_12_13.sp4_h_r_34 <X> T_12_13.lc_trk_g2_2
 (26 8)  (626 216)  (626 216)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 216)  (627 216)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 216)  (629 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 216)  (630 216)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 216)  (631 216)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 216)  (632 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 216)  (633 216)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 216)  (634 216)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (14 9)  (614 217)  (614 217)  routing T_12_13.sp12_v_b_0 <X> T_12_13.lc_trk_g2_0
 (15 9)  (615 217)  (615 217)  routing T_12_13.sp12_v_b_0 <X> T_12_13.lc_trk_g2_0
 (17 9)  (617 217)  (617 217)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (22 9)  (622 217)  (622 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (623 217)  (623 217)  routing T_12_13.sp4_h_r_34 <X> T_12_13.lc_trk_g2_2
 (24 9)  (624 217)  (624 217)  routing T_12_13.sp4_h_r_34 <X> T_12_13.lc_trk_g2_2
 (28 9)  (628 217)  (628 217)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 217)  (629 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 217)  (631 217)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 217)  (632 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (633 217)  (633 217)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.input_2_4
 (35 9)  (635 217)  (635 217)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.input_2_4
 (42 9)  (642 217)  (642 217)  LC_4 Logic Functioning bit
 (17 10)  (617 218)  (617 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (31 10)  (631 218)  (631 218)  routing T_12_13.lc_trk_g0_6 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 218)  (632 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (635 218)  (635 218)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.input_2_5
 (38 10)  (638 218)  (638 218)  LC_5 Logic Functioning bit
 (39 10)  (639 218)  (639 218)  LC_5 Logic Functioning bit
 (40 10)  (640 218)  (640 218)  LC_5 Logic Functioning bit
 (41 10)  (641 218)  (641 218)  LC_5 Logic Functioning bit
 (42 10)  (642 218)  (642 218)  LC_5 Logic Functioning bit
 (43 10)  (643 218)  (643 218)  LC_5 Logic Functioning bit
 (16 11)  (616 219)  (616 219)  routing T_12_13.sp12_v_b_12 <X> T_12_13.lc_trk_g2_4
 (17 11)  (617 219)  (617 219)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (18 11)  (618 219)  (618 219)  routing T_12_13.sp4_r_v_b_37 <X> T_12_13.lc_trk_g2_5
 (31 11)  (631 219)  (631 219)  routing T_12_13.lc_trk_g0_6 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 219)  (632 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (633 219)  (633 219)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.input_2_5
 (38 11)  (638 219)  (638 219)  LC_5 Logic Functioning bit
 (39 11)  (639 219)  (639 219)  LC_5 Logic Functioning bit
 (40 11)  (640 219)  (640 219)  LC_5 Logic Functioning bit
 (41 11)  (641 219)  (641 219)  LC_5 Logic Functioning bit
 (42 11)  (642 219)  (642 219)  LC_5 Logic Functioning bit
 (43 11)  (643 219)  (643 219)  LC_5 Logic Functioning bit
 (14 12)  (614 220)  (614 220)  routing T_12_13.sp4_v_t_21 <X> T_12_13.lc_trk_g3_0
 (21 12)  (621 220)  (621 220)  routing T_12_13.sp4_v_t_14 <X> T_12_13.lc_trk_g3_3
 (22 12)  (622 220)  (622 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (623 220)  (623 220)  routing T_12_13.sp4_v_t_14 <X> T_12_13.lc_trk_g3_3
 (28 12)  (628 220)  (628 220)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 220)  (629 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 220)  (630 220)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 220)  (631 220)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 220)  (632 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 220)  (634 220)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 220)  (636 220)  LC_6 Logic Functioning bit
 (37 12)  (637 220)  (637 220)  LC_6 Logic Functioning bit
 (38 12)  (638 220)  (638 220)  LC_6 Logic Functioning bit
 (39 12)  (639 220)  (639 220)  LC_6 Logic Functioning bit
 (40 12)  (640 220)  (640 220)  LC_6 Logic Functioning bit
 (41 12)  (641 220)  (641 220)  LC_6 Logic Functioning bit
 (42 12)  (642 220)  (642 220)  LC_6 Logic Functioning bit
 (43 12)  (643 220)  (643 220)  LC_6 Logic Functioning bit
 (47 12)  (647 220)  (647 220)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (13 13)  (613 221)  (613 221)  routing T_12_13.sp4_v_t_43 <X> T_12_13.sp4_h_r_11
 (14 13)  (614 221)  (614 221)  routing T_12_13.sp4_v_t_21 <X> T_12_13.lc_trk_g3_0
 (16 13)  (616 221)  (616 221)  routing T_12_13.sp4_v_t_21 <X> T_12_13.lc_trk_g3_0
 (17 13)  (617 221)  (617 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (19 13)  (619 221)  (619 221)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (26 13)  (626 221)  (626 221)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 221)  (627 221)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 221)  (628 221)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 221)  (629 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 221)  (631 221)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 221)  (636 221)  LC_6 Logic Functioning bit
 (38 13)  (638 221)  (638 221)  LC_6 Logic Functioning bit
 (40 13)  (640 221)  (640 221)  LC_6 Logic Functioning bit
 (41 13)  (641 221)  (641 221)  LC_6 Logic Functioning bit
 (42 13)  (642 221)  (642 221)  LC_6 Logic Functioning bit
 (43 13)  (643 221)  (643 221)  LC_6 Logic Functioning bit
 (25 14)  (625 222)  (625 222)  routing T_12_13.wire_logic_cluster/lc_6/out <X> T_12_13.lc_trk_g3_6
 (26 14)  (626 222)  (626 222)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_7/in_0
 (28 14)  (628 222)  (628 222)  routing T_12_13.lc_trk_g2_0 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 222)  (629 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 222)  (632 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 222)  (633 222)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_7/in_3
 (50 14)  (650 222)  (650 222)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (615 223)  (615 223)  routing T_12_13.sp4_v_t_33 <X> T_12_13.lc_trk_g3_4
 (16 15)  (616 223)  (616 223)  routing T_12_13.sp4_v_t_33 <X> T_12_13.lc_trk_g3_4
 (17 15)  (617 223)  (617 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (622 223)  (622 223)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (627 223)  (627 223)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 223)  (629 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 223)  (631 223)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_7/in_3
 (38 15)  (638 223)  (638 223)  LC_7 Logic Functioning bit


LogicTile_13_13

 (0 0)  (654 208)  (654 208)  Negative Clock bit

 (21 0)  (675 208)  (675 208)  routing T_13_13.lft_op_3 <X> T_13_13.lc_trk_g0_3
 (22 0)  (676 208)  (676 208)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (678 208)  (678 208)  routing T_13_13.lft_op_3 <X> T_13_13.lc_trk_g0_3
 (0 2)  (654 210)  (654 210)  routing T_13_13.glb_netwk_7 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (1 2)  (655 210)  (655 210)  routing T_13_13.glb_netwk_7 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 2)  (656 210)  (656 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (654 211)  (654 211)  routing T_13_13.glb_netwk_7 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (21 4)  (675 212)  (675 212)  routing T_13_13.wire_logic_cluster/lc_3/out <X> T_13_13.lc_trk_g1_3
 (22 4)  (676 212)  (676 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 6)  (686 214)  (686 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 214)  (688 214)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 214)  (690 214)  LC_3 Logic Functioning bit
 (37 6)  (691 214)  (691 214)  LC_3 Logic Functioning bit
 (38 6)  (692 214)  (692 214)  LC_3 Logic Functioning bit
 (39 6)  (693 214)  (693 214)  LC_3 Logic Functioning bit
 (41 6)  (695 214)  (695 214)  LC_3 Logic Functioning bit
 (43 6)  (697 214)  (697 214)  LC_3 Logic Functioning bit
 (45 6)  (699 214)  (699 214)  LC_3 Logic Functioning bit
 (26 7)  (680 215)  (680 215)  routing T_13_13.lc_trk_g0_3 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 215)  (683 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 215)  (685 215)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 215)  (690 215)  LC_3 Logic Functioning bit
 (37 7)  (691 215)  (691 215)  LC_3 Logic Functioning bit
 (38 7)  (692 215)  (692 215)  LC_3 Logic Functioning bit
 (39 7)  (693 215)  (693 215)  LC_3 Logic Functioning bit
 (40 7)  (694 215)  (694 215)  LC_3 Logic Functioning bit
 (42 7)  (696 215)  (696 215)  LC_3 Logic Functioning bit
 (51 7)  (705 215)  (705 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (27 12)  (681 220)  (681 220)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 220)  (682 220)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 220)  (683 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 220)  (684 220)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 220)  (686 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (41 12)  (695 220)  (695 220)  LC_6 Logic Functioning bit
 (43 12)  (697 220)  (697 220)  LC_6 Logic Functioning bit
 (45 12)  (699 220)  (699 220)  LC_6 Logic Functioning bit
 (47 12)  (701 220)  (701 220)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (30 13)  (684 221)  (684 221)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 221)  (685 221)  routing T_13_13.lc_trk_g0_3 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (41 13)  (695 221)  (695 221)  LC_6 Logic Functioning bit
 (43 13)  (697 221)  (697 221)  LC_6 Logic Functioning bit
 (44 13)  (698 221)  (698 221)  LC_6 Logic Functioning bit
 (0 14)  (654 222)  (654 222)  routing T_13_13.glb_netwk_4 <X> T_13_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 222)  (655 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (658 222)  (658 222)  routing T_13_13.sp4_h_r_9 <X> T_13_13.sp4_v_t_44
 (25 14)  (679 222)  (679 222)  routing T_13_13.wire_logic_cluster/lc_6/out <X> T_13_13.lc_trk_g3_6
 (5 15)  (659 223)  (659 223)  routing T_13_13.sp4_h_r_9 <X> T_13_13.sp4_v_t_44
 (22 15)  (676 223)  (676 223)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_14_13

 (11 4)  (719 212)  (719 212)  routing T_14_13.sp4_v_t_44 <X> T_14_13.sp4_v_b_5
 (13 4)  (721 212)  (721 212)  routing T_14_13.sp4_v_t_44 <X> T_14_13.sp4_v_b_5


LogicTile_15_13

 (8 11)  (770 219)  (770 219)  routing T_15_13.sp4_h_r_1 <X> T_15_13.sp4_v_t_42
 (9 11)  (771 219)  (771 219)  routing T_15_13.sp4_h_r_1 <X> T_15_13.sp4_v_t_42
 (10 11)  (772 219)  (772 219)  routing T_15_13.sp4_h_r_1 <X> T_15_13.sp4_v_t_42


LogicTile_16_13

 (27 0)  (843 208)  (843 208)  routing T_16_13.lc_trk_g1_6 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 208)  (845 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 208)  (846 208)  routing T_16_13.lc_trk_g1_6 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 208)  (847 208)  routing T_16_13.lc_trk_g0_5 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 208)  (848 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (40 0)  (856 208)  (856 208)  LC_0 Logic Functioning bit
 (42 0)  (858 208)  (858 208)  LC_0 Logic Functioning bit
 (30 1)  (846 209)  (846 209)  routing T_16_13.lc_trk_g1_6 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (40 1)  (856 209)  (856 209)  LC_0 Logic Functioning bit
 (42 1)  (858 209)  (858 209)  LC_0 Logic Functioning bit
 (1 2)  (817 210)  (817 210)  routing T_16_13.glb_netwk_5 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (2 2)  (818 210)  (818 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (831 210)  (831 210)  routing T_16_13.bot_op_5 <X> T_16_13.lc_trk_g0_5
 (17 2)  (833 210)  (833 210)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (838 210)  (838 210)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (840 210)  (840 210)  routing T_16_13.bot_op_7 <X> T_16_13.lc_trk_g0_7
 (31 2)  (847 210)  (847 210)  routing T_16_13.lc_trk_g2_4 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 210)  (848 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 210)  (849 210)  routing T_16_13.lc_trk_g2_4 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 210)  (852 210)  LC_1 Logic Functioning bit
 (39 2)  (855 210)  (855 210)  LC_1 Logic Functioning bit
 (41 2)  (857 210)  (857 210)  LC_1 Logic Functioning bit
 (42 2)  (858 210)  (858 210)  LC_1 Logic Functioning bit
 (45 2)  (861 210)  (861 210)  LC_1 Logic Functioning bit
 (46 2)  (862 210)  (862 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (816 211)  (816 211)  routing T_16_13.glb_netwk_5 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (28 3)  (844 211)  (844 211)  routing T_16_13.lc_trk_g2_1 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 211)  (845 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (853 211)  (853 211)  LC_1 Logic Functioning bit
 (38 3)  (854 211)  (854 211)  LC_1 Logic Functioning bit
 (40 3)  (856 211)  (856 211)  LC_1 Logic Functioning bit
 (43 3)  (859 211)  (859 211)  LC_1 Logic Functioning bit
 (14 4)  (830 212)  (830 212)  routing T_16_13.wire_logic_cluster/lc_0/out <X> T_16_13.lc_trk_g1_0
 (15 4)  (831 212)  (831 212)  routing T_16_13.bot_op_1 <X> T_16_13.lc_trk_g1_1
 (17 4)  (833 212)  (833 212)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (838 212)  (838 212)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (840 212)  (840 212)  routing T_16_13.bot_op_3 <X> T_16_13.lc_trk_g1_3
 (17 5)  (833 213)  (833 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (3 6)  (819 214)  (819 214)  routing T_16_13.sp12_v_b_0 <X> T_16_13.sp12_v_t_23
 (17 6)  (833 214)  (833 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 214)  (834 214)  routing T_16_13.wire_logic_cluster/lc_5/out <X> T_16_13.lc_trk_g1_5
 (26 6)  (842 214)  (842 214)  routing T_16_13.lc_trk_g0_7 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 214)  (843 214)  routing T_16_13.lc_trk_g1_1 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 214)  (845 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 214)  (847 214)  routing T_16_13.lc_trk_g2_4 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 214)  (848 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 214)  (849 214)  routing T_16_13.lc_trk_g2_4 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 214)  (851 214)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.input_2_3
 (39 6)  (855 214)  (855 214)  LC_3 Logic Functioning bit
 (22 7)  (838 215)  (838 215)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (840 215)  (840 215)  routing T_16_13.bot_op_6 <X> T_16_13.lc_trk_g1_6
 (26 7)  (842 215)  (842 215)  routing T_16_13.lc_trk_g0_7 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 215)  (845 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (848 215)  (848 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (849 215)  (849 215)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.input_2_3
 (35 7)  (851 215)  (851 215)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.input_2_3
 (17 8)  (833 216)  (833 216)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 216)  (834 216)  routing T_16_13.wire_logic_cluster/lc_1/out <X> T_16_13.lc_trk_g2_1
 (27 8)  (843 216)  (843 216)  routing T_16_13.lc_trk_g1_0 <X> T_16_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 216)  (845 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 216)  (848 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 216)  (849 216)  routing T_16_13.lc_trk_g2_1 <X> T_16_13.wire_logic_cluster/lc_4/in_3
 (43 8)  (859 216)  (859 216)  LC_4 Logic Functioning bit
 (50 8)  (866 216)  (866 216)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (842 217)  (842 217)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 217)  (843 217)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 217)  (845 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (852 217)  (852 217)  LC_4 Logic Functioning bit
 (14 10)  (830 218)  (830 218)  routing T_16_13.bnl_op_4 <X> T_16_13.lc_trk_g2_4
 (21 10)  (837 218)  (837 218)  routing T_16_13.bnl_op_7 <X> T_16_13.lc_trk_g2_7
 (22 10)  (838 218)  (838 218)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (841 218)  (841 218)  routing T_16_13.rgt_op_6 <X> T_16_13.lc_trk_g2_6
 (27 10)  (843 218)  (843 218)  routing T_16_13.lc_trk_g3_1 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 218)  (844 218)  routing T_16_13.lc_trk_g3_1 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 218)  (845 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 218)  (847 218)  routing T_16_13.lc_trk_g1_5 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 218)  (848 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 218)  (850 218)  routing T_16_13.lc_trk_g1_5 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (38 10)  (854 218)  (854 218)  LC_5 Logic Functioning bit
 (39 10)  (855 218)  (855 218)  LC_5 Logic Functioning bit
 (45 10)  (861 218)  (861 218)  LC_5 Logic Functioning bit
 (50 10)  (866 218)  (866 218)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (830 219)  (830 219)  routing T_16_13.bnl_op_4 <X> T_16_13.lc_trk_g2_4
 (17 11)  (833 219)  (833 219)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (21 11)  (837 219)  (837 219)  routing T_16_13.bnl_op_7 <X> T_16_13.lc_trk_g2_7
 (22 11)  (838 219)  (838 219)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (840 219)  (840 219)  routing T_16_13.rgt_op_6 <X> T_16_13.lc_trk_g2_6
 (28 11)  (844 219)  (844 219)  routing T_16_13.lc_trk_g2_1 <X> T_16_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 219)  (845 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (852 219)  (852 219)  LC_5 Logic Functioning bit
 (38 11)  (854 219)  (854 219)  LC_5 Logic Functioning bit
 (39 11)  (855 219)  (855 219)  LC_5 Logic Functioning bit
 (43 11)  (859 219)  (859 219)  LC_5 Logic Functioning bit
 (52 11)  (868 219)  (868 219)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (16 12)  (832 220)  (832 220)  routing T_16_13.sp4_v_t_12 <X> T_16_13.lc_trk_g3_1
 (17 12)  (833 220)  (833 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (834 220)  (834 220)  routing T_16_13.sp4_v_t_12 <X> T_16_13.lc_trk_g3_1
 (19 13)  (835 221)  (835 221)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (15 14)  (831 222)  (831 222)  routing T_16_13.rgt_op_5 <X> T_16_13.lc_trk_g3_5
 (17 14)  (833 222)  (833 222)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (834 222)  (834 222)  routing T_16_13.rgt_op_5 <X> T_16_13.lc_trk_g3_5
 (28 14)  (844 222)  (844 222)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 222)  (845 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 222)  (846 222)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 222)  (847 222)  routing T_16_13.lc_trk_g3_5 <X> T_16_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 222)  (848 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 222)  (849 222)  routing T_16_13.lc_trk_g3_5 <X> T_16_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 222)  (850 222)  routing T_16_13.lc_trk_g3_5 <X> T_16_13.wire_logic_cluster/lc_7/in_3
 (40 14)  (856 222)  (856 222)  LC_7 Logic Functioning bit
 (42 14)  (858 222)  (858 222)  LC_7 Logic Functioning bit
 (30 15)  (846 223)  (846 223)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (40 15)  (856 223)  (856 223)  LC_7 Logic Functioning bit
 (42 15)  (858 223)  (858 223)  LC_7 Logic Functioning bit


LogicTile_17_13

 (0 0)  (874 208)  (874 208)  Negative Clock bit

 (16 0)  (890 208)  (890 208)  routing T_17_13.sp4_v_b_9 <X> T_17_13.lc_trk_g0_1
 (17 0)  (891 208)  (891 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (892 208)  (892 208)  routing T_17_13.sp4_v_b_9 <X> T_17_13.lc_trk_g0_1
 (21 0)  (895 208)  (895 208)  routing T_17_13.wire_logic_cluster/lc_3/out <X> T_17_13.lc_trk_g0_3
 (22 0)  (896 208)  (896 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (18 1)  (892 209)  (892 209)  routing T_17_13.sp4_v_b_9 <X> T_17_13.lc_trk_g0_1
 (0 2)  (874 210)  (874 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (1 2)  (875 210)  (875 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (2 2)  (876 210)  (876 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 3)  (896 211)  (896 211)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (898 211)  (898 211)  routing T_17_13.bot_op_6 <X> T_17_13.lc_trk_g0_6
 (21 4)  (895 212)  (895 212)  routing T_17_13.wire_logic_cluster/lc_3/out <X> T_17_13.lc_trk_g1_3
 (22 4)  (896 212)  (896 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (14 6)  (888 214)  (888 214)  routing T_17_13.wire_logic_cluster/lc_4/out <X> T_17_13.lc_trk_g1_4
 (15 6)  (889 214)  (889 214)  routing T_17_13.lft_op_5 <X> T_17_13.lc_trk_g1_5
 (17 6)  (891 214)  (891 214)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (892 214)  (892 214)  routing T_17_13.lft_op_5 <X> T_17_13.lc_trk_g1_5
 (27 6)  (901 214)  (901 214)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 214)  (902 214)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 214)  (903 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 214)  (906 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 214)  (907 214)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 214)  (908 214)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (40 6)  (914 214)  (914 214)  LC_3 Logic Functioning bit
 (42 6)  (916 214)  (916 214)  LC_3 Logic Functioning bit
 (45 6)  (919 214)  (919 214)  LC_3 Logic Functioning bit
 (17 7)  (891 215)  (891 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (900 215)  (900 215)  routing T_17_13.lc_trk_g0_3 <X> T_17_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 215)  (903 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 215)  (904 215)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (37 7)  (911 215)  (911 215)  LC_3 Logic Functioning bit
 (39 7)  (913 215)  (913 215)  LC_3 Logic Functioning bit
 (40 7)  (914 215)  (914 215)  LC_3 Logic Functioning bit
 (41 7)  (915 215)  (915 215)  LC_3 Logic Functioning bit
 (42 7)  (916 215)  (916 215)  LC_3 Logic Functioning bit
 (43 7)  (917 215)  (917 215)  LC_3 Logic Functioning bit
 (26 8)  (900 216)  (900 216)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 216)  (901 216)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 216)  (902 216)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 216)  (903 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 216)  (905 216)  routing T_17_13.lc_trk_g1_4 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 216)  (906 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 216)  (908 216)  routing T_17_13.lc_trk_g1_4 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (37 8)  (911 216)  (911 216)  LC_4 Logic Functioning bit
 (38 8)  (912 216)  (912 216)  LC_4 Logic Functioning bit
 (39 8)  (913 216)  (913 216)  LC_4 Logic Functioning bit
 (41 8)  (915 216)  (915 216)  LC_4 Logic Functioning bit
 (45 8)  (919 216)  (919 216)  LC_4 Logic Functioning bit
 (26 9)  (900 217)  (900 217)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 217)  (903 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (906 217)  (906 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (908 217)  (908 217)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.input_2_4
 (35 9)  (909 217)  (909 217)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.input_2_4
 (36 9)  (910 217)  (910 217)  LC_4 Logic Functioning bit
 (38 9)  (912 217)  (912 217)  LC_4 Logic Functioning bit
 (39 9)  (913 217)  (913 217)  LC_4 Logic Functioning bit
 (6 10)  (880 218)  (880 218)  routing T_17_13.sp4_v_b_3 <X> T_17_13.sp4_v_t_43
 (17 10)  (891 218)  (891 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 218)  (892 218)  routing T_17_13.wire_logic_cluster/lc_5/out <X> T_17_13.lc_trk_g2_5
 (31 10)  (905 218)  (905 218)  routing T_17_13.lc_trk_g1_5 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 218)  (906 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 218)  (908 218)  routing T_17_13.lc_trk_g1_5 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 218)  (910 218)  LC_5 Logic Functioning bit
 (38 10)  (912 218)  (912 218)  LC_5 Logic Functioning bit
 (45 10)  (919 218)  (919 218)  LC_5 Logic Functioning bit
 (5 11)  (879 219)  (879 219)  routing T_17_13.sp4_v_b_3 <X> T_17_13.sp4_v_t_43
 (29 11)  (903 219)  (903 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (911 219)  (911 219)  LC_5 Logic Functioning bit
 (39 11)  (913 219)  (913 219)  LC_5 Logic Functioning bit
 (14 12)  (888 220)  (888 220)  routing T_17_13.rgt_op_0 <X> T_17_13.lc_trk_g3_0
 (15 12)  (889 220)  (889 220)  routing T_17_13.rgt_op_1 <X> T_17_13.lc_trk_g3_1
 (17 12)  (891 220)  (891 220)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (892 220)  (892 220)  routing T_17_13.rgt_op_1 <X> T_17_13.lc_trk_g3_1
 (21 12)  (895 220)  (895 220)  routing T_17_13.rgt_op_3 <X> T_17_13.lc_trk_g3_3
 (22 12)  (896 220)  (896 220)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (898 220)  (898 220)  routing T_17_13.rgt_op_3 <X> T_17_13.lc_trk_g3_3
 (31 12)  (905 220)  (905 220)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 220)  (906 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 220)  (907 220)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 220)  (910 220)  LC_6 Logic Functioning bit
 (37 12)  (911 220)  (911 220)  LC_6 Logic Functioning bit
 (38 12)  (912 220)  (912 220)  LC_6 Logic Functioning bit
 (39 12)  (913 220)  (913 220)  LC_6 Logic Functioning bit
 (45 12)  (919 220)  (919 220)  LC_6 Logic Functioning bit
 (15 13)  (889 221)  (889 221)  routing T_17_13.rgt_op_0 <X> T_17_13.lc_trk_g3_0
 (17 13)  (891 221)  (891 221)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (36 13)  (910 221)  (910 221)  LC_6 Logic Functioning bit
 (37 13)  (911 221)  (911 221)  LC_6 Logic Functioning bit
 (38 13)  (912 221)  (912 221)  LC_6 Logic Functioning bit
 (39 13)  (913 221)  (913 221)  LC_6 Logic Functioning bit
 (0 14)  (874 222)  (874 222)  routing T_17_13.glb_netwk_4 <X> T_17_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 222)  (875 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (879 222)  (879 222)  routing T_17_13.sp4_v_b_9 <X> T_17_13.sp4_h_l_44


LogicTile_18_13

 (26 0)  (954 208)  (954 208)  routing T_18_13.lc_trk_g0_4 <X> T_18_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 208)  (955 208)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 208)  (956 208)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 208)  (957 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 208)  (958 208)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 208)  (960 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 208)  (962 208)  routing T_18_13.lc_trk_g1_0 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (40 0)  (968 208)  (968 208)  LC_0 Logic Functioning bit
 (42 0)  (970 208)  (970 208)  LC_0 Logic Functioning bit
 (29 1)  (957 209)  (957 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (0 2)  (928 210)  (928 210)  routing T_18_13.glb_netwk_3 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (953 210)  (953 210)  routing T_18_13.lft_op_6 <X> T_18_13.lc_trk_g0_6
 (26 2)  (954 210)  (954 210)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_1/in_0
 (29 2)  (957 210)  (957 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 210)  (958 210)  routing T_18_13.lc_trk_g0_6 <X> T_18_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 210)  (959 210)  routing T_18_13.lc_trk_g1_5 <X> T_18_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 210)  (960 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 210)  (962 210)  routing T_18_13.lc_trk_g1_5 <X> T_18_13.wire_logic_cluster/lc_1/in_3
 (37 2)  (965 210)  (965 210)  LC_1 Logic Functioning bit
 (38 2)  (966 210)  (966 210)  LC_1 Logic Functioning bit
 (39 2)  (967 210)  (967 210)  LC_1 Logic Functioning bit
 (40 2)  (968 210)  (968 210)  LC_1 Logic Functioning bit
 (41 2)  (969 210)  (969 210)  LC_1 Logic Functioning bit
 (42 2)  (970 210)  (970 210)  LC_1 Logic Functioning bit
 (50 2)  (978 210)  (978 210)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (928 211)  (928 211)  routing T_18_13.glb_netwk_3 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (17 3)  (945 211)  (945 211)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (950 211)  (950 211)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (952 211)  (952 211)  routing T_18_13.lft_op_6 <X> T_18_13.lc_trk_g0_6
 (26 3)  (954 211)  (954 211)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 211)  (955 211)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 211)  (956 211)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 211)  (957 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 211)  (958 211)  routing T_18_13.lc_trk_g0_6 <X> T_18_13.wire_logic_cluster/lc_1/in_1
 (39 3)  (967 211)  (967 211)  LC_1 Logic Functioning bit
 (40 3)  (968 211)  (968 211)  LC_1 Logic Functioning bit
 (41 3)  (969 211)  (969 211)  LC_1 Logic Functioning bit
 (43 3)  (971 211)  (971 211)  LC_1 Logic Functioning bit
 (27 4)  (955 212)  (955 212)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 212)  (956 212)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 212)  (957 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 212)  (958 212)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 212)  (960 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 212)  (962 212)  routing T_18_13.lc_trk_g1_0 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 212)  (964 212)  LC_2 Logic Functioning bit
 (38 4)  (966 212)  (966 212)  LC_2 Logic Functioning bit
 (14 5)  (942 213)  (942 213)  routing T_18_13.top_op_0 <X> T_18_13.lc_trk_g1_0
 (15 5)  (943 213)  (943 213)  routing T_18_13.top_op_0 <X> T_18_13.lc_trk_g1_0
 (17 5)  (945 213)  (945 213)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (36 5)  (964 213)  (964 213)  LC_2 Logic Functioning bit
 (38 5)  (966 213)  (966 213)  LC_2 Logic Functioning bit
 (0 6)  (928 214)  (928 214)  routing T_18_13.glb_netwk_7 <X> T_18_13.glb2local_0
 (1 6)  (929 214)  (929 214)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_7 glb2local_0
 (15 6)  (943 214)  (943 214)  routing T_18_13.lft_op_5 <X> T_18_13.lc_trk_g1_5
 (17 6)  (945 214)  (945 214)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (946 214)  (946 214)  routing T_18_13.lft_op_5 <X> T_18_13.lc_trk_g1_5
 (26 6)  (954 214)  (954 214)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (29 6)  (957 214)  (957 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 214)  (958 214)  routing T_18_13.lc_trk_g0_6 <X> T_18_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 214)  (959 214)  routing T_18_13.lc_trk_g1_5 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 214)  (960 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 214)  (962 214)  routing T_18_13.lc_trk_g1_5 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (37 6)  (965 214)  (965 214)  LC_3 Logic Functioning bit
 (42 6)  (970 214)  (970 214)  LC_3 Logic Functioning bit
 (50 6)  (978 214)  (978 214)  Cascade bit: LH_LC03_inmux02_5

 (0 7)  (928 215)  (928 215)  routing T_18_13.glb_netwk_7 <X> T_18_13.glb2local_0
 (1 7)  (929 215)  (929 215)  routing T_18_13.glb_netwk_7 <X> T_18_13.glb2local_0
 (26 7)  (954 215)  (954 215)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 215)  (955 215)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 215)  (956 215)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 215)  (957 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 215)  (958 215)  routing T_18_13.lc_trk_g0_6 <X> T_18_13.wire_logic_cluster/lc_3/in_1
 (36 7)  (964 215)  (964 215)  LC_3 Logic Functioning bit
 (40 7)  (968 215)  (968 215)  LC_3 Logic Functioning bit
 (42 7)  (970 215)  (970 215)  LC_3 Logic Functioning bit
 (43 7)  (971 215)  (971 215)  LC_3 Logic Functioning bit
 (28 10)  (956 218)  (956 218)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 218)  (957 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 218)  (958 218)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 218)  (959 218)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 218)  (960 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 218)  (961 218)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 218)  (962 218)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 218)  (964 218)  LC_5 Logic Functioning bit
 (39 10)  (967 218)  (967 218)  LC_5 Logic Functioning bit
 (41 10)  (969 218)  (969 218)  LC_5 Logic Functioning bit
 (42 10)  (970 218)  (970 218)  LC_5 Logic Functioning bit
 (45 10)  (973 218)  (973 218)  LC_5 Logic Functioning bit
 (14 11)  (942 219)  (942 219)  routing T_18_13.sp4_h_l_17 <X> T_18_13.lc_trk_g2_4
 (15 11)  (943 219)  (943 219)  routing T_18_13.sp4_h_l_17 <X> T_18_13.lc_trk_g2_4
 (16 11)  (944 219)  (944 219)  routing T_18_13.sp4_h_l_17 <X> T_18_13.lc_trk_g2_4
 (17 11)  (945 219)  (945 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (36 11)  (964 219)  (964 219)  LC_5 Logic Functioning bit
 (39 11)  (967 219)  (967 219)  LC_5 Logic Functioning bit
 (41 11)  (969 219)  (969 219)  LC_5 Logic Functioning bit
 (42 11)  (970 219)  (970 219)  LC_5 Logic Functioning bit
 (17 14)  (945 222)  (945 222)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (946 222)  (946 222)  routing T_18_13.wire_logic_cluster/lc_5/out <X> T_18_13.lc_trk_g3_5
 (25 14)  (953 222)  (953 222)  routing T_18_13.bnl_op_6 <X> T_18_13.lc_trk_g3_6
 (15 15)  (943 223)  (943 223)  routing T_18_13.tnr_op_4 <X> T_18_13.lc_trk_g3_4
 (17 15)  (945 223)  (945 223)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (950 223)  (950 223)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (953 223)  (953 223)  routing T_18_13.bnl_op_6 <X> T_18_13.lc_trk_g3_6


LogicTile_19_13

 (27 0)  (1009 208)  (1009 208)  routing T_19_13.lc_trk_g1_2 <X> T_19_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 208)  (1011 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 208)  (1014 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 208)  (1018 208)  LC_0 Logic Functioning bit
 (37 0)  (1019 208)  (1019 208)  LC_0 Logic Functioning bit
 (38 0)  (1020 208)  (1020 208)  LC_0 Logic Functioning bit
 (39 0)  (1021 208)  (1021 208)  LC_0 Logic Functioning bit
 (44 0)  (1026 208)  (1026 208)  LC_0 Logic Functioning bit
 (30 1)  (1012 209)  (1012 209)  routing T_19_13.lc_trk_g1_2 <X> T_19_13.wire_logic_cluster/lc_0/in_1
 (40 1)  (1022 209)  (1022 209)  LC_0 Logic Functioning bit
 (41 1)  (1023 209)  (1023 209)  LC_0 Logic Functioning bit
 (42 1)  (1024 209)  (1024 209)  LC_0 Logic Functioning bit
 (43 1)  (1025 209)  (1025 209)  LC_0 Logic Functioning bit
 (49 1)  (1031 209)  (1031 209)  Carry_In_Mux bit 

 (0 2)  (982 210)  (982 210)  routing T_19_13.glb_netwk_3 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (2 2)  (984 210)  (984 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (1007 210)  (1007 210)  routing T_19_13.bnr_op_6 <X> T_19_13.lc_trk_g0_6
 (27 2)  (1009 210)  (1009 210)  routing T_19_13.lc_trk_g3_1 <X> T_19_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 210)  (1010 210)  routing T_19_13.lc_trk_g3_1 <X> T_19_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 210)  (1011 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 210)  (1014 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 210)  (1018 210)  LC_1 Logic Functioning bit
 (37 2)  (1019 210)  (1019 210)  LC_1 Logic Functioning bit
 (38 2)  (1020 210)  (1020 210)  LC_1 Logic Functioning bit
 (39 2)  (1021 210)  (1021 210)  LC_1 Logic Functioning bit
 (44 2)  (1026 210)  (1026 210)  LC_1 Logic Functioning bit
 (45 2)  (1027 210)  (1027 210)  LC_1 Logic Functioning bit
 (0 3)  (982 211)  (982 211)  routing T_19_13.glb_netwk_3 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (22 3)  (1004 211)  (1004 211)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (1007 211)  (1007 211)  routing T_19_13.bnr_op_6 <X> T_19_13.lc_trk_g0_6
 (40 3)  (1022 211)  (1022 211)  LC_1 Logic Functioning bit
 (41 3)  (1023 211)  (1023 211)  LC_1 Logic Functioning bit
 (42 3)  (1024 211)  (1024 211)  LC_1 Logic Functioning bit
 (43 3)  (1025 211)  (1025 211)  LC_1 Logic Functioning bit
 (14 4)  (996 212)  (996 212)  routing T_19_13.sp12_h_r_0 <X> T_19_13.lc_trk_g1_0
 (21 4)  (1003 212)  (1003 212)  routing T_19_13.wire_logic_cluster/lc_3/out <X> T_19_13.lc_trk_g1_3
 (22 4)  (1004 212)  (1004 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1007 212)  (1007 212)  routing T_19_13.bnr_op_2 <X> T_19_13.lc_trk_g1_2
 (27 4)  (1009 212)  (1009 212)  routing T_19_13.lc_trk_g1_4 <X> T_19_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 212)  (1011 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 212)  (1012 212)  routing T_19_13.lc_trk_g1_4 <X> T_19_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 212)  (1014 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 212)  (1018 212)  LC_2 Logic Functioning bit
 (37 4)  (1019 212)  (1019 212)  LC_2 Logic Functioning bit
 (38 4)  (1020 212)  (1020 212)  LC_2 Logic Functioning bit
 (39 4)  (1021 212)  (1021 212)  LC_2 Logic Functioning bit
 (44 4)  (1026 212)  (1026 212)  LC_2 Logic Functioning bit
 (14 5)  (996 213)  (996 213)  routing T_19_13.sp12_h_r_0 <X> T_19_13.lc_trk_g1_0
 (15 5)  (997 213)  (997 213)  routing T_19_13.sp12_h_r_0 <X> T_19_13.lc_trk_g1_0
 (17 5)  (999 213)  (999 213)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (22 5)  (1004 213)  (1004 213)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (1007 213)  (1007 213)  routing T_19_13.bnr_op_2 <X> T_19_13.lc_trk_g1_2
 (40 5)  (1022 213)  (1022 213)  LC_2 Logic Functioning bit
 (41 5)  (1023 213)  (1023 213)  LC_2 Logic Functioning bit
 (42 5)  (1024 213)  (1024 213)  LC_2 Logic Functioning bit
 (43 5)  (1025 213)  (1025 213)  LC_2 Logic Functioning bit
 (14 6)  (996 214)  (996 214)  routing T_19_13.bnr_op_4 <X> T_19_13.lc_trk_g1_4
 (21 6)  (1003 214)  (1003 214)  routing T_19_13.wire_logic_cluster/lc_7/out <X> T_19_13.lc_trk_g1_7
 (22 6)  (1004 214)  (1004 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (1009 214)  (1009 214)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 214)  (1011 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 214)  (1014 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 214)  (1018 214)  LC_3 Logic Functioning bit
 (37 6)  (1019 214)  (1019 214)  LC_3 Logic Functioning bit
 (38 6)  (1020 214)  (1020 214)  LC_3 Logic Functioning bit
 (39 6)  (1021 214)  (1021 214)  LC_3 Logic Functioning bit
 (44 6)  (1026 214)  (1026 214)  LC_3 Logic Functioning bit
 (45 6)  (1027 214)  (1027 214)  LC_3 Logic Functioning bit
 (14 7)  (996 215)  (996 215)  routing T_19_13.bnr_op_4 <X> T_19_13.lc_trk_g1_4
 (17 7)  (999 215)  (999 215)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (30 7)  (1012 215)  (1012 215)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.wire_logic_cluster/lc_3/in_1
 (40 7)  (1022 215)  (1022 215)  LC_3 Logic Functioning bit
 (41 7)  (1023 215)  (1023 215)  LC_3 Logic Functioning bit
 (42 7)  (1024 215)  (1024 215)  LC_3 Logic Functioning bit
 (43 7)  (1025 215)  (1025 215)  LC_3 Logic Functioning bit
 (27 8)  (1009 216)  (1009 216)  routing T_19_13.lc_trk_g1_0 <X> T_19_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 216)  (1011 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 216)  (1014 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 216)  (1018 216)  LC_4 Logic Functioning bit
 (37 8)  (1019 216)  (1019 216)  LC_4 Logic Functioning bit
 (38 8)  (1020 216)  (1020 216)  LC_4 Logic Functioning bit
 (39 8)  (1021 216)  (1021 216)  LC_4 Logic Functioning bit
 (44 8)  (1026 216)  (1026 216)  LC_4 Logic Functioning bit
 (8 9)  (990 217)  (990 217)  routing T_19_13.sp4_h_l_42 <X> T_19_13.sp4_v_b_7
 (9 9)  (991 217)  (991 217)  routing T_19_13.sp4_h_l_42 <X> T_19_13.sp4_v_b_7
 (40 9)  (1022 217)  (1022 217)  LC_4 Logic Functioning bit
 (41 9)  (1023 217)  (1023 217)  LC_4 Logic Functioning bit
 (42 9)  (1024 217)  (1024 217)  LC_4 Logic Functioning bit
 (43 9)  (1025 217)  (1025 217)  LC_4 Logic Functioning bit
 (46 9)  (1028 217)  (1028 217)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (29 10)  (1011 218)  (1011 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 218)  (1012 218)  routing T_19_13.lc_trk_g0_6 <X> T_19_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 218)  (1014 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 218)  (1018 218)  LC_5 Logic Functioning bit
 (37 10)  (1019 218)  (1019 218)  LC_5 Logic Functioning bit
 (38 10)  (1020 218)  (1020 218)  LC_5 Logic Functioning bit
 (39 10)  (1021 218)  (1021 218)  LC_5 Logic Functioning bit
 (44 10)  (1026 218)  (1026 218)  LC_5 Logic Functioning bit
 (30 11)  (1012 219)  (1012 219)  routing T_19_13.lc_trk_g0_6 <X> T_19_13.wire_logic_cluster/lc_5/in_1
 (40 11)  (1022 219)  (1022 219)  LC_5 Logic Functioning bit
 (41 11)  (1023 219)  (1023 219)  LC_5 Logic Functioning bit
 (42 11)  (1024 219)  (1024 219)  LC_5 Logic Functioning bit
 (43 11)  (1025 219)  (1025 219)  LC_5 Logic Functioning bit
 (17 12)  (999 220)  (999 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 220)  (1000 220)  routing T_19_13.wire_logic_cluster/lc_1/out <X> T_19_13.lc_trk_g3_1
 (27 12)  (1009 220)  (1009 220)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 220)  (1010 220)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 220)  (1011 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 220)  (1012 220)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 220)  (1014 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 220)  (1018 220)  LC_6 Logic Functioning bit
 (37 12)  (1019 220)  (1019 220)  LC_6 Logic Functioning bit
 (38 12)  (1020 220)  (1020 220)  LC_6 Logic Functioning bit
 (39 12)  (1021 220)  (1021 220)  LC_6 Logic Functioning bit
 (44 12)  (1026 220)  (1026 220)  LC_6 Logic Functioning bit
 (30 13)  (1012 221)  (1012 221)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.wire_logic_cluster/lc_6/in_1
 (40 13)  (1022 221)  (1022 221)  LC_6 Logic Functioning bit
 (41 13)  (1023 221)  (1023 221)  LC_6 Logic Functioning bit
 (42 13)  (1024 221)  (1024 221)  LC_6 Logic Functioning bit
 (43 13)  (1025 221)  (1025 221)  LC_6 Logic Functioning bit
 (25 14)  (1007 222)  (1007 222)  routing T_19_13.rgt_op_6 <X> T_19_13.lc_trk_g3_6
 (27 14)  (1009 222)  (1009 222)  routing T_19_13.lc_trk_g1_7 <X> T_19_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 222)  (1011 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 222)  (1012 222)  routing T_19_13.lc_trk_g1_7 <X> T_19_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 222)  (1014 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (1019 222)  (1019 222)  LC_7 Logic Functioning bit
 (39 14)  (1021 222)  (1021 222)  LC_7 Logic Functioning bit
 (41 14)  (1023 222)  (1023 222)  LC_7 Logic Functioning bit
 (43 14)  (1025 222)  (1025 222)  LC_7 Logic Functioning bit
 (45 14)  (1027 222)  (1027 222)  LC_7 Logic Functioning bit
 (22 15)  (1004 223)  (1004 223)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (1006 223)  (1006 223)  routing T_19_13.rgt_op_6 <X> T_19_13.lc_trk_g3_6
 (30 15)  (1012 223)  (1012 223)  routing T_19_13.lc_trk_g1_7 <X> T_19_13.wire_logic_cluster/lc_7/in_1
 (37 15)  (1019 223)  (1019 223)  LC_7 Logic Functioning bit
 (39 15)  (1021 223)  (1021 223)  LC_7 Logic Functioning bit
 (41 15)  (1023 223)  (1023 223)  LC_7 Logic Functioning bit
 (43 15)  (1025 223)  (1025 223)  LC_7 Logic Functioning bit
 (51 15)  (1033 223)  (1033 223)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_20_13

 (15 0)  (1051 208)  (1051 208)  routing T_20_13.bot_op_1 <X> T_20_13.lc_trk_g0_1
 (17 0)  (1053 208)  (1053 208)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (0 2)  (1036 210)  (1036 210)  routing T_20_13.glb_netwk_3 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 210)  (1038 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 211)  (1036 211)  routing T_20_13.glb_netwk_3 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (22 3)  (1058 211)  (1058 211)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1060 211)  (1060 211)  routing T_20_13.bot_op_6 <X> T_20_13.lc_trk_g0_6
 (10 6)  (1046 214)  (1046 214)  routing T_20_13.sp4_v_b_11 <X> T_20_13.sp4_h_l_41
 (15 6)  (1051 214)  (1051 214)  routing T_20_13.bot_op_5 <X> T_20_13.lc_trk_g1_5
 (17 6)  (1053 214)  (1053 214)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (25 6)  (1061 214)  (1061 214)  routing T_20_13.lft_op_6 <X> T_20_13.lc_trk_g1_6
 (22 7)  (1058 215)  (1058 215)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1060 215)  (1060 215)  routing T_20_13.lft_op_6 <X> T_20_13.lc_trk_g1_6
 (21 8)  (1057 216)  (1057 216)  routing T_20_13.bnl_op_3 <X> T_20_13.lc_trk_g2_3
 (22 8)  (1058 216)  (1058 216)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (21 9)  (1057 217)  (1057 217)  routing T_20_13.bnl_op_3 <X> T_20_13.lc_trk_g2_3
 (25 10)  (1061 218)  (1061 218)  routing T_20_13.bnl_op_6 <X> T_20_13.lc_trk_g2_6
 (26 10)  (1062 218)  (1062 218)  routing T_20_13.lc_trk_g3_6 <X> T_20_13.wire_logic_cluster/lc_5/in_0
 (28 10)  (1064 218)  (1064 218)  routing T_20_13.lc_trk_g2_6 <X> T_20_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 218)  (1065 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 218)  (1066 218)  routing T_20_13.lc_trk_g2_6 <X> T_20_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 218)  (1067 218)  routing T_20_13.lc_trk_g0_6 <X> T_20_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 218)  (1068 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (22 11)  (1058 219)  (1058 219)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (1061 219)  (1061 219)  routing T_20_13.bnl_op_6 <X> T_20_13.lc_trk_g2_6
 (26 11)  (1062 219)  (1062 219)  routing T_20_13.lc_trk_g3_6 <X> T_20_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (1063 219)  (1063 219)  routing T_20_13.lc_trk_g3_6 <X> T_20_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 219)  (1064 219)  routing T_20_13.lc_trk_g3_6 <X> T_20_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 219)  (1065 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 219)  (1066 219)  routing T_20_13.lc_trk_g2_6 <X> T_20_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (1067 219)  (1067 219)  routing T_20_13.lc_trk_g0_6 <X> T_20_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (1068 219)  (1068 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (1069 219)  (1069 219)  routing T_20_13.lc_trk_g2_3 <X> T_20_13.input_2_5
 (35 11)  (1071 219)  (1071 219)  routing T_20_13.lc_trk_g2_3 <X> T_20_13.input_2_5
 (39 11)  (1075 219)  (1075 219)  LC_5 Logic Functioning bit
 (51 11)  (1087 219)  (1087 219)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (26 12)  (1062 220)  (1062 220)  routing T_20_13.lc_trk_g1_5 <X> T_20_13.wire_logic_cluster/lc_6/in_0
 (29 12)  (1065 220)  (1065 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 220)  (1067 220)  routing T_20_13.lc_trk_g1_6 <X> T_20_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 220)  (1068 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 220)  (1070 220)  routing T_20_13.lc_trk_g1_6 <X> T_20_13.wire_logic_cluster/lc_6/in_3
 (37 12)  (1073 220)  (1073 220)  LC_6 Logic Functioning bit
 (38 12)  (1074 220)  (1074 220)  LC_6 Logic Functioning bit
 (39 12)  (1075 220)  (1075 220)  LC_6 Logic Functioning bit
 (45 12)  (1081 220)  (1081 220)  LC_6 Logic Functioning bit
 (50 12)  (1086 220)  (1086 220)  Cascade bit: LH_LC06_inmux02_5

 (27 13)  (1063 221)  (1063 221)  routing T_20_13.lc_trk_g1_5 <X> T_20_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 221)  (1065 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 221)  (1067 221)  routing T_20_13.lc_trk_g1_6 <X> T_20_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (1072 221)  (1072 221)  LC_6 Logic Functioning bit
 (37 13)  (1073 221)  (1073 221)  LC_6 Logic Functioning bit
 (38 13)  (1074 221)  (1074 221)  LC_6 Logic Functioning bit
 (39 13)  (1075 221)  (1075 221)  LC_6 Logic Functioning bit
 (25 14)  (1061 222)  (1061 222)  routing T_20_13.wire_logic_cluster/lc_6/out <X> T_20_13.lc_trk_g3_6
 (22 15)  (1058 223)  (1058 223)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_21_13

 (0 2)  (1090 210)  (1090 210)  routing T_21_13.glb_netwk_3 <X> T_21_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 210)  (1092 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1090 211)  (1090 211)  routing T_21_13.glb_netwk_3 <X> T_21_13.wire_logic_cluster/lc_7/clk
 (15 6)  (1105 214)  (1105 214)  routing T_21_13.lft_op_5 <X> T_21_13.lc_trk_g1_5
 (17 6)  (1107 214)  (1107 214)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1108 214)  (1108 214)  routing T_21_13.lft_op_5 <X> T_21_13.lc_trk_g1_5
 (17 8)  (1107 216)  (1107 216)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (1108 216)  (1108 216)  routing T_21_13.bnl_op_1 <X> T_21_13.lc_trk_g2_1
 (18 9)  (1108 217)  (1108 217)  routing T_21_13.bnl_op_1 <X> T_21_13.lc_trk_g2_1
 (14 12)  (1104 220)  (1104 220)  routing T_21_13.sp4_h_l_21 <X> T_21_13.lc_trk_g3_0
 (26 12)  (1116 220)  (1116 220)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_6/in_0
 (28 12)  (1118 220)  (1118 220)  routing T_21_13.lc_trk_g2_1 <X> T_21_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 220)  (1119 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 220)  (1122 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 220)  (1123 220)  routing T_21_13.lc_trk_g3_0 <X> T_21_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 220)  (1124 220)  routing T_21_13.lc_trk_g3_0 <X> T_21_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (1125 220)  (1125 220)  routing T_21_13.lc_trk_g1_5 <X> T_21_13.input_2_6
 (37 12)  (1127 220)  (1127 220)  LC_6 Logic Functioning bit
 (38 12)  (1128 220)  (1128 220)  LC_6 Logic Functioning bit
 (39 12)  (1129 220)  (1129 220)  LC_6 Logic Functioning bit
 (45 12)  (1135 220)  (1135 220)  LC_6 Logic Functioning bit
 (47 12)  (1137 220)  (1137 220)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (15 13)  (1105 221)  (1105 221)  routing T_21_13.sp4_h_l_21 <X> T_21_13.lc_trk_g3_0
 (16 13)  (1106 221)  (1106 221)  routing T_21_13.sp4_h_l_21 <X> T_21_13.lc_trk_g3_0
 (17 13)  (1107 221)  (1107 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (27 13)  (1117 221)  (1117 221)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 221)  (1118 221)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 221)  (1119 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (1122 221)  (1122 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (1124 221)  (1124 221)  routing T_21_13.lc_trk_g1_5 <X> T_21_13.input_2_6
 (36 13)  (1126 221)  (1126 221)  LC_6 Logic Functioning bit
 (37 13)  (1127 221)  (1127 221)  LC_6 Logic Functioning bit
 (38 13)  (1128 221)  (1128 221)  LC_6 Logic Functioning bit
 (39 13)  (1129 221)  (1129 221)  LC_6 Logic Functioning bit
 (17 14)  (1107 222)  (1107 222)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (1108 222)  (1108 222)  routing T_21_13.bnl_op_5 <X> T_21_13.lc_trk_g3_5
 (18 15)  (1108 223)  (1108 223)  routing T_21_13.bnl_op_5 <X> T_21_13.lc_trk_g3_5


LogicTile_28_13

 (3 3)  (1459 211)  (1459 211)  routing T_28_13.sp12_v_b_0 <X> T_28_13.sp12_h_l_23


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0



IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0



LogicTile_11_12

 (22 1)  (568 193)  (568 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (569 193)  (569 193)  routing T_11_12.sp4_v_b_18 <X> T_11_12.lc_trk_g0_2
 (24 1)  (570 193)  (570 193)  routing T_11_12.sp4_v_b_18 <X> T_11_12.lc_trk_g0_2
 (15 2)  (561 194)  (561 194)  routing T_11_12.sp4_h_r_5 <X> T_11_12.lc_trk_g0_5
 (16 2)  (562 194)  (562 194)  routing T_11_12.sp4_h_r_5 <X> T_11_12.lc_trk_g0_5
 (17 2)  (563 194)  (563 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (26 2)  (572 194)  (572 194)  routing T_11_12.lc_trk_g3_4 <X> T_11_12.wire_logic_cluster/lc_1/in_0
 (32 2)  (578 194)  (578 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (582 194)  (582 194)  LC_1 Logic Functioning bit
 (38 2)  (584 194)  (584 194)  LC_1 Logic Functioning bit
 (52 2)  (598 194)  (598 194)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (18 3)  (564 195)  (564 195)  routing T_11_12.sp4_h_r_5 <X> T_11_12.lc_trk_g0_5
 (27 3)  (573 195)  (573 195)  routing T_11_12.lc_trk_g3_4 <X> T_11_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 195)  (574 195)  routing T_11_12.lc_trk_g3_4 <X> T_11_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 195)  (575 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 195)  (577 195)  routing T_11_12.lc_trk_g0_2 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (37 3)  (583 195)  (583 195)  LC_1 Logic Functioning bit
 (39 3)  (585 195)  (585 195)  LC_1 Logic Functioning bit
 (52 3)  (598 195)  (598 195)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (8 7)  (554 199)  (554 199)  routing T_11_12.sp4_h_r_10 <X> T_11_12.sp4_v_t_41
 (9 7)  (555 199)  (555 199)  routing T_11_12.sp4_h_r_10 <X> T_11_12.sp4_v_t_41
 (10 7)  (556 199)  (556 199)  routing T_11_12.sp4_h_r_10 <X> T_11_12.sp4_v_t_41
 (29 8)  (575 200)  (575 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 200)  (576 200)  routing T_11_12.lc_trk_g0_5 <X> T_11_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 200)  (577 200)  routing T_11_12.lc_trk_g3_6 <X> T_11_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 200)  (578 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 200)  (579 200)  routing T_11_12.lc_trk_g3_6 <X> T_11_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 200)  (580 200)  routing T_11_12.lc_trk_g3_6 <X> T_11_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 200)  (581 200)  routing T_11_12.lc_trk_g2_4 <X> T_11_12.input_2_4
 (41 8)  (587 200)  (587 200)  LC_4 Logic Functioning bit
 (51 8)  (597 200)  (597 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (572 201)  (572 201)  routing T_11_12.lc_trk_g0_2 <X> T_11_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 201)  (575 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 201)  (577 201)  routing T_11_12.lc_trk_g3_6 <X> T_11_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 201)  (578 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (579 201)  (579 201)  routing T_11_12.lc_trk_g2_4 <X> T_11_12.input_2_4
 (15 11)  (561 203)  (561 203)  routing T_11_12.sp4_v_t_33 <X> T_11_12.lc_trk_g2_4
 (16 11)  (562 203)  (562 203)  routing T_11_12.sp4_v_t_33 <X> T_11_12.lc_trk_g2_4
 (17 11)  (563 203)  (563 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (15 15)  (561 207)  (561 207)  routing T_11_12.sp4_v_t_33 <X> T_11_12.lc_trk_g3_4
 (16 15)  (562 207)  (562 207)  routing T_11_12.sp4_v_t_33 <X> T_11_12.lc_trk_g3_4
 (17 15)  (563 207)  (563 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (568 207)  (568 207)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (570 207)  (570 207)  routing T_11_12.tnr_op_6 <X> T_11_12.lc_trk_g3_6


LogicTile_12_12

 (6 0)  (606 192)  (606 192)  routing T_12_12.sp4_h_r_7 <X> T_12_12.sp4_v_b_0
 (15 6)  (615 198)  (615 198)  routing T_12_12.top_op_5 <X> T_12_12.lc_trk_g1_5
 (17 6)  (617 198)  (617 198)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (18 7)  (618 199)  (618 199)  routing T_12_12.top_op_5 <X> T_12_12.lc_trk_g1_5
 (22 8)  (622 200)  (622 200)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (623 200)  (623 200)  routing T_12_12.sp12_v_b_19 <X> T_12_12.lc_trk_g2_3
 (21 9)  (621 201)  (621 201)  routing T_12_12.sp12_v_b_19 <X> T_12_12.lc_trk_g2_3
 (22 12)  (622 204)  (622 204)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (624 204)  (624 204)  routing T_12_12.tnr_op_3 <X> T_12_12.lc_trk_g3_3
 (22 13)  (622 205)  (622 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (623 205)  (623 205)  routing T_12_12.sp4_v_b_42 <X> T_12_12.lc_trk_g3_2
 (24 13)  (624 205)  (624 205)  routing T_12_12.sp4_v_b_42 <X> T_12_12.lc_trk_g3_2
 (27 14)  (627 206)  (627 206)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 206)  (629 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 206)  (630 206)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 206)  (632 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 206)  (633 206)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 206)  (634 206)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 206)  (636 206)  LC_7 Logic Functioning bit
 (37 14)  (637 206)  (637 206)  LC_7 Logic Functioning bit
 (38 14)  (638 206)  (638 206)  LC_7 Logic Functioning bit
 (39 14)  (639 206)  (639 206)  LC_7 Logic Functioning bit
 (41 14)  (641 206)  (641 206)  LC_7 Logic Functioning bit
 (42 14)  (642 206)  (642 206)  LC_7 Logic Functioning bit
 (43 14)  (643 206)  (643 206)  LC_7 Logic Functioning bit
 (52 14)  (652 206)  (652 206)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (26 15)  (626 207)  (626 207)  routing T_12_12.lc_trk_g2_3 <X> T_12_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 207)  (628 207)  routing T_12_12.lc_trk_g2_3 <X> T_12_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 207)  (629 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 207)  (631 207)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 207)  (632 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (633 207)  (633 207)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.input_2_7
 (34 15)  (634 207)  (634 207)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.input_2_7
 (35 15)  (635 207)  (635 207)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.input_2_7
 (37 15)  (637 207)  (637 207)  LC_7 Logic Functioning bit
 (39 15)  (639 207)  (639 207)  LC_7 Logic Functioning bit
 (42 15)  (642 207)  (642 207)  LC_7 Logic Functioning bit


LogicTile_13_12

 (26 2)  (680 194)  (680 194)  routing T_13_12.lc_trk_g2_5 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 194)  (681 194)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 194)  (682 194)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 194)  (683 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 194)  (684 194)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 194)  (686 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 194)  (688 194)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 194)  (690 194)  LC_1 Logic Functioning bit
 (37 2)  (691 194)  (691 194)  LC_1 Logic Functioning bit
 (38 2)  (692 194)  (692 194)  LC_1 Logic Functioning bit
 (39 2)  (693 194)  (693 194)  LC_1 Logic Functioning bit
 (41 2)  (695 194)  (695 194)  LC_1 Logic Functioning bit
 (42 2)  (696 194)  (696 194)  LC_1 Logic Functioning bit
 (43 2)  (697 194)  (697 194)  LC_1 Logic Functioning bit
 (46 2)  (700 194)  (700 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (28 3)  (682 195)  (682 195)  routing T_13_12.lc_trk_g2_5 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 195)  (683 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 195)  (685 195)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 195)  (686 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (687 195)  (687 195)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.input_2_1
 (34 3)  (688 195)  (688 195)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.input_2_1
 (35 3)  (689 195)  (689 195)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.input_2_1
 (37 3)  (691 195)  (691 195)  LC_1 Logic Functioning bit
 (39 3)  (693 195)  (693 195)  LC_1 Logic Functioning bit
 (42 3)  (696 195)  (696 195)  LC_1 Logic Functioning bit
 (22 4)  (676 196)  (676 196)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (678 196)  (678 196)  routing T_13_12.top_op_3 <X> T_13_12.lc_trk_g1_3
 (27 4)  (681 196)  (681 196)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 196)  (682 196)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 196)  (683 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 196)  (685 196)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 196)  (686 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 196)  (687 196)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 196)  (688 196)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 196)  (689 196)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.input_2_2
 (36 4)  (690 196)  (690 196)  LC_2 Logic Functioning bit
 (38 4)  (692 196)  (692 196)  LC_2 Logic Functioning bit
 (39 4)  (693 196)  (693 196)  LC_2 Logic Functioning bit
 (41 4)  (695 196)  (695 196)  LC_2 Logic Functioning bit
 (43 4)  (697 196)  (697 196)  LC_2 Logic Functioning bit
 (48 4)  (702 196)  (702 196)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (21 5)  (675 197)  (675 197)  routing T_13_12.top_op_3 <X> T_13_12.lc_trk_g1_3
 (26 5)  (680 197)  (680 197)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 197)  (681 197)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 197)  (683 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (686 197)  (686 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (687 197)  (687 197)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.input_2_2
 (34 5)  (688 197)  (688 197)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.input_2_2
 (36 5)  (690 197)  (690 197)  LC_2 Logic Functioning bit
 (38 5)  (692 197)  (692 197)  LC_2 Logic Functioning bit
 (39 5)  (693 197)  (693 197)  LC_2 Logic Functioning bit
 (40 5)  (694 197)  (694 197)  LC_2 Logic Functioning bit
 (43 5)  (697 197)  (697 197)  LC_2 Logic Functioning bit
 (17 10)  (671 202)  (671 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (672 203)  (672 203)  routing T_13_12.sp4_r_v_b_37 <X> T_13_12.lc_trk_g2_5
 (17 13)  (671 205)  (671 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (676 205)  (676 205)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (677 205)  (677 205)  routing T_13_12.sp12_v_b_18 <X> T_13_12.lc_trk_g3_2
 (25 13)  (679 205)  (679 205)  routing T_13_12.sp12_v_b_18 <X> T_13_12.lc_trk_g3_2
 (15 14)  (669 206)  (669 206)  routing T_13_12.tnl_op_5 <X> T_13_12.lc_trk_g3_5
 (17 14)  (671 206)  (671 206)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (16 15)  (670 207)  (670 207)  routing T_13_12.sp12_v_b_12 <X> T_13_12.lc_trk_g3_4
 (17 15)  (671 207)  (671 207)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (18 15)  (672 207)  (672 207)  routing T_13_12.tnl_op_5 <X> T_13_12.lc_trk_g3_5


LogicTile_15_12

 (26 0)  (788 192)  (788 192)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 192)  (790 192)  routing T_15_12.lc_trk_g2_5 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 192)  (791 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 192)  (792 192)  routing T_15_12.lc_trk_g2_5 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 192)  (794 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 192)  (795 192)  routing T_15_12.lc_trk_g2_1 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (39 0)  (801 192)  (801 192)  LC_0 Logic Functioning bit
 (26 1)  (788 193)  (788 193)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 193)  (790 193)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 193)  (791 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 193)  (794 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (795 193)  (795 193)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.input_2_0
 (34 1)  (796 193)  (796 193)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.input_2_0
 (35 1)  (797 193)  (797 193)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.input_2_0
 (1 2)  (763 194)  (763 194)  routing T_15_12.glb_netwk_5 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (762 195)  (762 195)  routing T_15_12.glb_netwk_5 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (12 6)  (774 198)  (774 198)  routing T_15_12.sp4_v_b_5 <X> T_15_12.sp4_h_l_40
 (14 6)  (776 198)  (776 198)  routing T_15_12.wire_logic_cluster/lc_4/out <X> T_15_12.lc_trk_g1_4
 (21 6)  (783 198)  (783 198)  routing T_15_12.wire_logic_cluster/lc_7/out <X> T_15_12.lc_trk_g1_7
 (22 6)  (784 198)  (784 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (17 7)  (779 199)  (779 199)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (15 8)  (777 200)  (777 200)  routing T_15_12.tnr_op_1 <X> T_15_12.lc_trk_g2_1
 (17 8)  (779 200)  (779 200)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (31 8)  (793 200)  (793 200)  routing T_15_12.lc_trk_g1_4 <X> T_15_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 200)  (794 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 200)  (796 200)  routing T_15_12.lc_trk_g1_4 <X> T_15_12.wire_logic_cluster/lc_4/in_3
 (40 8)  (802 200)  (802 200)  LC_4 Logic Functioning bit
 (41 8)  (803 200)  (803 200)  LC_4 Logic Functioning bit
 (42 8)  (804 200)  (804 200)  LC_4 Logic Functioning bit
 (43 8)  (805 200)  (805 200)  LC_4 Logic Functioning bit
 (45 8)  (807 200)  (807 200)  LC_4 Logic Functioning bit
 (40 9)  (802 201)  (802 201)  LC_4 Logic Functioning bit
 (41 9)  (803 201)  (803 201)  LC_4 Logic Functioning bit
 (42 9)  (804 201)  (804 201)  LC_4 Logic Functioning bit
 (43 9)  (805 201)  (805 201)  LC_4 Logic Functioning bit
 (46 9)  (808 201)  (808 201)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 10)  (776 202)  (776 202)  routing T_15_12.rgt_op_4 <X> T_15_12.lc_trk_g2_4
 (15 10)  (777 202)  (777 202)  routing T_15_12.rgt_op_5 <X> T_15_12.lc_trk_g2_5
 (17 10)  (779 202)  (779 202)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (780 202)  (780 202)  routing T_15_12.rgt_op_5 <X> T_15_12.lc_trk_g2_5
 (21 10)  (783 202)  (783 202)  routing T_15_12.rgt_op_7 <X> T_15_12.lc_trk_g2_7
 (22 10)  (784 202)  (784 202)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (786 202)  (786 202)  routing T_15_12.rgt_op_7 <X> T_15_12.lc_trk_g2_7
 (25 10)  (787 202)  (787 202)  routing T_15_12.rgt_op_6 <X> T_15_12.lc_trk_g2_6
 (15 11)  (777 203)  (777 203)  routing T_15_12.rgt_op_4 <X> T_15_12.lc_trk_g2_4
 (17 11)  (779 203)  (779 203)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (784 203)  (784 203)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (786 203)  (786 203)  routing T_15_12.rgt_op_6 <X> T_15_12.lc_trk_g2_6
 (14 12)  (776 204)  (776 204)  routing T_15_12.wire_logic_cluster/lc_0/out <X> T_15_12.lc_trk_g3_0
 (15 12)  (777 204)  (777 204)  routing T_15_12.rgt_op_1 <X> T_15_12.lc_trk_g3_1
 (17 12)  (779 204)  (779 204)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (780 204)  (780 204)  routing T_15_12.rgt_op_1 <X> T_15_12.lc_trk_g3_1
 (21 12)  (783 204)  (783 204)  routing T_15_12.rgt_op_3 <X> T_15_12.lc_trk_g3_3
 (22 12)  (784 204)  (784 204)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (786 204)  (786 204)  routing T_15_12.rgt_op_3 <X> T_15_12.lc_trk_g3_3
 (28 12)  (790 204)  (790 204)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 204)  (791 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 204)  (792 204)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 204)  (793 204)  routing T_15_12.lc_trk_g1_4 <X> T_15_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 204)  (794 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 204)  (796 204)  routing T_15_12.lc_trk_g1_4 <X> T_15_12.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 204)  (797 204)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.input_2_6
 (17 13)  (779 205)  (779 205)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (27 13)  (789 205)  (789 205)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 205)  (790 205)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 205)  (791 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 205)  (792 205)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (32 13)  (794 205)  (794 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (796 205)  (796 205)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.input_2_6
 (35 13)  (797 205)  (797 205)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.input_2_6
 (37 13)  (799 205)  (799 205)  LC_6 Logic Functioning bit
 (10 14)  (772 206)  (772 206)  routing T_15_12.sp4_v_b_5 <X> T_15_12.sp4_h_l_47
 (27 14)  (789 206)  (789 206)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 206)  (791 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 206)  (792 206)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 206)  (793 206)  routing T_15_12.lc_trk_g2_4 <X> T_15_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 206)  (794 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 206)  (795 206)  routing T_15_12.lc_trk_g2_4 <X> T_15_12.wire_logic_cluster/lc_7/in_3
 (37 14)  (799 206)  (799 206)  LC_7 Logic Functioning bit
 (39 14)  (801 206)  (801 206)  LC_7 Logic Functioning bit
 (41 14)  (803 206)  (803 206)  LC_7 Logic Functioning bit
 (45 14)  (807 206)  (807 206)  LC_7 Logic Functioning bit
 (47 14)  (809 206)  (809 206)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (812 206)  (812 206)  Cascade bit: LH_LC07_inmux02_5

 (27 15)  (789 207)  (789 207)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 207)  (790 207)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 207)  (791 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 207)  (792 207)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_7/in_1
 (39 15)  (801 207)  (801 207)  LC_7 Logic Functioning bit
 (41 15)  (803 207)  (803 207)  LC_7 Logic Functioning bit
 (43 15)  (805 207)  (805 207)  LC_7 Logic Functioning bit


LogicTile_16_12

 (15 0)  (831 192)  (831 192)  routing T_16_12.top_op_1 <X> T_16_12.lc_trk_g0_1
 (17 0)  (833 192)  (833 192)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (25 0)  (841 192)  (841 192)  routing T_16_12.wire_logic_cluster/lc_2/out <X> T_16_12.lc_trk_g0_2
 (29 0)  (845 192)  (845 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (35 0)  (851 192)  (851 192)  routing T_16_12.lc_trk_g0_4 <X> T_16_12.input_2_0
 (44 0)  (860 192)  (860 192)  LC_0 Logic Functioning bit
 (18 1)  (834 193)  (834 193)  routing T_16_12.top_op_1 <X> T_16_12.lc_trk_g0_1
 (22 1)  (838 193)  (838 193)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (32 1)  (848 193)  (848 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (1 2)  (817 194)  (817 194)  routing T_16_12.glb_netwk_5 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (2 2)  (818 194)  (818 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (830 194)  (830 194)  routing T_16_12.lft_op_4 <X> T_16_12.lc_trk_g0_4
 (21 2)  (837 194)  (837 194)  routing T_16_12.lft_op_7 <X> T_16_12.lc_trk_g0_7
 (22 2)  (838 194)  (838 194)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (840 194)  (840 194)  routing T_16_12.lft_op_7 <X> T_16_12.lc_trk_g0_7
 (25 2)  (841 194)  (841 194)  routing T_16_12.lft_op_6 <X> T_16_12.lc_trk_g0_6
 (27 2)  (843 194)  (843 194)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 194)  (844 194)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 194)  (845 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 194)  (848 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 194)  (852 194)  LC_1 Logic Functioning bit
 (37 2)  (853 194)  (853 194)  LC_1 Logic Functioning bit
 (38 2)  (854 194)  (854 194)  LC_1 Logic Functioning bit
 (39 2)  (855 194)  (855 194)  LC_1 Logic Functioning bit
 (44 2)  (860 194)  (860 194)  LC_1 Logic Functioning bit
 (45 2)  (861 194)  (861 194)  LC_1 Logic Functioning bit
 (46 2)  (862 194)  (862 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (816 195)  (816 195)  routing T_16_12.glb_netwk_5 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (15 3)  (831 195)  (831 195)  routing T_16_12.lft_op_4 <X> T_16_12.lc_trk_g0_4
 (17 3)  (833 195)  (833 195)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (838 195)  (838 195)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (840 195)  (840 195)  routing T_16_12.lft_op_6 <X> T_16_12.lc_trk_g0_6
 (40 3)  (856 195)  (856 195)  LC_1 Logic Functioning bit
 (41 3)  (857 195)  (857 195)  LC_1 Logic Functioning bit
 (42 3)  (858 195)  (858 195)  LC_1 Logic Functioning bit
 (43 3)  (859 195)  (859 195)  LC_1 Logic Functioning bit
 (14 4)  (830 196)  (830 196)  routing T_16_12.lft_op_0 <X> T_16_12.lc_trk_g1_0
 (21 4)  (837 196)  (837 196)  routing T_16_12.wire_logic_cluster/lc_3/out <X> T_16_12.lc_trk_g1_3
 (22 4)  (838 196)  (838 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (844 196)  (844 196)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 196)  (845 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 196)  (846 196)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 196)  (848 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 196)  (852 196)  LC_2 Logic Functioning bit
 (37 4)  (853 196)  (853 196)  LC_2 Logic Functioning bit
 (38 4)  (854 196)  (854 196)  LC_2 Logic Functioning bit
 (39 4)  (855 196)  (855 196)  LC_2 Logic Functioning bit
 (44 4)  (860 196)  (860 196)  LC_2 Logic Functioning bit
 (15 5)  (831 197)  (831 197)  routing T_16_12.lft_op_0 <X> T_16_12.lc_trk_g1_0
 (17 5)  (833 197)  (833 197)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (30 5)  (846 197)  (846 197)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (36 5)  (852 197)  (852 197)  LC_2 Logic Functioning bit
 (37 5)  (853 197)  (853 197)  LC_2 Logic Functioning bit
 (38 5)  (854 197)  (854 197)  LC_2 Logic Functioning bit
 (39 5)  (855 197)  (855 197)  LC_2 Logic Functioning bit
 (17 6)  (833 198)  (833 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 198)  (834 198)  routing T_16_12.wire_logic_cluster/lc_5/out <X> T_16_12.lc_trk_g1_5
 (27 6)  (843 198)  (843 198)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 198)  (845 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 198)  (848 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (852 198)  (852 198)  LC_3 Logic Functioning bit
 (37 6)  (853 198)  (853 198)  LC_3 Logic Functioning bit
 (38 6)  (854 198)  (854 198)  LC_3 Logic Functioning bit
 (39 6)  (855 198)  (855 198)  LC_3 Logic Functioning bit
 (44 6)  (860 198)  (860 198)  LC_3 Logic Functioning bit
 (45 6)  (861 198)  (861 198)  LC_3 Logic Functioning bit
 (46 6)  (862 198)  (862 198)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (30 7)  (846 199)  (846 199)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (40 7)  (856 199)  (856 199)  LC_3 Logic Functioning bit
 (41 7)  (857 199)  (857 199)  LC_3 Logic Functioning bit
 (42 7)  (858 199)  (858 199)  LC_3 Logic Functioning bit
 (43 7)  (859 199)  (859 199)  LC_3 Logic Functioning bit
 (29 8)  (845 200)  (845 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 200)  (846 200)  routing T_16_12.lc_trk_g0_7 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 200)  (848 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (852 200)  (852 200)  LC_4 Logic Functioning bit
 (37 8)  (853 200)  (853 200)  LC_4 Logic Functioning bit
 (38 8)  (854 200)  (854 200)  LC_4 Logic Functioning bit
 (39 8)  (855 200)  (855 200)  LC_4 Logic Functioning bit
 (44 8)  (860 200)  (860 200)  LC_4 Logic Functioning bit
 (30 9)  (846 201)  (846 201)  routing T_16_12.lc_trk_g0_7 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (36 9)  (852 201)  (852 201)  LC_4 Logic Functioning bit
 (37 9)  (853 201)  (853 201)  LC_4 Logic Functioning bit
 (38 9)  (854 201)  (854 201)  LC_4 Logic Functioning bit
 (39 9)  (855 201)  (855 201)  LC_4 Logic Functioning bit
 (21 10)  (837 202)  (837 202)  routing T_16_12.wire_logic_cluster/lc_7/out <X> T_16_12.lc_trk_g2_7
 (22 10)  (838 202)  (838 202)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (843 202)  (843 202)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 202)  (845 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 202)  (846 202)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 202)  (848 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (852 202)  (852 202)  LC_5 Logic Functioning bit
 (37 10)  (853 202)  (853 202)  LC_5 Logic Functioning bit
 (38 10)  (854 202)  (854 202)  LC_5 Logic Functioning bit
 (39 10)  (855 202)  (855 202)  LC_5 Logic Functioning bit
 (44 10)  (860 202)  (860 202)  LC_5 Logic Functioning bit
 (45 10)  (861 202)  (861 202)  LC_5 Logic Functioning bit
 (47 10)  (863 202)  (863 202)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (40 11)  (856 203)  (856 203)  LC_5 Logic Functioning bit
 (41 11)  (857 203)  (857 203)  LC_5 Logic Functioning bit
 (42 11)  (858 203)  (858 203)  LC_5 Logic Functioning bit
 (43 11)  (859 203)  (859 203)  LC_5 Logic Functioning bit
 (17 12)  (833 204)  (833 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 204)  (834 204)  routing T_16_12.wire_logic_cluster/lc_1/out <X> T_16_12.lc_trk_g3_1
 (27 12)  (843 204)  (843 204)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 204)  (844 204)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 204)  (845 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 204)  (846 204)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 204)  (848 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (853 204)  (853 204)  LC_6 Logic Functioning bit
 (39 12)  (855 204)  (855 204)  LC_6 Logic Functioning bit
 (41 12)  (857 204)  (857 204)  LC_6 Logic Functioning bit
 (43 12)  (859 204)  (859 204)  LC_6 Logic Functioning bit
 (45 12)  (861 204)  (861 204)  LC_6 Logic Functioning bit
 (30 13)  (846 205)  (846 205)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (37 13)  (853 205)  (853 205)  LC_6 Logic Functioning bit
 (39 13)  (855 205)  (855 205)  LC_6 Logic Functioning bit
 (41 13)  (857 205)  (857 205)  LC_6 Logic Functioning bit
 (43 13)  (859 205)  (859 205)  LC_6 Logic Functioning bit
 (46 13)  (862 205)  (862 205)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (25 14)  (841 206)  (841 206)  routing T_16_12.wire_logic_cluster/lc_6/out <X> T_16_12.lc_trk_g3_6
 (26 14)  (842 206)  (842 206)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 206)  (845 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 206)  (846 206)  routing T_16_12.lc_trk_g0_6 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 206)  (848 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (37 14)  (853 206)  (853 206)  LC_7 Logic Functioning bit
 (39 14)  (855 206)  (855 206)  LC_7 Logic Functioning bit
 (41 14)  (857 206)  (857 206)  LC_7 Logic Functioning bit
 (45 14)  (861 206)  (861 206)  LC_7 Logic Functioning bit
 (22 15)  (838 207)  (838 207)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (842 207)  (842 207)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 207)  (844 207)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 207)  (845 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 207)  (846 207)  routing T_16_12.lc_trk_g0_6 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 207)  (847 207)  routing T_16_12.lc_trk_g0_2 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 207)  (848 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (850 207)  (850 207)  routing T_16_12.lc_trk_g1_0 <X> T_16_12.input_2_7
 (38 15)  (854 207)  (854 207)  LC_7 Logic Functioning bit
 (40 15)  (856 207)  (856 207)  LC_7 Logic Functioning bit
 (42 15)  (858 207)  (858 207)  LC_7 Logic Functioning bit
 (46 15)  (862 207)  (862 207)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_17_12

 (0 0)  (874 192)  (874 192)  Negative Clock bit

 (0 2)  (874 194)  (874 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (1 2)  (875 194)  (875 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 4)  (896 196)  (896 196)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (898 196)  (898 196)  routing T_17_12.top_op_3 <X> T_17_12.lc_trk_g1_3
 (21 5)  (895 197)  (895 197)  routing T_17_12.top_op_3 <X> T_17_12.lc_trk_g1_3
 (22 10)  (896 202)  (896 202)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (898 202)  (898 202)  routing T_17_12.tnl_op_7 <X> T_17_12.lc_trk_g2_7
 (25 10)  (899 202)  (899 202)  routing T_17_12.wire_logic_cluster/lc_6/out <X> T_17_12.lc_trk_g2_6
 (21 11)  (895 203)  (895 203)  routing T_17_12.tnl_op_7 <X> T_17_12.lc_trk_g2_7
 (22 11)  (896 203)  (896 203)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 12)  (900 204)  (900 204)  routing T_17_12.lc_trk_g2_6 <X> T_17_12.wire_logic_cluster/lc_6/in_0
 (28 12)  (902 204)  (902 204)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 204)  (903 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 204)  (904 204)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 204)  (906 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 204)  (907 204)  routing T_17_12.lc_trk_g3_2 <X> T_17_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 204)  (908 204)  routing T_17_12.lc_trk_g3_2 <X> T_17_12.wire_logic_cluster/lc_6/in_3
 (37 12)  (911 204)  (911 204)  LC_6 Logic Functioning bit
 (38 12)  (912 204)  (912 204)  LC_6 Logic Functioning bit
 (41 12)  (915 204)  (915 204)  LC_6 Logic Functioning bit
 (45 12)  (919 204)  (919 204)  LC_6 Logic Functioning bit
 (22 13)  (896 205)  (896 205)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (898 205)  (898 205)  routing T_17_12.tnr_op_2 <X> T_17_12.lc_trk_g3_2
 (26 13)  (900 205)  (900 205)  routing T_17_12.lc_trk_g2_6 <X> T_17_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 205)  (902 205)  routing T_17_12.lc_trk_g2_6 <X> T_17_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 205)  (903 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 205)  (904 205)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 205)  (905 205)  routing T_17_12.lc_trk_g3_2 <X> T_17_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 205)  (906 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (908 205)  (908 205)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.input_2_6
 (35 13)  (909 205)  (909 205)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.input_2_6
 (36 13)  (910 205)  (910 205)  LC_6 Logic Functioning bit
 (37 13)  (911 205)  (911 205)  LC_6 Logic Functioning bit
 (39 13)  (913 205)  (913 205)  LC_6 Logic Functioning bit
 (40 13)  (914 205)  (914 205)  LC_6 Logic Functioning bit
 (42 13)  (916 205)  (916 205)  LC_6 Logic Functioning bit
 (0 14)  (874 206)  (874 206)  routing T_17_12.glb_netwk_4 <X> T_17_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 206)  (875 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_12

 (17 0)  (945 192)  (945 192)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (946 192)  (946 192)  routing T_18_12.wire_logic_cluster/lc_1/out <X> T_18_12.lc_trk_g0_1
 (26 0)  (954 192)  (954 192)  routing T_18_12.lc_trk_g0_6 <X> T_18_12.wire_logic_cluster/lc_0/in_0
 (28 0)  (956 192)  (956 192)  routing T_18_12.lc_trk_g2_5 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 192)  (957 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 192)  (958 192)  routing T_18_12.lc_trk_g2_5 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 192)  (960 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 192)  (961 192)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 192)  (962 192)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 192)  (963 192)  routing T_18_12.lc_trk_g2_4 <X> T_18_12.input_2_0
 (40 0)  (968 192)  (968 192)  LC_0 Logic Functioning bit
 (26 1)  (954 193)  (954 193)  routing T_18_12.lc_trk_g0_6 <X> T_18_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 193)  (957 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 193)  (959 193)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 193)  (960 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (961 193)  (961 193)  routing T_18_12.lc_trk_g2_4 <X> T_18_12.input_2_0
 (1 2)  (929 194)  (929 194)  routing T_18_12.glb_netwk_5 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (2 2)  (930 194)  (930 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (943 194)  (943 194)  routing T_18_12.top_op_5 <X> T_18_12.lc_trk_g0_5
 (17 2)  (945 194)  (945 194)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (25 2)  (953 194)  (953 194)  routing T_18_12.sp12_h_l_5 <X> T_18_12.lc_trk_g0_6
 (27 2)  (955 194)  (955 194)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 194)  (956 194)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 194)  (957 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 194)  (958 194)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 194)  (959 194)  routing T_18_12.lc_trk_g1_5 <X> T_18_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 194)  (960 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 194)  (962 194)  routing T_18_12.lc_trk_g1_5 <X> T_18_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 194)  (964 194)  LC_1 Logic Functioning bit
 (38 2)  (966 194)  (966 194)  LC_1 Logic Functioning bit
 (41 2)  (969 194)  (969 194)  LC_1 Logic Functioning bit
 (45 2)  (973 194)  (973 194)  LC_1 Logic Functioning bit
 (50 2)  (978 194)  (978 194)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (980 194)  (980 194)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (928 195)  (928 195)  routing T_18_12.glb_netwk_5 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (18 3)  (946 195)  (946 195)  routing T_18_12.top_op_5 <X> T_18_12.lc_trk_g0_5
 (22 3)  (950 195)  (950 195)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (952 195)  (952 195)  routing T_18_12.sp12_h_l_5 <X> T_18_12.lc_trk_g0_6
 (25 3)  (953 195)  (953 195)  routing T_18_12.sp12_h_l_5 <X> T_18_12.lc_trk_g0_6
 (29 3)  (957 195)  (957 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 195)  (958 195)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_1/in_1
 (37 3)  (965 195)  (965 195)  LC_1 Logic Functioning bit
 (39 3)  (967 195)  (967 195)  LC_1 Logic Functioning bit
 (40 3)  (968 195)  (968 195)  LC_1 Logic Functioning bit
 (42 3)  (970 195)  (970 195)  LC_1 Logic Functioning bit
 (43 3)  (971 195)  (971 195)  LC_1 Logic Functioning bit
 (53 3)  (981 195)  (981 195)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (16 6)  (944 198)  (944 198)  routing T_18_12.sp12_h_r_13 <X> T_18_12.lc_trk_g1_5
 (17 6)  (945 198)  (945 198)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (25 8)  (953 200)  (953 200)  routing T_18_12.sp4_h_r_42 <X> T_18_12.lc_trk_g2_2
 (22 9)  (950 201)  (950 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (951 201)  (951 201)  routing T_18_12.sp4_h_r_42 <X> T_18_12.lc_trk_g2_2
 (24 9)  (952 201)  (952 201)  routing T_18_12.sp4_h_r_42 <X> T_18_12.lc_trk_g2_2
 (25 9)  (953 201)  (953 201)  routing T_18_12.sp4_h_r_42 <X> T_18_12.lc_trk_g2_2
 (14 10)  (942 202)  (942 202)  routing T_18_12.sp4_h_r_36 <X> T_18_12.lc_trk_g2_4
 (15 10)  (943 202)  (943 202)  routing T_18_12.sp4_h_r_45 <X> T_18_12.lc_trk_g2_5
 (16 10)  (944 202)  (944 202)  routing T_18_12.sp4_h_r_45 <X> T_18_12.lc_trk_g2_5
 (17 10)  (945 202)  (945 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (946 202)  (946 202)  routing T_18_12.sp4_h_r_45 <X> T_18_12.lc_trk_g2_5
 (21 10)  (949 202)  (949 202)  routing T_18_12.rgt_op_7 <X> T_18_12.lc_trk_g2_7
 (22 10)  (950 202)  (950 202)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (952 202)  (952 202)  routing T_18_12.rgt_op_7 <X> T_18_12.lc_trk_g2_7
 (25 10)  (953 202)  (953 202)  routing T_18_12.sp4_h_r_38 <X> T_18_12.lc_trk_g2_6
 (26 10)  (954 202)  (954 202)  routing T_18_12.lc_trk_g0_5 <X> T_18_12.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 202)  (955 202)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 202)  (956 202)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 202)  (957 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 202)  (960 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 202)  (961 202)  routing T_18_12.lc_trk_g3_1 <X> T_18_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 202)  (962 202)  routing T_18_12.lc_trk_g3_1 <X> T_18_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 202)  (963 202)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.input_2_5
 (40 10)  (968 202)  (968 202)  LC_5 Logic Functioning bit
 (47 10)  (975 202)  (975 202)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (15 11)  (943 203)  (943 203)  routing T_18_12.sp4_h_r_36 <X> T_18_12.lc_trk_g2_4
 (16 11)  (944 203)  (944 203)  routing T_18_12.sp4_h_r_36 <X> T_18_12.lc_trk_g2_4
 (17 11)  (945 203)  (945 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (946 203)  (946 203)  routing T_18_12.sp4_h_r_45 <X> T_18_12.lc_trk_g2_5
 (22 11)  (950 203)  (950 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (951 203)  (951 203)  routing T_18_12.sp4_h_r_38 <X> T_18_12.lc_trk_g2_6
 (24 11)  (952 203)  (952 203)  routing T_18_12.sp4_h_r_38 <X> T_18_12.lc_trk_g2_6
 (29 11)  (957 203)  (957 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 203)  (958 203)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_5/in_1
 (32 11)  (960 203)  (960 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (961 203)  (961 203)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.input_2_5
 (35 11)  (963 203)  (963 203)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.input_2_5
 (15 12)  (943 204)  (943 204)  routing T_18_12.rgt_op_1 <X> T_18_12.lc_trk_g3_1
 (17 12)  (945 204)  (945 204)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (946 204)  (946 204)  routing T_18_12.rgt_op_1 <X> T_18_12.lc_trk_g3_1
 (22 12)  (950 204)  (950 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (949 205)  (949 205)  routing T_18_12.sp4_r_v_b_43 <X> T_18_12.lc_trk_g3_3
 (22 13)  (950 205)  (950 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (21 14)  (949 206)  (949 206)  routing T_18_12.wire_logic_cluster/lc_7/out <X> T_18_12.lc_trk_g3_7
 (22 14)  (950 206)  (950 206)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (953 206)  (953 206)  routing T_18_12.sp4_h_r_46 <X> T_18_12.lc_trk_g3_6
 (26 14)  (954 206)  (954 206)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_7/in_0
 (28 14)  (956 206)  (956 206)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 206)  (957 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 206)  (958 206)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 206)  (960 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 206)  (961 206)  routing T_18_12.lc_trk_g2_2 <X> T_18_12.wire_logic_cluster/lc_7/in_3
 (41 14)  (969 206)  (969 206)  LC_7 Logic Functioning bit
 (42 14)  (970 206)  (970 206)  LC_7 Logic Functioning bit
 (22 15)  (950 207)  (950 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (951 207)  (951 207)  routing T_18_12.sp4_h_r_46 <X> T_18_12.lc_trk_g3_6
 (24 15)  (952 207)  (952 207)  routing T_18_12.sp4_h_r_46 <X> T_18_12.lc_trk_g3_6
 (25 15)  (953 207)  (953 207)  routing T_18_12.sp4_h_r_46 <X> T_18_12.lc_trk_g3_6
 (26 15)  (954 207)  (954 207)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 207)  (955 207)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 207)  (956 207)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 207)  (957 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 207)  (958 207)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 207)  (959 207)  routing T_18_12.lc_trk_g2_2 <X> T_18_12.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 207)  (960 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7


LogicTile_19_12

 (28 0)  (1010 192)  (1010 192)  routing T_19_12.lc_trk_g2_5 <X> T_19_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 192)  (1011 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 192)  (1012 192)  routing T_19_12.lc_trk_g2_5 <X> T_19_12.wire_logic_cluster/lc_0/in_1
 (44 0)  (1026 192)  (1026 192)  LC_0 Logic Functioning bit
 (32 1)  (1014 193)  (1014 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (1015 193)  (1015 193)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.input_2_0
 (34 1)  (1016 193)  (1016 193)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.input_2_0
 (35 1)  (1017 193)  (1017 193)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.input_2_0
 (0 2)  (982 194)  (982 194)  routing T_19_12.glb_netwk_3 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (2 2)  (984 194)  (984 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (1009 194)  (1009 194)  routing T_19_12.lc_trk_g3_1 <X> T_19_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 194)  (1010 194)  routing T_19_12.lc_trk_g3_1 <X> T_19_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 194)  (1011 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 194)  (1014 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 194)  (1018 194)  LC_1 Logic Functioning bit
 (37 2)  (1019 194)  (1019 194)  LC_1 Logic Functioning bit
 (38 2)  (1020 194)  (1020 194)  LC_1 Logic Functioning bit
 (39 2)  (1021 194)  (1021 194)  LC_1 Logic Functioning bit
 (44 2)  (1026 194)  (1026 194)  LC_1 Logic Functioning bit
 (45 2)  (1027 194)  (1027 194)  LC_1 Logic Functioning bit
 (0 3)  (982 195)  (982 195)  routing T_19_12.glb_netwk_3 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (40 3)  (1022 195)  (1022 195)  LC_1 Logic Functioning bit
 (41 3)  (1023 195)  (1023 195)  LC_1 Logic Functioning bit
 (42 3)  (1024 195)  (1024 195)  LC_1 Logic Functioning bit
 (43 3)  (1025 195)  (1025 195)  LC_1 Logic Functioning bit
 (21 4)  (1003 196)  (1003 196)  routing T_19_12.wire_logic_cluster/lc_3/out <X> T_19_12.lc_trk_g1_3
 (22 4)  (1004 196)  (1004 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1007 196)  (1007 196)  routing T_19_12.wire_logic_cluster/lc_2/out <X> T_19_12.lc_trk_g1_2
 (27 4)  (1009 196)  (1009 196)  routing T_19_12.lc_trk_g1_2 <X> T_19_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 196)  (1011 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 196)  (1014 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 196)  (1018 196)  LC_2 Logic Functioning bit
 (37 4)  (1019 196)  (1019 196)  LC_2 Logic Functioning bit
 (38 4)  (1020 196)  (1020 196)  LC_2 Logic Functioning bit
 (39 4)  (1021 196)  (1021 196)  LC_2 Logic Functioning bit
 (44 4)  (1026 196)  (1026 196)  LC_2 Logic Functioning bit
 (45 4)  (1027 196)  (1027 196)  LC_2 Logic Functioning bit
 (22 5)  (1004 197)  (1004 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1012 197)  (1012 197)  routing T_19_12.lc_trk_g1_2 <X> T_19_12.wire_logic_cluster/lc_2/in_1
 (40 5)  (1022 197)  (1022 197)  LC_2 Logic Functioning bit
 (41 5)  (1023 197)  (1023 197)  LC_2 Logic Functioning bit
 (42 5)  (1024 197)  (1024 197)  LC_2 Logic Functioning bit
 (43 5)  (1025 197)  (1025 197)  LC_2 Logic Functioning bit
 (22 6)  (1004 198)  (1004 198)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1006 198)  (1006 198)  routing T_19_12.bot_op_7 <X> T_19_12.lc_trk_g1_7
 (25 6)  (1007 198)  (1007 198)  routing T_19_12.wire_logic_cluster/lc_6/out <X> T_19_12.lc_trk_g1_6
 (27 6)  (1009 198)  (1009 198)  routing T_19_12.lc_trk_g1_3 <X> T_19_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 198)  (1011 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 198)  (1014 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 198)  (1018 198)  LC_3 Logic Functioning bit
 (37 6)  (1019 198)  (1019 198)  LC_3 Logic Functioning bit
 (38 6)  (1020 198)  (1020 198)  LC_3 Logic Functioning bit
 (39 6)  (1021 198)  (1021 198)  LC_3 Logic Functioning bit
 (44 6)  (1026 198)  (1026 198)  LC_3 Logic Functioning bit
 (45 6)  (1027 198)  (1027 198)  LC_3 Logic Functioning bit
 (22 7)  (1004 199)  (1004 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1012 199)  (1012 199)  routing T_19_12.lc_trk_g1_3 <X> T_19_12.wire_logic_cluster/lc_3/in_1
 (40 7)  (1022 199)  (1022 199)  LC_3 Logic Functioning bit
 (41 7)  (1023 199)  (1023 199)  LC_3 Logic Functioning bit
 (42 7)  (1024 199)  (1024 199)  LC_3 Logic Functioning bit
 (43 7)  (1025 199)  (1025 199)  LC_3 Logic Functioning bit
 (28 8)  (1010 200)  (1010 200)  routing T_19_12.lc_trk_g2_7 <X> T_19_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 200)  (1011 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 200)  (1012 200)  routing T_19_12.lc_trk_g2_7 <X> T_19_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 200)  (1014 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 200)  (1018 200)  LC_4 Logic Functioning bit
 (37 8)  (1019 200)  (1019 200)  LC_4 Logic Functioning bit
 (38 8)  (1020 200)  (1020 200)  LC_4 Logic Functioning bit
 (39 8)  (1021 200)  (1021 200)  LC_4 Logic Functioning bit
 (44 8)  (1026 200)  (1026 200)  LC_4 Logic Functioning bit
 (30 9)  (1012 201)  (1012 201)  routing T_19_12.lc_trk_g2_7 <X> T_19_12.wire_logic_cluster/lc_4/in_1
 (40 9)  (1022 201)  (1022 201)  LC_4 Logic Functioning bit
 (41 9)  (1023 201)  (1023 201)  LC_4 Logic Functioning bit
 (42 9)  (1024 201)  (1024 201)  LC_4 Logic Functioning bit
 (43 9)  (1025 201)  (1025 201)  LC_4 Logic Functioning bit
 (15 10)  (997 202)  (997 202)  routing T_19_12.tnl_op_5 <X> T_19_12.lc_trk_g2_5
 (17 10)  (999 202)  (999 202)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (21 10)  (1003 202)  (1003 202)  routing T_19_12.rgt_op_7 <X> T_19_12.lc_trk_g2_7
 (22 10)  (1004 202)  (1004 202)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (1006 202)  (1006 202)  routing T_19_12.rgt_op_7 <X> T_19_12.lc_trk_g2_7
 (27 10)  (1009 202)  (1009 202)  routing T_19_12.lc_trk_g1_7 <X> T_19_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 202)  (1011 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 202)  (1012 202)  routing T_19_12.lc_trk_g1_7 <X> T_19_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 202)  (1014 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 202)  (1018 202)  LC_5 Logic Functioning bit
 (37 10)  (1019 202)  (1019 202)  LC_5 Logic Functioning bit
 (38 10)  (1020 202)  (1020 202)  LC_5 Logic Functioning bit
 (39 10)  (1021 202)  (1021 202)  LC_5 Logic Functioning bit
 (44 10)  (1026 202)  (1026 202)  LC_5 Logic Functioning bit
 (18 11)  (1000 203)  (1000 203)  routing T_19_12.tnl_op_5 <X> T_19_12.lc_trk_g2_5
 (30 11)  (1012 203)  (1012 203)  routing T_19_12.lc_trk_g1_7 <X> T_19_12.wire_logic_cluster/lc_5/in_1
 (40 11)  (1022 203)  (1022 203)  LC_5 Logic Functioning bit
 (41 11)  (1023 203)  (1023 203)  LC_5 Logic Functioning bit
 (42 11)  (1024 203)  (1024 203)  LC_5 Logic Functioning bit
 (43 11)  (1025 203)  (1025 203)  LC_5 Logic Functioning bit
 (17 12)  (999 204)  (999 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 204)  (1000 204)  routing T_19_12.wire_logic_cluster/lc_1/out <X> T_19_12.lc_trk_g3_1
 (21 12)  (1003 204)  (1003 204)  routing T_19_12.rgt_op_3 <X> T_19_12.lc_trk_g3_3
 (22 12)  (1004 204)  (1004 204)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (1006 204)  (1006 204)  routing T_19_12.rgt_op_3 <X> T_19_12.lc_trk_g3_3
 (27 12)  (1009 204)  (1009 204)  routing T_19_12.lc_trk_g1_6 <X> T_19_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 204)  (1011 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 204)  (1012 204)  routing T_19_12.lc_trk_g1_6 <X> T_19_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 204)  (1014 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 204)  (1018 204)  LC_6 Logic Functioning bit
 (37 12)  (1019 204)  (1019 204)  LC_6 Logic Functioning bit
 (38 12)  (1020 204)  (1020 204)  LC_6 Logic Functioning bit
 (39 12)  (1021 204)  (1021 204)  LC_6 Logic Functioning bit
 (44 12)  (1026 204)  (1026 204)  LC_6 Logic Functioning bit
 (45 12)  (1027 204)  (1027 204)  LC_6 Logic Functioning bit
 (30 13)  (1012 205)  (1012 205)  routing T_19_12.lc_trk_g1_6 <X> T_19_12.wire_logic_cluster/lc_6/in_1
 (40 13)  (1022 205)  (1022 205)  LC_6 Logic Functioning bit
 (41 13)  (1023 205)  (1023 205)  LC_6 Logic Functioning bit
 (42 13)  (1024 205)  (1024 205)  LC_6 Logic Functioning bit
 (43 13)  (1025 205)  (1025 205)  LC_6 Logic Functioning bit
 (21 14)  (1003 206)  (1003 206)  routing T_19_12.wire_logic_cluster/lc_7/out <X> T_19_12.lc_trk_g3_7
 (22 14)  (1004 206)  (1004 206)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1009 206)  (1009 206)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 206)  (1010 206)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 206)  (1011 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 206)  (1012 206)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 206)  (1014 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 206)  (1018 206)  LC_7 Logic Functioning bit
 (37 14)  (1019 206)  (1019 206)  LC_7 Logic Functioning bit
 (38 14)  (1020 206)  (1020 206)  LC_7 Logic Functioning bit
 (39 14)  (1021 206)  (1021 206)  LC_7 Logic Functioning bit
 (44 14)  (1026 206)  (1026 206)  LC_7 Logic Functioning bit
 (45 14)  (1027 206)  (1027 206)  LC_7 Logic Functioning bit
 (30 15)  (1012 207)  (1012 207)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_7/in_1
 (40 15)  (1022 207)  (1022 207)  LC_7 Logic Functioning bit
 (41 15)  (1023 207)  (1023 207)  LC_7 Logic Functioning bit
 (42 15)  (1024 207)  (1024 207)  LC_7 Logic Functioning bit
 (43 15)  (1025 207)  (1025 207)  LC_7 Logic Functioning bit


LogicTile_20_12

 (17 0)  (1053 192)  (1053 192)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1054 192)  (1054 192)  routing T_20_12.wire_logic_cluster/lc_1/out <X> T_20_12.lc_trk_g0_1
 (21 0)  (1057 192)  (1057 192)  routing T_20_12.wire_logic_cluster/lc_3/out <X> T_20_12.lc_trk_g0_3
 (22 0)  (1058 192)  (1058 192)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (1062 192)  (1062 192)  routing T_20_12.lc_trk_g1_7 <X> T_20_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 192)  (1063 192)  routing T_20_12.lc_trk_g1_2 <X> T_20_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 192)  (1065 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 192)  (1068 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (26 1)  (1062 193)  (1062 193)  routing T_20_12.lc_trk_g1_7 <X> T_20_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 193)  (1063 193)  routing T_20_12.lc_trk_g1_7 <X> T_20_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 193)  (1065 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 193)  (1066 193)  routing T_20_12.lc_trk_g1_2 <X> T_20_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (1067 193)  (1067 193)  routing T_20_12.lc_trk_g0_3 <X> T_20_12.wire_logic_cluster/lc_0/in_3
 (40 1)  (1076 193)  (1076 193)  LC_0 Logic Functioning bit
 (42 1)  (1078 193)  (1078 193)  LC_0 Logic Functioning bit
 (0 2)  (1036 194)  (1036 194)  routing T_20_12.glb_netwk_3 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 194)  (1038 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (1050 194)  (1050 194)  routing T_20_12.lft_op_4 <X> T_20_12.lc_trk_g0_4
 (15 2)  (1051 194)  (1051 194)  routing T_20_12.top_op_5 <X> T_20_12.lc_trk_g0_5
 (17 2)  (1053 194)  (1053 194)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (1062 194)  (1062 194)  routing T_20_12.lc_trk_g1_6 <X> T_20_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (1063 194)  (1063 194)  routing T_20_12.lc_trk_g3_3 <X> T_20_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 194)  (1064 194)  routing T_20_12.lc_trk_g3_3 <X> T_20_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 194)  (1065 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 194)  (1068 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 194)  (1069 194)  routing T_20_12.lc_trk_g3_1 <X> T_20_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 194)  (1070 194)  routing T_20_12.lc_trk_g3_1 <X> T_20_12.wire_logic_cluster/lc_1/in_3
 (50 2)  (1086 194)  (1086 194)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (1036 195)  (1036 195)  routing T_20_12.glb_netwk_3 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (15 3)  (1051 195)  (1051 195)  routing T_20_12.lft_op_4 <X> T_20_12.lc_trk_g0_4
 (17 3)  (1053 195)  (1053 195)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (18 3)  (1054 195)  (1054 195)  routing T_20_12.top_op_5 <X> T_20_12.lc_trk_g0_5
 (26 3)  (1062 195)  (1062 195)  routing T_20_12.lc_trk_g1_6 <X> T_20_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 195)  (1063 195)  routing T_20_12.lc_trk_g1_6 <X> T_20_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 195)  (1065 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 195)  (1066 195)  routing T_20_12.lc_trk_g3_3 <X> T_20_12.wire_logic_cluster/lc_1/in_1
 (42 3)  (1078 195)  (1078 195)  LC_1 Logic Functioning bit
 (48 3)  (1084 195)  (1084 195)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (17 4)  (1053 196)  (1053 196)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (1054 196)  (1054 196)  routing T_20_12.wire_logic_cluster/lc_1/out <X> T_20_12.lc_trk_g1_1
 (25 4)  (1061 196)  (1061 196)  routing T_20_12.lft_op_2 <X> T_20_12.lc_trk_g1_2
 (26 4)  (1062 196)  (1062 196)  routing T_20_12.lc_trk_g1_5 <X> T_20_12.wire_logic_cluster/lc_2/in_0
 (29 4)  (1065 196)  (1065 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 196)  (1066 196)  routing T_20_12.lc_trk_g0_5 <X> T_20_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 196)  (1068 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 196)  (1069 196)  routing T_20_12.lc_trk_g3_0 <X> T_20_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 196)  (1070 196)  routing T_20_12.lc_trk_g3_0 <X> T_20_12.wire_logic_cluster/lc_2/in_3
 (37 4)  (1073 196)  (1073 196)  LC_2 Logic Functioning bit
 (38 4)  (1074 196)  (1074 196)  LC_2 Logic Functioning bit
 (39 4)  (1075 196)  (1075 196)  LC_2 Logic Functioning bit
 (45 4)  (1081 196)  (1081 196)  LC_2 Logic Functioning bit
 (50 4)  (1086 196)  (1086 196)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (1058 197)  (1058 197)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1060 197)  (1060 197)  routing T_20_12.lft_op_2 <X> T_20_12.lc_trk_g1_2
 (27 5)  (1063 197)  (1063 197)  routing T_20_12.lc_trk_g1_5 <X> T_20_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 197)  (1065 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (1072 197)  (1072 197)  LC_2 Logic Functioning bit
 (37 5)  (1073 197)  (1073 197)  LC_2 Logic Functioning bit
 (38 5)  (1074 197)  (1074 197)  LC_2 Logic Functioning bit
 (39 5)  (1075 197)  (1075 197)  LC_2 Logic Functioning bit
 (14 6)  (1050 198)  (1050 198)  routing T_20_12.wire_logic_cluster/lc_4/out <X> T_20_12.lc_trk_g1_4
 (17 6)  (1053 198)  (1053 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1054 198)  (1054 198)  routing T_20_12.wire_logic_cluster/lc_5/out <X> T_20_12.lc_trk_g1_5
 (21 6)  (1057 198)  (1057 198)  routing T_20_12.wire_logic_cluster/lc_7/out <X> T_20_12.lc_trk_g1_7
 (22 6)  (1058 198)  (1058 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (1061 198)  (1061 198)  routing T_20_12.sp12_h_l_5 <X> T_20_12.lc_trk_g1_6
 (26 6)  (1062 198)  (1062 198)  routing T_20_12.lc_trk_g0_5 <X> T_20_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 198)  (1063 198)  routing T_20_12.lc_trk_g1_5 <X> T_20_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 198)  (1065 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 198)  (1066 198)  routing T_20_12.lc_trk_g1_5 <X> T_20_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 198)  (1068 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 198)  (1070 198)  routing T_20_12.lc_trk_g1_1 <X> T_20_12.wire_logic_cluster/lc_3/in_3
 (39 6)  (1075 198)  (1075 198)  LC_3 Logic Functioning bit
 (40 6)  (1076 198)  (1076 198)  LC_3 Logic Functioning bit
 (41 6)  (1077 198)  (1077 198)  LC_3 Logic Functioning bit
 (45 6)  (1081 198)  (1081 198)  LC_3 Logic Functioning bit
 (17 7)  (1053 199)  (1053 199)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (1058 199)  (1058 199)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (1060 199)  (1060 199)  routing T_20_12.sp12_h_l_5 <X> T_20_12.lc_trk_g1_6
 (25 7)  (1061 199)  (1061 199)  routing T_20_12.sp12_h_l_5 <X> T_20_12.lc_trk_g1_6
 (29 7)  (1065 199)  (1065 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (1068 199)  (1068 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1071 199)  (1071 199)  routing T_20_12.lc_trk_g0_3 <X> T_20_12.input_2_3
 (38 7)  (1074 199)  (1074 199)  LC_3 Logic Functioning bit
 (39 7)  (1075 199)  (1075 199)  LC_3 Logic Functioning bit
 (40 7)  (1076 199)  (1076 199)  LC_3 Logic Functioning bit
 (41 7)  (1077 199)  (1077 199)  LC_3 Logic Functioning bit
 (48 7)  (1084 199)  (1084 199)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (25 8)  (1061 200)  (1061 200)  routing T_20_12.wire_logic_cluster/lc_2/out <X> T_20_12.lc_trk_g2_2
 (29 8)  (1065 200)  (1065 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 200)  (1066 200)  routing T_20_12.lc_trk_g0_5 <X> T_20_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 200)  (1068 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 200)  (1069 200)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 200)  (1070 200)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 200)  (1071 200)  routing T_20_12.lc_trk_g1_5 <X> T_20_12.input_2_4
 (37 8)  (1073 200)  (1073 200)  LC_4 Logic Functioning bit
 (38 8)  (1074 200)  (1074 200)  LC_4 Logic Functioning bit
 (39 8)  (1075 200)  (1075 200)  LC_4 Logic Functioning bit
 (45 8)  (1081 200)  (1081 200)  LC_4 Logic Functioning bit
 (22 9)  (1058 201)  (1058 201)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (1063 201)  (1063 201)  routing T_20_12.lc_trk_g1_1 <X> T_20_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 201)  (1065 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 201)  (1067 201)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (1068 201)  (1068 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (1070 201)  (1070 201)  routing T_20_12.lc_trk_g1_5 <X> T_20_12.input_2_4
 (36 9)  (1072 201)  (1072 201)  LC_4 Logic Functioning bit
 (37 9)  (1073 201)  (1073 201)  LC_4 Logic Functioning bit
 (38 9)  (1074 201)  (1074 201)  LC_4 Logic Functioning bit
 (39 9)  (1075 201)  (1075 201)  LC_4 Logic Functioning bit
 (15 10)  (1051 202)  (1051 202)  routing T_20_12.tnl_op_5 <X> T_20_12.lc_trk_g2_5
 (17 10)  (1053 202)  (1053 202)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (21 10)  (1057 202)  (1057 202)  routing T_20_12.bnl_op_7 <X> T_20_12.lc_trk_g2_7
 (22 10)  (1058 202)  (1058 202)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (1062 202)  (1062 202)  routing T_20_12.lc_trk_g1_4 <X> T_20_12.wire_logic_cluster/lc_5/in_0
 (28 10)  (1064 202)  (1064 202)  routing T_20_12.lc_trk_g2_2 <X> T_20_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 202)  (1065 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 202)  (1067 202)  routing T_20_12.lc_trk_g2_6 <X> T_20_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 202)  (1068 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 202)  (1069 202)  routing T_20_12.lc_trk_g2_6 <X> T_20_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 202)  (1071 202)  routing T_20_12.lc_trk_g2_7 <X> T_20_12.input_2_5
 (36 10)  (1072 202)  (1072 202)  LC_5 Logic Functioning bit
 (18 11)  (1054 203)  (1054 203)  routing T_20_12.tnl_op_5 <X> T_20_12.lc_trk_g2_5
 (21 11)  (1057 203)  (1057 203)  routing T_20_12.bnl_op_7 <X> T_20_12.lc_trk_g2_7
 (22 11)  (1058 203)  (1058 203)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (1060 203)  (1060 203)  routing T_20_12.tnr_op_6 <X> T_20_12.lc_trk_g2_6
 (27 11)  (1063 203)  (1063 203)  routing T_20_12.lc_trk_g1_4 <X> T_20_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 203)  (1065 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 203)  (1066 203)  routing T_20_12.lc_trk_g2_2 <X> T_20_12.wire_logic_cluster/lc_5/in_1
 (31 11)  (1067 203)  (1067 203)  routing T_20_12.lc_trk_g2_6 <X> T_20_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (1068 203)  (1068 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (1069 203)  (1069 203)  routing T_20_12.lc_trk_g2_7 <X> T_20_12.input_2_5
 (35 11)  (1071 203)  (1071 203)  routing T_20_12.lc_trk_g2_7 <X> T_20_12.input_2_5
 (15 12)  (1051 204)  (1051 204)  routing T_20_12.tnl_op_1 <X> T_20_12.lc_trk_g3_1
 (17 12)  (1053 204)  (1053 204)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (1058 204)  (1058 204)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (1060 204)  (1060 204)  routing T_20_12.tnl_op_3 <X> T_20_12.lc_trk_g3_3
 (29 12)  (1065 204)  (1065 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 204)  (1066 204)  routing T_20_12.lc_trk_g0_5 <X> T_20_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 204)  (1067 204)  routing T_20_12.lc_trk_g2_5 <X> T_20_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 204)  (1068 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 204)  (1069 204)  routing T_20_12.lc_trk_g2_5 <X> T_20_12.wire_logic_cluster/lc_6/in_3
 (37 12)  (1073 204)  (1073 204)  LC_6 Logic Functioning bit
 (38 12)  (1074 204)  (1074 204)  LC_6 Logic Functioning bit
 (39 12)  (1075 204)  (1075 204)  LC_6 Logic Functioning bit
 (45 12)  (1081 204)  (1081 204)  LC_6 Logic Functioning bit
 (50 12)  (1086 204)  (1086 204)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (1050 205)  (1050 205)  routing T_20_12.tnl_op_0 <X> T_20_12.lc_trk_g3_0
 (15 13)  (1051 205)  (1051 205)  routing T_20_12.tnl_op_0 <X> T_20_12.lc_trk_g3_0
 (17 13)  (1053 205)  (1053 205)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (1054 205)  (1054 205)  routing T_20_12.tnl_op_1 <X> T_20_12.lc_trk_g3_1
 (21 13)  (1057 205)  (1057 205)  routing T_20_12.tnl_op_3 <X> T_20_12.lc_trk_g3_3
 (22 13)  (1058 205)  (1058 205)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (1060 205)  (1060 205)  routing T_20_12.tnl_op_2 <X> T_20_12.lc_trk_g3_2
 (25 13)  (1061 205)  (1061 205)  routing T_20_12.tnl_op_2 <X> T_20_12.lc_trk_g3_2
 (27 13)  (1063 205)  (1063 205)  routing T_20_12.lc_trk_g1_1 <X> T_20_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 205)  (1065 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (36 13)  (1072 205)  (1072 205)  LC_6 Logic Functioning bit
 (37 13)  (1073 205)  (1073 205)  LC_6 Logic Functioning bit
 (38 13)  (1074 205)  (1074 205)  LC_6 Logic Functioning bit
 (39 13)  (1075 205)  (1075 205)  LC_6 Logic Functioning bit
 (26 14)  (1062 206)  (1062 206)  routing T_20_12.lc_trk_g0_5 <X> T_20_12.wire_logic_cluster/lc_7/in_0
 (29 14)  (1065 206)  (1065 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 206)  (1066 206)  routing T_20_12.lc_trk_g0_4 <X> T_20_12.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 206)  (1067 206)  routing T_20_12.lc_trk_g1_5 <X> T_20_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 206)  (1068 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 206)  (1070 206)  routing T_20_12.lc_trk_g1_5 <X> T_20_12.wire_logic_cluster/lc_7/in_3
 (38 14)  (1074 206)  (1074 206)  LC_7 Logic Functioning bit
 (41 14)  (1077 206)  (1077 206)  LC_7 Logic Functioning bit
 (43 14)  (1079 206)  (1079 206)  LC_7 Logic Functioning bit
 (45 14)  (1081 206)  (1081 206)  LC_7 Logic Functioning bit
 (29 15)  (1065 207)  (1065 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (1068 207)  (1068 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (1072 207)  (1072 207)  LC_7 Logic Functioning bit
 (38 15)  (1074 207)  (1074 207)  LC_7 Logic Functioning bit
 (41 15)  (1077 207)  (1077 207)  LC_7 Logic Functioning bit
 (43 15)  (1079 207)  (1079 207)  LC_7 Logic Functioning bit


LogicTile_21_12

 (27 0)  (1117 192)  (1117 192)  routing T_21_12.lc_trk_g3_4 <X> T_21_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 192)  (1118 192)  routing T_21_12.lc_trk_g3_4 <X> T_21_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 192)  (1119 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 192)  (1120 192)  routing T_21_12.lc_trk_g3_4 <X> T_21_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 192)  (1122 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 192)  (1126 192)  LC_0 Logic Functioning bit
 (37 0)  (1127 192)  (1127 192)  LC_0 Logic Functioning bit
 (38 0)  (1128 192)  (1128 192)  LC_0 Logic Functioning bit
 (39 0)  (1129 192)  (1129 192)  LC_0 Logic Functioning bit
 (44 0)  (1134 192)  (1134 192)  LC_0 Logic Functioning bit
 (40 1)  (1130 193)  (1130 193)  LC_0 Logic Functioning bit
 (41 1)  (1131 193)  (1131 193)  LC_0 Logic Functioning bit
 (42 1)  (1132 193)  (1132 193)  LC_0 Logic Functioning bit
 (43 1)  (1133 193)  (1133 193)  LC_0 Logic Functioning bit
 (49 1)  (1139 193)  (1139 193)  Carry_In_Mux bit 

 (0 2)  (1090 194)  (1090 194)  routing T_21_12.glb_netwk_3 <X> T_21_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 194)  (1092 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (1117 194)  (1117 194)  routing T_21_12.lc_trk_g3_1 <X> T_21_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 194)  (1118 194)  routing T_21_12.lc_trk_g3_1 <X> T_21_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 194)  (1119 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 194)  (1122 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 194)  (1126 194)  LC_1 Logic Functioning bit
 (37 2)  (1127 194)  (1127 194)  LC_1 Logic Functioning bit
 (38 2)  (1128 194)  (1128 194)  LC_1 Logic Functioning bit
 (39 2)  (1129 194)  (1129 194)  LC_1 Logic Functioning bit
 (44 2)  (1134 194)  (1134 194)  LC_1 Logic Functioning bit
 (45 2)  (1135 194)  (1135 194)  LC_1 Logic Functioning bit
 (0 3)  (1090 195)  (1090 195)  routing T_21_12.glb_netwk_3 <X> T_21_12.wire_logic_cluster/lc_7/clk
 (40 3)  (1130 195)  (1130 195)  LC_1 Logic Functioning bit
 (41 3)  (1131 195)  (1131 195)  LC_1 Logic Functioning bit
 (42 3)  (1132 195)  (1132 195)  LC_1 Logic Functioning bit
 (43 3)  (1133 195)  (1133 195)  LC_1 Logic Functioning bit
 (21 4)  (1111 196)  (1111 196)  routing T_21_12.wire_logic_cluster/lc_3/out <X> T_21_12.lc_trk_g1_3
 (22 4)  (1112 196)  (1112 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1115 196)  (1115 196)  routing T_21_12.wire_logic_cluster/lc_2/out <X> T_21_12.lc_trk_g1_2
 (27 4)  (1117 196)  (1117 196)  routing T_21_12.lc_trk_g1_2 <X> T_21_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 196)  (1119 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 196)  (1122 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 196)  (1126 196)  LC_2 Logic Functioning bit
 (37 4)  (1127 196)  (1127 196)  LC_2 Logic Functioning bit
 (38 4)  (1128 196)  (1128 196)  LC_2 Logic Functioning bit
 (39 4)  (1129 196)  (1129 196)  LC_2 Logic Functioning bit
 (44 4)  (1134 196)  (1134 196)  LC_2 Logic Functioning bit
 (45 4)  (1135 196)  (1135 196)  LC_2 Logic Functioning bit
 (22 5)  (1112 197)  (1112 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1120 197)  (1120 197)  routing T_21_12.lc_trk_g1_2 <X> T_21_12.wire_logic_cluster/lc_2/in_1
 (40 5)  (1130 197)  (1130 197)  LC_2 Logic Functioning bit
 (41 5)  (1131 197)  (1131 197)  LC_2 Logic Functioning bit
 (42 5)  (1132 197)  (1132 197)  LC_2 Logic Functioning bit
 (43 5)  (1133 197)  (1133 197)  LC_2 Logic Functioning bit
 (51 5)  (1141 197)  (1141 197)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (1104 198)  (1104 198)  routing T_21_12.wire_logic_cluster/lc_4/out <X> T_21_12.lc_trk_g1_4
 (21 6)  (1111 198)  (1111 198)  routing T_21_12.wire_logic_cluster/lc_7/out <X> T_21_12.lc_trk_g1_7
 (22 6)  (1112 198)  (1112 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (1117 198)  (1117 198)  routing T_21_12.lc_trk_g1_3 <X> T_21_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 198)  (1119 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 198)  (1122 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 198)  (1126 198)  LC_3 Logic Functioning bit
 (37 6)  (1127 198)  (1127 198)  LC_3 Logic Functioning bit
 (38 6)  (1128 198)  (1128 198)  LC_3 Logic Functioning bit
 (39 6)  (1129 198)  (1129 198)  LC_3 Logic Functioning bit
 (44 6)  (1134 198)  (1134 198)  LC_3 Logic Functioning bit
 (45 6)  (1135 198)  (1135 198)  LC_3 Logic Functioning bit
 (17 7)  (1107 199)  (1107 199)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (30 7)  (1120 199)  (1120 199)  routing T_21_12.lc_trk_g1_3 <X> T_21_12.wire_logic_cluster/lc_3/in_1
 (40 7)  (1130 199)  (1130 199)  LC_3 Logic Functioning bit
 (41 7)  (1131 199)  (1131 199)  LC_3 Logic Functioning bit
 (42 7)  (1132 199)  (1132 199)  LC_3 Logic Functioning bit
 (43 7)  (1133 199)  (1133 199)  LC_3 Logic Functioning bit
 (17 8)  (1107 200)  (1107 200)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (1108 200)  (1108 200)  routing T_21_12.bnl_op_1 <X> T_21_12.lc_trk_g2_1
 (27 8)  (1117 200)  (1117 200)  routing T_21_12.lc_trk_g1_4 <X> T_21_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 200)  (1119 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 200)  (1120 200)  routing T_21_12.lc_trk_g1_4 <X> T_21_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 200)  (1122 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 200)  (1126 200)  LC_4 Logic Functioning bit
 (37 8)  (1127 200)  (1127 200)  LC_4 Logic Functioning bit
 (38 8)  (1128 200)  (1128 200)  LC_4 Logic Functioning bit
 (39 8)  (1129 200)  (1129 200)  LC_4 Logic Functioning bit
 (44 8)  (1134 200)  (1134 200)  LC_4 Logic Functioning bit
 (45 8)  (1135 200)  (1135 200)  LC_4 Logic Functioning bit
 (18 9)  (1108 201)  (1108 201)  routing T_21_12.bnl_op_1 <X> T_21_12.lc_trk_g2_1
 (40 9)  (1130 201)  (1130 201)  LC_4 Logic Functioning bit
 (41 9)  (1131 201)  (1131 201)  LC_4 Logic Functioning bit
 (42 9)  (1132 201)  (1132 201)  LC_4 Logic Functioning bit
 (43 9)  (1133 201)  (1133 201)  LC_4 Logic Functioning bit
 (27 10)  (1117 202)  (1117 202)  routing T_21_12.lc_trk_g3_7 <X> T_21_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 202)  (1118 202)  routing T_21_12.lc_trk_g3_7 <X> T_21_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 202)  (1119 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 202)  (1120 202)  routing T_21_12.lc_trk_g3_7 <X> T_21_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 202)  (1122 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 202)  (1126 202)  LC_5 Logic Functioning bit
 (37 10)  (1127 202)  (1127 202)  LC_5 Logic Functioning bit
 (38 10)  (1128 202)  (1128 202)  LC_5 Logic Functioning bit
 (39 10)  (1129 202)  (1129 202)  LC_5 Logic Functioning bit
 (44 10)  (1134 202)  (1134 202)  LC_5 Logic Functioning bit
 (30 11)  (1120 203)  (1120 203)  routing T_21_12.lc_trk_g3_7 <X> T_21_12.wire_logic_cluster/lc_5/in_1
 (40 11)  (1130 203)  (1130 203)  LC_5 Logic Functioning bit
 (41 11)  (1131 203)  (1131 203)  LC_5 Logic Functioning bit
 (42 11)  (1132 203)  (1132 203)  LC_5 Logic Functioning bit
 (43 11)  (1133 203)  (1133 203)  LC_5 Logic Functioning bit
 (17 12)  (1107 204)  (1107 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 204)  (1108 204)  routing T_21_12.wire_logic_cluster/lc_1/out <X> T_21_12.lc_trk_g3_1
 (28 12)  (1118 204)  (1118 204)  routing T_21_12.lc_trk_g2_1 <X> T_21_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 204)  (1119 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 204)  (1122 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 204)  (1126 204)  LC_6 Logic Functioning bit
 (37 12)  (1127 204)  (1127 204)  LC_6 Logic Functioning bit
 (38 12)  (1128 204)  (1128 204)  LC_6 Logic Functioning bit
 (39 12)  (1129 204)  (1129 204)  LC_6 Logic Functioning bit
 (44 12)  (1134 204)  (1134 204)  LC_6 Logic Functioning bit
 (40 13)  (1130 205)  (1130 205)  LC_6 Logic Functioning bit
 (41 13)  (1131 205)  (1131 205)  LC_6 Logic Functioning bit
 (42 13)  (1132 205)  (1132 205)  LC_6 Logic Functioning bit
 (43 13)  (1133 205)  (1133 205)  LC_6 Logic Functioning bit
 (14 14)  (1104 206)  (1104 206)  routing T_21_12.bnl_op_4 <X> T_21_12.lc_trk_g3_4
 (21 14)  (1111 206)  (1111 206)  routing T_21_12.bnl_op_7 <X> T_21_12.lc_trk_g3_7
 (22 14)  (1112 206)  (1112 206)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (27 14)  (1117 206)  (1117 206)  routing T_21_12.lc_trk_g1_7 <X> T_21_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 206)  (1119 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 206)  (1120 206)  routing T_21_12.lc_trk_g1_7 <X> T_21_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 206)  (1122 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (1127 206)  (1127 206)  LC_7 Logic Functioning bit
 (39 14)  (1129 206)  (1129 206)  LC_7 Logic Functioning bit
 (41 14)  (1131 206)  (1131 206)  LC_7 Logic Functioning bit
 (43 14)  (1133 206)  (1133 206)  LC_7 Logic Functioning bit
 (45 14)  (1135 206)  (1135 206)  LC_7 Logic Functioning bit
 (14 15)  (1104 207)  (1104 207)  routing T_21_12.bnl_op_4 <X> T_21_12.lc_trk_g3_4
 (17 15)  (1107 207)  (1107 207)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (21 15)  (1111 207)  (1111 207)  routing T_21_12.bnl_op_7 <X> T_21_12.lc_trk_g3_7
 (30 15)  (1120 207)  (1120 207)  routing T_21_12.lc_trk_g1_7 <X> T_21_12.wire_logic_cluster/lc_7/in_1
 (37 15)  (1127 207)  (1127 207)  LC_7 Logic Functioning bit
 (39 15)  (1129 207)  (1129 207)  LC_7 Logic Functioning bit
 (41 15)  (1131 207)  (1131 207)  LC_7 Logic Functioning bit
 (43 15)  (1133 207)  (1133 207)  LC_7 Logic Functioning bit


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0



IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 177)  (0 177)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0



LogicTile_4_11

 (3 4)  (183 180)  (183 180)  routing T_4_11.sp12_v_t_23 <X> T_4_11.sp12_h_r_0


RAM_Tile_8_11

 (2 8)  (398 184)  (398 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9


LogicTile_10_11

 (2 12)  (494 188)  (494 188)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_11

 (4 12)  (550 188)  (550 188)  routing T_11_11.sp4_h_l_44 <X> T_11_11.sp4_v_b_9
 (5 13)  (551 189)  (551 189)  routing T_11_11.sp4_h_l_44 <X> T_11_11.sp4_v_b_9
 (4 14)  (550 190)  (550 190)  routing T_11_11.sp4_h_r_9 <X> T_11_11.sp4_v_t_44
 (5 15)  (551 191)  (551 191)  routing T_11_11.sp4_h_r_9 <X> T_11_11.sp4_v_t_44


LogicTile_12_11

 (2 8)  (602 184)  (602 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_13_11

 (8 8)  (662 184)  (662 184)  routing T_13_11.sp4_h_l_46 <X> T_13_11.sp4_h_r_7
 (10 8)  (664 184)  (664 184)  routing T_13_11.sp4_h_l_46 <X> T_13_11.sp4_h_r_7


LogicTile_17_11

 (27 2)  (901 178)  (901 178)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 178)  (903 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 178)  (904 178)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 178)  (906 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 178)  (907 178)  routing T_17_11.lc_trk_g3_3 <X> T_17_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 178)  (908 178)  routing T_17_11.lc_trk_g3_3 <X> T_17_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 178)  (910 178)  LC_1 Logic Functioning bit
 (37 2)  (911 178)  (911 178)  LC_1 Logic Functioning bit
 (38 2)  (912 178)  (912 178)  LC_1 Logic Functioning bit
 (39 2)  (913 178)  (913 178)  LC_1 Logic Functioning bit
 (40 2)  (914 178)  (914 178)  LC_1 Logic Functioning bit
 (42 2)  (916 178)  (916 178)  LC_1 Logic Functioning bit
 (52 2)  (926 178)  (926 178)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (30 3)  (904 179)  (904 179)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 179)  (905 179)  routing T_17_11.lc_trk_g3_3 <X> T_17_11.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 179)  (910 179)  LC_1 Logic Functioning bit
 (37 3)  (911 179)  (911 179)  LC_1 Logic Functioning bit
 (38 3)  (912 179)  (912 179)  LC_1 Logic Functioning bit
 (39 3)  (913 179)  (913 179)  LC_1 Logic Functioning bit
 (40 3)  (914 179)  (914 179)  LC_1 Logic Functioning bit
 (42 3)  (916 179)  (916 179)  LC_1 Logic Functioning bit
 (22 6)  (896 182)  (896 182)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (898 182)  (898 182)  routing T_17_11.bot_op_7 <X> T_17_11.lc_trk_g1_7
 (8 9)  (882 185)  (882 185)  routing T_17_11.sp4_h_l_42 <X> T_17_11.sp4_v_b_7
 (9 9)  (883 185)  (883 185)  routing T_17_11.sp4_h_l_42 <X> T_17_11.sp4_v_b_7
 (22 12)  (896 188)  (896 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3


LogicTile_18_11

 (19 6)  (947 182)  (947 182)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_19_11

 (17 0)  (999 176)  (999 176)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1000 176)  (1000 176)  routing T_19_11.wire_logic_cluster/lc_1/out <X> T_19_11.lc_trk_g0_1
 (26 0)  (1008 176)  (1008 176)  routing T_19_11.lc_trk_g2_6 <X> T_19_11.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 176)  (1009 176)  routing T_19_11.lc_trk_g1_0 <X> T_19_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 176)  (1011 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 176)  (1013 176)  routing T_19_11.lc_trk_g2_5 <X> T_19_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 176)  (1014 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 176)  (1015 176)  routing T_19_11.lc_trk_g2_5 <X> T_19_11.wire_logic_cluster/lc_0/in_3
 (38 0)  (1020 176)  (1020 176)  LC_0 Logic Functioning bit
 (41 0)  (1023 176)  (1023 176)  LC_0 Logic Functioning bit
 (43 0)  (1025 176)  (1025 176)  LC_0 Logic Functioning bit
 (45 0)  (1027 176)  (1027 176)  LC_0 Logic Functioning bit
 (47 0)  (1029 176)  (1029 176)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (996 177)  (996 177)  routing T_19_11.sp4_h_r_0 <X> T_19_11.lc_trk_g0_0
 (15 1)  (997 177)  (997 177)  routing T_19_11.sp4_h_r_0 <X> T_19_11.lc_trk_g0_0
 (16 1)  (998 177)  (998 177)  routing T_19_11.sp4_h_r_0 <X> T_19_11.lc_trk_g0_0
 (17 1)  (999 177)  (999 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (26 1)  (1008 177)  (1008 177)  routing T_19_11.lc_trk_g2_6 <X> T_19_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 177)  (1010 177)  routing T_19_11.lc_trk_g2_6 <X> T_19_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 177)  (1011 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (1014 177)  (1014 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1016 177)  (1016 177)  routing T_19_11.lc_trk_g1_1 <X> T_19_11.input_2_0
 (36 1)  (1018 177)  (1018 177)  LC_0 Logic Functioning bit
 (37 1)  (1019 177)  (1019 177)  LC_0 Logic Functioning bit
 (38 1)  (1020 177)  (1020 177)  LC_0 Logic Functioning bit
 (41 1)  (1023 177)  (1023 177)  LC_0 Logic Functioning bit
 (43 1)  (1025 177)  (1025 177)  LC_0 Logic Functioning bit
 (0 2)  (982 178)  (982 178)  routing T_19_11.glb_netwk_3 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (2 2)  (984 178)  (984 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (996 178)  (996 178)  routing T_19_11.sp4_h_l_1 <X> T_19_11.lc_trk_g0_4
 (15 2)  (997 178)  (997 178)  routing T_19_11.top_op_5 <X> T_19_11.lc_trk_g0_5
 (17 2)  (999 178)  (999 178)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (1008 178)  (1008 178)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 178)  (1009 178)  routing T_19_11.lc_trk_g3_3 <X> T_19_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 178)  (1010 178)  routing T_19_11.lc_trk_g3_3 <X> T_19_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 178)  (1011 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 178)  (1013 178)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 178)  (1014 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 178)  (1015 178)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 178)  (1016 178)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 178)  (1017 178)  routing T_19_11.lc_trk_g1_4 <X> T_19_11.input_2_1
 (36 2)  (1018 178)  (1018 178)  LC_1 Logic Functioning bit
 (0 3)  (982 179)  (982 179)  routing T_19_11.glb_netwk_3 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (15 3)  (997 179)  (997 179)  routing T_19_11.sp4_h_l_1 <X> T_19_11.lc_trk_g0_4
 (16 3)  (998 179)  (998 179)  routing T_19_11.sp4_h_l_1 <X> T_19_11.lc_trk_g0_4
 (17 3)  (999 179)  (999 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (1000 179)  (1000 179)  routing T_19_11.top_op_5 <X> T_19_11.lc_trk_g0_5
 (27 3)  (1009 179)  (1009 179)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 179)  (1010 179)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 179)  (1011 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 179)  (1012 179)  routing T_19_11.lc_trk_g3_3 <X> T_19_11.wire_logic_cluster/lc_1/in_1
 (31 3)  (1013 179)  (1013 179)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 179)  (1014 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (1016 179)  (1016 179)  routing T_19_11.lc_trk_g1_4 <X> T_19_11.input_2_1
 (14 4)  (996 180)  (996 180)  routing T_19_11.wire_logic_cluster/lc_0/out <X> T_19_11.lc_trk_g1_0
 (17 4)  (999 180)  (999 180)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (1000 180)  (1000 180)  routing T_19_11.wire_logic_cluster/lc_1/out <X> T_19_11.lc_trk_g1_1
 (21 4)  (1003 180)  (1003 180)  routing T_19_11.wire_logic_cluster/lc_3/out <X> T_19_11.lc_trk_g1_3
 (22 4)  (1004 180)  (1004 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1008 180)  (1008 180)  routing T_19_11.lc_trk_g2_6 <X> T_19_11.wire_logic_cluster/lc_2/in_0
 (28 4)  (1010 180)  (1010 180)  routing T_19_11.lc_trk_g2_5 <X> T_19_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 180)  (1011 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 180)  (1012 180)  routing T_19_11.lc_trk_g2_5 <X> T_19_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 180)  (1014 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 180)  (1016 180)  routing T_19_11.lc_trk_g1_2 <X> T_19_11.wire_logic_cluster/lc_2/in_3
 (37 4)  (1019 180)  (1019 180)  LC_2 Logic Functioning bit
 (38 4)  (1020 180)  (1020 180)  LC_2 Logic Functioning bit
 (39 4)  (1021 180)  (1021 180)  LC_2 Logic Functioning bit
 (45 4)  (1027 180)  (1027 180)  LC_2 Logic Functioning bit
 (46 4)  (1028 180)  (1028 180)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (1032 180)  (1032 180)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (999 181)  (999 181)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (1004 181)  (1004 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (1005 181)  (1005 181)  routing T_19_11.sp4_h_r_2 <X> T_19_11.lc_trk_g1_2
 (24 5)  (1006 181)  (1006 181)  routing T_19_11.sp4_h_r_2 <X> T_19_11.lc_trk_g1_2
 (25 5)  (1007 181)  (1007 181)  routing T_19_11.sp4_h_r_2 <X> T_19_11.lc_trk_g1_2
 (26 5)  (1008 181)  (1008 181)  routing T_19_11.lc_trk_g2_6 <X> T_19_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 181)  (1010 181)  routing T_19_11.lc_trk_g2_6 <X> T_19_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 181)  (1011 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 181)  (1013 181)  routing T_19_11.lc_trk_g1_2 <X> T_19_11.wire_logic_cluster/lc_2/in_3
 (36 5)  (1018 181)  (1018 181)  LC_2 Logic Functioning bit
 (37 5)  (1019 181)  (1019 181)  LC_2 Logic Functioning bit
 (38 5)  (1020 181)  (1020 181)  LC_2 Logic Functioning bit
 (39 5)  (1021 181)  (1021 181)  LC_2 Logic Functioning bit
 (14 6)  (996 182)  (996 182)  routing T_19_11.sp4_h_l_9 <X> T_19_11.lc_trk_g1_4
 (22 6)  (1004 182)  (1004 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (25 6)  (1007 182)  (1007 182)  routing T_19_11.sp4_h_r_14 <X> T_19_11.lc_trk_g1_6
 (27 6)  (1009 182)  (1009 182)  routing T_19_11.lc_trk_g3_5 <X> T_19_11.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 182)  (1010 182)  routing T_19_11.lc_trk_g3_5 <X> T_19_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 182)  (1011 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 182)  (1012 182)  routing T_19_11.lc_trk_g3_5 <X> T_19_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 182)  (1014 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 182)  (1016 182)  routing T_19_11.lc_trk_g1_3 <X> T_19_11.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 182)  (1017 182)  routing T_19_11.lc_trk_g2_7 <X> T_19_11.input_2_3
 (37 6)  (1019 182)  (1019 182)  LC_3 Logic Functioning bit
 (38 6)  (1020 182)  (1020 182)  LC_3 Logic Functioning bit
 (39 6)  (1021 182)  (1021 182)  LC_3 Logic Functioning bit
 (43 6)  (1025 182)  (1025 182)  LC_3 Logic Functioning bit
 (45 6)  (1027 182)  (1027 182)  LC_3 Logic Functioning bit
 (51 6)  (1033 182)  (1033 182)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (14 7)  (996 183)  (996 183)  routing T_19_11.sp4_h_l_9 <X> T_19_11.lc_trk_g1_4
 (15 7)  (997 183)  (997 183)  routing T_19_11.sp4_h_l_9 <X> T_19_11.lc_trk_g1_4
 (16 7)  (998 183)  (998 183)  routing T_19_11.sp4_h_l_9 <X> T_19_11.lc_trk_g1_4
 (17 7)  (999 183)  (999 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (21 7)  (1003 183)  (1003 183)  routing T_19_11.sp4_r_v_b_31 <X> T_19_11.lc_trk_g1_7
 (22 7)  (1004 183)  (1004 183)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (1005 183)  (1005 183)  routing T_19_11.sp4_h_r_14 <X> T_19_11.lc_trk_g1_6
 (24 7)  (1006 183)  (1006 183)  routing T_19_11.sp4_h_r_14 <X> T_19_11.lc_trk_g1_6
 (28 7)  (1010 183)  (1010 183)  routing T_19_11.lc_trk_g2_1 <X> T_19_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 183)  (1011 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 183)  (1013 183)  routing T_19_11.lc_trk_g1_3 <X> T_19_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 183)  (1014 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (1015 183)  (1015 183)  routing T_19_11.lc_trk_g2_7 <X> T_19_11.input_2_3
 (35 7)  (1017 183)  (1017 183)  routing T_19_11.lc_trk_g2_7 <X> T_19_11.input_2_3
 (36 7)  (1018 183)  (1018 183)  LC_3 Logic Functioning bit
 (37 7)  (1019 183)  (1019 183)  LC_3 Logic Functioning bit
 (38 7)  (1020 183)  (1020 183)  LC_3 Logic Functioning bit
 (39 7)  (1021 183)  (1021 183)  LC_3 Logic Functioning bit
 (15 8)  (997 184)  (997 184)  routing T_19_11.tnr_op_1 <X> T_19_11.lc_trk_g2_1
 (17 8)  (999 184)  (999 184)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (27 8)  (1009 184)  (1009 184)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 184)  (1010 184)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 184)  (1011 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 184)  (1012 184)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 184)  (1014 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 184)  (1015 184)  routing T_19_11.lc_trk_g3_0 <X> T_19_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 184)  (1016 184)  routing T_19_11.lc_trk_g3_0 <X> T_19_11.wire_logic_cluster/lc_4/in_3
 (29 9)  (1011 185)  (1011 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 185)  (1012 185)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_4/in_1
 (41 9)  (1023 185)  (1023 185)  LC_4 Logic Functioning bit
 (43 9)  (1025 185)  (1025 185)  LC_4 Logic Functioning bit
 (17 10)  (999 186)  (999 186)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1000 186)  (1000 186)  routing T_19_11.wire_logic_cluster/lc_5/out <X> T_19_11.lc_trk_g2_5
 (21 10)  (1003 186)  (1003 186)  routing T_19_11.sp4_h_r_39 <X> T_19_11.lc_trk_g2_7
 (22 10)  (1004 186)  (1004 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (1005 186)  (1005 186)  routing T_19_11.sp4_h_r_39 <X> T_19_11.lc_trk_g2_7
 (24 10)  (1006 186)  (1006 186)  routing T_19_11.sp4_h_r_39 <X> T_19_11.lc_trk_g2_7
 (25 10)  (1007 186)  (1007 186)  routing T_19_11.rgt_op_6 <X> T_19_11.lc_trk_g2_6
 (27 10)  (1009 186)  (1009 186)  routing T_19_11.lc_trk_g3_1 <X> T_19_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 186)  (1010 186)  routing T_19_11.lc_trk_g3_1 <X> T_19_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 186)  (1011 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 186)  (1013 186)  routing T_19_11.lc_trk_g0_4 <X> T_19_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 186)  (1014 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (50 10)  (1032 186)  (1032 186)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (1004 187)  (1004 187)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1006 187)  (1006 187)  routing T_19_11.rgt_op_6 <X> T_19_11.lc_trk_g2_6
 (26 11)  (1008 187)  (1008 187)  routing T_19_11.lc_trk_g3_2 <X> T_19_11.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 187)  (1009 187)  routing T_19_11.lc_trk_g3_2 <X> T_19_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 187)  (1010 187)  routing T_19_11.lc_trk_g3_2 <X> T_19_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 187)  (1011 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (42 11)  (1024 187)  (1024 187)  LC_5 Logic Functioning bit
 (14 12)  (996 188)  (996 188)  routing T_19_11.rgt_op_0 <X> T_19_11.lc_trk_g3_0
 (15 12)  (997 188)  (997 188)  routing T_19_11.sp4_h_r_25 <X> T_19_11.lc_trk_g3_1
 (16 12)  (998 188)  (998 188)  routing T_19_11.sp4_h_r_25 <X> T_19_11.lc_trk_g3_1
 (17 12)  (999 188)  (999 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (1003 188)  (1003 188)  routing T_19_11.rgt_op_3 <X> T_19_11.lc_trk_g3_3
 (22 12)  (1004 188)  (1004 188)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (1006 188)  (1006 188)  routing T_19_11.rgt_op_3 <X> T_19_11.lc_trk_g3_3
 (25 12)  (1007 188)  (1007 188)  routing T_19_11.rgt_op_2 <X> T_19_11.lc_trk_g3_2
 (26 12)  (1008 188)  (1008 188)  routing T_19_11.lc_trk_g2_6 <X> T_19_11.wire_logic_cluster/lc_6/in_0
 (29 12)  (1011 188)  (1011 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 188)  (1013 188)  routing T_19_11.lc_trk_g1_6 <X> T_19_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 188)  (1014 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 188)  (1016 188)  routing T_19_11.lc_trk_g1_6 <X> T_19_11.wire_logic_cluster/lc_6/in_3
 (37 12)  (1019 188)  (1019 188)  LC_6 Logic Functioning bit
 (38 12)  (1020 188)  (1020 188)  LC_6 Logic Functioning bit
 (39 12)  (1021 188)  (1021 188)  LC_6 Logic Functioning bit
 (45 12)  (1027 188)  (1027 188)  LC_6 Logic Functioning bit
 (47 12)  (1029 188)  (1029 188)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (1032 188)  (1032 188)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (997 189)  (997 189)  routing T_19_11.rgt_op_0 <X> T_19_11.lc_trk_g3_0
 (17 13)  (999 189)  (999 189)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (1000 189)  (1000 189)  routing T_19_11.sp4_h_r_25 <X> T_19_11.lc_trk_g3_1
 (22 13)  (1004 189)  (1004 189)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (1006 189)  (1006 189)  routing T_19_11.rgt_op_2 <X> T_19_11.lc_trk_g3_2
 (26 13)  (1008 189)  (1008 189)  routing T_19_11.lc_trk_g2_6 <X> T_19_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 189)  (1010 189)  routing T_19_11.lc_trk_g2_6 <X> T_19_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 189)  (1011 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 189)  (1013 189)  routing T_19_11.lc_trk_g1_6 <X> T_19_11.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 189)  (1018 189)  LC_6 Logic Functioning bit
 (37 13)  (1019 189)  (1019 189)  LC_6 Logic Functioning bit
 (38 13)  (1020 189)  (1020 189)  LC_6 Logic Functioning bit
 (39 13)  (1021 189)  (1021 189)  LC_6 Logic Functioning bit
 (14 14)  (996 190)  (996 190)  routing T_19_11.rgt_op_4 <X> T_19_11.lc_trk_g3_4
 (15 14)  (997 190)  (997 190)  routing T_19_11.tnr_op_5 <X> T_19_11.lc_trk_g3_5
 (17 14)  (999 190)  (999 190)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (21 14)  (1003 190)  (1003 190)  routing T_19_11.rgt_op_7 <X> T_19_11.lc_trk_g3_7
 (22 14)  (1004 190)  (1004 190)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (1006 190)  (1006 190)  routing T_19_11.rgt_op_7 <X> T_19_11.lc_trk_g3_7
 (25 14)  (1007 190)  (1007 190)  routing T_19_11.wire_logic_cluster/lc_6/out <X> T_19_11.lc_trk_g3_6
 (26 14)  (1008 190)  (1008 190)  routing T_19_11.lc_trk_g2_7 <X> T_19_11.wire_logic_cluster/lc_7/in_0
 (27 14)  (1009 190)  (1009 190)  routing T_19_11.lc_trk_g3_5 <X> T_19_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 190)  (1010 190)  routing T_19_11.lc_trk_g3_5 <X> T_19_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 190)  (1011 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 190)  (1012 190)  routing T_19_11.lc_trk_g3_5 <X> T_19_11.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 190)  (1013 190)  routing T_19_11.lc_trk_g1_7 <X> T_19_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 190)  (1014 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 190)  (1016 190)  routing T_19_11.lc_trk_g1_7 <X> T_19_11.wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 190)  (1017 190)  routing T_19_11.lc_trk_g0_5 <X> T_19_11.input_2_7
 (37 14)  (1019 190)  (1019 190)  LC_7 Logic Functioning bit
 (42 14)  (1024 190)  (1024 190)  LC_7 Logic Functioning bit
 (43 14)  (1025 190)  (1025 190)  LC_7 Logic Functioning bit
 (45 14)  (1027 190)  (1027 190)  LC_7 Logic Functioning bit
 (15 15)  (997 191)  (997 191)  routing T_19_11.rgt_op_4 <X> T_19_11.lc_trk_g3_4
 (17 15)  (999 191)  (999 191)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (1004 191)  (1004 191)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (1008 191)  (1008 191)  routing T_19_11.lc_trk_g2_7 <X> T_19_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 191)  (1010 191)  routing T_19_11.lc_trk_g2_7 <X> T_19_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 191)  (1011 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 191)  (1013 191)  routing T_19_11.lc_trk_g1_7 <X> T_19_11.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 191)  (1014 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (1018 191)  (1018 191)  LC_7 Logic Functioning bit
 (37 15)  (1019 191)  (1019 191)  LC_7 Logic Functioning bit
 (42 15)  (1024 191)  (1024 191)  LC_7 Logic Functioning bit
 (43 15)  (1025 191)  (1025 191)  LC_7 Logic Functioning bit


LogicTile_20_11

 (14 0)  (1050 176)  (1050 176)  routing T_20_11.wire_logic_cluster/lc_0/out <X> T_20_11.lc_trk_g0_0
 (17 0)  (1053 176)  (1053 176)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1054 176)  (1054 176)  routing T_20_11.wire_logic_cluster/lc_1/out <X> T_20_11.lc_trk_g0_1
 (29 0)  (1065 176)  (1065 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 176)  (1066 176)  routing T_20_11.lc_trk_g0_5 <X> T_20_11.wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 176)  (1067 176)  routing T_20_11.lc_trk_g1_6 <X> T_20_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 176)  (1068 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 176)  (1070 176)  routing T_20_11.lc_trk_g1_6 <X> T_20_11.wire_logic_cluster/lc_0/in_3
 (39 0)  (1075 176)  (1075 176)  LC_0 Logic Functioning bit
 (40 0)  (1076 176)  (1076 176)  LC_0 Logic Functioning bit
 (41 0)  (1077 176)  (1077 176)  LC_0 Logic Functioning bit
 (45 0)  (1081 176)  (1081 176)  LC_0 Logic Functioning bit
 (17 1)  (1053 177)  (1053 177)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (1063 177)  (1063 177)  routing T_20_11.lc_trk_g1_1 <X> T_20_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 177)  (1065 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 177)  (1067 177)  routing T_20_11.lc_trk_g1_6 <X> T_20_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 177)  (1068 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (38 1)  (1074 177)  (1074 177)  LC_0 Logic Functioning bit
 (39 1)  (1075 177)  (1075 177)  LC_0 Logic Functioning bit
 (40 1)  (1076 177)  (1076 177)  LC_0 Logic Functioning bit
 (41 1)  (1077 177)  (1077 177)  LC_0 Logic Functioning bit
 (0 2)  (1036 178)  (1036 178)  routing T_20_11.glb_netwk_3 <X> T_20_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 178)  (1038 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (1048 178)  (1048 178)  routing T_20_11.sp4_v_t_39 <X> T_20_11.sp4_h_l_39
 (15 2)  (1051 178)  (1051 178)  routing T_20_11.lft_op_5 <X> T_20_11.lc_trk_g0_5
 (17 2)  (1053 178)  (1053 178)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1054 178)  (1054 178)  routing T_20_11.lft_op_5 <X> T_20_11.lc_trk_g0_5
 (26 2)  (1062 178)  (1062 178)  routing T_20_11.lc_trk_g0_5 <X> T_20_11.wire_logic_cluster/lc_1/in_0
 (27 2)  (1063 178)  (1063 178)  routing T_20_11.lc_trk_g1_1 <X> T_20_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 178)  (1065 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 178)  (1067 178)  routing T_20_11.lc_trk_g2_6 <X> T_20_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 178)  (1068 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 178)  (1069 178)  routing T_20_11.lc_trk_g2_6 <X> T_20_11.wire_logic_cluster/lc_1/in_3
 (35 2)  (1071 178)  (1071 178)  routing T_20_11.lc_trk_g1_6 <X> T_20_11.input_2_1
 (37 2)  (1073 178)  (1073 178)  LC_1 Logic Functioning bit
 (38 2)  (1074 178)  (1074 178)  LC_1 Logic Functioning bit
 (39 2)  (1075 178)  (1075 178)  LC_1 Logic Functioning bit
 (45 2)  (1081 178)  (1081 178)  LC_1 Logic Functioning bit
 (0 3)  (1036 179)  (1036 179)  routing T_20_11.glb_netwk_3 <X> T_20_11.wire_logic_cluster/lc_7/clk
 (11 3)  (1047 179)  (1047 179)  routing T_20_11.sp4_v_t_39 <X> T_20_11.sp4_h_l_39
 (29 3)  (1065 179)  (1065 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 179)  (1067 179)  routing T_20_11.lc_trk_g2_6 <X> T_20_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (1068 179)  (1068 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (1070 179)  (1070 179)  routing T_20_11.lc_trk_g1_6 <X> T_20_11.input_2_1
 (35 3)  (1071 179)  (1071 179)  routing T_20_11.lc_trk_g1_6 <X> T_20_11.input_2_1
 (36 3)  (1072 179)  (1072 179)  LC_1 Logic Functioning bit
 (37 3)  (1073 179)  (1073 179)  LC_1 Logic Functioning bit
 (38 3)  (1074 179)  (1074 179)  LC_1 Logic Functioning bit
 (39 3)  (1075 179)  (1075 179)  LC_1 Logic Functioning bit
 (15 4)  (1051 180)  (1051 180)  routing T_20_11.lft_op_1 <X> T_20_11.lc_trk_g1_1
 (17 4)  (1053 180)  (1053 180)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1054 180)  (1054 180)  routing T_20_11.lft_op_1 <X> T_20_11.lc_trk_g1_1
 (28 4)  (1064 180)  (1064 180)  routing T_20_11.lc_trk_g2_1 <X> T_20_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 180)  (1065 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 180)  (1067 180)  routing T_20_11.lc_trk_g2_7 <X> T_20_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 180)  (1068 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 180)  (1069 180)  routing T_20_11.lc_trk_g2_7 <X> T_20_11.wire_logic_cluster/lc_2/in_3
 (35 4)  (1071 180)  (1071 180)  routing T_20_11.lc_trk_g1_5 <X> T_20_11.input_2_2
 (40 4)  (1076 180)  (1076 180)  LC_2 Logic Functioning bit
 (26 5)  (1062 181)  (1062 181)  routing T_20_11.lc_trk_g3_3 <X> T_20_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 181)  (1063 181)  routing T_20_11.lc_trk_g3_3 <X> T_20_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 181)  (1064 181)  routing T_20_11.lc_trk_g3_3 <X> T_20_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 181)  (1065 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 181)  (1067 181)  routing T_20_11.lc_trk_g2_7 <X> T_20_11.wire_logic_cluster/lc_2/in_3
 (32 5)  (1068 181)  (1068 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (1070 181)  (1070 181)  routing T_20_11.lc_trk_g1_5 <X> T_20_11.input_2_2
 (17 6)  (1053 182)  (1053 182)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1054 182)  (1054 182)  routing T_20_11.wire_logic_cluster/lc_5/out <X> T_20_11.lc_trk_g1_5
 (25 6)  (1061 182)  (1061 182)  routing T_20_11.wire_logic_cluster/lc_6/out <X> T_20_11.lc_trk_g1_6
 (26 6)  (1062 182)  (1062 182)  routing T_20_11.lc_trk_g0_5 <X> T_20_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 182)  (1063 182)  routing T_20_11.lc_trk_g1_1 <X> T_20_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 182)  (1065 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 182)  (1067 182)  routing T_20_11.lc_trk_g3_7 <X> T_20_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 182)  (1068 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 182)  (1069 182)  routing T_20_11.lc_trk_g3_7 <X> T_20_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 182)  (1070 182)  routing T_20_11.lc_trk_g3_7 <X> T_20_11.wire_logic_cluster/lc_3/in_3
 (35 6)  (1071 182)  (1071 182)  routing T_20_11.lc_trk_g1_6 <X> T_20_11.input_2_3
 (37 6)  (1073 182)  (1073 182)  LC_3 Logic Functioning bit
 (38 6)  (1074 182)  (1074 182)  LC_3 Logic Functioning bit
 (39 6)  (1075 182)  (1075 182)  LC_3 Logic Functioning bit
 (45 6)  (1081 182)  (1081 182)  LC_3 Logic Functioning bit
 (22 7)  (1058 183)  (1058 183)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (29 7)  (1065 183)  (1065 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 183)  (1067 183)  routing T_20_11.lc_trk_g3_7 <X> T_20_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (1068 183)  (1068 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (1070 183)  (1070 183)  routing T_20_11.lc_trk_g1_6 <X> T_20_11.input_2_3
 (35 7)  (1071 183)  (1071 183)  routing T_20_11.lc_trk_g1_6 <X> T_20_11.input_2_3
 (36 7)  (1072 183)  (1072 183)  LC_3 Logic Functioning bit
 (37 7)  (1073 183)  (1073 183)  LC_3 Logic Functioning bit
 (38 7)  (1074 183)  (1074 183)  LC_3 Logic Functioning bit
 (39 7)  (1075 183)  (1075 183)  LC_3 Logic Functioning bit
 (15 8)  (1051 184)  (1051 184)  routing T_20_11.rgt_op_1 <X> T_20_11.lc_trk_g2_1
 (17 8)  (1053 184)  (1053 184)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1054 184)  (1054 184)  routing T_20_11.rgt_op_1 <X> T_20_11.lc_trk_g2_1
 (29 8)  (1065 184)  (1065 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 184)  (1066 184)  routing T_20_11.lc_trk_g0_5 <X> T_20_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 184)  (1067 184)  routing T_20_11.lc_trk_g1_6 <X> T_20_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 184)  (1068 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 184)  (1070 184)  routing T_20_11.lc_trk_g1_6 <X> T_20_11.wire_logic_cluster/lc_4/in_3
 (37 8)  (1073 184)  (1073 184)  LC_4 Logic Functioning bit
 (42 8)  (1078 184)  (1078 184)  LC_4 Logic Functioning bit
 (43 8)  (1079 184)  (1079 184)  LC_4 Logic Functioning bit
 (45 8)  (1081 184)  (1081 184)  LC_4 Logic Functioning bit
 (15 9)  (1051 185)  (1051 185)  routing T_20_11.tnr_op_0 <X> T_20_11.lc_trk_g2_0
 (17 9)  (1053 185)  (1053 185)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (27 9)  (1063 185)  (1063 185)  routing T_20_11.lc_trk_g1_1 <X> T_20_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 185)  (1065 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 185)  (1067 185)  routing T_20_11.lc_trk_g1_6 <X> T_20_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (1068 185)  (1068 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (1069 185)  (1069 185)  routing T_20_11.lc_trk_g2_0 <X> T_20_11.input_2_4
 (36 9)  (1072 185)  (1072 185)  LC_4 Logic Functioning bit
 (37 9)  (1073 185)  (1073 185)  LC_4 Logic Functioning bit
 (42 9)  (1078 185)  (1078 185)  LC_4 Logic Functioning bit
 (43 9)  (1079 185)  (1079 185)  LC_4 Logic Functioning bit
 (22 10)  (1058 186)  (1058 186)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (1060 186)  (1060 186)  routing T_20_11.tnr_op_7 <X> T_20_11.lc_trk_g2_7
 (29 10)  (1065 186)  (1065 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 186)  (1067 186)  routing T_20_11.lc_trk_g1_5 <X> T_20_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 186)  (1068 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 186)  (1070 186)  routing T_20_11.lc_trk_g1_5 <X> T_20_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 186)  (1072 186)  LC_5 Logic Functioning bit
 (39 10)  (1075 186)  (1075 186)  LC_5 Logic Functioning bit
 (41 10)  (1077 186)  (1077 186)  LC_5 Logic Functioning bit
 (42 10)  (1078 186)  (1078 186)  LC_5 Logic Functioning bit
 (45 10)  (1081 186)  (1081 186)  LC_5 Logic Functioning bit
 (15 11)  (1051 187)  (1051 187)  routing T_20_11.tnr_op_4 <X> T_20_11.lc_trk_g2_4
 (17 11)  (1053 187)  (1053 187)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (1058 187)  (1058 187)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (1060 187)  (1060 187)  routing T_20_11.tnr_op_6 <X> T_20_11.lc_trk_g2_6
 (36 11)  (1072 187)  (1072 187)  LC_5 Logic Functioning bit
 (39 11)  (1075 187)  (1075 187)  LC_5 Logic Functioning bit
 (41 11)  (1077 187)  (1077 187)  LC_5 Logic Functioning bit
 (42 11)  (1078 187)  (1078 187)  LC_5 Logic Functioning bit
 (15 12)  (1051 188)  (1051 188)  routing T_20_11.tnr_op_1 <X> T_20_11.lc_trk_g3_1
 (17 12)  (1053 188)  (1053 188)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (1058 188)  (1058 188)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (1060 188)  (1060 188)  routing T_20_11.tnr_op_3 <X> T_20_11.lc_trk_g3_3
 (29 12)  (1065 188)  (1065 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 188)  (1067 188)  routing T_20_11.lc_trk_g3_6 <X> T_20_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 188)  (1068 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 188)  (1069 188)  routing T_20_11.lc_trk_g3_6 <X> T_20_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 188)  (1070 188)  routing T_20_11.lc_trk_g3_6 <X> T_20_11.wire_logic_cluster/lc_6/in_3
 (35 12)  (1071 188)  (1071 188)  routing T_20_11.lc_trk_g2_4 <X> T_20_11.input_2_6
 (27 13)  (1063 189)  (1063 189)  routing T_20_11.lc_trk_g3_1 <X> T_20_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 189)  (1064 189)  routing T_20_11.lc_trk_g3_1 <X> T_20_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 189)  (1065 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 189)  (1067 189)  routing T_20_11.lc_trk_g3_6 <X> T_20_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (1068 189)  (1068 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (1069 189)  (1069 189)  routing T_20_11.lc_trk_g2_4 <X> T_20_11.input_2_6
 (41 13)  (1077 189)  (1077 189)  LC_6 Logic Functioning bit
 (15 14)  (1051 190)  (1051 190)  routing T_20_11.tnr_op_5 <X> T_20_11.lc_trk_g3_5
 (17 14)  (1053 190)  (1053 190)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (21 14)  (1057 190)  (1057 190)  routing T_20_11.rgt_op_7 <X> T_20_11.lc_trk_g3_7
 (22 14)  (1058 190)  (1058 190)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (1060 190)  (1060 190)  routing T_20_11.rgt_op_7 <X> T_20_11.lc_trk_g3_7
 (25 14)  (1061 190)  (1061 190)  routing T_20_11.rgt_op_6 <X> T_20_11.lc_trk_g3_6
 (26 14)  (1062 190)  (1062 190)  routing T_20_11.lc_trk_g0_5 <X> T_20_11.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 190)  (1063 190)  routing T_20_11.lc_trk_g1_1 <X> T_20_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 190)  (1065 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 190)  (1067 190)  routing T_20_11.lc_trk_g3_5 <X> T_20_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 190)  (1068 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 190)  (1069 190)  routing T_20_11.lc_trk_g3_5 <X> T_20_11.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 190)  (1070 190)  routing T_20_11.lc_trk_g3_5 <X> T_20_11.wire_logic_cluster/lc_7/in_3
 (37 14)  (1073 190)  (1073 190)  LC_7 Logic Functioning bit
 (38 14)  (1074 190)  (1074 190)  LC_7 Logic Functioning bit
 (39 14)  (1075 190)  (1075 190)  LC_7 Logic Functioning bit
 (45 14)  (1081 190)  (1081 190)  LC_7 Logic Functioning bit
 (50 14)  (1086 190)  (1086 190)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (1058 191)  (1058 191)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (1060 191)  (1060 191)  routing T_20_11.rgt_op_6 <X> T_20_11.lc_trk_g3_6
 (29 15)  (1065 191)  (1065 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (1072 191)  (1072 191)  LC_7 Logic Functioning bit
 (37 15)  (1073 191)  (1073 191)  LC_7 Logic Functioning bit
 (38 15)  (1074 191)  (1074 191)  LC_7 Logic Functioning bit
 (39 15)  (1075 191)  (1075 191)  LC_7 Logic Functioning bit


LogicTile_21_11

 (14 0)  (1104 176)  (1104 176)  routing T_21_11.lft_op_0 <X> T_21_11.lc_trk_g0_0
 (29 0)  (1119 176)  (1119 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 176)  (1120 176)  routing T_21_11.lc_trk_g0_5 <X> T_21_11.wire_logic_cluster/lc_0/in_1
 (44 0)  (1134 176)  (1134 176)  LC_0 Logic Functioning bit
 (15 1)  (1105 177)  (1105 177)  routing T_21_11.lft_op_0 <X> T_21_11.lc_trk_g0_0
 (17 1)  (1107 177)  (1107 177)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (32 1)  (1122 177)  (1122 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (0 2)  (1090 178)  (1090 178)  routing T_21_11.glb_netwk_3 <X> T_21_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 178)  (1092 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (1098 178)  (1098 178)  routing T_21_11.sp4_v_t_36 <X> T_21_11.sp4_h_l_36
 (9 2)  (1099 178)  (1099 178)  routing T_21_11.sp4_v_t_36 <X> T_21_11.sp4_h_l_36
 (15 2)  (1105 178)  (1105 178)  routing T_21_11.lft_op_5 <X> T_21_11.lc_trk_g0_5
 (17 2)  (1107 178)  (1107 178)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1108 178)  (1108 178)  routing T_21_11.lft_op_5 <X> T_21_11.lc_trk_g0_5
 (27 2)  (1117 178)  (1117 178)  routing T_21_11.lc_trk_g3_1 <X> T_21_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 178)  (1118 178)  routing T_21_11.lc_trk_g3_1 <X> T_21_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 178)  (1119 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 178)  (1122 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 178)  (1126 178)  LC_1 Logic Functioning bit
 (37 2)  (1127 178)  (1127 178)  LC_1 Logic Functioning bit
 (38 2)  (1128 178)  (1128 178)  LC_1 Logic Functioning bit
 (39 2)  (1129 178)  (1129 178)  LC_1 Logic Functioning bit
 (44 2)  (1134 178)  (1134 178)  LC_1 Logic Functioning bit
 (45 2)  (1135 178)  (1135 178)  LC_1 Logic Functioning bit
 (0 3)  (1090 179)  (1090 179)  routing T_21_11.glb_netwk_3 <X> T_21_11.wire_logic_cluster/lc_7/clk
 (40 3)  (1130 179)  (1130 179)  LC_1 Logic Functioning bit
 (41 3)  (1131 179)  (1131 179)  LC_1 Logic Functioning bit
 (42 3)  (1132 179)  (1132 179)  LC_1 Logic Functioning bit
 (43 3)  (1133 179)  (1133 179)  LC_1 Logic Functioning bit
 (21 4)  (1111 180)  (1111 180)  routing T_21_11.lft_op_3 <X> T_21_11.lc_trk_g1_3
 (22 4)  (1112 180)  (1112 180)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1114 180)  (1114 180)  routing T_21_11.lft_op_3 <X> T_21_11.lc_trk_g1_3
 (25 4)  (1115 180)  (1115 180)  routing T_21_11.wire_logic_cluster/lc_2/out <X> T_21_11.lc_trk_g1_2
 (27 4)  (1117 180)  (1117 180)  routing T_21_11.lc_trk_g1_2 <X> T_21_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 180)  (1119 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 180)  (1122 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 180)  (1126 180)  LC_2 Logic Functioning bit
 (37 4)  (1127 180)  (1127 180)  LC_2 Logic Functioning bit
 (38 4)  (1128 180)  (1128 180)  LC_2 Logic Functioning bit
 (39 4)  (1129 180)  (1129 180)  LC_2 Logic Functioning bit
 (44 4)  (1134 180)  (1134 180)  LC_2 Logic Functioning bit
 (45 4)  (1135 180)  (1135 180)  LC_2 Logic Functioning bit
 (16 5)  (1106 181)  (1106 181)  routing T_21_11.sp12_h_r_8 <X> T_21_11.lc_trk_g1_0
 (17 5)  (1107 181)  (1107 181)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 5)  (1112 181)  (1112 181)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1120 181)  (1120 181)  routing T_21_11.lc_trk_g1_2 <X> T_21_11.wire_logic_cluster/lc_2/in_1
 (40 5)  (1130 181)  (1130 181)  LC_2 Logic Functioning bit
 (41 5)  (1131 181)  (1131 181)  LC_2 Logic Functioning bit
 (42 5)  (1132 181)  (1132 181)  LC_2 Logic Functioning bit
 (43 5)  (1133 181)  (1133 181)  LC_2 Logic Functioning bit
 (47 5)  (1137 181)  (1137 181)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (25 6)  (1115 182)  (1115 182)  routing T_21_11.wire_logic_cluster/lc_6/out <X> T_21_11.lc_trk_g1_6
 (32 6)  (1122 182)  (1122 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 182)  (1126 182)  LC_3 Logic Functioning bit
 (39 6)  (1129 182)  (1129 182)  LC_3 Logic Functioning bit
 (41 6)  (1131 182)  (1131 182)  LC_3 Logic Functioning bit
 (42 6)  (1132 182)  (1132 182)  LC_3 Logic Functioning bit
 (44 6)  (1134 182)  (1134 182)  LC_3 Logic Functioning bit
 (22 7)  (1112 183)  (1112 183)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (32 7)  (1122 183)  (1122 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (1124 183)  (1124 183)  routing T_21_11.lc_trk_g1_0 <X> T_21_11.input_2_3
 (37 7)  (1127 183)  (1127 183)  LC_3 Logic Functioning bit
 (38 7)  (1128 183)  (1128 183)  LC_3 Logic Functioning bit
 (40 7)  (1130 183)  (1130 183)  LC_3 Logic Functioning bit
 (43 7)  (1133 183)  (1133 183)  LC_3 Logic Functioning bit
 (47 7)  (1137 183)  (1137 183)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (27 8)  (1117 184)  (1117 184)  routing T_21_11.lc_trk_g3_4 <X> T_21_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 184)  (1118 184)  routing T_21_11.lc_trk_g3_4 <X> T_21_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 184)  (1119 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 184)  (1120 184)  routing T_21_11.lc_trk_g3_4 <X> T_21_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 184)  (1122 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 184)  (1126 184)  LC_4 Logic Functioning bit
 (37 8)  (1127 184)  (1127 184)  LC_4 Logic Functioning bit
 (38 8)  (1128 184)  (1128 184)  LC_4 Logic Functioning bit
 (39 8)  (1129 184)  (1129 184)  LC_4 Logic Functioning bit
 (44 8)  (1134 184)  (1134 184)  LC_4 Logic Functioning bit
 (45 8)  (1135 184)  (1135 184)  LC_4 Logic Functioning bit
 (46 8)  (1136 184)  (1136 184)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (40 9)  (1130 185)  (1130 185)  LC_4 Logic Functioning bit
 (41 9)  (1131 185)  (1131 185)  LC_4 Logic Functioning bit
 (42 9)  (1132 185)  (1132 185)  LC_4 Logic Functioning bit
 (43 9)  (1133 185)  (1133 185)  LC_4 Logic Functioning bit
 (14 10)  (1104 186)  (1104 186)  routing T_21_11.sp4_h_r_44 <X> T_21_11.lc_trk_g2_4
 (28 10)  (1118 186)  (1118 186)  routing T_21_11.lc_trk_g2_4 <X> T_21_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 186)  (1119 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 186)  (1120 186)  routing T_21_11.lc_trk_g2_4 <X> T_21_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 186)  (1122 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 186)  (1126 186)  LC_5 Logic Functioning bit
 (37 10)  (1127 186)  (1127 186)  LC_5 Logic Functioning bit
 (38 10)  (1128 186)  (1128 186)  LC_5 Logic Functioning bit
 (39 10)  (1129 186)  (1129 186)  LC_5 Logic Functioning bit
 (44 10)  (1134 186)  (1134 186)  LC_5 Logic Functioning bit
 (46 10)  (1136 186)  (1136 186)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (1104 187)  (1104 187)  routing T_21_11.sp4_h_r_44 <X> T_21_11.lc_trk_g2_4
 (15 11)  (1105 187)  (1105 187)  routing T_21_11.sp4_h_r_44 <X> T_21_11.lc_trk_g2_4
 (16 11)  (1106 187)  (1106 187)  routing T_21_11.sp4_h_r_44 <X> T_21_11.lc_trk_g2_4
 (17 11)  (1107 187)  (1107 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (40 11)  (1130 187)  (1130 187)  LC_5 Logic Functioning bit
 (41 11)  (1131 187)  (1131 187)  LC_5 Logic Functioning bit
 (42 11)  (1132 187)  (1132 187)  LC_5 Logic Functioning bit
 (43 11)  (1133 187)  (1133 187)  LC_5 Logic Functioning bit
 (17 12)  (1107 188)  (1107 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 188)  (1108 188)  routing T_21_11.wire_logic_cluster/lc_1/out <X> T_21_11.lc_trk_g3_1
 (27 12)  (1117 188)  (1117 188)  routing T_21_11.lc_trk_g1_6 <X> T_21_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 188)  (1119 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 188)  (1120 188)  routing T_21_11.lc_trk_g1_6 <X> T_21_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 188)  (1122 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 188)  (1126 188)  LC_6 Logic Functioning bit
 (37 12)  (1127 188)  (1127 188)  LC_6 Logic Functioning bit
 (38 12)  (1128 188)  (1128 188)  LC_6 Logic Functioning bit
 (39 12)  (1129 188)  (1129 188)  LC_6 Logic Functioning bit
 (44 12)  (1134 188)  (1134 188)  LC_6 Logic Functioning bit
 (45 12)  (1135 188)  (1135 188)  LC_6 Logic Functioning bit
 (30 13)  (1120 189)  (1120 189)  routing T_21_11.lc_trk_g1_6 <X> T_21_11.wire_logic_cluster/lc_6/in_1
 (40 13)  (1130 189)  (1130 189)  LC_6 Logic Functioning bit
 (41 13)  (1131 189)  (1131 189)  LC_6 Logic Functioning bit
 (42 13)  (1132 189)  (1132 189)  LC_6 Logic Functioning bit
 (43 13)  (1133 189)  (1133 189)  LC_6 Logic Functioning bit
 (14 14)  (1104 190)  (1104 190)  routing T_21_11.wire_logic_cluster/lc_4/out <X> T_21_11.lc_trk_g3_4
 (27 14)  (1117 190)  (1117 190)  routing T_21_11.lc_trk_g1_3 <X> T_21_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 190)  (1119 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 190)  (1122 190)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 190)  (1126 190)  LC_7 Logic Functioning bit
 (37 14)  (1127 190)  (1127 190)  LC_7 Logic Functioning bit
 (38 14)  (1128 190)  (1128 190)  LC_7 Logic Functioning bit
 (39 14)  (1129 190)  (1129 190)  LC_7 Logic Functioning bit
 (44 14)  (1134 190)  (1134 190)  LC_7 Logic Functioning bit
 (17 15)  (1107 191)  (1107 191)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (1120 191)  (1120 191)  routing T_21_11.lc_trk_g1_3 <X> T_21_11.wire_logic_cluster/lc_7/in_1
 (40 15)  (1130 191)  (1130 191)  LC_7 Logic Functioning bit
 (41 15)  (1131 191)  (1131 191)  LC_7 Logic Functioning bit
 (42 15)  (1132 191)  (1132 191)  LC_7 Logic Functioning bit
 (43 15)  (1133 191)  (1133 191)  LC_7 Logic Functioning bit


LogicTile_27_11

 (3 1)  (1405 177)  (1405 177)  routing T_27_11.sp12_h_l_23 <X> T_27_11.sp12_v_b_0


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0



IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0



LogicTile_13_10

 (3 0)  (657 160)  (657 160)  routing T_13_10.sp12_v_t_23 <X> T_13_10.sp12_v_b_0


LogicTile_17_10

 (26 0)  (900 160)  (900 160)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_0/in_0
 (32 0)  (906 160)  (906 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 160)  (908 160)  routing T_17_10.lc_trk_g1_2 <X> T_17_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 160)  (910 160)  LC_0 Logic Functioning bit
 (37 0)  (911 160)  (911 160)  LC_0 Logic Functioning bit
 (38 0)  (912 160)  (912 160)  LC_0 Logic Functioning bit
 (39 0)  (913 160)  (913 160)  LC_0 Logic Functioning bit
 (40 0)  (914 160)  (914 160)  LC_0 Logic Functioning bit
 (42 0)  (916 160)  (916 160)  LC_0 Logic Functioning bit
 (47 0)  (921 160)  (921 160)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (900 161)  (900 161)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 161)  (901 161)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 161)  (902 161)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 161)  (903 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 161)  (905 161)  routing T_17_10.lc_trk_g1_2 <X> T_17_10.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 161)  (910 161)  LC_0 Logic Functioning bit
 (37 1)  (911 161)  (911 161)  LC_0 Logic Functioning bit
 (38 1)  (912 161)  (912 161)  LC_0 Logic Functioning bit
 (39 1)  (913 161)  (913 161)  LC_0 Logic Functioning bit
 (41 1)  (915 161)  (915 161)  LC_0 Logic Functioning bit
 (43 1)  (917 161)  (917 161)  LC_0 Logic Functioning bit
 (22 5)  (896 165)  (896 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (897 165)  (897 165)  routing T_17_10.sp4_v_b_18 <X> T_17_10.lc_trk_g1_2
 (24 5)  (898 165)  (898 165)  routing T_17_10.sp4_v_b_18 <X> T_17_10.lc_trk_g1_2
 (22 11)  (896 171)  (896 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (897 171)  (897 171)  routing T_17_10.sp4_v_b_46 <X> T_17_10.lc_trk_g2_6
 (24 11)  (898 171)  (898 171)  routing T_17_10.sp4_v_b_46 <X> T_17_10.lc_trk_g2_6
 (21 14)  (895 174)  (895 174)  routing T_17_10.wire_logic_cluster/lc_7/out <X> T_17_10.lc_trk_g3_7
 (22 14)  (896 174)  (896 174)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (899 174)  (899 174)  routing T_17_10.sp4_v_b_38 <X> T_17_10.lc_trk_g3_6
 (26 14)  (900 174)  (900 174)  routing T_17_10.lc_trk_g3_6 <X> T_17_10.wire_logic_cluster/lc_7/in_0
 (31 14)  (905 174)  (905 174)  routing T_17_10.lc_trk_g2_6 <X> T_17_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 174)  (906 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 174)  (907 174)  routing T_17_10.lc_trk_g2_6 <X> T_17_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 174)  (910 174)  LC_7 Logic Functioning bit
 (38 14)  (912 174)  (912 174)  LC_7 Logic Functioning bit
 (22 15)  (896 175)  (896 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (897 175)  (897 175)  routing T_17_10.sp4_v_b_38 <X> T_17_10.lc_trk_g3_6
 (25 15)  (899 175)  (899 175)  routing T_17_10.sp4_v_b_38 <X> T_17_10.lc_trk_g3_6
 (26 15)  (900 175)  (900 175)  routing T_17_10.lc_trk_g3_6 <X> T_17_10.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 175)  (901 175)  routing T_17_10.lc_trk_g3_6 <X> T_17_10.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 175)  (902 175)  routing T_17_10.lc_trk_g3_6 <X> T_17_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 175)  (903 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 175)  (905 175)  routing T_17_10.lc_trk_g2_6 <X> T_17_10.wire_logic_cluster/lc_7/in_3
 (37 15)  (911 175)  (911 175)  LC_7 Logic Functioning bit
 (39 15)  (913 175)  (913 175)  LC_7 Logic Functioning bit


RAM_Tile_25_10

 (3 5)  (1309 165)  (1309 165)  routing T_25_10.sp12_h_l_23 <X> T_25_10.sp12_h_r_0


LogicTile_31_10

 (2 4)  (1620 164)  (1620 164)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (13 3)  (1739 163)  (1739 163)  routing T_33_10.span4_horz_31 <X> T_33_10.span4_vert_b_1
 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0



IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9

 (4 2)  (442 146)  (442 146)  routing T_9_9.sp4_v_b_0 <X> T_9_9.sp4_v_t_37


LogicTile_10_9

 (7 13)  (499 157)  (499 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (499 158)  (499 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_11_9

 (15 0)  (561 144)  (561 144)  routing T_11_9.sp4_v_b_17 <X> T_11_9.lc_trk_g0_1
 (16 0)  (562 144)  (562 144)  routing T_11_9.sp4_v_b_17 <X> T_11_9.lc_trk_g0_1
 (17 0)  (563 144)  (563 144)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (567 144)  (567 144)  routing T_11_9.sp4_v_b_11 <X> T_11_9.lc_trk_g0_3
 (22 0)  (568 144)  (568 144)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (569 144)  (569 144)  routing T_11_9.sp4_v_b_11 <X> T_11_9.lc_trk_g0_3
 (25 0)  (571 144)  (571 144)  routing T_11_9.sp4_v_b_2 <X> T_11_9.lc_trk_g0_2
 (21 1)  (567 145)  (567 145)  routing T_11_9.sp4_v_b_11 <X> T_11_9.lc_trk_g0_3
 (22 1)  (568 145)  (568 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (569 145)  (569 145)  routing T_11_9.sp4_v_b_2 <X> T_11_9.lc_trk_g0_2
 (29 4)  (575 148)  (575 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 148)  (578 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (47 4)  (593 148)  (593 148)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (572 149)  (572 149)  routing T_11_9.lc_trk_g0_2 <X> T_11_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 149)  (575 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 149)  (577 149)  routing T_11_9.lc_trk_g0_3 <X> T_11_9.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 149)  (578 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (579 149)  (579 149)  routing T_11_9.lc_trk_g3_1 <X> T_11_9.input_2_2
 (34 5)  (580 149)  (580 149)  routing T_11_9.lc_trk_g3_1 <X> T_11_9.input_2_2
 (41 5)  (587 149)  (587 149)  LC_2 Logic Functioning bit
 (11 6)  (557 150)  (557 150)  routing T_11_9.sp4_v_b_2 <X> T_11_9.sp4_v_t_40
 (12 7)  (558 151)  (558 151)  routing T_11_9.sp4_v_b_2 <X> T_11_9.sp4_v_t_40
 (3 8)  (549 152)  (549 152)  routing T_11_9.sp12_v_t_22 <X> T_11_9.sp12_v_b_1
 (16 12)  (562 156)  (562 156)  routing T_11_9.sp4_v_b_33 <X> T_11_9.lc_trk_g3_1
 (17 12)  (563 156)  (563 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (564 156)  (564 156)  routing T_11_9.sp4_v_b_33 <X> T_11_9.lc_trk_g3_1
 (7 13)  (553 157)  (553 157)  Column buffer control bit: LH_colbuf_cntl_4

 (18 13)  (564 157)  (564 157)  routing T_11_9.sp4_v_b_33 <X> T_11_9.lc_trk_g3_1
 (7 14)  (553 158)  (553 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_12_9

 (7 13)  (607 157)  (607 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (607 158)  (607 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_13_9

 (7 13)  (661 157)  (661 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (661 158)  (661 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_14_9

 (7 13)  (715 157)  (715 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (715 158)  (715 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_15_9

 (7 12)  (769 156)  (769 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 13)  (769 157)  (769 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (769 158)  (769 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (7 12)  (823 156)  (823 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 13)  (823 157)  (823 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (823 158)  (823 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (3 5)  (877 149)  (877 149)  routing T_17_9.sp12_h_l_23 <X> T_17_9.sp12_h_r_0
 (4 6)  (878 150)  (878 150)  routing T_17_9.sp4_h_r_3 <X> T_17_9.sp4_v_t_38
 (5 7)  (879 151)  (879 151)  routing T_17_9.sp4_h_r_3 <X> T_17_9.sp4_v_t_38
 (7 13)  (881 157)  (881 157)  Column buffer control bit: LH_colbuf_cntl_4

 (4 14)  (878 158)  (878 158)  routing T_17_9.sp4_h_r_3 <X> T_17_9.sp4_v_t_44
 (6 14)  (880 158)  (880 158)  routing T_17_9.sp4_h_r_3 <X> T_17_9.sp4_v_t_44
 (7 14)  (881 158)  (881 158)  Column buffer control bit: LH_colbuf_cntl_7

 (5 15)  (879 159)  (879 159)  routing T_17_9.sp4_h_r_3 <X> T_17_9.sp4_v_t_44
 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9

 (7 10)  (935 154)  (935 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 12)  (935 156)  (935 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 13)  (935 157)  (935 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (935 158)  (935 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (935 159)  (935 159)  Column buffer control bit: LH_colbuf_cntl_6

 (19 15)  (947 159)  (947 159)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_9

 (7 10)  (989 154)  (989 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (989 157)  (989 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (989 158)  (989 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (989 159)  (989 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_9

 (7 10)  (1043 154)  (1043 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_21_9

 (7 10)  (1097 154)  (1097 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9

 (22 2)  (1274 146)  (1274 146)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1275 146)  (1275 146)  routing T_24_9.sp12_h_l_12 <X> T_24_9.lc_trk_g0_7
 (28 4)  (1280 148)  (1280 148)  routing T_24_9.lc_trk_g2_7 <X> T_24_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 148)  (1281 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1282 148)  (1282 148)  routing T_24_9.lc_trk_g2_7 <X> T_24_9.wire_logic_cluster/lc_2/in_1
 (31 4)  (1283 148)  (1283 148)  routing T_24_9.lc_trk_g0_7 <X> T_24_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 148)  (1284 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (37 4)  (1289 148)  (1289 148)  LC_2 Logic Functioning bit
 (39 4)  (1291 148)  (1291 148)  LC_2 Logic Functioning bit
 (30 5)  (1282 149)  (1282 149)  routing T_24_9.lc_trk_g2_7 <X> T_24_9.wire_logic_cluster/lc_2/in_1
 (31 5)  (1283 149)  (1283 149)  routing T_24_9.lc_trk_g0_7 <X> T_24_9.wire_logic_cluster/lc_2/in_3
 (37 5)  (1289 149)  (1289 149)  LC_2 Logic Functioning bit
 (39 5)  (1291 149)  (1291 149)  LC_2 Logic Functioning bit
 (52 5)  (1304 149)  (1304 149)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (22 10)  (1274 154)  (1274 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7


RAM_Tile_25_9



LogicTile_26_9

 (22 0)  (1370 144)  (1370 144)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (1371 144)  (1371 144)  routing T_26_9.sp12_h_l_16 <X> T_26_9.lc_trk_g0_3
 (21 1)  (1369 145)  (1369 145)  routing T_26_9.sp12_h_l_16 <X> T_26_9.lc_trk_g0_3
 (27 4)  (1375 148)  (1375 148)  routing T_26_9.lc_trk_g3_0 <X> T_26_9.wire_logic_cluster/lc_2/in_1
 (28 4)  (1376 148)  (1376 148)  routing T_26_9.lc_trk_g3_0 <X> T_26_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (1377 148)  (1377 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1380 148)  (1380 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (1384 148)  (1384 148)  LC_2 Logic Functioning bit
 (38 4)  (1386 148)  (1386 148)  LC_2 Logic Functioning bit
 (46 4)  (1394 148)  (1394 148)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (31 5)  (1379 149)  (1379 149)  routing T_26_9.lc_trk_g0_3 <X> T_26_9.wire_logic_cluster/lc_2/in_3
 (36 5)  (1384 149)  (1384 149)  LC_2 Logic Functioning bit
 (38 5)  (1386 149)  (1386 149)  LC_2 Logic Functioning bit
 (17 13)  (1365 157)  (1365 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0


LogicTile_27_9



LogicTile_28_9

 (3 3)  (1459 147)  (1459 147)  routing T_28_9.sp12_v_b_0 <X> T_28_9.sp12_h_l_23


LogicTile_29_9

 (5 0)  (1515 144)  (1515 144)  routing T_29_9.sp4_h_l_44 <X> T_29_9.sp4_h_r_0
 (4 1)  (1514 145)  (1514 145)  routing T_29_9.sp4_h_l_44 <X> T_29_9.sp4_h_r_0


LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0

 (13 7)  (1739 151)  (1739 151)  routing T_33_9.span4_horz_37 <X> T_33_9.span4_vert_b_2


IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8

 (21 2)  (567 130)  (567 130)  routing T_11_8.sp4_v_b_15 <X> T_11_8.lc_trk_g0_7
 (22 2)  (568 130)  (568 130)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (569 130)  (569 130)  routing T_11_8.sp4_v_b_15 <X> T_11_8.lc_trk_g0_7
 (21 3)  (567 131)  (567 131)  routing T_11_8.sp4_v_b_15 <X> T_11_8.lc_trk_g0_7
 (22 3)  (568 131)  (568 131)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (569 131)  (569 131)  routing T_11_8.sp4_v_b_22 <X> T_11_8.lc_trk_g0_6
 (24 3)  (570 131)  (570 131)  routing T_11_8.sp4_v_b_22 <X> T_11_8.lc_trk_g0_6
 (26 10)  (572 138)  (572 138)  routing T_11_8.lc_trk_g0_7 <X> T_11_8.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 138)  (575 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 138)  (576 138)  routing T_11_8.lc_trk_g0_6 <X> T_11_8.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 138)  (577 138)  routing T_11_8.lc_trk_g2_4 <X> T_11_8.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 138)  (578 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 138)  (579 138)  routing T_11_8.lc_trk_g2_4 <X> T_11_8.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 138)  (581 138)  routing T_11_8.lc_trk_g3_4 <X> T_11_8.input_2_5
 (39 10)  (585 138)  (585 138)  LC_5 Logic Functioning bit
 (47 10)  (593 138)  (593 138)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (15 11)  (561 139)  (561 139)  routing T_11_8.sp4_v_t_33 <X> T_11_8.lc_trk_g2_4
 (16 11)  (562 139)  (562 139)  routing T_11_8.sp4_v_t_33 <X> T_11_8.lc_trk_g2_4
 (17 11)  (563 139)  (563 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (26 11)  (572 139)  (572 139)  routing T_11_8.lc_trk_g0_7 <X> T_11_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 139)  (575 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 139)  (576 139)  routing T_11_8.lc_trk_g0_6 <X> T_11_8.wire_logic_cluster/lc_5/in_1
 (32 11)  (578 139)  (578 139)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (579 139)  (579 139)  routing T_11_8.lc_trk_g3_4 <X> T_11_8.input_2_5
 (34 11)  (580 139)  (580 139)  routing T_11_8.lc_trk_g3_4 <X> T_11_8.input_2_5
 (14 14)  (560 142)  (560 142)  routing T_11_8.sp4_v_t_17 <X> T_11_8.lc_trk_g3_4
 (16 15)  (562 143)  (562 143)  routing T_11_8.sp4_v_t_17 <X> T_11_8.lc_trk_g3_4
 (17 15)  (563 143)  (563 143)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4


LogicTile_12_8

 (4 4)  (604 132)  (604 132)  routing T_12_8.sp4_v_t_38 <X> T_12_8.sp4_v_b_3
 (11 8)  (611 136)  (611 136)  routing T_12_8.sp4_v_t_37 <X> T_12_8.sp4_v_b_8
 (13 8)  (613 136)  (613 136)  routing T_12_8.sp4_v_t_37 <X> T_12_8.sp4_v_b_8
 (11 12)  (611 140)  (611 140)  routing T_12_8.sp4_v_t_38 <X> T_12_8.sp4_v_b_11
 (13 12)  (613 140)  (613 140)  routing T_12_8.sp4_v_t_38 <X> T_12_8.sp4_v_b_11


LogicTile_13_8

 (9 5)  (663 133)  (663 133)  routing T_13_8.sp4_v_t_41 <X> T_13_8.sp4_v_b_4


LogicTile_14_8



LogicTile_15_8

 (13 6)  (775 134)  (775 134)  routing T_15_8.sp4_v_b_5 <X> T_15_8.sp4_v_t_40


LogicTile_16_8

 (7 14)  (823 142)  (823 142)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_17_8

 (3 12)  (877 140)  (877 140)  routing T_17_8.sp12_v_t_22 <X> T_17_8.sp12_h_r_1


LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8

 (3 13)  (1147 141)  (1147 141)  routing T_22_8.sp12_h_l_22 <X> T_22_8.sp12_h_r_1


LogicTile_23_8



LogicTile_24_8

 (22 5)  (1274 133)  (1274 133)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1277 133)  (1277 133)  routing T_24_8.sp4_r_v_b_26 <X> T_24_8.lc_trk_g1_2
 (15 6)  (1267 134)  (1267 134)  routing T_24_8.sp12_h_r_5 <X> T_24_8.lc_trk_g1_5
 (17 6)  (1269 134)  (1269 134)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (1270 134)  (1270 134)  routing T_24_8.sp12_h_r_5 <X> T_24_8.lc_trk_g1_5
 (18 7)  (1270 135)  (1270 135)  routing T_24_8.sp12_h_r_5 <X> T_24_8.lc_trk_g1_5
 (26 8)  (1278 136)  (1278 136)  routing T_24_8.lc_trk_g1_5 <X> T_24_8.wire_logic_cluster/lc_4/in_0
 (32 8)  (1284 136)  (1284 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 136)  (1286 136)  routing T_24_8.lc_trk_g1_2 <X> T_24_8.wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 136)  (1288 136)  LC_4 Logic Functioning bit
 (38 8)  (1290 136)  (1290 136)  LC_4 Logic Functioning bit
 (53 8)  (1305 136)  (1305 136)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (27 9)  (1279 137)  (1279 137)  routing T_24_8.lc_trk_g1_5 <X> T_24_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 137)  (1281 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (1283 137)  (1283 137)  routing T_24_8.lc_trk_g1_2 <X> T_24_8.wire_logic_cluster/lc_4/in_3
 (37 9)  (1289 137)  (1289 137)  LC_4 Logic Functioning bit
 (39 9)  (1291 137)  (1291 137)  LC_4 Logic Functioning bit


RAM_Tile_25_8



LogicTile_26_8

 (16 0)  (1364 128)  (1364 128)  routing T_26_8.sp12_h_r_9 <X> T_26_8.lc_trk_g0_1
 (17 0)  (1365 128)  (1365 128)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (26 0)  (1374 128)  (1374 128)  routing T_26_8.lc_trk_g1_5 <X> T_26_8.wire_logic_cluster/lc_0/in_0
 (29 0)  (1377 128)  (1377 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (27 1)  (1375 129)  (1375 129)  routing T_26_8.lc_trk_g1_5 <X> T_26_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (1377 129)  (1377 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (36 1)  (1384 129)  (1384 129)  LC_0 Logic Functioning bit
 (38 1)  (1386 129)  (1386 129)  LC_0 Logic Functioning bit
 (41 1)  (1389 129)  (1389 129)  LC_0 Logic Functioning bit
 (43 1)  (1391 129)  (1391 129)  LC_0 Logic Functioning bit
 (46 1)  (1394 129)  (1394 129)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (17 6)  (1365 134)  (1365 134)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (1366 135)  (1366 135)  routing T_26_8.sp4_r_v_b_29 <X> T_26_8.lc_trk_g1_5


LogicTile_27_8



LogicTile_28_8

 (2 14)  (1458 142)  (1458 142)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_8



LogicTile_30_8

 (4 8)  (1568 136)  (1568 136)  routing T_30_8.sp4_h_l_37 <X> T_30_8.sp4_v_b_6
 (6 8)  (1570 136)  (1570 136)  routing T_30_8.sp4_h_l_37 <X> T_30_8.sp4_v_b_6
 (5 9)  (1569 137)  (1569 137)  routing T_30_8.sp4_h_l_37 <X> T_30_8.sp4_v_b_6


LogicTile_31_8

 (4 9)  (1622 137)  (1622 137)  routing T_31_8.sp4_h_l_47 <X> T_31_8.sp4_h_r_6
 (6 9)  (1624 137)  (1624 137)  routing T_31_8.sp4_h_l_47 <X> T_31_8.sp4_h_r_6


LogicTile_32_8



IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0

 (13 13)  (1739 141)  (1739 141)  routing T_33_8.span4_horz_19 <X> T_33_8.span4_vert_b_3
 (14 13)  (1740 141)  (1740 141)  routing T_33_8.span4_horz_19 <X> T_33_8.span4_vert_b_3


IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_11_7

 (3 6)  (549 118)  (549 118)  routing T_11_7.sp12_v_b_0 <X> T_11_7.sp12_v_t_23


LogicTile_12_7

 (3 6)  (603 118)  (603 118)  routing T_12_7.sp12_v_b_0 <X> T_12_7.sp12_v_t_23
 (3 8)  (603 120)  (603 120)  routing T_12_7.sp12_v_t_22 <X> T_12_7.sp12_v_b_1
 (19 10)  (619 122)  (619 122)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_13_7

 (8 1)  (662 113)  (662 113)  routing T_13_7.sp4_h_r_1 <X> T_13_7.sp4_v_b_1


LogicTile_16_7

 (17 2)  (833 114)  (833 114)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (31 4)  (847 116)  (847 116)  routing T_16_7.lc_trk_g0_5 <X> T_16_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 116)  (848 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (852 116)  (852 116)  LC_2 Logic Functioning bit
 (37 4)  (853 116)  (853 116)  LC_2 Logic Functioning bit
 (38 4)  (854 116)  (854 116)  LC_2 Logic Functioning bit
 (39 4)  (855 116)  (855 116)  LC_2 Logic Functioning bit
 (36 5)  (852 117)  (852 117)  LC_2 Logic Functioning bit
 (37 5)  (853 117)  (853 117)  LC_2 Logic Functioning bit
 (38 5)  (854 117)  (854 117)  LC_2 Logic Functioning bit
 (39 5)  (855 117)  (855 117)  LC_2 Logic Functioning bit
 (47 5)  (863 117)  (863 117)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (0 8)  (816 120)  (816 120)  routing T_16_7.glb_netwk_7 <X> T_16_7.glb2local_1
 (1 8)  (817 120)  (817 120)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_7 glb2local_1
 (0 9)  (816 121)  (816 121)  routing T_16_7.glb_netwk_7 <X> T_16_7.glb2local_1
 (1 9)  (817 121)  (817 121)  routing T_16_7.glb_netwk_7 <X> T_16_7.glb2local_1


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0



IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 98)  (0 98)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 105)  (1 105)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 105)  (0 105)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_6_6

 (3 5)  (291 101)  (291 101)  routing T_6_6.sp12_h_l_23 <X> T_6_6.sp12_h_r_0


RAM_Tile_8_6

 (3 5)  (399 101)  (399 101)  routing T_8_6.sp12_h_l_23 <X> T_8_6.sp12_h_r_0
 (2 12)  (398 108)  (398 108)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_11_6

 (10 7)  (556 103)  (556 103)  routing T_11_6.sp4_h_l_46 <X> T_11_6.sp4_v_t_41


LogicTile_18_6

 (3 7)  (931 103)  (931 103)  routing T_18_6.sp12_h_l_23 <X> T_18_6.sp12_v_t_23
 (2 12)  (930 108)  (930 108)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_20_6

 (3 5)  (1039 101)  (1039 101)  routing T_20_6.sp12_h_l_23 <X> T_20_6.sp12_h_r_0


LogicTile_21_6

 (12 0)  (1102 96)  (1102 96)  routing T_21_6.sp4_h_l_46 <X> T_21_6.sp4_h_r_2
 (13 1)  (1103 97)  (1103 97)  routing T_21_6.sp4_h_l_46 <X> T_21_6.sp4_h_r_2


LogicTile_24_6

 (2 0)  (1254 96)  (1254 96)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 6)  (1255 102)  (1255 102)  routing T_24_6.sp12_h_r_0 <X> T_24_6.sp12_v_t_23
 (3 7)  (1255 103)  (1255 103)  routing T_24_6.sp12_h_r_0 <X> T_24_6.sp12_v_t_23


RAM_Tile_25_6

 (12 3)  (1318 99)  (1318 99)  routing T_25_6.sp4_h_l_39 <X> T_25_6.sp4_v_t_39
 (4 9)  (1310 105)  (1310 105)  routing T_25_6.sp4_v_t_36 <X> T_25_6.sp4_h_r_6


LogicTile_27_6

 (19 4)  (1421 100)  (1421 100)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (12 7)  (1414 103)  (1414 103)  routing T_27_6.sp4_h_l_40 <X> T_27_6.sp4_v_t_40


LogicTile_29_6

 (4 0)  (1514 96)  (1514 96)  routing T_29_6.sp4_h_l_43 <X> T_29_6.sp4_v_b_0
 (6 0)  (1516 96)  (1516 96)  routing T_29_6.sp4_h_l_43 <X> T_29_6.sp4_v_b_0
 (5 1)  (1515 97)  (1515 97)  routing T_29_6.sp4_h_l_43 <X> T_29_6.sp4_v_b_0


IO_Tile_33_6

 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (14 3)  (1740 99)  (1740 99)  routing T_33_6.span4_vert_t_13 <X> T_33_6.span4_vert_b_1
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (17 5)  (1743 101)  (1743 101)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 105)  (1729 105)  IO control bit: IORIGHT_IE_0



IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 81)  (0 81)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 89)  (1 89)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit


LogicTile_6_5

 (2 4)  (290 84)  (290 84)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


RAM_Tile_8_5

 (2 8)  (398 88)  (398 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9
 (2 12)  (398 92)  (398 92)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_9_5

 (6 2)  (444 82)  (444 82)  routing T_9_5.sp4_h_l_42 <X> T_9_5.sp4_v_t_37


LogicTile_11_5

 (11 2)  (557 82)  (557 82)  routing T_11_5.sp4_h_l_44 <X> T_11_5.sp4_v_t_39
 (12 15)  (558 95)  (558 95)  routing T_11_5.sp4_h_l_46 <X> T_11_5.sp4_v_t_46


RAM_Tile_25_5

 (10 12)  (1316 92)  (1316 92)  routing T_25_5.sp4_v_t_40 <X> T_25_5.sp4_h_r_10


LogicTile_29_5

 (4 9)  (1514 89)  (1514 89)  routing T_29_5.sp4_h_l_47 <X> T_29_5.sp4_h_r_6
 (6 9)  (1516 89)  (1516 89)  routing T_29_5.sp4_h_l_47 <X> T_29_5.sp4_h_r_6


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (12 4)  (1738 84)  (1738 84)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 84)  (1739 84)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (12 5)  (1738 85)  (1738 85)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (14 7)  (1740 87)  (1740 87)  routing T_33_5.span4_vert_t_14 <X> T_33_5.span4_vert_b_2
 (12 10)  (1738 90)  (1738 90)  routing T_33_5.lc_trk_g1_6 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 90)  (1739 90)  routing T_33_5.lc_trk_g1_6 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (12 11)  (1738 91)  (1738 91)  routing T_33_5.lc_trk_g1_6 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1739 93)  (1739 93)  routing T_33_5.span4_horz_43 <X> T_33_5.span4_vert_b_3
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (4 14)  (1730 94)  (1730 94)  routing T_33_5.span4_vert_b_14 <X> T_33_5.lc_trk_g1_6
 (5 14)  (1731 94)  (1731 94)  routing T_33_5.span4_vert_b_15 <X> T_33_5.lc_trk_g1_7
 (7 14)  (1733 94)  (1733 94)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 94)  (1734 94)  routing T_33_5.span4_vert_b_15 <X> T_33_5.lc_trk_g1_7
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit
 (5 15)  (1731 95)  (1731 95)  routing T_33_5.span4_vert_b_14 <X> T_33_5.lc_trk_g1_6
 (7 15)  (1733 95)  (1733 95)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 66)  (0 66)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 73)  (1 73)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


RAM_Tile_8_4

 (3 7)  (399 71)  (399 71)  routing T_8_4.sp12_h_l_23 <X> T_8_4.sp12_v_t_23


LogicTile_9_4

 (3 12)  (441 76)  (441 76)  routing T_9_4.sp12_v_t_22 <X> T_9_4.sp12_h_r_1


LogicTile_10_4

 (3 7)  (495 71)  (495 71)  routing T_10_4.sp12_h_l_23 <X> T_10_4.sp12_v_t_23


LogicTile_12_4

 (11 0)  (611 64)  (611 64)  routing T_12_4.sp4_v_t_46 <X> T_12_4.sp4_v_b_2
 (12 1)  (612 65)  (612 65)  routing T_12_4.sp4_v_t_46 <X> T_12_4.sp4_v_b_2
 (6 8)  (606 72)  (606 72)  routing T_12_4.sp4_v_t_38 <X> T_12_4.sp4_v_b_6
 (13 8)  (613 72)  (613 72)  routing T_12_4.sp4_v_t_45 <X> T_12_4.sp4_v_b_8
 (5 9)  (605 73)  (605 73)  routing T_12_4.sp4_v_t_38 <X> T_12_4.sp4_v_b_6
 (9 12)  (609 76)  (609 76)  routing T_12_4.sp4_v_t_47 <X> T_12_4.sp4_h_r_10


LogicTile_13_4

 (4 0)  (658 64)  (658 64)  routing T_13_4.sp4_v_t_41 <X> T_13_4.sp4_v_b_0
 (6 0)  (660 64)  (660 64)  routing T_13_4.sp4_v_t_41 <X> T_13_4.sp4_v_b_0


LogicTile_15_4

 (11 6)  (773 70)  (773 70)  routing T_15_4.sp4_v_b_9 <X> T_15_4.sp4_v_t_40
 (13 6)  (775 70)  (775 70)  routing T_15_4.sp4_v_b_9 <X> T_15_4.sp4_v_t_40


LogicTile_16_4

 (8 13)  (824 77)  (824 77)  routing T_16_4.sp4_h_l_47 <X> T_16_4.sp4_v_b_10
 (9 13)  (825 77)  (825 77)  routing T_16_4.sp4_h_l_47 <X> T_16_4.sp4_v_b_10


LogicTile_21_4

 (3 13)  (1093 77)  (1093 77)  routing T_21_4.sp12_h_l_22 <X> T_21_4.sp12_h_r_1


LogicTile_26_4

 (1 3)  (1349 67)  (1349 67)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_29_4

 (4 1)  (1514 65)  (1514 65)  routing T_29_4.sp4_h_l_41 <X> T_29_4.sp4_h_r_0
 (6 1)  (1516 65)  (1516 65)  routing T_29_4.sp4_h_l_41 <X> T_29_4.sp4_h_r_0


LogicTile_30_4

 (4 8)  (1568 72)  (1568 72)  routing T_30_4.sp4_v_t_43 <X> T_30_4.sp4_v_b_6


IO_Tile_33_4

 (5 0)  (1731 64)  (1731 64)  routing T_33_4.span4_vert_b_9 <X> T_33_4.lc_trk_g0_1
 (7 0)  (1733 64)  (1733 64)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (1734 64)  (1734 64)  routing T_33_4.span4_vert_b_9 <X> T_33_4.lc_trk_g0_1
 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g0_6 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (12 5)  (1738 69)  (1738 69)  routing T_33_4.lc_trk_g0_6 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (12 6)  (1738 70)  (1738 70)  routing T_33_4.span4_horz_37 <X> T_33_4.span4_vert_t_14
 (4 7)  (1730 71)  (1730 71)  routing T_33_4.span4_vert_b_6 <X> T_33_4.lc_trk_g0_6
 (5 7)  (1731 71)  (1731 71)  routing T_33_4.span4_vert_b_6 <X> T_33_4.lc_trk_g0_6
 (7 7)  (1733 71)  (1733 71)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0



LogicTile_13_3

 (8 5)  (662 53)  (662 53)  routing T_13_3.sp4_v_t_36 <X> T_13_3.sp4_v_b_4
 (10 5)  (664 53)  (664 53)  routing T_13_3.sp4_v_t_36 <X> T_13_3.sp4_v_b_4
 (19 6)  (673 54)  (673 54)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_20_3

 (11 12)  (1047 60)  (1047 60)  routing T_20_3.sp4_h_r_6 <X> T_20_3.sp4_v_b_11


LogicTile_21_3

 (2 6)  (1092 54)  (1092 54)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_26_3

 (3 10)  (1351 58)  (1351 58)  routing T_26_3.sp12_v_t_22 <X> T_26_3.sp12_h_l_22


LogicTile_27_3

 (8 9)  (1410 57)  (1410 57)  routing T_27_3.sp4_v_t_41 <X> T_27_3.sp4_v_b_7
 (10 9)  (1412 57)  (1412 57)  routing T_27_3.sp4_v_t_41 <X> T_27_3.sp4_v_b_7


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 50)  (1731 50)  routing T_33_3.span4_vert_b_11 <X> T_33_3.lc_trk_g0_3
 (7 2)  (1733 50)  (1733 50)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 50)  (1734 50)  routing T_33_3.span4_vert_b_11 <X> T_33_3.lc_trk_g0_3
 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (12 11)  (1738 59)  (1738 59)  routing T_33_3.lc_trk_g0_3 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



LogicTile_19_2

 (3 12)  (985 44)  (985 44)  routing T_19_2.sp12_v_t_22 <X> T_19_2.sp12_h_r_1


LogicTile_26_2

 (2 6)  (1350 38)  (1350 38)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_29_2

 (13 5)  (1523 37)  (1523 37)  routing T_29_2.sp4_v_t_37 <X> T_29_2.sp4_h_r_5
 (4 8)  (1514 40)  (1514 40)  routing T_29_2.sp4_h_l_43 <X> T_29_2.sp4_v_b_6
 (5 9)  (1515 41)  (1515 41)  routing T_29_2.sp4_h_l_43 <X> T_29_2.sp4_v_b_6


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (12 4)  (1738 36)  (1738 36)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (12 5)  (1738 37)  (1738 37)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (4 8)  (1730 40)  (1730 40)  routing T_33_2.span4_horz_40 <X> T_33_2.lc_trk_g1_0
 (4 9)  (1730 41)  (1730 41)  routing T_33_2.span4_horz_40 <X> T_33_2.lc_trk_g1_0
 (5 9)  (1731 41)  (1731 41)  routing T_33_2.span4_horz_40 <X> T_33_2.lc_trk_g1_0
 (6 9)  (1732 41)  (1732 41)  routing T_33_2.span4_horz_40 <X> T_33_2.lc_trk_g1_0
 (7 9)  (1733 41)  (1733 41)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_40 lc_trk_g1_0
 (12 10)  (1738 42)  (1738 42)  routing T_33_2.lc_trk_g1_0 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (5 14)  (1731 46)  (1731 46)  routing T_33_2.span4_vert_b_7 <X> T_33_2.lc_trk_g1_7
 (7 14)  (1733 46)  (1733 46)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit
 (8 15)  (1734 47)  (1734 47)  routing T_33_2.span4_vert_b_7 <X> T_33_2.lc_trk_g1_7


IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0



LogicTile_4_1

 (3 6)  (183 22)  (183 22)  routing T_4_1.sp12_v_b_0 <X> T_4_1.sp12_v_t_23


LogicTile_11_1

 (3 4)  (549 20)  (549 20)  routing T_11_1.sp12_v_t_23 <X> T_11_1.sp12_h_r_0


LogicTile_12_1

 (3 6)  (603 22)  (603 22)  routing T_12_1.sp12_v_b_0 <X> T_12_1.sp12_v_t_23


LogicTile_16_1

 (3 6)  (819 22)  (819 22)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_v_t_23
 (3 7)  (819 23)  (819 23)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_v_t_23


LogicTile_21_1

 (2 12)  (1092 28)  (1092 28)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_24_1

 (13 12)  (1265 28)  (1265 28)  routing T_24_1.sp4_h_l_46 <X> T_24_1.sp4_v_b_11
 (12 13)  (1264 29)  (1264 29)  routing T_24_1.sp4_h_l_46 <X> T_24_1.sp4_v_b_11


LogicTile_28_1

 (3 3)  (1459 19)  (1459 19)  routing T_28_1.sp12_v_b_0 <X> T_28_1.sp12_h_l_23
 (3 6)  (1459 22)  (1459 22)  routing T_28_1.sp12_v_b_0 <X> T_28_1.sp12_v_t_23


IO_Tile_33_1

 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0



GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6
 (1 0)  (871 271)  (871 271)  routing T_0_0.padin_7 <X> T_0_0.glb_netwk_7
 (1 2)  (871 273)  (871 273)  routing T_0_0.padin_5 <X> T_0_0.glb_netwk_5
 (1 3)  (871 272)  (871 272)  routing T_0_0.padin_3 <X> T_0_0.glb_netwk_3


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (17 1)  (185 14)  (185 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0

 (3 9)  (207 6)  (207 6)  IO control bit: IODOWN_IE_0



IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0



IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0



IO_Tile_8_0

 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0



IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (5 2)  (563 12)  (563 12)  routing T_11_0.span4_horz_r_11 <X> T_11_0.lc_trk_g0_3
 (7 2)  (565 12)  (565 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_11 lc_trk_g0_3
 (8 2)  (566 12)  (566 12)  routing T_11_0.span4_horz_r_11 <X> T_11_0.lc_trk_g0_3
 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (573 8)  (573 8)  IO control bit: BIODOWN_IE_1

 (6 8)  (564 7)  (564 7)  routing T_11_0.span12_vert_17 <X> T_11_0.lc_trk_g1_1
 (7 8)  (565 7)  (565 7)  Enable bit of Mux _local_links/g1_mux_1 => span12_vert_17 lc_trk_g1_1
 (8 9)  (566 6)  (566 6)  routing T_11_0.span12_vert_17 <X> T_11_0.lc_trk_g1_1
 (17 9)  (551 6)  (551 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (11 10)  (579 4)  (579 4)  routing T_11_0.lc_trk_g1_1 <X> T_11_0.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (11 11)  (579 5)  (579 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (580 5)  (580 5)  routing T_11_0.lc_trk_g0_3 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (17 14)  (551 0)  (551 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (17 1)  (605 14)  (605 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (6 4)  (618 11)  (618 11)  routing T_12_0.span12_vert_13 <X> T_12_0.lc_trk_g0_5
 (7 4)  (619 11)  (619 11)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_13 lc_trk_g0_5
 (10 4)  (632 11)  (632 11)  routing T_12_0.lc_trk_g0_7 <X> T_12_0.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (634 11)  (634 11)  routing T_12_0.lc_trk_g1_5 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (635 11)  (635 11)  routing T_12_0.lc_trk_g1_5 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (605 11)  (605 11)  IOB_0 IO Functioning bit
 (10 5)  (632 10)  (632 10)  routing T_12_0.lc_trk_g0_7 <X> T_12_0.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (633 10)  (633 10)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (635 10)  (635 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (627 8)  (627 8)  IO control bit: BIODOWN_IE_1

 (5 6)  (617 8)  (617 8)  routing T_12_0.span4_vert_39 <X> T_12_0.lc_trk_g0_7
 (6 6)  (618 8)  (618 8)  routing T_12_0.span4_vert_39 <X> T_12_0.lc_trk_g0_7
 (7 6)  (619 8)  (619 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_39 lc_trk_g0_7
 (8 6)  (620 8)  (620 8)  routing T_12_0.span4_vert_39 <X> T_12_0.lc_trk_g0_7
 (3 9)  (627 6)  (627 6)  IO control bit: BIODOWN_IE_0

 (17 9)  (605 6)  (605 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (10 10)  (632 4)  (632 4)  routing T_12_0.lc_trk_g1_7 <X> T_12_0.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (633 4)  (633 4)  routing T_12_0.lc_trk_g1_7 <X> T_12_0.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (635 4)  (635 4)  routing T_12_0.lc_trk_g0_5 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (10 11)  (632 5)  (632 5)  routing T_12_0.lc_trk_g1_7 <X> T_12_0.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (633 5)  (633 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (617 3)  (617 3)  routing T_12_0.span4_vert_45 <X> T_12_0.lc_trk_g1_5
 (6 12)  (618 3)  (618 3)  routing T_12_0.span4_vert_45 <X> T_12_0.lc_trk_g1_5
 (7 12)  (619 3)  (619 3)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_45 lc_trk_g1_5
 (8 12)  (620 3)  (620 3)  routing T_12_0.span4_vert_45 <X> T_12_0.lc_trk_g1_5
 (8 13)  (620 2)  (620 2)  routing T_12_0.span4_vert_45 <X> T_12_0.lc_trk_g1_5
 (13 13)  (635 2)  (635 2)  routing T_12_0.span4_vert_43 <X> T_12_0.span4_horz_r_3
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (5 14)  (617 0)  (617 0)  routing T_12_0.span4_vert_39 <X> T_12_0.lc_trk_g1_7
 (6 14)  (618 0)  (618 0)  routing T_12_0.span4_vert_39 <X> T_12_0.lc_trk_g1_7
 (7 14)  (619 0)  (619 0)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_39 lc_trk_g1_7
 (8 14)  (620 0)  (620 0)  routing T_12_0.span4_vert_39 <X> T_12_0.lc_trk_g1_7
 (17 14)  (605 0)  (605 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0

 (13 7)  (689 9)  (689 9)  routing T_13_0.span4_vert_37 <X> T_13_0.span4_horz_r_2
 (12 12)  (688 3)  (688 3)  routing T_13_0.span4_vert_43 <X> T_13_0.span4_horz_l_15
 (4 13)  (670 2)  (670 2)  routing T_13_0.span4_vert_28 <X> T_13_0.lc_trk_g1_4
 (5 13)  (671 2)  (671 2)  routing T_13_0.span4_vert_28 <X> T_13_0.lc_trk_g1_4
 (6 13)  (672 2)  (672 2)  routing T_13_0.span4_vert_28 <X> T_13_0.lc_trk_g1_4
 (7 13)  (673 2)  (673 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_28 lc_trk_g1_4


IO_Tile_14_0

 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 4)  (734 11)  (734 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_7

 (3 4)  (735 11)  (735 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_8

 (3 5)  (735 10)  (735 10)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_6

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0



IO_Tile_15_0

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (3 6)  (789 8)  (789 8)  IO control bit: IODOWN_IE_1

 (4 10)  (778 4)  (778 4)  routing T_15_0.span4_horz_r_10 <X> T_15_0.lc_trk_g1_2
 (10 10)  (794 4)  (794 4)  routing T_15_0.lc_trk_g1_7 <X> T_15_0.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (795 4)  (795 4)  routing T_15_0.lc_trk_g1_7 <X> T_15_0.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (796 4)  (796 4)  routing T_15_0.lc_trk_g1_2 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (0 11)  (785 5)  (785 5)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_44
 (5 11)  (779 5)  (779 5)  routing T_15_0.span4_horz_r_10 <X> T_15_0.lc_trk_g1_2
 (7 11)  (781 5)  (781 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_10 lc_trk_g1_2
 (10 11)  (794 5)  (794 5)  routing T_15_0.lc_trk_g1_7 <X> T_15_0.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (795 5)  (795 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (796 5)  (796 5)  routing T_15_0.lc_trk_g1_2 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (5 14)  (779 0)  (779 0)  routing T_15_0.span4_horz_r_15 <X> T_15_0.lc_trk_g1_7
 (7 14)  (781 0)  (781 0)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_15 lc_trk_g1_7
 (8 14)  (782 0)  (782 0)  routing T_15_0.span4_horz_r_15 <X> T_15_0.lc_trk_g1_7
 (17 14)  (767 0)  (767 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (12 4)  (850 11)  (850 11)  routing T_16_0.lc_trk_g1_7 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (851 11)  (851 11)  routing T_16_0.lc_trk_g1_7 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (12 5)  (850 10)  (850 10)  routing T_16_0.lc_trk_g1_7 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (5 14)  (833 0)  (833 0)  routing T_16_0.span4_vert_47 <X> T_16_0.lc_trk_g1_7
 (6 14)  (834 0)  (834 0)  routing T_16_0.span4_vert_47 <X> T_16_0.lc_trk_g1_7
 (7 14)  (835 0)  (835 0)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_47 lc_trk_g1_7
 (8 14)  (836 0)  (836 0)  routing T_16_0.span4_vert_47 <X> T_16_0.lc_trk_g1_7
 (8 15)  (836 1)  (836 1)  routing T_16_0.span4_vert_47 <X> T_16_0.lc_trk_g1_7


IO_Tile_17_0

 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (955 12)  (955 12)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_5

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0



IO_Tile_20_0

 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (5 2)  (1053 12)  (1053 12)  routing T_20_0.span4_vert_35 <X> T_20_0.lc_trk_g0_3
 (6 2)  (1054 12)  (1054 12)  routing T_20_0.span4_vert_35 <X> T_20_0.lc_trk_g0_3
 (7 2)  (1055 12)  (1055 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_35 lc_trk_g0_3
 (8 2)  (1056 12)  (1056 12)  routing T_20_0.span4_vert_35 <X> T_20_0.lc_trk_g0_3
 (14 4)  (1072 11)  (1072 11)  routing T_20_0.lc_trk_g0_3 <X> T_20_0.fabout
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 fabout
 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0



IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0



IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0



IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (12 4)  (1286 11)  (1286 11)  routing T_24_0.lc_trk_g1_3 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (12 5)  (1286 10)  (1286 10)  routing T_24_0.lc_trk_g1_3 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (6 10)  (1270 4)  (1270 4)  routing T_24_0.span4_vert_11 <X> T_24_0.lc_trk_g1_3
 (7 10)  (1271 4)  (1271 4)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_11 lc_trk_g1_3
 (8 10)  (1272 4)  (1272 4)  routing T_24_0.span4_vert_11 <X> T_24_0.lc_trk_g1_3
 (8 11)  (1272 5)  (1272 5)  routing T_24_0.span4_vert_11 <X> T_24_0.lc_trk_g1_3


IO_Tile_25_0

 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0



IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0



IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (13 3)  (1437 13)  (1437 13)  routing T_27_0.span4_vert_31 <X> T_27_0.span4_horz_r_1
 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (17 1)  (1461 14)  (1461 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (17 5)  (1461 10)  (1461 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0

 (3 9)  (1483 6)  (1483 6)  IO control bit: IODOWN_IE_0



IO_Tile_29_0

 (16 0)  (1514 15)  (1514 15)  IOB_0 IO Functioning bit
 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (5 2)  (1527 12)  (1527 12)  routing T_29_0.span4_vert_19 <X> T_29_0.lc_trk_g0_3
 (6 2)  (1528 12)  (1528 12)  routing T_29_0.span4_vert_19 <X> T_29_0.lc_trk_g0_3
 (7 2)  (1529 12)  (1529 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_19 lc_trk_g0_3
 (17 3)  (1515 13)  (1515 13)  IOB_0 IO Functioning bit
 (12 4)  (1544 11)  (1544 11)  routing T_29_0.lc_trk_g1_1 <X> T_29_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1514 11)  (1514 11)  IOB_0 IO Functioning bit
 (13 5)  (1545 10)  (1545 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0

 (5 8)  (1527 7)  (1527 7)  routing T_29_0.span4_horz_r_9 <X> T_29_0.lc_trk_g1_1
 (7 8)  (1529 7)  (1529 7)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (1530 7)  (1530 7)  routing T_29_0.span4_horz_r_9 <X> T_29_0.lc_trk_g1_1
 (16 10)  (1514 4)  (1514 4)  IOB_1 IO Functioning bit
 (12 11)  (1544 5)  (1544 5)  routing T_29_0.lc_trk_g0_3 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 5)  (1545 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 2)  (1515 2)  IOB_1 IO Functioning bit
 (16 14)  (1514 0)  (1514 0)  IOB_1 IO Functioning bit


IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0

 (13 13)  (1599 2)  (1599 2)  routing T_30_0.span4_vert_43 <X> T_30_0.span4_horz_r_3


IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0



IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


