// Seed: 1070281610
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5, id_6;
  localparam id_7 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout logic [7:0] id_3;
  output wire id_2;
  inout logic [7:0] id_1;
  assign id_2 = 1;
  parameter id_4 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  always @(posedge 1 == id_4) id_3[-1'b0] = 1;
  logic [1 'b0 : 1] id_5 = -1'b0;
  wire id_6;
  logic [7:0] id_7;
  wire id_8;
  assign id_7[-1 :-1] = id_3;
endmodule
