@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\btn_ctl.v":42:9:42:15|Removing wire btn_deb, as there is no assignment to it.
@W: CL279 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\btn_ctl.v":147:4:147:9|Pruning register bits 7 to 3 of pattern_set[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\sync_vg.v":141:4:141:9|Pruning register bit 12 of y_out[12:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\sync_vg.v":133:4:133:9|Pruning register bit 12 of v_count_out[12:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\sync_vg.v":141:4:141:9|Pruning register bit 12 of y_out[12:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\sync_vg.v":133:4:133:9|Pruning register bit 12 of v_count_out[12:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CS263 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\hdmi_out_top.v":169:33:169:37|Port-width mismatch for port y_out. The port definition is 13 bits, but the actual port connection bit width is 12. Adjust either the definition or the instantiation of this port.
@W: CS263 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\hdmi_out_top.v":231:33:231:38|Port-width mismatch for port y_out. The port definition is 13 bits, but the actual port connection bit width is 12. Adjust either the definition or the instantiation of this port.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\top.v":44:20:44:26|Removing wire lcd_pwm, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\top.v":55:20:55:29|Removing wire tmds_clk_n, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\top.v":56:20:56:29|Removing wire tmds_clk_p, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\top.v":57:20:57:30|Removing wire tmds_data_n, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\top.v":58:20:58:30|Removing wire tmds_data_p, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\top.v":77:10:77:17|Removing wire tmds_clk, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\top.v":78:14:78:22|Removing wire tmds_data, as there is no assignment to it.
@W: CL318 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\top.v":44:20:44:26|*Output lcd_pwm has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\top.v":55:20:55:29|*Output tmds_clk_n has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\top.v":56:20:56:29|*Output tmds_clk_p has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\top.v":57:20:57:30|*Output tmds_data_n has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\top.v":58:20:58:30|*Output tmds_data_p has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL158 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\top.v":47:20:47:26|Inout lcd_sda is unused
@W: CL260 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\tmds_encoder.v":91:4:91:9|Pruning register bit 0 of n0q_m[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\tmds_encoder.v":140:4:140:9|Pruning register bit 0 of cnt[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\sync_vg.v":72:4:72:9|Pruning register bit 11 of h_count[11:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\sync_vg.v":141:4:141:9|Pruning register bit 11 of x_out[11:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\sync_vg.v":133:4:133:9|Pruning register bit 11 of h_count_out[11:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\sync_vg.v":141:4:141:9|Pruning register bit 10 of x_out[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\sync_vg.v":72:4:72:9|Pruning register bit 11 of h_count[11:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\sync_vg.v":141:4:141:9|Pruning register bit 11 of x_out[11:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\sync_vg.v":133:4:133:9|Pruning register bit 11 of h_count_out[11:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\btn_ctl.v":79:4:79:9|Pruning register bits 7 to 1 of red[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\btn_ctl.v":79:4:79:9|Pruning register bits 7 to 1 of green[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\btn_ctl.v":79:4:79:9|Pruning register bits 7 to 1 of blue[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL249 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\led.v":50:4:50:9|Initial value is not supported on state machine led_status

