Platform,PWM Type,Decoder Type,Filter Type,PWM Location,Encoder Location,Image Processing Location,Control Loop Location
DE10-Avalon,Edge PWM,Edge Decoder,HSV,CPU,CPU,CPU,CPU
DE10-Avalon,Edge PWM,Edge Decoder,HSV,CPU,CPU,CPU,FPGA
DE10-Avalon,Edge PWM,Edge Decoder,HSV,CPU,CPU,FPGA,CPU
DE10-Avalon,Edge PWM,Edge Decoder,HSV,CPU,CPU,FPGA,FPGA
DE10-Avalon,Edge PWM,Edge Decoder,HSV,CPU,FPGA,CPU,CPU
DE10-Avalon,Edge PWM,Edge Decoder,HSV,CPU,FPGA,CPU,FPGA
DE10-Avalon,Edge PWM,Edge Decoder,HSV,CPU,FPGA,FPGA,CPU
DE10-Avalon,Edge PWM,Edge Decoder,HSV,CPU,FPGA,FPGA,FPGA
DE10-Avalon,Edge PWM,Edge Decoder,HSV,FPGA,CPU,CPU,CPU
DE10-Avalon,Edge PWM,Edge Decoder,HSV,FPGA,CPU,CPU,FPGA
DE10-Avalon,Edge PWM,Edge Decoder,HSV,FPGA,CPU,FPGA,CPU
DE10-Avalon,Edge PWM,Edge Decoder,HSV,FPGA,CPU,FPGA,FPGA
DE10-Avalon,Edge PWM,Edge Decoder,HSV,FPGA,FPGA,CPU,CPU
DE10-Avalon,Edge PWM,Edge Decoder,HSV,FPGA,FPGA,CPU,FPGA
DE10-Avalon,Edge PWM,Edge Decoder,HSV,FPGA,FPGA,FPGA,CPU
DE10-Avalon,Edge PWM,Edge Decoder,HSV,FPGA,FPGA,FPGA,FPGA
DE10-Avalon,Edge PWM,Edge Decoder,YUV,CPU,CPU,CPU,CPU
DE10-Avalon,Edge PWM,Edge Decoder,YUV,CPU,CPU,CPU,FPGA
DE10-Avalon,Edge PWM,Edge Decoder,YUV,CPU,CPU,FPGA,CPU
DE10-Avalon,Edge PWM,Edge Decoder,YUV,CPU,CPU,FPGA,FPGA
DE10-Avalon,Edge PWM,Edge Decoder,YUV,CPU,FPGA,CPU,CPU
DE10-Avalon,Edge PWM,Edge Decoder,YUV,CPU,FPGA,CPU,FPGA
DE10-Avalon,Edge PWM,Edge Decoder,YUV,CPU,FPGA,FPGA,CPU
DE10-Avalon,Edge PWM,Edge Decoder,YUV,CPU,FPGA,FPGA,FPGA
DE10-Avalon,Edge PWM,Edge Decoder,YUV,FPGA,CPU,CPU,CPU
DE10-Avalon,Edge PWM,Edge Decoder,YUV,FPGA,CPU,CPU,FPGA
DE10-Avalon,Edge PWM,Edge Decoder,YUV,FPGA,CPU,FPGA,CPU
DE10-Avalon,Edge PWM,Edge Decoder,YUV,FPGA,CPU,FPGA,FPGA
DE10-Avalon,Edge PWM,Edge Decoder,YUV,FPGA,FPGA,CPU,CPU
DE10-Avalon,Edge PWM,Edge Decoder,YUV,FPGA,FPGA,CPU,FPGA
DE10-Avalon,Edge PWM,Edge Decoder,YUV,FPGA,FPGA,FPGA,CPU
DE10-Avalon,Edge PWM,Edge Decoder,YUV,FPGA,FPGA,FPGA,FPGA
DE10-Avalon,Edge PWM,LUT Decoder,HSV,CPU,CPU,CPU,CPU
DE10-Avalon,Edge PWM,LUT Decoder,HSV,CPU,CPU,CPU,FPGA
DE10-Avalon,Edge PWM,LUT Decoder,HSV,CPU,CPU,FPGA,CPU
DE10-Avalon,Edge PWM,LUT Decoder,HSV,CPU,CPU,FPGA,FPGA
DE10-Avalon,Edge PWM,LUT Decoder,HSV,CPU,FPGA,CPU,CPU
DE10-Avalon,Edge PWM,LUT Decoder,HSV,CPU,FPGA,CPU,FPGA
DE10-Avalon,Edge PWM,LUT Decoder,HSV,CPU,FPGA,FPGA,CPU
DE10-Avalon,Edge PWM,LUT Decoder,HSV,CPU,FPGA,FPGA,FPGA
DE10-Avalon,Edge PWM,LUT Decoder,HSV,FPGA,CPU,CPU,CPU
DE10-Avalon,Edge PWM,LUT Decoder,HSV,FPGA,CPU,CPU,FPGA
DE10-Avalon,Edge PWM,LUT Decoder,HSV,FPGA,CPU,FPGA,CPU
DE10-Avalon,Edge PWM,LUT Decoder,HSV,FPGA,CPU,FPGA,FPGA
DE10-Avalon,Edge PWM,LUT Decoder,HSV,FPGA,FPGA,CPU,CPU
DE10-Avalon,Edge PWM,LUT Decoder,HSV,FPGA,FPGA,CPU,FPGA
DE10-Avalon,Edge PWM,LUT Decoder,HSV,FPGA,FPGA,FPGA,CPU
DE10-Avalon,Edge PWM,LUT Decoder,HSV,FPGA,FPGA,FPGA,FPGA
DE10-Avalon,Edge PWM,LUT Decoder,YUV,CPU,CPU,CPU,CPU
DE10-Avalon,Edge PWM,LUT Decoder,YUV,CPU,CPU,CPU,FPGA
DE10-Avalon,Edge PWM,LUT Decoder,YUV,CPU,CPU,FPGA,CPU
DE10-Avalon,Edge PWM,LUT Decoder,YUV,CPU,CPU,FPGA,FPGA
DE10-Avalon,Edge PWM,LUT Decoder,YUV,CPU,FPGA,CPU,CPU
DE10-Avalon,Edge PWM,LUT Decoder,YUV,CPU,FPGA,CPU,FPGA
DE10-Avalon,Edge PWM,LUT Decoder,YUV,CPU,FPGA,FPGA,CPU
DE10-Avalon,Edge PWM,LUT Decoder,YUV,CPU,FPGA,FPGA,FPGA
DE10-Avalon,Edge PWM,LUT Decoder,YUV,FPGA,CPU,CPU,CPU
DE10-Avalon,Edge PWM,LUT Decoder,YUV,FPGA,CPU,CPU,FPGA
DE10-Avalon,Edge PWM,LUT Decoder,YUV,FPGA,CPU,FPGA,CPU
DE10-Avalon,Edge PWM,LUT Decoder,YUV,FPGA,CPU,FPGA,FPGA
DE10-Avalon,Edge PWM,LUT Decoder,YUV,FPGA,FPGA,CPU,CPU
DE10-Avalon,Edge PWM,LUT Decoder,YUV,FPGA,FPGA,CPU,FPGA
DE10-Avalon,Edge PWM,LUT Decoder,YUV,FPGA,FPGA,FPGA,CPU
DE10-Avalon,Edge PWM,LUT Decoder,YUV,FPGA,FPGA,FPGA,FPGA
DE10-Avalon,Center PWM,Edge Decoder,HSV,CPU,CPU,CPU,CPU
DE10-Avalon,Center PWM,Edge Decoder,HSV,CPU,CPU,CPU,FPGA
DE10-Avalon,Center PWM,Edge Decoder,HSV,CPU,CPU,FPGA,CPU
DE10-Avalon,Center PWM,Edge Decoder,HSV,CPU,CPU,FPGA,FPGA
DE10-Avalon,Center PWM,Edge Decoder,HSV,CPU,FPGA,CPU,CPU
DE10-Avalon,Center PWM,Edge Decoder,HSV,CPU,FPGA,CPU,FPGA
DE10-Avalon,Center PWM,Edge Decoder,HSV,CPU,FPGA,FPGA,CPU
DE10-Avalon,Center PWM,Edge Decoder,HSV,CPU,FPGA,FPGA,FPGA
DE10-Avalon,Center PWM,Edge Decoder,HSV,FPGA,CPU,CPU,CPU
DE10-Avalon,Center PWM,Edge Decoder,HSV,FPGA,CPU,CPU,FPGA
DE10-Avalon,Center PWM,Edge Decoder,HSV,FPGA,CPU,FPGA,CPU
DE10-Avalon,Center PWM,Edge Decoder,HSV,FPGA,CPU,FPGA,FPGA
DE10-Avalon,Center PWM,Edge Decoder,HSV,FPGA,FPGA,CPU,CPU
DE10-Avalon,Center PWM,Edge Decoder,HSV,FPGA,FPGA,CPU,FPGA
DE10-Avalon,Center PWM,Edge Decoder,HSV,FPGA,FPGA,FPGA,CPU
DE10-Avalon,Center PWM,Edge Decoder,HSV,FPGA,FPGA,FPGA,FPGA
DE10-Avalon,Center PWM,Edge Decoder,YUV,CPU,CPU,CPU,CPU
DE10-Avalon,Center PWM,Edge Decoder,YUV,CPU,CPU,CPU,FPGA
DE10-Avalon,Center PWM,Edge Decoder,YUV,CPU,CPU,FPGA,CPU
DE10-Avalon,Center PWM,Edge Decoder,YUV,CPU,CPU,FPGA,FPGA
DE10-Avalon,Center PWM,Edge Decoder,YUV,CPU,FPGA,CPU,CPU
DE10-Avalon,Center PWM,Edge Decoder,YUV,CPU,FPGA,CPU,FPGA
DE10-Avalon,Center PWM,Edge Decoder,YUV,CPU,FPGA,FPGA,CPU
DE10-Avalon,Center PWM,Edge Decoder,YUV,CPU,FPGA,FPGA,FPGA
DE10-Avalon,Center PWM,Edge Decoder,YUV,FPGA,CPU,CPU,CPU
DE10-Avalon,Center PWM,Edge Decoder,YUV,FPGA,CPU,CPU,FPGA
DE10-Avalon,Center PWM,Edge Decoder,YUV,FPGA,CPU,FPGA,CPU
DE10-Avalon,Center PWM,Edge Decoder,YUV,FPGA,CPU,FPGA,FPGA
DE10-Avalon,Center PWM,Edge Decoder,YUV,FPGA,FPGA,CPU,CPU
DE10-Avalon,Center PWM,Edge Decoder,YUV,FPGA,FPGA,CPU,FPGA
DE10-Avalon,Center PWM,Edge Decoder,YUV,FPGA,FPGA,FPGA,CPU
DE10-Avalon,Center PWM,Edge Decoder,YUV,FPGA,FPGA,FPGA,FPGA
DE10-Avalon,Center PWM,LUT Decoder,HSV,CPU,CPU,CPU,CPU
DE10-Avalon,Center PWM,LUT Decoder,HSV,CPU,CPU,CPU,FPGA
DE10-Avalon,Center PWM,LUT Decoder,HSV,CPU,CPU,FPGA,CPU
DE10-Avalon,Center PWM,LUT Decoder,HSV,CPU,CPU,FPGA,FPGA
DE10-Avalon,Center PWM,LUT Decoder,HSV,CPU,FPGA,CPU,CPU
DE10-Avalon,Center PWM,LUT Decoder,HSV,CPU,FPGA,CPU,FPGA
DE10-Avalon,Center PWM,LUT Decoder,HSV,CPU,FPGA,FPGA,CPU
DE10-Avalon,Center PWM,LUT Decoder,HSV,CPU,FPGA,FPGA,FPGA
DE10-Avalon,Center PWM,LUT Decoder,HSV,FPGA,CPU,CPU,CPU
DE10-Avalon,Center PWM,LUT Decoder,HSV,FPGA,CPU,CPU,FPGA
DE10-Avalon,Center PWM,LUT Decoder,HSV,FPGA,CPU,FPGA,CPU
DE10-Avalon,Center PWM,LUT Decoder,HSV,FPGA,CPU,FPGA,FPGA
DE10-Avalon,Center PWM,LUT Decoder,HSV,FPGA,FPGA,CPU,CPU
DE10-Avalon,Center PWM,LUT Decoder,HSV,FPGA,FPGA,CPU,FPGA
DE10-Avalon,Center PWM,LUT Decoder,HSV,FPGA,FPGA,FPGA,CPU
DE10-Avalon,Center PWM,LUT Decoder,HSV,FPGA,FPGA,FPGA,FPGA
DE10-Avalon,Center PWM,LUT Decoder,YUV,CPU,CPU,CPU,CPU
DE10-Avalon,Center PWM,LUT Decoder,YUV,CPU,CPU,CPU,FPGA
DE10-Avalon,Center PWM,LUT Decoder,YUV,CPU,CPU,FPGA,CPU
DE10-Avalon,Center PWM,LUT Decoder,YUV,CPU,CPU,FPGA,FPGA
DE10-Avalon,Center PWM,LUT Decoder,YUV,CPU,FPGA,CPU,CPU
DE10-Avalon,Center PWM,LUT Decoder,YUV,CPU,FPGA,CPU,FPGA
DE10-Avalon,Center PWM,LUT Decoder,YUV,CPU,FPGA,FPGA,CPU
DE10-Avalon,Center PWM,LUT Decoder,YUV,CPU,FPGA,FPGA,FPGA
DE10-Avalon,Center PWM,LUT Decoder,YUV,FPGA,CPU,CPU,CPU
DE10-Avalon,Center PWM,LUT Decoder,YUV,FPGA,CPU,CPU,FPGA
DE10-Avalon,Center PWM,LUT Decoder,YUV,FPGA,CPU,FPGA,CPU
DE10-Avalon,Center PWM,LUT Decoder,YUV,FPGA,CPU,FPGA,FPGA
DE10-Avalon,Center PWM,LUT Decoder,YUV,FPGA,FPGA,CPU,CPU
DE10-Avalon,Center PWM,LUT Decoder,YUV,FPGA,FPGA,CPU,FPGA
DE10-Avalon,Center PWM,LUT Decoder,YUV,FPGA,FPGA,FPGA,CPU
DE10-Avalon,Center PWM,LUT Decoder,YUV,FPGA,FPGA,FPGA,FPGA
RPi-SPI,Edge PWM,Edge Decoder,HSV,CPU,CPU,CPU,CPU
RPi-SPI,Edge PWM,Edge Decoder,HSV,CPU,CPU,CPU,FPGA
RPi-SPI,Edge PWM,Edge Decoder,HSV,CPU,CPU,FPGA,CPU
RPi-SPI,Edge PWM,Edge Decoder,HSV,CPU,CPU,FPGA,FPGA
RPi-SPI,Edge PWM,Edge Decoder,HSV,CPU,FPGA,CPU,CPU
RPi-SPI,Edge PWM,Edge Decoder,HSV,CPU,FPGA,CPU,FPGA
RPi-SPI,Edge PWM,Edge Decoder,HSV,CPU,FPGA,FPGA,CPU
RPi-SPI,Edge PWM,Edge Decoder,HSV,CPU,FPGA,FPGA,FPGA
RPi-SPI,Edge PWM,Edge Decoder,HSV,FPGA,CPU,CPU,CPU
RPi-SPI,Edge PWM,Edge Decoder,HSV,FPGA,CPU,CPU,FPGA
RPi-SPI,Edge PWM,Edge Decoder,HSV,FPGA,CPU,FPGA,CPU
RPi-SPI,Edge PWM,Edge Decoder,HSV,FPGA,CPU,FPGA,FPGA
RPi-SPI,Edge PWM,Edge Decoder,HSV,FPGA,FPGA,CPU,CPU
RPi-SPI,Edge PWM,Edge Decoder,HSV,FPGA,FPGA,CPU,FPGA
RPi-SPI,Edge PWM,Edge Decoder,HSV,FPGA,FPGA,FPGA,CPU
RPi-SPI,Edge PWM,Edge Decoder,HSV,FPGA,FPGA,FPGA,FPGA
RPi-SPI,Edge PWM,Edge Decoder,YUV,CPU,CPU,CPU,CPU
RPi-SPI,Edge PWM,Edge Decoder,YUV,CPU,CPU,CPU,FPGA
RPi-SPI,Edge PWM,Edge Decoder,YUV,CPU,CPU,FPGA,CPU
RPi-SPI,Edge PWM,Edge Decoder,YUV,CPU,CPU,FPGA,FPGA
RPi-SPI,Edge PWM,Edge Decoder,YUV,CPU,FPGA,CPU,CPU
RPi-SPI,Edge PWM,Edge Decoder,YUV,CPU,FPGA,CPU,FPGA
RPi-SPI,Edge PWM,Edge Decoder,YUV,CPU,FPGA,FPGA,CPU
RPi-SPI,Edge PWM,Edge Decoder,YUV,CPU,FPGA,FPGA,FPGA
RPi-SPI,Edge PWM,Edge Decoder,YUV,FPGA,CPU,CPU,CPU
RPi-SPI,Edge PWM,Edge Decoder,YUV,FPGA,CPU,CPU,FPGA
RPi-SPI,Edge PWM,Edge Decoder,YUV,FPGA,CPU,FPGA,CPU
RPi-SPI,Edge PWM,Edge Decoder,YUV,FPGA,CPU,FPGA,FPGA
RPi-SPI,Edge PWM,Edge Decoder,YUV,FPGA,FPGA,CPU,CPU
RPi-SPI,Edge PWM,Edge Decoder,YUV,FPGA,FPGA,CPU,FPGA
RPi-SPI,Edge PWM,Edge Decoder,YUV,FPGA,FPGA,FPGA,CPU
RPi-SPI,Edge PWM,Edge Decoder,YUV,FPGA,FPGA,FPGA,FPGA
RPi-SPI,Edge PWM,LUT Decoder,HSV,CPU,CPU,CPU,CPU
RPi-SPI,Edge PWM,LUT Decoder,HSV,CPU,CPU,CPU,FPGA
RPi-SPI,Edge PWM,LUT Decoder,HSV,CPU,CPU,FPGA,CPU
RPi-SPI,Edge PWM,LUT Decoder,HSV,CPU,CPU,FPGA,FPGA
RPi-SPI,Edge PWM,LUT Decoder,HSV,CPU,FPGA,CPU,CPU
RPi-SPI,Edge PWM,LUT Decoder,HSV,CPU,FPGA,CPU,FPGA
RPi-SPI,Edge PWM,LUT Decoder,HSV,CPU,FPGA,FPGA,CPU
RPi-SPI,Edge PWM,LUT Decoder,HSV,CPU,FPGA,FPGA,FPGA
RPi-SPI,Edge PWM,LUT Decoder,HSV,FPGA,CPU,CPU,CPU
RPi-SPI,Edge PWM,LUT Decoder,HSV,FPGA,CPU,CPU,FPGA
RPi-SPI,Edge PWM,LUT Decoder,HSV,FPGA,CPU,FPGA,CPU
RPi-SPI,Edge PWM,LUT Decoder,HSV,FPGA,CPU,FPGA,FPGA
RPi-SPI,Edge PWM,LUT Decoder,HSV,FPGA,FPGA,CPU,CPU
RPi-SPI,Edge PWM,LUT Decoder,HSV,FPGA,FPGA,CPU,FPGA
RPi-SPI,Edge PWM,LUT Decoder,HSV,FPGA,FPGA,FPGA,CPU
RPi-SPI,Edge PWM,LUT Decoder,HSV,FPGA,FPGA,FPGA,FPGA
RPi-SPI,Edge PWM,LUT Decoder,YUV,CPU,CPU,CPU,CPU
RPi-SPI,Edge PWM,LUT Decoder,YUV,CPU,CPU,CPU,FPGA
RPi-SPI,Edge PWM,LUT Decoder,YUV,CPU,CPU,FPGA,CPU
RPi-SPI,Edge PWM,LUT Decoder,YUV,CPU,CPU,FPGA,FPGA
RPi-SPI,Edge PWM,LUT Decoder,YUV,CPU,FPGA,CPU,CPU
RPi-SPI,Edge PWM,LUT Decoder,YUV,CPU,FPGA,CPU,FPGA
RPi-SPI,Edge PWM,LUT Decoder,YUV,CPU,FPGA,FPGA,CPU
RPi-SPI,Edge PWM,LUT Decoder,YUV,CPU,FPGA,FPGA,FPGA
RPi-SPI,Edge PWM,LUT Decoder,YUV,FPGA,CPU,CPU,CPU
RPi-SPI,Edge PWM,LUT Decoder,YUV,FPGA,CPU,CPU,FPGA
RPi-SPI,Edge PWM,LUT Decoder,YUV,FPGA,CPU,FPGA,CPU
RPi-SPI,Edge PWM,LUT Decoder,YUV,FPGA,CPU,FPGA,FPGA
RPi-SPI,Edge PWM,LUT Decoder,YUV,FPGA,FPGA,CPU,CPU
RPi-SPI,Edge PWM,LUT Decoder,YUV,FPGA,FPGA,CPU,FPGA
RPi-SPI,Edge PWM,LUT Decoder,YUV,FPGA,FPGA,FPGA,CPU
RPi-SPI,Edge PWM,LUT Decoder,YUV,FPGA,FPGA,FPGA,FPGA
RPi-SPI,Center PWM,Edge Decoder,HSV,CPU,CPU,CPU,CPU
RPi-SPI,Center PWM,Edge Decoder,HSV,CPU,CPU,CPU,FPGA
RPi-SPI,Center PWM,Edge Decoder,HSV,CPU,CPU,FPGA,CPU
RPi-SPI,Center PWM,Edge Decoder,HSV,CPU,CPU,FPGA,FPGA
RPi-SPI,Center PWM,Edge Decoder,HSV,CPU,FPGA,CPU,CPU
RPi-SPI,Center PWM,Edge Decoder,HSV,CPU,FPGA,CPU,FPGA
RPi-SPI,Center PWM,Edge Decoder,HSV,CPU,FPGA,FPGA,CPU
RPi-SPI,Center PWM,Edge Decoder,HSV,CPU,FPGA,FPGA,FPGA
RPi-SPI,Center PWM,Edge Decoder,HSV,FPGA,CPU,CPU,CPU
RPi-SPI,Center PWM,Edge Decoder,HSV,FPGA,CPU,CPU,FPGA
RPi-SPI,Center PWM,Edge Decoder,HSV,FPGA,CPU,FPGA,CPU
RPi-SPI,Center PWM,Edge Decoder,HSV,FPGA,CPU,FPGA,FPGA
RPi-SPI,Center PWM,Edge Decoder,HSV,FPGA,FPGA,CPU,CPU
RPi-SPI,Center PWM,Edge Decoder,HSV,FPGA,FPGA,CPU,FPGA
RPi-SPI,Center PWM,Edge Decoder,HSV,FPGA,FPGA,FPGA,CPU
RPi-SPI,Center PWM,Edge Decoder,HSV,FPGA,FPGA,FPGA,FPGA
RPi-SPI,Center PWM,Edge Decoder,YUV,CPU,CPU,CPU,CPU
RPi-SPI,Center PWM,Edge Decoder,YUV,CPU,CPU,CPU,FPGA
RPi-SPI,Center PWM,Edge Decoder,YUV,CPU,CPU,FPGA,CPU
RPi-SPI,Center PWM,Edge Decoder,YUV,CPU,CPU,FPGA,FPGA
RPi-SPI,Center PWM,Edge Decoder,YUV,CPU,FPGA,CPU,CPU
RPi-SPI,Center PWM,Edge Decoder,YUV,CPU,FPGA,CPU,FPGA
RPi-SPI,Center PWM,Edge Decoder,YUV,CPU,FPGA,FPGA,CPU
RPi-SPI,Center PWM,Edge Decoder,YUV,CPU,FPGA,FPGA,FPGA
RPi-SPI,Center PWM,Edge Decoder,YUV,FPGA,CPU,CPU,CPU
RPi-SPI,Center PWM,Edge Decoder,YUV,FPGA,CPU,CPU,FPGA
RPi-SPI,Center PWM,Edge Decoder,YUV,FPGA,CPU,FPGA,CPU
RPi-SPI,Center PWM,Edge Decoder,YUV,FPGA,CPU,FPGA,FPGA
RPi-SPI,Center PWM,Edge Decoder,YUV,FPGA,FPGA,CPU,CPU
RPi-SPI,Center PWM,Edge Decoder,YUV,FPGA,FPGA,CPU,FPGA
RPi-SPI,Center PWM,Edge Decoder,YUV,FPGA,FPGA,FPGA,CPU
RPi-SPI,Center PWM,Edge Decoder,YUV,FPGA,FPGA,FPGA,FPGA
RPi-SPI,Center PWM,LUT Decoder,HSV,CPU,CPU,CPU,CPU
RPi-SPI,Center PWM,LUT Decoder,HSV,CPU,CPU,CPU,FPGA
RPi-SPI,Center PWM,LUT Decoder,HSV,CPU,CPU,FPGA,CPU
RPi-SPI,Center PWM,LUT Decoder,HSV,CPU,CPU,FPGA,FPGA
RPi-SPI,Center PWM,LUT Decoder,HSV,CPU,FPGA,CPU,CPU
RPi-SPI,Center PWM,LUT Decoder,HSV,CPU,FPGA,CPU,FPGA
RPi-SPI,Center PWM,LUT Decoder,HSV,CPU,FPGA,FPGA,CPU
RPi-SPI,Center PWM,LUT Decoder,HSV,CPU,FPGA,FPGA,FPGA
RPi-SPI,Center PWM,LUT Decoder,HSV,FPGA,CPU,CPU,CPU
RPi-SPI,Center PWM,LUT Decoder,HSV,FPGA,CPU,CPU,FPGA
RPi-SPI,Center PWM,LUT Decoder,HSV,FPGA,CPU,FPGA,CPU
RPi-SPI,Center PWM,LUT Decoder,HSV,FPGA,CPU,FPGA,FPGA
RPi-SPI,Center PWM,LUT Decoder,HSV,FPGA,FPGA,CPU,CPU
RPi-SPI,Center PWM,LUT Decoder,HSV,FPGA,FPGA,CPU,FPGA
RPi-SPI,Center PWM,LUT Decoder,HSV,FPGA,FPGA,FPGA,CPU
RPi-SPI,Center PWM,LUT Decoder,HSV,FPGA,FPGA,FPGA,FPGA
RPi-SPI,Center PWM,LUT Decoder,YUV,CPU,CPU,CPU,CPU
RPi-SPI,Center PWM,LUT Decoder,YUV,CPU,CPU,CPU,FPGA
RPi-SPI,Center PWM,LUT Decoder,YUV,CPU,CPU,FPGA,CPU
RPi-SPI,Center PWM,LUT Decoder,YUV,CPU,CPU,FPGA,FPGA
RPi-SPI,Center PWM,LUT Decoder,YUV,CPU,FPGA,CPU,CPU
RPi-SPI,Center PWM,LUT Decoder,YUV,CPU,FPGA,CPU,FPGA
RPi-SPI,Center PWM,LUT Decoder,YUV,CPU,FPGA,FPGA,CPU
RPi-SPI,Center PWM,LUT Decoder,YUV,CPU,FPGA,FPGA,FPGA
RPi-SPI,Center PWM,LUT Decoder,YUV,FPGA,CPU,CPU,CPU
RPi-SPI,Center PWM,LUT Decoder,YUV,FPGA,CPU,CPU,FPGA
RPi-SPI,Center PWM,LUT Decoder,YUV,FPGA,CPU,FPGA,CPU
RPi-SPI,Center PWM,LUT Decoder,YUV,FPGA,CPU,FPGA,FPGA
RPi-SPI,Center PWM,LUT Decoder,YUV,FPGA,FPGA,CPU,CPU
RPi-SPI,Center PWM,LUT Decoder,YUV,FPGA,FPGA,CPU,FPGA
RPi-SPI,Center PWM,LUT Decoder,YUV,FPGA,FPGA,FPGA,CPU
RPi-SPI,Center PWM,LUT Decoder,YUV,FPGA,FPGA,FPGA,FPGA
