// Seed: 736069610
module module_0 #(
    parameter id_1 = 32'd36
);
  logic _id_1;
  logic id_2;
  ;
  logic [id_1 : -1 'b0] id_3;
  logic [7:0] id_4;
  assign id_3 = {-1, id_4[""+:id_1], 1};
endmodule
module module_1 #(
    parameter id_4 = 32'd10,
    parameter id_9 = 32'd99
) (
    id_1[1'b0 : 1'b0],
    id_2,
    id_3,
    _id_4,
    id_5[|id_4 : id_9],
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10
);
  inout wire id_10;
  input wire _id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output logic [7:0] id_5;
  output wire _id_4;
  input wire id_3;
  inout logic [7:0] id_2;
  inout logic [7:0] id_1;
  wire id_11, id_12;
  module_0 modCall_1 ();
endmodule
