// Seed: 3215202150
`timescale 1ps / 1ps
module module_0 ();
  type_3(
      id_0, id_0 & id_0 & 1, 1'd0
  );
  logic id_1;
  assign id_1 = 1;
  type_5 id_2 (
      .id_0(1),
      .id_1(),
      .id_2(id_0)
  );
endmodule
