Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Thu Jan 14 15:43:52 2016
| Host         : mike-HP-Z600-Workstation running 64-bit elementary OS Freya
| Command      : report_control_sets -verbose -file zybo_dvi_output_wrapper_control_sets_placed.rpt
| Design       : zybo_dvi_output_wrapper
| Device       : xc7z010
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     3 |
| Minimum Number of register sites lost to control set restrictions |    14 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |               6 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------+---------------------------------------------------------------------------------------------------+------------------+----------------+
|  Clock Signal  | Enable Signal |                                          Set/Reset Signal                                         | Slice Load Count | Bel Load Count |
+----------------+---------------+---------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |               | zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRstLck                                 |                1 |              2 |
|  clk_IBUF_BUFG |               |                                                                                                   |                2 |              4 |
|  clk_IBUF_BUFG |               | zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                1 |              4 |
+----------------+---------------+---------------------------------------------------------------------------------------------------+------------------+----------------+


