$date
	Tue Jul 01 21:54:37 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module binary_to_gray_tb $end
$var wire 4 ! b [3:0] $end
$var reg 4 " a [3:0] $end
$scope module uut $end
$var wire 4 # a [3:0] $end
$var wire 4 $ b [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
b0 #
b0 "
b0 !
$end
#5000
b1101 !
b1101 $
b1001 "
b1001 #
#10000
