<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/arm/insts/misc64.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_9e929c73feaf15d3695ce4c76b483065.html">arm</a></li><li class="navelem"><a class="el" href="dir_412cb1e3c3e0b307fb4e20a3bc9a2471.html">insts</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">misc64.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="misc64_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2011-2013,2017-2019 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * Authors: Gabe Black</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *          Giacomo Travaglini</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_INSTS_MISC64_HH__</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define __ARCH_ARM_INSTS_MISC64_HH__</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2arm_2insts_2static__inst_8hh.html">arch/arm/insts/static_inst.hh</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="classImmOp64.html">   46</a></span>&#160;<span class="keyword">class </span><a class="code" href="classImmOp64.html">ImmOp64</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;{</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="classImmOp64.html#ab26000e4c91de9ad206f043ef4b53fee">   49</a></span>&#160;    uint64_t <a class="code" href="classImmOp64.html#ab26000e4c91de9ad206f043ef4b53fee">imm</a>;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="classImmOp64.html#a448e17919be433eb6311bb56c7dfdb86">   51</a></span>&#160;    <a class="code" href="classImmOp64.html#a448e17919be433eb6311bb56c7dfdb86">ImmOp64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;            OpClass __opClass, uint64_t _imm) :</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a>(mnem, _machInst, __opClass), imm(_imm)</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    {}</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    std::string <a class="code" href="classImmOp64.html#aed0b36da4cdea6819271a140cd7bb9ef">generateDisassembly</a>(</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;};</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="classRegRegImmImmOp64.html">   60</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRegRegImmImmOp64.html">RegRegImmImmOp64</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;{</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classRegRegImmImmOp64.html#af59f24a2d44f4906fc268e9fee981ceb">   63</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classRegRegImmImmOp64.html#af59f24a2d44f4906fc268e9fee981ceb">dest</a>;</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classRegRegImmImmOp64.html#a7523603ff81fc8647885b407bfbd122d">   64</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classRegRegImmImmOp64.html#a7523603ff81fc8647885b407bfbd122d">op1</a>;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classRegRegImmImmOp64.html#a34b8511ab6ff7f39d7657f84f53a314f">   65</a></span>&#160;    uint64_t <a class="code" href="classRegRegImmImmOp64.html#a34b8511ab6ff7f39d7657f84f53a314f">imm1</a>;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="classRegRegImmImmOp64.html#af3542326a9f2c18a8fce328a5b841882">   66</a></span>&#160;    uint64_t <a class="code" href="classRegRegImmImmOp64.html#af3542326a9f2c18a8fce328a5b841882">imm2</a>;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="classRegRegImmImmOp64.html#a6347d28f894b18644dcbd3494aad64fe">   68</a></span>&#160;    <a class="code" href="classRegRegImmImmOp64.html#a6347d28f894b18644dcbd3494aad64fe">RegRegImmImmOp64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                     OpClass __opClass, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op1,</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                     uint64_t _imm1, uint64_t _imm2) :</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a>(mnem, _machInst, __opClass),</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        dest(_dest), op1(_op1), imm1(_imm1), imm2(_imm2)</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    {}</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    std::string <a class="code" href="classImmOp64.html#aed0b36da4cdea6819271a140cd7bb9ef">generateDisassembly</a>(</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;};</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="classRegRegRegImmOp64.html">   79</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRegRegRegImmOp64.html">RegRegRegImmOp64</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;{</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="classRegRegRegImmOp64.html#afa006b01eaa7f3912df6ed350d2a972b">   82</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classRegRegRegImmOp64.html#afa006b01eaa7f3912df6ed350d2a972b">dest</a>;</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="classRegRegRegImmOp64.html#a29a0c5257f245ad2d083cd857212ec52">   83</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classRegRegRegImmOp64.html#a29a0c5257f245ad2d083cd857212ec52">op1</a>;</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="classRegRegRegImmOp64.html#ac6690a94af834ea1337199ccc916f884">   84</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classRegRegRegImmOp64.html#ac6690a94af834ea1337199ccc916f884">op2</a>;</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="classRegRegRegImmOp64.html#af93df92ce4ac70b74b8f951756030e0b">   85</a></span>&#160;    uint64_t <a class="code" href="classRegRegRegImmOp64.html#af93df92ce4ac70b74b8f951756030e0b">imm</a>;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="classRegRegRegImmOp64.html#a129e3b2f5f22e9e046ee3b1a3ad7d92f">   87</a></span>&#160;    <a class="code" href="classRegRegRegImmOp64.html#a129e3b2f5f22e9e046ee3b1a3ad7d92f">RegRegRegImmOp64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                     OpClass __opClass, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op1,</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                     <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op2, uint64_t _imm) :</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a>(mnem, _machInst, __opClass),</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        dest(_dest), op1(_op1), op2(_op2), imm(_imm)</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    {}</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    std::string <a class="code" href="classImmOp64.html#aed0b36da4cdea6819271a140cd7bb9ef">generateDisassembly</a>(</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;};</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="classUnknownOp64.html">   98</a></span>&#160;<span class="keyword">class </span><a class="code" href="classUnknownOp64.html">UnknownOp64</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;{</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="classUnknownOp64.html#aa7d93eb8fbf655d9d559021dfcad67a3">  102</a></span>&#160;    <a class="code" href="classUnknownOp64.html#aa7d93eb8fbf655d9d559021dfcad67a3">UnknownOp64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass) :</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a>(mnem, _machInst, __opClass)</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    {}</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    std::string <a class="code" href="classImmOp64.html#aed0b36da4cdea6819271a140cd7bb9ef">generateDisassembly</a>(</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;};</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="classMiscRegOp64.html">  121</a></span>&#160;<span class="keyword">class </span><a class="code" href="classMiscRegOp64.html">MiscRegOp64</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;{</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="classMiscRegOp64.html#a5045702c8f7b619b4091c9cec624d0bc">  124</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classMiscRegOp64.html#a5045702c8f7b619b4091c9cec624d0bc">miscRead</a>;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="classMiscRegOp64.html#a6bd8e46e52d32d59aed9ac90ff4280e9">  126</a></span>&#160;    <a class="code" href="classMiscRegOp64.html#a6bd8e46e52d32d59aed9ac90ff4280e9">MiscRegOp64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                OpClass __opClass, <span class="keywordtype">bool</span> misc_read) :</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a>(mnem, _machInst, __opClass),</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        miscRead(misc_read)</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    {}</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> trap(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> misc_reg,</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;               <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> <a class="code" href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">el</a>, uint32_t immediate) <span class="keyword">const</span>;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="keywordtype">bool</span> checkEL1Trap(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> misc_reg,</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                      <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> el) <span class="keyword">const</span>;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <span class="keywordtype">bool</span> checkEL2Trap(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> misc_reg,</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                      <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> el, <span class="keywordtype">bool</span> *is_vfp_neon) <span class="keyword">const</span>;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <span class="keywordtype">bool</span> checkEL3Trap(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> misc_reg,</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                      <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> el, <span class="keywordtype">bool</span> *is_vfp_neon) <span class="keyword">const</span>;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;};</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="classMiscRegImmOp64.html">  146</a></span>&#160;<span class="keyword">class </span><a class="code" href="classMiscRegImmOp64.html">MiscRegImmOp64</a> : <span class="keyword">public</span> <a class="code" href="classMiscRegOp64.html">MiscRegOp64</a></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;{</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="classMiscRegImmOp64.html#a55faa41fb0f1c6d2c149e9cf8341ad3c">  149</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> <a class="code" href="classMiscRegImmOp64.html#a55faa41fb0f1c6d2c149e9cf8341ad3c">dest</a>;</div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="classMiscRegImmOp64.html#a742448dc2eb2b7ff75df1cec45ce5140">  150</a></span>&#160;    uint32_t <a class="code" href="classMiscRegImmOp64.html#a742448dc2eb2b7ff75df1cec45ce5140">imm</a>;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="classMiscRegImmOp64.html#a8e7898d149d104617c8fa8668ac8ea3a">  152</a></span>&#160;    <a class="code" href="classMiscRegImmOp64.html#a8e7898d149d104617c8fa8668ac8ea3a">MiscRegImmOp64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                   OpClass __opClass, <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> _dest,</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                   uint32_t _imm) :</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        <a class="code" href="classMiscRegOp64.html">MiscRegOp64</a>(mnem, _machInst, __opClass, false),</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        dest(_dest), imm(_imm)</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    {}</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> miscRegImm() <span class="keyword">const</span>;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    std::string <a class="code" href="classImmOp64.html#aed0b36da4cdea6819271a140cd7bb9ef">generateDisassembly</a>(</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;};</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="classMiscRegRegImmOp64.html">  170</a></span>&#160;<span class="keyword">class </span><a class="code" href="classMiscRegRegImmOp64.html">MiscRegRegImmOp64</a> : <span class="keyword">public</span> <a class="code" href="classMiscRegOp64.html">MiscRegOp64</a></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;{</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="classMiscRegRegImmOp64.html#a3cceb2a76b90736e658f8ee2046d9d90">  173</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> <a class="code" href="classMiscRegRegImmOp64.html#a3cceb2a76b90736e658f8ee2046d9d90">dest</a>;</div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="classMiscRegRegImmOp64.html#a93f1f6da389b9bf6f3aad2e29f32c55f">  174</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classMiscRegRegImmOp64.html#a93f1f6da389b9bf6f3aad2e29f32c55f">op1</a>;</div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="classMiscRegRegImmOp64.html#a947ddbcd098d98af0a99f43c7f631e6d">  175</a></span>&#160;    uint32_t <a class="code" href="classMiscRegRegImmOp64.html#a947ddbcd098d98af0a99f43c7f631e6d">imm</a>;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="classMiscRegRegImmOp64.html#a2690a53d6d72c9c1cdcb571d5a07d427">  177</a></span>&#160;    <a class="code" href="classMiscRegRegImmOp64.html#a2690a53d6d72c9c1cdcb571d5a07d427">MiscRegRegImmOp64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                      OpClass __opClass, <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> _dest,</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                      <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op1, uint32_t _imm) :</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        <a class="code" href="classMiscRegOp64.html">MiscRegOp64</a>(mnem, _machInst, __opClass, false),</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        dest(_dest), op1(_op1), imm(_imm)</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    {}</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    std::string <a class="code" href="classImmOp64.html#aed0b36da4cdea6819271a140cd7bb9ef">generateDisassembly</a>(</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;};</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="classRegMiscRegImmOp64.html">  188</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRegMiscRegImmOp64.html">RegMiscRegImmOp64</a> : <span class="keyword">public</span> <a class="code" href="classMiscRegOp64.html">MiscRegOp64</a></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;{</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="classRegMiscRegImmOp64.html#ad08df2198f7b6b14f39504b87f2cd97f">  191</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classRegMiscRegImmOp64.html#ad08df2198f7b6b14f39504b87f2cd97f">dest</a>;</div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="classRegMiscRegImmOp64.html#a2d6243e1898c3648fde4033eda254dd7">  192</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> <a class="code" href="classRegMiscRegImmOp64.html#a2d6243e1898c3648fde4033eda254dd7">op1</a>;</div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="classRegMiscRegImmOp64.html#a1b56bf07b2a3f6e35202f3b787ec79dd">  193</a></span>&#160;    uint32_t <a class="code" href="classRegMiscRegImmOp64.html#a1b56bf07b2a3f6e35202f3b787ec79dd">imm</a>;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="classRegMiscRegImmOp64.html#a4bd29453da09a1120ed1f30f0b4757d3">  195</a></span>&#160;    <a class="code" href="classRegMiscRegImmOp64.html#a4bd29453da09a1120ed1f30f0b4757d3">RegMiscRegImmOp64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                      OpClass __opClass, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest,</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                      <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> _op1, uint32_t _imm) :</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        <a class="code" href="classMiscRegOp64.html">MiscRegOp64</a>(mnem, _machInst, __opClass, true),</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        dest(_dest), op1(_op1), imm(_imm)</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    {}</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    std::string <a class="code" href="classImmOp64.html#aed0b36da4cdea6819271a140cd7bb9ef">generateDisassembly</a>(</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;};</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="classMiscRegImplDefined64.html">  206</a></span>&#160;<span class="keyword">class </span><a class="code" href="classMiscRegImplDefined64.html">MiscRegImplDefined64</a> : <span class="keyword">public</span> <a class="code" href="classMiscRegOp64.html">MiscRegOp64</a></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;{</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="classMiscRegImplDefined64.html#ac0bcaec38fcefb1ea713610196e31ba7">  209</a></span>&#160;    <span class="keyword">const</span> std::string <a class="code" href="classMiscRegImplDefined64.html#ac0bcaec38fcefb1ea713610196e31ba7">fullMnemonic</a>;</div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="classMiscRegImplDefined64.html#ad8720522295f6c55e1af1909cf3b6625">  210</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> <a class="code" href="classMiscRegImplDefined64.html#ad8720522295f6c55e1af1909cf3b6625">miscReg</a>;</div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="classMiscRegImplDefined64.html#a548bec9b1e862ae22ed601aa65179fc7">  211</a></span>&#160;    <span class="keyword">const</span> uint32_t <a class="code" href="classMiscRegImplDefined64.html#a548bec9b1e862ae22ed601aa65179fc7">imm</a>;</div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="classMiscRegImplDefined64.html#ac8411a2982492a4268b8cbfa89b758ef">  212</a></span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code" href="classMiscRegImplDefined64.html#ac8411a2982492a4268b8cbfa89b758ef">warning</a>;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="classMiscRegImplDefined64.html#a61b8b3501118c8531bdc156600e7dcc9">  215</a></span>&#160;    <a class="code" href="classMiscRegImplDefined64.html#a61b8b3501118c8531bdc156600e7dcc9">MiscRegImplDefined64</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                         <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> misc_reg, <span class="keywordtype">bool</span> misc_read,</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                         uint32_t _imm, <span class="keyword">const</span> std::string full_mnem,</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                         <span class="keywordtype">bool</span> _warning) :</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        <a class="code" href="classMiscRegOp64.html">MiscRegOp64</a>(mnem, _machInst, No_OpClass, misc_read),</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        fullMnemonic(full_mnem), miscReg(misc_reg), imm(_imm),</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        warning(_warning)</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    {</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        assert(miscReg == <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1b13bf3f8dd9fbb6a4dece70be058717">MISCREG_IMPDEF_UNIMPL</a>);</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    }</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classStaticInst.html#ac41fde2ce1e9bbfde070437faf057af8">execute</a>(<a class="code" href="classExecContext.html">ExecContext</a> *xc,</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                  <a class="code" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *traceData) <span class="keyword">const override</span>;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    std::string <a class="code" href="classImmOp64.html#aed0b36da4cdea6819271a140cd7bb9ef">generateDisassembly</a>(</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;};</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="classMiscRegImmOp64_html"><div class="ttname"><a href="classMiscRegImmOp64.html">MiscRegImmOp64</a></div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00146">misc64.hh:146</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919c"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">ArmISA::MiscRegIndex</a></div><div class="ttdeci">MiscRegIndex</div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00057">miscregs.hh:57</a></div></div>
<div class="ttc" id="classRegRegRegImmOp64_html_ac6690a94af834ea1337199ccc916f884"><div class="ttname"><a href="classRegRegRegImmOp64.html#ac6690a94af834ea1337199ccc916f884">RegRegRegImmOp64::op2</a></div><div class="ttdeci">IntRegIndex op2</div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00084">misc64.hh:84</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5f"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">ArmISA::IntRegIndex</a></div><div class="ttdeci">IntRegIndex</div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00053">intregs.hh:53</a></div></div>
<div class="ttc" id="classMiscRegRegImmOp64_html_a947ddbcd098d98af0a99f43c7f631e6d"><div class="ttname"><a href="classMiscRegRegImmOp64.html#a947ddbcd098d98af0a99f43c7f631e6d">MiscRegRegImmOp64::imm</a></div><div class="ttdeci">uint32_t imm</div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00175">misc64.hh:175</a></div></div>
<div class="ttc" id="classRegMiscRegImmOp64_html_ad08df2198f7b6b14f39504b87f2cd97f"><div class="ttname"><a href="classRegMiscRegImmOp64.html#ad08df2198f7b6b14f39504b87f2cd97f">RegMiscRegImmOp64::dest</a></div><div class="ttdeci">IntRegIndex dest</div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00191">misc64.hh:191</a></div></div>
<div class="ttc" id="classImmOp64_html_a448e17919be433eb6311bb56c7dfdb86"><div class="ttname"><a href="classImmOp64.html#a448e17919be433eb6311bb56c7dfdb86">ImmOp64::ImmOp64</a></div><div class="ttdeci">ImmOp64(const char *mnem, ExtMachInst _machInst, OpClass __opClass, uint64_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00051">misc64.hh:51</a></div></div>
<div class="ttc" id="classMiscRegRegImmOp64_html"><div class="ttname"><a href="classMiscRegRegImmOp64.html">MiscRegRegImmOp64</a></div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00170">misc64.hh:170</a></div></div>
<div class="ttc" id="classStaticInst_html_ac41fde2ce1e9bbfde070437faf057af8"><div class="ttname"><a href="classStaticInst.html#ac41fde2ce1e9bbfde070437faf057af8">StaticInst::execute</a></div><div class="ttdeci">virtual Fault execute(ExecContext *xc, Trace::InstRecord *traceData) const =0</div></div>
<div class="ttc" id="classSymbolTable_html"><div class="ttname"><a href="classSymbolTable.html">SymbolTable</a></div><div class="ttdef"><b>Definition:</b> <a href="symtab_8hh_source.html#l00042">symtab.hh:42</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ae921129ca7cdba02e1a26b763caafb78"><div class="ttname"><a href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="ttdeci">uint64_t RegVal</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00168">types.hh:168</a></div></div>
<div class="ttc" id="classMiscRegOp64_html_a6bd8e46e52d32d59aed9ac90ff4280e9"><div class="ttname"><a href="classMiscRegOp64.html#a6bd8e46e52d32d59aed9ac90ff4280e9">MiscRegOp64::MiscRegOp64</a></div><div class="ttdeci">MiscRegOp64(const char *mnem, ExtMachInst _machInst, OpClass __opClass, bool misc_read)</div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00126">misc64.hh:126</a></div></div>
<div class="ttc" id="classMiscRegOp64_html"><div class="ttname"><a href="classMiscRegOp64.html">MiscRegOp64</a></div><div class="ttdoc">This class is implementing the Base class for a generic AArch64 instruction which is making use of sy...</div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00121">misc64.hh:121</a></div></div>
<div class="ttc" id="classRegMiscRegImmOp64_html_a4bd29453da09a1120ed1f30f0b4757d3"><div class="ttname"><a href="classRegMiscRegImmOp64.html#a4bd29453da09a1120ed1f30f0b4757d3">RegMiscRegImmOp64::RegMiscRegImmOp64</a></div><div class="ttdeci">RegMiscRegImmOp64(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, MiscRegIndex _op1, uint32_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00195">misc64.hh:195</a></div></div>
<div class="ttc" id="classMiscRegImmOp64_html_a55faa41fb0f1c6d2c149e9cf8341ad3c"><div class="ttname"><a href="classMiscRegImmOp64.html#a55faa41fb0f1c6d2c149e9cf8341ad3c">MiscRegImmOp64::dest</a></div><div class="ttdeci">MiscRegIndex dest</div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00149">misc64.hh:149</a></div></div>
<div class="ttc" id="classImmOp64_html_aed0b36da4cdea6819271a140cd7bb9ef"><div class="ttname"><a href="classImmOp64.html#aed0b36da4cdea6819271a140cd7bb9ef">ImmOp64::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="misc64_8cc_source.html#l00045">misc64.cc:45</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6b7c17b7a5b9b9b5c8f8610bd27ba98d"><div class="ttname"><a href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ArmISA::ExceptionLevel</a></div><div class="ttdeci">ExceptionLevel</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00585">types.hh:585</a></div></div>
<div class="ttc" id="classRegRegRegImmOp64_html"><div class="ttname"><a href="classRegRegRegImmOp64.html">RegRegRegImmOp64</a></div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00079">misc64.hh:79</a></div></div>
<div class="ttc" id="classMiscRegRegImmOp64_html_a93f1f6da389b9bf6f3aad2e29f32c55f"><div class="ttname"><a href="classMiscRegRegImmOp64.html#a93f1f6da389b9bf6f3aad2e29f32c55f">MiscRegRegImmOp64::op1</a></div><div class="ttdeci">IntRegIndex op1</div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00174">misc64.hh:174</a></div></div>
<div class="ttc" id="classRegRegImmImmOp64_html"><div class="ttname"><a href="classRegRegImmImmOp64.html">RegRegImmImmOp64</a></div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00060">misc64.hh:60</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a536bb38d0b4534415c908e6796c9685b"><div class="ttname"><a href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">ArmISA::el</a></div><div class="ttdeci">Bitfield&lt; 3, 2 &gt; el</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00072">miscregs_types.hh:72</a></div></div>
<div class="ttc" id="classExecContext_html"><div class="ttname"><a href="classExecContext.html">ExecContext</a></div><div class="ttdoc">The ExecContext is an abstract base class the provides the interface used by the ISA to manipulate th...</div><div class="ttdef"><b>Definition:</b> <a href="exec__context_8hh_source.html#l00073">exec_context.hh:73</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a4f7ed975e7137b5c369214789649451f"><div class="ttname"><a href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">MipsISA::pc</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00242">pra_constants.hh:242</a></div></div>
<div class="ttc" id="classRegRegRegImmOp64_html_af93df92ce4ac70b74b8f951756030e0b"><div class="ttname"><a href="classRegRegRegImmOp64.html#af93df92ce4ac70b74b8f951756030e0b">RegRegRegImmOp64::imm</a></div><div class="ttdeci">uint64_t imm</div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00085">misc64.hh:85</a></div></div>
<div class="ttc" id="arch_2arm_2insts_2static__inst_8hh_html"><div class="ttname"><a href="arch_2arm_2insts_2static__inst_8hh.html">static_inst.hh</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html">ArmISA::ArmStaticInst</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8hh_source.html#l00059">static_inst.hh:59</a></div></div>
<div class="ttc" id="classMiscRegImmOp64_html_a8e7898d149d104617c8fa8668ac8ea3a"><div class="ttname"><a href="classMiscRegImmOp64.html#a8e7898d149d104617c8fa8668ac8ea3a">MiscRegImmOp64::MiscRegImmOp64</a></div><div class="ttdeci">MiscRegImmOp64(const char *mnem, ExtMachInst _machInst, OpClass __opClass, MiscRegIndex _dest, uint32_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00152">misc64.hh:152</a></div></div>
<div class="ttc" id="classRegRegImmImmOp64_html_af3542326a9f2c18a8fce328a5b841882"><div class="ttname"><a href="classRegRegImmImmOp64.html#af3542326a9f2c18a8fce328a5b841882">RegRegImmImmOp64::imm2</a></div><div class="ttdeci">uint64_t imm2</div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00066">misc64.hh:66</a></div></div>
<div class="ttc" id="classUnknownOp64_html"><div class="ttname"><a href="classUnknownOp64.html">UnknownOp64</a></div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00098">misc64.hh:98</a></div></div>
<div class="ttc" id="classRegRegRegImmOp64_html_a29a0c5257f245ad2d083cd857212ec52"><div class="ttname"><a href="classRegRegRegImmOp64.html#a29a0c5257f245ad2d083cd857212ec52">RegRegRegImmOp64::op1</a></div><div class="ttdeci">IntRegIndex op1</div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00083">misc64.hh:83</a></div></div>
<div class="ttc" id="classMiscRegImplDefined64_html_ad8720522295f6c55e1af1909cf3b6625"><div class="ttname"><a href="classMiscRegImplDefined64.html#ad8720522295f6c55e1af1909cf3b6625">MiscRegImplDefined64::miscReg</a></div><div class="ttdeci">const MiscRegIndex miscReg</div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00210">misc64.hh:210</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca1b13bf3f8dd9fbb6a4dece70be058717"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1b13bf3f8dd9fbb6a4dece70be058717">ArmISA::MISCREG_IMPDEF_UNIMPL</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00919">miscregs.hh:919</a></div></div>
<div class="ttc" id="classRegMiscRegImmOp64_html"><div class="ttname"><a href="classRegMiscRegImmOp64.html">RegMiscRegImmOp64</a></div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00188">misc64.hh:188</a></div></div>
<div class="ttc" id="classRegRegImmImmOp64_html_af59f24a2d44f4906fc268e9fee981ceb"><div class="ttname"><a href="classRegRegImmImmOp64.html#af59f24a2d44f4906fc268e9fee981ceb">RegRegImmImmOp64::dest</a></div><div class="ttdeci">IntRegIndex dest</div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00063">misc64.hh:63</a></div></div>
<div class="ttc" id="classRegRegRegImmOp64_html_a129e3b2f5f22e9e046ee3b1a3ad7d92f"><div class="ttname"><a href="classRegRegRegImmOp64.html#a129e3b2f5f22e9e046ee3b1a3ad7d92f">RegRegRegImmOp64::RegRegRegImmOp64</a></div><div class="ttdeci">RegRegRegImmOp64(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _op1, IntRegIndex _op2, uint64_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00087">misc64.hh:87</a></div></div>
<div class="ttc" id="classMiscRegImplDefined64_html_ac8411a2982492a4268b8cbfa89b758ef"><div class="ttname"><a href="classMiscRegImplDefined64.html#ac8411a2982492a4268b8cbfa89b758ef">MiscRegImplDefined64::warning</a></div><div class="ttdeci">const bool warning</div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00212">misc64.hh:212</a></div></div>
<div class="ttc" id="classMiscRegImplDefined64_html"><div class="ttname"><a href="classMiscRegImplDefined64.html">MiscRegImplDefined64</a></div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00206">misc64.hh:206</a></div></div>
<div class="ttc" id="classMiscRegImplDefined64_html_a61b8b3501118c8531bdc156600e7dcc9"><div class="ttname"><a href="classMiscRegImplDefined64.html#a61b8b3501118c8531bdc156600e7dcc9">MiscRegImplDefined64::MiscRegImplDefined64</a></div><div class="ttdeci">MiscRegImplDefined64(const char *mnem, ExtMachInst _machInst, MiscRegIndex misc_reg, bool misc_read, uint32_t _imm, const std::string full_mnem, bool _warning)</div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00215">misc64.hh:215</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classMiscRegImmOp64_html_a742448dc2eb2b7ff75df1cec45ce5140"><div class="ttname"><a href="classMiscRegImmOp64.html#a742448dc2eb2b7ff75df1cec45ce5140">MiscRegImmOp64::imm</a></div><div class="ttdeci">uint32_t imm</div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00150">misc64.hh:150</a></div></div>
<div class="ttc" id="classRegMiscRegImmOp64_html_a1b56bf07b2a3f6e35202f3b787ec79dd"><div class="ttname"><a href="classRegMiscRegImmOp64.html#a1b56bf07b2a3f6e35202f3b787ec79dd">RegMiscRegImmOp64::imm</a></div><div class="ttdeci">uint32_t imm</div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00193">misc64.hh:193</a></div></div>
<div class="ttc" id="classRegMiscRegImmOp64_html_a2d6243e1898c3648fde4033eda254dd7"><div class="ttname"><a href="classRegMiscRegImmOp64.html#a2d6243e1898c3648fde4033eda254dd7">RegMiscRegImmOp64::op1</a></div><div class="ttdeci">MiscRegIndex op1</div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00192">misc64.hh:192</a></div></div>
<div class="ttc" id="classImmOp64_html"><div class="ttname"><a href="classImmOp64.html">ImmOp64</a></div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00046">misc64.hh:46</a></div></div>
<div class="ttc" id="classRegRegImmImmOp64_html_a6347d28f894b18644dcbd3494aad64fe"><div class="ttname"><a href="classRegRegImmImmOp64.html#a6347d28f894b18644dcbd3494aad64fe">RegRegImmImmOp64::RegRegImmImmOp64</a></div><div class="ttdeci">RegRegImmImmOp64(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _op1, uint64_t _imm1, uint64_t _imm2)</div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00068">misc64.hh:68</a></div></div>
<div class="ttc" id="classImmOp64_html_ab26000e4c91de9ad206f043ef4b53fee"><div class="ttname"><a href="classImmOp64.html#ab26000e4c91de9ad206f043ef4b53fee">ImmOp64::imm</a></div><div class="ttdeci">uint64_t imm</div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00049">misc64.hh:49</a></div></div>
<div class="ttc" id="classUnknownOp64_html_aa7d93eb8fbf655d9d559021dfcad67a3"><div class="ttname"><a href="classUnknownOp64.html#aa7d93eb8fbf655d9d559021dfcad67a3">UnknownOp64::UnknownOp64</a></div><div class="ttdeci">UnknownOp64(const char *mnem, ExtMachInst _machInst, OpClass __opClass)</div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00102">misc64.hh:102</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html"><div class="ttname"><a href="classTrace_1_1InstRecord.html">Trace::InstRecord</a></div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00058">insttracer.hh:58</a></div></div>
<div class="ttc" id="classMiscRegRegImmOp64_html_a2690a53d6d72c9c1cdcb571d5a07d427"><div class="ttname"><a href="classMiscRegRegImmOp64.html#a2690a53d6d72c9c1cdcb571d5a07d427">MiscRegRegImmOp64::MiscRegRegImmOp64</a></div><div class="ttdeci">MiscRegRegImmOp64(const char *mnem, ExtMachInst _machInst, OpClass __opClass, MiscRegIndex _dest, IntRegIndex _op1, uint32_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00177">misc64.hh:177</a></div></div>
<div class="ttc" id="classRegRegImmImmOp64_html_a34b8511ab6ff7f39d7657f84f53a314f"><div class="ttname"><a href="classRegRegImmImmOp64.html#a34b8511ab6ff7f39d7657f84f53a314f">RegRegImmImmOp64::imm1</a></div><div class="ttdeci">uint64_t imm1</div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00065">misc64.hh:65</a></div></div>
<div class="ttc" id="classRegRegRegImmOp64_html_afa006b01eaa7f3912df6ed350d2a972b"><div class="ttname"><a href="classRegRegRegImmOp64.html#afa006b01eaa7f3912df6ed350d2a972b">RegRegRegImmOp64::dest</a></div><div class="ttdeci">IntRegIndex dest</div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00082">misc64.hh:82</a></div></div>
<div class="ttc" id="classStaticInst_html_a4ce6d46a678e2cb90b5baf6fd09028e3"><div class="ttname"><a href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">StaticInst::ExtMachInst</a></div><div class="ttdeci">TheISA::ExtMachInst ExtMachInst</div><div class="ttdoc">Binary extended machine instruction type. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00087">static_inst.hh:87</a></div></div>
<div class="ttc" id="classMiscRegRegImmOp64_html_a3cceb2a76b90736e658f8ee2046d9d90"><div class="ttname"><a href="classMiscRegRegImmOp64.html#a3cceb2a76b90736e658f8ee2046d9d90">MiscRegRegImmOp64::dest</a></div><div class="ttdeci">MiscRegIndex dest</div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00173">misc64.hh:173</a></div></div>
<div class="ttc" id="classMiscRegImplDefined64_html_a548bec9b1e862ae22ed601aa65179fc7"><div class="ttname"><a href="classMiscRegImplDefined64.html#a548bec9b1e862ae22ed601aa65179fc7">MiscRegImplDefined64::imm</a></div><div class="ttdeci">const uint32_t imm</div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00211">misc64.hh:211</a></div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="classMiscRegImplDefined64_html_ac0bcaec38fcefb1ea713610196e31ba7"><div class="ttname"><a href="classMiscRegImplDefined64.html#ac0bcaec38fcefb1ea713610196e31ba7">MiscRegImplDefined64::fullMnemonic</a></div><div class="ttdeci">const std::string fullMnemonic</div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00209">misc64.hh:209</a></div></div>
<div class="ttc" id="classRegRegImmImmOp64_html_a7523603ff81fc8647885b407bfbd122d"><div class="ttname"><a href="classRegRegImmImmOp64.html#a7523603ff81fc8647885b407bfbd122d">RegRegImmImmOp64::op1</a></div><div class="ttdeci">IntRegIndex op1</div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00064">misc64.hh:64</a></div></div>
<div class="ttc" id="classMiscRegOp64_html_a5045702c8f7b619b4091c9cec624d0bc"><div class="ttname"><a href="classMiscRegOp64.html#a5045702c8f7b619b4091c9cec624d0bc">MiscRegOp64::miscRead</a></div><div class="ttdeci">bool miscRead</div><div class="ttdef"><b>Definition:</b> <a href="misc64_8hh_source.html#l00124">misc64.hh:124</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
