$date
	Sun Oct 23 01:08:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#192752
b1 !
1"
#192754
b1 &
b1 %
1$
#192755
0"
#192758
1#
#192762
b0 &
b0 %
0#
0$
#1129708
b10110 !
1"
#1129710
b10110 &
b10110 %
1$
#1129711
0"
#1129714
b1011 &
b1011 %
#1129718
b100010 &
b100010 %
#1129722
b10001 &
b10001 %
#1129726
b110100 &
b110100 %
#1129730
b11010 &
b11010 %
#1129734
b1101 &
b1101 %
#1129738
b101000 &
b101000 %
#1129742
b10100 &
b10100 %
#1129746
b1010 &
b1010 %
#1129750
b101 &
b101 %
#1129754
b10000 &
b10000 %
#1129758
b1000 &
b1000 %
#1129762
b100 &
b100 %
#1129766
b10 &
b10 %
#1129770
b1 &
b1 %
1#
#1129774
b0 &
0#
b0 %
0$
#2169203
1"
#2169206
b10110 &
b10110 %
1$
#2169207
0"
#2169210
b1011 &
b1011 %
#2169214
b100010 &
b100010 %
#2169218
b10001 &
b10001 %
#2169222
b110100 &
b110100 %
#2169226
b11010 &
b11010 %
#2169230
b1101 &
b1101 %
#2169234
b101000 &
b101000 %
#2169238
b10100 &
b10100 %
#2169242
b1010 &
b1010 %
#2169246
b101 &
b101 %
#2169250
b10000 &
b10000 %
#2169254
b1000 &
b1000 %
#2169258
b100 &
b100 %
#2169262
b10 &
b10 %
#2169266
b1 &
b1 %
1#
#2169270
b0 &
0#
b0 %
0$
#4500012
