v1
GXB_MERGING,PLL Reference Clock Select Block,289255,soc_system:u0|soc_system_pll_sdram:pll_sdram|altera_pll:altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT,pll:pll_u0|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT,
GXB_MERGING,PLL Reconfiguration Block,289249,soc_system:u0|soc_system_pll_sdram:pll_sdram|altera_pll:altera_pll_i|general[0].gpll~PLL_RECONFIG,pll:pll_u0|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_RECONFIG,
GXB_MERGING,Fractional PLL,288562,soc_system:u0|soc_system_pll_sdram:pll_sdram|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL,pll:pll_u0|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL,
GXB_MERGING,PLL Output Counter,289208,soc_system:u0|soc_system_pll_sdram:pll_sdram|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER,pll:pll_u0|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER,
GXB_MERGING,Clock enable block,27581,soc_system:u0|soc_system_pll_sdram:pll_sdram|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0,pll:pll_u0|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0,
