--- report_path on specific pin/transition ---
--- report_path on output pin ---
--- report_path with -all flag ---
--- report_path with -tags flag ---
--- report_path with -all -tags combined ---
--- report_path with various formats ---
--- report_checks with -fields src_attr ---
Startpoint: reg1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: out1 (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description                          Src Attr
-------------------------------------------------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ reg1/CK (DFF_X1)
   0.08    0.08 ^ reg1/Q (DFF_X1)
   0.02    0.10 ^ buf2/Z (BUF_X1)
   0.00    0.10 ^ out1 (out)
           0.10   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
  -2.00    8.00   output external delay
           8.00   data required time
-------------------------------------------------------------------------------------------------
           8.00   data required time
          -0.10   data arrival time
-------------------------------------------------------------------------------------------------
           7.90   slack (MET)


--- report_checks with -fields all combined ---
Startpoint: reg1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: out1 (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description                          Src Attr
---------------------------------------------------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ reg1/CK (DFF_X1)
     1    0.97    0.01    0.08    0.08 ^ reg1/Q (DFF_X1)
                                         n3 (net)
                  0.01    0.00    0.08 ^ buf2/A (BUF_X1)
     1    0.00    0.00    0.02    0.10 ^ buf2/Z (BUF_X1)
                                         out1 (net)
                  0.00    0.00    0.10 ^ out1 (out)
                                  0.10   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
---------------------------------------------------------------------------------------------------------------------
                                  8.00   data required time
                                 -0.10   data arrival time
---------------------------------------------------------------------------------------------------------------------
                                  7.90   slack (MET)


--- PathEnd methods ---
  is_unconstrained: 0
  is_check: 0
  is_latch_check: 0
  is_data_check: 0
  is_output_delay: 1
  is_path_delay: 0
  is_gated_clock: 0
  pin: out1
  end_transition: ^
  slack: 7.899713772019368e-9
  margin: 1.999999943436137e-9
  data_required_time: 7.999999773744548e-9
  data_arrival_time: 1.0028596009181712e-10
  check_role: output setup
  min_max: max
  source_clk_offset: 0.0
  source_clk_latency: 0.0
  source_clk_insertion_delay: 0.0
  target_clk: clk
  target_clk_edge exists: 1
  target_clk_time: 9.99999993922529e-9
  target_clk_offset: 9.99999993922529e-9
  target_clk_mcp_adjustment: 0.0
  target_clk_delay: 0.0
  target_clk_insertion_delay: 0.0
  target_clk_uncertainty: -0.0
  inter_clk_uncertainty: 0.0
  target_clk_arrival: 9.99999993922529e-9
  check_crpr: 0.0
  target_clk_end_trans: ^
  clk_skew: 0.0
--- Path methods ---
  arrival: 1.0028596009181712e-10
  required: 0.0
  slack: -1.0028596009181712e-10
  pin: out1
  edge: ^
  tag: 13 ^ max/1 clk ^ clk_src clk crpr_pin null
  path pins: 6
  start_path pin: reg1/Q
--- group_path with various options ---
Startpoint: reg1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: out1 (output port clocked by clk)
Path Group: out_group
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ reg1/CK (DFF_X1)
   0.08    0.08 ^ reg1/Q (DFF_X1)
   0.02    0.10 ^ buf2/Z (BUF_X1)
   0.00    0.10 ^ out1 (out)
           0.10   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
  -2.00    8.00   output external delay
           8.00   data required time
---------------------------------------------------------
           8.00   data required time
          -0.10   data arrival time
---------------------------------------------------------
           7.90   slack (MET)


Startpoint: in1 (input port clocked by clk)
Endpoint: reg1 (rising edge-triggered flip-flop clocked by clk)
Path Group: reg_group
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.00    1.00 v input external delay
   0.00    1.00 v in1 (in)
   0.02    1.02 v and1/ZN (AND2_X1)
   0.02    1.05 v buf1/Z (BUF_X1)
   0.00    1.05 v reg1/D (DFF_X1)
           1.05   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ reg1/CK (DFF_X1)
  -0.04    9.96   library setup time
           9.96   data required time
---------------------------------------------------------
           9.96   data required time
          -1.05   data arrival time
---------------------------------------------------------
           8.92   slack (MET)


Startpoint: in2 (input port clocked by clk)
Endpoint: reg1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.00    1.00 v input external delay
   0.00    1.00 v in2 (in)
   0.02    1.02 v and1/ZN (AND2_X1)
   0.02    1.05 v buf1/Z (BUF_X1)
   0.00    1.05 v reg1/D (DFF_X1)
           1.05   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ reg1/CK (DFF_X1)
  -0.04    9.96   library setup time
           9.96   data required time
---------------------------------------------------------
           9.96   data required time
          -1.05   data arrival time
---------------------------------------------------------
           8.91   slack (MET)


--- find_timing_paths with path groups ---
Found 6 paths
--- find_timing_paths unique paths ---
Found 3 unique paths
--- Search internal commands ---
tag_group_count: 6
tag_count: 20
clk_info_count: 4
path_count: 76
endpoint_violation_count max: 0
endpoint_violation_count min: 0
--- Startpoints and endpoints ---
Startpoints: 4
Endpoints: 3
Endpoint count: 3
--- Path group names ---
Path group names: clk out_group reg_group asynchronous {path delay} {gated clock} unconstrained
--- Endpoint slack ---
--- find_requireds ---
--- report internal debug ---
Group    0 hash = 17966705655932391860 ( 134)
  0 0 ^ min/0 clk ^ (clock ideal) clk_src clk crpr_pin null
  1 2 ^ max/1 clk ^ (clock ideal) clk_src clk crpr_pin null
  2 1 v min/0 clk v (clock ideal) clk_src clk crpr_pin null
  3 3 v max/1 clk v (clock ideal) clk_src clk crpr_pin null

Group    1 hash = 2697892853488099690 (  11)
  0 4 ^ min/0 clk ^ clk_src clk crpr_pin null input in1 Group -from {in1}
  1 6 ^ max/1 clk ^ clk_src clk crpr_pin null input in1 Group -from {in1}
  2 5 v min/0 clk ^ clk_src clk crpr_pin null input in1 Group -from {in1}
  3 7 v max/1 clk ^ clk_src clk crpr_pin null input in1 Group -from {in1}

Group    2 hash = 2705662179234464818 ( 101)
  0 8 ^ min/0 clk ^ clk_src clk crpr_pin null input in2
  1 10 ^ max/1 clk ^ clk_src clk crpr_pin null input in2
  2 9 v min/0 clk ^ clk_src clk crpr_pin null input in2
  3 11 v max/1 clk ^ clk_src clk crpr_pin null input in2

Group    3 hash = 17969741592058791410 (  82)
  0 12 ^ min/0 clk ^ clk_src clk crpr_pin null
  1 13 ^ max/1 clk ^ clk_src clk crpr_pin null
  2 14 v min/0 clk ^ clk_src clk crpr_pin null
  3 15 v max/1 clk ^ clk_src clk crpr_pin null

Group    4 hash = 17969506157945265194 (  17)
  0 16 ^ min/0 clk ^ clk_src clk crpr_pin null Group -from {in1}
  1 17 ^ max/1 clk ^ clk_src clk crpr_pin null Group -from {in1}
  2 18 v min/0 clk ^ clk_src clk crpr_pin null Group -from {in1}
  3 19 v max/1 clk ^ clk_src clk crpr_pin null Group -from {in1}

Group    5 hash = 17492503676294504988 (  39)
  0 12 ^ min/0 clk ^ clk_src clk crpr_pin null
  1 16 ^ min/0 clk ^ clk_src clk crpr_pin null Group -from {in1}
  2 13 ^ max/1 clk ^ clk_src clk crpr_pin null
  3 17 ^ max/1 clk ^ clk_src clk crpr_pin null Group -from {in1}
  4 14 v min/0 clk ^ clk_src clk crpr_pin null
  5 18 v min/0 clk ^ clk_src clk crpr_pin null Group -from {in1}
  6 15 v max/1 clk ^ clk_src clk crpr_pin null
  7 19 v max/1 clk ^ clk_src clk crpr_pin null Group -from {in1}

Longest hash bucket length 1 hash=11
0 ^ min/0 clk ^ (clock ideal) clk_src clk crpr_pin null
1 v min/0 clk v (clock ideal) clk_src clk crpr_pin null
2 ^ max/1 clk ^ (clock ideal) clk_src clk crpr_pin null
3 v max/1 clk v (clock ideal) clk_src clk crpr_pin null
4 ^ min/0 clk ^ clk_src clk crpr_pin null input in1 Group -from {in1}
5 v min/0 clk ^ clk_src clk crpr_pin null input in1 Group -from {in1}
6 ^ max/1 clk ^ clk_src clk crpr_pin null input in1 Group -from {in1}
7 v max/1 clk ^ clk_src clk crpr_pin null input in1 Group -from {in1}
8 ^ min/0 clk ^ clk_src clk crpr_pin null input in2
9 v min/0 clk ^ clk_src clk crpr_pin null input in2
10 ^ max/1 clk ^ clk_src clk crpr_pin null input in2
11 v max/1 clk ^ clk_src clk crpr_pin null input in2
12 ^ min/0 clk ^ clk_src clk crpr_pin null
13 ^ max/1 clk ^ clk_src clk crpr_pin null
14 v min/0 clk ^ clk_src clk crpr_pin null
15 v max/1 clk ^ clk_src clk crpr_pin null
16 ^ min/0 clk ^ clk_src clk crpr_pin null Group -from {in1}
17 ^ max/1 clk ^ clk_src clk crpr_pin null Group -from {in1}
18 v min/0 clk ^ clk_src clk crpr_pin null Group -from {in1}
19 v max/1 clk ^ clk_src clk crpr_pin null Group -from {in1}
Longest hash bucket length 1 hash=15
min/0 clk ^ clk_src clk
max/1 clk ^ clk_src clk
min/0 clk v clk_src clk
max/1 clk v clk_src clk
4 clk infos
     4     11
     8      4
--- report_path_end header/footer ---
Startpoint: reg1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: out1 (output port clocked by clk)
Path Group: out_group
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ reg1/CK (DFF_X1)
   0.08    0.08 ^ reg1/Q (DFF_X1)
   0.02    0.10 ^ buf2/Z (BUF_X1)
   0.00    0.10 ^ out1 (out)
           0.10   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
  -2.00    8.00   output external delay
           8.00   data required time
---------------------------------------------------------
           8.00   data required time
          -0.10   data arrival time
---------------------------------------------------------
           7.90   slack (MET)


Startpoint: in1 (input port clocked by clk)
Endpoint: reg1 (rising edge-triggered flip-flop clocked by clk)
Path Group: reg_group
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.00    1.00 v input external delay
   0.00    1.00 v in1 (in)
   0.02    1.02 v and1/ZN (AND2_X1)
   0.02    1.05 v buf1/Z (BUF_X1)
   0.00    1.05 v reg1/D (DFF_X1)
           1.05   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ reg1/CK (DFF_X1)
  -0.04    9.96   library setup time
           9.96   data required time
---------------------------------------------------------
           9.96   data required time
          -1.05   data arrival time
---------------------------------------------------------
           8.92   slack (MET)


Startpoint: in2 (input port clocked by clk)
Endpoint: reg1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.00    1.00 v input external delay
   0.00    1.00 v in2 (in)
   0.02    1.02 v and1/ZN (AND2_X1)
   0.02    1.05 v buf1/Z (BUF_X1)
   0.00    1.05 v reg1/D (DFF_X1)
           1.05   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ reg1/CK (DFF_X1)
  -0.04    9.96   library setup time
           9.96   data required time
---------------------------------------------------------
           9.96   data required time
          -1.05   data arrival time
---------------------------------------------------------
           8.91   slack (MET)


--- slow_drivers ---
Slow drivers: 3
--- levelize ---
