<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="../src/forward_fw.cpp:76:27" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by store" resolution="214-231" BundleName="WEIGHTS" VarName="W1" ParentFunc="train_step(unsigned char const*, unsigned char const*, int, ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [32])" OrigID="for.body6.i.load.3" OrigAccess-DebugLoc="../src/forward_fw.cpp:76:27" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="../src/forward_fw.cpp:78:22" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by load" resolution="214-231" BundleName="WEIGHTS" VarName="W1" ParentFunc="train_step(unsigned char const*, unsigned char const*, int, ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [32])" OrigID="for.body6.i.store.80" OrigAccess-DebugLoc="../src/forward_fw.cpp:78:22" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../src/forward_fw.cpp:92:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 32 has been inferred" BundleName="WEIGHTS" VarName="W2" LoopLoc="../src/forward_fw.cpp:92:22" LoopName="VITIS_LOOP_92_1" ParentFunc="updateOutput(ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [32])" Length="32" Direction="read" AccessID="scevgepseq" OrigID="islist for.body.load.65 for.body.load.77 for.body.load.89 for.body.load.101 for.body.load.113 for.body.load.125 for.body.load.137 for.body.load.149 for.body.load.161 for.body.load.173 for.body.load.185 for.body.load.197 for.body.load.209 for.body.load.221 for.body.load.233 for.body.load.245 for.body.load.257 for.body.load.269 for.body.load.281 for.body.load.293 for.body.load.305 for.body.load.317 for.body.load.329 for.body.load.341 for.body.load.353 for.body.load.365 for.body.load.377 for.body.load.389 for.body.load.401 for.body.load.413 for.body.load.425 for.body.load.437" OrigAccess-DebugLoc="isList ../src/forward_fw.cpp:96:16 ../src/forward_fw.cpp:96:16 ../src/forward_fw.cpp:96:16 ../src/forward_fw.cpp:96:16 ../src/forward_fw.cpp:96:16 ../src/forward_fw.cpp:96:16 ../src/forward_fw.cpp:96:16 ../src/forward_fw.cpp:96:16 ../src/forward_fw.cpp:96:16 ../src/forward_fw.cpp:96:16 ../src/forward_fw.cpp:96:16 ../src/forward_fw.cpp:96:16 ../src/forward_fw.cpp:96:16 ../src/forward_fw.cpp:96:16 ../src/forward_fw.cpp:96:16 ../src/forward_fw.cpp:96:16 ../src/forward_fw.cpp:96:16 ../src/forward_fw.cpp:96:16 ../src/forward_fw.cpp:96:16 ../src/forward_fw.cpp:96:16 ../src/forward_fw.cpp:96:16 ../src/forward_fw.cpp:96:16 ../src/forward_fw.cpp:96:16 ../src/forward_fw.cpp:96:16 ../src/forward_fw.cpp:96:16 ../src/forward_fw.cpp:96:16 ../src/forward_fw.cpp:96:16 ../src/forward_fw.cpp:96:16 ../src/forward_fw.cpp:96:16 ../src/forward_fw.cpp:96:16 ../src/forward_fw.cpp:96:16 ../src/forward_fw.cpp:96:16" OrigDirection="islist read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../src/forward_fw.cpp:92:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 32 has been inferred" BundleName="WEIGHTS" VarName="W2" LoopLoc="../src/forward_fw.cpp:92:22" LoopName="VITIS_LOOP_92_1" ParentFunc="updateOutput(ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [32])" Length="32" Direction="write" AccessID="scevgep1seq" OrigID="islist for.body.store.76 for.body.store.88 for.body.store.100 for.body.store.112 for.body.store.124 for.body.store.136 for.body.store.148 for.body.store.160 for.body.store.172 for.body.store.184 for.body.store.196 for.body.store.208 for.body.store.220 for.body.store.232 for.body.store.244 for.body.store.256 for.body.store.268 for.body.store.280 for.body.store.292 for.body.store.304 for.body.store.316 for.body.store.328 for.body.store.340 for.body.store.352 for.body.store.364 for.body.store.376 for.body.store.388 for.body.store.400 for.body.store.412 for.body.store.424 for.body.store.436 for.body.store.448" OrigAccess-DebugLoc="isList ../src/forward_fw.cpp:98:22 ../src/forward_fw.cpp:98:22 ../src/forward_fw.cpp:98:22 ../src/forward_fw.cpp:98:22 ../src/forward_fw.cpp:98:22 ../src/forward_fw.cpp:98:22 ../src/forward_fw.cpp:98:22 ../src/forward_fw.cpp:98:22 ../src/forward_fw.cpp:98:22 ../src/forward_fw.cpp:98:22 ../src/forward_fw.cpp:98:22 ../src/forward_fw.cpp:98:22 ../src/forward_fw.cpp:98:22 ../src/forward_fw.cpp:98:22 ../src/forward_fw.cpp:98:22 ../src/forward_fw.cpp:98:22 ../src/forward_fw.cpp:98:22 ../src/forward_fw.cpp:98:22 ../src/forward_fw.cpp:98:22 ../src/forward_fw.cpp:98:22 ../src/forward_fw.cpp:98:22 ../src/forward_fw.cpp:98:22 ../src/forward_fw.cpp:98:22 ../src/forward_fw.cpp:98:22 ../src/forward_fw.cpp:98:22 ../src/forward_fw.cpp:98:22 ../src/forward_fw.cpp:98:22 ../src/forward_fw.cpp:98:22 ../src/forward_fw.cpp:98:22 ../src/forward_fw.cpp:98:22 ../src/forward_fw.cpp:98:22 ../src/forward_fw.cpp:98:22" OrigDirection="islist write write write write write write write write write write write write write write write write write write write write write write write write write write write write write write write write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../src/forward_fw.cpp:54:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 320 has been inferred" BundleName="WEIGHTS" VarName="W2" LoopLoc="../src/forward_fw.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="forwardOutput(ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [32])" Length="320" Direction="read" AccessID="W21seq" OrigID="islist for.body.load.77 for.body.load.86 for.body.load.101 for.body.load.116 for.body.load.131 for.body.load.146 for.body.load.161 for.body.load.176 for.body.load.191 for.body.load.206 for.body.load.221 for.body.load.236 for.body.load.251 for.body.load.266 for.body.load.281 for.body.load.296 for.body.load.311 for.body.load.326 for.body.load.341 for.body.load.356 for.body.load.371 for.body.load.386 for.body.load.401 for.body.load.416 for.body.load.431 for.body.load.446 for.body.load.461 for.body.load.476 for.body.load.491 for.body.load.506 for.body.load.521 for.body.load.536" OrigAccess-DebugLoc="isList ../src/forward_fw.cpp:58:28 ../src/forward_fw.cpp:58:28 ../src/forward_fw.cpp:58:28 ../src/forward_fw.cpp:58:28 ../src/forward_fw.cpp:58:28 ../src/forward_fw.cpp:58:28 ../src/forward_fw.cpp:58:28 ../src/forward_fw.cpp:58:28 ../src/forward_fw.cpp:58:28 ../src/forward_fw.cpp:58:28 ../src/forward_fw.cpp:58:28 ../src/forward_fw.cpp:58:28 ../src/forward_fw.cpp:58:28 ../src/forward_fw.cpp:58:28 ../src/forward_fw.cpp:58:28 ../src/forward_fw.cpp:58:28 ../src/forward_fw.cpp:58:28 ../src/forward_fw.cpp:58:28 ../src/forward_fw.cpp:58:28 ../src/forward_fw.cpp:58:28 ../src/forward_fw.cpp:58:28 ../src/forward_fw.cpp:58:28 ../src/forward_fw.cpp:58:28 ../src/forward_fw.cpp:58:28 ../src/forward_fw.cpp:58:28 ../src/forward_fw.cpp:58:28 ../src/forward_fw.cpp:58:28 ../src/forward_fw.cpp:58:28 ../src/forward_fw.cpp:58:28 ../src/forward_fw.cpp:58:28 ../src/forward_fw.cpp:58:28 ../src/forward_fw.cpp:58:28" OrigDirection="islist read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../src/forward_fw.cpp:36:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 2048 has been inferred" BundleName="WEIGHTS" VarName="W1" LoopLoc="../src/forward_fw.cpp:36:22" LoopName="VITIS_LOOP_36_1" ParentFunc="forwardHidden(ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])" Length="2048" Direction="read" AccessID="W11seq" OrigID="islist for.body.load.163 for.body.load.172 for.body.load.187 for.body.load.202 for.body.load.217 for.body.load.232 for.body.load.247 for.body.load.262 for.body.load.277 for.body.load.292 for.body.load.307 for.body.load.322 for.body.load.337 for.body.load.352 for.body.load.367 for.body.load.382 for.body.load.397 for.body.load.412 for.body.load.427 for.body.load.442 for.body.load.457 for.body.load.472 for.body.load.487 for.body.load.502 for.body.load.517 for.body.load.532 for.body.load.547 for.body.load.562 for.body.load.577 for.body.load.592 for.body.load.607 for.body.load.622 for.body.load.637 for.body.load.652 for.body.load.667 for.body.load.682 for.body.load.697 for.body.load.712 for.body.load.727 for.body.load.742 for.body.load.757 for.body.load.772 for.body.load.787 for.body.load.802 for.body.load.817 for.body.load.832 for.body.load.847 for.body.load.862 for.body.load.877 for.body.load.892 for.body.load.907 for.body.load.922 for.body.load.937 for.body.load.952 for.body.load.967 for.body.load.982 for.body.load.997 for.body.load.1012 for.body.load.1027 for.body.load.1042 for.body.load.1057 for.body.load.1072 for.body.load.1087 for.body.load.1102" OrigAccess-DebugLoc="isList ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27 ../src/forward_fw.cpp:41:27" OrigDirection="islist read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../src/forward_fw.cpp:96:16" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="WEIGHTS" VarName="W2" ParentFunc="updateOutput(ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [32])" OrigID="scevgepseq" OrigAccess-DebugLoc="../src/forward_fw.cpp:96:16" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../src/forward_fw.cpp:92:52" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="WEIGHTS" VarName="W2" ParentFunc="updateOutput(ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [32])" OrigID="scevgep1seq" OrigAccess-DebugLoc="../src/forward_fw.cpp:92:52" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../src/forward_fw.cpp:54:22" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="WEIGHTS" VarName="W2" LoopLoc="../src/forward_fw.cpp:54:22" LoopName="VITIS_LOOP_54_1" ParentFunc="forwardOutput(ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [32])" OrigID="W21seq" OrigAccess-DebugLoc="../src/forward_fw.cpp:54:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../src/forward_fw.cpp:36:22" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="WEIGHTS" VarName="W1" LoopLoc="../src/forward_fw.cpp:36:22" LoopName="VITIS_LOOP_36_1" ParentFunc="forwardHidden(ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;8, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])" OrigID="W11seq" OrigAccess-DebugLoc="../src/forward_fw.cpp:36:22" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../src/forward_fw.cpp:36:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 2048 and bit width 8 in loop 'VITIS_LOOP_36_1' has been inferred on bundle 'WEIGHTS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="WEIGHTS" LoopLoc="../src/forward_fw.cpp:36:22" LoopName="VITIS_LOOP_36_1" Length="2048" Width="8" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../src/forward_fw.cpp:54:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 320 and bit width 8 in loop 'VITIS_LOOP_54_1' has been inferred on bundle 'WEIGHTS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="WEIGHTS" LoopLoc="../src/forward_fw.cpp:54:22" LoopName="VITIS_LOOP_54_1" Length="320" Width="8" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../src/forward_fw.cpp:96:16" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 32 and bit width 8 has been inferred on bundle 'WEIGHTS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="WEIGHTS" Length="32" Width="8" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../src/forward_fw.cpp:92:52" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 32 and bit width 8 has been inferred on bundle 'WEIGHTS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="WEIGHTS" Length="32" Width="8" Direction="write"/>
</VitisHLS:BurstInfo>

