
---------- Begin Simulation Statistics ----------
final_tick                               119010598000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 427223                       # Simulator instruction rate (inst/s)
host_mem_usage                                 709244                       # Number of bytes of host memory used
host_op_rate                                   432017                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   234.07                       # Real time elapsed on the host
host_tick_rate                              508439874                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101122354                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.119011                       # Number of seconds simulated
sim_ticks                                119010598000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.808617                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4084478                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4816112                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 20                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            345765                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5101264                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102845                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          675340                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           572495                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6508744                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  312543                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        35001                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101122354                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.190106                       # CPI: cycles per instruction
system.cpu.discardedOps                        953636                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48883105                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40551511                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6262456                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3228455                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.840261                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        119010598                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55111288     54.50%     54.50% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            282752      0.28%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            266991      0.26%     55.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            163440      0.16%     55.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           505318      0.50%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            36718      0.04%     55.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         10949      0.01%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::MemRead               38138372     37.72%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6383088      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101122354                       # Class of committed instruction
system.cpu.tickCycles                       115782143                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        11084                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23274                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1579                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        60927                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1218                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       122356                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1219                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 119010598000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3647                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8165                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2755                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8707                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8707                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3647                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        35628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2626432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2626432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             12354                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   12354    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               12354                       # Request fanout histogram
system.membus.respLayer1.occupancy          116345500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            88594000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 119010598000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             22994                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        56150                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3748                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           12923                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38440                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38440                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4004                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18990                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        11756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       172034                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                183790                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       992256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     13493120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               14485376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           11899                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1045120                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            73333                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.038237                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.191839                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  70530     96.18%     96.18% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2802      3.82%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              73333                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          329288000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         287159990                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20022997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 119010598000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 3045                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                46022                       # number of demand (read+write) hits
system.l2.demand_hits::total                    49067                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                3045                       # number of overall hits
system.l2.overall_hits::.cpu.data               46022                       # number of overall hits
system.l2.overall_hits::total                   49067                       # number of overall hits
system.l2.demand_misses::.cpu.inst                959                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              11408                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12367                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               959                       # number of overall misses
system.l2.overall_misses::.cpu.data             11408                       # number of overall misses
system.l2.overall_misses::total                 12367                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     99816000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1241894000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1341710000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     99816000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1241894000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1341710000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             4004                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            57430                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                61434                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            4004                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           57430                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               61434                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.239510                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.198642                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.201305                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.239510                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.198642                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.201305                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 104083.420229                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108861.676017                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108491.145791                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104083.420229                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108861.676017                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108491.145791                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                8165                       # number of writebacks
system.l2.writebacks::total                      8165                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  13                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 13                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           956                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         11398                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             12354                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          956                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        11398                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            12354                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     80427000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1013087000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1093514000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     80427000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1013087000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1093514000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.238761                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.198468                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.201094                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.238761                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.198468                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.201094                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84128.661088                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88882.874188                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88514.974907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84128.661088                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88882.874188                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88514.974907                       # average overall mshr miss latency
system.l2.replacements                          11899                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        47985                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            47985                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        47985                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        47985                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3293                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3293                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3293                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3293                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          240                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           240                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             29733                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 29733                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            8707                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8707                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    944301000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     944301000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38440                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38440                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.226509                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.226509                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108453.083726                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108453.083726                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         8707                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8707                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    770161000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    770161000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.226509                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.226509                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88453.083726                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88453.083726                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           3045                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3045                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          959                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              959                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     99816000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     99816000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         4004                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4004                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.239510                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.239510                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104083.420229                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104083.420229                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          956                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          956                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     80427000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     80427000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.238761                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.238761                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84128.661088                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84128.661088                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         16289                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16289                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2701                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2701                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    297593000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    297593000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        18990                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18990                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.142233                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.142233                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 110178.822658                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110178.822658                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2691                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2691                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    242926000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    242926000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.141706                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.141706                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90273.504274                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90273.504274                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 119010598000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1021.771537                       # Cycle average of tags in use
system.l2.tags.total_refs                      120524                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     12923                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.326317                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.421773                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        21.105838                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       983.243926                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.017013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.020611                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.960199                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997824                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          713                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          239                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    979139                       # Number of tag accesses
system.l2.tags.data_accesses                   979139                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 119010598000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         122368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1458944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1581312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       122368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        122368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1045120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1045120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             956                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           11398                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               12354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         8165                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8165                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1028211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          12258942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              13287153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1028211                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1028211                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        8781739                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              8781739                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        8781739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1028211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         12258942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             22068892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     16319.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1912.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     21648.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.017727597500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          912                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          912                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               73849                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              15399                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       12354                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       8165                       # Number of write requests accepted
system.mem_ctrls.readBursts                     24708                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    16330                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1148                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    11                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1756                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.99                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    425204250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  117800000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               866954250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18047.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36797.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    15158                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   13663                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 24708                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                16330                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11041                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    231.063128                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   176.269725                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   227.673216                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          241      2.18%      2.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8018     72.62%     74.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          893      8.09%     82.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          580      5.25%     88.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          350      3.17%     91.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          231      2.09%     93.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          150      1.36%     94.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          104      0.94%     95.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          474      4.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11041                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          912                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.831140                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.523323                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     94.618188                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           904     99.12%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            6      0.66%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           912                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          912                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.875000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.858640                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.762564                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               88      9.65%      9.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               14      1.54%     11.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              769     84.32%     95.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      1.54%     97.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               24      2.63%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.22%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           912                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1507840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   73472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1043328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1581312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1045120                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        12.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         8.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     13.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      8.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  118658442000                       # Total gap between requests
system.mem_ctrls.avgGap                    5782856.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       122368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1385472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1043328                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1028210.949750878499                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 11641585.062869779766                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 8766681.434539131820                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1912                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        22796                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        16330                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     57863000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    809091250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2724331510000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30263.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35492.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 166829853.64                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             45646020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             24261435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            99553020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           48321540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9394157760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       7897875540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      39049227360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        56559042675                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        475.243748                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 101435278000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3973840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  13601480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             33186720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             17639160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            68665380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           36774900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9394157760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       7002263040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      39803427360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        56356114320                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        473.538620                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 103405568250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3973840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11631189750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    119010598000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 119010598000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     15384411                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15384411                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     15384411                       # number of overall hits
system.cpu.icache.overall_hits::total        15384411                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4004                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4004                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4004                       # number of overall misses
system.cpu.icache.overall_misses::total          4004                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    185702000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    185702000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    185702000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    185702000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     15388415                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15388415                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     15388415                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15388415                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000260                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000260                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000260                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000260                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 46379.120879                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46379.120879                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 46379.120879                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46379.120879                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3748                       # number of writebacks
system.cpu.icache.writebacks::total              3748                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         4004                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4004                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4004                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4004                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    177694000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    177694000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    177694000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    177694000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000260                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000260                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000260                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000260                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 44379.120879                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44379.120879                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 44379.120879                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44379.120879                       # average overall mshr miss latency
system.cpu.icache.replacements                   3748                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     15384411                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15384411                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4004                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4004                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    185702000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    185702000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     15388415                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15388415                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000260                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000260                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 46379.120879                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46379.120879                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4004                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4004                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    177694000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    177694000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000260                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000260                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 44379.120879                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44379.120879                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 119010598000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.931694                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15388415                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4004                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3843.260490                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.931694                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999733                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999733                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          243                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          30780834                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         30780834                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 119010598000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 119010598000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 119010598000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43788760                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43788760                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43797381                       # number of overall hits
system.cpu.dcache.overall_hits::total        43797381                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        66878                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          66878                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        66951                       # number of overall misses
system.cpu.dcache.overall_misses::total         66951                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3011182000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3011182000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3011182000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3011182000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43855638                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43855638                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43864332                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43864332                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001525                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001525                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001526                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001526                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45025.000748                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45025.000748                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44975.907753                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44975.907753                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        47985                       # number of writebacks
system.cpu.dcache.writebacks::total             47985                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         9493                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9493                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         9493                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9493                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        57385                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        57385                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        57430                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        57430                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2394733000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2394733000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2399608000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2399608000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001308                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001308                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001309                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001309                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41730.992420                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41730.992420                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41783.179523                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41783.179523                       # average overall mshr miss latency
system.cpu.dcache.replacements                  57174                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37509623                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37509623                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21162                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21162                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    800695000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    800695000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37530785                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37530785                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000564                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000564                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37836.452131                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37836.452131                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2217                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2217                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18945                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18945                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    700688000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    700688000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000505                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000505                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36985.378728                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36985.378728                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6279137                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6279137                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        45716                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        45716                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2210487000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2210487000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6324853                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6324853                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007228                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007228                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 48352.589903                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48352.589903                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         7276                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7276                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38440                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38440                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1694045000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1694045000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006078                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006078                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 44069.849116                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44069.849116                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8621                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8621                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           73                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           73                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8694                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8694                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.008397                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.008397                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           45                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           45                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      4875000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      4875000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005176                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005176                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 108333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 108333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 119010598000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.605924                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43855143                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             57430                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            763.627773                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.605924                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998461                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998461                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          187                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          87786758                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         87786758                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 119010598000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 119010598000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
