// Seed: 751339346
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input wire id_2,
    output wand id_3,
    output tri0 id_4,
    output wand id_5,
    output supply1 id_6,
    output tri1 id_7
);
  id_9(
      .id_0(1), .id_1("" - 1), .id_2(""), .id_3(1), .id_4(1 == id_7)
  );
endmodule
module module_1 (
    input wire id_0,
    output supply0 id_1,
    input tri0 id_2,
    input tri id_3,
    output wand id_4,
    output logic id_5,
    output tri0 id_6,
    output uwire id_7
);
  integer id_9;
  uwire   id_10;
  module_0(
      id_0, id_0, id_3, id_1, id_4, id_7, id_6, id_1
  );
  final begin
    $display(id_9[1], 1, (id_2), 1, 1'h0 + id_0);
    id_5 <= 1'b0 == id_10;
  end
endmodule
