#!/usr/bin/env python
import copy
import hashlib
import math
import os
import sys

import C_TO_LOGIC
import CXXRTL
import QUARTUS
import RAW_VHDL
import SIM
import SW_LIB
import SYN
import VERILATOR
import VIVADO
from pycparser import c_ast

VHDL_FILE_EXT = ".vhd"
VHDL_PKG_EXT = ".pkg" + VHDL_FILE_EXT


def WIRE_TO_VHDL_TYPE_STR(wire_name, logic, parser_state=None):
    # print "logic.wire_to_c_type",logic.wire_to_c_type
    c_type_str = logic.wire_to_c_type[wire_name]
    return C_TYPE_STR_TO_VHDL_TYPE_STR(c_type_str, parser_state)


def WIRE_TO_VHDL_NULL_STR(global_wire, logic, parser_state):
    c_type_str = logic.wire_to_c_type[global_wire]
    return C_TYPE_STR_TO_VHDL_NULL_STR(c_type_str, parser_state)


def INIT_C_AST_NODE_TO_VHDL_INIT_STR(c_ast_init, c_type, logic, parser_state):
    # Single item / not list
    if type(c_ast_init) == c_ast.Constant:
        return CONST_VAL_STR_TO_VHDL(str(c_ast_init.value), c_type, parser_state)
    elif (
        type(c_ast_init) == c_ast.UnaryOp
        and str(c_ast_init.op) == "-"
        and (type(c_ast_init.expr) == c_ast.Constant)
    ):
        negated_str = "-" + str(c_ast_init.expr.value)
        return CONST_VAL_STR_TO_VHDL(negated_str, c_type, parser_state)
    elif type(c_ast_init) == c_ast.ID and C_TO_LOGIC.ID_IS_ENUM_CONST(
        c_ast_init, logic, "", parser_state
    ):
        return CONST_VAL_STR_TO_VHDL(str(c_ast_init.name), c_type, parser_state)

    # Each thing in init list is either position based, [index], .member
    pos = 0
    # Shared logic for 1 or more init exprs
    if type(c_ast_init) == c_ast.InitList:
        init_exprs = c_ast_init.exprs
    else:
        print(
            "Unsupported initializer for state variable in func",
            logic.func_name,
            type(c_ast_init).__name__,
            c_ast_init.coord,
        )
        sys.exit(-1)
    index_to_vhdl_str = dict()
    member_to_vhdl_str = dict()
    for init_expr in init_exprs:
        # What is expected for this expression given type?
        ref_toks = None
        expr_node = None
        if type(c_ast_init) == c_ast.InitList and C_TO_LOGIC.C_TYPE_IS_ARRAY(c_type):
            # Array
            elem_t, dims = C_TO_LOGIC.C_ARRAY_TYPE_TO_ELEM_TYPE_AND_DIMS(c_type)
            expr_node = init_expr
            expr_type = elem_t
            # Assign this pos in array, or specified pos
            if type(init_expr) == c_ast.NamedInitializer:
                # pos name
                pos = int(init_expr.name[0].value)
                expr_node = init_expr.expr
            index_to_vhdl_str[pos] = INIT_C_AST_NODE_TO_VHDL_INIT_STR(
                expr_node, elem_t, logic, parser_state
            )

        elif type(c_ast_init) == c_ast.InitList and C_TO_LOGIC.C_TYPE_IS_STRUCT(
            c_type, parser_state
        ):
            # Struct
            field_type_dict = parser_state.struct_to_field_type_dict[c_type]
            field_names_list = list(field_type_dict.keys())
            field_types_list = list(field_type_dict.values())
            expr_node = init_expr
            # Assign to specified member or by pos in member list
            if type(init_expr) == c_ast.NamedInitializer:
                # Field name based
                member_name = init_expr.name[0].name
                pos = field_names_list.index(member_name)
                expr_type = field_type_dict[member_name]
                expr_node = init_expr.expr
            else:
                # Position based
                expr_type = field_types_list[pos]
                member_name = field_names_list[pos]
            member_to_vhdl_str[member_name] = INIT_C_AST_NODE_TO_VHDL_INIT_STR(
                expr_node, expr_type, logic, parser_state
            )

        # Update for next expr
        pos += 1

    # Assemble text
    text = "(\n"
    if C_TO_LOGIC.C_TYPE_IS_ARRAY(c_type):
        for array_index in index_to_vhdl_str:
            text += str(array_index) + " => " + index_to_vhdl_str[array_index] + ",\n"
        text += "others => " + C_TYPE_STR_TO_VHDL_NULL_STR(elem_t, parser_state) + ",\n"
    elif C_TO_LOGIC.C_TYPE_IS_STRUCT(c_type, parser_state):
        field_type_dict = parser_state.struct_to_field_type_dict[c_type]
        field_names_list = list(field_type_dict.keys())
        field_types_list = list(field_type_dict.values())
        for member_name in field_names_list:
            if member_name in member_to_vhdl_str:
                text += member_name + " => " + member_to_vhdl_str[member_name] + ",\n"
            else:
                text += (
                    str(array_index)
                    + " => "
                    + C_TYPE_STR_TO_VHDL_NULL_STR(
                        field_type_dict[member_name], parser_state
                    )
                    + ",\n"
                )
    text = text.strip("\n").strip(",")
    text += ")\n"
    return text


# Could be volatile state too
def STATE_REG_TO_VHDL_INIT_STR(wire, logic, parser_state):
    parser_state.existing_logic = logic
    # Does this wire have an init?
    leaf = C_TO_LOGIC.LEAF_NAME(wire, True)
    c_type = logic.wire_to_c_type[wire]
    init = None
    if leaf in logic.state_regs:
        init = logic.state_regs[leaf].init
    # print(logic.func_name,logic.state_regs,logic.state_regs[leaf].init)
    resolved_const_str = None
    if leaf in logic.state_regs:
        resolved_const_str = logic.state_regs[leaf].resolved_const_str

    # If none use null
    if init is None:
        return WIRE_TO_VHDL_NULL_STR(wire, logic, parser_state)

    # Raw VHDL init string?
    if type(init) == str:
        init_file = init
        # Ugh need to todo some kind of relative file path support
        f = open(init_file)
        text = f.read()
        f.close()
        return text

    # Try to use resolved to a constant string? ugh
    if resolved_const_str is not None:
        # print("resolved_const_str", resolved_const_str, logic.func_name,init.coord)
        return CONST_VAL_STR_TO_VHDL(resolved_const_str, c_type, parser_state)

    # Default handle c code
    return INIT_C_AST_NODE_TO_VHDL_INIT_STR(init, c_type, logic, parser_state)


def CLK_MHZ_GROUP_TEXT(mhz, group):
    num = mhz
    text = ""
    if num is not None:
        unit = ""  # assumed MHz, todo always have units, dont assume
        if num < 1.0:
            num = mhz * 1e3
            unit = "khz"
            if num < 1.0:
                num = mhz * 1e6
                unit = "hz"
        text += str(num).replace(".", "p") + unit
    else:
        text += str(num)  # None

    # Maybe add clock group
    if group:
        text += "_" + group

    return text


def CLK_EXT_STR(main_func, parser_state):
    mhz = parser_state.main_mhz[main_func]
    group = parser_state.main_clk_group[main_func]
    return CLK_MHZ_GROUP_TEXT(mhz, group)


def WRITE_MULTIMAIN_TOP(parser_state, multimain_timing_params, is_final_top=False):
    text = ""
    text += "library ieee;" + "\n"
    text += "use ieee.std_logic_1164.all;" + "\n"
    text += "use ieee.numeric_std.all;" + "\n"

    # Include C defined structs
    text += "use work.c_structs_pkg.all;\n"
    # Include clock cross types
    if NEEDS_GLOBAL_WIRES_VHDL_PACKAGE(parser_state):
        text += "use work.global_wires_pkg.all;\n"

    # Hash for multi main is just hash of main pipes
    hash_ext = multimain_timing_params.GET_HASH_EXT(parser_state)

    # Entity and file name
    entity_name = ""
    if not is_final_top:
        entity_name = "top" + hash_ext
    else:
        entity_name = "top"
    filename = entity_name + VHDL_FILE_EXT

    text += (
        """
  entity """
        + entity_name
        + """ is
port(
"""
    )
    # All user generated clocks, no groups for now
    all_user_clks = set()
    for clk_mhz in parser_state.clk_mhz.values():
        clk_name = "clk_" + CLK_MHZ_GROUP_TEXT(clk_mhz, None)
        all_user_clks.add(clk_name)

    # All the clocks
    all_clks = set()
    for main_func in parser_state.main_mhz:
        clk_ext_str = CLK_EXT_STR(main_func, parser_state)
        clk_name = "clk_" + clk_ext_str
        all_clks.add(clk_name)
    for clk_name in sorted(list(all_clks)):
        # User clocks declared internally and are outputs
        if clk_name in all_user_clks:
            text += clk_name + "_out : out std_logic;\n"
        else:
            # Regular clocks are inputs
            text += clk_name + " : in std_logic;\n"

    main_func_io_text = ""
    # IO
    for main_func in parser_state.main_mhz:
        main_func_logic = parser_state.LogicInstLookupTable[main_func]
        # Inputs
        for input_port in main_func_logic.inputs:
            c_type = main_func_logic.wire_to_c_type[input_port]
            vhdl_type = C_TYPE_STR_TO_VHDL_TYPE_STR(c_type, parser_state)
            main_func_io_text += (
                main_func + "_" + input_port + " : in " + vhdl_type + ";\n"
            )
        # Outputs
        for output_port in main_func_logic.outputs:
            c_type = main_func_logic.wire_to_c_type[output_port]
            vhdl_type = C_TYPE_STR_TO_VHDL_TYPE_STR(c_type, parser_state)
            main_func_io_text += (
                main_func + "_" + output_port + " : out " + vhdl_type + ";\n"
            )

    if main_func_io_text != "":
        text += (
            """
-- IO for each main func
"""
            + main_func_io_text
        )

    # Remove last two chars
    text = text[0 : len(text) - 2]

    text += (
        """
  );
end """
        + entity_name
        + """;
architecture arch of """
        + entity_name
        + """ is

attribute syn_keep : boolean;
attribute keep : string;
attribute dont_touch : string;

"""
    )

    # User defined clocks
    if len(all_user_clks) > 0:
        text += """-- User defined clocks\n"""
        for clk_name in sorted(list(all_user_clks)):
            text += "signal " + clk_name + " : std_logic;\n"
            text += "attribute syn_keep of " + clk_name + """: signal is true;\n"""
            text += "attribute keep of " + clk_name + """: signal is "true";\n"""
            text += "attribute dont_touch of " + clk_name + """: signal is "true";\n"""

    # Clock cross wires
    has_global_to_module = False
    has_module_to_global = False
    for main_func in parser_state.main_mhz:
        main_func_logic = parser_state.LogicInstLookupTable[main_func]
        if LOGIC_NEEDS_GLOBAL_TO_MODULE(main_func_logic, parser_state):
            has_global_to_module = True
        if LOGIC_NEEDS_MODULE_TO_GLOBAL(main_func_logic, parser_state):
            has_module_to_global = True
    if has_module_to_global:
        text += """
-- Global/clock crossing wires from modules to global area
signal module_to_global : module_to_global_t;"""
    if has_global_to_module:
        text += """
-- Global/clock crossing wires from the global area to modules
signal global_to_module : global_to_module_t;
"""

    # Clock cross output intermediate wires
    # (since can have multiple read side connections)
    for var_name in parser_state.clk_cross_var_info:
        write_func, read_func = parser_state.clk_cross_var_info[
            var_name
        ].write_read_funcs
        if read_func in parser_state.FuncLogicLookupTable:  # Might be unused read side
            read_func_logic = parser_state.FuncLogicLookupTable[read_func]
            for out_port in read_func_logic.outputs:
                vhdl_type_str = WIRE_TO_VHDL_TYPE_STR(
                    out_port, read_func_logic, parser_state
                )
                text += (
                    "signal clk_cross_"
                    + var_name
                    + "_"
                    + out_port
                    + " : "
                    + vhdl_type_str
                    + ";\n"
                )

    # Dont touch IO
    if not is_final_top:
        # IO
        for main_func in parser_state.main_mhz:
            main_func_logic = parser_state.LogicInstLookupTable[main_func]
            main_entity_name = GET_ENTITY_NAME(
                main_func,
                main_func_logic,
                multimain_timing_params.TimingParamsLookupTable,
                parser_state,
            )
            # The inputs regs of the logic
            for input_name in main_func_logic.inputs:
                # Get type for input
                vhdl_type_str = WIRE_TO_VHDL_TYPE_STR(
                    input_name, main_func_logic, parser_state
                )
                text += (
                    "signal "
                    + main_entity_name
                    + "_"
                    + WIRE_TO_VHDL_NAME(input_name, main_func_logic)
                    + "_input_reg : "
                    + vhdl_type_str
                    + " := "
                    + WIRE_TO_VHDL_NULL_STR(input_name, main_func_logic, parser_state)
                    + ";"
                    + "\n"
                )
                if not is_final_top:
                    # Dont touch
                    text += (
                        "attribute syn_keep of "
                        + main_entity_name
                        + "_"
                        + WIRE_TO_VHDL_NAME(input_name, main_func_logic)
                        + """_input_reg : signal is true;\n"""
                    )
                    text += (
                        "attribute keep of "
                        + main_entity_name
                        + "_"
                        + WIRE_TO_VHDL_NAME(input_name, main_func_logic)
                        + """_input_reg : signal is "true";\n"""
                    )
                    text += (
                        "attribute dont_touch of "
                        + main_entity_name
                        + "_"
                        + WIRE_TO_VHDL_NAME(input_name, main_func_logic)
                        + """_input_reg : signal is "true";\n"""
                    )

            text += "\n"

            # Output regs and signals
            for output_port in main_func_logic.outputs:
                output_vhdl_type_str = WIRE_TO_VHDL_TYPE_STR(
                    output_port, main_func_logic, parser_state
                )
                text += (
                    "signal "
                    + main_func
                    + "_"
                    + WIRE_TO_VHDL_NAME(output_port, main_func_logic)
                    + "_output : "
                    + output_vhdl_type_str
                    + ";"
                    + "\n"
                )
                text += (
                    "signal "
                    + main_entity_name
                    + "_"
                    + WIRE_TO_VHDL_NAME(output_port, main_func_logic)
                    + "_output_reg : "
                    + output_vhdl_type_str
                    + ";"
                    + "\n"
                )
                if not is_final_top:
                    # Dont touch
                    text += (
                        "attribute syn_keep of "
                        + main_entity_name
                        + "_"
                        + WIRE_TO_VHDL_NAME(output_port, main_func_logic)
                        + """_output_reg : signal is true;\n"""
                    )
                    text += (
                        "attribute keep of "
                        + main_entity_name
                        + "_"
                        + WIRE_TO_VHDL_NAME(output_port, main_func_logic)
                        + """_output_reg : signal is "true";\n"""
                    )
                    text += (
                        "attribute dont_touch of "
                        + main_entity_name
                        + "_"
                        + WIRE_TO_VHDL_NAME(output_port, main_func_logic)
                        + """_output_reg : signal is "true";\n"""
                    )

        text += "\n"

    text += """
begin
"""

    # Connect user defined clocks from clock crossing wires
    if len(parser_state.clk_mhz) > 0:
        text += "-- User defined clocks\n"
        for clk_var_name, clk_mhz in parser_state.clk_mhz.items():
            # Get info on this var
            clk_name = "clk_" + CLK_MHZ_GROUP_TEXT(clk_mhz, None)
            if clk_var_name in parser_state.clk_cross_var_info:
                raise Exception(
                    f"User defined clock wire {clk_var_name} should not be marked as clock crossing! Use simple global wires instead."
                )
            # Get info on write side (no read side)
            var_info = parser_state.global_vars[clk_var_name]
            write_funcs = set()
            for func_name in var_info.used_in_funcs:
                func_logic = parser_state.FuncLogicLookupTable[func_name]
                if clk_var_name in func_logic.state_regs:
                    write_funcs.add(func_name)
                if clk_var_name in func_logic.write_only_global_wires:
                    write_funcs.add(func_name)
            if len(write_funcs) > 1:
                raise Exception(
                    f"More than one function trying to write to global {clk_var_name}: {write_funcs}!"
                )
            write_func = list(write_funcs)[0]
            write_insts = parser_state.FuncToInstances[write_func]
            if len(write_insts) > 1:
                raise Exception(
                    f"More than one instance trying to write to global {clk_var_name}: {write_insts}!"
                )
            write_func_inst = list(write_insts)[0]
            # Assemble driver write wire text
            write_func_inst_toks = write_func_inst.split(C_TO_LOGIC.SUBMODULE_MARKER)
            # Start with main func then apply hier instances
            write_text = C_TO_LOGIC.RECURSIVE_FIND_MAIN_FUNC_FROM_INST(
                write_func_inst, parser_state
            )
            for write_func_inst_tok in write_func_inst_toks[
                1 : len(write_func_inst_toks)
            ]:
                write_func_inst_str = WIRE_TO_VHDL_NAME(write_func_inst_tok)
                write_text += "." + write_func_inst_str
            write_text += "." + clk_var_name + "(0)"
            # Is struct wrapped array of 1 unsigned 0 downto 0
            text += clk_name + " <= " + "module_to_global." + write_text + ";\n"
            # Also connect to output
            text += clk_name + "_out <= " + clk_name + ";\n"

    # IO regs
    if not is_final_top:
        text += "\n"
        text += " " + "-- IO regs\n"

        for main_func in parser_state.main_mhz:
            clk_ext_str = CLK_EXT_STR(main_func, parser_state)
            text += " " + "process(clk_" + clk_ext_str + ") is" + "\n"
            text += " " + "begin" + "\n"
            text += " " + " " + "if rising_edge(clk_" + clk_ext_str + ") then" + "\n"
            main_func_logic = parser_state.LogicInstLookupTable[main_func]
            main_entity_name = GET_ENTITY_NAME(
                main_func,
                main_func_logic,
                multimain_timing_params.TimingParamsLookupTable,
                parser_state,
            )
            # Register inputs
            for input_name in main_func_logic.inputs:
                # Get type for input
                vhdl_type_str = WIRE_TO_VHDL_TYPE_STR(
                    input_name, main_func_logic, parser_state
                )
                text += (
                    " "
                    + " "
                    + " "
                    + main_entity_name
                    + "_"
                    + WIRE_TO_VHDL_NAME(input_name, main_func_logic)
                    + "_input_reg <= "
                    + main_func
                    + "_"
                    + WIRE_TO_VHDL_NAME(input_name, main_func_logic)
                    + ";"
                    + "\n"
                )

            # Output regs
            for out_wire in main_func_logic.outputs:
                text += (
                    " "
                    + " "
                    + " "
                    + main_entity_name
                    + "_"
                    + WIRE_TO_VHDL_NAME(out_wire, main_func_logic)
                    + "_output_reg <= "
                    + main_func
                    + "_"
                    + WIRE_TO_VHDL_NAME(out_wire, main_func_logic)
                    + "_output;"
                    + "\n"
                )

            text += " " + " " + "end if;" + "\n"
            text += " " + "end process;" + "\n"

    # Output wire connection
    if not is_final_top:
        for main_func in parser_state.main_mhz:
            main_func_logic = parser_state.LogicInstLookupTable[main_func]
            main_entity_name = GET_ENTITY_NAME(
                main_func,
                main_func_logic,
                multimain_timing_params.TimingParamsLookupTable,
                parser_state,
            )
            # Connect to top output port
            for out_wire in main_func_logic.outputs:
                text += (
                    " "
                    + main_func
                    + "_"
                    + WIRE_TO_VHDL_NAME(out_wire, main_func_logic)
                    + " <= "
                    + main_entity_name
                    + "_"
                    + WIRE_TO_VHDL_NAME(out_wire, main_func_logic)
                    + "_output_reg;"
                    + "\n"
                )

    text += """
-- Instantiate each main
-- main functions are always clock enabled, always running
"""
    # Main instances
    for main_func in parser_state.main_mhz:
        main_func_logic = parser_state.LogicInstLookupTable[main_func]
        main_entity_name = GET_ENTITY_NAME(
            main_func,
            main_func_logic,
            multimain_timing_params.TimingParamsLookupTable,
            parser_state,
        )
        clk_ext_str = CLK_EXT_STR(main_func, parser_state)

        # ENTITY
        main_timing_params = multimain_timing_params.TimingParamsLookupTable[main_func]
        main_needs_clk = LOGIC_NEEDS_CLOCK(
            main_func,
            main_func_logic,
            parser_state,
            multimain_timing_params.TimingParamsLookupTable,
        )
        main_needs_clk_en = C_TO_LOGIC.LOGIC_NEEDS_CLOCK_ENABLE(
            main_func_logic, parser_state
        )
        main_needs_global_to_module = LOGIC_NEEDS_GLOBAL_TO_MODULE(
            main_func_logic, parser_state
        )  # , multimain_timing_params.TimingParamsLookupTable)
        main_needs_module_to_global = LOGIC_NEEDS_MODULE_TO_GLOBAL(
            main_func_logic, parser_state
        )  # , multimain_timing_params.TimingParamsLookupTable)

        new_inst_name = WIRE_TO_VHDL_NAME(main_func, main_func_logic)
        text += main_entity_name + " : entity work." + main_entity_name + " "
        port_start_text = "port map (\n"
        port_text = ""
        port_text += port_start_text
        # Clock
        if main_needs_clk:
            port_text += "clk_" + clk_ext_str + ",\n"
        # Clock enable
        if main_needs_clk_en:
            port_text += "to_unsigned(1,1),\n"
        # Clock cross in
        if main_needs_global_to_module:
            port_text += "global_to_module." + main_func + ",\n"
        # Clock cross out
        if main_needs_module_to_global:
            port_text += "module_to_global." + main_func + ",\n"
        # Inputs
        for in_port in main_func_logic.inputs:
            if is_final_top:
                in_wire = main_func + "_" + in_port
            else:
                in_wire = main_entity_name + "_" + in_port + "_input_reg"
            port_text += WIRE_TO_VHDL_NAME(in_wire, main_func_logic)
            port_text += ",\n"
        # Outputs
        for out_port in main_func_logic.outputs:
            out_wire = main_func + "_" + out_port
            port_text += WIRE_TO_VHDL_NAME(out_wire, main_func_logic)
            if not is_final_top:
                port_text += "_output"
            port_text += ",\n"

        if port_text != port_start_text:
            # Remove last two chars
            port_text = port_text[0 : len(port_text) - 2]
            port_text += ")"
            text += port_text

        text += ";\n\n"

    # Code very similar code gen to below instantiating special arb clock crossings
    # Arb crossings
    if len(parser_state.arb_handshake_infos) > 0:
        text += """
-- Instantiate each arbitrated handshake clock crossing
"""
    for arb_handshake_info in parser_state.arb_handshake_infos:
        # Get info on the two vars
        # Input
        input_state_reg_info = parser_state.global_vars[
            arb_handshake_info.input_var_name
        ]
        input_flow_control = parser_state.clk_cross_var_info[
            arb_handshake_info.input_var_name
        ].flow_control
        input_write_func, input_read_func = parser_state.clk_cross_var_info[
            arb_handshake_info.input_var_name
        ].write_read_funcs
        input_write_mains, input_read_mains = parser_state.clk_cross_var_info[
            arb_handshake_info.input_var_name
        ].write_read_main_funcs
        # Output
        output_state_reg_info = parser_state.global_vars[
            arb_handshake_info.output_var_name
        ]
        output_flow_control = parser_state.clk_cross_var_info[
            arb_handshake_info.output_var_name
        ].flow_control
        output_write_func, output_read_func = parser_state.clk_cross_var_info[
            arb_handshake_info.output_var_name
        ].write_read_funcs
        output_write_mains, output_read_mains = parser_state.clk_cross_var_info[
            arb_handshake_info.output_var_name
        ].write_read_main_funcs
        # Only single clock arb for now
        clk_ext_str = None
        all_mains = (
            input_write_mains
            | input_read_mains
            | output_write_mains
            | output_read_mains
        )
        # Check read side is all one clock domain
        if len(all_mains) > 0:
            clk_ext_strs = set()
            for main_i in all_mains:
                clk_ext_str_i = CLK_EXT_STR(main_i, parser_state)
                if clk_ext_str_i not in clk_ext_strs and (len(clk_ext_strs) > 0):
                    raise Exception(
                        f"Cannot have multiple clock domains on the arbitrated clock crossing pair {arb_handshake_info.input_var_name} {arb_handshake_info.output_var_name} {all_mains} {clk_ext_strs} doesnt match other main clock for {main_i}={clk_ext_str_i}!"
                    )
                clk_ext_strs.add(clk_ext_str_i)
            # if len(clk_ext_strs) > 1:
            #  raise Exception(f"Cannot have multiple clock domains on the arbitrated clock crossing pair {arb_handshake_info.input_var_name} {arb_handshake_info.output_var_name} {clk_ext_strs}!")
            clk_ext_str = list(clk_ext_strs)[0]

        arb_inst_name = (
            arb_handshake_info.input_var_name
            + """_"""
            + arb_handshake_info.output_var_name
        )
        text += (
            arb_inst_name
            + """ : entity work.arb_clk_cross_"""
            + arb_inst_name
            + """ port map
(
"""
        )
        text += "clk => clk_" + clk_ext_str + ",\n"

        var_names = [
            (arb_handshake_info.input_var_name, "input_arb_"),
            (arb_handshake_info.output_var_name, "output_arb_"),
        ]
        for var_name, io_prefix in var_names:
            # Get info on this var
            var_info = parser_state.global_vars[var_name]
            flow_control = parser_state.clk_cross_var_info[var_name].flow_control
            write_func, read_func = parser_state.clk_cross_var_info[
                var_name
            ].write_read_funcs
            write_func_insts = parser_state.FuncToInstances[write_func]
            write_mains, read_mains = parser_state.clk_cross_var_info[
                var_name
            ].write_read_main_funcs
            write_func_logic = parser_state.FuncLogicLookupTable[write_func]
            read_func_logic = parser_state.FuncLogicLookupTable[read_func]
            read_func_insts = parser_state.FuncToInstances[read_func]
            for write_func_inst_i, write_func_inst in enumerate(
                sorted(write_func_insts)
            ):
                write_func_inst_toks = write_func_inst.split(
                    C_TO_LOGIC.SUBMODULE_MARKER
                )
                # Start with main func then apply hier instances
                write_text = C_TO_LOGIC.RECURSIVE_FIND_MAIN_FUNC_FROM_INST(
                    write_func_inst, parser_state
                )
                for write_func_inst_tok in write_func_inst_toks[
                    1 : len(write_func_inst_toks) - 1
                ]:
                    write_func_inst_str = WIRE_TO_VHDL_NAME(write_func_inst_tok)
                    write_text += "." + write_func_inst_str
                write_text += "." + write_func
                if C_TO_LOGIC.LOGIC_NEEDS_CLOCK_ENABLE(write_func_logic, parser_state):
                    # Clk in enable
                    text += (
                        io_prefix
                        + "in_clk_en_"
                        + str(write_func_inst_i)
                        + " => module_to_global."
                        + write_text
                        + "_"
                        + C_TO_LOGIC.CLOCK_ENABLE_NAME
                        + ",\n"
                    )
                # Clk cross in data from pipeline output
                for input_port in write_func_logic.inputs:
                    text += (
                        io_prefix
                        + input_port
                        + "_"
                        + str(write_func_inst_i)
                        + " => "
                        + "module_to_global."
                        + write_text
                        + "_"
                        + input_port
                        + ",\n"
                    )
                for output_port in write_func_logic.outputs:
                    text += (
                        io_prefix
                        + "wr_"
                        + output_port
                        + "_"
                        + str(write_func_inst_i)
                        + " => "
                        + "global_to_module."
                        + write_text
                        + "_"
                        + output_port
                        + ",\n"
                    )
            # Clk cross out data to pipeline input
            for read_func_inst_i, read_func_inst in enumerate(sorted(read_func_insts)):
                read_func_inst_toks = read_func_inst.split(C_TO_LOGIC.SUBMODULE_MARKER)
                # Start with main func then apply hier instances
                read_text = C_TO_LOGIC.RECURSIVE_FIND_MAIN_FUNC_FROM_INST(
                    read_func_inst, parser_state
                )
                for read_func_inst_tok in read_func_inst_toks[
                    1 : len(read_func_inst_toks) - 1
                ]:
                    read_func_inst_str = WIRE_TO_VHDL_NAME(read_func_inst_tok)
                    read_text += "." + read_func_inst_str
                read_text += "." + read_func
                if C_TO_LOGIC.LOGIC_NEEDS_CLOCK_ENABLE(read_func_logic, parser_state):
                    # Clk out enable
                    text += (
                        io_prefix
                        + "out_clk_en_"
                        + str(read_func_inst_i)
                        + " => module_to_global."
                        + read_text
                        + "_"
                        + C_TO_LOGIC.CLOCK_ENABLE_NAME
                        + ",\n"
                    )
                for input_port in read_func_logic.inputs:
                    text += (
                        io_prefix
                        + input_port
                        + "_"
                        + str(read_func_inst_i)
                        + " => "
                        + "module_to_global."
                        + read_text
                        + "_"
                        + input_port
                        + ",\n"
                    )
                # Output ports
                for output_port in read_func_logic.outputs:
                    text += (
                        io_prefix
                        + "rd_"
                        + output_port
                        + "_"
                        + str(read_func_inst_i)
                        + " => "
                        + "global_to_module."
                        + read_text
                        + "_"
                        + output_port
                        + ",\n"
                    )

        text = text.strip("\n").strip(",")
        text += """
);
"""

    # Clock crossings
    non_arb_clk_cross_vars = dict()
    for var_name, var_info in parser_state.clk_cross_var_info.items():
        if not var_info.is_part_of_arb_handshake:
            non_arb_clk_cross_vars[var_name] = var_info
    if len(non_arb_clk_cross_vars) > 0:
        text += """
-- Instantiate each unidirectional data clock crossing
"""
        for var_name in non_arb_clk_cross_vars:
            # Get info on this var
            var_info = parser_state.global_vars[var_name]
            flow_control = parser_state.clk_cross_var_info[var_name].flow_control
            write_func, read_func = parser_state.clk_cross_var_info[
                var_name
            ].write_read_funcs
            write_mains, read_mains = parser_state.clk_cross_var_info[
                var_name
            ].write_read_main_funcs
            write_func_insts = parser_state.FuncToInstances[write_func]

            # Defaults for disconnected read side
            read_clk_ext_str = None
            # Check read side is all one clock domain
            if len(read_mains) > 0:
                read_clk_ext_strs = set()
                for read_main in read_mains:
                    read_clk_ext_str = CLK_EXT_STR(read_main, parser_state)
                    read_clk_ext_strs.add(read_clk_ext_str)
                if len(read_clk_ext_strs) > 1:
                    raise Exception(
                        f"Cannot have multiple clock domains on the read side of clock crossing {var_name}!"
                    )
                read_clk_ext_str = list(read_clk_ext_strs)[0]

            # Default disconnected write side
            write_clk_ext_str = None
            # Check write side is all one clock domain
            if len(write_mains) > 0:
                write_clk_ext_strs = set()
                for write_main in write_mains:
                    write_clk_ext_str = CLK_EXT_STR(write_main, parser_state)
                    write_clk_ext_strs.add(write_clk_ext_str)
                if len(write_clk_ext_strs) > 1:
                    raise Exception(
                        f"Cannot have multiple clock domains on the write side of clock crossing {var_name}!"
                    )
                write_clk_ext_str = list(write_clk_ext_strs)[0]
            # Disconnected read side
            if read_clk_ext_str is None:
                read_clk_ext_str = write_clk_ext_str

            # Try to resolve multiple matches
            if var_info.path_id is not None:
                internal_path_id = var_info.path_id.replace(
                    "/", C_TO_LOGIC.SUBMODULE_MARKER
                )
                # Try to resolve to a specific instance
                matching_insts = []
                for write_func_inst in write_func_insts:
                    if internal_path_id in write_func_inst:
                        matching_insts.append(write_func_inst)
                write_func_insts = matching_insts

            # Cant have multiple write sides
            if len(write_func_insts) > 1:
                print("More than one use of", write_func)
                print(write_func_insts)
                print("Missing #pragma ID_INST?")
                sys.exit(-1)

            write_func_logic = parser_state.FuncLogicLookupTable[write_func]

            # Read
            # Do not even write instance if dont have read side func
            if read_func in parser_state.FuncToInstances:
                read_func_logic = parser_state.FuncLogicLookupTable[read_func]
                read_func_insts = parser_state.FuncToInstances[read_func]
                if len(read_func_insts) > 1 and flow_control:
                    print(
                        "More than one use of flow controlled clock crossing func",
                        read_func,
                    )
                    sys.exit(-1)

                text += (
                    var_name
                    + """ : entity work.clk_cross_"""
                    + var_name
                    + """ port map
(
"""
                )
                # Clk in input
                text += "in_clk => clk_" + write_clk_ext_str + ",\n"
                for write_func_inst in write_func_insts:
                    write_func_inst_toks = write_func_inst.split(
                        C_TO_LOGIC.SUBMODULE_MARKER
                    )
                    # Start with main func then apply hier instances
                    write_text = C_TO_LOGIC.RECURSIVE_FIND_MAIN_FUNC_FROM_INST(
                        write_func_inst, parser_state
                    )
                    for write_func_inst_tok in write_func_inst_toks[
                        1 : len(write_func_inst_toks) - 1
                    ]:
                        write_func_inst_str = WIRE_TO_VHDL_NAME(write_func_inst_tok)
                        write_text += "." + write_func_inst_str
                    write_text += "." + write_func
                    if C_TO_LOGIC.LOGIC_NEEDS_CLOCK_ENABLE(
                        write_func_logic, parser_state
                    ):
                        # Clk in enable
                        text += (
                            "in_clk_en => module_to_global."
                            + write_text
                            + "_"
                            + C_TO_LOGIC.CLOCK_ENABLE_NAME
                            + ",\n"
                        )
                    # Clk cross in data from pipeline output
                    for input_port in write_func_logic.inputs:
                        text += (
                            input_port
                            + " => "
                            + "module_to_global."
                            + write_text
                            + "_"
                            + input_port
                            + ",\n"
                        )
                    for output_port in write_func_logic.outputs:
                        text += (
                            "wr_"
                            + output_port
                            + " => "
                            + "global_to_module."
                            + write_text
                            + "_"
                            + output_port
                            + ",\n"
                        )
                # Clk out input
                text += "out_clk => clk_" + read_clk_ext_str + ",\n"
                # Clk cross out data to pipeline input
                for read_func_inst in read_func_insts:
                    read_func_inst_toks = read_func_inst.split(
                        C_TO_LOGIC.SUBMODULE_MARKER
                    )
                    # Start with main func then apply hier instances
                    read_text = C_TO_LOGIC.RECURSIVE_FIND_MAIN_FUNC_FROM_INST(
                        read_func_inst, parser_state
                    )
                    for read_func_inst_tok in read_func_inst_toks[
                        1 : len(read_func_inst_toks) - 1
                    ]:
                        read_func_inst_str = WIRE_TO_VHDL_NAME(read_func_inst_tok)
                        read_text += "." + read_func_inst_str
                    read_text += "." + read_func
                    if C_TO_LOGIC.LOGIC_NEEDS_CLOCK_ENABLE(
                        read_func_logic, parser_state
                    ):
                        # Clk out enable
                        text += (
                            "out_clk_en => module_to_global."
                            + read_text
                            + "_"
                            + C_TO_LOGIC.CLOCK_ENABLE_NAME
                            + ",\n"
                        )
                    for input_port in read_func_logic.inputs:
                        text += (
                            input_port
                            + " => "
                            + "module_to_global."
                            + read_text
                            + "_"
                            + input_port
                            + ",\n"
                        )
                # Output port intermediate wire
                for output_port in read_func_logic.outputs:
                    text += (
                        "rd_"
                        + output_port
                        + " => clk_cross_"
                        + var_name
                        + "_"
                        + output_port
                        + ",\n"
                    )
                text = text.strip("\n").strip(",")
                text += """
);
"""
                # Outputs wires
                # Can have multiple outputs/read funcs
                for read_func_inst in read_func_insts:
                    read_func_inst_toks = read_func_inst.split(
                        C_TO_LOGIC.SUBMODULE_MARKER
                    )
                    # Start with main func then apply hier instances
                    read_text = C_TO_LOGIC.RECURSIVE_FIND_MAIN_FUNC_FROM_INST(
                        read_func_inst, parser_state
                    )
                    for read_func_inst_tok in read_func_inst_toks[
                        1 : len(read_func_inst_toks) - 1
                    ]:
                        read_func_inst_str = WIRE_TO_VHDL_NAME(read_func_inst_tok)
                        read_text += "." + read_func_inst_str
                    read_text += "." + read_func
                    for output_port in read_func_logic.outputs:
                        text += (
                            "global_to_module."
                            + read_text
                            + "_"
                            + output_port
                            + " <= clk_cross_"
                            + var_name
                            + "_"
                            + output_port
                            + ";\n"
                        )
                text += "\n"

    # Connections for global regs used in multiple funcs
    shared_global_vars = set()
    for var_name, var_info in parser_state.global_vars.items():
        if GLOBAL_VAR_IS_SHARED(var_name, parser_state):
            shared_global_vars.add(var_name)
    if len(shared_global_vars) > 0:
        text += """
-- Directly connected global register read wires
"""
    for var_name in shared_global_vars:
        var_info = parser_state.global_vars[var_name]
        # Global var with one or more reader wires
        # Get info on this var
        # Find the one write func
        write_funcs = set()
        for func_name in var_info.used_in_funcs:
            func_logic = parser_state.FuncLogicLookupTable[func_name]
            if var_name in func_logic.state_regs:
                write_funcs.add(func_name)
            if var_name in func_logic.write_only_global_wires:
                write_funcs.add(func_name)
        if len(write_funcs) > 1:
            raise Exception(
                f"More than one function trying to write to global {var_name}: {write_funcs}!"
            )
        write_func = list(write_funcs)[0]

        # Find the one write inst
        write_insts = parser_state.FuncToInstances[write_func]
        if len(write_insts) > 1:
            raise Exception(
                f"More than one instance trying to write to global {var_name}: {write_insts}!"
            )
        write_func_inst = list(write_insts)[0]

        # Find the many read funcs
        read_funcs = set()
        for func_name in var_info.used_in_funcs:
            func_logic = parser_state.FuncLogicLookupTable[func_name]
            if var_name in func_logic.read_only_global_wires:
                read_funcs.add(func_name)

        # Find the many read insts
        read_insts = set()
        for read_func_name in read_funcs:
            if read_func_name in parser_state.FuncToInstances:
                read_func_insts = parser_state.FuncToInstances[read_func_name]
                read_insts |= read_func_insts

        # Find main funcs for all insts
        # Find clock names for all main funcs, can only be one clock
        rw_func_insts = set()
        rw_func_insts |= read_insts
        rw_func_insts.add(write_func_inst)
        rw_clk_names = set()
        for rw_func_inst in rw_func_insts:
            rw_main_func = C_TO_LOGIC.RECURSIVE_FIND_MAIN_FUNC_FROM_INST(
                rw_func_inst, parser_state
            )
            rw_clk_name = CLK_EXT_STR(rw_main_func, parser_state)
            rw_clk_names.add(rw_clk_name)
            if len(rw_clk_names) > 1 and var_name not in parser_state.async_wires:
                raise Exception(
                    f"Cannot have multiple clock domains for shared global {var_name}! {rw_clk_names}"
                )

        # Assemble driver write wire text
        write_func_inst_toks = write_func_inst.split(C_TO_LOGIC.SUBMODULE_MARKER)
        # Start with main func then apply hier instances
        write_text = C_TO_LOGIC.RECURSIVE_FIND_MAIN_FUNC_FROM_INST(
            write_func_inst, parser_state
        )
        for write_func_inst_tok in write_func_inst_toks[1 : len(write_func_inst_toks)]:
            write_func_inst_str = WIRE_TO_VHDL_NAME(write_func_inst_tok)
            write_text += "." + write_func_inst_str
        write_text += "." + var_name

        # Write lines connecting write side to many read sides
        for read_func_inst in read_insts:
            # Assemble driven read wire text
            read_func_inst_toks = read_func_inst.split(C_TO_LOGIC.SUBMODULE_MARKER)
            # Start with main func then apply hier instances
            read_text = C_TO_LOGIC.RECURSIVE_FIND_MAIN_FUNC_FROM_INST(
                read_func_inst, parser_state
            )
            for read_func_inst_tok in read_func_inst_toks[1 : len(read_func_inst_toks)]:
                read_func_inst_str = WIRE_TO_VHDL_NAME(read_func_inst_tok)
                read_text += "." + read_func_inst_str
            read_text += "." + var_name
            text += (
                "global_to_module."
                + read_text
                + " <= module_to_global."
                + write_text
                + ";\n"
            )

        text += "\n"

    text += """
end arch;
"""
    output_dir = SYN.SYN_OUTPUT_DIRECTORY + "/" + "top"
    if not os.path.exists(output_dir):
        os.makedirs(output_dir)
    f = open(output_dir + "/" + filename, "w")
    f.write(text)
    f.close()


def GET_BLACKBOX_MODULE_TEXT(inst_name, Logic, parser_state, TimingParamsLookupTable):
    # Just like top with KEEP's and IO regs only though
    timing_params = TimingParamsLookupTable[inst_name]
    latency = timing_params.GET_TOTAL_LATENCY(parser_state, TimingParamsLookupTable)
    needs_clk = LOGIC_NEEDS_CLOCK(
        inst_name, Logic, parser_state, TimingParamsLookupTable
    )
    needs_clk_en = C_TO_LOGIC.LOGIC_NEEDS_CLOCK_ENABLE(Logic, parser_state)
    needs_global_to_module = LOGIC_NEEDS_GLOBAL_TO_MODULE(
        Logic, parser_state
    )  # , TimingParamsLookupTable)
    needs_module_to_global = LOGIC_NEEDS_MODULE_TO_GLOBAL(
        Logic, parser_state
    )  # , TimingParamsLookupTable)
    entity_name = GET_ENTITY_NAME(
        inst_name, Logic, TimingParamsLookupTable, parser_state
    )

    rv = "-- BLACKBOX\n"

    # Dont touch IO
    rv += "attribute syn_keep : boolean;\n"
    rv += "attribute keep : string;\n"
    rv += "attribute dont_touch : string;\n"

    # The inputs regs of the logic
    for input_name in Logic.inputs:
        # Get type for input
        vhdl_type_str = WIRE_TO_VHDL_TYPE_STR(input_name, Logic, parser_state)
        rv += (
            "signal "
            + WIRE_TO_VHDL_NAME(input_name, Logic)
            + "_input_reg : "
            + vhdl_type_str
            + " := "
            + WIRE_TO_VHDL_NULL_STR(input_name, Logic, parser_state)
            + ";"
            + "\n"
        )
        # Dont touch
        rv += (
            "attribute syn_keep of "
            + WIRE_TO_VHDL_NAME(input_name, Logic)
            + """_input_reg : signal is true;\n"""
        )
        rv += (
            "attribute keep of "
            + WIRE_TO_VHDL_NAME(input_name, Logic)
            + """_input_reg : signal is "true";\n"""
        )
        rv += (
            "attribute dont_touch of "
            + WIRE_TO_VHDL_NAME(input_name, Logic)
            + """_input_reg : signal is "true";\n"""
        )

    rv += "\n"

    # Output regs and signals
    for output_port in Logic.outputs:
        output_vhdl_type_str = WIRE_TO_VHDL_TYPE_STR(output_port, Logic, parser_state)
        rv += (
            "signal "
            + WIRE_TO_VHDL_NAME(output_port, Logic)
            + "_output_reg : "
            + output_vhdl_type_str
            + ";"
            + "\n"
        )
        # Dont touch
        rv += (
            "attribute syn_keep of "
            + WIRE_TO_VHDL_NAME(output_port, Logic)
            + """_output_reg : signal is true;\n"""
        )
        rv += (
            "attribute keep of "
            + WIRE_TO_VHDL_NAME(output_port, Logic)
            + """_output_reg : signal is "true";\n"""
        )
        rv += (
            "attribute dont_touch of "
            + WIRE_TO_VHDL_NAME(output_port, Logic)
            + """_output_reg : signal is "true";\n"""
        )

    rv += "\n"

    rv += "begin" + "\n"

    # No instance
    # IO regs only
    rv += " " + "-- IO regs\n"
    rv += " " + "process(clk) is" + "\n"
    rv += " " + "begin" + "\n"
    rv += " " + " " + "if rising_edge(clk) then" + "\n"

    # Register inputs
    for input_name in Logic.inputs:
        # Get type for input
        vhdl_type_str = WIRE_TO_VHDL_TYPE_STR(input_name, Logic, parser_state)
        rv += (
            " "
            + " "
            + " "
            + WIRE_TO_VHDL_NAME(input_name, Logic)
            + "_input_reg <= "
            + WIRE_TO_VHDL_NAME(input_name, Logic)
            + ";"
            + "\n"
        )

    rv += " " + " " + "end if;" + "\n"
    rv += " " + "end process;" + "\n"

    # Connect to top output port
    for out_wire in Logic.outputs:
        rv += (
            " "
            + WIRE_TO_VHDL_NAME(out_wire, Logic)
            + " <= "
            + WIRE_TO_VHDL_NAME(out_wire, Logic)
            + "_output_reg;"
            + "\n"
        )

    return rv


def WRITE_LOGIC_TOP(
    inst_name,
    Logic,
    output_directory,
    parser_state,
    TimingParamsLookupTable,
    is_final_top=False,
):
    timing_params = TimingParamsLookupTable[inst_name]
    latency = timing_params.GET_TOTAL_LATENCY(parser_state, TimingParamsLookupTable)
    needs_clk = LOGIC_NEEDS_CLOCK(
        inst_name, Logic, parser_state, TimingParamsLookupTable
    )
    needs_clk_en = C_TO_LOGIC.LOGIC_NEEDS_CLOCK_ENABLE(Logic, parser_state)
    needs_global_to_module = LOGIC_NEEDS_GLOBAL_TO_MODULE(
        Logic, parser_state
    )  # , TimingParamsLookupTable)
    needs_module_to_global = LOGIC_NEEDS_MODULE_TO_GLOBAL(
        Logic, parser_state
    )  # , TimingParamsLookupTable)
    entity_name = GET_ENTITY_NAME(
        inst_name, Logic, TimingParamsLookupTable, parser_state
    )

    if not is_final_top:
        filename = entity_name + "_top.vhd"
    else:
        filename = Logic.func_name + ".vhd"

    rv = ""
    rv += "library ieee;" + "\n"
    rv += "use ieee.std_logic_1164.all;" + "\n"
    rv += "use ieee.numeric_std.all;" + "\n"
    # Include C defined structs
    rv += "use work.c_structs_pkg.all;\n"
    if needs_global_to_module or needs_module_to_global:
        # Include clock cross types
        rv += "use work.global_wires_pkg.all;\n"

    if not is_final_top:
        rv += "entity " + entity_name + "_top is" + "\n"
    else:
        rv += "entity " + Logic.func_name + " is" + "\n"

    rv += "port(" + "\n"
    rv += " clk : in std_logic;" + "\n"

    # Clock cross as needed
    if needs_global_to_module:
        rv += " global_to_module : in " + Logic.func_name + "_global_to_module_t;\n"
    if needs_module_to_global:
        rv += " module_to_global : out " + Logic.func_name + "_module_to_global_t;\n"

    # The inputs of the logic
    for input_name in Logic.inputs:
        # Get type for input
        vhdl_type_str = WIRE_TO_VHDL_TYPE_STR(input_name, Logic, parser_state)
        rv += (
            " "
            + WIRE_TO_VHDL_NAME(input_name, Logic)
            + " : in "
            + vhdl_type_str
            + ";"
            + "\n"
        )

    # Output is type of return wire
    for output_port in Logic.outputs:
        vhdl_type_str = WIRE_TO_VHDL_TYPE_STR(output_port, Logic, parser_state)
        rv += (
            " "
            + WIRE_TO_VHDL_NAME(output_port, Logic)
            + " : out "
            + vhdl_type_str
            + ";"
            + "\n"
        )

    rv = rv.strip("\n").strip(";")
    rv += ");" + "\n"

    if not is_final_top:
        rv += "end " + entity_name + "_top;" + "\n"
    else:
        rv += "end " + Logic.func_name + ";" + "\n"

    if not is_final_top:
        rv += "architecture arch of " + entity_name + "_top is" + "\n"
    else:
        rv += "architecture arch of " + Logic.func_name + " is" + "\n"

    # Dont touch IO
    if not is_final_top:
        rv += "attribute syn_keep : boolean;\n"
        rv += "attribute keep : string;\n"
        rv += "attribute dont_touch : string;\n"

    # Keep clock?
    # rv += '''
    # attribute dont_touch of clk : signal is "true";
    # attribute keep of clk : signal is "true";
    # attribute syn_keep of clk : signal is true;
    #'''

    # The inputs regs of the logic
    for input_name in Logic.inputs:
        # Get type for input
        vhdl_type_str = WIRE_TO_VHDL_TYPE_STR(input_name, Logic, parser_state)
        rv += (
            "signal "
            + WIRE_TO_VHDL_NAME(input_name, Logic)
            + "_input_reg : "
            + vhdl_type_str
            + " := "
            + WIRE_TO_VHDL_NULL_STR(input_name, Logic, parser_state)
            + ";"
            + "\n"
        )
        if not is_final_top:
            # Dont touch
            rv += (
                "attribute syn_keep of "
                + WIRE_TO_VHDL_NAME(input_name, Logic)
                + """_input_reg : signal is true;\n"""
            )
            rv += (
                "attribute keep of "
                + WIRE_TO_VHDL_NAME(input_name, Logic)
                + """_input_reg : signal is "true";\n"""
            )
            rv += (
                "attribute dont_touch of "
                + WIRE_TO_VHDL_NAME(input_name, Logic)
                + """_input_reg : signal is "true";\n"""
            )

    rv += "\n"

    # Output regs and signals
    for output_port in Logic.outputs:
        output_vhdl_type_str = WIRE_TO_VHDL_TYPE_STR(output_port, Logic, parser_state)
        rv += (
            "signal "
            + WIRE_TO_VHDL_NAME(output_port, Logic)
            + "_output : "
            + output_vhdl_type_str
            + ";"
            + "\n"
        )
        rv += (
            "signal "
            + WIRE_TO_VHDL_NAME(output_port, Logic)
            + "_output_reg : "
            + output_vhdl_type_str
            + ";"
            + "\n"
        )
        if not is_final_top:
            # Dont touch
            rv += (
                "attribute syn_keep of "
                + WIRE_TO_VHDL_NAME(output_port, Logic)
                + """_output_reg : signal is true;\n"""
            )
            rv += (
                "attribute keep of "
                + WIRE_TO_VHDL_NAME(output_port, Logic)
                + """_output_reg : signal is "true";\n"""
            )
            rv += (
                "attribute dont_touch of "
                + WIRE_TO_VHDL_NAME(output_port, Logic)
                + """_output_reg : signal is "true";\n"""
            )

    rv += "\n"

    # Clock cross regs and signals
    if needs_global_to_module:
        rv += (
            "signal global_to_module_input_reg : "
            + Logic.func_name
            + "_global_to_module_t;"
            + "\n"
        )
        if not is_final_top:
            # Dont touch
            rv += """attribute syn_keep of global_to_module_input_reg : signal is true;\n"""
            rv += (
                """attribute keep of global_to_module_input_reg : signal is "true";\n"""
            )
            rv += """attribute dont_touch of global_to_module_input_reg : signal is "true";\n"""
    if needs_module_to_global:
        rv += (
            "signal module_to_global_output : "
            + Logic.func_name
            + "_module_to_global_t;"
            + "\n"
        )
        rv += (
            "signal module_to_global_output_reg : "
            + Logic.func_name
            + "_module_to_global_t;"
            + "\n"
        )
        if not is_final_top:
            # Dont touch
            rv += """attribute syn_keep of module_to_global_output_reg : signal is true;\n"""
            rv += """attribute keep of module_to_global_output_reg : signal is "true";\n"""
            rv += """attribute dont_touch of module_to_global_output_reg : signal is "true";\n"""

    # Write vhdl func if needed
    if Logic.is_vhdl_func:
        rv += GET_VHDL_FUNC_DECL(inst_name, Logic, parser_state, timing_params)

    rv += "begin" + "\n"

    # Instantiate main
    # As entity or as function?
    if Logic.is_vhdl_func:
        # FUNCTION INSTANCE
        for output_port in Logic.outputs:
            rv += (
                WIRE_TO_VHDL_NAME(output_port, Logic)
                + "_output <= "
                + Logic.func_name
                + "(\n"
            )
        # Inputs from regs
        for in_port in Logic.inputs:
            rv += WIRE_TO_VHDL_NAME(in_port, Logic) + "_input_reg" + ",\n"
        # Remove last two chars
        rv = rv[0 : len(rv) - len(",\n")]
        rv += ");\n"
    else:
        # ENTITY
        rv += "-- Instantiate entity\n"
        rv += "-- Top level funcs always synthesized as clock enabled\n"
        rv += entity_name + " : entity work." + entity_name + " "
        port_text = ""
        port_start_text = "port map (\n"
        port_text += port_start_text
        if needs_clk:
            port_text += "clk,\n"
        if needs_clk_en:
            port_text += "to_unsigned(1,1),\n"
        # Clock cross as needed
        if needs_global_to_module:
            port_text += " global_to_module_input_reg,\n"
        if needs_module_to_global:
            port_text += " module_to_global_output,\n"
        # Inputs from regs
        for in_port in Logic.inputs:
            port_text += WIRE_TO_VHDL_NAME(in_port, Logic) + "_input_reg" + ",\n"
        # Outputs to signal
        for out_port in Logic.outputs:
            port_text += WIRE_TO_VHDL_NAME(out_port, Logic) + "_output" + ",\n"

        if port_text != port_start_text:
            # Remove last two chars
            port_text = port_text[0 : len(port_text) - len(",\n")]
            rv += port_text
            rv += ")"
        rv += ";\n"

    rv += "\n"
    rv += " " + "-- IO regs\n"
    rv += " " + "process(clk) is" + "\n"
    rv += " " + "begin" + "\n"
    rv += " " + " " + "if rising_edge(clk) then" + "\n"

    # Register inputs
    for input_name in Logic.inputs:
        # Get type for input
        vhdl_type_str = WIRE_TO_VHDL_TYPE_STR(input_name, Logic, parser_state)
        rv += (
            " "
            + " "
            + " "
            + WIRE_TO_VHDL_NAME(input_name, Logic)
            + "_input_reg <= "
            + WIRE_TO_VHDL_NAME(input_name, Logic)
            + ";"
            + "\n"
        )

    # Output regs
    for out_wire in Logic.outputs:
        rv += (
            " "
            + " "
            + " "
            + WIRE_TO_VHDL_NAME(out_wire, Logic)
            + "_output_reg <= "
            + WIRE_TO_VHDL_NAME(out_wire, Logic)
            + "_output;"
            + "\n"
        )

    # Clock cross registers
    if needs_global_to_module:
        rv += " " + " " + " " + "global_to_module_input_reg <= global_to_module;" + "\n"
    if needs_module_to_global:
        rv += (
            " "
            + " "
            + " "
            + "module_to_global_output_reg <= module_to_global_output;"
            + "\n"
        )

    rv += " " + " " + "end if;" + "\n"
    rv += " " + "end process;" + "\n"

    # Connect to top output port
    for out_wire in Logic.outputs:
        rv += (
            " "
            + WIRE_TO_VHDL_NAME(out_wire, Logic)
            + " <= "
            + WIRE_TO_VHDL_NAME(out_wire, Logic)
            + "_output_reg;"
            + "\n"
        )

    # Connect to top clk cross outputs
    if needs_module_to_global:
        rv += " " + "module_to_global <= module_to_global_output_reg;" + "\n"

    rv += "end arch;" + "\n"

    if not os.path.exists(output_directory):
        os.makedirs(output_directory)

    # print "NOT WRIT TOP"
    f = open(output_directory + "/" + filename, "w")
    f.write(rv)
    f.close()


def GET_WIDTH_FROM_C_N_BITS_INT_TYPE_STR(c_type_str):
    if not (C_TYPE_IS_INT_N(c_type_str) or C_TYPE_IS_UINT_N(c_type_str)):
        print("Cant GET_WIDTH_FROM_C_TYPE_STR since isnt int/uint N", c_type_str)
        print(0 / 0)
        sys.exit(-1)

    # Chars?
    if c_type_str == "char":
        return 8

    return int(c_type_str.replace("uint", "").replace("int", "").replace("_t", ""))


# 'Width' is apparently a integer like concept?
def GET_WIDTH_FROM_C_TYPE_STR(parser_state, c_type_str, allow_fail=False):
    if C_TYPE_IS_INT_N(c_type_str) or C_TYPE_IS_UINT_N(c_type_str):
        return GET_WIDTH_FROM_C_N_BITS_INT_TYPE_STR(c_type_str)
    elif C_TO_LOGIC.C_TYPE_IS_FLOAT_TYPE(c_type_str):
        e, m = C_TO_LOGIC.C_FLOAT_E_M_TYPE_TO_E_M(c_type_str)
        return 1 + e + m
    elif C_TO_LOGIC.C_TYPE_IS_ENUM(c_type_str, parser_state):
        # Enum type
        return GET_WIDTH_FROM_C_N_BITS_INT_TYPE_STR(
            parser_state.enum_info_dict[c_type_str].int_c_type
        )
    else:
        if not allow_fail:
            print("Cant GET_WIDTH_FROM_C_TYPE_STR for ", c_type_str)
            print(0 / 0)
            sys.exit(-1)
        return None


def C_TYPE_IS_UINT_N(type_str):
    try:
        width = int(type_str.replace("uint", "").replace("_t", ""))
        return True
    except:

        # Chars?
        if type_str == "char":
            return True

        return False


def C_TYPE_IS_INT_N(type_str):
    try:
        width = int(type_str.replace("int", "").replace("_t", ""))
        return True
    except:
        return False


# Includes intN and uintN
def C_TYPES_ARE_INTEGERS(c_types):
    for c_type in c_types:
        # No dummy, arrays are not ints? You hacky hoe
        """
        if C_TO_LOGIC.C_TYPE_IS_ARRAY(c_type):
          elem_type, dims = C_TO_LOGIC.C_ARRAY_TYPE_TO_ELEM_TYPE_AND_DIMS(c_type)
          c_type = elem_type
          #print "c_type",c_type
        """
        if not (C_TYPE_IS_INT_N(c_type) or C_TYPE_IS_UINT_N(c_type)):
            return False
    return True


# Includes intN and uintN
def C_TYPES_ARE_TYPE(c_types, the_type):
    for c_type in c_types:
        if c_type != the_type:
            return False
    return True


def C_BUILT_IN_FUNC_IS_RAW_HDL(logic_func_name, input_c_types, output_c_type):
    # IS RAW VHDL
    if (
        logic_func_name == C_TO_LOGIC.VHDL_FUNC_NAME
        or logic_func_name.startswith(C_TO_LOGIC.PRINTF_FUNC_NAME)
        or logic_func_name.startswith(C_TO_LOGIC.ACCUM_FUNC_NAME)
        or logic_func_name.startswith(C_TO_LOGIC.CONST_REF_RD_FUNC_NAME_PREFIX + "_")
        or (
            logic_func_name.startswith(
                C_TO_LOGIC.CONST_PREFIX + C_TO_LOGIC.BIN_OP_SL_NAME + "_"
            )
            and C_TYPES_ARE_INTEGERS(input_c_types)
        )
        or (
            logic_func_name.startswith(
                C_TO_LOGIC.CONST_PREFIX + C_TO_LOGIC.BIN_OP_SR_NAME + "_"
            )
            and C_TYPES_ARE_INTEGERS(input_c_types)
        )
        or (
            logic_func_name.startswith(
                C_TO_LOGIC.UNARY_OP_LOGIC_NAME_PREFIX
                + "_"
                + C_TO_LOGIC.UNARY_OP_NOT_NAME
            )
            and C_TYPES_ARE_INTEGERS(input_c_types)
        )
        or (
            logic_func_name.startswith(
                C_TO_LOGIC.UNARY_OP_LOGIC_NAME_PREFIX
                + "_"
                + C_TO_LOGIC.UNARY_OP_NEGATE_NAME
            )
            and C_TO_LOGIC.C_TYPES_ARE_FLOAT_TYPES(input_c_types)
        )
        or (
            logic_func_name.startswith(
                C_TO_LOGIC.BIN_OP_LOGIC_NAME_PREFIX
                + "_"
                + C_TO_LOGIC.BIN_OP_INFERRED_MULT_NAME
            )
            and C_TYPES_ARE_INTEGERS(input_c_types)
        )
        or (
            logic_func_name.startswith(
                C_TO_LOGIC.BIN_OP_LOGIC_NAME_PREFIX + "_" + C_TO_LOGIC.BIN_OP_GT_NAME
            )
            and C_TYPES_ARE_INTEGERS(input_c_types)
        )
        or (
            logic_func_name.startswith(
                C_TO_LOGIC.BIN_OP_LOGIC_NAME_PREFIX + "_" + C_TO_LOGIC.BIN_OP_PLUS_NAME
            )
            and C_TYPES_ARE_INTEGERS(input_c_types)
        )
        or (
            logic_func_name.startswith(
                C_TO_LOGIC.BIN_OP_LOGIC_NAME_PREFIX + "_" + C_TO_LOGIC.BIN_OP_MINUS_NAME
            )
            and C_TYPES_ARE_INTEGERS(input_c_types)
        )
        or (
            logic_func_name.startswith(
                C_TO_LOGIC.BIN_OP_LOGIC_NAME_PREFIX + "_" + C_TO_LOGIC.BIN_OP_EQ_NAME
            )
        )
        or (  # and C_TYPES_ARE_INTEGERS(input_c_types)
            logic_func_name.startswith(
                C_TO_LOGIC.BIN_OP_LOGIC_NAME_PREFIX + "_" + C_TO_LOGIC.BIN_OP_NEQ_NAME
            )
        )
        or (  # and C_TYPES_ARE_INTEGERS(input_c_types)
            logic_func_name.startswith(
                C_TO_LOGIC.BIN_OP_LOGIC_NAME_PREFIX + "_" + C_TO_LOGIC.BIN_OP_AND_NAME
            )
            and C_TYPES_ARE_INTEGERS(input_c_types)
        )
        or (
            logic_func_name.startswith(
                C_TO_LOGIC.BIN_OP_LOGIC_NAME_PREFIX + "_" + C_TO_LOGIC.BIN_OP_OR_NAME
            )
            and C_TYPES_ARE_INTEGERS(input_c_types)
        )
        or (
            logic_func_name.startswith(
                C_TO_LOGIC.BIN_OP_LOGIC_NAME_PREFIX + "_" + C_TO_LOGIC.BIN_OP_XOR_NAME
            )
            and C_TYPES_ARE_INTEGERS(input_c_types)
        )
        or (
            logic_func_name.startswith(
                C_TO_LOGIC.BIN_OP_LOGIC_NAME_PREFIX + "_" + C_TO_LOGIC.BIN_OP_LT_NAME
            )
            and C_TYPES_ARE_INTEGERS(input_c_types)
        )
        or (
            logic_func_name.startswith(
                C_TO_LOGIC.BIN_OP_LOGIC_NAME_PREFIX + "_" + C_TO_LOGIC.BIN_OP_LTE_NAME
            )
            and C_TYPES_ARE_INTEGERS(input_c_types)
        )
        or (
            logic_func_name.startswith(
                C_TO_LOGIC.BIN_OP_LOGIC_NAME_PREFIX + "_" + C_TO_LOGIC.BIN_OP_GTE_NAME
            )
            and C_TYPES_ARE_INTEGERS(input_c_types)
        )
        or (
            logic_func_name.startswith(C_TO_LOGIC.CAST_FUNC_NAME_PREFIX)
            and C_TYPES_ARE_INTEGERS(input_c_types)
            and C_TYPES_ARE_INTEGERS([output_c_type])
        )
        or (logic_func_name.startswith(C_TO_LOGIC.MUX_LOGIC_NAME))
    ):  # or
        return True

    # IS NOT RAW VHDL
    elif (
        logic_func_name.startswith(C_TO_LOGIC.VAR_REF_RD_FUNC_NAME_PREFIX + "_")
        or logic_func_name.startswith(C_TO_LOGIC.VAR_REF_ASSIGN_FUNC_NAME_PREFIX + "_")
        or (
            logic_func_name.startswith(
                C_TO_LOGIC.UNARY_OP_LOGIC_NAME_PREFIX
                + "_"
                + C_TO_LOGIC.UNARY_OP_NEGATE_NAME
            )
            and C_TYPES_ARE_INTEGERS(input_c_types)
        )
        or logic_func_name.startswith(C_TO_LOGIC.CAST_FUNC_NAME_PREFIX + "_")
        or logic_func_name.startswith(
            C_TO_LOGIC.BIN_OP_LOGIC_NAME_PREFIX + "_" + C_TO_LOGIC.BIN_OP_DIV_NAME
        )
        or logic_func_name.startswith(
            C_TO_LOGIC.BIN_OP_LOGIC_NAME_PREFIX + "_" + C_TO_LOGIC.BIN_OP_MULT_NAME
        )
        or logic_func_name.startswith(
            C_TO_LOGIC.BIN_OP_LOGIC_NAME_PREFIX + "_" + C_TO_LOGIC.BIN_OP_MOD_NAME
        )
        or (
            logic_func_name.startswith(
                C_TO_LOGIC.BIN_OP_LOGIC_NAME_PREFIX
                + "_"
                + C_TO_LOGIC.BIN_OP_INFERRED_MULT_NAME
            )
            and C_TO_LOGIC.C_TYPE_IS_FLOAT_TYPE(output_c_type)
        )
        or (
            logic_func_name.startswith(
                C_TO_LOGIC.BIN_OP_LOGIC_NAME_PREFIX + "_" + C_TO_LOGIC.BIN_OP_SL_NAME
            )
        )
        or (
            logic_func_name.startswith(
                C_TO_LOGIC.BIN_OP_LOGIC_NAME_PREFIX + "_" + C_TO_LOGIC.BIN_OP_SR_NAME
            )
        )
        or (
            logic_func_name.startswith(
                C_TO_LOGIC.BIN_OP_LOGIC_NAME_PREFIX + "_" + C_TO_LOGIC.BIN_OP_GT_NAME
            )
            and C_TO_LOGIC.C_TYPES_ARE_FLOAT_TYPES(input_c_types)
        )
        or (
            logic_func_name.startswith(
                C_TO_LOGIC.BIN_OP_LOGIC_NAME_PREFIX + "_" + C_TO_LOGIC.BIN_OP_GTE_NAME
            )
            and C_TO_LOGIC.C_TYPES_ARE_FLOAT_TYPES(input_c_types)
        )
        or (
            logic_func_name.startswith(
                C_TO_LOGIC.BIN_OP_LOGIC_NAME_PREFIX + "_" + C_TO_LOGIC.BIN_OP_LT_NAME
            )
            and C_TO_LOGIC.C_TYPES_ARE_FLOAT_TYPES(input_c_types)
        )
        or (
            logic_func_name.startswith(
                C_TO_LOGIC.BIN_OP_LOGIC_NAME_PREFIX + "_" + C_TO_LOGIC.BIN_OP_LTE_NAME
            )
            and C_TO_LOGIC.C_TYPES_ARE_FLOAT_TYPES(input_c_types)
        )
        or (
            logic_func_name.startswith(
                C_TO_LOGIC.BIN_OP_LOGIC_NAME_PREFIX + "_" + C_TO_LOGIC.BIN_OP_PLUS_NAME
            )
            and C_TO_LOGIC.C_TYPES_ARE_FLOAT_TYPES(input_c_types)
        )
        or (
            logic_func_name.startswith(
                C_TO_LOGIC.BIN_OP_LOGIC_NAME_PREFIX + "_" + C_TO_LOGIC.BIN_OP_MINUS_NAME
            )
            and C_TO_LOGIC.C_TYPES_ARE_FLOAT_TYPES(input_c_types)
        )
    ):
        return False

    else:
        print(
            "Is built in C function named",
            logic_func_name,
            "with input types",
            input_c_types,
            "raw VHDL or not?",
        )
        sys.exit(-1)


def GET_ENTITY_PROCESS_STAGES_TEXT(
    inst_name, logic, parser_state, TimingParamsLookupTable, pipeline_hdl_params
):
    LogicInstLookupTable = parser_state.LogicInstLookupTable

    timing_params = TimingParamsLookupTable[inst_name]
    package_file_text = ""
    # Raw hdl logic is static in the stages code here but coded as generic
    if LOGIC_IS_RAW_HDL(logic):  # not in parser_state.main_mhz:
        package_file_text = RAW_VHDL.GET_RAW_HDL_ENTITY_PROCESS_STAGES_TEXT(
            inst_name, logic, parser_state, timing_params
        )
    else:
        package_file_text = GET_C_ENTITY_PROCESS_STAGES_TEXT(
            inst_name, logic, parser_state, TimingParamsLookupTable, pipeline_hdl_params
        )

    return package_file_text


def WRITE_CLK_CROSS_ENTITIES(parser_state, multimain_timing_params):
    if (
        len(parser_state.clk_cross_var_info) <= 0
        and len(parser_state.arb_handshake_infos) <= 0
    ):
        return

    text = ""

    for arb_handshake_info in parser_state.arb_handshake_infos:
        # Get info on the two vars
        # Input
        input_state_reg_info = parser_state.global_vars[
            arb_handshake_info.input_var_name
        ]
        input_flow_control = parser_state.clk_cross_var_info[
            arb_handshake_info.input_var_name
        ].flow_control
        input_write_func, input_read_func = parser_state.clk_cross_var_info[
            arb_handshake_info.input_var_name
        ].write_read_funcs
        input_write_mains, input_read_mains = parser_state.clk_cross_var_info[
            arb_handshake_info.input_var_name
        ].write_read_main_funcs
        # Output
        output_state_reg_info = parser_state.global_vars[
            arb_handshake_info.output_var_name
        ]
        output_flow_control = parser_state.clk_cross_var_info[
            arb_handshake_info.output_var_name
        ].flow_control
        output_write_func, output_read_func = parser_state.clk_cross_var_info[
            arb_handshake_info.output_var_name
        ].write_read_funcs
        output_write_mains, output_read_mains = parser_state.clk_cross_var_info[
            arb_handshake_info.output_var_name
        ].write_read_main_funcs
        # Only single clock arb for now
        clk_ext_str = None
        all_mains = (
            input_write_mains
            | input_read_mains
            | output_write_mains
            | output_read_mains
        )
        # Check read side is all one clock domain
        if len(all_mains) > 0:
            clk_ext_strs = set()
            for main_i in all_mains:
                clk_ext_str_i = CLK_EXT_STR(main_i, parser_state)
                clk_ext_strs.add(clk_ext_str_i)
            if len(clk_ext_strs) > 1:
                raise Exception(
                    f"Cannot have multiple clock domains on the arbitrated clock crossing pair {arb_handshake_info.input_var_name} {arb_handshake_info.output_var_name}!"
                )
            clk_ext_str = list(clk_ext_strs)[0]

        arb_inst_name = (
            arb_handshake_info.input_var_name
            + """_"""
            + arb_handshake_info.output_var_name
        )

        # N ARB how many?
        var_name = arb_handshake_info.input_var_name
        write_func, read_func = parser_state.clk_cross_var_info[
            var_name
        ].write_read_funcs
        write_func_insts = parser_state.FuncToInstances[write_func]
        n_arb = len(write_func_insts)

        text += """
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all;
use work.c_structs_pkg.all; -- User types
"""

        text += (
            """entity arb_clk_cross_"""
            + arb_inst_name
            + """ is port
(
"""
        )
        text += "clk : in std_logic;\n"

        var_names = [
            (arb_handshake_info.input_var_name, "input_arb_"),
            (arb_handshake_info.output_var_name, "output_arb_"),
        ]
        for var_name, io_prefix in var_names:
            # Get info on this var
            var_info = parser_state.global_vars[var_name]
            flow_control = parser_state.clk_cross_var_info[var_name].flow_control
            write_func, read_func = parser_state.clk_cross_var_info[
                var_name
            ].write_read_funcs
            write_func_insts = parser_state.FuncToInstances[write_func]
            write_mains, read_mains = parser_state.clk_cross_var_info[
                var_name
            ].write_read_main_funcs
            write_func_logic = parser_state.FuncLogicLookupTable[write_func]
            read_func_logic = parser_state.FuncLogicLookupTable[read_func]
            read_func_insts = parser_state.FuncToInstances[read_func]
            for write_func_inst_i, write_func_inst in enumerate(write_func_insts):
                write_func_inst_toks = write_func_inst.split(
                    C_TO_LOGIC.SUBMODULE_MARKER
                )
                # Start with main func then apply hier instances
                write_text = C_TO_LOGIC.RECURSIVE_FIND_MAIN_FUNC_FROM_INST(
                    write_func_inst, parser_state
                )
                for write_func_inst_tok in write_func_inst_toks[
                    1 : len(write_func_inst_toks) - 1
                ]:
                    write_func_inst_str = WIRE_TO_VHDL_NAME(write_func_inst_tok)
                    write_text += "." + write_func_inst_str
                write_text += "." + write_func
                if C_TO_LOGIC.LOGIC_NEEDS_CLOCK_ENABLE(write_func_logic, parser_state):
                    # Clk in enable
                    text += (
                        io_prefix
                        + "in_clk_en_"
                        + str(write_func_inst_i)
                        + " : in unsigned(0 downto 0);\n"
                    )
                # Clk cross in data from pipeline output
                for input_port in write_func_logic.inputs:
                    vhdl_type_str = WIRE_TO_VHDL_TYPE_STR(
                        input_port, write_func_logic, parser_state
                    )
                    text += (
                        io_prefix
                        + input_port
                        + "_"
                        + str(write_func_inst_i)
                        + " : in "
                        + vhdl_type_str
                        + ";\n"
                    )
                for output_port in write_func_logic.outputs:
                    vhdl_type_str = WIRE_TO_VHDL_TYPE_STR(
                        output_port, write_func_logic, parser_state
                    )
                    text += (
                        io_prefix
                        + "wr_"
                        + output_port
                        + "_"
                        + str(write_func_inst_i)
                        + " : out "
                        + vhdl_type_str
                        + ";\n"
                    )
            # Clk cross out data to pipeline input
            for read_func_inst_i, read_func_inst in enumerate(read_func_insts):
                read_func_inst_toks = read_func_inst.split(C_TO_LOGIC.SUBMODULE_MARKER)
                # Start with main func then apply hier instances
                read_text = C_TO_LOGIC.RECURSIVE_FIND_MAIN_FUNC_FROM_INST(
                    read_func_inst, parser_state
                )
                for read_func_inst_tok in read_func_inst_toks[
                    1 : len(read_func_inst_toks) - 1
                ]:
                    read_func_inst_str = WIRE_TO_VHDL_NAME(read_func_inst_tok)
                    read_text += "." + read_func_inst_str
                read_text += "." + read_func
                if C_TO_LOGIC.LOGIC_NEEDS_CLOCK_ENABLE(read_func_logic, parser_state):
                    # Clk out enable
                    text += (
                        io_prefix
                        + "out_clk_en_"
                        + str(read_func_inst_i)
                        + " : in unsigned(0 downto 0);\n"
                    )
                for input_port in read_func_logic.inputs:
                    vhdl_type_str = WIRE_TO_VHDL_TYPE_STR(
                        input_port, read_func_logic, parser_state
                    )
                    text += (
                        io_prefix
                        + input_port
                        + "_"
                        + str(read_func_inst_i)
                        + " : in "
                        + vhdl_type_str
                        + ";\n"
                    )
                # Output ports
                for output_port in read_func_logic.outputs:
                    vhdl_type_str = WIRE_TO_VHDL_TYPE_STR(
                        output_port, read_func_logic, parser_state
                    )
                    text += (
                        io_prefix
                        + "rd_"
                        + output_port
                        + "_"
                        + str(read_func_inst_i)
                        + " : out "
                        + vhdl_type_str
                        + ";\n"
                    )
        text = text.strip("\n").strip(";")
        text += (
            """
);
end arb_clk_cross_"""
            + arb_inst_name
            + """;
architecture arch of arb_clk_cross_"""
            + arb_inst_name
            + """ is

  constant N_ARB : integer := """
            + str(n_arb)
            + """;
  signal arb_state_r : integer range 0 to (N_ARB-1) := 0;
  signal arb_state_waiting_for_done_r : std_logic := '0'; -- Like a valid for arb_state_r
  signal input_arb_in_input_valids : std_logic_vector(0 to (N_ARB-1));
  signal input_arb_in_output_readys : std_logic_vector(0 to (N_ARB-1));
  signal output_arb_in_output_valid : std_logic;
  signal output_arb_in_input_ready : std_logic;
  signal priority_arb_r : integer range 0 to (N_ARB-1) := 0;
  signal priority_arb_state_c : integer range 0 to (N_ARB-1);
  
  type priority_list_t is array(0 to (N_ARB-1)) of integer;
  type priority_lists_t is array(0 to (N_ARB-1)) of priority_list_t;
  function priority_list_func(constant priority_state : integer) return priority_list_t is 
    variable pos : integer;
    variable rv: priority_list_t;
  begin
     pos := 0;
     for i in priority_state to (N_ARB-1) loop
        rv(pos) := i;
        pos := pos + 1;
     end loop;
     for i in 0 to (priority_state-1) loop
        rv(pos) := i;
        pos := pos + 1;
     end loop;
     return rv;
  end function;
  
  function priority_func(priority_state : integer; valids : std_logic_vector) return integer is
    variable priority_lists : priority_lists_t;
    variable priority_list : priority_list_t;
    variable chosen_index : integer range 0 to (N_ARB-1);
  begin
    -- Compute all priority arrangements
    for i in 0 to (N_ARB-1) loop
      priority_lists(i) := priority_list_func(i);
    end loop;
    -- Choose the current one
    priority_list :=  priority_lists(priority_state);
    -- case(priority_state) is
    --   when 0 =>
    --     priority_list := priority_lists(0);
    --   when 1 =>
    --     priority_list := priority_lists(1);
    --   when 2 =>
    --     priority_list := priority_lists(2);
    --   when 3 =>
    --     priority_list := priority_lists(3);
    -- end case;
    -- Pick individial arb based on current priority list
    chosen_index := 0;
    for i in 0 to (N_ARB-1) loop
      if valids(priority_list(i)) = '1' then
        chosen_index := priority_list(i);
        exit;
      end if;
    end loop;
    return chosen_index;
  end function;

begin

  -- Apply clock enables
  -- Multiple inputs
"""
        )
        for i in range(0, n_arb):
            text += f"""
  input_arb_in_input_valids({i}) <= input_arb_in_data_{i}.data(0).input_valid(0) and input_arb_in_clk_en_{i}(0);
  input_arb_in_output_readys({i}) <= input_arb_in_data_{i}.data(0).output_ready(0) and input_arb_in_clk_en_{i}(0);"""
        text += """
  -- Single output
  output_arb_in_output_valid <= output_arb_in_data_0.data(0).output_valid(0) and output_arb_in_clk_en_0(0);
  output_arb_in_input_ready <= output_arb_in_data_0.data(0).input_ready(0) and output_arb_in_clk_en_0(0);
    
  -- Process for intermediate priority state
  process(all) is
  begin
    -- Default arb state this cycle is signalled current state
    priority_arb_state_c <= arb_state_r;
    -- But if not waiting for done, use priority to choose
    -- Given priority state and input valids, what is actual arb state this cycle
    if arb_state_waiting_for_done_r='0' then
      priority_arb_state_c <= priority_func(priority_arb_r, input_arb_in_input_valids);
    end if;
  end process;
  
  -- Process connecting ports
  process(all) is
  begin
    -- Default all invalid and not ready
    -- Single output of inputs to shared region
    input_arb_rd_return_output_0.data(0).input_valid(0) <= '0';
    input_arb_rd_return_output_0.data(0).output_ready(0) <= '0';
    -- Multiple outputs back to instances\n"""
        for i in range(0, n_arb):
            text += (
                """
    -- """
                + str(i)
                + """
    output_arb_rd_return_output_"""
                + str(i)
                + """ <= output_arb_in_data_0;
    output_arb_rd_return_output_"""
                + str(i)
                + """.data(0).output_valid(0) <= '0';
    output_arb_rd_return_output_"""
                + str(i)
                + """.data(0).input_ready(0) <= '0';\n"""
            )

        text += """
    case(priority_arb_state_c) is
      -- Mux each arb\n"""
        for i in range(0, n_arb):
            text += (
                """
      when """
                + str(i)
                + """ =>
        -- Inputs w/ valid+ready gated by clock enable
        input_arb_rd_return_output_0 <= input_arb_in_data_"""
                + str(i)
                + """;
        input_arb_rd_return_output_0.data(0).input_valid(0) <= input_arb_in_input_valids("""
                + str(i)
                + """);
        input_arb_rd_return_output_0.data(0).output_ready(0) <= input_arb_in_output_readys("""
                + str(i)
                + """);
        -- Outputs w/ valid+ready gated by clock enable
        output_arb_rd_return_output_"""
                + str(i)
                + """.data(0).output_valid(0) <= output_arb_in_output_valid;
        output_arb_rd_return_output_"""
                + str(i)
                + """.data(0).input_ready(0) <= output_arb_in_input_ready;\n"""
            )

        text += """
    end case;
  end process;

  -- Process changing states
  process(clk) is

    procedure next_state(
      signal arb_state_in : in integer range 0 to (N_ARB-1);
      signal waiting_for_done : inout std_logic;
      input_valid : in std_logic;
      input_ready : in std_logic;
      output_valid : in std_logic; 
      output_ready : in std_logic;
      signal arb_state_out : out integer range 0 to (N_ARB-1)
    ) is
      variable waiting_for_done_var : std_logic;
    begin
      -- Begin waiting for done if input valid+ready
      waiting_for_done_var := waiting_for_done;
      if(waiting_for_done_var='0') then
        if(input_valid='1' and input_ready='1') then
          arb_state_out <= arb_state_in; -- Signal state being arbitrated now
          waiting_for_done_var := '1';
        end if;
      end if;
      -- If waiting for done then 
      -- Stay in current state and look for outputs
      if(waiting_for_done_var='1') then
        -- Go to next arb state if output valid+ready
        if(output_valid='1' and output_ready='1') then
          waiting_for_done_var := '0';
        end if;
      end if;
      waiting_for_done <= waiting_for_done_var;
    end procedure;
    
    variable selected_input_valid : std_logic;
    variable selected_output_ready : std_logic;

  begin
    if rising_edge(clk) then 
      -- Priority state only changes when 
      -- not stopped waiting for one arb to finish
      if arb_state_waiting_for_done_r='0' then
        if(priority_arb_r=(N_ARB-1)) then
          priority_arb_r <= 0;
        else 
          priority_arb_r <= priority_arb_r + 1;
        end if;
      end if;
      
      -- Do next state based on which arb input chosen this cycle 
      selected_input_valid := input_arb_in_input_valids(priority_arb_state_c);
      selected_output_ready := input_arb_in_output_readys(priority_arb_state_c);
      next_state(
          priority_arb_state_c,
          arb_state_waiting_for_done_r,
          selected_input_valid,
          output_arb_in_input_ready,
          output_arb_in_output_valid,
          selected_output_ready,
          arb_state_r
        );
      
    end if;
  end process;

end arch;
"""

    ##########################################################################################
    #
    #
    #
    # Collect non arb clk crossings
    #
    #
    #
    non_arb_clock_crossings = dict()
    for var_name in parser_state.clk_cross_var_info:
        var_info = parser_state.clk_cross_var_info[var_name]
        if not var_info.is_part_of_arb_handshake:
            non_arb_clock_crossings[var_name] = var_info
    # Write uni dir data clock crossings
    for var_name in non_arb_clock_crossings:
        flow_control = parser_state.clk_cross_var_info[var_name].flow_control
        write_size, read_size = parser_state.clk_cross_var_info[
            var_name
        ].write_read_sizes
        write_func, read_func = parser_state.clk_cross_var_info[
            var_name
        ].write_read_funcs

        write_func_logic = parser_state.FuncLogicLookupTable[write_func]
        # None read func is disconnected, can assume things hacky
        read_func_logic = None
        if read_func in parser_state.FuncLogicLookupTable:
            read_func_logic = parser_state.FuncLogicLookupTable[read_func]

        # TODO OTHER SIZES
        if flow_control:
            if SYN.SYN_TOOL is None:
                SYN.PART_SET_TOOL(parser_state.part)
            if SYN.SYN_TOOL is not VIVADO:
                print(
                    "Async fifos are only implemented for Xilinx parts, TODO!", var_name
                )
                # print(0/0)
                sys.exit(-1)
            if write_size != read_size:
                print(
                    "Only equal read and write sizes for async fifos for now, TODO!",
                    var_name,
                )
                sys.exit(-1)

        if not flow_control:
            if write_size >= read_size:
                clk_ratio = write_size / read_size
            else:
                clk_ratio = read_size / write_size
            if int(clk_ratio) != clk_ratio:
                print("TODO: non int ratio clks")
                sys.exit(-1)
            clk_ratio = int(clk_ratio)
            CLK_RATIO = str(clk_ratio)
            CLK_RATIO_MINUS1 = str(clk_ratio - 1)

            if var_name in parser_state.global_vars:
                c_type = parser_state.global_vars[var_name].type_name
            data_vhdl_type = C_TYPE_STR_TO_VHDL_TYPE_STR(c_type, parser_state)

            in_t = c_type + "_array_" + str(write_size) + "_t"
            in_vhdl_t = C_TYPE_STR_TO_VHDL_TYPE_STR(in_t, parser_state)
            out_t = c_type + "_array_" + str(read_size) + "_t"
            out_vhdl_t = C_TYPE_STR_TO_VHDL_TYPE_STR(out_t, parser_state)
        else:
            # With flow control
            array_type = parser_state.global_vars[var_name].type_name
            c_type, dims = C_TO_LOGIC.C_ARRAY_TYPE_TO_ELEM_TYPE_AND_DIMS(array_type)
            if len(dims) > 1:
                print("More than 1 dim for async flow control!?", var_name)
                sys.exit(-1)
            depth = dims[0]
            if depth < 16:
                depth = 16
                print(
                    "WARNING:",
                    var_name,
                    "async fifo depth increased to minimum allowed =",
                    depth,
                )
            in_t = c_type + "[" + str(write_size) + "]"
            in_vhdl_t = C_TYPE_STR_TO_VHDL_TYPE_STR(in_t, parser_state)
            out_t = c_type + "[" + str(read_size) + "]"
            out_vhdl_t = C_TYPE_STR_TO_VHDL_TYPE_STR(out_t, parser_state)

        text += """
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all;
use work.c_structs_pkg.all; -- User types
"""

        if flow_control:
            text += """
library xpm;
use xpm.vcomponents.all;
"""

        text += (
            """
    entity clk_cross_"""
            + var_name
            + """ is
    port(
      in_clk : in std_logic;
"""
        )
        if C_TO_LOGIC.LOGIC_NEEDS_CLOCK_ENABLE(write_func_logic, parser_state):
            text += """
      in_clk_en : in unsigned(0 downto 0);
"""
        if flow_control:
            text += (
                """
      write_data : in """
                + in_vhdl_t
                + """;
      write_enable : in unsigned(0 downto 0);
      wr_return_output: out """
                + var_name
                + """_write_t;
"""
            )
        else:
            text += (
                """
      in_data : in """
                + in_vhdl_t
                + """;
"""
            )
        text += """
      out_clk : in std_logic;
"""
        if read_func_logic is not None and C_TO_LOGIC.LOGIC_NEEDS_CLOCK_ENABLE(
            read_func_logic, parser_state
        ):
            text += """
      out_clk_en : in unsigned(0 downto 0);
"""
        if flow_control:
            text += (
                """
      read_enable: in unsigned(0 downto 0);
      rd_return_output : out """
                + var_name
                + """_read_t
"""
            )
        else:
            text += (
                """
      rd_return_output : out """
                + out_vhdl_t
                + """
"""
            )
        text += (
            """
    );
    end clk_cross_"""
            + var_name
            + """;
    architecture arch of clk_cross_"""
            + var_name
            + """ is
    """
        )

        if not flow_control:
            text += (
                """
      constant CLK_RATIO : integer := """
                + CLK_RATIO
                + """;
      constant CLK_RATIO_MINUS1 : integer := """
                + CLK_RATIO_MINUS1
                + """;
      """
            )

        if flow_control:
            text += (
                """
      signal full : std_logic;
      signal wr_rst_busy : std_logic;
      signal rd_rst_busy : std_logic;
      signal ready : std_logic;
      signal valid : std_logic;
      signal fifo_rd_enable : std_logic;
      signal fifo_wr_en : std_logic;
      signal din_slv : std_logic_vector(("""
                + C_TYPE_STR_TO_VHDL_SLV_LEN_STR(in_t, parser_state)
                + """)-1 downto 0);
      signal dout_slv : std_logic_vector(("""
                + C_TYPE_STR_TO_VHDL_SLV_LEN_STR(out_t, parser_state)
                + """)-1 downto 0);
      """
            )
        # Need some regs
        elif write_size != read_size:
            # A counter
            text += """
      signal fast_clk_counter_r : integer range 0 to CLK_RATIO_MINUS1 := CLK_RATIO_MINUS1;"""
            # Output register in fast domain
            text += (
                """
      signal o_fast_r : """
                + out_vhdl_t
                + """;"""
            )
            # A slow toggling N regs
            # Write > read means slow->fast
            if write_size > read_size:
                text += (
                    """
        signal slow_array_r : """
                    + in_vhdl_t
                    + """;"""
                )
                # Input register in slow domain
                text += (
                    """
        signal i_slow_r : """
                    + in_vhdl_t
                    + """;
        signal i_slow_valid_r : std_logic := '0';
        """
                )
            elif write_size < read_size:
                # Write < read means fast->slow
                text += (
                    """
        signal slow_array_r : """
                    + out_vhdl_t
                    + """;"""
                )
                # Output register in slow domain
                text += (
                    """
        signal o_slow_r : """
                    + out_vhdl_t
                    + """;
        """
                )

            # N valid bits
            text += """
      signal slow_array_valids_r : std_logic_vector(0 to CLK_RATIO_MINUS1) := (others => '0');
      """
        else:
            # Same clock domain only need reg for clock enable
            text += (
                """
      signal clock_disabled_value_r : """
                + in_vhdl_t
                + """ := """
                + C_TYPE_STR_TO_VHDL_NULL_STR(in_t, parser_state)
                + """;"""
            )

        text += """
    begin
    """

        to_slv_toks = VHDL_TYPE_TO_SLV_TOKS(in_vhdl_t, parser_state)
        from_slv_toks = VHDL_TYPE_FROM_SLV_TOKS(out_vhdl_t, parser_state)

        # Flow control is async fifo
        if flow_control:
            text += (
                """
fifo_wr_en <= write_enable(0) and in_clk_en(0) and not wr_rst_busy;
wr_return_output.ready(0) <= not full and not wr_rst_busy;
din_slv <= """
                + to_slv_toks[0]
                + """write_data"""
                + to_slv_toks[1]
                + """;
fifo_rd_enable <= read_enable(0) and not rd_rst_busy"""
            )
            if read_func_logic is not None and C_TO_LOGIC.LOGIC_NEEDS_CLOCK_ENABLE(
                read_func_logic, parser_state
            ):
                text += """ and out_clk_en(0)"""
            text += (
                """;
rd_return_output.valid(0) <= valid and not rd_rst_busy;
rd_return_output.data <= """
                + from_slv_toks[0]
                + """dout_slv"""
                + from_slv_toks[1]
                + """;
      
-- xpm_fifo_async: Asynchronous FIFO
-- Xilinx Parameterized Macro, version 2019.1
xpm_fifo_async_inst : xpm_fifo_async
generic map (
  CDC_SYNC_STAGES => 2, -- DECIMAL
  DOUT_RESET_VALUE => "0", -- String
  ECC_MODE => "no_ecc", -- String
  FIFO_MEMORY_TYPE => "auto", -- String
  FIFO_READ_LATENCY => 0, -- DECIMAL
  FIFO_WRITE_DEPTH => """
                + str(depth)
                + """, -- DECIMAL
  FULL_RESET_VALUE => 0, -- DECIMAL
  PROG_EMPTY_THRESH => 10, -- DECIMAL
  PROG_FULL_THRESH => 10, -- DECIMAL
  RD_DATA_COUNT_WIDTH => 1, -- DECIMAL
  READ_DATA_WIDTH => """
                + C_TYPE_STR_TO_VHDL_SLV_LEN_STR(out_t, parser_state)
                + """, -- DECIMAL , READ_DATA_WIDTH should be equal to
                   -- WRITE_DATA_WIDTH if FIFO_MEMORY_TYPE is set to "auto"
  READ_MODE => "fwft", -- String
  RELATED_CLOCKS => 0, -- DECIMAL
  SIM_ASSERT_CHK => 0, -- DECIMAL; 0=disable simulation messages, 1=enable simulation messages
  USE_ADV_FEATURES => "1000", -- String
                      -- Setting USE_ADV_FEATURES[12] to 1 enables data_valid flag;
                      -- 1<<12 = 4096 = 0x1000
  WAKEUP_TIME => 0, -- DECIMAL
  WRITE_DATA_WIDTH => """
                + C_TYPE_STR_TO_VHDL_SLV_LEN_STR(in_t, parser_state)
                + """, -- DECIMAL
  WR_DATA_COUNT_WIDTH => 1 -- DECIMAL
)
port map (
  --almost_empty => almost_empty, -- 1-bit output: Almost Empty : When asserted, this signal indicates that
  -- only one more read can be performed before the FIFO goes to empty.
  --almost_full => almost_full, -- 1-bit output: Almost Full: When asserted, this signal indicates that
  -- only one more write can be performed before the FIFO is full.
  
  data_valid => valid, -- 1-bit output: Read Data Valid: When asserted, this signal indicates
  -- that valid data is available on the output bus (dout).
  
  --dbiterr => dbiterr, -- 1-bit output: Double Bit Error: Indicates that the ECC decoder
  -- detected a double-bit error and data in the FIFO core is corrupted.
  
  dout => dout_slv, -- READ_DATA_WIDTH-bit output: Read Data: The output data bus is driven
  -- when reading the FIFO
  
  --empty => empty, -- 1-bit output: Empty Flag: When asserted, this signal indicates that
  -- the FIFO is empty. Read requests are ignored when the FIFO is empty,
  -- initiating a read while empty is not destructive to the FIFO.
  full => full, -- 1-bit output: Full Flag: When asserted, this signal indicates that the
  -- FIFO is full. Write requests are ignored when the FIFO is full,
  -- initiating a write when the FIFO is full is not destructive to the
  -- contents of the FIFO.
  --overflow => overflow, -- 1-bit output: Overflow: This signal indicates that a write request
  -- (wren) during the prior clock cycle was rejected, because the FIFO is
  -- full. Overflowing the FIFO is not destructive to the contents of the
  -- FIFO.
  --prog_empty => prog_empty, -- 1-bit output: Programmable Empty: This signal is asserted when the
  -- number of words in the FIFO is less than or equal to the programmable
  -- empty threshold value. It is de-asserted when the number of words in
  -- the FIFO exceeds the programmable empty threshold value.
  --prog_full => prog_full, -- 1-bit output: Programmable Full: This signal is asserted when the
  -- number of words in the FIFO is greater than or equal to the
  -- programmable full threshold value. It is de-asserted when the number
  -- of words in the FIFO is less than the programmable full threshold
  -- value.
  --rd_data_count => rd_data_count, -- RD_DATA_COUNT_WIDTH-bit output: Read Data Count: This bus indicates
  -- the number of words read from the FIFO.
  
  rd_rst_busy => rd_rst_busy, -- 1-bit output: Read Reset Busy: Active-High indicator that the FIFO
  -- read domain is currently in a reset state.
  
  --sbiterr => sbiterr, -- 1-bit output: Single Bit Error: Indicates that the ECC decoder
  -- detected and fixed a single-bit error.
  --underflow => underflow, -- 1-bit output: Underflow: Indicates that the read request (rd_en)
  -- during the previous clock cycle was rejected because the FIFO is
  -- empty. Under flowing the FIFO is not destructive to the FIFO.
  --wr_ack => wr_ack, -- 1-bit output: Write Acknowledge: This signal indicates that a write
  -- request (wr_en) during the prior clock cycle is succeeded.
  --wr_data_count => wr_data_count, -- WR_DATA_COUNT_WIDTH-bit output: Write Data Count: This bus indicates
  -- the number of words written into the FIFO.
  
  wr_rst_busy => wr_rst_busy, -- 1-bit output: Write Reset Busy: Active-High indicator that the FIFO
  -- write domain is currently in a reset state.
  
  din => din_slv, -- WRITE_DATA_WIDTH-bit input: Write Data: The input data bus used when
  -- writing the FIFO.
  
  injectdbiterr => '0', -- 1-bit input: Double Bit Error Injection: Injects a double bit error if
  -- the ECC feature is used on block RAMs or UltraRAM macros.
  injectsbiterr => '0', -- 1-bit input: Single Bit Error Injection: Injects a single bit error if
  -- the ECC feature is used on block RAMs or UltraRAM macros.
  
  rd_clk => out_clk, -- 1-bit input: Read clock: Used for read operation. rd_clk must be a
  -- free running clock.
  
  rd_en => fifo_rd_enable, -- 1-bit input: Read Enable: If the FIFO is not empty, asserting this
  -- signal causes data (on dout) to be read from the FIFO. Must be held
  -- active-low when rd_rst_busy is active high.
  
  rst => '0', -- 1-bit input: Reset: Must be synchronous to wr_clk. The clock(s) can be
  -- unstable at the time of applying reset, but reset must be released
  -- only after the clock(s) is/are stable.
  
  sleep => '0', -- 1-bit input: Dynamic power saving: If sleep is High, the memory/fifo
  -- block is in power saving mode.
  
  wr_clk => in_clk, -- 1-bit input: Write clock: Used for write operation. wr_clk must be a
  -- free running clock.
  
  wr_en => fifo_wr_en -- 1-bit input: Write Enable: If the FIFO is not full, asserting this
  -- signal causes data (on din) to be written to the FIFO. Must be held     
  -- active-low when rst or wr_rst_busy is active high.
  
);
-- End of xpm_fifo_async_inst instantiation     
"""
            )

        # BELOW CROSSINGS CANNOT USE OUTPUT CLOCK ENABLES
        # - DO NOT HAVE FIFO BUFFERS
        #  - ARE NOT FLOW CONTROLABLE
        # (input clock enables are just extra enable inputs + fine)

        # Write > read means slow->fast
        elif write_size > read_size:
            text += (
                """
      
      -- input reg in slow domain
      process(in_clk) is
      begin
      if rising_edge(in_clk) then
        i_slow_r <= in_data;
        i_slow_valid_r <= in_clk_en(0);
      end if;
      end process;
      
      -- slow->fast, need fast domain logic
      process(out_clk) is
      begin
      if rising_edge(out_clk) then
  
        -- Always shifting out serial fast data
        for i in 0 to """
                + str(clk_ratio - 2)
                + """ loop 
          slow_array_r.data(i) <= slow_array_r.data(i+1);
          slow_array_valids_r(i) <= slow_array_valids_r(i+1);
        end loop;
        -- Output data null by default
        o_fast_r.data(0) <= """
                + C_TYPE_STR_TO_VHDL_NULL_STR(c_type, parser_state)
                + """;
        -- If valid data then output from front of array
        if slow_array_valids_r(0) = '1' then
          o_fast_r.data(0) <= slow_array_r.data(0);
        end if;        
        
        -- Counter roll over is slow clk enable logic in fast domain
        -- Incoming slow data registered 
        if fast_clk_counter_r = CLK_RATIO_MINUS1 then
          fast_clk_counter_r <= 0;
          slow_array_valids_r <= (others => i_slow_valid_r);
          slow_array_r <= i_slow_r;
        else
          -- Counter
          fast_clk_counter_r <= fast_clk_counter_r + 1;
        end if;
      
      end if;
      end process;
      rd_return_output <= o_fast_r;
      """
            )
        elif write_size < read_size:
            # Write < read means fast->slow
            text += (
                """
      
      -- fast->slow ,need fast domain logic
      process(in_clk) is
      begin
      if rising_edge(in_clk) then
      
        -- Always shifting in serial fast data
        for i in 0 to """
                + str(clk_ratio - 2)
                + """ loop 
          slow_array_r.data(i) <= slow_array_r.data(i+1);
          slow_array_valids_r(i) <= slow_array_valids_r(i+1);
        end loop;
        slow_array_r.data(CLK_RATIO_MINUS1) <= in_data.data(0);
        slow_array_valids_r(CLK_RATIO_MINUS1) <= in_clk_en(0);        
        
        -- Counter roll over is slow clk enable logic in fast domain
        if fast_clk_counter_r = CLK_RATIO_MINUS1 then
          fast_clk_counter_r <= 0;
        
          -- Output datas null by default
          for i in 0 to CLK_RATIO_MINUS1 loop
            o_fast_r.data(i) <= """
                + C_TYPE_STR_TO_VHDL_NULL_STR(c_type, parser_state)
                + """;
            -- If valid data then output data
            if slow_array_valids_r(i) = '1' then
              o_fast_r.data(i) <= slow_array_r.data(i);
            end if;
          end loop;
        else
          -- Counter
          fast_clk_counter_r <= fast_clk_counter_r + 1;
        end if;
            
      end if;
      end process;
      
      -- output reg on slow output clock
      process(out_clk) is
      begin
      if rising_edge(out_clk) then
        o_slow_r <= o_fast_r;
      end if;
      end process;
      rd_return_output <= o_slow_r;
      """
            )

        elif write_size == read_size:
            text += """   
      -- Same clock with clock disabled past value holding reg
      process(in_clk, in_clk_en) is
      begin
        if rising_edge(in_clk) and in_clk_en(0) = '1' then
          clock_disabled_value_r <= in_data;
        end if;
      end process;
      
      -- Mux current in value or past value
      process(in_data,in_clk_en,clock_disabled_value_r) is
      begin
        if in_clk_en(0) = '1' then
          rd_return_output <= in_data;
        else
          rd_return_output <= clock_disabled_value_r;
        end if;
      end process;
      """

        text += """    
    end arch;
    """

    if not os.path.exists(SYN.SYN_OUTPUT_DIRECTORY):
        os.makedirs(SYN.SYN_OUTPUT_DIRECTORY)
    path = SYN.SYN_OUTPUT_DIRECTORY + "/" + "clk_cross_entities" + VHDL_FILE_EXT

    f = open(path, "w")
    f.write(text)
    f.close()


def GLOBAL_VAR_IS_SHARED(var_name, parser_state):
    # # Async wires assumed shared
    # if var_name in parser_state.async_wires:
    #   return True
    # Clock wires assumed shared
    if var_name in parser_state.clk_mhz:
        return True
    # Otherwise check where used
    if var_name not in parser_state.global_vars:
        return False
    var_info = parser_state.global_vars[var_name]
    return len(var_info.used_in_funcs) > 1


def NEEDS_GLOBAL_WIRES_VHDL_PACKAGE(parser_state):
    # Do nothing if no clock crossings or no shared globals
    found_multi_use_global = False
    for global_var_name, var_info in parser_state.global_vars.items():
        if GLOBAL_VAR_IS_SHARED(global_var_name, parser_state):
            found_multi_use_global = True
            break
    if not found_multi_use_global and len(parser_state.clk_cross_var_info) <= 0:
        return False
    return True


def WRITE_GLOBAL_WIRES_VHDL_PACKAGE(parser_state):
    if not NEEDS_GLOBAL_WIRES_VHDL_PACKAGE(parser_state):
        return
    text = ""
    text += """
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all;
use work.c_structs_pkg.all; -- User types
-- Clock crossings
package global_wires_pkg is
"""

    # Type for each func, with hierarchy
    # could do recursive but ...dumb
    read_funcs_written = set()
    write_funcs_written = set()
    # Collect funcs that dont need clk cross first
    # And funcs that are themselves the clock crossing (dont need port)
    for func_name in parser_state.FuncLogicLookupTable:
        func_logic = parser_state.FuncLogicLookupTable[func_name]
        if not LOGIC_NEEDS_GLOBAL_TO_MODULE(func_logic, parser_state):
            read_funcs_written.add(func_name)
        if not LOGIC_NEEDS_MODULE_TO_GLOBAL(func_logic, parser_state):
            write_funcs_written.add(func_name)
        if func_logic.is_clock_crossing:
            if "_READ" in func_name:
                read_funcs_written.add(func_name)
            if "_WRITE" in func_name:
                write_funcs_written.add(func_name)

    # Dumb loop
    still_writing = True
    while still_writing:
        still_writing = False

        # READ
        for func_name in parser_state.FuncLogicLookupTable:
            func_logic = parser_state.FuncLogicLookupTable[func_name]
            # Read?
            if not LOGIC_NEEDS_GLOBAL_TO_MODULE(func_logic, parser_state):
                continue
            # Done already?
            if func_name in read_funcs_written:
                continue
            # All submodule funcs written?
            all_subs_written = True
            for sub_inst in func_logic.submodule_instances:
                sub_func_name = func_logic.submodule_instances[sub_inst]
                if sub_func_name not in read_funcs_written:
                    all_subs_written = False
                    break
            if not all_subs_written:
                continue
            #
            # global wires _t for this func
            text += (
                """
  type """
                + func_name
                + """_global_to_module_t is record
    """
            )
            # Clock cross READ+WRITE OUTPUTS
            # Which submodules are clock crossings, get var name from sub
            for sub_inst in func_logic.submodule_instances:
                sub_func = func_logic.submodule_instances[sub_inst]
                sub_logic = parser_state.FuncLogicLookupTable[sub_func]
                if sub_logic.is_clock_crossing:
                    for output_port in sub_logic.outputs:
                        # submodule instance name == Func name for clk cross since single instance?
                        # output_port_wire = sub_func + C_TO_LOGIC.SUBMODULE_MARKER + output_port
                        c_type = sub_logic.wire_to_c_type[output_port]
                        text += (
                            "     "
                            + sub_func
                            + "_"
                            + output_port
                            + " : "
                            + C_TYPE_STR_TO_VHDL_TYPE_STR(c_type, parser_state)
                            + ";\n"
                        )

            # Read only global regs
            for glob_var_name, var_info in func_logic.read_only_global_wires.items():
                text += (
                    "     "
                    + glob_var_name
                    + " : "
                    + C_TYPE_STR_TO_VHDL_TYPE_STR(var_info.type_name, parser_state)
                    + ";\n"
                )

            # Then include types for submodules (not clock crossing submodules)
            for sub_inst in func_logic.submodule_instances:
                sub_func = func_logic.submodule_instances[sub_inst]
                sub_logic = parser_state.FuncLogicLookupTable[sub_func]
                if sub_logic.is_clock_crossing:
                    continue
                if LOGIC_NEEDS_GLOBAL_TO_MODULE(sub_logic, parser_state):
                    text += (
                        """
    """
                        + WIRE_TO_VHDL_NAME(sub_inst)
                        + " : "
                        + sub_func
                        + "_global_to_module_t;"
                    )

            text += """
  end record;
"""
            still_writing = True
            read_funcs_written.add(func_name)

        # WRITE
        for func_name in parser_state.FuncLogicLookupTable:
            func_logic = parser_state.FuncLogicLookupTable[func_name]
            # Write?
            if not LOGIC_NEEDS_MODULE_TO_GLOBAL(func_logic, parser_state):
                continue
            # Done already?
            if func_name in write_funcs_written:
                continue
            # All submodule funcs written?
            all_subs_written = True
            for sub_inst in func_logic.submodule_instances:
                sub_func_name = func_logic.submodule_instances[sub_inst]
                if sub_func_name not in write_funcs_written:
                    all_subs_written = False
                    break
            if not all_subs_written:
                continue
            #
            # global wires _t for this func
            text += (
                """
  type """
                + func_name
                + """_module_to_global_t is record
    """
            )
            # Clock cross READ+WRITE CLOCK EN + INPUTS
            # Which submodules are clock crossings, get var name from sub
            for sub_inst in func_logic.submodule_instances:
                sub_func = func_logic.submodule_instances[sub_inst]
                sub_logic = parser_state.FuncLogicLookupTable[sub_func]
                if sub_logic.is_clock_crossing:
                    if C_TO_LOGIC.LOGIC_NEEDS_CLOCK_ENABLE(sub_logic, parser_state):
                        c_type = sub_logic.wire_to_c_type[C_TO_LOGIC.CLOCK_ENABLE_NAME]
                        text += (
                            "     "
                            + sub_func
                            + "_"
                            + C_TO_LOGIC.CLOCK_ENABLE_NAME
                            + " : "
                            + C_TYPE_STR_TO_VHDL_TYPE_STR(c_type, parser_state)
                            + ";\n"
                        )
                    # var_name = C_TO_LOGIC.CLK_CROSS_FUNC_TO_VAR_NAME(sub_logic.func_name)
                    # clk_cross_info = parser_state.clk_cross_var_info[var_name]
                    for input_port in sub_logic.inputs:
                        # submodule instance name == Func name for clk cross since single instance?
                        # input_port_wire = sub_func + C_TO_LOGIC.SUBMODULE_MARKER + input_port
                        c_type = sub_logic.wire_to_c_type[input_port]
                        text += (
                            "     "
                            + sub_func
                            + "_"
                            + input_port
                            + " : "
                            + C_TYPE_STR_TO_VHDL_TYPE_STR(c_type, parser_state)
                            + ";\n"
                        )

            # Global reg output for multiple read only consumers
            for var_name, var_info in func_logic.state_regs.items():
                if (
                    var_info in parser_state.global_vars.values()
                    and GLOBAL_VAR_IS_SHARED(var_name, parser_state)
                ):
                    text += (
                        "     "
                        + var_name
                        + " : "
                        + C_TYPE_STR_TO_VHDL_TYPE_STR(var_info.type_name, parser_state)
                        + ";\n"
                    )
            for var_name, var_info in func_logic.write_only_global_wires.items():
                if GLOBAL_VAR_IS_SHARED(var_name, parser_state):
                    text += (
                        "     "
                        + var_name
                        + " : "
                        + C_TYPE_STR_TO_VHDL_TYPE_STR(var_info.type_name, parser_state)
                        + ";\n"
                    )

            # Then include types for submodules (not clock crossing submodules)
            for sub_inst in func_logic.submodule_instances:
                sub_func = func_logic.submodule_instances[sub_inst]
                sub_logic = parser_state.FuncLogicLookupTable[sub_func]
                if sub_logic.is_clock_crossing:
                    continue
                if LOGIC_NEEDS_MODULE_TO_GLOBAL(sub_logic, parser_state):
                    text += (
                        """
    """
                        + WIRE_TO_VHDL_NAME(sub_inst)
                        + " : "
                        + sub_func
                        + "_module_to_global_t;"
                    )

            text += """
  end record;
  
"""
            still_writing = True
            write_funcs_written.add(func_name)

    # Done writing hierarchy, write multimain top types
    read_text = ""
    for main_func in parser_state.main_mhz:
        main_logic = parser_state.FuncLogicLookupTable[main_func]
        if LOGIC_NEEDS_GLOBAL_TO_MODULE(main_logic, parser_state):
            read_text += (
                """
    """
                + WIRE_TO_VHDL_NAME(main_func)
                + " : "
                + main_func
                + "_global_to_module_t;"
            )
    if read_text != "":
        text += """type global_to_module_t is record"""
        text += read_text
        text += """
  end record;
  
  """

    write_text = ""
    for main_func in parser_state.main_mhz:
        main_logic = parser_state.FuncLogicLookupTable[main_func]
        if LOGIC_NEEDS_MODULE_TO_GLOBAL(main_logic, parser_state):
            write_text += (
                """
    """
                + WIRE_TO_VHDL_NAME(main_func)
                + " : "
                + main_func
                + "_module_to_global_t;"
            )
    if write_text != "":
        text += """type module_to_global_t is record"""
        text += write_text
        text += """
  end record;
  
  """

    text += """
end global_wires_pkg;
"""

    if not os.path.exists(SYN.SYN_OUTPUT_DIRECTORY):
        os.makedirs(SYN.SYN_OUTPUT_DIRECTORY)

    path = SYN.SYN_OUTPUT_DIRECTORY + "/" + "global_wires_pkg" + VHDL_PKG_EXT

    f = open(path, "w")
    f.write(text)
    f.close()


def WRITE_C_DEFINED_VHDL_STRUCTS_PACKAGE(parser_state):

    text = ""
    pkg_body_text = ""

    text += """
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all;
-- All structs defined in C code

package c_structs_pkg is
"""

    # Byte array type to be sub typed for u8 and char array
    # TODO for all other array types
    text += """
  type byte_array_t is array (natural range <>) of unsigned(7 downto 0);
  function to_byte_array(s : string) return byte_array_t;
  """

    # String to byte array func
    pkg_body_text += """
  function to_byte_array(s : string) return byte_array_t is
    variable rv : byte_array_t(0 to s'length-1);
  begin
    for i in 0 to s'length-1 loop
        -- i+1 since strings start at index 1
        rv(i) := to_unsigned(character'pos(s(i+1)), 8);
    end loop;
    return rv;
  end function;
  """

    # Float resizing func
    # resize_float_e_m_t(", f",{r_e},{r_m},{l_e},{l_m})"]
    text += f"""
  function resize_float_e_m_t(
    x : std_logic_vector; 
    in_exponent_width : integer;
    in_mantissa_width : integer;
    out_exponent_width : integer;
    out_mantissa_width : integer) return std_logic_vector; 
   """
    pkg_body_text += f"""
  function resize_float_e_m_t(
    x : std_logic_vector; 
    in_exponent_width : integer;
    in_mantissa_width : integer;
    out_exponent_width : integer;
    out_mantissa_width : integer) return std_logic_vector
  is
    variable x_s : std_logic;
    variable x_e : signed(in_exponent_width-1 downto 0);
    variable x_m : unsigned(in_mantissa_width-1 downto 0);
    variable x_bias : integer := (2**(in_exponent_width-1)) - 1;
    variable rv_s : std_logic;
    variable rv_e : signed(out_exponent_width-1 downto 0);
    variable rv_m : unsigned(out_mantissa_width-1 downto 0);
    variable rv_bias : integer := (2**(out_exponent_width-1)) - 1;
    variable rv : std_logic_vector((1+out_exponent_width+out_mantissa_width)-1 downto 0);
  begin
    x_s := x(in_exponent_width+in_mantissa_width);
    x_e := signed(x((in_exponent_width+in_mantissa_width)-1 downto in_mantissa_width));
    x_m := unsigned(x(in_mantissa_width-1 downto 0));
    
    -- Default zero
    rv_s := x_s;
    rv_e := (others => '0');
    rv_m := (others => '0');
    
    -- Check if non zero
    if not(x_e = to_signed(0, in_exponent_width)) then
      -- Exponent change bias
      rv_e := resize(signed('0' & x_e) - x_bias, out_exponent_width); -- De-bias
      rv_e := rv_e + rv_bias; -- Re-bias
            
      -- Top left n bits of mantissa
      if out_mantissa_width <= in_mantissa_width then
        rv_m := x_m(in_mantissa_width-1 downto (in_mantissa_width-out_mantissa_width));
      else
        -- All bits padded with zeros on right
        rv_m := x_m & to_unsigned(0, out_mantissa_width-in_mantissa_width);
      end if;
    end if;
    
    rv := rv_s & std_logic_vector(rv_e) & std_logic_vector(rv_m);
    return rv;
  end function;"""

    # Do this stupid dumb loop to resolve dependencies
    # Hacky resolve dependencies
    types_written = []
    # Uhh sooopppaa hacky
    for i in range(1, 257):
        types_written.append("uint" + str(i) + "_t")
        types_written.append("int" + str(i) + "_t")
    for e in range(0, 24):
        for m in range(0, 24):
            types_written.append("float_" + str(e) + "_" + str(m) + "_t")
    # Oh dont forget to be extra dumb
    types_written.append("float")
    # Oh hey adding to the dumb
    types_written.append("char")

    # Write structs
    done = False
    while not done:
        done = True

        # ~~~~~~~~~~~~~~~~~~~~~~~~~~~~   ENUMS  ~~~~~~~~~~~~~~~~~~~~~~~~~~#
        # Enum types
        for enum_name in list(parser_state.enum_info_dict.keys()):
            if enum_name not in types_written:
                done = False
                types_written.append(enum_name)
                # Type
                text += (
                    """
  type """
                    + enum_name
                    + """ is (
    """
                )
                ids_list = parser_state.enum_info_dict[enum_name].id_to_int_val.keys()
                for field in ids_list:
                    text += (
                        """
      """
                        + field
                        + ""","""
                    )

                text = text.strip(",")
                text += """
  );
  """
                # to integer
                func_decl_text = ""
                func_body_text = ""
                func_decl_text += (
                    """
function """
                    + enum_name
                    + """_to_integer(e : """
                    + enum_name
                    + """) return integer"""
                )
                func_body_text += """ is
begin
    
case(e) is\n"""
                for id_str, int_val in parser_state.enum_info_dict[
                    enum_name
                ].id_to_int_val.items():
                    func_body_text += (
                        """when """
                        + id_str
                        + """ => return """
                        + str(int_val)
                        + """;\n"""
                    )
                func_body_text += """
end case;
end function;
    """
                text += func_decl_text + ";\n"
                pkg_body_text += func_decl_text + func_body_text

                # from integer
                func_decl_text = ""
                func_body_text = ""
                func_decl_text += (
                    """
function """
                    + enum_name
                    + """_from_integer(i : integer) return """
                    + enum_name
                )
                func_body_text += """ is
begin
    
case(i) is\n"""

                default_id = list(
                    parser_state.enum_info_dict[enum_name].id_to_int_val.keys()
                )[0]
                for id_str, int_val in parser_state.enum_info_dict[
                    enum_name
                ].id_to_int_val.items():
                    func_body_text += (
                        """when """
                        + str(int_val)
                        + """ => return """
                        + id_str
                        + """;\n"""
                    )
                    if int_val == 0:
                        default_id = id_str
                func_body_text += (
                    """
when others => assert False report "integer " & integer'image(i) & " to """
                    + enum_name
                    + """ failed! Returning """
                    + default_id
                    + """." severity ERROR; return """
                    + default_id
                    + """;
end case;
end function;
    """
                )
                text += func_decl_text + ";\n"
                pkg_body_text += func_decl_text + func_body_text

        # ~~~~~~~~~~~~~~~~~~~~~~~~~~~~   ARRAYS  ~~~~~~~~~~~~~~~~~~~~~~~~~~#
        # C arrays are multidimensional and single element type
        # Find all array types - need to do this since array types are not (right now)
        # declared/typedef individually like structs
        array_types = []
        for func_name in parser_state.FuncLogicLookupTable:
            logic = parser_state.FuncLogicLookupTable[func_name]
            for wire in logic.wire_to_c_type:
                c_type = logic.wire_to_c_type[wire]
                if (
                    (c_type not in types_written)
                    and C_TO_LOGIC.C_TYPE_IS_ARRAY(c_type)
                    and (c_type not in array_types)
                ):
                    elem_type, dims = C_TO_LOGIC.C_ARRAY_TYPE_TO_ELEM_TYPE_AND_DIMS(
                        c_type
                    )
                    if elem_type in types_written:
                        array_types.append(c_type)
        # Get array types declared in structs
        for struct_name in parser_state.struct_to_field_type_dict:
            field_type_dict = parser_state.struct_to_field_type_dict[struct_name]
            for field_name in field_type_dict:
                field_type = field_type_dict[field_name]
                if (
                    (field_type not in types_written)
                    and C_TO_LOGIC.C_TYPE_IS_ARRAY(field_type)
                    and not (field_type in array_types)
                ):
                    elem_type, dims = C_TO_LOGIC.C_ARRAY_TYPE_TO_ELEM_TYPE_AND_DIMS(
                        field_type
                    )
                    if elem_type in types_written:
                        array_types.append(field_type)

        # Write VHDL type for each
        for array_type in array_types:
            vhdl_type = C_TYPE_STR_TO_VHDL_TYPE_STR(array_type, parser_state)
            elem_type, dims = C_TO_LOGIC.C_ARRAY_TYPE_TO_ELEM_TYPE_AND_DIMS(array_type)
            # type uint64_t_3_4 is array(0 to 2) of uint64_t_4;
            for i in range(len(dims) - 1, -1, -1):
                # Build type
                new_dims = dims[i:]
                new_type = elem_type
                for new_dim in new_dims:
                    new_type += "[" + str(new_dim) + "]"

                # Write the type if nto already written
                if new_type not in types_written:
                    types_written.append(new_type)
                    done = False
                    new_vhdl_type = C_TYPE_STR_TO_VHDL_TYPE_STR(new_type, parser_state)
                    inner_type_dims = new_dims[1:]
                    inner_type = elem_type
                    for inner_type_dim in inner_type_dims:
                        inner_type += "[" + str(inner_type_dim) + "]"
                    inner_vhdl_type = C_TYPE_STR_TO_VHDL_TYPE_STR(
                        inner_type, parser_state
                    )
                    # Type def
                    # Use subtype if elem is byte - TODO prob need this for more than just byte elements right?
                    if inner_vhdl_type == "unsigned(7 downto 0)":
                        line = (
                            "subtype "
                            + new_vhdl_type
                            + " is byte_array_t(0 to "
                            + str(new_dims[0] - 1)
                            + ");\n"
                        )
                    else:
                        line = (
                            "type "
                            + new_vhdl_type
                            + " is array(0 to "
                            + str(new_dims[0] - 1)
                            + ") of "
                            + inner_vhdl_type
                            + ";\n"
                        )
                    text += line
                    # SLV LEN
                    inner_size_str = C_TYPE_STR_TO_VHDL_SLV_LEN_STR(
                        inner_type, parser_state
                    )
                    text += (
                        """constant """
                        + new_vhdl_type
                        + """_SLV_LEN : integer := """
                        + inner_size_str
                        + """ * """
                        + str(new_dims[0])
                        + """;\n"""
                    )
                    # type_to_slv
                    func_decl_text = ""
                    func_decl_text += (
                        """
      function """
                        + new_vhdl_type
                        + """_to_slv(data : """
                        + new_vhdl_type
                        + """) return std_logic_vector"""
                    )
                    func_body_text = ""
                    func_body_text += (
                        """ is
        variable rv : std_logic_vector("""
                        + new_vhdl_type
                        + """_SLV_LEN-1 downto 0);
        variable pos : integer := 0;
      begin
    """
                    )
                    vhdl_slv_len_str = C_TYPE_STR_TO_VHDL_SLV_LEN_STR(
                        inner_type, parser_state
                    )
                    to_slv_toks = VHDL_TYPE_TO_SLV_TOKS(inner_vhdl_type, parser_state)
                    for i in range(0, new_dims[0]):
                        func_body_text += (
                            """
            rv((pos+"""
                            + vhdl_slv_len_str
                            + """)-1 downto pos) := """
                            + to_slv_toks[0]
                            + "data("
                            + str(i)
                            + ")"
                            + to_slv_toks[1]
                            + """;
            pos := pos + """
                            + vhdl_slv_len_str
                            + """;
    """
                        )
                    func_body_text += """
          return rv;
      end function;
    """
                    text += func_decl_text + ";\n"
                    pkg_body_text += func_decl_text + func_body_text

                    # slv to type
                    func_decl_text = ""
                    func_decl_text += (
                        """
      function slv_to_"""
                        + new_vhdl_type
                        + """(data : std_logic_vector) return """
                        + new_vhdl_type
                    )
                    func_body_text = ""
                    # Need intermediate 'downto 0' elem_slv for passing into from_slv func
                    func_body_text += (
                        """ is
        variable rv : """
                        + new_vhdl_type
                        + """;
        variable elem_slv : std_logic_vector("""
                        + inner_size_str
                        + """-1 downto 0);
        variable pos : integer := 0;
      begin
    """
                    )
                    vhdl_slv_len_str = C_TYPE_STR_TO_VHDL_SLV_LEN_STR(
                        inner_type, parser_state
                    )
                    from_slv_toks = VHDL_TYPE_FROM_SLV_TOKS(
                        inner_vhdl_type, parser_state
                    )
                    for i in range(0, new_dims[0]):
                        func_body_text += (
                            """
            elem_slv := data((pos+"""
                            + vhdl_slv_len_str
                            + """)-1 downto pos);
            rv("""
                            + str(i)
                            + """) := """
                            + from_slv_toks[0]
                            + """elem_slv"""
                            + from_slv_toks[1]
                            + """;
            pos := pos + """
                            + vhdl_slv_len_str
                            + """;
    """
                        )
                    func_body_text += """
          return rv;
      end function;
    """
                    text += func_decl_text + ";\n"
                    pkg_body_text += func_decl_text + func_body_text

        # ~~~~~~~~~~~~~~~~~~~~~~~~~~~~   STRUCTS  ~~~~~~~~~~~~~~~~~~~~~~~~~~#
        for struct_name in parser_state.struct_to_field_type_dict:
            # print "STRUCT",struct_name, struct_name in types_written
            # When to stop?
            if struct_name in types_written:
                continue

            # Resolve dependencies:
            # Check if all the types for this struct are written or not structs
            field_type_dict = parser_state.struct_to_field_type_dict[struct_name]
            field_types_written = True
            for field in field_type_dict:
                c_type = field_type_dict[field]
                if c_type not in types_written:
                    # print c_type, "NOT IN TYPES WRITTEN"
                    field_types_written = False
                    break
            if not field_types_written:
                continue

            # Write type
            types_written.append(struct_name)
            done = False

            text += (
                """
  type """
                + struct_name
                + """ is record
  """
            )
            for field in field_type_dict:
                c_type = field_type_dict[field]
                vhdl_type = C_TYPE_STR_TO_VHDL_TYPE_STR(c_type, parser_state)
                text += (
                    """
    """
                    + field
                    + """ : """
                    + vhdl_type
                    + """;"""
                )

            text += """
  end record;
  """

            # Null value
            text += (
                """
  constant """
                + struct_name
                + """_NULL : """
                + struct_name
                + """ := (
  """
            )
            for field in field_type_dict:
                c_type = field_type_dict[field]
                vhdl_null_str = C_TYPE_STR_TO_VHDL_NULL_STR(c_type, parser_state)
                text += (
                    """
    """
                    + field
                    + """ => """
                    + vhdl_null_str
                    + ""","""
                )

            text = text.strip(",")

            text += """
  );
  """

            # SLV LENGTH
            text += (
                """
  constant """
                + struct_name
                + """_SLV_LEN : integer := (
  """
            )
            for field in field_type_dict:
                c_type = field_type_dict[field]
                slv_len_str = C_TYPE_STR_TO_VHDL_SLV_LEN_STR(c_type, parser_state)
                text += slv_len_str + "+"
            text = text.strip("+")
            text += """
  );
  """

            # type_to_slv
            func_decl_text = ""
            func_decl_text += (
                """
  function """
                + struct_name
                + """_to_slv(data : """
                + struct_name
                + """) return std_logic_vector"""
            )
            func_body_text = ""
            func_body_text += (
                """ is
    variable rv : std_logic_vector("""
                + struct_name
                + """_SLV_LEN-1 downto 0);
    variable pos : integer := 0;
  begin
"""
            )
            for field in field_type_dict:
                c_type = field_type_dict[field]
                vhdl_type = C_TYPE_STR_TO_VHDL_TYPE_STR(c_type, parser_state)
                vhdl_slv_len_str = C_TYPE_STR_TO_VHDL_SLV_LEN_STR(c_type, parser_state)
                to_slv_toks = VHDL_TYPE_TO_SLV_TOKS(vhdl_type, parser_state)
                func_body_text += (
                    """
        rv((pos+"""
                    + vhdl_slv_len_str
                    + """)-1 downto pos) := """
                    + to_slv_toks[0]
                    + "data."
                    + field
                    + to_slv_toks[1]
                    + """;
        pos := pos + """
                    + vhdl_slv_len_str
                    + """;
"""
                )
            func_body_text += """
      return rv;
  end function;
"""
            text += func_decl_text + ";\n"
            pkg_body_text += func_decl_text + func_body_text

            # slv to type
            func_decl_text = ""
            func_decl_text += (
                """
  function slv_to_"""
                + struct_name
                + """(data : std_logic_vector) return """
                + struct_name
            )
            func_body_text = ""
            func_body_text += (
                """ is
    variable rv : """
                + struct_name
                + """;
    variable pos : integer := 0;"""
            )
            # Need intermediate 'downto 0' slv slices for passing into from_slv func for each field
            for field in field_type_dict:
                c_type = field_type_dict[field]
                vhdl_type = C_TYPE_STR_TO_VHDL_TYPE_STR(c_type, parser_state)
                vhdl_slv_len_str = C_TYPE_STR_TO_VHDL_SLV_LEN_STR(c_type, parser_state)
                from_slv_toks = VHDL_TYPE_FROM_SLV_TOKS(vhdl_type, parser_state)
                func_body_text += (
                    """
    variable """
                    + field
                    + """_slv : std_logic_vector("""
                    + vhdl_slv_len_str
                    + """-1 downto 0);"""
                )
            # Rest of func body
            func_body_text += """
  begin
"""
            for field in field_type_dict:
                c_type = field_type_dict[field]
                vhdl_type = C_TYPE_STR_TO_VHDL_TYPE_STR(c_type, parser_state)
                vhdl_slv_len_str = C_TYPE_STR_TO_VHDL_SLV_LEN_STR(c_type, parser_state)
                from_slv_toks = VHDL_TYPE_FROM_SLV_TOKS(vhdl_type, parser_state)
                func_body_text += (
                    """
        """
                    + field
                    + """_slv := data((pos+"""
                    + vhdl_slv_len_str
                    + """)-1 downto pos);
        rv."""
                    + field
                    + """ := """
                    + from_slv_toks[0]
                    + field
                    + """_slv"""
                    + from_slv_toks[1]
                    + """;
        pos := pos + """
                    + vhdl_slv_len_str
                    + """;
"""
                )
            func_body_text += """
      return rv;
  end function;
"""
            text += func_decl_text + ";\n"
            pkg_body_text += func_decl_text + func_body_text

    ######################
    # End dumb while loop
    text += """
end c_structs_pkg;
"""

    if pkg_body_text != "":
        text += "package body c_structs_pkg is\n"
        text += pkg_body_text
        text += "end package body c_structs_pkg;\n"

    if not os.path.exists(SYN.SYN_OUTPUT_DIRECTORY):
        os.makedirs(SYN.SYN_OUTPUT_DIRECTORY)

    path = SYN.SYN_OUTPUT_DIRECTORY + "/" + "c_structs_pkg" + VHDL_PKG_EXT

    f = open(path, "w")
    f.write(text)
    f.close()


def LOGIC_NEEDS_GLOBAL_TO_MODULE(Logic, parser_state):
    needs_global_to_module = False

    # Submodules determine if logic needs clk cross port
    for inst in Logic.submodule_instances:
        submodule_logic_name = Logic.submodule_instances[inst]
        if submodule_logic_name in parser_state.FuncLogicLookupTable:
            submodule_logic = parser_state.FuncLogicLookupTable[submodule_logic_name]
            if submodule_logic.is_clock_crossing:
                var_name = C_TO_LOGIC.CLK_CROSS_FUNC_TO_VAR_NAME(submodule_logic_name)
                clk_cross_info = parser_state.clk_cross_var_info[var_name]
                needs_global_to_module = (
                    needs_global_to_module
                    or ("_READ" in submodule_logic_name)
                    or clk_cross_info.flow_control
                )
            if needs_global_to_module:
                return True
            # Then check sub-sub modules
            needs_global_to_module = (
                needs_global_to_module
                or LOGIC_NEEDS_GLOBAL_TO_MODULE(submodule_logic, parser_state)
            )
            if needs_global_to_module:
                return True

    # Or if logic is reading a global reg
    if len(Logic.read_only_global_wires) > 0:
        return True

    return needs_global_to_module


def LOGIC_NEEDS_MODULE_TO_GLOBAL(Logic, parser_state):
    needs_module_to_global = False
    # Submodules determine if logic needs clock cross port
    for inst in Logic.submodule_instances:
        submodule_logic_name = Logic.submodule_instances[inst]
        if submodule_logic_name in parser_state.FuncLogicLookupTable:
            submodule_logic = parser_state.FuncLogicLookupTable[submodule_logic_name]
            if submodule_logic.is_clock_crossing:
                var_name = C_TO_LOGIC.CLK_CROSS_FUNC_TO_VAR_NAME(submodule_logic_name)
                clk_cross_info = parser_state.clk_cross_var_info[var_name]
                needs_module_to_global = (
                    needs_module_to_global
                    or ("_WRITE" in submodule_logic_name)
                    or clk_cross_info.flow_control
                )
            if needs_module_to_global:
                return True
            # Then check sub-sub modules
            needs_module_to_global = (
                needs_module_to_global
                or LOGIC_NEEDS_MODULE_TO_GLOBAL(submodule_logic, parser_state)
            )
            if needs_module_to_global:
                return True

    # Or if logic is writing a global reg with muliple reads
    for state_reg_var, var_info in Logic.state_regs.items():
        if var_info in parser_state.global_vars.values() and GLOBAL_VAR_IS_SHARED(
            state_reg_var, parser_state
        ):
            return True
    for state_reg_var, var_info in Logic.write_only_global_wires.items():
        if GLOBAL_VAR_IS_SHARED(state_reg_var, parser_state):
            return True

    return needs_module_to_global


def LOGIC_NEEDS_CLOCK(inst_name, Logic, parser_state, TimingParamsLookupTable):
    timing_params = TimingParamsLookupTable[inst_name]
    latency = timing_params.GET_TOTAL_LATENCY(parser_state, TimingParamsLookupTable)
    i_need_clk = (
        LOGIC_NEEDS_REGS(inst_name, Logic, parser_state, TimingParamsLookupTable)
        or Logic.is_vhdl_text_module
    )
    needs_clk = i_need_clk
    # No need ot check subs if self needs already
    if needs_clk:
        return needs_clk

    # Check submodules too
    for inst in Logic.submodule_instances:
        instance_name = inst_name + C_TO_LOGIC.SUBMODULE_MARKER + inst
        submodule_logic_name = Logic.submodule_instances[inst]
        submodule_logic = parser_state.LogicInstLookupTable[instance_name]
        needs_clk = needs_clk or LOGIC_NEEDS_CLOCK(
            instance_name, submodule_logic, parser_state, TimingParamsLookupTable
        )
        if needs_clk:  # got set
            break

    return needs_clk


def LOGIC_NEEDS_REGS(inst_name, Logic, parser_state, TimingParamsLookupTable):
    timing_params = TimingParamsLookupTable[inst_name]
    return (
        timing_params.GET_TOTAL_LATENCY(parser_state, TimingParamsLookupTable) > 0
        or len(Logic.state_regs) > 0
        or Logic.func_name.startswith(C_TO_LOGIC.ACCUM_FUNC_NAME + "_")  # hacky temp?
    )


def C_CONST_STR_TO_VHDL_CONST_STR(c_str):
    vhdl = c_str[:]
    vhdl = vhdl.replace("\\n", '"&LF&"')
    vhdl = vhdl.replace("\\t", '"&HT&"')
    return vhdl


def GET_PRINTF_MODULE_TEXT(inst_name, Logic, parser_state, TimingParamsLookupTable):
    format_string = Logic.c_ast_node.args.exprs[0].value
    formats = C_TO_LOGIC.C_AST_PRINTF_FUNC_CALL_TO_FORMATS(Logic.c_ast_node)

    # Make a vhdl format string working left to right replacing as you go
    vhdl_format_string = C_CONST_STR_TO_VHDL_CONST_STR(format_string)
    for i, f in enumerate(formats):
        vhdl_arg_str = (
            '"&'
            + f.vhdl_to_string_toks[0]
            + "arg"
            + str(i)
            + f.vhdl_to_string_toks[1]
            + '&"'
        )
        vhdl_format_string = vhdl_format_string.replace(f.specifier, vhdl_arg_str, 1)

    text = ""

    text += """
  function to_string(bytes : byte_array_t) return string is
    variable rv : string(1 to bytes'length) := (others => NUL);
  begin
    for i in 0 to bytes'length -1 loop
      rv(i+1) := character'val(to_integer(bytes(i)));
    end loop;
    return rv;
  end function;
  """

    text += "\nbegin\n"
    # Process for sensitive to each arg
    text += "-- synthesis translate_off\n"
    text += "-- Postponed so only prints once?\n"
    text += "postponed process(CLOCK_ENABLE,\n"
    # List all inputs
    for input_port in Logic.inputs:
        text += " " + input_port + ",\n"
    text = text.strip("\n").strip(",")
    text += ") is \nbegin\n"
    text += (
        """
if CLOCK_ENABLE(0) = '1' then
  write(output, """
        + vhdl_format_string
        + """);
  --report """
        + vhdl_format_string
        + """;
end if;\n"""
    )
    text += "end postponed process;\n"
    text += "-- synthesis translate_on\n"
    return text


def GET_VHDL_TEXT_MODULE_TEXT(inst_name, Logic, parser_state, TimingParamsLookupTable):
    # Logic should have exactly one __vhdl__ func submodule to get text from
    if len(Logic.submodule_instances) != 1:
        print("Bad vhdl text sub count", len(Logic.submodule_instances))
        sys.exit(-1)
    sub_func_name = list(Logic.submodule_instances.values())[0]
    sub_inst_name = list(Logic.submodule_instances.keys())[0]
    if sub_func_name != C_TO_LOGIC.VHDL_FUNC_NAME:
        print("Bad vhdl text sub func name")
        sys.exit(-1)
    c_ast_node = Logic.submodule_instance_to_c_ast_node[sub_inst_name]
    text = c_ast_node.args.exprs[0].value.strip('"')[:]
    # hacky replace two chars \n with single char '\n'
    text = text.replace("\\" + "n", "\n")
    # similar hacky for strings
    text = text.replace("\\" + '"', '"')
    # print(text)
    return text


def GET_ARCH_DECL_TEXT(
    inst_name, Logic, parser_state, TimingParamsLookupTable, pipeline_hdl_params
):
    if SW_LIB.IS_MEM(Logic):
        return RAW_VHDL.GET_MEM_ARCH_DECL_TEXT(
            Logic, parser_state, TimingParamsLookupTable
        )
    else:
        return GET_PIPELINE_ARCH_DECL_TEXT(
            inst_name, Logic, parser_state, TimingParamsLookupTable, pipeline_hdl_params
        )


def GET_VHDL_FUNC_SUBMODULE_DECLS(
    inst_name, Logic, parser_state, TimingParamsLookupTable
):
    rv = ""
    vhdl_funcs = []
    for inst in Logic.submodule_instances:
        instance_name = inst_name + C_TO_LOGIC.SUBMODULE_MARKER + inst
        submodule_logic_name = Logic.submodule_instances[inst]
        timing_params = TimingParamsLookupTable[instance_name]
        submodule_logic = parser_state.LogicInstLookupTable[instance_name]
        if submodule_logic.is_vhdl_func and submodule_logic.func_name not in vhdl_funcs:
            vhdl_funcs.append(submodule_logic.func_name)
            rv += GET_VHDL_FUNC_DECL(
                instance_name, submodule_logic, parser_state, timing_params
            )
            rv += "\n"
    return rv


def GET_VHDL_FUNC_DECL(inst_name, vhdl_func_logic, parser_state, timing_params):
    # Modelsim doesnt like 'subtype' names in funcs?
    # (vcom-1115) Subtype indication found where type mark is required.
    def modeldumbsim(vhdl_type_str):
        if vhdl_type_str.startswith("unsigned"):
            vhdl_type_str = "unsigned"
        if vhdl_type_str.startswith("signed"):
            vhdl_type_str = "signed"
        if vhdl_type_str.startswith("std_logic_vector"):
            vhdl_type_str = "std_logic_vector"
        return vhdl_type_str

    rv = ""

    rv = (
        """
function """
        + vhdl_func_logic.func_name
        + """("""
    )
    # The inputs of the Logic
    for input_name in vhdl_func_logic.inputs:
        # Get type for input
        vhdl_type_str = WIRE_TO_VHDL_TYPE_STR(input_name, vhdl_func_logic, parser_state)
        vhdl_type_str = modeldumbsim(vhdl_type_str)
        rv += (
            " "
            + WIRE_TO_VHDL_NAME(input_name, vhdl_func_logic)
            + " : "
            + vhdl_type_str
            + ";\n"
        )

    # Remove last line and semi
    rv = rv.strip("\n")
    rv = rv.strip(";")

    # Output is type of return wire
    vhdl_type_str = WIRE_TO_VHDL_TYPE_STR(
        vhdl_func_logic.outputs[0], vhdl_func_logic, parser_state
    )
    vhdl_type_str = modeldumbsim(vhdl_type_str)

    # Finish params
    rv += ") return " + vhdl_type_str + " is\n"

    # Wires (abusing existing function)
    rv += RAW_VHDL.GET_RAW_HDL_WIRES_DECL_TEXT(
        inst_name, vhdl_func_logic, parser_state, timing_params
    )

    # Func logic (abuse existing logic)
    rv += "\n"
    rv += "begin\n"
    rv += RAW_VHDL.GET_RAW_HDL_ENTITY_PROCESS_STAGES_TEXT(
        inst_name, vhdl_func_logic, parser_state, timing_params
    )
    rv += "\n"
    # End func
    rv += """end function;\n"""

    return rv


# Tools tools tools
# Animal Collective - Banshee Beat
def GET_FIXED_FLOAT_PKG_INCLUDE_TEXT():
    text = ""

    # Default no fixed for now
    """
  # Fixed pkg
  if SYN.SYN_TOOL is VIVADO:
    text +=  "library ieee_proposed;\n"
    text +=  "use ieee_proposed.fixed_pkg.all;\n"
  else:
    pass
    #text += "library ieee_proposed;\n"
    #text += "use ieee_proposed.fixed_pkg.all;\n"
  """

    # Float pkg
    if SYN.SYN_TOOL is QUARTUS:
        # Lite version doesnt support vhdl 08
        text += """library ieee_proposed;
use ieee_proposed.float_pkg.all;\n"""

    else:
        # Default use ieee package
        text += "use ieee.float_pkg.all;\n"

    return text


# Post processed version of pipeline map with info specific to how autopipelined HDL is rendered
class PiplineHDLParams:
    def __init__(
        self, inst_name, Logic, parser_state, TimingParamsLookupTable, pipeline_map
    ):
        self.pipeline_map = pipeline_map
        self.wires_to_decl = []
        self.wire_to_reg_stage_start_end = dict()  # Same as comb range too

        # Not needed for no submodule things like raw hdl
        if (
            LOGIC_IS_RAW_HDL(Logic)
            or Logic.is_vhdl_func
            or Logic.is_vhdl_expr
            or Logic.is_vhdl_text_module
            or Logic.func_name in parser_state.func_marked_blackbox
        ):
            return
        timing_params = TimingParamsLookupTable[inst_name]

        # Not all netlist wires are vhdl wires
        for wire_name in Logic.wire_to_c_type:
            # Skip constants here
            if C_TO_LOGIC.WIRE_IS_CONSTANT(wire_name):
                continue
            # Skip globals too
            # Dont skip volatile globals, they are like regular wires
            if (
                wire_name in Logic.state_regs
                and not Logic.state_regs[wire_name].is_volatile
            ):
                continue
            # Skip VHDL input wires
            if C_TO_LOGIC.WIRE_IS_VHDL_EXPR_SUBMODULE_INPUT_PORT(
                wire_name, Logic, parser_state
            ):
                continue
            if C_TO_LOGIC.WIRE_IS_VHDL_FUNC_SUBMODULE_INPUT_PORT(
                wire_name, Logic, parser_state
            ):
                continue
            self.wires_to_decl.append(wire_name)
            self.wire_to_reg_stage_start_end[wire_name] = [None, None]

        # Arrange into list of driven(write) wires per stage, and list of driver(read) wires
        stage_to_driver_wires = dict()
        stage_to_driven_wires = dict()

        # Init non-stages stuff,
        #   inputs
        #   clockenable
        #   outputs
        #   volatiles being input in first state, output in final
        if C_TO_LOGIC.LOGIC_NEEDS_CLOCK_ENABLE(Logic, parser_state):
            input_wires = [C_TO_LOGIC.CLOCK_ENABLE_NAME]
        else:
            input_wires = []
        for input_port in Logic.inputs:
            input_wires.append(input_port)
        # Inputs written in first stage
        for input_wire in input_wires:
            if 0 not in stage_to_driven_wires:
                stage_to_driven_wires[0] = []
            stage_to_driven_wires[0].append(input_wire)
        # Outputs read in final stage
        for output_port in Logic.outputs:
            if self.pipeline_map.num_stages - 1 not in stage_to_driver_wires:
                stage_to_driver_wires[self.pipeline_map.num_stages - 1] = []
            stage_to_driver_wires[self.pipeline_map.num_stages - 1].append(output_port)
        # Vol written at input read at output
        vol_state_regs = []
        for state_reg in Logic.state_regs:
            if Logic.state_regs[state_reg].is_volatile:
                vol_state_regs.append(state_reg)
        for state_reg in vol_state_regs:
            # Input write
            if 0 not in stage_to_driven_wires:
                stage_to_driven_wires[0] = []
            stage_to_driven_wires[0].append(state_reg)
            # Do final read of vol wire, includes driver wire of vol too
            driver_of_vol_wire = Logic.wire_driven_by[state_reg]
            if self.pipeline_map.num_stages - 1 not in stage_to_driver_wires:
                stage_to_driver_wires[self.pipeline_map.num_stages - 1] = []
            stage_to_driver_wires[self.pipeline_map.num_stages - 1].append(
                driver_of_vol_wire
            )
            stage_to_driver_wires[self.pipeline_map.num_stages - 1].append(state_reg)
        # Read only shared globals written at input
        for state_reg in Logic.read_only_global_wires:
            # Input write
            if 0 not in stage_to_driven_wires:
                stage_to_driven_wires[0] = []
            stage_to_driven_wires[0].append(state_reg)
        # Global vars as wires read at output
        for global_var in Logic.write_only_global_wires:
            # Final read
            # #includes driver wire of vol too
            # driver_of_vol_wire = Logic.wire_driven_by[global_var]
            if self.pipeline_map.num_stages - 1 not in stage_to_driver_wires:
                stage_to_driver_wires[self.pipeline_map.num_stages - 1] = []
            # stage_to_driver_wires[self.pipeline_map.num_stages-1].append(driver_of_vol_wire)
            stage_to_driver_wires[self.pipeline_map.num_stages - 1].append(global_var)

        # Loop over all stages
        for stage in range(0, self.pipeline_map.num_stages):
            stage_info = pipeline_map.stage_infos[stage]
            if stage not in stage_to_driver_wires:
                stage_to_driver_wires[stage] = []
            if stage not in stage_to_driven_wires:
                stage_to_driven_wires[stage] = []
            # Sub output ports when module latency >0 pipeline wires are whats driven from submodule
            for submodule_output_port_wire in stage_info.submodule_output_ports:
                stage_to_driven_wires[stage].append(submodule_output_port_wire)
            # Driver driven pairs from each submodule level
            for submodule_level_info in stage_info.submodule_level_infos:
                # Driver driven pairs
                for (
                    driver_driven_wire_pair
                ) in submodule_level_info.driver_driven_wire_pairs:
                    driver_wire, driven_wire = driver_driven_wire_pair
                    if driven_wire in self.wires_to_decl:
                        stage_to_driven_wires[stage].append(driven_wire)
                    if driver_wire in self.wires_to_decl:
                        stage_to_driver_wires[stage].append(driver_wire)
                # Submodule instances
                for sub_inst in submodule_level_info.submodule_insts:
                    submodule_inst_name = (
                        inst_name + C_TO_LOGIC.SUBMODULE_MARKER + sub_inst
                    )
                    sub_logic = parser_state.LogicInstLookupTable[submodule_inst_name]
                    # CE, inputs are read at instantiation
                    # In wires include ce
                    if C_TO_LOGIC.LOGIC_NEEDS_CLOCK_ENABLE(sub_logic, parser_state):
                        sub_in_wires = [
                            sub_inst
                            + C_TO_LOGIC.SUBMODULE_MARKER
                            + C_TO_LOGIC.CLOCK_ENABLE_NAME
                        ]
                    else:
                        sub_in_wires = []
                    for input_port in sub_logic.inputs:
                        in_wire = sub_inst + C_TO_LOGIC.SUBMODULE_MARKER + input_port
                        sub_in_wires.append(in_wire)
                    for in_wire in sub_in_wires:
                        if in_wire in self.wires_to_decl:
                            stage_to_driver_wires[stage].append(in_wire)
                    # HACK AF for VHDL expr and func since input wires dont get named
                    # So need to manually see reading of driver of input ports
                    # Mock Orange - Song in D
                    if sub_logic.is_vhdl_func or sub_logic.is_vhdl_expr:
                        for in_wire in sub_in_wires:
                            driver_of_in_wire = Logic.wire_driven_by[in_wire]
                            if driver_of_in_wire in self.wires_to_decl:
                                stage_to_driver_wires[stage].append(driver_of_in_wire)
                    # Outputs are driven(written) if latency is 0
                    sub_latency = timing_params.GET_SUBMODULE_LATENCY(
                        submodule_inst_name, parser_state, TimingParamsLookupTable
                    )
                    if sub_latency == 0:
                        for out_port in sub_logic.outputs:
                            out_wire = sub_inst + C_TO_LOGIC.SUBMODULE_MARKER + out_port
                            if out_wire in self.wires_to_decl:
                                stage_to_driven_wires[stage].append(out_wire)

        # Do passes over drivers and driven wires per stage to find range of use

        # If a wire is written in a stage then its registers before then arent needed
        # Because wires are only written once - should be true
        # If a wire is read in a stage then need need registers up to prev stage to read from
        # Reverse order hides fact that VHDL func+expr module driver wires are weird?
        for stage in range(self.pipeline_map.num_stages - 1, -1, -1):
            driver_wires = stage_to_driver_wires[stage]
            for driver_wire in driver_wires:
                curr_start, curr_end = self.wire_to_reg_stage_start_end[driver_wire]
                if curr_end is None:
                    curr_end = stage - 1
                    self.wire_to_reg_stage_start_end[driver_wire] = [
                        curr_start,
                        curr_end,
                    ]
            driven_wires = stage_to_driven_wires[stage]
            for driven_wire in driven_wires:
                curr_start, curr_end = self.wire_to_reg_stage_start_end[driven_wire]
                if curr_start is None:
                    self.wire_to_reg_stage_start_end[driven_wire] = [stage, curr_end]

        # Pass to clear unused None,None
        wires_to_rm = []
        for wire in self.wire_to_reg_stage_start_end:
            curr_start, curr_end = self.wire_to_reg_stage_start_end[wire]
            # print("wire, curr_start, curr_end", wire, curr_start, curr_end)
            if curr_start is None and curr_end is None:
                # Constants handled special outside pipeline, wont have start end
                if (
                    not Logic.WIRE_DO_NOT_COLLAPSE(wire, parser_state)
                    and C_TO_LOGIC.FIND_CONST_DRIVING_WIRE(wire, Logic) is None
                ):
                    wires_to_rm.append(wire)
        for wire_to_rm in wires_to_rm:
            self.wires_to_decl.remove(wire_to_rm)
            self.wire_to_reg_stage_start_end.pop(wire_to_rm)

        # print(self.wire_to_reg_stage_start_end)


def WRITE_LOGIC_ENTITY(
    inst_name,
    Logic,
    output_directory,
    parser_state,
    TimingParamsLookupTable,
    is_final_files=False,
):
    # Sanity check until complete sanity has been 100% ensured with absolute certainty ~~~
    if Logic.is_vhdl_func or Logic.is_vhdl_expr:
        print("Why write vhdl func/expr entity?")
        print(0 / 0)
        sys.exit(-1)

    if inst_name not in TimingParamsLookupTable:
        print("Missing timing params for instance:", inst_name)
        print("has instances:")
        for inst_i, params_i in TimingParamsLookupTable.items():
            print(inst_i)
        print(0 / 0, flush=True)
        sys.exit(-1)
    timing_params = TimingParamsLookupTable[inst_name]
    filename = (
        GET_ENTITY_NAME(inst_name, Logic, TimingParamsLookupTable, parser_state)
        + ".vhd"
    )
    needs_clk = LOGIC_NEEDS_CLOCK(
        inst_name, Logic, parser_state, TimingParamsLookupTable
    )
    needs_clk_en = C_TO_LOGIC.LOGIC_NEEDS_CLOCK_ENABLE(Logic, parser_state)
    needs_global_to_module = LOGIC_NEEDS_GLOBAL_TO_MODULE(
        Logic, parser_state
    )  # , TimingParamsLookupTable)
    needs_module_to_global = LOGIC_NEEDS_MODULE_TO_GLOBAL(
        Logic, parser_state
    )  # , TimingParamsLookupTable)

    rv = ""
    rv += "-- Timing params:\n"
    rv += "--   Fixed?: " + str(timing_params.params_are_fixed) + "\n"
    rv += "--   Pipeline Slices: " + str(timing_params._slices) + "\n"
    rv += "--   Input regs?: " + str(timing_params._has_input_regs) + "\n"
    rv += "--   Output regs?: " + str(timing_params._has_output_regs) + "\n"
    rv += "library std;\n"
    rv += "use std.textio.all;\n"
    rv += "library ieee;" + "\n"
    rv += "use ieee.std_logic_1164.all;" + "\n"
    rv += "use ieee.numeric_std.all;" + "\n"
    rv += GET_FIXED_FLOAT_PKG_INCLUDE_TEXT()
    # Include C defined structs
    rv += "use work.c_structs_pkg.all;\n"
    # Include clock crossing type
    if needs_global_to_module or needs_module_to_global:
        rv += "use work.global_wires_pkg.all;\n"

    # Debug
    if not Logic.is_vhdl_text_module:
        num_non_vhdl_expr_submodules = 0
        for submodule_inst in Logic.submodule_instances:
            submodule_func_name = Logic.submodule_instances[submodule_inst]
            submodule_logic = parser_state.FuncLogicLookupTable[submodule_func_name]
            if (
                not submodule_logic.is_vhdl_expr
                and not submodule_logic.func_name == C_TO_LOGIC.VHDL_FUNC_NAME
            ):
                num_non_vhdl_expr_submodules = num_non_vhdl_expr_submodules + 1
        rv += "-- Submodules: " + str(num_non_vhdl_expr_submodules) + "\n"

    rv += (
        "entity "
        + GET_ENTITY_NAME(inst_name, Logic, TimingParamsLookupTable, parser_state)
        + " is"
        + "\n"
    )

    port_text = ""
    port_start_text = "port(" + "\n"
    port_text += port_start_text

    # Clock?
    if needs_clk:
        port_text += " clk : in std_logic;" + "\n"

    # Clock enable
    if needs_clk_en:
        port_text += (
            " " + C_TO_LOGIC.CLOCK_ENABLE_NAME + " : in unsigned(0 downto 0);" + "\n"
        )

    # Clock cross inputs?
    if needs_global_to_module:
        port_text += (
            " global_to_module : in " + Logic.func_name + "_global_to_module_t;" + "\n"
        )

    # Clock cross outputs?
    if needs_module_to_global:
        port_text += (
            " module_to_global : out " + Logic.func_name + "_module_to_global_t;" + "\n"
        )

    # The inputs of the Logic
    for input_name in Logic.inputs:
        # Get type for input
        vhdl_type_str = WIRE_TO_VHDL_TYPE_STR(input_name, Logic, parser_state)

        port_text += (
            " "
            + WIRE_TO_VHDL_NAME(input_name, Logic)
            + " : in "
            + vhdl_type_str
            + ";"
            + "\n"
        )

    # Output is type of return wire
    if len(Logic.outputs) > 0:
        for out_port in Logic.outputs:
            vhdl_type_str = WIRE_TO_VHDL_TYPE_STR(out_port, Logic, parser_state)
            port_text += (
                " "
                + WIRE_TO_VHDL_NAME(out_port, Logic)
                + " : out "
                + vhdl_type_str
                + ";"
                + "\n"
            )

    if port_text != port_start_text:
        port_text = port_text.strip("\n").strip(";")
        port_text += ");" + "\n"
        rv += port_text

    rv += (
        "end "
        + GET_ENTITY_NAME(inst_name, Logic, TimingParamsLookupTable, parser_state)
        + ";"
        + "\n"
    )

    rv += (
        "architecture arch of "
        + GET_ENTITY_NAME(inst_name, Logic, TimingParamsLookupTable, parser_state)
        + " is"
        + "\n"
    )

    # Blackboxes replaced with io regs only for timing paths, until final files
    if not is_final_files and Logic.func_name in parser_state.func_marked_blackbox:
        rv += GET_BLACKBOX_MODULE_TEXT(
            inst_name, Logic, parser_state, TimingParamsLookupTable
        )
    # Tool specific hard macros replace entire arch decl and body
    elif C_TO_LOGIC.FUNC_IS_PRIMITIVE(Logic.func_name, parser_state):
        rv += SYN.SYN_TOOL.GET_PRIMITIVE_MODULE_TEXT(
            inst_name, Logic, parser_state, TimingParamsLookupTable
        )
    # VHDL func replaces arch decl and body
    elif Logic.is_vhdl_text_module:
        rv += GET_VHDL_TEXT_MODULE_TEXT(
            inst_name, Logic, parser_state, TimingParamsLookupTable
        )
    # Printf another special case woo?
    elif Logic.func_name.startswith(C_TO_LOGIC.PRINTF_FUNC_NAME):
        rv += GET_PRINTF_MODULE_TEXT(
            inst_name, Logic, parser_state, TimingParamsLookupTable
        )
    else:
        # Get declarations for this arch
        pipeline_map = SYN.GET_PIPELINE_MAP(
            inst_name, Logic, parser_state, TimingParamsLookupTable
        )
        pipeline_hdl_params = PiplineHDLParams(
            inst_name, Logic, parser_state, TimingParamsLookupTable, pipeline_map
        )
        latency = timing_params.GET_TOTAL_LATENCY(parser_state, TimingParamsLookupTable)
        rv += GET_ARCH_DECL_TEXT(
            inst_name, Logic, parser_state, TimingParamsLookupTable, pipeline_hdl_params
        )

        rv += "begin" + "\n"

        rv += "\n"
        # Connect submodules
        if len(Logic.submodule_instances) > 0:
            rv += "-- SUBMODULE INSTANCES \n"
            for inst in Logic.submodule_instances:
                instance_name = inst_name + C_TO_LOGIC.SUBMODULE_MARKER + inst
                submodule_logic_name = Logic.submodule_instances[inst]
                submodule_logic = parser_state.FuncLogicLookupTable[
                    submodule_logic_name
                ]

                # Skip VHDL
                if submodule_logic.is_vhdl_func or submodule_logic.is_vhdl_expr:
                    continue
                # Skip clock crossing
                if submodule_logic.is_clock_crossing:
                    continue

                new_inst_name = WIRE_TO_VHDL_NAME(inst, Logic)
                rv += "-- " + new_inst_name + "\n"

                # ENTITY
                submodule_timing_params = TimingParamsLookupTable[instance_name]
                submodule_latency = submodule_timing_params.GET_TOTAL_LATENCY(
                    parser_state, TimingParamsLookupTable
                )
                submodule_needs_clk = LOGIC_NEEDS_CLOCK(
                    instance_name,
                    submodule_logic,
                    parser_state,
                    TimingParamsLookupTable,
                )
                submodule_needs_clk_en = C_TO_LOGIC.LOGIC_NEEDS_CLOCK_ENABLE(
                    submodule_logic, parser_state
                )
                submodule_needs_global_to_module = LOGIC_NEEDS_GLOBAL_TO_MODULE(
                    submodule_logic, parser_state
                )
                submodule_needs_module_to_global = LOGIC_NEEDS_MODULE_TO_GLOBAL(
                    submodule_logic, parser_state
                )
                rv += (
                    new_inst_name
                    + " : entity work."
                    + GET_ENTITY_NAME(
                        instance_name,
                        submodule_logic,
                        TimingParamsLookupTable,
                        parser_state,
                    )
                    + " port map (\n"
                )
                if submodule_needs_clk:
                    rv += "clk,\n"
                if submodule_needs_clk_en:
                    ce_wire = (
                        inst
                        + C_TO_LOGIC.SUBMODULE_MARKER
                        + C_TO_LOGIC.CLOCK_ENABLE_NAME
                    )
                    rv += WIRE_TO_VHDL_NAME(ce_wire, Logic) + ",\n"
                # Clock cross in
                if submodule_needs_global_to_module:
                    rv += "global_to_module." + WIRE_TO_VHDL_NAME(inst) + ",\n"
                # Clock cross out
                if submodule_needs_module_to_global:
                    rv += "module_to_global." + WIRE_TO_VHDL_NAME(inst) + ",\n"
                # Inputs
                for in_port in submodule_logic.inputs:
                    in_wire = inst + C_TO_LOGIC.SUBMODULE_MARKER + in_port
                    rv += WIRE_TO_VHDL_NAME(in_wire, Logic) + ",\n"
                # Outputs
                for out_port in submodule_logic.outputs:
                    out_wire = inst + C_TO_LOGIC.SUBMODULE_MARKER + out_port
                    rv += WIRE_TO_VHDL_NAME(out_wire, Logic) + ",\n"
                # Remove last two chars
                rv = rv[0 : len(rv) - 2]
                rv += ");\n\n"

        # Get the text that is actually the pipeline logic in this entity
        rv += "\n"
        # Special case logic that does not do usage pipeline
        if SW_LIB.IS_MEM(Logic):
            rv += RAW_VHDL.GET_MEM_PIPELINE_LOGIC_TEXT(
                Logic, parser_state, TimingParamsLookupTable
            )
        else:
            # Regular comb logic pipeline
            rv += GET_PIPELINE_LOGIC_COMB_PROCESS_TEXT(
                inst_name,
                Logic,
                parser_state,
                TimingParamsLookupTable,
                pipeline_hdl_params,
            )

    # Done with entity
    rv += "\n" + "end arch;" + "\n"

    if not os.path.exists(output_directory):
        os.makedirs(output_directory)

    # print "NOT WRITE ENTITY"
    f = open(output_directory + "/" + filename, "w")
    f.write(rv)
    f.close()


def LOGIC_IS_RAW_HDL(Logic):
    if Logic.is_c_built_in:
        input_types = []
        for in_port in Logic.inputs:
            input_types.append(Logic.wire_to_c_type[in_port])
        output_type = Logic.wire_to_c_type[C_TO_LOGIC.RETURN_WIRE_NAME]
        return C_BUILT_IN_FUNC_IS_RAW_HDL(Logic.func_name, input_types, output_type)
    else:
        if SW_LIB.IS_BIT_MANIP(Logic):
            return True
        if SW_LIB.IS_MEM(Logic):
            return True
    return False


def LOGIC_NEEDS_MANUAL_REGS(inst_name, Logic, parser_state, TimingParamsLookupTable):
    timing_params = TimingParamsLookupTable[inst_name]
    if LOGIC_IS_RAW_HDL(Logic) and LOGIC_NEEDS_REGS(
        inst_name, Logic, parser_state, TimingParamsLookupTable
    ):
        return True
    if timing_params._has_input_regs:
        return True
    if timing_params._has_output_regs:
        return True
    return False


def GET_PIPELINE_ARCH_DECL_TEXT(
    inst_name, Logic, parser_state, TimingParamsLookupTable, pipeline_hdl_params
):
    timing_params = TimingParamsLookupTable[inst_name]
    total_latency = timing_params.GET_TOTAL_LATENCY(
        parser_state, TimingParamsLookupTable
    )
    pipeline_latency = timing_params.GET_PIPELINE_LOGIC_LATENCY(
        parser_state, TimingParamsLookupTable
    )
    needs_clk = LOGIC_NEEDS_CLOCK(
        inst_name, Logic, parser_state, TimingParamsLookupTable
    )
    needs_clk_en = C_TO_LOGIC.LOGIC_NEEDS_CLOCK_ENABLE(Logic, parser_state)
    needs_regs = LOGIC_NEEDS_REGS(
        inst_name, Logic, parser_state, TimingParamsLookupTable
    )
    is_raw_hdl = LOGIC_IS_RAW_HDL(Logic)
    needs_manual_regs = LOGIC_NEEDS_MANUAL_REGS(
        inst_name, Logic, parser_state, TimingParamsLookupTable
    )

    rv = ""
    # Stuff originally in package
    rv += "-- Types and such\n"
    rv += "-- Declarations\n"
    rv += "attribute mark_debug : string;\n"

    # Declare latency for just the pipeline portion of logic, not io regs
    rv += "constant PIPELINE_LATENCY : integer := " + str(pipeline_latency) + ";\n"

    # TODO built in raw vhdl still uses write pipe stuff

    # Raw HDL functions are done differently
    # Raw vhdl still uses write pipe
    wrote_variables_t = False
    wrote_variables_NULL = False
    if is_raw_hdl:
        # Type for wires/variables
        varables_t_pre = ""
        varables_t_pre += "\n"
        varables_t_pre += "-- One struct to represent this modules variables\n"
        varables_t_pre += "type raw_hdl_variables_t is record\n"
        varables_t_pre += " -- All of the wires in function\n"
        text = RAW_VHDL.GET_RAW_HDL_WIRES_DECL_TEXT(
            inst_name, Logic, parser_state, timing_params
        )
        if text != "":
            rv += varables_t_pre
            rv += text
            rv += "end record;\n"
            wrote_variables_t = True
        rv += """
-- Type for this modules register pipeline
type raw_hdl_register_pipeline_t is array(0 to PIPELINE_LATENCY) of raw_hdl_variables_t;
  """
    else:
        # For each stage make reg and comb signal as needed
        rv += "-- All of the wires/regs in function\n"
        for stage in range(0, pipeline_latency):
            rv += f"-- Stage {stage}\n"
            for prefix in ["REG", "COMB"]:
                for wire_name in pipeline_hdl_params.wires_to_decl:
                    (
                        start_stage,
                        end_stage,
                    ) = pipeline_hdl_params.wire_to_reg_stage_start_end[wire_name]
                    if start_stage is None or end_stage is None:
                        continue
                    if stage in range(start_stage, end_stage + 1):
                        # print("wire_name", wire_name)
                        vhdl_type_str = WIRE_TO_VHDL_TYPE_STR(
                            wire_name, Logic, parser_state
                        )
                        # print "wire_name",wire_name
                        write_pipe_wire_var_vhdl = WIRE_TO_VHDL_NAME(wire_name, Logic)
                        sig_name = (
                            prefix
                            + "_"
                            + "STAGE"
                            + str(stage)
                            + "_"
                            + write_pipe_wire_var_vhdl
                        )
                        rv += "signal " + sig_name + " : " + vhdl_type_str + ";\n"
                        # Mark debug?
                        local_mark_debug = False
                        if wire_name in Logic.debug_names:
                            local_mark_debug = True
                        if wire_name in Logic.alias_to_orig_var_name:
                            orig_var_name = Logic.alias_to_orig_var_name[wire_name]
                            if orig_var_name in Logic.debug_names:
                                local_mark_debug = True
                        global_mark_debug = (
                            Logic.func_name in parser_state.func_marked_debug
                        )
                        if (local_mark_debug or global_mark_debug) and prefix == "REG":
                            rv += (
                                """attribute mark_debug of """
                                + sig_name
                                + """ : signal is "true";\n"""
                            )
    # Input registers
    if timing_params._has_input_regs:
        rv += """
-- Type holding all input registers
type input_registers_t is record\n"""
        for input_port in Logic.inputs:
            vhdl_type_str = WIRE_TO_VHDL_TYPE_STR(input_port, Logic, parser_state)
            vhdl_name = WIRE_TO_VHDL_NAME(input_port, Logic)
            rv += " " + vhdl_name + " : " + vhdl_type_str + ";\n"
        rv += "end record;\n"

    # Output registers
    if timing_params._has_output_regs:
        rv += """
-- Type holding all output registers
type output_registers_t is record\n"""
        for output_port in Logic.outputs:
            vhdl_type_str = WIRE_TO_VHDL_TYPE_STR(output_port, Logic, parser_state)
            vhdl_name = WIRE_TO_VHDL_NAME(output_port, Logic)
            rv += " " + vhdl_name + " : " + vhdl_type_str + ";\n"
        rv += "end record;\n"

    # State registers
    if len(Logic.state_regs) > 0:
        rv += """
-- All user state registers\n"""
        for state_reg in Logic.state_regs:
            vhdl_type_str = WIRE_TO_VHDL_TYPE_STR(state_reg, Logic, parser_state)
            vhdl_name = WIRE_TO_VHDL_NAME(state_reg, Logic)
            rv += (
                "signal "
                + vhdl_name
                + " : "
                + vhdl_type_str
                + " := "
                + STATE_REG_TO_VHDL_INIT_STR(state_reg, Logic, parser_state)
                + ";\n"
            )
            # Mark debug?
            local_mark_debug = state_reg in Logic.debug_names
            global_mark_debug = Logic.func_name in parser_state.func_marked_debug
            if local_mark_debug or global_mark_debug:
                rv += (
                    """attribute mark_debug of """
                    + vhdl_name
                    + """ : signal is "true";\n"""
                )
        for state_reg in Logic.state_regs:
            vhdl_type_str = WIRE_TO_VHDL_TYPE_STR(state_reg, Logic, parser_state)
            vhdl_name = WIRE_TO_VHDL_NAME(state_reg, Logic)
            rv += "signal " + "REG_COMB_" + vhdl_name + " : " + vhdl_type_str + ";\n"
        rv += "\n"

    # Feedback wires
    if len(Logic.feedback_vars) > 0:
        rv += """
-- Type holding all locally declared (feedback) wires of the func 
type feedback_vars_t is record"""
        rv += """
  -- Feedback vars\n"""
        for feedback_var in Logic.feedback_vars:
            vhdl_type_str = WIRE_TO_VHDL_TYPE_STR(feedback_var, Logic, parser_state)
            vhdl_name = WIRE_TO_VHDL_NAME(feedback_var, Logic)
            rv += " " + vhdl_name + " : " + vhdl_type_str + ";\n"
        rv += "end record;\n"

    # ALL MANUAL REGISTERS
    if needs_manual_regs:
        record_text = ""
        # Self regs
        if wrote_variables_t and is_raw_hdl:
            record_text += """
    raw_hdl_pipeline : raw_hdl_register_pipeline_t;"""
        # Input regs
        if timing_params._has_input_regs:
            record_text += """
    input_regs : input_registers_t;"""
        # Output regs
        if timing_params._has_output_regs:
            record_text += """
    output_regs : output_registers_t;"""
        if record_text != "":
            rv += """ 
  -- Type holding all manually (not auto generated in pipelining) registers for this function
  --  RAW HDL pipeline, user state regs
  type manual_registers_t is record"""
            rv += record_text
            # End
            rv += """ 
  end record;
  """

    if needs_manual_regs:
        func_text = ""
        # Raw hdl regs
        if wrote_variables_NULL and is_raw_hdl:
            func_text += "-- Not nulling raw hdl\n"
        #  rv += " rv.raw_hdl_pipeline := (others => raw_hdl_variables_NULL);\n"
        # Input regs
        if timing_params._has_input_regs:
            for input_port in Logic.inputs:
                func_text += (
                    " rv.input_regs."
                    + WIRE_TO_VHDL_NAME(input_port, Logic)
                    + " := "
                    + WIRE_TO_VHDL_NULL_STR(input_port, Logic, parser_state)
                    + ";\n"
                )
        # Output regs
        if timing_params._has_output_regs:
            for output_port in Logic.outputs:
                func_text += (
                    " rv.output_regs."
                    + WIRE_TO_VHDL_NAME(output_port, Logic)
                    + " := "
                    + WIRE_TO_VHDL_NULL_STR(output_port, Logic, parser_state)
                    + ";\n"
                )
        # if func_text != "":
        # Function to null out manual regs
        rv += "\n-- Function to null out manual regs \n"
        rv += "function manual_registers_NULL return manual_registers_t is\n"
        rv += """ variable rv : manual_registers_t;
  begin
"""
        rv += func_text
        rv += """
  return rv;
end function;\n
"""

    if needs_manual_regs:
        rv += """-- Manual (not auto pipeline) registers and signals for this function\n"""
        # Comb signal of main regs
        rv += "signal " + "manual_registers : manual_registers_t;\n"
        # Main regs nulled out
        rv += (
            "signal "
            + "manual_registers_r : manual_registers_t := manual_registers_NULL;\n"
        )
        # Mark debug?
        if Logic.func_name in parser_state.func_marked_debug:
            rv += """attribute mark_debug of manual_registers_r : signal is "true";\n"""
        rv += "\n"

    if len(Logic.feedback_vars) > 0:
        rv += """-- Feedback vars in the func\n"""
        rv += "signal " + "feedback_vars : feedback_vars_t;\n"

    # Signals for submodule ports
    if len(Logic.submodule_instances) > 0:
        rv += """-- Each function instance gets signals\n"""
    for inst in Logic.submodule_instances:
        instance_name = inst_name + C_TO_LOGIC.SUBMODULE_MARKER + inst
        submodule_logic_name = Logic.submodule_instances[inst]
        submodule_logic = parser_state.LogicInstLookupTable[instance_name]
        submodule_logic_needs_clk_en = C_TO_LOGIC.LOGIC_NEEDS_CLOCK_ENABLE(
            submodule_logic, parser_state
        )

        # Skip VHDL
        if submodule_logic.is_vhdl_func or submodule_logic.is_vhdl_expr:
            continue
        # Skip clock cross
        if submodule_logic.is_clock_crossing:
            continue

        rv += "-- " + inst + "\n"
        # Clock enable
        if submodule_logic_needs_clk_en:
            ce_wire = inst + C_TO_LOGIC.SUBMODULE_MARKER + C_TO_LOGIC.CLOCK_ENABLE_NAME
            vhdl_type_str = WIRE_TO_VHDL_TYPE_STR(ce_wire, Logic, parser_state)
            rv += (
                "signal "
                + WIRE_TO_VHDL_NAME(ce_wire, Logic)
                + " : "
                + vhdl_type_str
                + ";\n"
            )
        # Inputs
        for in_port in submodule_logic.inputs:
            in_wire = inst + C_TO_LOGIC.SUBMODULE_MARKER + in_port
            vhdl_type_str = WIRE_TO_VHDL_TYPE_STR(in_wire, Logic, parser_state)
            rv += (
                "signal "
                + WIRE_TO_VHDL_NAME(in_wire, Logic)
                + " : "
                + vhdl_type_str
                + ";\n"
            )
        # Outputs
        for out_port in submodule_logic.outputs:
            out_wire = inst + C_TO_LOGIC.SUBMODULE_MARKER + out_port
            vhdl_type_str = WIRE_TO_VHDL_TYPE_STR(out_wire, Logic, parser_state)
            rv += (
                "signal "
                + WIRE_TO_VHDL_NAME(out_wire, Logic)
                + " : "
                + vhdl_type_str
                + ";\n"
            )
        rv += "\n"

    # Certain submodules are always 0 delay "IS_VHDL_FUNC"
    rv += GET_VHDL_FUNC_SUBMODULE_DECLS(
        inst_name, Logic, parser_state, TimingParamsLookupTable
    )

    rv += "\n"

    return rv


# TODO raw vhdl parts of this are a mess
# Hey Ya! - OutKast
def GET_PIPELINE_LOGIC_COMB_PROCESS_TEXT(
    inst_name, Logic, parser_state, TimingParamsLookupTable, pipeline_hdl_params
):
    # Comb Logic pipeline
    timing_params = TimingParamsLookupTable[inst_name]
    total_latency = timing_params.GET_TOTAL_LATENCY(
        parser_state, TimingParamsLookupTable
    )
    pipeline_latency = timing_params.GET_PIPELINE_LOGIC_LATENCY(
        parser_state, TimingParamsLookupTable
    )
    needs_clk = LOGIC_NEEDS_CLOCK(
        inst_name, Logic, parser_state, TimingParamsLookupTable
    )
    needs_clk_en = C_TO_LOGIC.LOGIC_NEEDS_CLOCK_ENABLE(Logic, parser_state)
    needs_regs = LOGIC_NEEDS_REGS(
        inst_name, Logic, parser_state, TimingParamsLookupTable
    )
    is_raw_hdl = LOGIC_IS_RAW_HDL(Logic)
    needs_manual_regs = LOGIC_NEEDS_MANUAL_REGS(
        inst_name, Logic, parser_state, TimingParamsLookupTable
    )
    needs_global_to_module = LOGIC_NEEDS_GLOBAL_TO_MODULE(
        Logic, parser_state
    )  # , TimingParamsLookupTable)
    # needs_module_to_global = LOGIC_NEEDS_MODULE_TO_GLOBAL(Logic, parser_state)#, TimingParamsLookupTable)
    rv = ""
    rv += "\n"
    rv += "-- Combinatorial process for pipeline stages\n"
    rv += "process "
    process_sens_list = ""
    if needs_clk_en:
        process_sens_list += " CLOCK_ENABLE,\n"
    if len(Logic.inputs) > 0:
        process_sens_list += " -- Inputs\n"
        for input_wire in Logic.inputs:
            vhdl_type_str = WIRE_TO_VHDL_TYPE_STR(input_wire, Logic, parser_state)
            process_sens_list += " " + WIRE_TO_VHDL_NAME(input_wire, Logic) + ",\n"
    if len(Logic.feedback_vars) > 0:
        process_sens_list += " -- Feedback vars\n"
        process_sens_list += " " + "feedback_vars,\n"
    if needs_regs:
        process_sens_list += " -- Registers\n"
        # User state registers
        for state_reg in Logic.state_regs:
            vhdl_name = WIRE_TO_VHDL_NAME(state_reg, Logic)
            process_sens_list += " " + vhdl_name + ",\n"
        # Auto gen pipeline regs?
        if not is_raw_hdl:
            for stage in range(0, pipeline_latency):
                process_sens_list += f" -- Stage {stage}\n"
                for wire_name in pipeline_hdl_params.wires_to_decl:
                    (
                        start_stage,
                        end_stage,
                    ) = pipeline_hdl_params.wire_to_reg_stage_start_end[wire_name]
                    if start_stage is None or end_stage is None:
                        continue
                    if stage in range(start_stage, end_stage + 1):
                        vhdl_type_str = WIRE_TO_VHDL_TYPE_STR(
                            wire_name, Logic, parser_state
                        )
                        write_pipe_wire_var_vhdl = WIRE_TO_VHDL_NAME(wire_name, Logic)
                        process_sens_list += (
                            " "
                            + "REG_STAGE"
                            + str(stage)
                            + "_"
                            + write_pipe_wire_var_vhdl
                            + ",\n"
                        )
        if needs_manual_regs:
            process_sens_list += " " + "manual_registers_r,\n"
    if needs_global_to_module:
        process_sens_list += " -- Clock cross input\n"
        process_sens_list += " " + "global_to_module,\n"
    submodule_text = ""
    has_submodules_to_print = False
    if len(Logic.submodule_instances) > 0:
        submodule_text += " -- All submodule outputs\n"
        # All submodules
        for inst in Logic.submodule_instances:
            instance_name = inst_name + C_TO_LOGIC.SUBMODULE_MARKER + inst
            submodule_logic_name = Logic.submodule_instances[inst]
            submodule_logic = parser_state.FuncLogicLookupTable[submodule_logic_name]

            # Skip vhdl
            if submodule_logic.is_vhdl_func or submodule_logic.is_vhdl_expr:
                continue
            # Skip clock cross
            if submodule_logic.is_clock_crossing:
                continue

            new_inst_name = C_TO_LOGIC.LEAF_NAME(instance_name, do_submodule_split=True)
            if len(submodule_logic.outputs) > 0:
                has_submodules_to_print = True
                # submodule_text += " -- " + new_inst_name + "\n"
                # Outputs
                for out_port in submodule_logic.outputs:
                    out_wire = inst + C_TO_LOGIC.SUBMODULE_MARKER + out_port
                    submodule_text += " " + WIRE_TO_VHDL_NAME(out_wire, Logic) + ",\n"

    if has_submodules_to_print:
        process_sens_list += submodule_text

    if process_sens_list != "":
        rv += "(\n"
        # Remove last two chars
        process_sens_list = process_sens_list[0 : len(process_sens_list) - 2]
        rv += process_sens_list
        rv += ")\n"
    else:
        # Some tools assume wait is needed if empty sens list
        # Use all in sens list if nothing else
        # GHDL->Yosys needs?
        if (SIM.SIM_TOOL == VERILATOR) or (SIM.SIM_TOOL == CXXRTL):
            rv += "(all)\n"

    rv += "is \n"

    # Variables for between pipeline stages
    # Raw vhdl still uses write pipe
    if is_raw_hdl:
        # READ PIPE
        rv += " -- Read and write variables to do register transfers per clock\n"
        rv += " -- from the previous to next stage\n"
        rv += " " + "variable read_pipe : raw_hdl_variables_t;\n"
        rv += " " + "variable write_pipe : raw_hdl_variables_t;\n"
        # Self regs
        rv += """
 -- This modules self pipeline registers read once per clock
 variable read_raw_hdl_pipeline_regs : raw_hdl_register_pipeline_t;
 variable write_raw_hdl_pipeline_regs : raw_hdl_register_pipeline_t;
  """
    else:
        if len(pipeline_hdl_params.wires_to_decl) > 0:
            rv += " " + "-- All of the wires in function\n"
            for wire_name in pipeline_hdl_params.wires_to_decl:
                vhdl_type_str = WIRE_TO_VHDL_TYPE_STR(wire_name, Logic, parser_state)
                write_pipe_wire_var_vhdl = WIRE_TO_VHDL_NAME(wire_name, Logic)
                rv += (
                    " "
                    + "variable VAR_"
                    + write_pipe_wire_var_vhdl
                    + " : "
                    + vhdl_type_str
                    + ";\n"
                )

    # State regs
    if len(Logic.state_regs) > 0:
        rv += " " + "-- State registers comb logic variables\n"
        for state_reg in Logic.state_regs:
            vhdl_type_str = WIRE_TO_VHDL_TYPE_STR(state_reg, Logic, parser_state)
            vhdl_name = WIRE_TO_VHDL_NAME(state_reg, Logic)
            rv += "variable REG_VAR_" + vhdl_name + " : " + vhdl_type_str + ";\n"

    # BEGIN BEGIN BEGIN
    rv += "begin\n"

    # Input regs
    if timing_params._has_input_regs:
        rv += " -- Input regs\n"
        for input_port in Logic.inputs:
            rv += (
                """ manual_registers.input_regs."""
                + WIRE_TO_VHDL_NAME(input_port, Logic)
                + """ <= """
                + WIRE_TO_VHDL_NAME(input_port, Logic)
                + """;\n"""
            )

    if is_raw_hdl and needs_regs:
        # Raw hdl regs
        rv += """
 -- Raw hdl REGS
 -- Default read raw hdl regs once per clock
 read_raw_hdl_pipeline_regs := manual_registers_r.raw_hdl_pipeline;
 -- Default write contents of raw hdl regs
 write_raw_hdl_pipeline_regs := read_raw_hdl_pipeline_regs;
  """

    # Globals
    if len(Logic.state_regs) > 0:
        rv += """
  -- STATE REGS
  -- Default read regs into vars\n"""
        for state_reg in Logic.state_regs:
            vhdl_type_str = WIRE_TO_VHDL_TYPE_STR(state_reg, Logic, parser_state)
            vhdl_name = WIRE_TO_VHDL_NAME(state_reg, Logic)
            rv += "  REG_VAR_" + vhdl_name + " := " + vhdl_name + ";\n"

    # Write out vhdl
    if (
        len(pipeline_hdl_params.pipeline_map.const_wire_prop_driver_driven_wire_pairs)
        > 0
    ):
        rv += " " + "-- Constants\n"
    for (
        const_wire_prop_driver_driven_wire_pair
    ) in pipeline_hdl_params.pipeline_map.const_wire_prop_driver_driven_wire_pairs:
        (
            const_wire_prop_driver_wire,
            const_wire_prop_driven_wire,
        ) = const_wire_prop_driver_driven_wire_pair
        pair_text = RENDER_TEXT_FROM_DRIVER_DRIVEN_PAIR(
            const_wire_prop_driver_wire,
            const_wire_prop_driven_wire,
            inst_name,
            Logic,
            parser_state,
            TimingParamsLookupTable,
        )
        if pair_text is not None:
            rv += " " + pair_text

    rv += "\n"
    rv += " -- Loop to construct simultaneous register transfers for each of the pipeline stages\n"
    rv += " -- LATENCY=0 is combinational Logic\n"
    rv += " " + "for STAGE in 0 to PIPELINE_LATENCY loop\n"

    # Raw hdl still write pipe
    if is_raw_hdl:
        rv += " " + " " + "-- Input to first stage are inputs to function\n"
        rv += " " + " " + "if STAGE=0 then\n"

        if needs_clk_en:
            rv += " " + " " + " " + "-- Mux in clock enable\n"
            rv += (
                " "
                + " "
                + " "
                + "read_pipe."
                + WIRE_TO_VHDL_NAME(C_TO_LOGIC.CLOCK_ENABLE_NAME, Logic)
                + " := "
                + WIRE_TO_VHDL_NAME(C_TO_LOGIC.CLOCK_ENABLE_NAME, Logic)
                + ";\n"
            )

        if len(Logic.inputs) > 0:
            rv += " " + " " + " " + "-- Mux in inputs\n"
            for input_wire in Logic.inputs:
                if timing_params._has_input_regs:
                    rv += (
                        " "
                        + " "
                        + " "
                        + "read_pipe."
                        + WIRE_TO_VHDL_NAME(input_wire, Logic)
                        + " := manual_registers_r.input_regs."
                        + WIRE_TO_VHDL_NAME(input_wire, Logic)
                        + ";\n"
                    )
                else:
                    rv += (
                        " "
                        + " "
                        + " "
                        + "read_pipe."
                        + WIRE_TO_VHDL_NAME(input_wire, Logic)
                        + " := "
                        + WIRE_TO_VHDL_NAME(input_wire, Logic)
                        + ";\n"
                    )

        # Also mux volatile global regs into wire - act like regular wire
        # Does this make sense for raw vhdl? ever used?
        for state_reg in Logic.state_regs:
            if Logic.state_regs[state_reg].is_volatile:
                rv += (
                    " "
                    + " "
                    + " "
                    + "read_pipe."
                    + WIRE_TO_VHDL_NAME(state_reg, Logic)
                    + " := REG_VAR_"
                    + WIRE_TO_VHDL_NAME(state_reg, Logic)
                    + ";\n"
                )

        rv += " " + " " + "else\n"
        rv += " " + " " + " " + "-- Default read from previous stage\n"
        rv += (
            " " + " " + " " + "read_pipe := " + "read_raw_hdl_pipeline_regs(STAGE-1);\n"
        )
        rv += " " + " " + "end if;\n"
        rv += " " + " " + "-- Default write contents of previous stage\n"
        rv += " " + " " + "write_pipe := read_pipe;\n"
        rv += "\n"

    # C built in Logic is static in the stages code here but coded as generic
    rv += GET_ENTITY_PROCESS_STAGES_TEXT(
        inst_name, Logic, parser_state, TimingParamsLookupTable, pipeline_hdl_params
    )

    # Raw hdl still write pipe
    if is_raw_hdl:
        rv += " " + " " + "-- Write to stage reg\n"
        rv += " " + " " + "write_raw_hdl_pipeline_regs(STAGE) := write_pipe;\n"

    rv += " " + "end loop;\n"
    rv += "\n"

    # Raw hdl still write pipe
    if is_raw_hdl:
        # Self regs
        if needs_regs:
            rv += (
                " "
                + "manual_registers.raw_hdl_pipeline <= write_raw_hdl_pipeline_regs;\n"
            )
        # Outputs
        if len(Logic.outputs) > 0:
            rv += " " + "-- Last stage of pipeline return wire to return port/reg\n"
            for output_wire in Logic.outputs:
                if timing_params._has_output_regs:
                    rv += (
                        " "
                        + "manual_registers.output_regs."
                        + WIRE_TO_VHDL_NAME(output_wire, Logic)
                        + " <= "
                        + "write_raw_hdl_pipeline_regs(PIPELINE_LATENCY)."
                        + WIRE_TO_VHDL_NAME(output_wire, Logic)
                        + ";\n"
                    )
                else:
                    rv += (
                        " "
                        + WIRE_TO_VHDL_NAME(output_wire, Logic)
                        + " <= "
                        + "write_raw_hdl_pipeline_regs(PIPELINE_LATENCY)."
                        + WIRE_TO_VHDL_NAME(output_wire, Logic)
                        + ";\n"
                    )

    # State regs
    if len(Logic.state_regs) > 0:
        rv += """-- Write regs vars to comb logic\n"""
        for state_reg in Logic.state_regs:
            vhdl_type_str = WIRE_TO_VHDL_TYPE_STR(state_reg, Logic, parser_state)
            vhdl_name = WIRE_TO_VHDL_NAME(state_reg, Logic)
            rv += "REG_COMB_" + vhdl_name + " <= " + "REG_VAR_" + vhdl_name + ";\n"

    # Add wait statement if nothing in sensitivity list for simulation?
    # GHDL->Yosys doesnt like?
    if (
        process_sens_list == ""
        and (SIM.SIM_TOOL != VERILATOR)
        and (SIM.SIM_TOOL != CXXRTL)
    ):
        rv += " " + f"-- For simulation? \n"
        rv += " " + "wait;\n"

    rv += "end process;\n"

    # Register comb pipelining signals
    if needs_regs:
        rv += """
-- Register comb signals
process(clk) is
begin
 if rising_edge(clk) then\n"""
        if needs_clk_en:
            rv += " if CLOCK_ENABLE(0)='1' then\n"

        if len(Logic.state_regs) > 0:
            for state_reg in Logic.state_regs:
                vhdl_type_str = WIRE_TO_VHDL_TYPE_STR(state_reg, Logic, parser_state)
                vhdl_name = WIRE_TO_VHDL_NAME(state_reg, Logic)
                rv += "     " + vhdl_name + " <= REG_COMB_" + vhdl_name + ";\n"

        if needs_manual_regs:
            rv += """
     manual_registers_r <= manual_registers;
"""
        # Autogen pipeline regs
        if not is_raw_hdl:
            for stage in range(0, pipeline_latency):
                rv += f"     -- Stage {stage}\n"
                for wire_name in pipeline_hdl_params.wires_to_decl:
                    (
                        start_stage,
                        end_stage,
                    ) = pipeline_hdl_params.wire_to_reg_stage_start_end[wire_name]
                    if start_stage is None or end_stage is None:
                        continue
                    if stage in range(start_stage, end_stage + 1):
                        vhdl_type_str = WIRE_TO_VHDL_TYPE_STR(
                            wire_name, Logic, parser_state
                        )
                        write_pipe_wire_var_vhdl = WIRE_TO_VHDL_NAME(wire_name, Logic)
                        rv += (
                            "     "
                            + "REG_STAGE"
                            + str(stage)
                            + "_"
                            + write_pipe_wire_var_vhdl
                            + " <= COMB_STAGE"
                            + str(stage)
                            + "_"
                            + write_pipe_wire_var_vhdl
                            + ";\n"
                        )

        if needs_clk_en:
            rv += " end if;\n"
        rv += """ end if;
end process;
"""

    # Connect manual_registers_r.output_regs. to output port
    if timing_params._has_output_regs:
        rv += " -- Output regs\n"
        for output_wire in Logic.outputs:
            rv += (
                " "
                + WIRE_TO_VHDL_NAME(output_wire, Logic)
                + " <= "
                + "manual_registers_r.output_regs."
                + WIRE_TO_VHDL_NAME(output_wire, Logic)
                + ";\n"
            )

    # Connect shared globals to global bus
    shared_global_regs = set()
    for state_reg, var_info in Logic.state_regs.items():
        if var_info in parser_state.global_vars.values() and GLOBAL_VAR_IS_SHARED(
            state_reg, parser_state
        ):
            shared_global_regs.add(state_reg)
    if len(shared_global_regs) > 0:
        rv += "-- Shared global regs\n"
        for state_reg in shared_global_regs:
            vhdl_type_str = WIRE_TO_VHDL_TYPE_STR(state_reg, Logic, parser_state)
            vhdl_name = WIRE_TO_VHDL_NAME(state_reg, Logic)
            rv += (
                "module_to_global."
                + vhdl_name
                + " <= "
                + "REG_COMB_"
                + vhdl_name
                + ";\n"
            )

    return rv


def GET_C_ENTITY_PROCESS_STAGES_TEXT(
    inst_name, logic, parser_state, TimingParamsLookupTable, pipeline_hdl_params
):
    timing_params = TimingParamsLookupTable[inst_name]
    pipeline_latency = timing_params.GET_PIPELINE_LOGIC_LATENCY(
        parser_state, TimingParamsLookupTable
    )
    text = "  " + " "
    for stage in range(0, pipeline_latency + 1):  # 0 latency is 1 comb stage
        is_first_stage = stage == 0
        is_last_stage = stage == pipeline_latency
        text += f"if STAGE = {stage} then\n"
        if len(pipeline_hdl_params.pipeline_map.stage_infos) <= stage:
            raise Exception(
                f"There is no stage {stage} in {logic.func_name} pipeline_latency={pipeline_latency}"
            )
        stage_info = pipeline_hdl_params.pipeline_map.stage_infos[stage]
        text += GET_STAGE_TEXT(
            inst_name,
            logic,
            parser_state,
            TimingParamsLookupTable,
            stage_info,
            pipeline_hdl_params,
            is_first_stage,
            is_last_stage,
        )
        if is_last_stage:
            text += "  " + " " + "end if;\n"
        else:
            text += "  " + " " + "els"

    return text


def GET_STAGE_TEXT(
    inst_name,
    logic,
    parser_state,
    TimingParamsLookupTable,
    stage_info,
    pipeline_hdl_params,
    is_first_stage,
    is_last_stage,
):
    timing_params = TimingParamsLookupTable[inst_name]
    needs_clk_en = C_TO_LOGIC.LOGIC_NEEDS_CLOCK_ENABLE(logic, parser_state)
    text = ""
    vol_state_regs = []
    for state_reg in logic.state_regs:
        if logic.state_regs[state_reg].is_volatile:
            vol_state_regs.append(state_reg)
    if is_first_stage:
        # First stage reads from inputs
        if needs_clk_en:
            text += "     " + "-- Mux in clock enable\n"
            text += (
                "     "
                + "VAR_"
                + WIRE_TO_VHDL_NAME(C_TO_LOGIC.CLOCK_ENABLE_NAME, logic)
                + " := "
                + WIRE_TO_VHDL_NAME(C_TO_LOGIC.CLOCK_ENABLE_NAME, logic)
                + ";\n"
            )

        if len(logic.inputs) > 0:
            text += "     " + "-- Mux in inputs\n"
            for input_wire in logic.inputs:
                if timing_params._has_input_regs:
                    text += (
                        "     "
                        + "VAR_"
                        + WIRE_TO_VHDL_NAME(input_wire, logic)
                        + " := manual_registers_r.input_regs."
                        + WIRE_TO_VHDL_NAME(input_wire, logic)
                        + ";\n"
                    )
                else:
                    text += (
                        "     "
                        + "VAR_"
                        + WIRE_TO_VHDL_NAME(input_wire, logic)
                        + " := "
                        + WIRE_TO_VHDL_NAME(input_wire, logic)
                        + ";\n"
                    )

        # Also mux volatile global regs into wire - act like regular wire
        if len(vol_state_regs) > 0:
            text += (
                "     "
                + "-- Volatiles read from regs, written to pipe in first stage\n"
            )
            for state_reg in vol_state_regs:
                text += (
                    "     "
                    + "VAR_"
                    + WIRE_TO_VHDL_NAME(state_reg, logic)
                    + " := REG_VAR_"
                    + WIRE_TO_VHDL_NAME(state_reg, logic)
                    + ";\n"
                )

        # Read only globals read into pipeline at start like volatiles
        if len(logic.read_only_global_wires) > 0:
            text += (
                "     "
                + "-- Shared read only globals read from regs, written to pipe in first stage\n"
            )
            for state_reg in logic.read_only_global_wires:
                text += (
                    "     "
                    + "VAR_"
                    + WIRE_TO_VHDL_NAME(state_reg, logic)
                    + " := global_to_module."
                    + WIRE_TO_VHDL_NAME(state_reg, logic)
                    + ";\n"
                )
    else:
        # Not first stage typical reg from prev stage
        text += "     -- Read from prev stage\n"
        for wire_name in pipeline_hdl_params.wires_to_decl:
            start_stage, end_stage = pipeline_hdl_params.wire_to_reg_stage_start_end[
                wire_name
            ]
            if start_stage is None or end_stage is None:
                continue
            if stage_info.stage_num - 1 in range(start_stage, end_stage + 1):
                write_pipe_wire_var_vhdl = WIRE_TO_VHDL_NAME(wire_name, logic)
                text += (
                    "     "
                    + "VAR_"
                    + write_pipe_wire_var_vhdl
                    + f" := REG_STAGE{stage_info.stage_num-1}_"
                    + write_pipe_wire_var_vhdl
                    + ";\n"
                )

    # First in stage is output of submodule ports
    if len(stage_info.submodule_output_ports) > 0:
        text += "     " + "-- Submodule outputs\n"
    for submodule_output_port_wire in stage_info.submodule_output_ports:
        text += (
            "     "
            + GET_WRITE_PIPE_WIRE_VHDL(submodule_output_port_wire, logic, parser_state)
            + " := "
            + WIRE_TO_VHDL_NAME(submodule_output_port_wire, logic)
            + ";\n"
        )

    # Write the text for each submodule level ~logic level in this stage
    text += "\n"
    for submodule_level_info in stage_info.submodule_level_infos:
        text += GET_SUBMODULE_LEVEL_TEXT(
            inst_name,
            logic,
            parser_state,
            TimingParamsLookupTable,
            submodule_level_info,
            pipeline_hdl_params,
        )

    if is_last_stage:
        # -- Last stage of pipeline volatile global wires write to function volatile global regs
        if len(vol_state_regs) > 0:
            text += (
                "     " + "-- Volatiles read from pipe written to regs in last stage\n"
            )
            for state_reg in vol_state_regs:
                # Do final read of vol wire
                driver_of_vol_wire = logic.wire_driven_by[state_reg]
                text += (
                    "     "
                    + "VAR_"
                    + WIRE_TO_VHDL_NAME(state_reg, logic)
                    + " := "
                    + GET_RHS(
                        driver_of_vol_wire,
                        inst_name,
                        logic,
                        parser_state,
                        TimingParamsLookupTable,
                    )
                    + ";\n"
                )
                # Do final write into reg
                text += (
                    "     "
                    + "REG_VAR_"
                    + WIRE_TO_VHDL_NAME(state_reg, logic)
                    + " := VAR_"
                    + WIRE_TO_VHDL_NAME(state_reg, logic)
                    + ";\n"
                )

        # Last stage of pipeline drives global wires
        if len(logic.write_only_global_wires) > 0:
            text += "     " + "-- Global wires driven from last stage\n"
            for var_name in logic.write_only_global_wires:
                # # Do final read of global wire
                # driver_of_global_wire = logic.wire_driven_by[var_name]
                # text += "     " + "VAR_" + WIRE_TO_VHDL_NAME(var_name, logic) + " := " + GET_RHS(driver_of_global_wire, inst_name, logic, parser_state, TimingParamsLookupTable) + ";\n"
                # Do final write into wire var
                if GLOBAL_VAR_IS_SHARED(var_name, parser_state):
                    text += (
                        "     "
                        + "module_to_global."
                        + WIRE_TO_VHDL_NAME(var_name, logic)
                        + " <= VAR_"
                        + WIRE_TO_VHDL_NAME(var_name, logic)
                        + ";\n"
                    )

        # Outputs
        if len(logic.outputs) > 0:
            text += (
                "     " + "-- Last stage of pipeline return wire to return port/reg\n"
            )
            for output_wire in logic.outputs:
                if timing_params._has_output_regs:
                    text += (
                        "     "
                        + "manual_registers.output_regs."
                        + WIRE_TO_VHDL_NAME(output_wire, logic)
                        + " <= "
                        + "VAR_"
                        + WIRE_TO_VHDL_NAME(output_wire, logic)
                        + ";\n"
                    )
                else:
                    text += (
                        "     "
                        + WIRE_TO_VHDL_NAME(output_wire, logic)
                        + " <= "
                        + "VAR_"
                        + WIRE_TO_VHDL_NAME(output_wire, logic)
                        + ";\n"
                    )
    else:
        # Is not last stage typical write to comb signals
        text += "     -- Write to comb signals\n"
        for wire_name in pipeline_hdl_params.wires_to_decl:
            start_stage, end_stage = pipeline_hdl_params.wire_to_reg_stage_start_end[
                wire_name
            ]
            if start_stage is None or end_stage is None:
                continue
            if stage_info.stage_num in range(start_stage, end_stage + 1):
                write_pipe_wire_var_vhdl = WIRE_TO_VHDL_NAME(wire_name, logic)
                text += (
                    "     "
                    + f"COMB_STAGE{stage_info.stage_num}_"
                    + write_pipe_wire_var_vhdl
                    + f" <= VAR_"
                    + write_pipe_wire_var_vhdl
                    + ";\n"
                )

    return text


def RENDER_TEXT_FROM_DRIVER_DRIVEN_PAIR(
    driving_wire, driven_wire, inst_name, logic, parser_state, TimingParamsLookupTable
):
    # Dont write text connecting VHDL input ports
    # (connected directly in func call params)
    if C_TO_LOGIC.WIRE_IS_VHDL_EXPR_SUBMODULE_INPUT_PORT(
        driven_wire, logic, parser_state
    ):
        return None
    if C_TO_LOGIC.WIRE_IS_VHDL_FUNC_SUBMODULE_INPUT_PORT(
        driven_wire, logic, parser_state
    ):
        return None

    ### WRITE VHDL TEXT
    # If the driving wire is a submodule output AND LATENCY>0 then RHS uses register style
    # as way to ensure correct multi clock behavior
    RHS = GET_RHS(driving_wire, inst_name, logic, parser_state, TimingParamsLookupTable)
    # Submodule or not LHS is write pipe wire
    LHS = GET_LHS(driven_wire, logic, parser_state)
    # print "logic.func_name",logic.func_name
    # print "driving_wire, driven_wire",driving_wire, driven_wire
    # Need VHDL conversions for this type assignment?
    TYPE_RESOLVED_RHS = TYPE_RESOLVE_ASSIGNMENT_RHS(
        RHS, logic, driving_wire, driven_wire, parser_state
    )

    # Typical wires using := assignment, but feedback wires need <=
    ass_op = ":="
    if driven_wire in logic.feedback_vars:
        ass_op = "<="
    text = LHS + " " + ass_op + " " + TYPE_RESOLVED_RHS + ";" + "\n"
    return text


def GET_SUBMODULE_LEVEL_TEXT(
    inst_name,
    logic,
    parser_state,
    TimingParamsLookupTable,
    submodule_level_info,
    pipeline_hdl_params,
):
    timing_params = TimingParamsLookupTable[inst_name]
    # Starts with wires driving other wires
    text = f"     -- Submodule level {submodule_level_info.level_num}\n"
    for driver_driven_wire_pair in submodule_level_info.driver_driven_wire_pairs:
        driving_wire, driven_wire = driver_driven_wire_pair
        pair_text = RENDER_TEXT_FROM_DRIVER_DRIVEN_PAIR(
            driving_wire,
            driven_wire,
            inst_name,
            logic,
            parser_state,
            TimingParamsLookupTable,
        )
        if pair_text is not None:
            text += "     " + pair_text

    # Ends with submodule logic connections
    for submodule_inst in submodule_level_info.submodule_insts:
        submodule_inst_name = inst_name + C_TO_LOGIC.SUBMODULE_MARKER + submodule_inst
        submodule_logic = parser_state.LogicInstLookupTable[submodule_inst_name]
        submodule_latency_from_container_logic = timing_params.GET_SUBMODULE_LATENCY(
            submodule_inst_name, parser_state, TimingParamsLookupTable
        )
        text += (
            " "
            + " "
            + "   -- "
            + C_TO_LOGIC.LEAF_NAME(submodule_inst, True)
            + " LATENCY="
            + str(submodule_latency_from_container_logic)
            + "\n"
        )
        entity_connection_text = GET_ENTITY_CONNECTION_TEXT(
            submodule_logic,
            submodule_inst,
            inst_name,
            logic,
            TimingParamsLookupTable,
            parser_state,
            submodule_latency_from_container_logic,
        )
        text += entity_connection_text + "\n"

    return text


# Sufjan Stevens - Adlai Stevenson
# Similar to TYPE_RESOLVE_ASSIGNMENT_RHS
def VHDL_TYPE_TO_SLV_TOKS(vhdl_type, parser_state):
    if vhdl_type.startswith("std_logic_vector"):
        return ["", ""]
    elif vhdl_type.startswith("unsigned") or vhdl_type.startswith("signed"):
        return ["std_logic_vector(", ")"]
    elif C_TO_LOGIC.C_TYPE_IS_ENUM(
        vhdl_type, parser_state
    ):  # same name as c type hacky
        width = GET_WIDTH_FROM_C_N_BITS_INT_TYPE_STR(
            parser_state.enum_info_dict[vhdl_type].int_c_type
        )
        return [
            "std_logic_vector(to_unsigned(" + vhdl_type + "_to_integer(",
            ") ," + str(width) + "))",
        ]
    else:
        return [vhdl_type + "_to_slv(", ")"]


def VHDL_TYPE_FROM_SLV_TOKS(vhdl_type, parser_state):
    if vhdl_type.startswith("std_logic_vector"):
        return ["", ""]
    elif vhdl_type.startswith("unsigned"):
        return ["unsigned(", ")"]
    elif vhdl_type.startswith("signed"):
        return ["signed(", ")"]
    elif C_TO_LOGIC.C_TYPE_IS_ENUM(
        vhdl_type, parser_state
    ):  # same name as c type hacky
        return [vhdl_type + "_from_integer(to_integer(unsigned(", ")))"]
    else:
        return ["slv_to_" + vhdl_type + "(", ")"]


def TYPE_RESOLVE_ASSIGNMENT_RHS(RHS, logic, driving_wire, driven_wire, parser_state):
    # Need conversion from right to left?
    right_type = logic.wire_to_c_type[driving_wire]
    # print "driving_wire",driving_wire, right_type
    left_type = logic.wire_to_c_type[driven_wire]
    if left_type == right_type:
        return RHS
    if C_TO_LOGIC.C_FLOAT_TYPES_ARE_EQUAL([right_type, left_type]):
        return RHS

    # DO VHDL CONVERSION FUNCTIONS
    resize_toks = []

    # Combine driving and driven into one list
    wires_to_check = [driving_wire, driven_wire]
    # If both are of same type then VHDL resize should work
    if WIRES_ARE_INT_N(wires_to_check, logic) or WIRES_ARE_UINT_N(
        wires_to_check, logic
    ):
        # Do integer promotion conversion
        right_width = GET_WIDTH_FROM_C_TYPE_STR(parser_state, right_type)
        left_width = GET_WIDTH_FROM_C_TYPE_STR(parser_state, left_type)
        # Can resize do smaller, and unsigned to unsigned too?
        resize_toks = ["resize(", ", " + str(left_width) + ")"]

    # Otherwise need to
    # UINT driving INT
    elif WIRES_ARE_INT_N([driven_wire], logic) and WIRES_ARE_UINT_N(
        [driving_wire], logic
    ):
        right_width = GET_WIDTH_FROM_C_TYPE_STR(parser_state, right_type)
        left_width = GET_WIDTH_FROM_C_TYPE_STR(parser_state, left_type)
        # Just need to add sign bit
        # signed(std_logic_vector(resize(x,left_width)))
        resize_toks = [
            "signed(std_logic_vector(resize(",
            ", " + str(left_width) + ")))",
        ]

    # INT driving UINT
    elif WIRES_ARE_UINT_N([driven_wire], logic) and WIRES_ARE_INT_N(
        [driving_wire], logic
    ):
        right_width = GET_WIDTH_FROM_C_TYPE_STR(parser_state, right_type)
        left_width = GET_WIDTH_FROM_C_TYPE_STR(parser_state, left_type)

        # Dont infer sign extend - why not past me? Were you smarter? Does this break mult?
        if left_width > right_width:
            resize_toks = [
                "unsigned(std_logic_vector(resize(",
                "," + str(left_width) + ")))",
            ]
        else:
            # Cast int to slv then to unsigned then resize
            # resize(unsigned(std_logic_vector(x)),31)
            # signed(std_logic_vector(resize(x,left_width)))
            resize_toks = [
                "resize(unsigned(std_logic_vector(",
                "))," + str(left_width) + ")",
            ]

    # float_e_m_t types
    elif C_TO_LOGIC.C_TYPES_ARE_FLOAT_TYPES([left_type, right_type]):
        l_e, l_m = C_TO_LOGIC.C_FLOAT_E_M_TYPE_TO_E_M(left_type)
        r_e, r_m = C_TO_LOGIC.C_FLOAT_E_M_TYPE_TO_E_M(right_type)
        resize_toks = ["resize_float_e_m_t(", f",{r_e},{r_m},{l_e},{l_m})"]

    # ENUM DRIVING U/INT is ok
    elif (
        WIRES_ARE_INT_N([driven_wire], logic) or WIRES_ARE_UINT_N([driven_wire], logic)
    ) and C_TO_LOGIC.C_TYPE_IS_ENUM(logic.wire_to_c_type[driving_wire], parser_state):
        is_signed = WIRES_ARE_INT_N([driven_wire], logic)
        left_width = GET_WIDTH_FROM_C_TYPE_STR(parser_state, left_type)
        if C_TO_LOGIC.C_TYPE_IS_ENUM(right_type, parser_state):
            right_width = GET_WIDTH_FROM_C_N_BITS_INT_TYPE_STR(
                parser_state.enum_info_dict[right_type].int_c_type
            )
        else:
            print("Expected enum type?", driving_wire)
            sys.exit(-1)
        max_width = max(left_width, right_width)
        if is_signed:
            resize_toks = [
                "to_signed(" + right_type + "_to_integer(",
                ") ," + str(max_width) + ")",
            ]
        else:
            resize_toks = [
                "to_unsigned(" + right_type + "_to_integer(",
                ") ," + str(max_width) + ")",
            ]

    # U/INT driving ENUM is ok
    elif C_TO_LOGIC.C_TYPE_IS_ENUM(
        logic.wire_to_c_type[driven_wire], parser_state
    ) and (
        WIRES_ARE_INT_N([driving_wire], logic)
        or WIRES_ARE_UINT_N([driving_wire], logic)
    ):
        resize_toks = [left_type + "_from_integer(to_integer(", "))"]

    # Making yourself sad to work around issues you didnt forsee is ok
    elif SW_LIB.C_TYPE_IS_ARRAY_STRUCT(left_type, parser_state):
        # Assigning to dumb , dumb = (data => value);  -- no others in struct
        resize_toks = ["(data => ", ")"]
    elif SW_LIB.C_TYPE_IS_ARRAY_STRUCT(right_type, parser_state):
        # Assigning to arry from dumb
        # array = dumb.data
        resize_toks = ["", ".data"]

    elif C_TO_LOGIC.C_TYPE_IS_ARRAY(left_type) and C_TO_LOGIC.C_TYPE_IS_ARRAY(
        right_type
    ):
        lhs_elem_t, lhs_dims = C_TO_LOGIC.C_ARRAY_TYPE_TO_ELEM_TYPE_AND_DIMS(left_type)
        rhs_elem_t, rhs_dims = C_TO_LOGIC.C_ARRAY_TYPE_TO_ELEM_TYPE_AND_DIMS(right_type)

        # Only exact type elems for now, allow char uint8
        if (
            len(lhs_dims) != 1
            or len(rhs_dims) != 1
            or (
                lhs_elem_t != rhs_elem_t
                and not (
                    (lhs_elem_t == "char" and rhs_elem_t == "uint8_t")
                    or (rhs_elem_t == "char" and lhs_elem_t == "uint8_t")
                )
            )
        ):
            # Unhandled
            print(
                "Unhandled array assignment vhdl type resolve:",
                rhs_elem_t,
                "drives",
                lhs_elem_t,
            )
            sys.exit(-1)
        left_size = lhs_dims[0]
        right_size = rhs_dims[0]
        resize_toks = ["", ""]
        if left_size > right_size:
            resize_toks = ["", ""]
            resize_toks = [
                "(0 to " + str(right_size - 1) + " => ",
                ", others => "
                + C_TYPE_STR_TO_VHDL_NULL_STR(lhs_elem_t, parser_state)
                + ")",
            ]
            # resize_toks = ["(0 to " + str(right_size-1) + " => ", ", others => to_unsigned(0,8))"]
    else:
        print("Cant support this assignment in vhdl?")
        print(driving_wire, right_type)
        print("DRIVING")
        print(driven_wire, left_type)
        # print(0/0)
        sys.exit(-1)

    # APPPLY CONVERSION
    RHS = resize_toks[0] + RHS + resize_toks[1]

    return RHS


def WIRES_ARE_ENUM(wires, logic, parser_state):
    for wire in wires:
        # print "wire",wire,"logic.wire_to_c_type[wire]",logic.wire_to_c_type[wire]
        if not C_TO_LOGIC.WIRE_IS_ENUM(wire, logic, parser_state):
            return False
    return True


def WIRES_ARE_C_TYPE(wires, c_type_str, logic):
    for wire in wires:
        # print "wire",wire,"logic.wire_to_c_type[wire]",logic.wire_to_c_type[wire]
        if c_type_str != logic.wire_to_c_type[wire]:
            return False
    return True


def WIRES_ARE_UINT_N(wires, logic):
    for wire in wires:
        # print("wire",wire,"logic.wire_to_c_type[wire]",logic.wire_to_c_type[wire])
        if not C_TYPE_IS_UINT_N(logic.wire_to_c_type[wire]):
            return False
    return True


def WIRES_ARE_INT_N(wires, logic):
    for wire in wires:
        # print "wire",wire,"logic.wire_to_c_type[wire]",logic.wire_to_c_type[wire]
        if not C_TYPE_IS_INT_N(logic.wire_to_c_type[wire]):
            return False
    return True


def WIRES_TO_C_INT_BIT_WIDTH(wires, logic):
    rv_width = None
    for wire in wires:
        c_type = logic.wire_to_c_type[wire]
        width = GET_WIDTH_FROM_C_TYPE_STR(parser_state, c_type)
        if rv_width is None:
            rv_width = width
        else:
            if rv_width != width:
                print("Inputs not all same width for C int?", logic.func_name)
                print(logic.wire_to_c_type)
                print("rv_width, width", rv_width, width)
                print(0 / 0)
                sys.exit(-1)
    return rv_width


def GET_RHS(
    driving_wire_to_handle, inst_name, logic, parser_state, TimingParamsLookupTable
):
    timing_params = TimingParamsLookupTable[inst_name]
    RHS = ""

    # Feedback vars wires
    if driving_wire_to_handle in logic.feedback_vars:
        RHS = "feedback_vars." + WIRE_TO_VHDL_NAME(driving_wire_to_handle, logic)

    # State regs?

    # GLOBAL?
    elif (
        driving_wire_to_handle in logic.state_regs
        and not logic.state_regs[driving_wire_to_handle].is_volatile
    ):
        # Globals are special since can contain backwards logic, ex.
        # To clarify whats going on read directly from reg vhdl name
        RHS = WIRE_TO_VHDL_NAME(driving_wire_to_handle, logic)

    # Shared read only globals like other wires read into pipeline at start (not read from clk cross here)
    # elif driving_wire_to_handle in logic.read_only_global_wires:
    #  # Read directly from read only ports
    #  RHS = "global_to_module."+WIRE_TO_VHDL_NAME(driving_wire_to_handle, logic)

    # Volatile globals are like regular wires
    # elif

    else:
        # Otherwise use regular wire connection
        RHS = GET_WRITE_PIPE_WIRE_VHDL(driving_wire_to_handle, logic, parser_state)

    return RHS


def GET_LHS(driven_wire_to_handle, logic, parser_state):
    LHS = ""
    # SUBMODULE PORT?
    if C_TO_LOGIC.WIRE_IS_SUBMODULE_PORT(driven_wire_to_handle, logic):
        LHS = GET_WRITE_PIPE_WIRE_VHDL(driven_wire_to_handle, logic, parser_state)

    # FEEDBACK WIRE?
    elif driven_wire_to_handle in logic.feedback_vars:
        LHS = "feedback_vars." + WIRE_TO_VHDL_NAME(driven_wire_to_handle, logic)

    # GLOBAL?
    elif (
        driven_wire_to_handle in logic.state_regs
        and not logic.state_regs[driven_wire_to_handle].is_volatile
    ):
        # Use write side as expected
        LHS = "REG_VAR_" + WIRE_TO_VHDL_NAME(driven_wire_to_handle, logic)

    # Volatile globals are are driven from last stage always
    elif (
        driven_wire_to_handle in logic.state_regs
        and logic.state_regs[driven_wire_to_handle].is_volatile
    ):
        raise Exception("Volatile state regs shouldnt auto render LHS!?")
        # LHS = GET_WRITE_PIPE_WIRE_VHDL(driven_wire_to_handle, logic, parser_state)
        # LHS = "-- Volatile final write delayed to last stage: " + LHS
    else:
        # Otherwise use regular wire connection
        LHS = GET_WRITE_PIPE_WIRE_VHDL(driven_wire_to_handle, logic, parser_state)

    return LHS


def CONST_VAL_STR_TO_VHDL(val_str, c_type, parser_state, wire_name=None):
    is_negated = val_str.startswith("-")
    no_neg_val_str = val_str.strip("-")

    # Special null token = {0}
    if val_str == C_TO_LOGIC.COMPOUND_NULL:
        # Use VHDL null expression
        return C_TYPE_STR_TO_VHDL_NULL_STR(c_type, parser_state)

    # Enums
    if C_TO_LOGIC.C_TYPE_IS_ENUM(c_type, parser_state):
        """
        toks = wire_name.split(C_TO_LOGIC.SUBMODULE_MARKER)
        toks.reverse()
        local_name = toks[0]
        enum_wire = local_name.split("$")[0]
        if not enum_wire.startswith(C_TO_LOGIC.CONST_PREFIX):
          print("Non const enum constant?",enum_wire)
          sys.exit(-1)
        enum_name = enum_wire[len(C_TO_LOGIC.CONST_PREFIX):]
        """
        enum_name = val_str
        # print "local_name",local_name
        # print "enum_name",enum_name

        """
    # Sanity check that enum exists?
    match = False
    for enum_type in parser_state.enum_info_dict:
      ids = parser_state.enum_info_dict[enum_type].id_to_int_val.keys()
      if enum_name in ids:
        match = True
        break
    if not match:
      print(parser_state.enum_info_dict)
      print(enum_name, "doesn't look like an ENUM constant?")
      sys.exit(-1)
    """
        if is_negated:
            print("TODO negated enums?")
            sys.exit(-1)
        return enum_name

    # Chars
    if c_type == "char":
        if is_negated:
            print("TODO negated chars?")
            sys.exit(-1)
        val_str = val_str.strip("'")
        vhdl_char_str = "'" + val_str + "'"
        if val_str == "\\n":
            vhdl_char_str = "LF"
        # HAHA have fun filling this in dummy
        return "to_unsigned(character'pos(" + vhdl_char_str + "), 8)"

    # Strings
    if C_TO_LOGIC.C_TYPE_IS_ARRAY(c_type):
        elem_t, dims = C_TO_LOGIC.C_ARRAY_TYPE_TO_ELEM_TYPE_AND_DIMS(c_type)
        if elem_t != "char" or len(dims) != 1:
            # Unhandled
            print("Unhandled array const:", val_str)
            sys.exit(-1)
        elem_t = "char"
        size = dims[0]
        return "to_byte_array(" + C_CONST_STR_TO_VHDL_CONST_STR(val_str) + ")"

    # print("CONST_VAL_STR_TO_VHDL val_str",val_str)
    expected_c_type = c_type
    (
        value_num,
        unused_c_type_str,
    ) = C_TO_LOGIC.NON_ENUM_CONST_VALUE_STR_TO_VALUE_AND_C_TYPE(
        no_neg_val_str, None, is_negated, expected_c_type
    )
    # c_type_str is small gen'd type based on constant literal
    # c_type is what ever...user?...upper level intended and already knows - use that
    # if c_type_str != c_type:
    #  print("Oh no!",val_str, c_type_str, c_type, parser_state.existing_logic.c_ast_node.coord)
    #  sys.exit(-1)

    if C_TYPE_IS_UINT_N(c_type):
        width = GET_WIDTH_FROM_C_TYPE_STR(parser_state, c_type)
        # Hack hacky?
        # A VHDL integer is defined from range -2147483648 to +2147483647
        if value_num > 2147483647:
            # print("wire_name",wire_name)
            # print("c_type",c_type)
            # print("width",width)
            hex_str = str(hex(value_num)).replace("0x", "")
            need_resize = len(hex_str) * 4 != width
            hex_str = 'X"' + hex_str + '"'
            # print("hex_str",hex_str)
            # sys.exit(0)
            if need_resize:
                return (
                    "resize(unsigned'(" + hex_str + "), " + str(width) + ")"
                )  # Extra resize needed
            else:
                return "unsigned'(" + hex_str + ")"  # No extra resizing needed
        else:
            return "to_unsigned(" + str(value_num) + ", " + str(width) + ")"
    elif C_TYPE_IS_INT_N(c_type):
        width = GET_WIDTH_FROM_C_TYPE_STR(parser_state, c_type)
        return "to_signed(" + str(value_num) + ", " + str(width) + ")"
    elif C_TO_LOGIC.C_TYPE_IS_FLOAT_TYPE(c_type):
        e, m = C_TO_LOGIC.C_FLOAT_E_M_TYPE_TO_E_M(c_type)
        f_str = str(value_num)
        # VHDL needs dot for float literal
        if "." not in f_str:
            # Scientific notation?
            if "e" in f_str.lower():
                f_str = "{:e}".format(value_num)
            else:
                f_str = "{:.1f}".format(value_num)
            # print("new f_str",f_str,"was",value_num)
        return "to_slv(to_float(" + f_str + ", " + str(e) + ", " + str(m) + "))"
    else:
        print("How to give const", val_str, "gen VHDL?")
        sys.exit(-1)


def GET_WRITE_PIPE_WIRE_VHDL(wire_name, Logic, parser_state):
    # If a constant
    if C_TO_LOGIC.WIRE_IS_CONSTANT(wire_name):
        # Use type to cast value string to type
        c_type = Logic.wire_to_c_type[wire_name]
        val_str = C_TO_LOGIC.GET_VAL_STR_FROM_CONST_WIRE(wire_name, Logic, parser_state)
        return CONST_VAL_STR_TO_VHDL(val_str, c_type, parser_state, wire_name)
    else:
        # print wire_name, "IS NOT CONSTANT"
        return "VAR_" + WIRE_TO_VHDL_NAME(wire_name, Logic)


def WIRE_TO_VHDL_NAME(wire_name, Logic=None):  # TODO remove Logic
    rv = (
        wire_name.replace(C_TO_LOGIC.SUBMODULE_MARKER, "_")
        .replace("_*", "_STAR")
        .replace("[*]", "_STAR")
        .replace(".", "_")
        .replace("[", "_")
        .replace("]", "")
    )
    return rv


def GET_ENTITY_CONNECTION_TEXT(
    submodule_logic,
    submodule_inst,
    inst_name,
    logic,
    TimingParamsLookupTable,
    parser_state,
    submodule_latency_from_container_logic,
):
    if submodule_logic.is_vhdl_expr:
        return GET_VHDL_EXPR_ENTITY_CONNECTION_TEXT(
            submodule_logic,
            submodule_inst,
            inst_name,
            logic,
            TimingParamsLookupTable,
            parser_state,
        )
    elif submodule_logic.is_vhdl_func:
        return GET_VHDL_FUNC_ENTITY_CONNECTION_TEXT(
            submodule_logic,
            submodule_inst,
            inst_name,
            logic,
            TimingParamsLookupTable,
            parser_state,
        )
    elif submodule_logic.is_clock_crossing:
        return GET_CLOCK_CROSS_ENTITY_CONNECTION_TEXT(
            submodule_logic,
            submodule_inst,
            inst_name,
            logic,
            TimingParamsLookupTable,
            parser_state,
        )
    else:
        return GET_NORMAL_ENTITY_CONNECTION_TEXT(
            submodule_logic,
            submodule_inst,
            inst_name,
            logic,
            TimingParamsLookupTable,
            parser_state,
            submodule_latency_from_container_logic,
        )


def GET_VHDL_EXPR_ENTITY_CONNECTION_TEXT(
    submodule_logic,
    submodule_inst,
    inst_name,
    logic,
    TimingParamsLookupTable,
    parser_state,
):
    if submodule_logic.func_name.startswith(C_TO_LOGIC.CONST_REF_RD_FUNC_NAME_PREFIX):
        return GET_CONST_REF_RD_VHDL_EXPR_ENTITY_CONNECTION_TEXT(
            submodule_logic,
            submodule_inst,
            inst_name,
            logic,
            TimingParamsLookupTable,
            parser_state,
        )
    else:
        print("VHDL EXPR connection text for", submodule_logic.func_name)
        sys.exit(-1)


def GET_CONST_REF_RD_VHDL_EXPR_ENTITY_CONNECTION_TEXT(
    submodule_logic,
    submodule_inst,
    inst_name,
    logic,
    TimingParamsLookupTable,
    parser_state,
):
    input_port_wire = (
        submodule_inst + C_TO_LOGIC.SUBMODULE_MARKER + submodule_logic.inputs[0]
    )
    driver_of_input = logic.wire_driven_by[input_port_wire]
    output_port_wire = (
        submodule_inst + C_TO_LOGIC.SUBMODULE_MARKER + submodule_logic.outputs[0]
    )

    # What is the simple expression to append?
    ref_toks = logic.ref_submodule_instance_to_ref_toks[submodule_inst]
    vhdl_ref_str = ""
    for ref_tok in ref_toks[1:]:  # Skip base var name
        if type(ref_tok) == int:
            vhdl_ref_str += "(" + str(ref_tok) + ")"
        elif type(ref_tok) == str:
            vhdl_ref_str += "." + ref_tok
        else:
            print(
                "Only constant references right now blbblbaaaghghhh2!",
                logic.c_ast_node.coord,
            )
            sys.exit(-1)

    text = ""
    RHS = GET_RHS(
        driver_of_input, inst_name, logic, parser_state, TimingParamsLookupTable
    )
    TYPE_RESOLVED_RHS = TYPE_RESOLVE_ASSIGNMENT_RHS(
        RHS, logic, driver_of_input, input_port_wire, parser_state
    )
    text += (
        "     "
        + GET_LHS(output_port_wire, logic, parser_state)
        + " := "
        + TYPE_RESOLVED_RHS
        + vhdl_ref_str
        + ";\n"
    )

    return text


def GET_VHDL_FUNC_ENTITY_CONNECTION_TEXT(
    submodule_logic,
    submodule_inst,
    inst_name,
    logic,
    TimingParamsLookupTable,
    parser_state,
):
    rv = "     "
    # FUNC INSTANCE
    out_wire = submodule_inst + C_TO_LOGIC.SUBMODULE_MARKER + submodule_logic.outputs[0]
    rv += (
        GET_LHS(out_wire, logic, parser_state)
        + " := "
        + submodule_logic.func_name
        + "(\n"
    )
    for in_port in submodule_logic.inputs:
        in_wire = submodule_inst + C_TO_LOGIC.SUBMODULE_MARKER + in_port
        driver_of_input = logic.wire_driven_by[in_wire]
        RHS = GET_RHS(
            driver_of_input, inst_name, logic, parser_state, TimingParamsLookupTable
        )
        TYPE_RESOLVED_RHS = TYPE_RESOLVE_ASSIGNMENT_RHS(
            RHS, logic, driver_of_input, in_wire, parser_state
        )
        rv += "     " + TYPE_RESOLVED_RHS + ",\n"
    # Remove last two chars
    rv = rv[0 : len(rv) - 2]
    rv += ");\n"

    return rv


def GET_CLOCK_CROSS_ENTITY_CONNECTION_TEXT(
    submodule_logic,
    submodule_inst,
    inst_name,
    logic,
    TimingParamsLookupTable,
    parser_state,
):
    # Use logic to write vhdl
    timing_params = TimingParamsLookupTable[inst_name]
    text = ""

    var_name = C_TO_LOGIC.CLK_CROSS_FUNC_TO_VAR_NAME(submodule_logic.func_name)
    clk_cross_info = parser_state.clk_cross_var_info[var_name]

    if C_TO_LOGIC.LOGIC_NEEDS_CLOCK_ENABLE(submodule_logic, parser_state):
        text += "     -- Clock enable" + "\n"
        ce_port_wire = (
            submodule_inst + C_TO_LOGIC.SUBMODULE_MARKER + C_TO_LOGIC.CLOCK_ENABLE_NAME
        )
        text += (
            "     module_to_global."
            + submodule_logic.func_name
            + "_"
            + C_TO_LOGIC.CLOCK_ENABLE_NAME
            + " <= "
            + GET_WRITE_PIPE_WIRE_VHDL(ce_port_wire, logic, parser_state)
            + ";\n"
        )

    if len(submodule_logic.inputs) > 0:
        text += "     -- Inputs" + "\n"
    for input_port in submodule_logic.inputs:
        input_port_wire = submodule_inst + C_TO_LOGIC.SUBMODULE_MARKER + input_port
        text += (
            "     module_to_global."
            + submodule_logic.func_name
            + "_"
            + input_port
            + " <= "
            + GET_WRITE_PIPE_WIRE_VHDL(input_port_wire, logic, parser_state)
            + ";\n"
        )

    if len(submodule_logic.outputs) > 0:
        text += "     -- Outputs" + "\n"
    for output_port in submodule_logic.outputs:
        output_port_wire = submodule_inst + C_TO_LOGIC.SUBMODULE_MARKER + output_port
        text += (
            "     "
            + GET_WRITE_PIPE_WIRE_VHDL(output_port_wire, logic, parser_state)
            + " := global_to_module."
            + submodule_logic.func_name
            + "_"
            + output_port
            + ";\n"
        )

    return text


def GET_NORMAL_ENTITY_CONNECTION_TEXT(
    submodule_logic,
    submodule_inst,
    inst_name,
    logic,
    TimingParamsLookupTable,
    parser_state,
    submodule_latency_from_container_logic,
):
    # Use logic to write vhdl
    timing_params = TimingParamsLookupTable[inst_name]
    text = ""

    # Maybe drive clock enable
    if C_TO_LOGIC.LOGIC_NEEDS_CLOCK_ENABLE(submodule_logic, parser_state):
        text += "     -- Clock enable" + "\n"
        ce_port_wire = (
            submodule_inst + C_TO_LOGIC.SUBMODULE_MARKER + C_TO_LOGIC.CLOCK_ENABLE_NAME
        )
        text += (
            "     "
            + WIRE_TO_VHDL_NAME(ce_port_wire, logic)
            + " <= "
            + GET_WRITE_PIPE_WIRE_VHDL(ce_port_wire, logic, parser_state)
            + ";\n"
        )

    # Drive input ports
    text += "     -- Inputs" + "\n"
    for input_port in submodule_logic.inputs:
        input_port_wire = submodule_inst + C_TO_LOGIC.SUBMODULE_MARKER + input_port
        text += (
            "     "
            + WIRE_TO_VHDL_NAME(input_port_wire, logic)
            + " <= "
            + GET_WRITE_PIPE_WIRE_VHDL(input_port_wire, logic, parser_state)
            + ";\n"
        )

    # Only do output connection now if zero clk
    if submodule_latency_from_container_logic == 0:
        text += "     -- Outputs" + "\n"
        for output_port in submodule_logic.outputs:
            output_port_wire = (
                submodule_inst + C_TO_LOGIC.SUBMODULE_MARKER + output_port
            )
            text += (
                "     "
                + GET_WRITE_PIPE_WIRE_VHDL(output_port_wire, logic, parser_state)
                + " := "
                + WIRE_TO_VHDL_NAME(output_port_wire, logic)
                + ";\n"
            )

    return text


def GET_TOP_ENTITY_NAME(
    parser_state, multimain_timing_params, inst_name=None, is_final_top=False
):
    if inst_name:
        Logic = parser_state.LogicInstLookupTable[inst_name]
        top_entity_name = (
            GET_ENTITY_NAME(
                inst_name,
                Logic,
                multimain_timing_params.TimingParamsLookupTable,
                parser_state,
            )
            + "_top"
        )
    else:
        if is_final_top:
            top_entity_name = "top"
        else:
            # Hash for multi main is just hash of main pipes
            hash_ext = multimain_timing_params.GET_HASH_EXT(parser_state)
            # Entity and file name
            top_entity_name = "top" + hash_ext

    return top_entity_name


# FUCK? Really need to pull latency calculation out of pipeline map and file names and wtf help
def GET_ENTITY_NAME(inst_name, Logic, TimingParamsLookupTable, parser_state):
    # Sanity check?
    if Logic.is_vhdl_func or Logic.is_vhdl_expr:
        print("Why entity for vhdl func?")
        print(0 / 0)
        sys.exit(-1)

    timing_params = TimingParamsLookupTable[inst_name]
    latency = timing_params.GET_TOTAL_LATENCY(parser_state, TimingParamsLookupTable)
    return (
        Logic.func_name
        + "_"
        + str(latency)
        + "CLK"
        + timing_params.GET_HASH_EXT(TimingParamsLookupTable, parser_state)
    )


def C_ARRAY_TYPE_STR_TO_VHDL_TYPE_STR(c_array_type_str):
    # Just replace brackets with _
    # And add array
    c_array_type_str = c_array_type_str.replace("]", "")
    vhdl_type = c_array_type_str.replace("[", "_")
    # Like fuck it for now, dont think about it
    return vhdl_type


def C_TYPE_STR_TO_VHDL_TYPE_STR(c_type_str, parser_state):
    # Check for int types
    if C_TYPE_IS_INT_N(c_type_str):
        # Get bit width
        width = GET_WIDTH_FROM_C_TYPE_STR(parser_state, c_type_str)
        return "signed(" + str(width - 1) + " downto 0)"
    elif C_TYPE_IS_UINT_N(c_type_str):
        # Get bit width
        width = GET_WIDTH_FROM_C_TYPE_STR(parser_state, c_type_str)
        return "unsigned(" + str(width - 1) + " downto 0)"
    elif c_type_str == C_TO_LOGIC.BOOL_C_TYPE:
        return "unsigned(0 downto 0)"
    elif C_TO_LOGIC.C_TYPE_IS_FLOAT_TYPE(c_type_str):
        e, m = C_TO_LOGIC.C_FLOAT_E_M_TYPE_TO_E_M(c_type_str)
        return "std_logic_vector(" + str((1 + e + m) - 1) + " downto 0)"
    elif C_TO_LOGIC.C_TYPE_IS_STRUCT(c_type_str, parser_state):
        # Use same type from C
        return c_type_str
    elif C_TO_LOGIC.C_TYPE_IS_ENUM(c_type_str, parser_state):
        # Use same type from C
        return c_type_str
    elif C_TO_LOGIC.C_TYPE_IS_ARRAY(c_type_str):
        return C_ARRAY_TYPE_STR_TO_VHDL_TYPE_STR(c_type_str)
    else:
        print("Unknown VHDL type for C type: '" + c_type_str + "'")
        # print 0/0
        sys.exit(-1)


def C_TYPE_STR_TO_VHDL_SLV_LEN_STR(c_type_str, parser_state):
    width = GET_WIDTH_FROM_C_TYPE_STR(parser_state, c_type_str, allow_fail=True)
    if width is not None:
        return str(width)
    if C_TO_LOGIC.C_TYPE_IS_STRUCT(c_type_str, parser_state):
        return c_type_str + "_SLV_LEN"
    elif C_TO_LOGIC.C_TYPE_IS_ARRAY(c_type_str):
        vhdl_type = C_TYPE_STR_TO_VHDL_TYPE_STR(c_type_str, parser_state)
        return vhdl_type + "_SLV_LEN"
    else:
        print("Unknown VHDL slv len str for C type: '" + c_type_str + "'")
        sys.exit(-1)


# Oh boy lets recurse a bunch because otherwise is calculated in vhdl compile time fuck lazy past me
# Past me is like not so bad...
#   God? - The Dodos
def C_TYPE_STR_TO_VHDL_SLV_LEN_NUM(c_type_str, parser_state):
    width = GET_WIDTH_FROM_C_TYPE_STR(parser_state, c_type_str, allow_fail=True)
    if width is not None:
        return width
    if C_TO_LOGIC.C_TYPE_IS_STRUCT(c_type_str, parser_state):
        width = 0
        field_type_dict = parser_state.struct_to_field_type_dict[c_type_str]
        for field in field_type_dict:
            field_c_type = field_type_dict[field]
            field_width = C_TYPE_STR_TO_VHDL_SLV_LEN_NUM(field_c_type, parser_state)
            width = width + field_width
        return width
    elif C_TO_LOGIC.C_TYPE_IS_ARRAY(c_type_str):
        elem_type, dims = C_TO_LOGIC.C_ARRAY_TYPE_TO_ELEM_TYPE_AND_DIMS(c_type_str)
        elem_slv_width = C_TYPE_STR_TO_VHDL_SLV_LEN_NUM(elem_type, parser_state)
        width = elem_slv_width
        for dim in dims:
            width = width * dim
        return width
    else:
        print("Unknown VHDL slv len value for C type: '" + c_type_str + "'")
        sys.exit(-1)


def C_TYPE_STR_TO_VHDL_NULL_STR(c_type_str, parser_state):
    # Check for int types
    if C_TYPE_IS_INT_N(c_type_str):
        width = GET_WIDTH_FROM_C_N_BITS_INT_TYPE_STR(c_type_str)
        return f"to_signed(0, {width})"
    elif C_TYPE_IS_UINT_N(c_type_str):
        width = GET_WIDTH_FROM_C_N_BITS_INT_TYPE_STR(c_type_str)
        return f"to_unsigned(0, {width})"
    elif C_TO_LOGIC.C_TYPE_IS_FLOAT_TYPE(c_type_str):
        e, m = C_TO_LOGIC.C_FLOAT_E_M_TYPE_TO_E_M(c_type_str)
        width = 1 + e + m
        return f"std_logic_vector(to_unsigned(0, {width}))"
    elif C_TO_LOGIC.C_TYPE_IS_STRUCT(c_type_str, parser_state):
        # Use same type from C
        return c_type_str + "_NULL"
    elif C_TO_LOGIC.C_TYPE_IS_ENUM(c_type_str, parser_state):
        # Null is always first,left value
        return c_type_str + "'left"
    elif C_TO_LOGIC.C_TYPE_IS_ARRAY(c_type_str):
        elem_type, dims = C_TO_LOGIC.C_ARRAY_TYPE_TO_ELEM_TYPE_AND_DIMS(c_type_str)
        text = ""
        for dim in dims:
            text += "(others => "
        # Null type
        elem_null = C_TYPE_STR_TO_VHDL_NULL_STR(elem_type, parser_state)
        text += elem_null
        # Close parens
        for dim in dims:
            text += ")"
        return text
    else:
        print("Unknown VHDL null str for C type: '" + c_type_str + "'")
        print(0 / 0)
        sys.exit(-1)
