

================================================================
== Vitis HLS Report for 'decision_function_19'
================================================================
* Date:           Tue Mar 11 16:16:35 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  30.000 ns|  30.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_15_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_15_val" [firmware/BDT.h:86]   --->   Operation 8 'read' 'x_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_14_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_14_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_13_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_13_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_12_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_12_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_11_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_11_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_10_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_10_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_7_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_7_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_5_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_5_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_4_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_4_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_3_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_3_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_2_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_2_val" [firmware/BDT.h:86]   --->   Operation 18 'read' 'x_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.h:86]   --->   Operation 19 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_0_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_0_val" [firmware/BDT.h:86]   --->   Operation 20 'read' 'x_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_10_val_read, i18 951" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln86_539 = icmp_slt  i18 %x_0_val_read, i18 2234" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_539' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln86_540 = icmp_slt  i18 %x_15_val_read, i18 784" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_540' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln86_541 = icmp_slt  i18 %x_1_val_read, i18 258920" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_541' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln86_542 = icmp_slt  i18 %x_3_val_read, i18 1481" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_542' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln86_543 = icmp_slt  i18 %x_15_val_read, i18 261747" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_543' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_544 = icmp_slt  i18 %x_2_val_read, i18 261429" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_544' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_545 = icmp_slt  i18 %x_5_val_read, i18 261511" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_545' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_546 = icmp_slt  i18 %x_0_val_read, i18 1027" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_546' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_547 = icmp_slt  i18 %x_15_val_read, i18 261086" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_547' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_548 = icmp_slt  i18 %x_13_val_read, i18 1019" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_548' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_549 = icmp_slt  i18 %x_14_val_read, i18 7" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_549' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_550 = icmp_slt  i18 %x_5_val_read, i18 261505" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_550' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_551 = icmp_slt  i18 %x_14_val_read, i18 261339" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_551' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_552 = icmp_slt  i18 %x_1_val_read, i18 256134" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_552' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_553 = icmp_slt  i18 %x_15_val_read, i18 261936" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_553' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_554 = icmp_slt  i18 %x_2_val_read, i18 261198" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_554' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_555 = icmp_slt  i18 %x_15_val_read, i18 261370" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_555' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_556 = icmp_slt  i18 %x_1_val_read, i18 259468" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_556' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_557 = icmp_slt  i18 %x_7_val_read, i18 4520" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_557' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_558 = icmp_slt  i18 %x_11_val_read, i18 468" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_558' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_559 = icmp_slt  i18 %x_5_val_read, i18 261518" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_559' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_560 = icmp_slt  i18 %x_1_val_read, i18 743" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_560' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_561 = icmp_slt  i18 %x_3_val_read, i18 35" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_561' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_562 = icmp_slt  i18 %x_12_val_read, i18 842" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_562' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_563 = icmp_slt  i18 %x_14_val_read, i18 261272" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_563' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_564 = icmp_slt  i18 %x_10_val_read, i18 1294" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_564' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_565 = icmp_slt  i18 %x_4_val_read, i18 261761" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_565' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_539, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 49 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.94>
ST_2 : Operation 50 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 50 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_261 = xor i1 %icmp_ln86_539, i1 1" [firmware/BDT.h:104]   --->   Operation 51 'xor' 'xor_ln104_261' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_261" [firmware/BDT.h:104]   --->   Operation 52 'and' 'and_ln104' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.97ns)   --->   "%and_ln102_518 = and i1 %icmp_ln86_541, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 53 'and' 'and_ln102_518' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_110)   --->   "%xor_ln104_263 = xor i1 %icmp_ln86_541, i1 1" [firmware/BDT.h:104]   --->   Operation 54 'xor' 'xor_ln104_263' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_110 = and i1 %and_ln102, i1 %xor_ln104_263" [firmware/BDT.h:104]   --->   Operation 55 'and' 'and_ln104_110' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.97ns)   --->   "%and_ln102_519 = and i1 %icmp_ln86_542, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 56 'and' 'and_ln102_519' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_111)   --->   "%xor_ln104_264 = xor i1 %icmp_ln86_542, i1 1" [firmware/BDT.h:104]   --->   Operation 57 'xor' 'xor_ln104_264' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_111 = and i1 %and_ln104, i1 %xor_ln104_264" [firmware/BDT.h:104]   --->   Operation 58 'and' 'and_ln104_111' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.97ns)   --->   "%and_ln102_522 = and i1 %icmp_ln86_545, i1 %and_ln102_518" [firmware/BDT.h:102]   --->   Operation 59 'and' 'and_ln102_522' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.97ns)   --->   "%and_ln102_523 = and i1 %icmp_ln86_546, i1 %and_ln104_110" [firmware/BDT.h:102]   --->   Operation 60 'and' 'and_ln102_523' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%and_ln102_529 = and i1 %icmp_ln86_552, i1 %and_ln102_522" [firmware/BDT.h:102]   --->   Operation 61 'and' 'and_ln102_529' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%or_ln117 = or i1 %and_ln104_111, i1 %and_ln102_529" [firmware/BDT.h:117]   --->   Operation 62 'or' 'or_ln117' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%or_ln117_524 = or i1 %icmp_ln86_539, i1 %xor_ln104" [firmware/BDT.h:117]   --->   Operation 63 'or' 'or_ln117_524' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%or_ln117_525 = or i1 %icmp_ln86_542, i1 %or_ln117_524" [firmware/BDT.h:117]   --->   Operation 64 'or' 'or_ln117_525' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%zext_ln117 = zext i1 %or_ln117_525" [firmware/BDT.h:117]   --->   Operation 65 'zext' 'zext_ln117' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.97ns)   --->   "%or_ln117_499 = or i1 %and_ln104_111, i1 %and_ln102_522" [firmware/BDT.h:117]   --->   Operation 66 'or' 'or_ln117_499' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 67 'select' 'select_ln117' <Predicate = (icmp_ln86)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.97ns)   --->   "%or_ln117_501 = or i1 %and_ln104_111, i1 %and_ln102_518" [firmware/BDT.h:117]   --->   Operation 68 'or' 'or_ln117_501' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.97ns)   --->   "%or_ln117_505 = or i1 %and_ln104_111, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 69 'or' 'or_ln117_505' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 70 [1/1] (0.97ns)   --->   "%and_ln102_517 = and i1 %icmp_ln86_540, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 70 'and' 'and_ln102_517' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_109)   --->   "%xor_ln104_262 = xor i1 %icmp_ln86_540, i1 1" [firmware/BDT.h:104]   --->   Operation 71 'xor' 'xor_ln104_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_109 = and i1 %xor_ln104_262, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 72 'and' 'and_ln104_109' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.97ns)   --->   "%and_ln102_520 = and i1 %icmp_ln86_543, i1 %and_ln102_517" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_520' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_521)   --->   "%xor_ln104_267 = xor i1 %icmp_ln86_545, i1 1" [firmware/BDT.h:104]   --->   Operation 74 'xor' 'xor_ln104_267' <Predicate = (icmp_ln86 & or_ln117_501 & or_ln117_505)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_526)   --->   "%xor_ln104_268 = xor i1 %icmp_ln86_546, i1 1" [firmware/BDT.h:104]   --->   Operation 75 'xor' 'xor_ln104_268' <Predicate = (icmp_ln86 & or_ln117_505)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.97ns)   --->   "%and_ln102_524 = and i1 %icmp_ln86_547, i1 %and_ln102_519" [firmware/BDT.h:102]   --->   Operation 76 'and' 'and_ln102_524' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_521)   --->   "%and_ln102_543 = and i1 %icmp_ln86_553, i1 %xor_ln104_267" [firmware/BDT.h:102]   --->   Operation 77 'and' 'and_ln102_543' <Predicate = (icmp_ln86 & or_ln117_501 & or_ln117_505)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_521)   --->   "%and_ln102_530 = and i1 %and_ln102_543, i1 %and_ln102_518" [firmware/BDT.h:102]   --->   Operation 78 'and' 'and_ln102_530' <Predicate = (icmp_ln86 & or_ln117_501 & or_ln117_505)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_524)   --->   "%and_ln102_531 = and i1 %icmp_ln86_554, i1 %and_ln102_523" [firmware/BDT.h:102]   --->   Operation 79 'and' 'and_ln102_531' <Predicate = (icmp_ln86 & or_ln117_505)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_526)   --->   "%and_ln102_544 = and i1 %icmp_ln86_555, i1 %xor_ln104_268" [firmware/BDT.h:102]   --->   Operation 80 'and' 'and_ln102_544' <Predicate = (icmp_ln86 & or_ln117_505)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_526)   --->   "%and_ln102_532 = and i1 %and_ln102_544, i1 %and_ln104_110" [firmware/BDT.h:102]   --->   Operation 81 'and' 'and_ln102_532' <Predicate = (icmp_ln86 & or_ln117_505)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_521)   --->   "%or_ln117_500 = or i1 %or_ln117_499, i1 %and_ln102_530" [firmware/BDT.h:117]   --->   Operation 82 'or' 'or_ln117_500' <Predicate = (icmp_ln86 & or_ln117_501 & or_ln117_505)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_521)   --->   "%select_ln117_520 = select i1 %or_ln117_499, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 83 'select' 'select_ln117_520' <Predicate = (icmp_ln86 & or_ln117_501 & or_ln117_505)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_521)   --->   "%zext_ln117_58 = zext i2 %select_ln117_520" [firmware/BDT.h:117]   --->   Operation 84 'zext' 'zext_ln117_58' <Predicate = (icmp_ln86 & or_ln117_501 & or_ln117_505)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_521 = select i1 %or_ln117_500, i3 %zext_ln117_58, i3 4" [firmware/BDT.h:117]   --->   Operation 85 'select' 'select_ln117_521' <Predicate = (icmp_ln86 & or_ln117_501 & or_ln117_505)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_524)   --->   "%or_ln117_502 = or i1 %or_ln117_501, i1 %and_ln102_531" [firmware/BDT.h:117]   --->   Operation 86 'or' 'or_ln117_502' <Predicate = (icmp_ln86 & or_ln117_505)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_524)   --->   "%select_ln117_522 = select i1 %or_ln117_501, i3 %select_ln117_521, i3 5" [firmware/BDT.h:117]   --->   Operation 87 'select' 'select_ln117_522' <Predicate = (icmp_ln86 & or_ln117_505)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.97ns)   --->   "%or_ln117_503 = or i1 %or_ln117_501, i1 %and_ln102_523" [firmware/BDT.h:117]   --->   Operation 88 'or' 'or_ln117_503' <Predicate = (icmp_ln86 & or_ln117_505)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_524)   --->   "%select_ln117_523 = select i1 %or_ln117_502, i3 %select_ln117_522, i3 6" [firmware/BDT.h:117]   --->   Operation 89 'select' 'select_ln117_523' <Predicate = (icmp_ln86 & or_ln117_505)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_526)   --->   "%or_ln117_504 = or i1 %or_ln117_503, i1 %and_ln102_532" [firmware/BDT.h:117]   --->   Operation 90 'or' 'or_ln117_504' <Predicate = (icmp_ln86 & or_ln117_505)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_524 = select i1 %or_ln117_503, i3 %select_ln117_523, i3 7" [firmware/BDT.h:117]   --->   Operation 91 'select' 'select_ln117_524' <Predicate = (icmp_ln86 & or_ln117_505)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_526)   --->   "%zext_ln117_59 = zext i3 %select_ln117_524" [firmware/BDT.h:117]   --->   Operation 92 'zext' 'zext_ln117_59' <Predicate = (icmp_ln86 & or_ln117_505)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_526)   --->   "%select_ln117_525 = select i1 %or_ln117_504, i4 %zext_ln117_59, i4 8" [firmware/BDT.h:117]   --->   Operation 93 'select' 'select_ln117_525' <Predicate = (icmp_ln86 & or_ln117_505)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_526 = select i1 %or_ln117_505, i4 %select_ln117_525, i4 9" [firmware/BDT.h:117]   --->   Operation 94 'select' 'select_ln117_526' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.97ns)   --->   "%or_ln117_507 = or i1 %or_ln117_505, i1 %and_ln102_524" [firmware/BDT.h:117]   --->   Operation 95 'or' 'or_ln117_507' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_112)   --->   "%xor_ln104_265 = xor i1 %icmp_ln86_543, i1 1" [firmware/BDT.h:104]   --->   Operation 96 'xor' 'xor_ln104_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_112 = and i1 %and_ln102_517, i1 %xor_ln104_265" [firmware/BDT.h:104]   --->   Operation 97 'and' 'and_ln104_112' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_530)   --->   "%xor_ln104_269 = xor i1 %icmp_ln86_547, i1 1" [firmware/BDT.h:104]   --->   Operation 98 'xor' 'xor_ln104_269' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.97ns)   --->   "%and_ln102_525 = and i1 %icmp_ln86_548, i1 %and_ln102_520" [firmware/BDT.h:102]   --->   Operation 99 'and' 'and_ln102_525' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.97ns)   --->   "%and_ln102_526 = and i1 %icmp_ln86_549, i1 %and_ln104_112" [firmware/BDT.h:102]   --->   Operation 100 'and' 'and_ln102_526' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_528)   --->   "%and_ln102_533 = and i1 %icmp_ln86_556, i1 %and_ln102_524" [firmware/BDT.h:102]   --->   Operation 101 'and' 'and_ln102_533' <Predicate = (icmp_ln86 & or_ln117_507)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_530)   --->   "%and_ln102_545 = and i1 %icmp_ln86_557, i1 %xor_ln104_269" [firmware/BDT.h:102]   --->   Operation 102 'and' 'and_ln102_545' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_530)   --->   "%and_ln102_534 = and i1 %and_ln102_545, i1 %and_ln102_519" [firmware/BDT.h:102]   --->   Operation 103 'and' 'and_ln102_534' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_532)   --->   "%and_ln102_535 = and i1 %icmp_ln86_558, i1 %and_ln102_525" [firmware/BDT.h:102]   --->   Operation 104 'and' 'and_ln102_535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_528)   --->   "%or_ln117_506 = or i1 %or_ln117_505, i1 %and_ln102_533" [firmware/BDT.h:117]   --->   Operation 105 'or' 'or_ln117_506' <Predicate = (icmp_ln86 & or_ln117_507)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_528)   --->   "%select_ln117_527 = select i1 %or_ln117_506, i4 %select_ln117_526, i4 10" [firmware/BDT.h:117]   --->   Operation 106 'select' 'select_ln117_527' <Predicate = (icmp_ln86 & or_ln117_507)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_530)   --->   "%or_ln117_508 = or i1 %or_ln117_507, i1 %and_ln102_534" [firmware/BDT.h:117]   --->   Operation 107 'or' 'or_ln117_508' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_528 = select i1 %or_ln117_507, i4 %select_ln117_527, i4 11" [firmware/BDT.h:117]   --->   Operation 108 'select' 'select_ln117_528' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_530)   --->   "%select_ln117_529 = select i1 %or_ln117_508, i4 %select_ln117_528, i4 12" [firmware/BDT.h:117]   --->   Operation 109 'select' 'select_ln117_529' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_532)   --->   "%or_ln117_509 = or i1 %icmp_ln86, i1 %and_ln102_535" [firmware/BDT.h:117]   --->   Operation 110 'or' 'or_ln117_509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_530 = select i1 %icmp_ln86, i4 %select_ln117_529, i4 13" [firmware/BDT.h:117]   --->   Operation 111 'select' 'select_ln117_530' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.97ns)   --->   "%or_ln117_510 = or i1 %icmp_ln86, i1 %and_ln102_525" [firmware/BDT.h:117]   --->   Operation 112 'or' 'or_ln117_510' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_532)   --->   "%select_ln117_531 = select i1 %or_ln117_509, i4 %select_ln117_530, i4 14" [firmware/BDT.h:117]   --->   Operation 113 'select' 'select_ln117_531' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_532 = select i1 %or_ln117_510, i4 %select_ln117_531, i4 15" [firmware/BDT.h:117]   --->   Operation 114 'select' 'select_ln117_532' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.97ns)   --->   "%or_ln117_512 = or i1 %icmp_ln86, i1 %and_ln102_520" [firmware/BDT.h:117]   --->   Operation 115 'or' 'or_ln117_512' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.97ns)   --->   "%or_ln117_516 = or i1 %icmp_ln86, i1 %and_ln102_517" [firmware/BDT.h:117]   --->   Operation 116 'or' 'or_ln117_516' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 117 [1/1] (0.97ns)   --->   "%and_ln102_521 = and i1 %icmp_ln86_544, i1 %and_ln104_109" [firmware/BDT.h:102]   --->   Operation 117 'and' 'and_ln102_521' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_113)   --->   "%xor_ln104_266 = xor i1 %icmp_ln86_544, i1 1" [firmware/BDT.h:104]   --->   Operation 118 'xor' 'xor_ln104_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_113 = and i1 %and_ln104_109, i1 %xor_ln104_266" [firmware/BDT.h:104]   --->   Operation 119 'and' 'and_ln104_113' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_534)   --->   "%xor_ln104_270 = xor i1 %icmp_ln86_548, i1 1" [firmware/BDT.h:104]   --->   Operation 120 'xor' 'xor_ln104_270' <Predicate = (or_ln117_512 & or_ln117_516)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_538)   --->   "%xor_ln104_271 = xor i1 %icmp_ln86_549, i1 1" [firmware/BDT.h:104]   --->   Operation 121 'xor' 'xor_ln104_271' <Predicate = (or_ln117_516)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.97ns)   --->   "%and_ln102_527 = and i1 %icmp_ln86_550, i1 %and_ln102_521" [firmware/BDT.h:102]   --->   Operation 122 'and' 'and_ln102_527' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_534)   --->   "%and_ln102_546 = and i1 %icmp_ln86_559, i1 %xor_ln104_270" [firmware/BDT.h:102]   --->   Operation 123 'and' 'and_ln102_546' <Predicate = (or_ln117_512 & or_ln117_516)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_534)   --->   "%and_ln102_536 = and i1 %and_ln102_546, i1 %and_ln102_520" [firmware/BDT.h:102]   --->   Operation 124 'and' 'and_ln102_536' <Predicate = (or_ln117_512 & or_ln117_516)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_536)   --->   "%and_ln102_537 = and i1 %icmp_ln86_560, i1 %and_ln102_526" [firmware/BDT.h:102]   --->   Operation 125 'and' 'and_ln102_537' <Predicate = (or_ln117_516)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_538)   --->   "%and_ln102_547 = and i1 %icmp_ln86_561, i1 %xor_ln104_271" [firmware/BDT.h:102]   --->   Operation 126 'and' 'and_ln102_547' <Predicate = (or_ln117_516)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_538)   --->   "%and_ln102_538 = and i1 %and_ln102_547, i1 %and_ln104_112" [firmware/BDT.h:102]   --->   Operation 127 'and' 'and_ln102_538' <Predicate = (or_ln117_516)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_534)   --->   "%or_ln117_511 = or i1 %or_ln117_510, i1 %and_ln102_536" [firmware/BDT.h:117]   --->   Operation 128 'or' 'or_ln117_511' <Predicate = (or_ln117_512 & or_ln117_516)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_534)   --->   "%zext_ln117_60 = zext i4 %select_ln117_532" [firmware/BDT.h:117]   --->   Operation 129 'zext' 'zext_ln117_60' <Predicate = (or_ln117_512 & or_ln117_516)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_534)   --->   "%select_ln117_533 = select i1 %or_ln117_511, i5 %zext_ln117_60, i5 16" [firmware/BDT.h:117]   --->   Operation 130 'select' 'select_ln117_533' <Predicate = (or_ln117_512 & or_ln117_516)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_536)   --->   "%or_ln117_513 = or i1 %or_ln117_512, i1 %and_ln102_537" [firmware/BDT.h:117]   --->   Operation 131 'or' 'or_ln117_513' <Predicate = (or_ln117_516)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_534 = select i1 %or_ln117_512, i5 %select_ln117_533, i5 17" [firmware/BDT.h:117]   --->   Operation 132 'select' 'select_ln117_534' <Predicate = (or_ln117_516)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.97ns)   --->   "%or_ln117_514 = or i1 %or_ln117_512, i1 %and_ln102_526" [firmware/BDT.h:117]   --->   Operation 133 'or' 'or_ln117_514' <Predicate = (or_ln117_516)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_536)   --->   "%select_ln117_535 = select i1 %or_ln117_513, i5 %select_ln117_534, i5 18" [firmware/BDT.h:117]   --->   Operation 134 'select' 'select_ln117_535' <Predicate = (or_ln117_516)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_538)   --->   "%or_ln117_515 = or i1 %or_ln117_514, i1 %and_ln102_538" [firmware/BDT.h:117]   --->   Operation 135 'or' 'or_ln117_515' <Predicate = (or_ln117_516)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_536 = select i1 %or_ln117_514, i5 %select_ln117_535, i5 19" [firmware/BDT.h:117]   --->   Operation 136 'select' 'select_ln117_536' <Predicate = (or_ln117_516)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_538)   --->   "%select_ln117_537 = select i1 %or_ln117_515, i5 %select_ln117_536, i5 20" [firmware/BDT.h:117]   --->   Operation 137 'select' 'select_ln117_537' <Predicate = (or_ln117_516)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_538 = select i1 %or_ln117_516, i5 %select_ln117_537, i5 21" [firmware/BDT.h:117]   --->   Operation 138 'select' 'select_ln117_538' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.97ns)   --->   "%or_ln117_518 = or i1 %or_ln117_516, i1 %and_ln102_527" [firmware/BDT.h:117]   --->   Operation 139 'or' 'or_ln117_518' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_542)   --->   "%xor_ln104_272 = xor i1 %icmp_ln86_550, i1 1" [firmware/BDT.h:104]   --->   Operation 140 'xor' 'xor_ln104_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.97ns)   --->   "%and_ln102_528 = and i1 %icmp_ln86_551, i1 %and_ln104_113" [firmware/BDT.h:102]   --->   Operation 141 'and' 'and_ln102_528' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_540)   --->   "%and_ln102_539 = and i1 %icmp_ln86_562, i1 %and_ln102_527" [firmware/BDT.h:102]   --->   Operation 142 'and' 'and_ln102_539' <Predicate = (or_ln117_518)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_542)   --->   "%and_ln102_548 = and i1 %icmp_ln86_563, i1 %xor_ln104_272" [firmware/BDT.h:102]   --->   Operation 143 'and' 'and_ln102_548' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_542)   --->   "%and_ln102_540 = and i1 %and_ln102_548, i1 %and_ln102_521" [firmware/BDT.h:102]   --->   Operation 144 'and' 'and_ln102_540' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_544)   --->   "%and_ln102_541 = and i1 %icmp_ln86_564, i1 %and_ln102_528" [firmware/BDT.h:102]   --->   Operation 145 'and' 'and_ln102_541' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_540)   --->   "%or_ln117_517 = or i1 %or_ln117_516, i1 %and_ln102_539" [firmware/BDT.h:117]   --->   Operation 146 'or' 'or_ln117_517' <Predicate = (or_ln117_518)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_540)   --->   "%select_ln117_539 = select i1 %or_ln117_517, i5 %select_ln117_538, i5 22" [firmware/BDT.h:117]   --->   Operation 147 'select' 'select_ln117_539' <Predicate = (or_ln117_518)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_542)   --->   "%or_ln117_519 = or i1 %or_ln117_518, i1 %and_ln102_540" [firmware/BDT.h:117]   --->   Operation 148 'or' 'or_ln117_519' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_540 = select i1 %or_ln117_518, i5 %select_ln117_539, i5 23" [firmware/BDT.h:117]   --->   Operation 149 'select' 'select_ln117_540' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.97ns)   --->   "%or_ln117_520 = or i1 %or_ln117_516, i1 %and_ln102_521" [firmware/BDT.h:117]   --->   Operation 150 'or' 'or_ln117_520' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_542)   --->   "%select_ln117_541 = select i1 %or_ln117_519, i5 %select_ln117_540, i5 24" [firmware/BDT.h:117]   --->   Operation 151 'select' 'select_ln117_541' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_544)   --->   "%or_ln117_521 = or i1 %or_ln117_520, i1 %and_ln102_541" [firmware/BDT.h:117]   --->   Operation 152 'or' 'or_ln117_521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_542 = select i1 %or_ln117_520, i5 %select_ln117_541, i5 25" [firmware/BDT.h:117]   --->   Operation 153 'select' 'select_ln117_542' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.97ns)   --->   "%or_ln117_522 = or i1 %or_ln117_520, i1 %and_ln102_528" [firmware/BDT.h:117]   --->   Operation 154 'or' 'or_ln117_522' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_544)   --->   "%select_ln117_543 = select i1 %or_ln117_521, i5 %select_ln117_542, i5 26" [firmware/BDT.h:117]   --->   Operation 155 'select' 'select_ln117_543' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_544 = select i1 %or_ln117_522, i5 %select_ln117_543, i5 27" [firmware/BDT.h:117]   --->   Operation 156 'select' 'select_ln117_544' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.20>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 157 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_273 = xor i1 %icmp_ln86_551, i1 1" [firmware/BDT.h:104]   --->   Operation 158 'xor' 'xor_ln104_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_549 = and i1 %icmp_ln86_565, i1 %xor_ln104_273" [firmware/BDT.h:102]   --->   Operation 159 'and' 'and_ln102_549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_542 = and i1 %and_ln102_549, i1 %and_ln104_113" [firmware/BDT.h:102]   --->   Operation 160 'and' 'and_ln102_542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_523 = or i1 %or_ln117_522, i1 %and_ln102_542" [firmware/BDT.h:117]   --->   Operation 161 'or' 'or_ln117_523' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_545 = select i1 %or_ln117_523, i5 %select_ln117_544, i5 28" [firmware/BDT.h:117]   --->   Operation 162 'select' 'select_ln117_545' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (3.20ns) (out node of the LUT)   --->   "%agg_result = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.29i12.i12.i5, i5 0, i12 1152, i5 1, i12 3412, i5 2, i12 4043, i5 3, i12 3709, i5 4, i12 4072, i5 5, i12 4051, i5 6, i12 4093, i5 7, i12 4091, i5 8, i12 54, i5 9, i12 5, i5 10, i12 88, i5 11, i12 105, i5 12, i12 3466, i5 13, i12 3815, i5 14, i12 47, i5 15, i12 3, i5 16, i12 4027, i5 17, i12 38, i5 18, i12 146, i5 19, i12 3873, i5 20, i12 134, i5 21, i12 1924, i5 22, i12 297, i5 23, i12 3997, i5 24, i12 3781, i5 25, i12 889, i5 26, i12 193, i5 27, i12 3907, i5 28, i12 6, i12 0, i5 %select_ln117_545" [firmware/BDT.h:118]   --->   Operation 163 'sparsemux' 'agg_result' <Predicate = true> <Delay = 3.20> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result" [firmware/BDT.h:122]   --->   Operation 164 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('x_10_val_read', firmware/BDT.h:86) on port 'x_10_val' (firmware/BDT.h:86) [20]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [28]  (2.136 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [57]  (0.978 ns)

 <State 2>: 2.949ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_261', firmware/BDT.h:104) [58]  (0.000 ns)
	'and' operation 1 bit ('and_ln104', firmware/BDT.h:104) [59]  (0.978 ns)
	'and' operation 1 bit ('and_ln104_111', firmware/BDT.h:104) [68]  (0.978 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [110]  (0.000 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [115]  (0.993 ns)

 <State 3>: 2.997ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_267', firmware/BDT.h:104) [76]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_543', firmware/BDT.h:102) [90]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_530', firmware/BDT.h:102) [91]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_500', firmware/BDT.h:117) [116]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_521', firmware/BDT.h:117) [120]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_522', firmware/BDT.h:117) [122]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_523', firmware/BDT.h:117) [124]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_524', firmware/BDT.h:117) [126]  (0.980 ns)
	'select' operation 4 bit ('select_ln117_525', firmware/BDT.h:117) [129]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_526', firmware/BDT.h:117) [131]  (1.024 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_533', firmware/BDT.h:102) [95]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_506', firmware/BDT.h:117) [130]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_527', firmware/BDT.h:117) [133]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_528', firmware/BDT.h:117) [135]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_529', firmware/BDT.h:117) [136]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_530', firmware/BDT.h:117) [138]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_531', firmware/BDT.h:117) [140]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_532', firmware/BDT.h:117) [142]  (1.024 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_270', firmware/BDT.h:104) [82]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_546', firmware/BDT.h:102) [99]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_536', firmware/BDT.h:102) [100]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_511', firmware/BDT.h:117) [141]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_533', firmware/BDT.h:117) [145]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_534', firmware/BDT.h:117) [147]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_535', firmware/BDT.h:117) [149]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_536', firmware/BDT.h:117) [151]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_537', firmware/BDT.h:117) [153]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_538', firmware/BDT.h:117) [155]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_539', firmware/BDT.h:102) [104]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_517', firmware/BDT.h:117) [154]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_539', firmware/BDT.h:117) [157]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_540', firmware/BDT.h:117) [159]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_541', firmware/BDT.h:117) [161]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_542', firmware/BDT.h:117) [163]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_543', firmware/BDT.h:117) [165]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_544', firmware/BDT.h:117) [167]  (1.215 ns)

 <State 7>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_273', firmware/BDT.h:104) [88]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_549', firmware/BDT.h:102) [108]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_542', firmware/BDT.h:102) [109]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_523', firmware/BDT.h:117) [166]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_545', firmware/BDT.h:117) [168]  (0.000 ns)
	'sparsemux' operation 12 bit ('agg_result', firmware/BDT.h:118) [169]  (3.205 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
