IP Upgrade report for spw_ulight_nofifo
Wed May 24 22:49:28 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------+
; IP Upgrade Summary                                                             ;
+------------------------------+-------------------------------------------------+
; IP Components Upgrade Status ; Passed - Wed May 24 22:49:28 2017               ;
; Quartus Prime Version        ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                ; spw_ulight_nofifo                               ;
; Top-level Entity Name        ; spw_ulight_con                                  ;
; Family                       ; Cyclone V                                       ;
+------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                                                                                     ;
+-------------------+----------------+---------+---------------------------------------------------+------------------------+---------------------------------------------------+---------+
; Entity Name       ; Component Name ; Version ; Original Source File                              ; Generation File Path   ; New Source File                                   ; Message ;
+-------------------+----------------+---------+---------------------------------------------------+------------------------+---------------------------------------------------+---------+
; spw_ulight_nofifo ; Qsys           ; 16.1    ; spw_ulight_nofifo/synthesis/spw_ulight_nofifo.qip ; spw_ulight_nofifo.qsys ; spw_ulight_nofifo/synthesis/spw_ulight_nofifo.qip ;         ;
+-------------------+----------------+---------+---------------------------------------------------+------------------------+---------------------------------------------------+---------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "spw_ulight_nofifo.qsys" to "spw_ulight_nofifo.BAK.qsys"
Info (11902): Backing up file "spw_ulight_nofifo/synthesis/spw_ulight_nofifo.v" to "spw_ulight_nofifo.BAK.v"
Info (11837): Started upgrading IP component Qsys with file "spw_ulight_nofifo.qsys"
Info: 2017.05.24.22:46:07 Info: Starting to upgrade the IP cores in the Qsys system
Info: 2017.05.24.22:46:07 Info: Finished upgrading the ip cores
Info: 2017.05.24.22:46:40 Info: Saving generation log to /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo
Info: 2017.05.24.22:46:40 Info: Starting: Create simulation model
Info: 2017.05.24.22:46:41 Info: Loading altera_fpga_de0_nano
Info: 2017.05.24.22:46:41 Info: Reading input file
Info: 2017.05.24.22:46:41 Info: Adding MONITOR_A [altera_avalon_pio 17.0]
Info: 2017.05.24.22:46:41 Info: Parameterizing module MONITOR_A
Info: 2017.05.24.22:46:41 Info: Adding MONITOR_B [altera_avalon_pio 17.0]
Info: 2017.05.24.22:46:41 Info: Parameterizing module MONITOR_B
Info: 2017.05.24.22:46:41 Info: Adding auto_start [altera_avalon_pio 17.0]
Info: 2017.05.24.22:46:41 Info: Parameterizing module auto_start
Info: 2017.05.24.22:46:41 Info: Adding auto_start_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:46:41 Info: Parameterizing module auto_start_0
Info: 2017.05.24.22:46:41 Info: Adding clk_0 [clock_source 17.0]
Info: 2017.05.24.22:46:41 Info: Parameterizing module clk_0
Info: 2017.05.24.22:46:41 Info: Adding clock_sel [altera_avalon_pio 17.0]
Info: 2017.05.24.22:46:41 Info: Parameterizing module clock_sel
Info: 2017.05.24.22:46:41 Info: Adding credit_error_rx [altera_avalon_pio 17.0]
Info: 2017.05.24.22:46:41 Info: Parameterizing module credit_error_rx
Info: 2017.05.24.22:46:41 Info: Adding credit_error_rx_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:46:41 Info: Parameterizing module credit_error_rx_0
Info: 2017.05.24.22:46:41 Info: Adding data_en_to_w [altera_avalon_pio 17.0]
Info: 2017.05.24.22:46:41 Info: Parameterizing module data_en_to_w
Info: 2017.05.24.22:46:41 Info: Adding data_en_to_w_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:46:41 Info: Parameterizing module data_en_to_w_0
Info: 2017.05.24.22:46:41 Info: Adding data_rx_r [altera_avalon_pio 17.0]
Info: 2017.05.24.22:46:41 Info: Parameterizing module data_rx_r
Info: 2017.05.24.22:46:41 Info: Adding data_rx_r_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:46:41 Info: Parameterizing module data_rx_r_0
Info: 2017.05.24.22:46:41 Info: Adding data_rx_rd_en [altera_avalon_pio 17.0]
Info: 2017.05.24.22:46:41 Info: Parameterizing module data_rx_rd_en
Info: 2017.05.24.22:46:41 Info: Adding data_rx_ready_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:46:41 Info: Parameterizing module data_rx_ready_0
Info: 2017.05.24.22:46:41 Info: Adding data_tx_ready [altera_avalon_pio 17.0]
Info: 2017.05.24.22:46:41 Info: Parameterizing module data_tx_ready
Info: 2017.05.24.22:46:41 Info: Adding data_tx_ready_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:46:41 Info: Parameterizing module data_tx_ready_0
Info: 2017.05.24.22:46:41 Info: Adding data_tx_to_w [altera_avalon_pio 17.0]
Info: 2017.05.24.22:46:41 Info: Parameterizing module data_tx_to_w
Info: 2017.05.24.22:46:41 Info: Adding data_tx_to_w_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:46:41 Info: Parameterizing module data_tx_to_w_0
Info: 2017.05.24.22:46:41 Info: Adding fsm_info [altera_avalon_pio 17.0]
Info: 2017.05.24.22:46:41 Info: Parameterizing module fsm_info
Info: 2017.05.24.22:46:41 Info: Adding fsm_info_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:46:41 Info: Parameterizing module fsm_info_0
Info: 2017.05.24.22:46:41 Info: Adding hps_0 [altera_hps 17.0]
Info: 2017.05.24.22:46:41 Info: Parameterizing module hps_0
Info: 2017.05.24.22:46:41 Info: Adding led_fpga [altera_avalon_pio 17.0]
Info: 2017.05.24.22:46:41 Info: Parameterizing module led_fpga
Info: 2017.05.24.22:46:41 Info: Adding link_disable [altera_avalon_pio 17.0]
Info: 2017.05.24.22:46:41 Info: Parameterizing module link_disable
Info: 2017.05.24.22:46:41 Info: Adding link_disable_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:46:41 Info: Parameterizing module link_disable_0
Info: 2017.05.24.22:46:41 Info: Adding link_start [altera_avalon_pio 17.0]
Info: 2017.05.24.22:46:41 Info: Parameterizing module link_start
Info: 2017.05.24.22:46:41 Info: Adding link_start_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:46:41 Info: Parameterizing module link_start_0
Info: 2017.05.24.22:46:41 Info: Adding pll_tx [altera_pll 17.0]
Info: 2017.05.24.22:46:41 Info: Parameterizing module pll_tx
Info: 2017.05.24.22:46:41 Info: Adding send_fct_now [altera_avalon_pio 17.0]
Info: 2017.05.24.22:46:41 Info: Parameterizing module send_fct_now
Info: 2017.05.24.22:46:41 Info: Adding send_fct_now_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:46:41 Info: Parameterizing module send_fct_now_0
Info: 2017.05.24.22:46:41 Info: Adding timec_en_to_tx [altera_avalon_pio 17.0]
Info: 2017.05.24.22:46:41 Info: Parameterizing module timec_en_to_tx
Info: 2017.05.24.22:46:41 Info: Adding timec_en_to_tx_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:46:41 Info: Parameterizing module timec_en_to_tx_0
Info: 2017.05.24.22:46:41 Info: Adding timec_rx_r [altera_avalon_pio 17.0]
Info: 2017.05.24.22:46:41 Info: Parameterizing module timec_rx_r
Info: 2017.05.24.22:46:41 Info: Adding timec_rx_r_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:46:41 Info: Parameterizing module timec_rx_r_0
Info: 2017.05.24.22:46:41 Info: Adding timec_rx_ready [altera_avalon_pio 17.0]
Info: 2017.05.24.22:46:41 Info: Parameterizing module timec_rx_ready
Info: 2017.05.24.22:46:41 Info: Adding timec_rx_ready_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:46:41 Info: Parameterizing module timec_rx_ready_0
Info: 2017.05.24.22:46:41 Info: Adding timec_tx_ready [altera_avalon_pio 17.0]
Info: 2017.05.24.22:46:41 Info: Parameterizing module timec_tx_ready
Info: 2017.05.24.22:46:41 Info: Adding timec_tx_ready_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:46:41 Info: Parameterizing module timec_tx_ready_0
Info: 2017.05.24.22:46:41 Info: Adding timec_tx_to_w [altera_avalon_pio 17.0]
Info: 2017.05.24.22:46:41 Info: Parameterizing module timec_tx_to_w
Info: 2017.05.24.22:46:41 Info: Adding timec_tx_to_w_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:46:41 Info: Parameterizing module timec_tx_to_w_0
Info: 2017.05.24.22:46:41 Info: Building connections
Info: 2017.05.24.22:46:41 Info: Parameterizing connections
Info: 2017.05.24.22:46:41 Info: Validating
Info: 2017.05.24.22:46:48 Info: Done reading input file
Info: 2017.05.24.22:46:50 Info: spw_ulight_nofifo.MONITOR_A: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:46:50 Info: spw_ulight_nofifo.MONITOR_B: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:46:50 Info: spw_ulight_nofifo.data_rx_r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:46:50 Info: spw_ulight_nofifo.data_rx_r_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:46:50 Info: spw_ulight_nofifo.data_rx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:46:50 Info: spw_ulight_nofifo.data_tx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:46:50 Info: spw_ulight_nofifo.data_tx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:46:50 Info: spw_ulight_nofifo.fsm_info: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:46:50 Info: spw_ulight_nofifo.fsm_info_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:46:50 Info: spw_ulight_nofifo.hps_0: HPS Main PLL counter settings: n = 0  m = 36
Info: 2017.05.24.22:46:50 Info: spw_ulight_nofifo.hps_0: HPS peripherial PLL counter settings: n = 0  m = 19
Warning: 2017.05.24.22:46:50 Warning: spw_ulight_nofifo.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: 2017.05.24.22:46:50 Warning: spw_ulight_nofifo.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: 2017.05.24.22:46:50 Warning: spw_ulight_nofifo.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: 2017.05.24.22:46:50 Info: spw_ulight_nofifo.pll_tx: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: 2017.05.24.22:46:50 Warning: spw_ulight_nofifo.pll_tx: 'refclk1' is not the same frequency as 'refclk'. You must run Timequest at both frequencies to ensure timing closure
Warning: 2017.05.24.22:46:50 Warning: spw_ulight_nofifo.pll_tx: The period difference between refclk and refclk1 is greater than 20%, automatic clock loss detection will not work
Info: 2017.05.24.22:46:50 Info: spw_ulight_nofifo.pll_tx: Able to implement PLL with user settings
Warning: 2017.05.24.22:46:50 Warning: spw_ulight_nofifo.pll_tx.refclk1: Signal refclk1 has unknown type refclk1
Info: 2017.05.24.22:46:50 Info: spw_ulight_nofifo.timec_rx_r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:46:50 Info: spw_ulight_nofifo.timec_rx_r_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:46:50 Info: spw_ulight_nofifo.timec_rx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:46:50 Info: spw_ulight_nofifo.timec_rx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:46:50 Info: spw_ulight_nofifo.timec_tx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:46:50 Info: spw_ulight_nofifo.timec_tx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: 2017.05.24.22:46:50 Warning: spw_ulight_nofifo.hps_0: hps_0.memory must be exported, or connected to a matching conduit.
Info: 2017.05.24.22:46:53 Info: spw_ulight_nofifo: Generating spw_ulight_nofifo "spw_ulight_nofifo" for SIM_VERILOG
Warning: 2017.05.24.22:47:14 Warning: spw_ulight_nofifo: "No matching role found for clk_0:clk:clk_out (clk)"
Warning: 2017.05.24.22:47:14 Warning: spw_ulight_nofifo: "No matching role found for pll_tx:refclk1:refclk1 (refclk1)"
Info: 2017.05.24.22:47:18 Info: MONITOR_A: Starting RTL generation for module 'spw_ulight_nofifo_MONITOR_A'
Info: 2017.05.24.22:47:18 Info: MONITOR_A:   Generation command is [exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_MONITOR_A --dir=/tmp/alt7311_1370357107374289294.dir/0001_MONITOR_A_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0001_MONITOR_A_gen//spw_ulight_nofifo_MONITOR_A_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7311_1370357107374289294.dir/0001_MONITOR_A_gen
Info: 2017.05.24.22:47:20 Info: MONITOR_A: Done RTL generation for module 'spw_ulight_nofifo_MONITOR_A'
Info: 2017.05.24.22:47:20 Info: MONITOR_A: "spw_ulight_nofifo" instantiated altera_avalon_pio "MONITOR_A"
Info: 2017.05.24.22:47:20 Info: auto_start: Starting RTL generation for module 'spw_ulight_nofifo_auto_start'
Info: 2017.05.24.22:47:20 Info: auto_start:   Generation command is [exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_auto_start --dir=/tmp/alt7311_1370357107374289294.dir/0002_auto_start_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0002_auto_start_gen//spw_ulight_nofifo_auto_start_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7311_1370357107374289294.dir/0002_auto_start_gen
Info: 2017.05.24.22:47:20 Info: auto_start: Done RTL generation for module 'spw_ulight_nofifo_auto_start'
Info: 2017.05.24.22:47:20 Info: auto_start: "spw_ulight_nofifo" instantiated altera_avalon_pio "auto_start"
Info: 2017.05.24.22:47:20 Info: clock_sel: Starting RTL generation for module 'spw_ulight_nofifo_clock_sel'
Info: 2017.05.24.22:47:20 Info: clock_sel:   Generation command is [exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_clock_sel --dir=/tmp/alt7311_1370357107374289294.dir/0003_clock_sel_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0003_clock_sel_gen//spw_ulight_nofifo_clock_sel_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7311_1370357107374289294.dir/0003_clock_sel_gen
Info: 2017.05.24.22:47:20 Info: clock_sel: Done RTL generation for module 'spw_ulight_nofifo_clock_sel'
Info: 2017.05.24.22:47:20 Info: clock_sel: "spw_ulight_nofifo" instantiated altera_avalon_pio "clock_sel"
Info: 2017.05.24.22:47:20 Info: data_rx_r: Starting RTL generation for module 'spw_ulight_nofifo_data_rx_r'
Info: 2017.05.24.22:47:20 Info: data_rx_r:   Generation command is [exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_data_rx_r --dir=/tmp/alt7311_1370357107374289294.dir/0004_data_rx_r_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0004_data_rx_r_gen//spw_ulight_nofifo_data_rx_r_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7311_1370357107374289294.dir/0004_data_rx_r_gen
Info: 2017.05.24.22:47:20 Info: data_rx_r: Done RTL generation for module 'spw_ulight_nofifo_data_rx_r'
Info: 2017.05.24.22:47:20 Info: data_rx_r: "spw_ulight_nofifo" instantiated altera_avalon_pio "data_rx_r"
Info: 2017.05.24.22:47:20 Info: data_rx_ready_0: Starting RTL generation for module 'spw_ulight_nofifo_data_rx_ready_0'
Info: 2017.05.24.22:47:20 Info: data_rx_ready_0:   Generation command is [exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_data_rx_ready_0 --dir=/tmp/alt7311_1370357107374289294.dir/0005_data_rx_ready_0_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0005_data_rx_ready_0_gen//spw_ulight_nofifo_data_rx_ready_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7311_1370357107374289294.dir/0005_data_rx_ready_0_gen
Info: 2017.05.24.22:47:21 Info: data_rx_ready_0: Done RTL generation for module 'spw_ulight_nofifo_data_rx_ready_0'
Info: 2017.05.24.22:47:21 Info: data_rx_ready_0: "spw_ulight_nofifo" instantiated altera_avalon_pio "data_rx_ready_0"
Info: 2017.05.24.22:47:21 Info: data_tx_to_w: Starting RTL generation for module 'spw_ulight_nofifo_data_tx_to_w'
Info: 2017.05.24.22:47:21 Info: data_tx_to_w:   Generation command is [exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_data_tx_to_w --dir=/tmp/alt7311_1370357107374289294.dir/0006_data_tx_to_w_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0006_data_tx_to_w_gen//spw_ulight_nofifo_data_tx_to_w_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7311_1370357107374289294.dir/0006_data_tx_to_w_gen
Info: 2017.05.24.22:47:21 Info: data_tx_to_w: Done RTL generation for module 'spw_ulight_nofifo_data_tx_to_w'
Info: 2017.05.24.22:47:21 Info: data_tx_to_w: "spw_ulight_nofifo" instantiated altera_avalon_pio "data_tx_to_w"
Info: 2017.05.24.22:47:21 Info: fsm_info: Starting RTL generation for module 'spw_ulight_nofifo_fsm_info'
Info: 2017.05.24.22:47:21 Info: fsm_info:   Generation command is [exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_fsm_info --dir=/tmp/alt7311_1370357107374289294.dir/0007_fsm_info_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0007_fsm_info_gen//spw_ulight_nofifo_fsm_info_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7311_1370357107374289294.dir/0007_fsm_info_gen
Info: 2017.05.24.22:47:21 Info: fsm_info: Done RTL generation for module 'spw_ulight_nofifo_fsm_info'
Info: 2017.05.24.22:47:21 Info: fsm_info: "spw_ulight_nofifo" instantiated altera_avalon_pio "fsm_info"
Info: 2017.05.24.22:47:21 Info: hps_0: "Running  for module: hps_0"
Info: 2017.05.24.22:47:22 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 36
Info: 2017.05.24.22:47:22 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 19
Warning: 2017.05.24.22:47:22 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: 2017.05.24.22:47:23 Warning: hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: 2017.05.24.22:47:23 Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: 2017.05.24.22:47:23 Info: hps_0: "spw_ulight_nofifo" instantiated altera_hps "hps_0"
Info: 2017.05.24.22:47:23 Info: led_fpga: Starting RTL generation for module 'spw_ulight_nofifo_led_fpga'
Info: 2017.05.24.22:47:23 Info: led_fpga:   Generation command is [exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_led_fpga --dir=/tmp/alt7311_1370357107374289294.dir/0008_led_fpga_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0008_led_fpga_gen//spw_ulight_nofifo_led_fpga_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7311_1370357107374289294.dir/0008_led_fpga_gen
Info: 2017.05.24.22:47:23 Info: led_fpga: Done RTL generation for module 'spw_ulight_nofifo_led_fpga'
Info: 2017.05.24.22:47:23 Info: led_fpga: "spw_ulight_nofifo" instantiated altera_avalon_pio "led_fpga"
Info: 2017.05.24.22:47:23 Info: pll_tx: Generating simgen model
Info: 2017.05.24.22:47:46 Info: pll_tx: Simgen was successful
Info: 2017.05.24.22:47:46 Info: pll_tx: "spw_ulight_nofifo" instantiated altera_pll "pll_tx"
Info: 2017.05.24.22:47:46 Info: timec_rx_r: Starting RTL generation for module 'spw_ulight_nofifo_timec_rx_r'
Info: 2017.05.24.22:47:46 Info: timec_rx_r:   Generation command is [exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_timec_rx_r --dir=/tmp/alt7311_1370357107374289294.dir/0010_timec_rx_r_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0010_timec_rx_r_gen//spw_ulight_nofifo_timec_rx_r_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7311_1370357107374289294.dir/0010_timec_rx_r_gen
Info: 2017.05.24.22:47:46 Info: timec_rx_r: Done RTL generation for module 'spw_ulight_nofifo_timec_rx_r'
Info: 2017.05.24.22:47:46 Info: timec_rx_r: "spw_ulight_nofifo" instantiated altera_avalon_pio "timec_rx_r"
Info: 2017.05.24.22:47:46 Info: timec_tx_to_w: Starting RTL generation for module 'spw_ulight_nofifo_timec_tx_to_w'
Info: 2017.05.24.22:47:46 Info: timec_tx_to_w:   Generation command is [exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_timec_tx_to_w --dir=/tmp/alt7311_1370357107374289294.dir/0011_timec_tx_to_w_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0011_timec_tx_to_w_gen//spw_ulight_nofifo_timec_tx_to_w_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7311_1370357107374289294.dir/0011_timec_tx_to_w_gen
Info: 2017.05.24.22:47:46 Info: timec_tx_to_w: Done RTL generation for module 'spw_ulight_nofifo_timec_tx_to_w'
Info: 2017.05.24.22:47:46 Info: timec_tx_to_w: "spw_ulight_nofifo" instantiated altera_avalon_pio "timec_tx_to_w"
Info: 2017.05.24.22:47:49 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:47:49 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:47:49 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:47:49 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:47:49 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:47:49 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:47:49 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:47:49 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:47:49 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:47:50 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:47:50 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:47:50 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:47:50 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:47:50 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:47:50 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:47:50 Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:47:50 Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:47:50 Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:47:50 Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:47:50 Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:47:50 Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:47:50 Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:47:50 Info: avalon_st_adapter_022: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:47:50 Info: avalon_st_adapter_023: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:47:50 Info: avalon_st_adapter_024: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:47:51 Info: avalon_st_adapter_025: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:47:51 Info: avalon_st_adapter_026: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:47:51 Info: avalon_st_adapter_027: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:47:51 Info: avalon_st_adapter_028: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:47:51 Info: avalon_st_adapter_029: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:47:51 Info: avalon_st_adapter_030: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:47:51 Info: avalon_st_adapter_031: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:47:51 Info: avalon_st_adapter_032: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:47:51 Info: avalon_st_adapter_033: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:47:51 Info: avalon_st_adapter_034: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:47:51 Info: avalon_st_adapter_035: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:47:54 Info: mm_interconnect_0: "spw_ulight_nofifo" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2017.05.24.22:47:54 Info: rst_controller: "spw_ulight_nofifo" instantiated altera_reset_controller "rst_controller"
Info: 2017.05.24.22:47:54 Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: 2017.05.24.22:47:54 Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: 2017.05.24.22:47:54 Info: led_fpga_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "led_fpga_s1_translator"
Info: 2017.05.24.22:47:54 Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: 2017.05.24.22:47:54 Info: led_fpga_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "led_fpga_s1_agent"
Info: 2017.05.24.22:47:54 Info: led_fpga_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "led_fpga_s1_agent_rsp_fifo"
Info: 2017.05.24.22:47:54 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2017.05.24.22:47:54 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2017.05.24.22:47:54 Info: hps_0_h2f_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_axi_master_wr_limiter"
Info: 2017.05.24.22:47:54 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules
Info: 2017.05.24.22:47:54 Info: led_fpga_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "led_fpga_s1_burst_adapter"
Info: 2017.05.24.22:47:54 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules
Info: 2017.05.24.22:47:54 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules
Info: 2017.05.24.22:47:54 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2017.05.24.22:47:54 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2017.05.24.22:47:54 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2017.05.24.22:47:54 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2017.05.24.22:47:54 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules
Info: 2017.05.24.22:47:54 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2017.05.24.22:47:54 Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: 2017.05.24.22:47:54 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules
Info: 2017.05.24.22:47:54 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules
Info: 2017.05.24.22:47:54 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules
Info: 2017.05.24.22:47:54 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules
Info: 2017.05.24.22:47:54 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules
Info: 2017.05.24.22:47:54 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules
Info: 2017.05.24.22:47:54 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules
Info: 2017.05.24.22:47:54 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2017.05.24.22:47:54 Info: spw_ulight_nofifo: Done "spw_ulight_nofifo" with 32 modules, 58 files
Info: 2017.05.24.22:47:55 Info: qsys-generate succeeded.
Info: 2017.05.24.22:47:55 Info: Finished: Create simulation model
Info: 2017.05.24.22:47:55 Info: Starting: Create Modelsim Project.
Info: 2017.05.24.22:47:55 Info: sim-script-gen --spd=/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/spw_ulight_nofifo.spd --output-directory=/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation
Info: 2017.05.24.22:47:55 Info: Doing: ip-make-simscript --spd=/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/spw_ulight_nofifo.spd --output-directory=/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation
Info: 2017.05.24.22:47:56 Info: Generating the following file(s) for MODELSIM simulator in /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation
Info: 2017.05.24.22:47:56 Info:     mentor
Info: 2017.05.24.22:47:56 Info: Generating the following file(s) for VCS simulator in /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation
Info: 2017.05.24.22:47:56 Info:     synopsys/vcs
Info: 2017.05.24.22:47:56 Info: Generating the following file(s) for VCSMX simulator in /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation
Info: 2017.05.24.22:47:56 Info:     synopsys/vcsmx
Info: 2017.05.24.22:47:56 Info:     synopsys/vcsmx
Info: 2017.05.24.22:47:56 Info: Generating the following file(s) for NCSIM simulator in /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation
Info: 2017.05.24.22:47:56 Info:     cadence
Info: 2017.05.24.22:47:56 Info:     cadence
Info: 2017.05.24.22:47:56 Info:     cadence
Info: 2017.05.24.22:47:56 Info:     32 .cds.lib files in cadence/cds_libs
Info: 2017.05.24.22:47:56 Info: Generating the following file(s) for RIVIERA simulator in /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation
Info: 2017.05.24.22:47:56 Info:     aldec
Info: 2017.05.24.22:47:56 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation
Info: 2017.05.24.22:47:56 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2017.05.24.22:47:56 Info: Finished: Create Modelsim Project.
Info: 2017.05.24.22:47:56 Info: Starting: Create block symbol file (.bsf)
Info: 2017.05.24.22:47:56 Info: Loading altera_fpga_de0_nano
Info: 2017.05.24.22:47:56 Info: Reading input file
Info: 2017.05.24.22:47:56 Info: Adding MONITOR_A [altera_avalon_pio 17.0]
Info: 2017.05.24.22:47:56 Info: Parameterizing module MONITOR_A
Info: 2017.05.24.22:47:56 Info: Adding MONITOR_B [altera_avalon_pio 17.0]
Info: 2017.05.24.22:47:56 Info: Parameterizing module MONITOR_B
Info: 2017.05.24.22:47:56 Info: Adding auto_start [altera_avalon_pio 17.0]
Info: 2017.05.24.22:47:56 Info: Parameterizing module auto_start
Info: 2017.05.24.22:47:56 Info: Adding auto_start_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:47:56 Info: Parameterizing module auto_start_0
Info: 2017.05.24.22:47:56 Info: Adding clk_0 [clock_source 17.0]
Info: 2017.05.24.22:47:56 Info: Parameterizing module clk_0
Info: 2017.05.24.22:47:56 Info: Adding clock_sel [altera_avalon_pio 17.0]
Info: 2017.05.24.22:47:56 Info: Parameterizing module clock_sel
Info: 2017.05.24.22:47:56 Info: Adding credit_error_rx [altera_avalon_pio 17.0]
Info: 2017.05.24.22:47:56 Info: Parameterizing module credit_error_rx
Info: 2017.05.24.22:47:56 Info: Adding credit_error_rx_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:47:56 Info: Parameterizing module credit_error_rx_0
Info: 2017.05.24.22:47:56 Info: Adding data_en_to_w [altera_avalon_pio 17.0]
Info: 2017.05.24.22:47:56 Info: Parameterizing module data_en_to_w
Info: 2017.05.24.22:47:56 Info: Adding data_en_to_w_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:47:56 Info: Parameterizing module data_en_to_w_0
Info: 2017.05.24.22:47:56 Info: Adding data_rx_r [altera_avalon_pio 17.0]
Info: 2017.05.24.22:47:56 Info: Parameterizing module data_rx_r
Info: 2017.05.24.22:47:56 Info: Adding data_rx_r_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:47:56 Info: Parameterizing module data_rx_r_0
Info: 2017.05.24.22:47:56 Info: Adding data_rx_rd_en [altera_avalon_pio 17.0]
Info: 2017.05.24.22:47:56 Info: Parameterizing module data_rx_rd_en
Info: 2017.05.24.22:47:56 Info: Adding data_rx_ready_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:47:56 Info: Parameterizing module data_rx_ready_0
Info: 2017.05.24.22:47:56 Info: Adding data_tx_ready [altera_avalon_pio 17.0]
Info: 2017.05.24.22:47:56 Info: Parameterizing module data_tx_ready
Info: 2017.05.24.22:47:56 Info: Adding data_tx_ready_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:47:56 Info: Parameterizing module data_tx_ready_0
Info: 2017.05.24.22:47:56 Info: Adding data_tx_to_w [altera_avalon_pio 17.0]
Info: 2017.05.24.22:47:56 Info: Parameterizing module data_tx_to_w
Info: 2017.05.24.22:47:56 Info: Adding data_tx_to_w_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:47:56 Info: Parameterizing module data_tx_to_w_0
Info: 2017.05.24.22:47:56 Info: Adding fsm_info [altera_avalon_pio 17.0]
Info: 2017.05.24.22:47:56 Info: Parameterizing module fsm_info
Info: 2017.05.24.22:47:56 Info: Adding fsm_info_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:47:56 Info: Parameterizing module fsm_info_0
Info: 2017.05.24.22:47:56 Info: Adding hps_0 [altera_hps 17.0]
Info: 2017.05.24.22:47:56 Info: Parameterizing module hps_0
Info: 2017.05.24.22:47:56 Info: Adding led_fpga [altera_avalon_pio 17.0]
Info: 2017.05.24.22:47:56 Info: Parameterizing module led_fpga
Info: 2017.05.24.22:47:56 Info: Adding link_disable [altera_avalon_pio 17.0]
Info: 2017.05.24.22:47:56 Info: Parameterizing module link_disable
Info: 2017.05.24.22:47:56 Info: Adding link_disable_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:47:56 Info: Parameterizing module link_disable_0
Info: 2017.05.24.22:47:56 Info: Adding link_start [altera_avalon_pio 17.0]
Info: 2017.05.24.22:47:56 Info: Parameterizing module link_start
Info: 2017.05.24.22:47:56 Info: Adding link_start_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:47:56 Info: Parameterizing module link_start_0
Info: 2017.05.24.22:47:56 Info: Adding pll_tx [altera_pll 17.0]
Info: 2017.05.24.22:47:56 Info: Parameterizing module pll_tx
Info: 2017.05.24.22:47:56 Info: Adding send_fct_now [altera_avalon_pio 17.0]
Info: 2017.05.24.22:47:56 Info: Parameterizing module send_fct_now
Info: 2017.05.24.22:47:56 Info: Adding send_fct_now_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:47:56 Info: Parameterizing module send_fct_now_0
Info: 2017.05.24.22:47:56 Info: Adding timec_en_to_tx [altera_avalon_pio 17.0]
Info: 2017.05.24.22:47:56 Info: Parameterizing module timec_en_to_tx
Info: 2017.05.24.22:47:56 Info: Adding timec_en_to_tx_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:47:56 Info: Parameterizing module timec_en_to_tx_0
Info: 2017.05.24.22:47:56 Info: Adding timec_rx_r [altera_avalon_pio 17.0]
Info: 2017.05.24.22:47:56 Info: Parameterizing module timec_rx_r
Info: 2017.05.24.22:47:56 Info: Adding timec_rx_r_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:47:56 Info: Parameterizing module timec_rx_r_0
Info: 2017.05.24.22:47:56 Info: Adding timec_rx_ready [altera_avalon_pio 17.0]
Info: 2017.05.24.22:47:56 Info: Parameterizing module timec_rx_ready
Info: 2017.05.24.22:47:56 Info: Adding timec_rx_ready_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:47:56 Info: Parameterizing module timec_rx_ready_0
Info: 2017.05.24.22:47:56 Info: Adding timec_tx_ready [altera_avalon_pio 17.0]
Info: 2017.05.24.22:47:56 Info: Parameterizing module timec_tx_ready
Info: 2017.05.24.22:47:56 Info: Adding timec_tx_ready_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:47:56 Info: Parameterizing module timec_tx_ready_0
Info: 2017.05.24.22:47:56 Info: Adding timec_tx_to_w [altera_avalon_pio 17.0]
Info: 2017.05.24.22:47:56 Info: Parameterizing module timec_tx_to_w
Info: 2017.05.24.22:47:56 Info: Adding timec_tx_to_w_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:47:56 Info: Parameterizing module timec_tx_to_w_0
Info: 2017.05.24.22:47:56 Info: Building connections
Info: 2017.05.24.22:47:56 Info: Parameterizing connections
Info: 2017.05.24.22:47:56 Info: Validating
Info: 2017.05.24.22:48:02 Info: Done reading input file
Info: 2017.05.24.22:48:04 Info: spw_ulight_nofifo.MONITOR_A: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:48:04 Info: spw_ulight_nofifo.MONITOR_B: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:48:04 Info: spw_ulight_nofifo.data_rx_r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:48:04 Info: spw_ulight_nofifo.data_rx_r_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:48:04 Info: spw_ulight_nofifo.data_rx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:48:04 Info: spw_ulight_nofifo.data_tx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:48:04 Info: spw_ulight_nofifo.data_tx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:48:04 Info: spw_ulight_nofifo.fsm_info: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:48:04 Info: spw_ulight_nofifo.fsm_info_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:48:04 Info: spw_ulight_nofifo.hps_0: HPS Main PLL counter settings: n = 0  m = 36
Info: 2017.05.24.22:48:04 Info: spw_ulight_nofifo.hps_0: HPS peripherial PLL counter settings: n = 0  m = 19
Warning: 2017.05.24.22:48:04 Warning: spw_ulight_nofifo.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: 2017.05.24.22:48:04 Warning: spw_ulight_nofifo.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: 2017.05.24.22:48:04 Warning: spw_ulight_nofifo.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: 2017.05.24.22:48:04 Info: spw_ulight_nofifo.pll_tx: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: 2017.05.24.22:48:04 Warning: spw_ulight_nofifo.pll_tx: 'refclk1' is not the same frequency as 'refclk'. You must run Timequest at both frequencies to ensure timing closure
Warning: 2017.05.24.22:48:04 Warning: spw_ulight_nofifo.pll_tx: The period difference between refclk and refclk1 is greater than 20%, automatic clock loss detection will not work
Info: 2017.05.24.22:48:04 Info: spw_ulight_nofifo.pll_tx: Able to implement PLL with user settings
Warning: 2017.05.24.22:48:04 Warning: spw_ulight_nofifo.pll_tx.refclk1: Signal refclk1 has unknown type refclk1
Info: 2017.05.24.22:48:04 Info: spw_ulight_nofifo.timec_rx_r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:48:04 Info: spw_ulight_nofifo.timec_rx_r_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:48:04 Info: spw_ulight_nofifo.timec_rx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:48:04 Info: spw_ulight_nofifo.timec_rx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:48:04 Info: spw_ulight_nofifo.timec_tx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:48:04 Info: spw_ulight_nofifo.timec_tx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: 2017.05.24.22:48:04 Warning: spw_ulight_nofifo.hps_0: hps_0.memory must be exported, or connected to a matching conduit.
Info: 2017.05.24.22:48:05 Info: qsys-generate succeeded.
Info: 2017.05.24.22:48:05 Info: Finished: Create block symbol file (.bsf)
Info: 2017.05.24.22:48:05 Info:
Info: 2017.05.24.22:48:05 Info: Starting: Create HDL design files for synthesis
Info: 2017.05.24.22:48:05 Info: Loading altera_fpga_de0_nano
Info: 2017.05.24.22:48:05 Info: Reading input file
Info: 2017.05.24.22:48:05 Info: Adding MONITOR_A [altera_avalon_pio 17.0]
Info: 2017.05.24.22:48:05 Info: Parameterizing module MONITOR_A
Info: 2017.05.24.22:48:05 Info: Adding MONITOR_B [altera_avalon_pio 17.0]
Info: 2017.05.24.22:48:05 Info: Parameterizing module MONITOR_B
Info: 2017.05.24.22:48:05 Info: Adding auto_start [altera_avalon_pio 17.0]
Info: 2017.05.24.22:48:05 Info: Parameterizing module auto_start
Info: 2017.05.24.22:48:05 Info: Adding auto_start_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:48:05 Info: Parameterizing module auto_start_0
Info: 2017.05.24.22:48:05 Info: Adding clk_0 [clock_source 17.0]
Info: 2017.05.24.22:48:05 Info: Parameterizing module clk_0
Info: 2017.05.24.22:48:05 Info: Adding clock_sel [altera_avalon_pio 17.0]
Info: 2017.05.24.22:48:05 Info: Parameterizing module clock_sel
Info: 2017.05.24.22:48:05 Info: Adding credit_error_rx [altera_avalon_pio 17.0]
Info: 2017.05.24.22:48:05 Info: Parameterizing module credit_error_rx
Info: 2017.05.24.22:48:05 Info: Adding credit_error_rx_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:48:05 Info: Parameterizing module credit_error_rx_0
Info: 2017.05.24.22:48:05 Info: Adding data_en_to_w [altera_avalon_pio 17.0]
Info: 2017.05.24.22:48:05 Info: Parameterizing module data_en_to_w
Info: 2017.05.24.22:48:05 Info: Adding data_en_to_w_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:48:05 Info: Parameterizing module data_en_to_w_0
Info: 2017.05.24.22:48:05 Info: Adding data_rx_r [altera_avalon_pio 17.0]
Info: 2017.05.24.22:48:05 Info: Parameterizing module data_rx_r
Info: 2017.05.24.22:48:05 Info: Adding data_rx_r_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:48:05 Info: Parameterizing module data_rx_r_0
Info: 2017.05.24.22:48:05 Info: Adding data_rx_rd_en [altera_avalon_pio 17.0]
Info: 2017.05.24.22:48:05 Info: Parameterizing module data_rx_rd_en
Info: 2017.05.24.22:48:05 Info: Adding data_rx_ready_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:48:05 Info: Parameterizing module data_rx_ready_0
Info: 2017.05.24.22:48:05 Info: Adding data_tx_ready [altera_avalon_pio 17.0]
Info: 2017.05.24.22:48:05 Info: Parameterizing module data_tx_ready
Info: 2017.05.24.22:48:05 Info: Adding data_tx_ready_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:48:05 Info: Parameterizing module data_tx_ready_0
Info: 2017.05.24.22:48:05 Info: Adding data_tx_to_w [altera_avalon_pio 17.0]
Info: 2017.05.24.22:48:05 Info: Parameterizing module data_tx_to_w
Info: 2017.05.24.22:48:05 Info: Adding data_tx_to_w_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:48:05 Info: Parameterizing module data_tx_to_w_0
Info: 2017.05.24.22:48:05 Info: Adding fsm_info [altera_avalon_pio 17.0]
Info: 2017.05.24.22:48:05 Info: Parameterizing module fsm_info
Info: 2017.05.24.22:48:05 Info: Adding fsm_info_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:48:05 Info: Parameterizing module fsm_info_0
Info: 2017.05.24.22:48:05 Info: Adding hps_0 [altera_hps 17.0]
Info: 2017.05.24.22:48:05 Info: Parameterizing module hps_0
Info: 2017.05.24.22:48:05 Info: Adding led_fpga [altera_avalon_pio 17.0]
Info: 2017.05.24.22:48:05 Info: Parameterizing module led_fpga
Info: 2017.05.24.22:48:05 Info: Adding link_disable [altera_avalon_pio 17.0]
Info: 2017.05.24.22:48:05 Info: Parameterizing module link_disable
Info: 2017.05.24.22:48:05 Info: Adding link_disable_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:48:05 Info: Parameterizing module link_disable_0
Info: 2017.05.24.22:48:05 Info: Adding link_start [altera_avalon_pio 17.0]
Info: 2017.05.24.22:48:05 Info: Parameterizing module link_start
Info: 2017.05.24.22:48:05 Info: Adding link_start_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:48:05 Info: Parameterizing module link_start_0
Info: 2017.05.24.22:48:05 Info: Adding pll_tx [altera_pll 17.0]
Info: 2017.05.24.22:48:05 Info: Parameterizing module pll_tx
Info: 2017.05.24.22:48:05 Info: Adding send_fct_now [altera_avalon_pio 17.0]
Info: 2017.05.24.22:48:05 Info: Parameterizing module send_fct_now
Info: 2017.05.24.22:48:05 Info: Adding send_fct_now_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:48:05 Info: Parameterizing module send_fct_now_0
Info: 2017.05.24.22:48:05 Info: Adding timec_en_to_tx [altera_avalon_pio 17.0]
Info: 2017.05.24.22:48:05 Info: Parameterizing module timec_en_to_tx
Info: 2017.05.24.22:48:05 Info: Adding timec_en_to_tx_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:48:05 Info: Parameterizing module timec_en_to_tx_0
Info: 2017.05.24.22:48:05 Info: Adding timec_rx_r [altera_avalon_pio 17.0]
Info: 2017.05.24.22:48:05 Info: Parameterizing module timec_rx_r
Info: 2017.05.24.22:48:05 Info: Adding timec_rx_r_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:48:05 Info: Parameterizing module timec_rx_r_0
Info: 2017.05.24.22:48:05 Info: Adding timec_rx_ready [altera_avalon_pio 17.0]
Info: 2017.05.24.22:48:05 Info: Parameterizing module timec_rx_ready
Info: 2017.05.24.22:48:05 Info: Adding timec_rx_ready_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:48:05 Info: Parameterizing module timec_rx_ready_0
Info: 2017.05.24.22:48:05 Info: Adding timec_tx_ready [altera_avalon_pio 17.0]
Info: 2017.05.24.22:48:05 Info: Parameterizing module timec_tx_ready
Info: 2017.05.24.22:48:05 Info: Adding timec_tx_ready_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:48:05 Info: Parameterizing module timec_tx_ready_0
Info: 2017.05.24.22:48:05 Info: Adding timec_tx_to_w [altera_avalon_pio 17.0]
Info: 2017.05.24.22:48:05 Info: Parameterizing module timec_tx_to_w
Info: 2017.05.24.22:48:05 Info: Adding timec_tx_to_w_0 [altera_avalon_pio 17.0]
Info: 2017.05.24.22:48:05 Info: Parameterizing module timec_tx_to_w_0
Info: 2017.05.24.22:48:05 Info: Building connections
Info: 2017.05.24.22:48:05 Info: Parameterizing connections
Info: 2017.05.24.22:48:05 Info: Validating
Info: 2017.05.24.22:48:11 Info: Done reading input file
Info: 2017.05.24.22:48:13 Info: spw_ulight_nofifo.MONITOR_A: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:48:13 Info: spw_ulight_nofifo.MONITOR_B: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:48:13 Info: spw_ulight_nofifo.data_rx_r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:48:13 Info: spw_ulight_nofifo.data_rx_r_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:48:13 Info: spw_ulight_nofifo.data_rx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:48:13 Info: spw_ulight_nofifo.data_tx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:48:13 Info: spw_ulight_nofifo.data_tx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:48:13 Info: spw_ulight_nofifo.fsm_info: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:48:13 Info: spw_ulight_nofifo.fsm_info_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:48:13 Info: spw_ulight_nofifo.hps_0: HPS Main PLL counter settings: n = 0  m = 36
Info: 2017.05.24.22:48:13 Info: spw_ulight_nofifo.hps_0: HPS peripherial PLL counter settings: n = 0  m = 19
Warning: 2017.05.24.22:48:13 Warning: spw_ulight_nofifo.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: 2017.05.24.22:48:13 Warning: spw_ulight_nofifo.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: 2017.05.24.22:48:13 Warning: spw_ulight_nofifo.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: 2017.05.24.22:48:13 Info: spw_ulight_nofifo.pll_tx: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: 2017.05.24.22:48:13 Warning: spw_ulight_nofifo.pll_tx: 'refclk1' is not the same frequency as 'refclk'. You must run Timequest at both frequencies to ensure timing closure
Warning: 2017.05.24.22:48:13 Warning: spw_ulight_nofifo.pll_tx: The period difference between refclk and refclk1 is greater than 20%, automatic clock loss detection will not work
Info: 2017.05.24.22:48:13 Info: spw_ulight_nofifo.pll_tx: Able to implement PLL with user settings
Warning: 2017.05.24.22:48:13 Warning: spw_ulight_nofifo.pll_tx.refclk1: Signal refclk1 has unknown type refclk1
Info: 2017.05.24.22:48:13 Info: spw_ulight_nofifo.timec_rx_r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:48:13 Info: spw_ulight_nofifo.timec_rx_r_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:48:13 Info: spw_ulight_nofifo.timec_rx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:48:13 Info: spw_ulight_nofifo.timec_rx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:48:13 Info: spw_ulight_nofifo.timec_tx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.05.24.22:48:13 Info: spw_ulight_nofifo.timec_tx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: 2017.05.24.22:48:13 Warning: spw_ulight_nofifo.hps_0: hps_0.memory must be exported, or connected to a matching conduit.
Info: 2017.05.24.22:48:16 Info: spw_ulight_nofifo: Generating spw_ulight_nofifo "spw_ulight_nofifo" for QUARTUS_SYNTH
Warning: 2017.05.24.22:48:28 Warning: spw_ulight_nofifo: "No matching role found for clk_0:clk:clk_out (clk)"
Warning: 2017.05.24.22:48:28 Warning: spw_ulight_nofifo: "No matching role found for pll_tx:refclk1:refclk1 (refclk1)"
Info: 2017.05.24.22:48:33 Info: MONITOR_A: Starting RTL generation for module 'spw_ulight_nofifo_MONITOR_A'
Info: 2017.05.24.22:48:33 Info: MONITOR_A:   Generation command is [exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_MONITOR_A --dir=/tmp/alt7311_1370357107374289294.dir/0029_MONITOR_A_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0029_MONITOR_A_gen/
Info: 2017.05.24.22:48:33 Info: MONITOR_A: Done RTL generation for module 'spw_ulight_nofifo_MONITOR_A'
Info: 2017.05.24.22:48:33 Info: MONITOR_A: "spw_ulight_nofifo" instantiated altera_avalon_pio "MONITOR_A"
Info: 2017.05.24.22:48:33 Info: auto_start: Starting RTL generation for module 'spw_ulight_nofifo_auto_start'
Info: 2017.05.24.22:48:33 Info: auto_start:   Generation command is [exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_auto_start --dir=/tmp/alt7311_1370357107374289294.dir/0030_auto_start_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0030_auto_start_gen/
Info: 2017.05.24.22:48:33 Info: auto_start: Done RTL generation for module 'spw_ulight_nofifo_auto_start'
Info: 2017.05.24.22:48:33 Info: auto_start: "spw_ulight_nofifo" instantiated altera_avalon_pio "auto_start"
Info: 2017.05.24.22:48:33 Info: clock_sel: Starting RTL generation for module 'spw_ulight_nofifo_clock_sel'
Info: 2017.05.24.22:48:33 Info: clock_sel:   Generation command is [exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_clock_sel --dir=/tmp/alt7311_1370357107374289294.dir/0031_clock_sel_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0031_clock_sel_gen/
Info: 2017.05.24.22:48:33 Info: clock_sel: Done RTL generation for module 'spw_ulight_nofifo_clock_sel'
Info: 2017.05.24.22:48:33 Info: clock_sel: "spw_ulight_nofifo" instantiated altera_avalon_pio "clock_sel"
Info: 2017.05.24.22:48:34 Info: data_rx_r: Starting RTL generation for module 'spw_ulight_nofifo_data_rx_r'
Info: 2017.05.24.22:48:34 Info: data_rx_r:   Generation command is [exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_data_rx_r --dir=/tmp/alt7311_1370357107374289294.dir/0032_data_rx_r_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0032_data_rx_r_gen/
Info: 2017.05.24.22:48:34 Info: data_rx_r: Done RTL generation for module 'spw_ulight_nofifo_data_rx_r'
Info: 2017.05.24.22:48:34 Info: data_rx_r: "spw_ulight_nofifo" instantiated altera_avalon_pio "data_rx_r"
Info: 2017.05.24.22:48:34 Info: data_rx_ready_0: Starting RTL generation for module 'spw_ulight_nofifo_data_rx_ready_0'
Info: 2017.05.24.22:48:34 Info: data_rx_ready_0:   Generation command is [exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_data_rx_ready_0 --dir=/tmp/alt7311_1370357107374289294.dir/0033_data_rx_ready_0_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0033_data_rx_ready_0_gen/
Info: 2017.05.24.22:48:34 Info: data_rx_ready_0: Done RTL generation for module 'spw_ulight_nofifo_data_rx_ready_0'
Info: 2017.05.24.22:48:34 Info: data_rx_ready_0: "spw_ulight_nofifo" instantiated altera_avalon_pio "data_rx_ready_0"
Info: 2017.05.24.22:48:34 Info: data_tx_to_w: Starting RTL generation for module 'spw_ulight_nofifo_data_tx_to_w'
Info: 2017.05.24.22:48:34 Info: data_tx_to_w:   Generation command is [exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_data_tx_to_w --dir=/tmp/alt7311_1370357107374289294.dir/0034_data_tx_to_w_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0034_data_tx_to_w_gen/
Info: 2017.05.24.22:48:34 Info: data_tx_to_w: Done RTL generation for module 'spw_ulight_nofifo_data_tx_to_w'
Info: 2017.05.24.22:48:34 Info: data_tx_to_w: "spw_ulight_nofifo" instantiated altera_avalon_pio "data_tx_to_w"
Info: 2017.05.24.22:48:34 Info: fsm_info: Starting RTL generation for module 'spw_ulight_nofifo_fsm_info'
Info: 2017.05.24.22:48:34 Info: fsm_info:   Generation command is [exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_fsm_info --dir=/tmp/alt7311_1370357107374289294.dir/0035_fsm_info_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0035_fsm_info_gen/
Info: 2017.05.24.22:48:34 Info: fsm_info: Done RTL generation for module 'spw_ulight_nofifo_fsm_info'
Info: 2017.05.24.22:48:34 Info: fsm_info: "spw_ulight_nofifo" instantiated altera_avalon_pio "fsm_info"
Info: 2017.05.24.22:48:34 Info: hps_0: "Running  for module: hps_0"
Info: 2017.05.24.22:48:35 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 36
Info: 2017.05.24.22:48:35 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 19
Warning: 2017.05.24.22:48:35 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: 2017.05.24.22:48:35 Warning: hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: 2017.05.24.22:48:36 Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: 2017.05.24.22:48:36 Info: hps_0: "spw_ulight_nofifo" instantiated altera_hps "hps_0"
Info: 2017.05.24.22:48:36 Info: led_fpga: Starting RTL generation for module 'spw_ulight_nofifo_led_fpga'
Info: 2017.05.24.22:48:36 Info: led_fpga:   Generation command is [exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_led_fpga --dir=/tmp/alt7311_1370357107374289294.dir/0036_led_fpga_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0036_led_fpga_gen/
Info: 2017.05.24.22:48:36 Info: led_fpga: Done RTL generation for module 'spw_ulight_nofifo_led_fpga'
Info: 2017.05.24.22:48:36 Info: led_fpga: "spw_ulight_nofifo" instantiated altera_avalon_pio "led_fpga"
Info: 2017.05.24.22:48:36 Info: pll_tx: "spw_ulight_nofifo" instantiated altera_pll "pll_tx"
Info: 2017.05.24.22:48:36 Info: timec_rx_r: Starting RTL generation for module 'spw_ulight_nofifo_timec_rx_r'
Info: 2017.05.24.22:48:36 Info: timec_rx_r:   Generation command is [exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_timec_rx_r --dir=/tmp/alt7311_1370357107374289294.dir/0038_timec_rx_r_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0038_timec_rx_r_gen/
Info: 2017.05.24.22:48:36 Info: timec_rx_r: Done RTL generation for module 'spw_ulight_nofifo_timec_rx_r'
Info: 2017.05.24.22:48:36 Info: timec_rx_r: "spw_ulight_nofifo" instantiated altera_avalon_pio "timec_rx_r"
Info: 2017.05.24.22:48:36 Info: timec_tx_to_w: Starting RTL generation for module 'spw_ulight_nofifo_timec_tx_to_w'
Info: 2017.05.24.22:48:36 Info: timec_tx_to_w:   Generation command is [exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_timec_tx_to_w --dir=/tmp/alt7311_1370357107374289294.dir/0039_timec_tx_to_w_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0039_timec_tx_to_w_gen/
Info: 2017.05.24.22:48:37 Info: timec_tx_to_w: Done RTL generation for module 'spw_ulight_nofifo_timec_tx_to_w'
Info: 2017.05.24.22:48:37 Info: timec_tx_to_w: "spw_ulight_nofifo" instantiated altera_avalon_pio "timec_tx_to_w"
Info: 2017.05.24.22:48:39 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:48:39 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:48:39 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:48:39 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:48:39 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:48:39 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:48:39 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:48:39 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:48:39 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:48:39 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:48:39 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:48:39 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:48:39 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:48:39 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:48:39 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:48:39 Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:48:39 Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:48:40 Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:48:40 Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:48:40 Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:48:40 Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:48:40 Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:48:40 Info: avalon_st_adapter_022: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:48:40 Info: avalon_st_adapter_023: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:48:40 Info: avalon_st_adapter_024: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:48:40 Info: avalon_st_adapter_025: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:48:40 Info: avalon_st_adapter_026: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:48:40 Info: avalon_st_adapter_027: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:48:40 Info: avalon_st_adapter_028: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:48:40 Info: avalon_st_adapter_029: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:48:40 Info: avalon_st_adapter_030: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:48:40 Info: avalon_st_adapter_031: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:48:40 Info: avalon_st_adapter_032: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:48:40 Info: avalon_st_adapter_033: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:48:40 Info: avalon_st_adapter_034: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:48:40 Info: avalon_st_adapter_035: Inserting error_adapter: error_adapter_0
Info: 2017.05.24.22:48:42 Info: mm_interconnect_0: "spw_ulight_nofifo" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2017.05.24.22:48:42 Info: rst_controller: "spw_ulight_nofifo" instantiated altera_reset_controller "rst_controller"
Info: 2017.05.24.22:48:42 Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: 2017.05.24.22:48:42 Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: 2017.05.24.22:48:42 Info: led_fpga_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "led_fpga_s1_translator"
Info: 2017.05.24.22:48:42 Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: 2017.05.24.22:48:42 Info: led_fpga_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "led_fpga_s1_agent"
Info: 2017.05.24.22:48:42 Info: led_fpga_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "led_fpga_s1_agent_rsp_fifo"
Info: 2017.05.24.22:48:42 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2017.05.24.22:48:42 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2017.05.24.22:48:42 Info: hps_0_h2f_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_axi_master_wr_limiter"
Info: 2017.05.24.22:48:42 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules
Info: 2017.05.24.22:48:42 Info: led_fpga_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "led_fpga_s1_burst_adapter"
Info: 2017.05.24.22:48:42 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules
Info: 2017.05.24.22:48:42 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules
Info: 2017.05.24.22:48:42 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2017.05.24.22:48:42 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2017.05.24.22:48:42 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2017.05.24.22:48:42 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2017.05.24.22:48:42 Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules
Info: 2017.05.24.22:48:43 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2017.05.24.22:49:26 Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: 2017.05.24.22:49:26 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2017.05.24.22:49:26 Info: spw_ulight_nofifo: Done "spw_ulight_nofifo" with 32 modules, 89 files
Info: 2017.05.24.22:49:27 Info: qsys-generate succeeded.
Info: 2017.05.24.22:49:27 Info: Finished: Create HDL design files for synthesis
Info (11131): Completed upgrading IP component Qsys with file "spw_ulight_nofifo.qsys"
Info (23030): Evaluation of Tcl script /home/felipe/intelFPGA/17.0/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 36 warnings
    Info: Peak virtual memory: 1062 megabytes
    Info: Processing ended: Wed May 24 22:49:37 2017
    Info: Elapsed time: 00:04:21
    Info: Total CPU time (on all processors): 00:08:04


