\doxysection{DMA\+\_\+\+Init\+\_\+t Struct Reference}
\hypertarget{struct_d_m_a___init__t}{}\label{struct_d_m_a___init__t}\index{DMA\_Init\_t@{DMA\_Init\_t}}


DMA initialization structure.  




{\ttfamily \#include $<$DMA.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{struct_d_m_a___init__t_a0d8808d15fee89e2f426b876c770cdcd}\label{struct_d_m_a___init__t_a0d8808d15fee89e2f426b876c770cdcd} 
uint32\+\_\+t {\bfseries Channel}
\begin{DoxyCompactList}\small\item\em DMA channel to be used. \doxylink{group___d_m_a___c_h_a_n_n_e_l_s}{DMA Available channels ~\newline
}. \end{DoxyCompactList}\item 
\Hypertarget{struct_d_m_a___init__t_a44c069f6e0c0dd5167c6f3ca58378be6}\label{struct_d_m_a___init__t_a44c069f6e0c0dd5167c6f3ca58378be6} 
uint32\+\_\+t {\bfseries Direction}
\begin{DoxyCompactList}\small\item\em Transfer direction (memory to peripheral or vice versa). \doxylink{group___d_m_a___d_a_t_a___d_i_r_e_c_t_i_o_n}{DMA Available DMA Data transfer direction ~\newline
}. \end{DoxyCompactList}\item 
\Hypertarget{struct_d_m_a___init__t_a0bd6c377093b2b9213466a991b9e8bdc}\label{struct_d_m_a___init__t_a0bd6c377093b2b9213466a991b9e8bdc} 
uint32\+\_\+t {\bfseries Periph\+Inc}
\begin{DoxyCompactList}\small\item\em Peripheral address increment mode. \doxylink{group___d_m_a___peripheral__increment___mode}{Peripheral increment mode}. \end{DoxyCompactList}\item 
\Hypertarget{struct_d_m_a___init__t_a9699bc9c218d4b1bc5d581b43ffd5eec}\label{struct_d_m_a___init__t_a9699bc9c218d4b1bc5d581b43ffd5eec} 
uint32\+\_\+t {\bfseries Mem\+Inc}
\begin{DoxyCompactList}\small\item\em Memory address increment mode. \doxylink{group___d_m_a___memory__increment___mode}{Memory increment mode}. \end{DoxyCompactList}\item 
\Hypertarget{struct_d_m_a___init__t_ac30407a35844678e470436fbc868f3f9}\label{struct_d_m_a___init__t_ac30407a35844678e470436fbc868f3f9} 
uint32\+\_\+t {\bfseries Mem\+Alignment}
\begin{DoxyCompactList}\small\item\em Memory alignment for data transfers. \doxylink{group___d_m_a___memory__data__size}{DMA Memory data size}. \end{DoxyCompactList}\item 
\Hypertarget{struct_d_m_a___init__t_aac4947c3b7ce2fb3304d3245875eca1e}\label{struct_d_m_a___init__t_aac4947c3b7ce2fb3304d3245875eca1e} 
uint32\+\_\+t {\bfseries Per\+Alignment}
\begin{DoxyCompactList}\small\item\em Peripheral alignment for data transfers. \doxylink{group___d_m_a___peripheral__data__size}{DMA Peripheral data size}. \end{DoxyCompactList}\item 
\Hypertarget{struct_d_m_a___init__t_a34a37ac143bf5bbb34f1d5488c19e5e4}\label{struct_d_m_a___init__t_a34a37ac143bf5bbb34f1d5488c19e5e4} 
uint32\+\_\+t {\bfseries Priority}
\begin{DoxyCompactList}\small\item\em Transfer priority level. \doxylink{group___d_m_a___priority__level}{DMA Priority level}. \end{DoxyCompactList}\item 
\Hypertarget{struct_d_m_a___init__t_abda7ee80513f42224fd29929b2c7af9f}\label{struct_d_m_a___init__t_abda7ee80513f42224fd29929b2c7af9f} 
uint32\+\_\+t {\bfseries FIFOMode}
\begin{DoxyCompactList}\small\item\em DMA FIFO operation mode. \doxylink{group___d_m_a___f_i_f_o__mode}{DMA FIFO mode}. \end{DoxyCompactList}\item 
\Hypertarget{struct_d_m_a___init__t_a401e2f2bfa313e764f5fd8ae2e63428e}\label{struct_d_m_a___init__t_a401e2f2bfa313e764f5fd8ae2e63428e} 
uint32\+\_\+t {\bfseries FIFOThreshold}
\begin{DoxyCompactList}\small\item\em DMA FIFO threshold level. \doxylink{group___d_m_a___f_i_f_o__threshold__level}{DMA FIFO threshold level}. \end{DoxyCompactList}\item 
\Hypertarget{struct_d_m_a___init__t_a98e9fc037976be6fe03aca2bf7c3dbe6}\label{struct_d_m_a___init__t_a98e9fc037976be6fe03aca2bf7c3dbe6} 
uint32\+\_\+t {\bfseries Periph\+Burst}
\begin{DoxyCompactList}\small\item\em Peripheral burst size for data transfers. \doxylink{group___d_m_a___peripheral__burst}{DMA Peripheral burst}. \end{DoxyCompactList}\item 
\Hypertarget{struct_d_m_a___init__t_ae322b0460cd231b48772a475766e00b9}\label{struct_d_m_a___init__t_ae322b0460cd231b48772a475766e00b9} 
uint32\+\_\+t {\bfseries Mem\+Burst}
\begin{DoxyCompactList}\small\item\em Memory burst size for data transfers. \doxylink{group___d_m_a___memory__burst}{DMA Memory burst}. \end{DoxyCompactList}\item 
\Hypertarget{struct_d_m_a___init__t_a3429f3ec6497a90ce199f264c9cd4798}\label{struct_d_m_a___init__t_a3429f3ec6497a90ce199f264c9cd4798} 
uint32\+\_\+t {\bfseries Mode}
\begin{DoxyCompactList}\small\item\em DMA Mode. \doxylink{group___d_m_a___m_o_d_e}{DMA Modes}. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
DMA initialization structure. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/\+MCAL/\mbox{\hyperlink{_d_m_a_8h}{DMA.\+h}}\end{DoxyCompactItemize}
