// Seed: 3102417621
module module_0 ();
  wire id_1;
  id_3(
      .id_0(id_2), .id_1(id_2), .id_2(1)
  );
  initial begin : LABEL_0
    id_1 = id_1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = 1;
  module_0 modCall_1 ();
endmodule
