<h1 id="Design/VerificationStatus02/21/2017-DCE:">DCE:</h1><ul><li>RTL<ul><li>Close warnings bug ETA  02/22</li><li>DCE documentation Micro arch update in progress </li></ul></li><li>Verification<ul><li>Pending<ul><li>Functional coverage for DTR Error cases and ATT state machine ETA  02/24</li><li>Reviewed TT debug test ETA 02/24</li><li>Code coverage and Functional coverage ETA  to start 03/06 (week worth of work)</li></ul></li><li>Latency / BW test available need to analyze it </li><li>Regression 95% pass rate <ul><li>power management </li><li>error related </li><li>TB issues   </li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus02/21/2017-CCP:">CCP: </h1><ul><li>RTL<ul><li>Close warnings bug ETA 02/21</li><li>No open CCP issues from Oskie</li><li>Oskie deliverable  <ul><li>Maintenance op read data fix  ETA 02/21</li></ul></li></ul></li><li>Verification<ul><li>Regression 84% pass rate <ul><li>checker race condition </li><li>state miss match and alloc miss match need to debug   </li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus02/21/2017-DMI:">DMI:</h1><ul><li>RTL<ul><li>5 to 6  RTL fixes made </li><li>4 RTL assertion failures need to be debugged  </li><li>evict and allocate logic change to account for counter being full </li></ul></li><li>Verification<ul><li>Checker fixes in progress. </li><li>regression status<ul><li>26% pass rate only with CCP (local run) </li><li>96% with out CCP<ul><li>failures are TB timeout issues</li></ul></li></ul></li><li>Pending<ul><li>correctable error injection for allocate cases</li><li>un-correctable errors pending for all cases</li><li>Maintenance and debug ops</li><li>CSR testing </li><li>power management     </li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus02/21/2017-AIU:">AIU:</h1><ul><li>RTL<br/><ul><li>Isolation bug in debug </li><li>-77ps Ace-lite config CR path </li><li>pending<ul><li>clarify CONC-2347</li><li>will close other two clarifications CONC-2550,and CONC-2522</li><li>resolve vcs warnings  <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-2161" rel="nofollow">CONC-2161</a></li><li>5 unopt flat verilator cases to fix</li></ul></li><li>commit to close AIU RTL by Wednesday 03/01</li></ul></li><li>Verification<br/><ul><li>Regressions 99% pass rate<ul><li>isolation case failures   </li></ul></li><li>Code and functional coverage differed to 03/06 <ul><li>code coverage; Line 93%; Condition 75%</li><li>functional coverage 73%</li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus02/21/2017-NCB:">NCB:</h1><ul><li>RTL<ul><li>Linked list changes done !</li><li>fixed issues with window error test cases </li><li>Double bit data error fixes; debuggign double bit tag error  </li><li>Pending<ul><li>Agent response R channel must not be dependent on write allocate partial transactions. (Fill, R channel dependency dead lock?)  </li><li>Review read hit no dependency (wrap logic) with Mike</li><li>Number of BTT entries to generate full signal (need to change this to 2)</li></ul></li><li>possibly work on timing fixes</li></ul></li><li>Verification<ul><li>2K transaction <br/><ul><li>full &amp; partial CL - 99% pass rate<ul><li>5 failures<ul><li>2 are in Bridge only mode (in debug)</li><li>3 are in CCP mode (2 are hangs, 1 eviction DTW miss-match)  </li></ul></li></ul></li></ul></li><li>Inprogress<ul><li>correctable error injection for allocate cases</li><li>un-correctable errors for all cases</li><li>Maintenance and debug ops</li></ul></li><li>Pending<br/><ul><li>CSR testing </li><li>power management     <br/><br/></li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus02/21/2017-System">System</h1><ul><li>RTL<br/><ul><li>Hurry signal clean up pending</li><li>Synthesis <ul><li>synthesis up and running with new eval config, memories generated. </li><li>NCB ~800ps violation</li><li>DMI ~250ps violation</li><li>AIU ~77ps violation (CR path in ACE-Lite config)</li><li>DCE clean </li><li>CCP not available yet</li><li>Might need one more peak synthesis license </li></ul></li></ul></li><li>Verification<ul><li>All compiles are passing with psys long test </li><li>Regression 12% pass rate <ul><li>25 test (13 configs)</li></ul></li><li>fsys   <ul><li>2 configs are failing compile.<ul><li>1 cfg issue</li><li>1 SW issue </li></ul></li><li>1 test passing </li><li>Failures<ul><li>3: hart beat failures</li><li>1: signature with window prefix error </li><li>1: failing with DMI RTL assertion.</li><li>3: clock synchronization between TB and RTL</li><li>3: TB related issues  </li></ul></li></ul></li><li>Easter egg bring up in progress <ul><li>illigal configs and drived param issues </li></ul></li><li>checker: <ul><li> No update</li><li>long test with DMI without CMC --&gt; pretty close to get it to pass</li><li>with CMC have issues as RTL is not healthy yet  </li><li>integrating DMI block level checker into system level </li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus02/21/2017-Resiliency">Resiliency</h1><p> </p><ul><li> RTL<ul><li>changes for place holder block pending </li></ul></li><li>Verification<ul><li>FSC output is Xs need to debug.   </li></ul></li></ul>