/vol/synopsys/fpga/O-2018.09-SP1/bin/syn_nfilter  -link  -multisrs  /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/project/rev_1/synwork/proj_1_comp.srs  -osyn  /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/project/rev_1/synwork/proj_1_mult.srs  -log  /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/project/rev_1/synlog/proj_1_multi_srs_gen.srr 
relcom:/vol/synopsys/fpga/O-2018.09-SP1/bin/syn_nfilter -link -multisrs ../synwork/proj_1_comp.srs -osyn ../synwork/proj_1_mult.srs -log ../synlog/proj_1_multi_srs_gen.srr
rc:0 success:1 runtime:0
file:../synwork/proj_1_comp.srs|io:i|time:1708357112|size:11824|exec:0|csum:2BA55B17ADFCCFE5783D81757612BC3D
file:../synwork/proj_1_mult.srs|io:o|time:1708357113|size:3621|exec:0|csum:
file:../synlog/proj_1_multi_srs_gen.srr|io:o|time:1708357113|size:1614|exec:0|csum:
file:/vol/synopsys/fpga/O-2018.09-SP1/linux_a_64/syn_nfilter|io:i|time:1543382463|size:12202632|exec:1|csum:2CF5CA82A12C53A85C3E36D57C2461DC
file:/vol/synopsys/fpga/O-2018.09-SP1/bin/syn_nfilter|io:i|time:1543382354|size:368|exec:1|csum:004E4455B64BA10AD6A92FB2301610E0
