$date
  Wed Sep 14 14:55:51 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module nor8way $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ d $end
$var reg 1 % e $end
$var reg 1 & f $end
$var reg 1 ' g $end
$var reg 1 ( h $end
$var reg 1 ) q $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
1)
#1000000
#2000000
1!
0)
#3000000
#4000000
0!
1"
#5000000
#6000000
0"
1#
#7000000
#8000000
0#
1$
#9000000
#10000000
0$
1%
#11000000
#12000000
0%
1&
#13000000
#14000000
0&
1'
#15000000
#16000000
0'
1(
#17000000
#18000000
1!
1"
1#
1$
1%
1&
1'
#19000000
#20000000
