

================================================================
== Vitis HLS Report for 'interStage2'
================================================================
* Date:           Wed Mar  5 03:43:37 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        baseline
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: spartan7
* Target device:  xc7s100-fgga676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.005 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        1|   485000|  10.000 ns|  4.850 ms|    1|  485000|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------------+----------+
        |- inter2  |     8999|   484999|   18 ~ 97|          -|          -|  500 ~ 5000|        no|
        +----------+---------+---------+----------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 98
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 98 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 98 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.72>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i332 %resultStream, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %SyDivS, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %SxSquaredDivS, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %SxDivS, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %SDiv1, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %last2, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sigmaDiv1, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %y1, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %x1, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specpipeline_ln136 = specpipeline void @_ssdm_op_SpecPipeline, i32 5, i32 0, i32 0, i32 0, void @empty_8" [baseline/fit.cpp:136]   --->   Operation 108 'specpipeline' 'specpipeline_ln136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (3.42ns)   --->   "%SxDivSTemp = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %SxDivS" [baseline/fit.cpp:131]   --->   Operation 109 'read' 'SxDivSTemp' <Predicate = true> <Delay = 3.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 10> <FIFO>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i2P0A, i2 %last2, i32 1" [baseline/fit.cpp:137]   --->   Operation 110 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 10> <FIFO>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln137 = br i1 %tmp, void %while.end, void %while.body.preheader" [baseline/fit.cpp:137]   --->   Operation 111 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%Stt = alloca i32 1"   --->   Operation 112 'alloca' 'Stt' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%bSum = alloca i32 1"   --->   Operation 113 'alloca' 'bSum' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%SxDivSTemp_1 = alloca i32 1"   --->   Operation 114 'alloca' 'SxDivSTemp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (1.29ns)   --->   "%store_ln138 = store i64 %SxDivSTemp, i64 %SxDivSTemp_1" [baseline/fit.cpp:138]   --->   Operation 115 'store' 'store_ln138' <Predicate = (tmp)> <Delay = 1.29>
ST_1 : Operation 116 [1/1] (1.29ns)   --->   "%store_ln138 = store i64 0, i64 %bSum" [baseline/fit.cpp:138]   --->   Operation 116 'store' 'store_ln138' <Predicate = (tmp)> <Delay = 1.29>
ST_1 : Operation 117 [1/1] (1.29ns)   --->   "%store_ln138 = store i64 0, i64 %Stt" [baseline/fit.cpp:138]   --->   Operation 117 'store' 'store_ln138' <Predicate = (tmp)> <Delay = 1.29>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln138 = br void %while.body" [baseline/fit.cpp:138]   --->   Operation 118 'br' 'br_ln138' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.34>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%SxDivSTemp_2 = load i64 %SxDivSTemp_1" [baseline/fit.cpp:149]   --->   Operation 119 'load' 'SxDivSTemp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (3.42ns)   --->   "%sigmaDiv1Temp = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %sigmaDiv1" [baseline/fit.cpp:139]   --->   Operation 120 'read' 'sigmaDiv1Temp' <Predicate = true> <Delay = 3.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 10> <FIFO>
ST_2 : Operation 121 [1/1] (3.42ns)   --->   "%x1_read = read i12 @_ssdm_op_Read.ap_fifo.volatile.i12P0A, i12 %x1" [baseline/fit.cpp:140]   --->   Operation 121 'read' 'x1_read' <Predicate = true> <Delay = 3.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 10> <FIFO>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i12.i32, i12 %x1_read, i32 0" [baseline/fit.cpp:140]   --->   Operation 122 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln140 = sext i44 %shl_ln" [baseline/fit.cpp:140]   --->   Operation 123 'sext' 'sext_ln140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln140_1 = sext i64 %SxDivSTemp_2" [baseline/fit.cpp:140]   --->   Operation 124 'sext' 'sext_ln140_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (2.92ns)   --->   "%sub_ln140 = sub i65 %sext_ln140, i65 %sext_ln140_1" [baseline/fit.cpp:140]   --->   Operation 125 'sub' 'sub_ln140' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (3.42ns)   --->   "%y1_read = read i12 @_ssdm_op_Read.ap_fifo.volatile.i12P0A, i12 %y1" [baseline/fit.cpp:142]   --->   Operation 126 'read' 'y1_read' <Predicate = true> <Delay = 3.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 10> <FIFO>
ST_2 : Operation 127 [1/1] (3.42ns)   --->   "%last2_read = read i2 @_ssdm_op_Read.ap_fifo.volatile.i2P0A, i2 %last2" [baseline/fit.cpp:144]   --->   Operation 127 'read' 'last2_read' <Predicate = true> <Delay = 3.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 10> <FIFO>
ST_2 : Operation 128 [1/1] (1.34ns)   --->   "%icmp_ln144 = icmp_eq  i2 %last2_read, i2 0" [baseline/fit.cpp:144]   --->   Operation 128 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.77>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln140_2 = sext i64 %sigmaDiv1Temp" [baseline/fit.cpp:140]   --->   Operation 129 'sext' 'sext_ln140_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln140_3 = sext i65 %sub_ln140" [baseline/fit.cpp:140]   --->   Operation 130 'sext' 'sext_ln140_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [5/5] (5.77ns)   --->   "%mul_ln140 = mul i96 %sext_ln140_3, i96 %sext_ln140_2" [baseline/fit.cpp:140]   --->   Operation 131 'mul' 'mul_ln140' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.77>
ST_4 : Operation 132 [4/5] (5.77ns)   --->   "%mul_ln140 = mul i96 %sext_ln140_3, i96 %sext_ln140_2" [baseline/fit.cpp:140]   --->   Operation 132 'mul' 'mul_ln140' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.77>
ST_5 : Operation 133 [3/5] (5.77ns)   --->   "%mul_ln140 = mul i96 %sext_ln140_3, i96 %sext_ln140_2" [baseline/fit.cpp:140]   --->   Operation 133 'mul' 'mul_ln140' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.77>
ST_6 : Operation 134 [2/5] (5.77ns)   --->   "%mul_ln140 = mul i96 %sext_ln140_3, i96 %sext_ln140_2" [baseline/fit.cpp:140]   --->   Operation 134 'mul' 'mul_ln140' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.77>
ST_7 : Operation 135 [1/5] (5.77ns)   --->   "%mul_ln140 = mul i96 %sext_ln140_3, i96 %sext_ln140_2" [baseline/fit.cpp:140]   --->   Operation 135 'mul' 'mul_ln140' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%t = partselect i64 @_ssdm_op_PartSelect.i64.i96.i32.i32, i96 %mul_ln140, i32 32, i32 95" [baseline/fit.cpp:140]   --->   Operation 136 'partselect' 't' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.77>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln142 = sext i64 %t" [baseline/fit.cpp:142]   --->   Operation 137 'sext' 'sext_ln142' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln142_1 = sext i12 %y1_read" [baseline/fit.cpp:142]   --->   Operation 138 'sext' 'sext_ln142_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [5/5] (5.77ns)   --->   "%mul_ln142 = mul i76 %sext_ln142, i76 %sext_ln142_1" [baseline/fit.cpp:142]   --->   Operation 139 'mul' 'mul_ln142' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.77>
ST_9 : Operation 140 [4/5] (5.77ns)   --->   "%mul_ln142 = mul i76 %sext_ln142, i76 %sext_ln142_1" [baseline/fit.cpp:142]   --->   Operation 140 'mul' 'mul_ln142' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.77>
ST_10 : Operation 141 [3/5] (5.77ns)   --->   "%mul_ln142 = mul i76 %sext_ln142, i76 %sext_ln142_1" [baseline/fit.cpp:142]   --->   Operation 141 'mul' 'mul_ln142' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.77>
ST_11 : Operation 142 [2/5] (5.77ns)   --->   "%mul_ln142 = mul i76 %sext_ln142, i76 %sext_ln142_1" [baseline/fit.cpp:142]   --->   Operation 142 'mul' 'mul_ln142' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.77>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln141 = sext i64 %t" [baseline/fit.cpp:141]   --->   Operation 143 'sext' 'sext_ln141' <Predicate = true> <Delay = 0.00>
ST_12 : [1/1] (1.43ns)   --->   Input mux for Operation 144 '%mul_ln141 = mul i96 %sext_ln141, i96 %sext_ln141'
ST_12 : Operation 144 [5/5] (4.33ns)   --->   "%mul_ln141 = mul i96 %sext_ln141, i96 %sext_ln141" [baseline/fit.cpp:141]   --->   Operation 144 'mul' 'mul_ln141' <Predicate = true> <Delay = 4.33> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 145 [1/5] (5.77ns)   --->   "%mul_ln142 = mul i76 %sext_ln142, i76 %sext_ln142_1" [baseline/fit.cpp:142]   --->   Operation 145 'mul' 'mul_ln142' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.77>
ST_13 : Operation 146 [4/5] (5.77ns)   --->   "%mul_ln141 = mul i96 %sext_ln141, i96 %sext_ln141" [baseline/fit.cpp:141]   --->   Operation 146 'mul' 'mul_ln141' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln142_2 = sext i76 %mul_ln142" [baseline/fit.cpp:142]   --->   Operation 147 'sext' 'sext_ln142_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [5/5] (5.77ns)   --->   "%mul_ln142_1 = mul i96 %sext_ln142_2, i96 %sext_ln140_2" [baseline/fit.cpp:142]   --->   Operation 148 'mul' 'mul_ln142_1' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.77>
ST_14 : Operation 149 [3/5] (5.77ns)   --->   "%mul_ln141 = mul i96 %sext_ln141, i96 %sext_ln141" [baseline/fit.cpp:141]   --->   Operation 149 'mul' 'mul_ln141' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 150 [4/5] (5.77ns)   --->   "%mul_ln142_1 = mul i96 %sext_ln142_2, i96 %sext_ln140_2" [baseline/fit.cpp:142]   --->   Operation 150 'mul' 'mul_ln142_1' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.77>
ST_15 : Operation 151 [2/5] (5.77ns)   --->   "%mul_ln141 = mul i96 %sext_ln141, i96 %sext_ln141" [baseline/fit.cpp:141]   --->   Operation 151 'mul' 'mul_ln141' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 152 [3/5] (5.77ns)   --->   "%mul_ln142_1 = mul i96 %sext_ln142_2, i96 %sext_ln140_2" [baseline/fit.cpp:142]   --->   Operation 152 'mul' 'mul_ln142_1' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.77>
ST_16 : Operation 153 [1/5] (5.77ns)   --->   "%mul_ln141 = mul i96 %sext_ln141, i96 %sext_ln141" [baseline/fit.cpp:141]   --->   Operation 153 'mul' 'mul_ln141' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 154 [2/5] (5.77ns)   --->   "%mul_ln142_1 = mul i96 %sext_ln142_2, i96 %sext_ln140_2" [baseline/fit.cpp:142]   --->   Operation 154 'mul' 'mul_ln142_1' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.77>
ST_17 : Operation 155 [1/1] (0.00ns)   --->   "%Stt_1 = load i64 %Stt" [baseline/fit.cpp:141]   --->   Operation 155 'load' 'Stt_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 156 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i64.i32, i64 %Stt_1, i32 0" [baseline/fit.cpp:141]   --->   Operation 156 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 157 [1/1] (3.70ns)   --->   "%add_ln141 = add i96 %mul_ln141, i96 %shl_ln1" [baseline/fit.cpp:141]   --->   Operation 157 'add' 'add_ln141' <Predicate = true> <Delay = 3.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 158 [1/1] (0.00ns)   --->   "%Stt_2 = partselect i64 @_ssdm_op_PartSelect.i64.i96.i32.i32, i96 %add_ln141, i32 32, i32 95" [baseline/fit.cpp:141]   --->   Operation 158 'partselect' 'Stt_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 159 [1/5] (5.77ns)   --->   "%mul_ln142_1 = mul i96 %sext_ln142_2, i96 %sext_ln140_2" [baseline/fit.cpp:142]   --->   Operation 159 'mul' 'mul_ln142_1' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.99>
ST_18 : Operation 160 [1/1] (0.00ns)   --->   "%bSum_1 = load i64 %bSum" [baseline/fit.cpp:142]   --->   Operation 160 'load' 'bSum_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 161 [1/1] (0.00ns)   --->   "%speclooptripcount_ln138 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 500, i64 5000, i64 2750" [baseline/fit.cpp:138]   --->   Operation 161 'speclooptripcount' 'speclooptripcount_ln138' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 162 [1/1] (0.00ns)   --->   "%specloopname_ln137 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [baseline/fit.cpp:137]   --->   Operation 162 'specloopname' 'specloopname_ln137' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 163 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i64.i32, i64 %bSum_1, i32 0" [baseline/fit.cpp:142]   --->   Operation 163 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 164 [1/1] (3.70ns)   --->   "%add_ln142 = add i96 %mul_ln142_1, i96 %shl_ln2" [baseline/fit.cpp:142]   --->   Operation 164 'add' 'add_ln142' <Predicate = true> <Delay = 3.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 165 [1/1] (0.00ns)   --->   "%bSum_2 = partselect i64 @_ssdm_op_PartSelect.i64.i96.i32.i32, i96 %add_ln142, i32 32, i32 95" [baseline/fit.cpp:142]   --->   Operation 165 'partselect' 'bSum_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %_ZNK13ap_fixed_baseILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, void %while.body.if.end36_crit_edge" [baseline/fit.cpp:144]   --->   Operation 166 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln147 = sext i64 %Stt_2" [baseline/fit.cpp:147]   --->   Operation 167 'sext' 'sext_ln147' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_18 : Operation 168 [70/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 168 'sdiv' 'sdiv_ln147' <Predicate = (!icmp_ln144)> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 169 [1/1] (1.29ns)   --->   "%store_ln144 = store i64 %bSum_2, i64 %bSum" [baseline/fit.cpp:144]   --->   Operation 169 'store' 'store_ln144' <Predicate = (icmp_ln144)> <Delay = 1.29>
ST_18 : Operation 170 [1/1] (1.29ns)   --->   "%store_ln144 = store i64 %Stt_2, i64 %Stt" [baseline/fit.cpp:144]   --->   Operation 170 'store' 'store_ln144' <Predicate = (icmp_ln144)> <Delay = 1.29>
ST_18 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln144 = br void %if.end36" [baseline/fit.cpp:144]   --->   Operation 171 'br' 'br_ln144' <Predicate = (icmp_ln144)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 4.30>
ST_19 : Operation 172 [69/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 172 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.30>
ST_20 : Operation 173 [68/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 173 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.30>
ST_21 : Operation 174 [67/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 174 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.30>
ST_22 : Operation 175 [66/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 175 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.30>
ST_23 : Operation 176 [65/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 176 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.30>
ST_24 : Operation 177 [64/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 177 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.30>
ST_25 : Operation 178 [63/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 178 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.30>
ST_26 : Operation 179 [62/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 179 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.30>
ST_27 : Operation 180 [61/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 180 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.30>
ST_28 : Operation 181 [60/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 181 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.30>
ST_29 : Operation 182 [59/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 182 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.30>
ST_30 : Operation 183 [58/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 183 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.30>
ST_31 : Operation 184 [57/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 184 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.30>
ST_32 : Operation 185 [56/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 185 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.30>
ST_33 : Operation 186 [55/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 186 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.30>
ST_34 : Operation 187 [54/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 187 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.30>
ST_35 : Operation 188 [53/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 188 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.30>
ST_36 : Operation 189 [52/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 189 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.30>
ST_37 : Operation 190 [51/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 190 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.30>
ST_38 : Operation 191 [50/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 191 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.30>
ST_39 : Operation 192 [49/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 192 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.30>
ST_40 : Operation 193 [48/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 193 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.30>
ST_41 : Operation 194 [47/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 194 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.30>
ST_42 : Operation 195 [46/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 195 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.30>
ST_43 : Operation 196 [45/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 196 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.30>
ST_44 : Operation 197 [44/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 197 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.30>
ST_45 : Operation 198 [43/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 198 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.30>
ST_46 : Operation 199 [42/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 199 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.30>
ST_47 : Operation 200 [41/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 200 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.30>
ST_48 : Operation 201 [40/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 201 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.30>
ST_49 : Operation 202 [39/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 202 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.30>
ST_50 : Operation 203 [38/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 203 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 4.30>
ST_51 : Operation 204 [37/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 204 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.30>
ST_52 : Operation 205 [36/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 205 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 4.30>
ST_53 : Operation 206 [35/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 206 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 4.30>
ST_54 : Operation 207 [34/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 207 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 4.30>
ST_55 : Operation 208 [33/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 208 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 4.30>
ST_56 : Operation 209 [32/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 209 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 4.30>
ST_57 : Operation 210 [31/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 210 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 4.30>
ST_58 : Operation 211 [30/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 211 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 4.30>
ST_59 : Operation 212 [29/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 212 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.30>
ST_60 : Operation 213 [28/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 213 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 4.30>
ST_61 : Operation 214 [27/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 214 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 4.30>
ST_62 : Operation 215 [26/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 215 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 4.30>
ST_63 : Operation 216 [25/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 216 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 4.30>
ST_64 : Operation 217 [24/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 217 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 4.30>
ST_65 : Operation 218 [23/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 218 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 4.30>
ST_66 : Operation 219 [22/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 219 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 4.30>
ST_67 : Operation 220 [21/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 220 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 4.30>
ST_68 : Operation 221 [20/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 221 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 4.30>
ST_69 : Operation 222 [19/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 222 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 4.30>
ST_70 : Operation 223 [18/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 223 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 4.30>
ST_71 : Operation 224 [17/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 224 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 4.30>
ST_72 : Operation 225 [16/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 225 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 4.30>
ST_73 : Operation 226 [15/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 226 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 4.30>
ST_74 : Operation 227 [14/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 227 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 4.30>
ST_75 : Operation 228 [13/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 228 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 4.30>
ST_76 : Operation 229 [12/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 229 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 4.30>
ST_77 : Operation 230 [11/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 230 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 4.30>
ST_78 : Operation 231 [10/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 231 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 4.30>
ST_79 : Operation 232 [9/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 232 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 4.30>
ST_80 : Operation 233 [8/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 233 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 4.30>
ST_81 : Operation 234 [7/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 234 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 4.30>
ST_82 : Operation 235 [6/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 235 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 4.30>
ST_83 : Operation 236 [5/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 236 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 4.30>
ST_84 : Operation 237 [4/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 237 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 4.30>
ST_85 : Operation 238 [3/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 238 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 4.30>
ST_86 : Operation 239 [2/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 239 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 4.30>
ST_87 : Operation 240 [1/70] (4.30ns)   --->   "%sdiv_ln147 = sdiv i66 18446744073709551616, i66 %sext_ln147" [baseline/fit.cpp:147]   --->   Operation 240 'sdiv' 'sdiv_ln147' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 69> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 241 [1/1] (3.42ns)   --->   "%SyDivS_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %SyDivS" [baseline/fit.cpp:149]   --->   Operation 241 'read' 'SyDivS_read' <Predicate = true> <Delay = 3.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 10> <FIFO>
ST_87 : Operation 242 [1/1] (3.42ns)   --->   "%SDiv1_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %SDiv1" [baseline/fit.cpp:150]   --->   Operation 242 'read' 'SDiv1_read' <Predicate = true> <Delay = 3.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 10> <FIFO>
ST_87 : Operation 243 [1/1] (3.42ns)   --->   "%SxSquaredDivS_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %SxSquaredDivS" [baseline/fit.cpp:150]   --->   Operation 243 'read' 'SxSquaredDivS_read' <Predicate = true> <Delay = 3.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 10> <FIFO>

State 88 <SV = 87> <Delay = 5.77>
ST_88 : Operation 244 [1/1] (0.00ns)   --->   "%r_sigmaB = trunc i64 %sdiv_ln147" [baseline/fit.cpp:147]   --->   Operation 244 'trunc' 'r_sigmaB' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln148 = sext i64 %bSum_2" [baseline/fit.cpp:148]   --->   Operation 245 'sext' 'sext_ln148' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln148_1 = sext i64 %r_sigmaB" [baseline/fit.cpp:148]   --->   Operation 246 'sext' 'sext_ln148_1' <Predicate = true> <Delay = 0.00>
ST_88 : [1/1] (1.43ns)   --->   Input mux for Operation 247 '%mul_ln148 = mul i96 %sext_ln148_1, i96 %sext_ln148'
ST_88 : Operation 247 [5/5] (4.33ns)   --->   "%mul_ln148 = mul i96 %sext_ln148_1, i96 %sext_ln148" [baseline/fit.cpp:148]   --->   Operation 247 'mul' 'mul_ln148' <Predicate = true> <Delay = 4.33> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln150 = sext i64 %SDiv1_read" [baseline/fit.cpp:150]   --->   Operation 248 'sext' 'sext_ln150' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln150_2 = sext i64 %r_sigmaB" [baseline/fit.cpp:150]   --->   Operation 249 'sext' 'sext_ln150_2' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 250 [5/5] (5.77ns)   --->   "%mul_ln150 = mul i128 %sext_ln150, i128 %sext_ln150_2" [baseline/fit.cpp:150]   --->   Operation 250 'mul' 'mul_ln150' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 5.77>
ST_89 : Operation 251 [4/5] (5.77ns)   --->   "%mul_ln148 = mul i96 %sext_ln148_1, i96 %sext_ln148" [baseline/fit.cpp:148]   --->   Operation 251 'mul' 'mul_ln148' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 252 [4/5] (5.77ns)   --->   "%mul_ln150 = mul i128 %sext_ln150, i128 %sext_ln150_2" [baseline/fit.cpp:150]   --->   Operation 252 'mul' 'mul_ln150' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 5.77>
ST_90 : Operation 253 [3/5] (5.77ns)   --->   "%mul_ln148 = mul i96 %sext_ln148_1, i96 %sext_ln148" [baseline/fit.cpp:148]   --->   Operation 253 'mul' 'mul_ln148' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 254 [3/5] (5.77ns)   --->   "%mul_ln150 = mul i128 %sext_ln150, i128 %sext_ln150_2" [baseline/fit.cpp:150]   --->   Operation 254 'mul' 'mul_ln150' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 5.77>
ST_91 : Operation 255 [2/5] (5.77ns)   --->   "%mul_ln148 = mul i96 %sext_ln148_1, i96 %sext_ln148" [baseline/fit.cpp:148]   --->   Operation 255 'mul' 'mul_ln148' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 256 [2/5] (5.77ns)   --->   "%mul_ln150 = mul i128 %sext_ln150, i128 %sext_ln150_2" [baseline/fit.cpp:150]   --->   Operation 256 'mul' 'mul_ln150' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 5.77>
ST_92 : Operation 257 [1/5] (5.77ns)   --->   "%mul_ln148 = mul i96 %sext_ln148_1, i96 %sext_ln148" [baseline/fit.cpp:148]   --->   Operation 257 'mul' 'mul_ln148' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 258 [1/1] (0.00ns)   --->   "%r_b = partselect i64 @_ssdm_op_PartSelect.i64.i96.i32.i32, i96 %mul_ln148, i32 32, i32 95" [baseline/fit.cpp:148]   --->   Operation 258 'partselect' 'r_b' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 259 [1/5] (5.77ns)   --->   "%mul_ln150 = mul i128 %sext_ln150, i128 %sext_ln150_2" [baseline/fit.cpp:150]   --->   Operation 259 'mul' 'mul_ln150' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 5.77>
ST_93 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln149 = sext i64 %SxDivSTemp_2" [baseline/fit.cpp:149]   --->   Operation 260 'sext' 'sext_ln149' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln149_1 = sext i64 %r_b" [baseline/fit.cpp:149]   --->   Operation 261 'sext' 'sext_ln149_1' <Predicate = true> <Delay = 0.00>
ST_93 : [1/1] (1.43ns)   --->   Input mux for Operation 262 '%mul_ln149 = mul i96 %sext_ln149_1, i96 %sext_ln149'
ST_93 : Operation 262 [5/5] (4.33ns)   --->   "%mul_ln149 = mul i96 %sext_ln149_1, i96 %sext_ln149" [baseline/fit.cpp:149]   --->   Operation 262 'mul' 'mul_ln149' <Predicate = true> <Delay = 4.33> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln150_1 = sext i64 %SxSquaredDivS_read" [baseline/fit.cpp:150]   --->   Operation 263 'sext' 'sext_ln150_1' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 264 [5/5] (5.77ns)   --->   "%mul_ln150_1 = mul i128 %mul_ln150, i128 %sext_ln150_1" [baseline/fit.cpp:150]   --->   Operation 264 'mul' 'mul_ln150_1' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 5.77>
ST_94 : Operation 265 [4/5] (5.77ns)   --->   "%mul_ln149 = mul i96 %sext_ln149_1, i96 %sext_ln149" [baseline/fit.cpp:149]   --->   Operation 265 'mul' 'mul_ln149' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 266 [4/5] (5.77ns)   --->   "%mul_ln150_1 = mul i128 %mul_ln150, i128 %sext_ln150_1" [baseline/fit.cpp:150]   --->   Operation 266 'mul' 'mul_ln150_1' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 5.77>
ST_95 : Operation 267 [3/5] (5.77ns)   --->   "%mul_ln149 = mul i96 %sext_ln149_1, i96 %sext_ln149" [baseline/fit.cpp:149]   --->   Operation 267 'mul' 'mul_ln149' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 268 [3/5] (5.77ns)   --->   "%mul_ln150_1 = mul i128 %mul_ln150, i128 %sext_ln150_1" [baseline/fit.cpp:150]   --->   Operation 268 'mul' 'mul_ln150_1' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 5.77>
ST_96 : Operation 269 [2/5] (5.77ns)   --->   "%mul_ln149 = mul i96 %sext_ln149_1, i96 %sext_ln149" [baseline/fit.cpp:149]   --->   Operation 269 'mul' 'mul_ln149' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 270 [2/5] (5.77ns)   --->   "%mul_ln150_1 = mul i128 %mul_ln150, i128 %sext_ln150_1" [baseline/fit.cpp:150]   --->   Operation 270 'mul' 'mul_ln150_1' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 5.77>
ST_97 : Operation 271 [1/5] (5.77ns)   --->   "%mul_ln149 = mul i96 %sext_ln149_1, i96 %sext_ln149" [baseline/fit.cpp:149]   --->   Operation 271 'mul' 'mul_ln149' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 272 [1/5] (5.77ns)   --->   "%mul_ln150_1 = mul i128 %mul_ln150, i128 %sext_ln150_1" [baseline/fit.cpp:150]   --->   Operation 272 'mul' 'mul_ln150_1' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %mul_ln150_1, i32 64, i32 127" [baseline/fit.cpp:152]   --->   Operation 273 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 98 <SV = 97> <Delay = 7.00>
ST_98 : Operation 274 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i64.i32, i64 %SyDivS_read, i32 0" [baseline/fit.cpp:149]   --->   Operation 274 'bitconcatenate' 'shl_ln3' <Predicate = (tmp & !icmp_ln144)> <Delay = 0.00>
ST_98 : Operation 275 [1/1] (3.70ns)   --->   "%sub_ln149 = sub i96 %shl_ln3, i96 %mul_ln149" [baseline/fit.cpp:149]   --->   Operation 275 'sub' 'sub_ln149' <Predicate = (tmp & !icmp_ln144)> <Delay = 3.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i64 @_ssdm_op_PartSelect.i64.i96.i32.i32, i96 %sub_ln149, i32 32, i32 95" [baseline/fit.cpp:152]   --->   Operation 276 'partselect' 'tmp_1' <Predicate = (tmp & !icmp_ln144)> <Delay = 0.00>
ST_98 : Operation 277 [1/1] (0.00ns)   --->   "%or_ln152_5 = bitconcatenate i268 @_ssdm_op_BitConcatenate.i268.i64.i64.i64.i64.i12, i64 %r_sigmaB, i64 %tmp_2, i64 %r_b, i64 %tmp_1, i12 0" [baseline/fit.cpp:152]   --->   Operation 277 'bitconcatenate' 'or_ln152_5' <Predicate = (tmp & !icmp_ln144)> <Delay = 0.00>
ST_98 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i268 %or_ln152_5" [baseline/fit.cpp:152]   --->   Operation 278 'zext' 'zext_ln152' <Predicate = (tmp & !icmp_ln144)> <Delay = 0.00>
ST_98 : Operation 279 [1/1] (3.30ns)   --->   "%write_ln152 = write void @_ssdm_op_Write.ap_fifo.volatile.i332P0A, i332 %resultStream, i332 %zext_ln152" [baseline/fit.cpp:152]   --->   Operation 279 'write' 'write_ln152' <Predicate = (tmp & !icmp_ln144)> <Delay = 3.30> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.30> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 332> <Depth = 10> <FIFO>
ST_98 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_9 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %SxDivS, i32 1" [baseline/fit.cpp:158]   --->   Operation 280 'nbreadreq' 'tmp_9' <Predicate = (tmp & !icmp_ln144)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 10> <FIFO>
ST_98 : Operation 281 [1/1] (1.29ns)   --->   "%store_ln158 = store i64 0, i64 %bSum" [baseline/fit.cpp:158]   --->   Operation 281 'store' 'store_ln158' <Predicate = (tmp & !icmp_ln144)> <Delay = 1.29>
ST_98 : Operation 282 [1/1] (1.29ns)   --->   "%store_ln158 = store i64 0, i64 %Stt" [baseline/fit.cpp:158]   --->   Operation 282 'store' 'store_ln158' <Predicate = (tmp & !icmp_ln144)> <Delay = 1.29>
ST_98 : Operation 283 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %tmp_9, void %if.end36, void %if.then34" [baseline/fit.cpp:158]   --->   Operation 283 'br' 'br_ln158' <Predicate = (tmp & !icmp_ln144)> <Delay = 0.00>
ST_98 : Operation 284 [1/1] (3.42ns)   --->   "%SxDivSTemp_3 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %SxDivS" [baseline/fit.cpp:158]   --->   Operation 284 'read' 'SxDivSTemp_3' <Predicate = (tmp & !icmp_ln144 & tmp_9)> <Delay = 3.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 10> <FIFO>
ST_98 : Operation 285 [1/1] (1.29ns)   --->   "%store_ln158 = store i64 %SxDivSTemp_3, i64 %SxDivSTemp_1" [baseline/fit.cpp:158]   --->   Operation 285 'store' 'store_ln158' <Predicate = (tmp & !icmp_ln144 & tmp_9)> <Delay = 1.29>
ST_98 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln158 = br void %if.end36" [baseline/fit.cpp:158]   --->   Operation 286 'br' 'br_ln158' <Predicate = (tmp & !icmp_ln144 & tmp_9)> <Delay = 0.00>
ST_98 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_s = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i2P0A, i2 %last2, i32 1" [baseline/fit.cpp:137]   --->   Operation 287 'nbreadreq' 'tmp_s' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 10> <FIFO>
ST_98 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln137 = br i1 %tmp_s, void %while.end.loopexit, void %while.body" [baseline/fit.cpp:137]   --->   Operation 288 'br' 'br_ln137' <Predicate = (tmp)> <Delay = 0.00>
ST_98 : Operation 289 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.end"   --->   Operation 289 'br' 'br_ln0' <Predicate = (tmp & !tmp_s)> <Delay = 0.00>
ST_98 : Operation 290 [1/1] (0.00ns)   --->   "%ret_ln161 = ret" [baseline/fit.cpp:161]   --->   Operation 290 'ret' 'ret_ln161' <Predicate = (!tmp_s) | (!tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.721ns
The critical path consists of the following:
	fifo read operation ('SxDivSTemp', baseline/fit.cpp:131) on port 'SxDivS' (baseline/fit.cpp:131) [20]  (3.427 ns)
	'store' operation ('store_ln138', baseline/fit.cpp:138) of variable 'SxDivSTemp', baseline/fit.cpp:131 on local variable 'SxDivSTemp' [27]  (1.294 ns)

 <State 2>: 6.347ns
The critical path consists of the following:
	fifo read operation ('x1_read', baseline/fit.cpp:140) on port 'x1' (baseline/fit.cpp:140) [38]  (3.427 ns)
	'sub' operation ('sub_ln140', baseline/fit.cpp:140) [42]  (2.920 ns)

 <State 3>: 5.773ns
The critical path consists of the following:
	'mul' operation ('mul_ln140', baseline/fit.cpp:140) [45]  (5.773 ns)

 <State 4>: 5.773ns
The critical path consists of the following:
	'mul' operation ('mul_ln140', baseline/fit.cpp:140) [45]  (5.773 ns)

 <State 5>: 5.773ns
The critical path consists of the following:
	'mul' operation ('mul_ln140', baseline/fit.cpp:140) [45]  (5.773 ns)

 <State 6>: 5.773ns
The critical path consists of the following:
	'mul' operation ('mul_ln140', baseline/fit.cpp:140) [45]  (5.773 ns)

 <State 7>: 5.773ns
The critical path consists of the following:
	'mul' operation ('mul_ln140', baseline/fit.cpp:140) [45]  (5.773 ns)

 <State 8>: 5.773ns
The critical path consists of the following:
	'mul' operation ('mul_ln142', baseline/fit.cpp:142) [55]  (5.773 ns)

 <State 9>: 5.773ns
The critical path consists of the following:
	'mul' operation ('mul_ln142', baseline/fit.cpp:142) [55]  (5.773 ns)

 <State 10>: 5.773ns
The critical path consists of the following:
	'mul' operation ('mul_ln142', baseline/fit.cpp:142) [55]  (5.773 ns)

 <State 11>: 5.773ns
The critical path consists of the following:
	'mul' operation ('mul_ln142', baseline/fit.cpp:142) [55]  (5.773 ns)

 <State 12>: 5.773ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.438 ns)
'mul' operation ('mul_ln141', baseline/fit.cpp:141) [48]  (4.335 ns)

 <State 13>: 5.773ns
The critical path consists of the following:
	'mul' operation ('mul_ln141', baseline/fit.cpp:141) [48]  (5.773 ns)

 <State 14>: 5.773ns
The critical path consists of the following:
	'mul' operation ('mul_ln141', baseline/fit.cpp:141) [48]  (5.773 ns)

 <State 15>: 5.773ns
The critical path consists of the following:
	'mul' operation ('mul_ln141', baseline/fit.cpp:141) [48]  (5.773 ns)

 <State 16>: 5.773ns
The critical path consists of the following:
	'mul' operation ('mul_ln141', baseline/fit.cpp:141) [48]  (5.773 ns)

 <State 17>: 5.773ns
The critical path consists of the following:
	'mul' operation ('mul_ln142_1', baseline/fit.cpp:142) [57]  (5.773 ns)

 <State 18>: 4.999ns
The critical path consists of the following:
	'load' operation ('bSum', baseline/fit.cpp:142) on local variable 'bSum' [33]  (0.000 ns)
	'add' operation ('add_ln142', baseline/fit.cpp:142) [59]  (3.705 ns)
	'store' operation ('store_ln144', baseline/fit.cpp:144) of variable 'bSum', baseline/fit.cpp:142 on local variable 'bSum' [99]  (1.294 ns)

 <State 19>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 20>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 21>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 22>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 23>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 24>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 25>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 26>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 27>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 28>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 29>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 30>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 31>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 32>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 33>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 34>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 35>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 36>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 37>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 38>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 39>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 40>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 41>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 42>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 43>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 44>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 45>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 46>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 47>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 48>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 49>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 50>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 51>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 52>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 53>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 54>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 55>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 56>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 57>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 58>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 59>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 60>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 61>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 62>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 63>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 64>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 65>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 66>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 67>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 68>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 69>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 70>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 71>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 72>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 73>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 74>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 75>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 76>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 77>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 78>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 79>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 80>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 81>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 82>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 83>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 84>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 85>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 86>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 87>: 4.309ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln147', baseline/fit.cpp:147) [66]  (4.309 ns)

 <State 88>: 5.773ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.438 ns)
'mul' operation ('mul_ln148', baseline/fit.cpp:148) [70]  (4.335 ns)

 <State 89>: 5.773ns
The critical path consists of the following:
	'mul' operation ('mul_ln148', baseline/fit.cpp:148) [70]  (5.773 ns)

 <State 90>: 5.773ns
The critical path consists of the following:
	'mul' operation ('mul_ln148', baseline/fit.cpp:148) [70]  (5.773 ns)

 <State 91>: 5.773ns
The critical path consists of the following:
	'mul' operation ('mul_ln148', baseline/fit.cpp:148) [70]  (5.773 ns)

 <State 92>: 5.773ns
The critical path consists of the following:
	'mul' operation ('mul_ln148', baseline/fit.cpp:148) [70]  (5.773 ns)

 <State 93>: 5.773ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.438 ns)
'mul' operation ('mul_ln149', baseline/fit.cpp:149) [75]  (4.335 ns)

 <State 94>: 5.773ns
The critical path consists of the following:
	'mul' operation ('mul_ln149', baseline/fit.cpp:149) [75]  (5.773 ns)

 <State 95>: 5.773ns
The critical path consists of the following:
	'mul' operation ('mul_ln149', baseline/fit.cpp:149) [75]  (5.773 ns)

 <State 96>: 5.773ns
The critical path consists of the following:
	'mul' operation ('mul_ln149', baseline/fit.cpp:149) [75]  (5.773 ns)

 <State 97>: 5.773ns
The critical path consists of the following:
	'mul' operation ('mul_ln149', baseline/fit.cpp:149) [75]  (5.773 ns)

 <State 98>: 7.005ns
The critical path consists of the following:
	'sub' operation ('sub_ln149', baseline/fit.cpp:149) [77]  (3.705 ns)
	fifo write operation ('write_ln152', baseline/fit.cpp:152) on port 'resultStream' (baseline/fit.cpp:152) [89]  (3.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
