# do UART_Design.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Group_16
# 
# Top level modules:
# 	Group_16
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Group_16_vlg_sample_tst
# -- Compiling module Group_16_vlg_check_tst
# ** Error: UART_Design.vt(60): near "buf": syntax error, unexpected buf, expecting ')'
# ** Error: c:/altera/13.0/modelsim_ase/win32aloem/vlog failed.
# Executing ONERROR command at macro ./UART_Design.do line 4
