// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pow_generic_double_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        exp,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] exp;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
reg    ap_block_pp0_stage0_11001;
wire   [7:0] pow_reduce_anonymo_2_address0;
reg    pow_reduce_anonymo_2_ce0;
wire   [57:0] pow_reduce_anonymo_2_q0;
wire   [7:0] pow_reduce_anonymo_address0;
reg    pow_reduce_anonymo_ce0;
wire   [25:0] pow_reduce_anonymo_q0;
wire   [7:0] pow_reduce_anonymo_address1;
reg    pow_reduce_anonymo_ce1;
wire   [25:0] pow_reduce_anonymo_q1;
wire   [7:0] pow_reduce_anonymo_3_address0;
reg    pow_reduce_anonymo_3_ce0;
wire   [41:0] pow_reduce_anonymo_3_q0;
wire   [10:0] tmp_V_fu_330_p4;
reg   [10:0] tmp_V_reg_1145;
reg   [10:0] tmp_V_reg_1145_pp0_iter1_reg;
reg   [10:0] tmp_V_reg_1145_pp0_iter2_reg;
reg   [10:0] tmp_V_reg_1145_pp0_iter3_reg;
reg   [10:0] tmp_V_reg_1145_pp0_iter4_reg;
reg   [10:0] tmp_V_reg_1145_pp0_iter5_reg;
wire   [0:0] icmp_ln833_fu_344_p2;
reg   [0:0] icmp_ln833_reg_1151;
reg   [0:0] icmp_ln833_reg_1151_pp0_iter1_reg;
reg   [0:0] icmp_ln833_reg_1151_pp0_iter2_reg;
reg   [0:0] icmp_ln833_reg_1151_pp0_iter3_reg;
reg   [0:0] icmp_ln833_reg_1151_pp0_iter4_reg;
reg   [0:0] icmp_ln833_reg_1151_pp0_iter5_reg;
reg   [0:0] icmp_ln833_reg_1151_pp0_iter6_reg;
reg   [0:0] icmp_ln833_reg_1151_pp0_iter7_reg;
reg   [0:0] icmp_ln833_reg_1151_pp0_iter8_reg;
reg   [0:0] icmp_ln833_reg_1151_pp0_iter9_reg;
reg   [0:0] icmp_ln833_reg_1151_pp0_iter10_reg;
reg   [0:0] icmp_ln833_reg_1151_pp0_iter11_reg;
reg   [0:0] icmp_ln833_reg_1151_pp0_iter12_reg;
reg   [0:0] icmp_ln833_reg_1151_pp0_iter13_reg;
reg   [0:0] icmp_ln833_reg_1151_pp0_iter14_reg;
reg   [0:0] icmp_ln833_reg_1151_pp0_iter15_reg;
reg   [0:0] icmp_ln833_reg_1151_pp0_iter16_reg;
reg   [0:0] icmp_ln833_reg_1151_pp0_iter17_reg;
reg   [0:0] icmp_ln833_reg_1151_pp0_iter18_reg;
reg   [0:0] icmp_ln833_reg_1151_pp0_iter19_reg;
reg   [0:0] icmp_ln833_reg_1151_pp0_iter20_reg;
reg   [0:0] icmp_ln833_reg_1151_pp0_iter21_reg;
reg   [0:0] icmp_ln833_reg_1151_pp0_iter22_reg;
reg   [0:0] icmp_ln833_reg_1151_pp0_iter23_reg;
reg   [0:0] icmp_ln833_reg_1151_pp0_iter24_reg;
wire   [0:0] icmp_ln415_fu_388_p2;
reg   [0:0] icmp_ln415_reg_1155;
reg   [0:0] icmp_ln415_reg_1155_pp0_iter1_reg;
reg   [0:0] icmp_ln415_reg_1155_pp0_iter2_reg;
reg   [0:0] icmp_ln415_reg_1155_pp0_iter3_reg;
reg   [0:0] icmp_ln415_reg_1155_pp0_iter4_reg;
reg   [0:0] icmp_ln415_reg_1155_pp0_iter5_reg;
reg   [0:0] icmp_ln415_reg_1155_pp0_iter6_reg;
reg   [0:0] icmp_ln415_reg_1155_pp0_iter7_reg;
reg   [0:0] icmp_ln415_reg_1155_pp0_iter8_reg;
reg   [0:0] icmp_ln415_reg_1155_pp0_iter9_reg;
reg   [0:0] icmp_ln415_reg_1155_pp0_iter10_reg;
reg   [0:0] icmp_ln415_reg_1155_pp0_iter11_reg;
reg   [0:0] icmp_ln415_reg_1155_pp0_iter12_reg;
reg   [0:0] icmp_ln415_reg_1155_pp0_iter13_reg;
reg   [0:0] icmp_ln415_reg_1155_pp0_iter14_reg;
reg   [0:0] icmp_ln415_reg_1155_pp0_iter15_reg;
reg   [0:0] icmp_ln415_reg_1155_pp0_iter16_reg;
reg   [0:0] icmp_ln415_reg_1155_pp0_iter17_reg;
reg   [0:0] icmp_ln415_reg_1155_pp0_iter18_reg;
reg   [0:0] icmp_ln415_reg_1155_pp0_iter19_reg;
reg   [0:0] icmp_ln415_reg_1155_pp0_iter20_reg;
reg   [0:0] icmp_ln415_reg_1155_pp0_iter21_reg;
reg   [0:0] icmp_ln415_reg_1155_pp0_iter22_reg;
reg   [0:0] icmp_ln415_reg_1155_pp0_iter23_reg;
reg   [0:0] icmp_ln415_reg_1155_pp0_iter24_reg;
wire   [0:0] icmp_ln460_fu_420_p2;
reg   [0:0] icmp_ln460_reg_1159;
reg   [0:0] icmp_ln460_reg_1159_pp0_iter1_reg;
reg   [0:0] icmp_ln460_reg_1159_pp0_iter2_reg;
reg   [0:0] icmp_ln460_reg_1159_pp0_iter3_reg;
reg   [0:0] icmp_ln460_reg_1159_pp0_iter4_reg;
reg   [0:0] icmp_ln460_reg_1159_pp0_iter5_reg;
reg   [0:0] icmp_ln460_reg_1159_pp0_iter6_reg;
reg   [0:0] icmp_ln460_reg_1159_pp0_iter7_reg;
reg   [0:0] icmp_ln460_reg_1159_pp0_iter8_reg;
reg   [0:0] icmp_ln460_reg_1159_pp0_iter9_reg;
reg   [0:0] icmp_ln460_reg_1159_pp0_iter10_reg;
reg   [0:0] icmp_ln460_reg_1159_pp0_iter11_reg;
reg   [0:0] icmp_ln460_reg_1159_pp0_iter12_reg;
reg   [0:0] icmp_ln460_reg_1159_pp0_iter13_reg;
reg   [0:0] icmp_ln460_reg_1159_pp0_iter14_reg;
reg   [0:0] icmp_ln460_reg_1159_pp0_iter15_reg;
reg   [0:0] icmp_ln460_reg_1159_pp0_iter16_reg;
reg   [0:0] icmp_ln460_reg_1159_pp0_iter17_reg;
reg   [0:0] icmp_ln460_reg_1159_pp0_iter18_reg;
reg   [0:0] icmp_ln460_reg_1159_pp0_iter19_reg;
reg   [0:0] icmp_ln460_reg_1159_pp0_iter20_reg;
reg   [0:0] icmp_ln460_reg_1159_pp0_iter21_reg;
reg   [0:0] icmp_ln460_reg_1159_pp0_iter22_reg;
reg   [0:0] icmp_ln460_reg_1159_pp0_iter23_reg;
reg   [0:0] icmp_ln460_reg_1159_pp0_iter24_reg;
wire   [0:0] icmp_ln467_fu_434_p2;
reg   [0:0] icmp_ln467_reg_1163;
reg   [0:0] icmp_ln467_reg_1163_pp0_iter1_reg;
reg   [0:0] icmp_ln467_reg_1163_pp0_iter2_reg;
reg   [0:0] icmp_ln467_reg_1163_pp0_iter3_reg;
reg   [0:0] icmp_ln467_reg_1163_pp0_iter4_reg;
reg   [0:0] icmp_ln467_reg_1163_pp0_iter5_reg;
reg   [0:0] icmp_ln467_reg_1163_pp0_iter6_reg;
reg   [0:0] icmp_ln467_reg_1163_pp0_iter7_reg;
reg   [0:0] icmp_ln467_reg_1163_pp0_iter8_reg;
reg   [0:0] icmp_ln467_reg_1163_pp0_iter9_reg;
reg   [0:0] icmp_ln467_reg_1163_pp0_iter10_reg;
reg   [0:0] icmp_ln467_reg_1163_pp0_iter11_reg;
reg   [0:0] icmp_ln467_reg_1163_pp0_iter12_reg;
reg   [0:0] icmp_ln467_reg_1163_pp0_iter13_reg;
reg   [0:0] icmp_ln467_reg_1163_pp0_iter14_reg;
reg   [0:0] icmp_ln467_reg_1163_pp0_iter15_reg;
reg   [0:0] icmp_ln467_reg_1163_pp0_iter16_reg;
reg   [0:0] icmp_ln467_reg_1163_pp0_iter17_reg;
reg   [0:0] icmp_ln467_reg_1163_pp0_iter18_reg;
reg   [0:0] icmp_ln467_reg_1163_pp0_iter19_reg;
reg   [0:0] icmp_ln467_reg_1163_pp0_iter20_reg;
reg   [0:0] icmp_ln467_reg_1163_pp0_iter21_reg;
reg   [0:0] icmp_ln467_reg_1163_pp0_iter22_reg;
reg   [0:0] icmp_ln467_reg_1163_pp0_iter23_reg;
reg   [0:0] icmp_ln467_reg_1163_pp0_iter24_reg;
wire   [53:0] e_frac_V_2_fu_454_p3;
reg  signed [53:0] e_frac_V_2_reg_1167;
wire  signed [121:0] grp_fu_465_p2;
reg  signed [121:0] m_frac_l_V_reg_1177;
reg  signed [121:0] m_frac_l_V_reg_1177_pp0_iter6_reg;
reg  signed [121:0] m_frac_l_V_reg_1177_pp0_iter7_reg;
reg  signed [121:0] m_frac_l_V_reg_1177_pp0_iter8_reg;
reg  signed [121:0] m_frac_l_V_reg_1177_pp0_iter9_reg;
reg  signed [121:0] m_frac_l_V_reg_1177_pp0_iter10_reg;
reg  signed [121:0] m_frac_l_V_reg_1177_pp0_iter11_reg;
reg  signed [121:0] m_frac_l_V_reg_1177_pp0_iter12_reg;
reg  signed [121:0] m_frac_l_V_reg_1177_pp0_iter13_reg;
reg  signed [121:0] m_frac_l_V_reg_1177_pp0_iter14_reg;
reg  signed [121:0] m_frac_l_V_reg_1177_pp0_iter15_reg;
reg  signed [121:0] m_frac_l_V_reg_1177_pp0_iter16_reg;
reg  signed [121:0] m_frac_l_V_reg_1177_pp0_iter17_reg;
reg  signed [121:0] m_frac_l_V_reg_1177_pp0_iter18_reg;
reg  signed [121:0] m_frac_l_V_reg_1177_pp0_iter19_reg;
reg  signed [121:0] m_frac_l_V_reg_1177_pp0_iter20_reg;
reg  signed [121:0] m_frac_l_V_reg_1177_pp0_iter21_reg;
reg  signed [121:0] m_frac_l_V_reg_1177_pp0_iter22_reg;
reg  signed [121:0] m_frac_l_V_reg_1177_pp0_iter23_reg;
wire   [11:0] m_exp_fu_474_p2;
reg   [11:0] m_exp_reg_1186;
wire   [0:0] isNeg_fu_483_p3;
reg   [0:0] isNeg_reg_1192;
wire  signed [10:0] ush_1_fu_491_p2;
reg  signed [10:0] ush_1_reg_1197;
wire  signed [31:0] sext_ln1311_2_fu_508_p1;
reg  signed [31:0] sext_ln1311_2_reg_1202;
wire   [129:0] m_fix_l_V_fu_539_p3;
reg   [129:0] m_fix_l_V_reg_1207;
reg   [70:0] m_fix_V_reg_1214;
reg   [70:0] m_fix_V_reg_1214_pp0_iter8_reg;
reg   [70:0] m_fix_V_reg_1214_pp0_iter9_reg;
reg   [70:0] m_fix_V_reg_1214_pp0_iter10_reg;
reg   [70:0] m_fix_V_reg_1214_pp0_iter11_reg;
reg   [70:0] m_fix_V_reg_1214_pp0_iter12_reg;
reg   [70:0] m_fix_V_reg_1214_pp0_iter13_reg;
reg  signed [15:0] m_fix_hi_V_reg_1219;
reg   [0:0] p_Result_16_reg_1224;
wire   [0:0] icmp_ln657_fu_628_p2;
reg   [0:0] icmp_ln657_reg_1229;
reg   [0:0] icmp_ln657_reg_1229_pp0_iter8_reg;
reg   [0:0] icmp_ln657_reg_1229_pp0_iter9_reg;
reg   [0:0] icmp_ln657_reg_1229_pp0_iter10_reg;
reg   [0:0] icmp_ln657_reg_1229_pp0_iter11_reg;
reg   [0:0] icmp_ln657_reg_1229_pp0_iter12_reg;
reg   [0:0] icmp_ln657_reg_1229_pp0_iter13_reg;
reg   [0:0] icmp_ln657_reg_1229_pp0_iter14_reg;
reg   [0:0] icmp_ln657_reg_1229_pp0_iter15_reg;
reg   [0:0] icmp_ln657_reg_1229_pp0_iter16_reg;
reg   [0:0] icmp_ln657_reg_1229_pp0_iter17_reg;
reg   [0:0] icmp_ln657_reg_1229_pp0_iter18_reg;
reg   [0:0] icmp_ln657_reg_1229_pp0_iter19_reg;
reg   [0:0] icmp_ln657_reg_1229_pp0_iter20_reg;
reg   [0:0] icmp_ln657_reg_1229_pp0_iter21_reg;
reg   [0:0] icmp_ln657_reg_1229_pp0_iter22_reg;
reg   [0:0] icmp_ln657_reg_1229_pp0_iter23_reg;
reg   [0:0] icmp_ln657_reg_1229_pp0_iter24_reg;
wire   [0:0] icmp_ln657_1_fu_633_p2;
reg   [0:0] icmp_ln657_1_reg_1233;
reg   [0:0] icmp_ln657_1_reg_1233_pp0_iter8_reg;
reg   [0:0] icmp_ln657_1_reg_1233_pp0_iter9_reg;
reg   [0:0] icmp_ln657_1_reg_1233_pp0_iter10_reg;
reg   [0:0] icmp_ln657_1_reg_1233_pp0_iter11_reg;
reg   [0:0] icmp_ln657_1_reg_1233_pp0_iter12_reg;
reg   [0:0] icmp_ln657_1_reg_1233_pp0_iter13_reg;
reg   [0:0] icmp_ln657_1_reg_1233_pp0_iter14_reg;
reg   [0:0] icmp_ln657_1_reg_1233_pp0_iter15_reg;
reg   [0:0] icmp_ln657_1_reg_1233_pp0_iter16_reg;
reg   [0:0] icmp_ln657_1_reg_1233_pp0_iter17_reg;
reg   [0:0] icmp_ln657_1_reg_1233_pp0_iter18_reg;
reg   [0:0] icmp_ln657_1_reg_1233_pp0_iter19_reg;
reg   [0:0] icmp_ln657_1_reg_1233_pp0_iter20_reg;
reg   [0:0] icmp_ln657_1_reg_1233_pp0_iter21_reg;
reg   [0:0] icmp_ln657_1_reg_1233_pp0_iter22_reg;
reg   [0:0] icmp_ln657_1_reg_1233_pp0_iter23_reg;
wire  signed [12:0] r_exp_V_3_fu_692_p3;
reg  signed [12:0] r_exp_V_3_reg_1238;
reg  signed [12:0] r_exp_V_3_reg_1238_pp0_iter9_reg;
reg  signed [12:0] r_exp_V_3_reg_1238_pp0_iter10_reg;
reg  signed [12:0] r_exp_V_3_reg_1238_pp0_iter11_reg;
reg  signed [12:0] r_exp_V_3_reg_1238_pp0_iter12_reg;
reg  signed [12:0] r_exp_V_3_reg_1238_pp0_iter13_reg;
reg  signed [12:0] r_exp_V_3_reg_1238_pp0_iter14_reg;
reg  signed [12:0] r_exp_V_3_reg_1238_pp0_iter15_reg;
reg  signed [12:0] r_exp_V_3_reg_1238_pp0_iter16_reg;
reg  signed [12:0] r_exp_V_3_reg_1238_pp0_iter17_reg;
reg  signed [12:0] r_exp_V_3_reg_1238_pp0_iter18_reg;
reg  signed [12:0] r_exp_V_3_reg_1238_pp0_iter19_reg;
reg  signed [12:0] r_exp_V_3_reg_1238_pp0_iter20_reg;
reg  signed [12:0] r_exp_V_3_reg_1238_pp0_iter21_reg;
reg  signed [12:0] r_exp_V_3_reg_1238_pp0_iter22_reg;
reg  signed [12:0] r_exp_V_3_reg_1238_pp0_iter23_reg;
reg   [70:0] m_fix_a_V_reg_1250;
reg   [7:0] m_diff_hi_V_reg_1255;
reg   [7:0] m_diff_hi_V_reg_1255_pp0_iter15_reg;
reg   [7:0] m_diff_hi_V_reg_1255_pp0_iter16_reg;
reg   [7:0] m_diff_hi_V_reg_1255_pp0_iter17_reg;
reg   [7:0] m_diff_hi_V_reg_1255_pp0_iter18_reg;
reg   [7:0] m_diff_hi_V_reg_1255_pp0_iter19_reg;
reg   [7:0] Z2_V_reg_1260;
reg   [7:0] Z2_V_reg_1260_pp0_iter15_reg;
reg   [7:0] Z2_V_reg_1260_pp0_iter16_reg;
reg   [7:0] Z2_V_reg_1260_pp0_iter17_reg;
reg   [7:0] Z2_V_reg_1260_pp0_iter18_reg;
reg   [7:0] Z2_V_reg_1260_pp0_iter19_reg;
reg   [7:0] Z2_V_reg_1260_pp0_iter20_reg;
wire   [7:0] Z3_V_fu_751_p4;
reg   [7:0] Z3_V_reg_1267;
reg   [7:0] Z3_V_reg_1267_pp0_iter15_reg;
wire   [34:0] Z4_V_fu_761_p1;
reg   [34:0] Z4_V_reg_1272;
wire   [35:0] ret_V_4_fu_802_p2;
reg   [35:0] ret_V_4_reg_1287;
reg   [35:0] ret_V_4_reg_1287_pp0_iter16_reg;
reg   [35:0] ret_V_4_reg_1287_pp0_iter17_reg;
reg   [25:0] p_Val2_18_reg_1293;
wire   [42:0] tmp_i_fu_808_p4;
reg   [42:0] tmp_i_reg_1298;
reg   [42:0] tmp_i_reg_1298_pp0_iter17_reg;
reg   [19:0] tmp_reg_1313;
wire   [43:0] exp_Z2P_m_1_V_fu_858_p2;
reg   [43:0] exp_Z2P_m_1_V_reg_1323;
reg   [43:0] exp_Z2P_m_1_V_reg_1323_pp0_iter19_reg;
reg   [43:0] exp_Z2P_m_1_V_reg_1323_pp0_iter20_reg;
reg   [39:0] tmp_s_reg_1329;
reg   [39:0] tmp_s_reg_1329_pp0_iter19_reg;
reg   [39:0] tmp_s_reg_1329_pp0_iter20_reg;
reg   [35:0] tmp_2_reg_1350;
reg   [57:0] exp_Z1_V_reg_1355;
reg   [57:0] exp_Z1_V_reg_1355_pp0_iter22_reg;
reg   [49:0] exp_Z1P_m_1_V_reg_1360;
reg   [49:0] exp_Z1_hi_V_reg_1365;
wire   [58:0] ret_V_6_fu_976_p2;
reg   [58:0] ret_V_6_reg_1380;
wire   [99:0] grp_fu_967_p2;
reg   [99:0] r_V_18_reg_1385;
wire   [57:0] trunc_ln1146_fu_982_p1;
reg   [57:0] trunc_ln1146_reg_1391;
wire   [0:0] grp_fu_312_p2;
reg   [0:0] icmp_ln849_1_reg_1396;
wire   [0:0] or_ln657_fu_1075_p2;
reg   [0:0] or_ln657_reg_1400;
wire   [0:0] icmp_ln853_fu_1080_p2;
reg   [0:0] icmp_ln853_reg_1404;
reg   [51:0] tmp_V_1_reg_1408;
wire   [10:0] trunc_ln168_fu_1096_p1;
reg   [10:0] trunc_ln168_reg_1413;
wire   [63:0] select_ln658_fu_1107_p3;
reg    ap_block_pp0_stage0_subdone;
reg   [63:0] ap_phi_mux_p_01254_phi_fu_274_p12;
wire   [63:0] bitcast_ln512_fu_1129_p1;
reg   [63:0] ap_phi_reg_pp0_iter25_p_01254_reg_267;
wire   [63:0] ap_phi_reg_pp0_iter0_p_01254_reg_267;
reg   [63:0] ap_phi_reg_pp0_iter1_p_01254_reg_267;
reg   [63:0] ap_phi_reg_pp0_iter2_p_01254_reg_267;
reg   [63:0] ap_phi_reg_pp0_iter3_p_01254_reg_267;
reg   [63:0] ap_phi_reg_pp0_iter4_p_01254_reg_267;
reg   [63:0] ap_phi_reg_pp0_iter5_p_01254_reg_267;
reg   [63:0] ap_phi_reg_pp0_iter6_p_01254_reg_267;
reg   [63:0] ap_phi_reg_pp0_iter7_p_01254_reg_267;
reg   [63:0] ap_phi_reg_pp0_iter8_p_01254_reg_267;
reg   [63:0] ap_phi_reg_pp0_iter9_p_01254_reg_267;
reg   [63:0] ap_phi_reg_pp0_iter10_p_01254_reg_267;
reg   [63:0] ap_phi_reg_pp0_iter11_p_01254_reg_267;
reg   [63:0] ap_phi_reg_pp0_iter12_p_01254_reg_267;
reg   [63:0] ap_phi_reg_pp0_iter13_p_01254_reg_267;
reg   [63:0] ap_phi_reg_pp0_iter14_p_01254_reg_267;
reg   [63:0] ap_phi_reg_pp0_iter15_p_01254_reg_267;
reg   [63:0] ap_phi_reg_pp0_iter16_p_01254_reg_267;
reg   [63:0] ap_phi_reg_pp0_iter17_p_01254_reg_267;
reg   [63:0] ap_phi_reg_pp0_iter18_p_01254_reg_267;
reg   [63:0] ap_phi_reg_pp0_iter19_p_01254_reg_267;
reg   [63:0] ap_phi_reg_pp0_iter20_p_01254_reg_267;
reg   [63:0] ap_phi_reg_pp0_iter21_p_01254_reg_267;
reg   [63:0] ap_phi_reg_pp0_iter22_p_01254_reg_267;
reg   [63:0] ap_phi_reg_pp0_iter23_p_01254_reg_267;
reg   [63:0] ap_phi_reg_pp0_iter24_p_01254_reg_267;
reg   [63:0] ap_phi_mux_UnifiedRetVal_phi_fu_296_p4;
wire   [63:0] ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_293;
reg   [63:0] ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_293;
reg   [63:0] ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_293;
reg   [63:0] ap_phi_reg_pp0_iter3_UnifiedRetVal_reg_293;
reg   [63:0] ap_phi_reg_pp0_iter4_UnifiedRetVal_reg_293;
reg   [63:0] ap_phi_reg_pp0_iter5_UnifiedRetVal_reg_293;
reg   [63:0] ap_phi_reg_pp0_iter6_UnifiedRetVal_reg_293;
reg   [63:0] ap_phi_reg_pp0_iter7_UnifiedRetVal_reg_293;
reg   [63:0] ap_phi_reg_pp0_iter8_UnifiedRetVal_reg_293;
reg   [63:0] ap_phi_reg_pp0_iter9_UnifiedRetVal_reg_293;
reg   [63:0] ap_phi_reg_pp0_iter10_UnifiedRetVal_reg_293;
reg   [63:0] ap_phi_reg_pp0_iter11_UnifiedRetVal_reg_293;
reg   [63:0] ap_phi_reg_pp0_iter12_UnifiedRetVal_reg_293;
reg   [63:0] ap_phi_reg_pp0_iter13_UnifiedRetVal_reg_293;
reg   [63:0] ap_phi_reg_pp0_iter14_UnifiedRetVal_reg_293;
reg   [63:0] ap_phi_reg_pp0_iter15_UnifiedRetVal_reg_293;
reg   [63:0] ap_phi_reg_pp0_iter16_UnifiedRetVal_reg_293;
reg   [63:0] ap_phi_reg_pp0_iter17_UnifiedRetVal_reg_293;
reg   [63:0] ap_phi_reg_pp0_iter18_UnifiedRetVal_reg_293;
reg   [63:0] ap_phi_reg_pp0_iter19_UnifiedRetVal_reg_293;
reg   [63:0] ap_phi_reg_pp0_iter20_UnifiedRetVal_reg_293;
reg   [63:0] ap_phi_reg_pp0_iter21_UnifiedRetVal_reg_293;
reg   [63:0] ap_phi_reg_pp0_iter22_UnifiedRetVal_reg_293;
reg   [63:0] ap_phi_reg_pp0_iter23_UnifiedRetVal_reg_293;
reg   [63:0] ap_phi_reg_pp0_iter24_UnifiedRetVal_reg_293;
reg   [63:0] ap_phi_reg_pp0_iter25_UnifiedRetVal_reg_293;
wire   [63:0] zext_ln498_fu_775_p1;
wire   [63:0] zext_ln498_2_fu_780_p1;
wire   [63:0] zext_ln498_3_fu_839_p1;
wire   [63:0] zext_ln498_1_fu_895_p1;
wire   [12:0] r_exp_V_2_fu_1067_p3;
wire   [2:0] grp_fu_303_p4;
wire   [63:0] p_Val2_s_fu_318_p1;
wire   [51:0] p_Val2_36_fu_340_p1;
wire   [0:0] icmp_ln833_1_fu_350_p2;
wire   [0:0] icmp_ln833_2_fu_356_p2;
wire   [0:0] icmp_ln837_fu_368_p2;
wire   [0:0] and_ln18_1_fu_374_p2;
wire   [31:0] or_ln415_1_fu_380_p3;
wire   [0:0] p_Result_s_fu_322_p3;
wire   [0:0] and_ln18_fu_362_p2;
wire   [0:0] xor_ln936_fu_394_p2;
wire   [0:0] y_is_pinf_fu_400_p2;
wire   [31:0] or_ln460_2_fu_412_p3;
wire   [0:0] y_is_ninf_fu_406_p2;
wire   [31:0] or_ln467_2_fu_426_p3;
wire   [53:0] p_Result_15_fu_440_p3;
wire   [53:0] e_frac_V_fu_448_p2;
wire   [68:0] grp_fu_465_p0;
wire   [11:0] zext_ln502_fu_471_p1;
wire  signed [11:0] sext_ln1311_1_fu_496_p1;
wire   [11:0] ush_fu_500_p3;
wire   [121:0] zext_ln1287_1_fu_516_p1;
wire  signed [130:0] sext_ln657_2_fu_480_p1;
wire   [130:0] zext_ln1287_fu_512_p1;
wire   [121:0] r_V_fu_520_p2;
wire   [130:0] r_V_1_fu_525_p2;
wire  signed [129:0] sext_ln1312_fu_531_p1;
wire   [129:0] trunc_ln1312_fu_535_p1;
wire   [129:0] zext_ln1253_fu_553_p1;
wire   [129:0] r_V_2_fu_556_p2;
wire   [129:0] r_V_3_fu_561_p2;
wire  signed [31:0] sext_ln1311_fu_550_p1;
wire   [121:0] zext_ln1285_fu_580_p1;
wire   [121:0] r_V_5_fu_584_p2;
wire   [0:0] tmp_4_fu_573_p3;
wire  signed [129:0] sext_ln581_fu_589_p1;
wire   [129:0] select_ln581_fu_593_p3;
wire   [129:0] r_V_13_fu_566_p3;
wire  signed [129:0] sext_ln657_1_fu_547_p1;
wire  signed [18:0] rhs_V_fu_642_p3;
wire  signed [30:0] grp_fu_1134_p3;
wire   [17:0] trunc_ln805_fu_669_p1;
wire   [12:0] tmp_1_fu_653_p4;
wire   [0:0] icmp_ln805_fu_672_p2;
wire   [12:0] add_ln805_fu_678_p2;
wire   [0:0] p_Result_8_fu_662_p3;
wire   [12:0] select_ln805_fu_684_p3;
wire   [71:0] grp_fu_703_p0;
wire   [82:0] grp_fu_703_p2;
wire  signed [71:0] lhs_V_fu_719_p1;
wire  signed [71:0] rhs_V_1_fu_722_p1;
wire   [71:0] ret_V_3_fu_725_p2;
wire   [7:0] Z4_ind_V_fu_765_p4;
wire   [9:0] f_Z4_V_fu_785_p4;
wire   [35:0] lhs_V_1_fu_795_p1;
wire   [35:0] rhs_V_2_fu_798_p1;
wire   [42:0] grp_fu_823_p0;
wire   [35:0] grp_fu_823_p1;
wire   [78:0] grp_fu_823_p2;
wire   [35:0] zext_ln657_fu_846_p1;
wire   [35:0] add_ln657_fu_849_p2;
wire   [43:0] zext_ln657_1_fu_854_p1;
wire   [43:0] ret_V_5_fu_843_p1;
wire   [48:0] lshr_ln662_6_fu_874_p4;
wire   [48:0] grp_fu_889_p0;
wire   [43:0] grp_fu_889_p1;
wire   [92:0] grp_fu_889_p2;
wire   [50:0] lhs_V_2_fu_909_p5;
wire   [43:0] zext_ln657_2_fu_923_p1;
wire   [43:0] add_ln657_2_fu_926_p2;
wire   [51:0] zext_ln657_3_fu_931_p1;
wire   [51:0] zext_ln682_fu_919_p1;
wire   [51:0] exp_Z1P_m_1_l_V_fu_935_p2;
wire   [49:0] grp_fu_967_p0;
wire   [49:0] grp_fu_967_p1;
wire   [58:0] lhs_V_3_fu_973_p1;
wire   [107:0] lhs_V_4_fu_986_p3;
wire   [107:0] zext_ln657_5_fu_993_p1;
wire   [106:0] zext_ln1146_fu_996_p1;
wire   [106:0] trunc_ln2_fu_999_p3;
wire   [107:0] ret_V_7_fu_1006_p2;
wire   [106:0] add_ln1146_1_fu_1012_p2;
wire   [57:0] tmp_3_fu_1036_p4;
wire   [0:0] tmp_7_fu_1028_p3;
wire   [58:0] trunc_ln3_fu_1018_p4;
wire   [58:0] and_ln_fu_1046_p3;
wire   [12:0] r_exp_V_fu_1054_p2;
wire   [58:0] select_ln656_fu_1059_p3;
wire   [0:0] tmp_10_fu_1100_p3;
wire   [10:0] out_exp_V_fu_1115_p2;
wire   [63:0] p_Result_17_fu_1120_p4;
wire   [15:0] grp_fu_1134_p0;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to24;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [78:0] grp_fu_823_p00;
wire   [78:0] grp_fu_823_p10;
wire   [92:0] grp_fu_889_p00;
wire   [92:0] grp_fu_889_p10;
wire   [99:0] grp_fu_967_p00;
wire   [99:0] grp_fu_967_p10;
reg    ap_condition_711;
reg    ap_condition_803;
reg    ap_condition_794;
reg    ap_condition_139;
reg    ap_condition_682;
reg    ap_condition_798;
reg    ap_condition_721;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
end

pow_generic_doublbkb #(
    .DataWidth( 58 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
pow_reduce_anonymo_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_2_address0),
    .ce0(pow_reduce_anonymo_2_ce0),
    .q0(pow_reduce_anonymo_2_q0)
);

pow_generic_doublcud #(
    .DataWidth( 26 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
pow_reduce_anonymo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_address0),
    .ce0(pow_reduce_anonymo_ce0),
    .q0(pow_reduce_anonymo_q0),
    .address1(pow_reduce_anonymo_address1),
    .ce1(pow_reduce_anonymo_ce1),
    .q1(pow_reduce_anonymo_q1)
);

pow_generic_doubldEe #(
    .DataWidth( 42 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
pow_reduce_anonymo_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_3_address0),
    .ce0(pow_reduce_anonymo_3_ce0),
    .q0(pow_reduce_anonymo_3_q0)
);

chacha_hw_mul_69neOg #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 69 ),
    .din1_WIDTH( 54 ),
    .dout_WIDTH( 122 ))
chacha_hw_mul_69neOg_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_465_p0),
    .din1(e_frac_V_2_reg_1167),
    .ce(1'b1),
    .dout(grp_fu_465_p2)
);

chacha_hw_mul_72nfYi #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 72 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 83 ))
chacha_hw_mul_72nfYi_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_703_p0),
    .din1(r_exp_V_3_reg_1238),
    .ce(1'b1),
    .dout(grp_fu_703_p2)
);

chacha_hw_mul_43ng8j #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 43 ),
    .din1_WIDTH( 36 ),
    .dout_WIDTH( 79 ))
chacha_hw_mul_43ng8j_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_823_p0),
    .din1(grp_fu_823_p1),
    .ce(1'b1),
    .dout(grp_fu_823_p2)
);

chacha_hw_mul_49nhbi #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 49 ),
    .din1_WIDTH( 44 ),
    .dout_WIDTH( 93 ))
chacha_hw_mul_49nhbi_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_889_p0),
    .din1(grp_fu_889_p1),
    .ce(1'b1),
    .dout(grp_fu_889_p2)
);

chacha_hw_mul_50nibs #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 50 ),
    .din1_WIDTH( 50 ),
    .dout_WIDTH( 100 ))
chacha_hw_mul_50nibs_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_967_p0),
    .din1(grp_fu_967_p1),
    .ce(1'b1),
    .dout(grp_fu_967_p2)
);

chacha_hw_mac_muljbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 31 ))
chacha_hw_mac_muljbC_U6(
    .din0(grp_fu_1134_p0),
    .din1(m_fix_hi_V_reg_1219),
    .din2(rhs_V_fu_642_p3),
    .dout(grp_fu_1134_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_139)) begin
        if ((1'b1 == ap_condition_794)) begin
            ap_phi_reg_pp0_iter1_p_01254_reg_267 <= 64'd9218868437227405312;
        end else if (((icmp_ln415_fu_388_p2 == 1'd0) & (icmp_ln833_fu_344_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_01254_reg_267 <= 64'd9223372036854775807;
        end else if ((icmp_ln833_fu_344_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_01254_reg_267 <= 64'd4607182418800017408;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_01254_reg_267 <= ap_phi_reg_pp0_iter0_p_01254_reg_267;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_682)) begin
            ap_phi_reg_pp0_iter25_UnifiedRetVal_reg_293 <= select_ln658_fu_1107_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter25_UnifiedRetVal_reg_293 <= ap_phi_reg_pp0_iter24_UnifiedRetVal_reg_293;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_721)) begin
        if ((1'b1 == ap_condition_798)) begin
            ap_phi_reg_pp0_iter2_p_01254_reg_267 <= 64'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_01254_reg_267 <= ap_phi_reg_pp0_iter1_p_01254_reg_267;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_1163_pp0_iter13_reg == 1'd1) & (icmp_ln460_reg_1159_pp0_iter13_reg == 1'd1) & (icmp_ln415_reg_1155_pp0_iter13_reg == 1'd1) & (icmp_ln833_reg_1151_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Z2_V_reg_1260 <= {{ret_V_3_fu_725_p2[50:43]}};
        Z3_V_reg_1267 <= {{ret_V_3_fu_725_p2[42:35]}};
        Z4_V_reg_1272 <= Z4_V_fu_761_p1;
        m_diff_hi_V_reg_1255 <= {{ret_V_3_fu_725_p2[58:51]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        Z2_V_reg_1260_pp0_iter15_reg <= Z2_V_reg_1260;
        Z2_V_reg_1260_pp0_iter16_reg <= Z2_V_reg_1260_pp0_iter15_reg;
        Z2_V_reg_1260_pp0_iter17_reg <= Z2_V_reg_1260_pp0_iter16_reg;
        Z2_V_reg_1260_pp0_iter18_reg <= Z2_V_reg_1260_pp0_iter17_reg;
        Z2_V_reg_1260_pp0_iter19_reg <= Z2_V_reg_1260_pp0_iter18_reg;
        Z2_V_reg_1260_pp0_iter20_reg <= Z2_V_reg_1260_pp0_iter19_reg;
        Z3_V_reg_1267_pp0_iter15_reg <= Z3_V_reg_1267;
        exp_Z1_V_reg_1355_pp0_iter22_reg <= exp_Z1_V_reg_1355;
        exp_Z2P_m_1_V_reg_1323_pp0_iter19_reg <= exp_Z2P_m_1_V_reg_1323;
        exp_Z2P_m_1_V_reg_1323_pp0_iter20_reg <= exp_Z2P_m_1_V_reg_1323_pp0_iter19_reg;
        icmp_ln415_reg_1155_pp0_iter10_reg <= icmp_ln415_reg_1155_pp0_iter9_reg;
        icmp_ln415_reg_1155_pp0_iter11_reg <= icmp_ln415_reg_1155_pp0_iter10_reg;
        icmp_ln415_reg_1155_pp0_iter12_reg <= icmp_ln415_reg_1155_pp0_iter11_reg;
        icmp_ln415_reg_1155_pp0_iter13_reg <= icmp_ln415_reg_1155_pp0_iter12_reg;
        icmp_ln415_reg_1155_pp0_iter14_reg <= icmp_ln415_reg_1155_pp0_iter13_reg;
        icmp_ln415_reg_1155_pp0_iter15_reg <= icmp_ln415_reg_1155_pp0_iter14_reg;
        icmp_ln415_reg_1155_pp0_iter16_reg <= icmp_ln415_reg_1155_pp0_iter15_reg;
        icmp_ln415_reg_1155_pp0_iter17_reg <= icmp_ln415_reg_1155_pp0_iter16_reg;
        icmp_ln415_reg_1155_pp0_iter18_reg <= icmp_ln415_reg_1155_pp0_iter17_reg;
        icmp_ln415_reg_1155_pp0_iter19_reg <= icmp_ln415_reg_1155_pp0_iter18_reg;
        icmp_ln415_reg_1155_pp0_iter20_reg <= icmp_ln415_reg_1155_pp0_iter19_reg;
        icmp_ln415_reg_1155_pp0_iter21_reg <= icmp_ln415_reg_1155_pp0_iter20_reg;
        icmp_ln415_reg_1155_pp0_iter22_reg <= icmp_ln415_reg_1155_pp0_iter21_reg;
        icmp_ln415_reg_1155_pp0_iter23_reg <= icmp_ln415_reg_1155_pp0_iter22_reg;
        icmp_ln415_reg_1155_pp0_iter24_reg <= icmp_ln415_reg_1155_pp0_iter23_reg;
        icmp_ln415_reg_1155_pp0_iter2_reg <= icmp_ln415_reg_1155_pp0_iter1_reg;
        icmp_ln415_reg_1155_pp0_iter3_reg <= icmp_ln415_reg_1155_pp0_iter2_reg;
        icmp_ln415_reg_1155_pp0_iter4_reg <= icmp_ln415_reg_1155_pp0_iter3_reg;
        icmp_ln415_reg_1155_pp0_iter5_reg <= icmp_ln415_reg_1155_pp0_iter4_reg;
        icmp_ln415_reg_1155_pp0_iter6_reg <= icmp_ln415_reg_1155_pp0_iter5_reg;
        icmp_ln415_reg_1155_pp0_iter7_reg <= icmp_ln415_reg_1155_pp0_iter6_reg;
        icmp_ln415_reg_1155_pp0_iter8_reg <= icmp_ln415_reg_1155_pp0_iter7_reg;
        icmp_ln415_reg_1155_pp0_iter9_reg <= icmp_ln415_reg_1155_pp0_iter8_reg;
        icmp_ln460_reg_1159_pp0_iter10_reg <= icmp_ln460_reg_1159_pp0_iter9_reg;
        icmp_ln460_reg_1159_pp0_iter11_reg <= icmp_ln460_reg_1159_pp0_iter10_reg;
        icmp_ln460_reg_1159_pp0_iter12_reg <= icmp_ln460_reg_1159_pp0_iter11_reg;
        icmp_ln460_reg_1159_pp0_iter13_reg <= icmp_ln460_reg_1159_pp0_iter12_reg;
        icmp_ln460_reg_1159_pp0_iter14_reg <= icmp_ln460_reg_1159_pp0_iter13_reg;
        icmp_ln460_reg_1159_pp0_iter15_reg <= icmp_ln460_reg_1159_pp0_iter14_reg;
        icmp_ln460_reg_1159_pp0_iter16_reg <= icmp_ln460_reg_1159_pp0_iter15_reg;
        icmp_ln460_reg_1159_pp0_iter17_reg <= icmp_ln460_reg_1159_pp0_iter16_reg;
        icmp_ln460_reg_1159_pp0_iter18_reg <= icmp_ln460_reg_1159_pp0_iter17_reg;
        icmp_ln460_reg_1159_pp0_iter19_reg <= icmp_ln460_reg_1159_pp0_iter18_reg;
        icmp_ln460_reg_1159_pp0_iter20_reg <= icmp_ln460_reg_1159_pp0_iter19_reg;
        icmp_ln460_reg_1159_pp0_iter21_reg <= icmp_ln460_reg_1159_pp0_iter20_reg;
        icmp_ln460_reg_1159_pp0_iter22_reg <= icmp_ln460_reg_1159_pp0_iter21_reg;
        icmp_ln460_reg_1159_pp0_iter23_reg <= icmp_ln460_reg_1159_pp0_iter22_reg;
        icmp_ln460_reg_1159_pp0_iter24_reg <= icmp_ln460_reg_1159_pp0_iter23_reg;
        icmp_ln460_reg_1159_pp0_iter2_reg <= icmp_ln460_reg_1159_pp0_iter1_reg;
        icmp_ln460_reg_1159_pp0_iter3_reg <= icmp_ln460_reg_1159_pp0_iter2_reg;
        icmp_ln460_reg_1159_pp0_iter4_reg <= icmp_ln460_reg_1159_pp0_iter3_reg;
        icmp_ln460_reg_1159_pp0_iter5_reg <= icmp_ln460_reg_1159_pp0_iter4_reg;
        icmp_ln460_reg_1159_pp0_iter6_reg <= icmp_ln460_reg_1159_pp0_iter5_reg;
        icmp_ln460_reg_1159_pp0_iter7_reg <= icmp_ln460_reg_1159_pp0_iter6_reg;
        icmp_ln460_reg_1159_pp0_iter8_reg <= icmp_ln460_reg_1159_pp0_iter7_reg;
        icmp_ln460_reg_1159_pp0_iter9_reg <= icmp_ln460_reg_1159_pp0_iter8_reg;
        icmp_ln467_reg_1163_pp0_iter10_reg <= icmp_ln467_reg_1163_pp0_iter9_reg;
        icmp_ln467_reg_1163_pp0_iter11_reg <= icmp_ln467_reg_1163_pp0_iter10_reg;
        icmp_ln467_reg_1163_pp0_iter12_reg <= icmp_ln467_reg_1163_pp0_iter11_reg;
        icmp_ln467_reg_1163_pp0_iter13_reg <= icmp_ln467_reg_1163_pp0_iter12_reg;
        icmp_ln467_reg_1163_pp0_iter14_reg <= icmp_ln467_reg_1163_pp0_iter13_reg;
        icmp_ln467_reg_1163_pp0_iter15_reg <= icmp_ln467_reg_1163_pp0_iter14_reg;
        icmp_ln467_reg_1163_pp0_iter16_reg <= icmp_ln467_reg_1163_pp0_iter15_reg;
        icmp_ln467_reg_1163_pp0_iter17_reg <= icmp_ln467_reg_1163_pp0_iter16_reg;
        icmp_ln467_reg_1163_pp0_iter18_reg <= icmp_ln467_reg_1163_pp0_iter17_reg;
        icmp_ln467_reg_1163_pp0_iter19_reg <= icmp_ln467_reg_1163_pp0_iter18_reg;
        icmp_ln467_reg_1163_pp0_iter20_reg <= icmp_ln467_reg_1163_pp0_iter19_reg;
        icmp_ln467_reg_1163_pp0_iter21_reg <= icmp_ln467_reg_1163_pp0_iter20_reg;
        icmp_ln467_reg_1163_pp0_iter22_reg <= icmp_ln467_reg_1163_pp0_iter21_reg;
        icmp_ln467_reg_1163_pp0_iter23_reg <= icmp_ln467_reg_1163_pp0_iter22_reg;
        icmp_ln467_reg_1163_pp0_iter24_reg <= icmp_ln467_reg_1163_pp0_iter23_reg;
        icmp_ln467_reg_1163_pp0_iter2_reg <= icmp_ln467_reg_1163_pp0_iter1_reg;
        icmp_ln467_reg_1163_pp0_iter3_reg <= icmp_ln467_reg_1163_pp0_iter2_reg;
        icmp_ln467_reg_1163_pp0_iter4_reg <= icmp_ln467_reg_1163_pp0_iter3_reg;
        icmp_ln467_reg_1163_pp0_iter5_reg <= icmp_ln467_reg_1163_pp0_iter4_reg;
        icmp_ln467_reg_1163_pp0_iter6_reg <= icmp_ln467_reg_1163_pp0_iter5_reg;
        icmp_ln467_reg_1163_pp0_iter7_reg <= icmp_ln467_reg_1163_pp0_iter6_reg;
        icmp_ln467_reg_1163_pp0_iter8_reg <= icmp_ln467_reg_1163_pp0_iter7_reg;
        icmp_ln467_reg_1163_pp0_iter9_reg <= icmp_ln467_reg_1163_pp0_iter8_reg;
        icmp_ln657_1_reg_1233_pp0_iter10_reg <= icmp_ln657_1_reg_1233_pp0_iter9_reg;
        icmp_ln657_1_reg_1233_pp0_iter11_reg <= icmp_ln657_1_reg_1233_pp0_iter10_reg;
        icmp_ln657_1_reg_1233_pp0_iter12_reg <= icmp_ln657_1_reg_1233_pp0_iter11_reg;
        icmp_ln657_1_reg_1233_pp0_iter13_reg <= icmp_ln657_1_reg_1233_pp0_iter12_reg;
        icmp_ln657_1_reg_1233_pp0_iter14_reg <= icmp_ln657_1_reg_1233_pp0_iter13_reg;
        icmp_ln657_1_reg_1233_pp0_iter15_reg <= icmp_ln657_1_reg_1233_pp0_iter14_reg;
        icmp_ln657_1_reg_1233_pp0_iter16_reg <= icmp_ln657_1_reg_1233_pp0_iter15_reg;
        icmp_ln657_1_reg_1233_pp0_iter17_reg <= icmp_ln657_1_reg_1233_pp0_iter16_reg;
        icmp_ln657_1_reg_1233_pp0_iter18_reg <= icmp_ln657_1_reg_1233_pp0_iter17_reg;
        icmp_ln657_1_reg_1233_pp0_iter19_reg <= icmp_ln657_1_reg_1233_pp0_iter18_reg;
        icmp_ln657_1_reg_1233_pp0_iter20_reg <= icmp_ln657_1_reg_1233_pp0_iter19_reg;
        icmp_ln657_1_reg_1233_pp0_iter21_reg <= icmp_ln657_1_reg_1233_pp0_iter20_reg;
        icmp_ln657_1_reg_1233_pp0_iter22_reg <= icmp_ln657_1_reg_1233_pp0_iter21_reg;
        icmp_ln657_1_reg_1233_pp0_iter23_reg <= icmp_ln657_1_reg_1233_pp0_iter22_reg;
        icmp_ln657_1_reg_1233_pp0_iter8_reg <= icmp_ln657_1_reg_1233;
        icmp_ln657_1_reg_1233_pp0_iter9_reg <= icmp_ln657_1_reg_1233_pp0_iter8_reg;
        icmp_ln657_reg_1229_pp0_iter10_reg <= icmp_ln657_reg_1229_pp0_iter9_reg;
        icmp_ln657_reg_1229_pp0_iter11_reg <= icmp_ln657_reg_1229_pp0_iter10_reg;
        icmp_ln657_reg_1229_pp0_iter12_reg <= icmp_ln657_reg_1229_pp0_iter11_reg;
        icmp_ln657_reg_1229_pp0_iter13_reg <= icmp_ln657_reg_1229_pp0_iter12_reg;
        icmp_ln657_reg_1229_pp0_iter14_reg <= icmp_ln657_reg_1229_pp0_iter13_reg;
        icmp_ln657_reg_1229_pp0_iter15_reg <= icmp_ln657_reg_1229_pp0_iter14_reg;
        icmp_ln657_reg_1229_pp0_iter16_reg <= icmp_ln657_reg_1229_pp0_iter15_reg;
        icmp_ln657_reg_1229_pp0_iter17_reg <= icmp_ln657_reg_1229_pp0_iter16_reg;
        icmp_ln657_reg_1229_pp0_iter18_reg <= icmp_ln657_reg_1229_pp0_iter17_reg;
        icmp_ln657_reg_1229_pp0_iter19_reg <= icmp_ln657_reg_1229_pp0_iter18_reg;
        icmp_ln657_reg_1229_pp0_iter20_reg <= icmp_ln657_reg_1229_pp0_iter19_reg;
        icmp_ln657_reg_1229_pp0_iter21_reg <= icmp_ln657_reg_1229_pp0_iter20_reg;
        icmp_ln657_reg_1229_pp0_iter22_reg <= icmp_ln657_reg_1229_pp0_iter21_reg;
        icmp_ln657_reg_1229_pp0_iter23_reg <= icmp_ln657_reg_1229_pp0_iter22_reg;
        icmp_ln657_reg_1229_pp0_iter24_reg <= icmp_ln657_reg_1229_pp0_iter23_reg;
        icmp_ln657_reg_1229_pp0_iter8_reg <= icmp_ln657_reg_1229;
        icmp_ln657_reg_1229_pp0_iter9_reg <= icmp_ln657_reg_1229_pp0_iter8_reg;
        icmp_ln833_reg_1151_pp0_iter10_reg <= icmp_ln833_reg_1151_pp0_iter9_reg;
        icmp_ln833_reg_1151_pp0_iter11_reg <= icmp_ln833_reg_1151_pp0_iter10_reg;
        icmp_ln833_reg_1151_pp0_iter12_reg <= icmp_ln833_reg_1151_pp0_iter11_reg;
        icmp_ln833_reg_1151_pp0_iter13_reg <= icmp_ln833_reg_1151_pp0_iter12_reg;
        icmp_ln833_reg_1151_pp0_iter14_reg <= icmp_ln833_reg_1151_pp0_iter13_reg;
        icmp_ln833_reg_1151_pp0_iter15_reg <= icmp_ln833_reg_1151_pp0_iter14_reg;
        icmp_ln833_reg_1151_pp0_iter16_reg <= icmp_ln833_reg_1151_pp0_iter15_reg;
        icmp_ln833_reg_1151_pp0_iter17_reg <= icmp_ln833_reg_1151_pp0_iter16_reg;
        icmp_ln833_reg_1151_pp0_iter18_reg <= icmp_ln833_reg_1151_pp0_iter17_reg;
        icmp_ln833_reg_1151_pp0_iter19_reg <= icmp_ln833_reg_1151_pp0_iter18_reg;
        icmp_ln833_reg_1151_pp0_iter20_reg <= icmp_ln833_reg_1151_pp0_iter19_reg;
        icmp_ln833_reg_1151_pp0_iter21_reg <= icmp_ln833_reg_1151_pp0_iter20_reg;
        icmp_ln833_reg_1151_pp0_iter22_reg <= icmp_ln833_reg_1151_pp0_iter21_reg;
        icmp_ln833_reg_1151_pp0_iter23_reg <= icmp_ln833_reg_1151_pp0_iter22_reg;
        icmp_ln833_reg_1151_pp0_iter24_reg <= icmp_ln833_reg_1151_pp0_iter23_reg;
        icmp_ln833_reg_1151_pp0_iter2_reg <= icmp_ln833_reg_1151_pp0_iter1_reg;
        icmp_ln833_reg_1151_pp0_iter3_reg <= icmp_ln833_reg_1151_pp0_iter2_reg;
        icmp_ln833_reg_1151_pp0_iter4_reg <= icmp_ln833_reg_1151_pp0_iter3_reg;
        icmp_ln833_reg_1151_pp0_iter5_reg <= icmp_ln833_reg_1151_pp0_iter4_reg;
        icmp_ln833_reg_1151_pp0_iter6_reg <= icmp_ln833_reg_1151_pp0_iter5_reg;
        icmp_ln833_reg_1151_pp0_iter7_reg <= icmp_ln833_reg_1151_pp0_iter6_reg;
        icmp_ln833_reg_1151_pp0_iter8_reg <= icmp_ln833_reg_1151_pp0_iter7_reg;
        icmp_ln833_reg_1151_pp0_iter9_reg <= icmp_ln833_reg_1151_pp0_iter8_reg;
        m_diff_hi_V_reg_1255_pp0_iter15_reg <= m_diff_hi_V_reg_1255;
        m_diff_hi_V_reg_1255_pp0_iter16_reg <= m_diff_hi_V_reg_1255_pp0_iter15_reg;
        m_diff_hi_V_reg_1255_pp0_iter17_reg <= m_diff_hi_V_reg_1255_pp0_iter16_reg;
        m_diff_hi_V_reg_1255_pp0_iter18_reg <= m_diff_hi_V_reg_1255_pp0_iter17_reg;
        m_diff_hi_V_reg_1255_pp0_iter19_reg <= m_diff_hi_V_reg_1255_pp0_iter18_reg;
        m_exp_reg_1186 <= m_exp_fu_474_p2;
        m_fix_V_reg_1214_pp0_iter10_reg <= m_fix_V_reg_1214_pp0_iter9_reg;
        m_fix_V_reg_1214_pp0_iter11_reg <= m_fix_V_reg_1214_pp0_iter10_reg;
        m_fix_V_reg_1214_pp0_iter12_reg <= m_fix_V_reg_1214_pp0_iter11_reg;
        m_fix_V_reg_1214_pp0_iter13_reg <= m_fix_V_reg_1214_pp0_iter12_reg;
        m_fix_V_reg_1214_pp0_iter8_reg <= m_fix_V_reg_1214;
        m_fix_V_reg_1214_pp0_iter9_reg <= m_fix_V_reg_1214_pp0_iter8_reg;
        m_frac_l_V_reg_1177_pp0_iter10_reg <= m_frac_l_V_reg_1177_pp0_iter9_reg;
        m_frac_l_V_reg_1177_pp0_iter11_reg <= m_frac_l_V_reg_1177_pp0_iter10_reg;
        m_frac_l_V_reg_1177_pp0_iter12_reg <= m_frac_l_V_reg_1177_pp0_iter11_reg;
        m_frac_l_V_reg_1177_pp0_iter13_reg <= m_frac_l_V_reg_1177_pp0_iter12_reg;
        m_frac_l_V_reg_1177_pp0_iter14_reg <= m_frac_l_V_reg_1177_pp0_iter13_reg;
        m_frac_l_V_reg_1177_pp0_iter15_reg <= m_frac_l_V_reg_1177_pp0_iter14_reg;
        m_frac_l_V_reg_1177_pp0_iter16_reg <= m_frac_l_V_reg_1177_pp0_iter15_reg;
        m_frac_l_V_reg_1177_pp0_iter17_reg <= m_frac_l_V_reg_1177_pp0_iter16_reg;
        m_frac_l_V_reg_1177_pp0_iter18_reg <= m_frac_l_V_reg_1177_pp0_iter17_reg;
        m_frac_l_V_reg_1177_pp0_iter19_reg <= m_frac_l_V_reg_1177_pp0_iter18_reg;
        m_frac_l_V_reg_1177_pp0_iter20_reg <= m_frac_l_V_reg_1177_pp0_iter19_reg;
        m_frac_l_V_reg_1177_pp0_iter21_reg <= m_frac_l_V_reg_1177_pp0_iter20_reg;
        m_frac_l_V_reg_1177_pp0_iter22_reg <= m_frac_l_V_reg_1177_pp0_iter21_reg;
        m_frac_l_V_reg_1177_pp0_iter23_reg <= m_frac_l_V_reg_1177_pp0_iter22_reg;
        m_frac_l_V_reg_1177_pp0_iter6_reg <= m_frac_l_V_reg_1177;
        m_frac_l_V_reg_1177_pp0_iter7_reg <= m_frac_l_V_reg_1177_pp0_iter6_reg;
        m_frac_l_V_reg_1177_pp0_iter8_reg <= m_frac_l_V_reg_1177_pp0_iter7_reg;
        m_frac_l_V_reg_1177_pp0_iter9_reg <= m_frac_l_V_reg_1177_pp0_iter8_reg;
        r_exp_V_3_reg_1238_pp0_iter10_reg <= r_exp_V_3_reg_1238_pp0_iter9_reg;
        r_exp_V_3_reg_1238_pp0_iter11_reg <= r_exp_V_3_reg_1238_pp0_iter10_reg;
        r_exp_V_3_reg_1238_pp0_iter12_reg <= r_exp_V_3_reg_1238_pp0_iter11_reg;
        r_exp_V_3_reg_1238_pp0_iter13_reg <= r_exp_V_3_reg_1238_pp0_iter12_reg;
        r_exp_V_3_reg_1238_pp0_iter14_reg <= r_exp_V_3_reg_1238_pp0_iter13_reg;
        r_exp_V_3_reg_1238_pp0_iter15_reg <= r_exp_V_3_reg_1238_pp0_iter14_reg;
        r_exp_V_3_reg_1238_pp0_iter16_reg <= r_exp_V_3_reg_1238_pp0_iter15_reg;
        r_exp_V_3_reg_1238_pp0_iter17_reg <= r_exp_V_3_reg_1238_pp0_iter16_reg;
        r_exp_V_3_reg_1238_pp0_iter18_reg <= r_exp_V_3_reg_1238_pp0_iter17_reg;
        r_exp_V_3_reg_1238_pp0_iter19_reg <= r_exp_V_3_reg_1238_pp0_iter18_reg;
        r_exp_V_3_reg_1238_pp0_iter20_reg <= r_exp_V_3_reg_1238_pp0_iter19_reg;
        r_exp_V_3_reg_1238_pp0_iter21_reg <= r_exp_V_3_reg_1238_pp0_iter20_reg;
        r_exp_V_3_reg_1238_pp0_iter22_reg <= r_exp_V_3_reg_1238_pp0_iter21_reg;
        r_exp_V_3_reg_1238_pp0_iter23_reg <= r_exp_V_3_reg_1238_pp0_iter22_reg;
        r_exp_V_3_reg_1238_pp0_iter9_reg <= r_exp_V_3_reg_1238;
        ret_V_4_reg_1287_pp0_iter16_reg <= ret_V_4_reg_1287;
        ret_V_4_reg_1287_pp0_iter17_reg <= ret_V_4_reg_1287_pp0_iter16_reg;
        tmp_V_reg_1145_pp0_iter2_reg <= tmp_V_reg_1145_pp0_iter1_reg;
        tmp_V_reg_1145_pp0_iter3_reg <= tmp_V_reg_1145_pp0_iter2_reg;
        tmp_V_reg_1145_pp0_iter4_reg <= tmp_V_reg_1145_pp0_iter3_reg;
        tmp_V_reg_1145_pp0_iter5_reg <= tmp_V_reg_1145_pp0_iter4_reg;
        tmp_i_reg_1298_pp0_iter17_reg[25 : 0] <= tmp_i_reg_1298[25 : 0];
tmp_i_reg_1298_pp0_iter17_reg[42 : 35] <= tmp_i_reg_1298[42 : 35];
        tmp_s_reg_1329_pp0_iter19_reg <= tmp_s_reg_1329;
        tmp_s_reg_1329_pp0_iter20_reg <= tmp_s_reg_1329_pp0_iter19_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_UnifiedRetVal_reg_293 <= ap_phi_reg_pp0_iter9_UnifiedRetVal_reg_293;
        ap_phi_reg_pp0_iter10_p_01254_reg_267 <= ap_phi_reg_pp0_iter9_p_01254_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_UnifiedRetVal_reg_293 <= ap_phi_reg_pp0_iter10_UnifiedRetVal_reg_293;
        ap_phi_reg_pp0_iter11_p_01254_reg_267 <= ap_phi_reg_pp0_iter10_p_01254_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_UnifiedRetVal_reg_293 <= ap_phi_reg_pp0_iter11_UnifiedRetVal_reg_293;
        ap_phi_reg_pp0_iter12_p_01254_reg_267 <= ap_phi_reg_pp0_iter11_p_01254_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_UnifiedRetVal_reg_293 <= ap_phi_reg_pp0_iter12_UnifiedRetVal_reg_293;
        ap_phi_reg_pp0_iter13_p_01254_reg_267 <= ap_phi_reg_pp0_iter12_p_01254_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_UnifiedRetVal_reg_293 <= ap_phi_reg_pp0_iter13_UnifiedRetVal_reg_293;
        ap_phi_reg_pp0_iter14_p_01254_reg_267 <= ap_phi_reg_pp0_iter13_p_01254_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_UnifiedRetVal_reg_293 <= ap_phi_reg_pp0_iter14_UnifiedRetVal_reg_293;
        ap_phi_reg_pp0_iter15_p_01254_reg_267 <= ap_phi_reg_pp0_iter14_p_01254_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_UnifiedRetVal_reg_293 <= ap_phi_reg_pp0_iter15_UnifiedRetVal_reg_293;
        ap_phi_reg_pp0_iter16_p_01254_reg_267 <= ap_phi_reg_pp0_iter15_p_01254_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_UnifiedRetVal_reg_293 <= ap_phi_reg_pp0_iter16_UnifiedRetVal_reg_293;
        ap_phi_reg_pp0_iter17_p_01254_reg_267 <= ap_phi_reg_pp0_iter16_p_01254_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_UnifiedRetVal_reg_293 <= ap_phi_reg_pp0_iter17_UnifiedRetVal_reg_293;
        ap_phi_reg_pp0_iter18_p_01254_reg_267 <= ap_phi_reg_pp0_iter17_p_01254_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_UnifiedRetVal_reg_293 <= ap_phi_reg_pp0_iter18_UnifiedRetVal_reg_293;
        ap_phi_reg_pp0_iter19_p_01254_reg_267 <= ap_phi_reg_pp0_iter18_p_01254_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_293 <= ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_293;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_UnifiedRetVal_reg_293 <= ap_phi_reg_pp0_iter19_UnifiedRetVal_reg_293;
        ap_phi_reg_pp0_iter20_p_01254_reg_267 <= ap_phi_reg_pp0_iter19_p_01254_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_UnifiedRetVal_reg_293 <= ap_phi_reg_pp0_iter20_UnifiedRetVal_reg_293;
        ap_phi_reg_pp0_iter21_p_01254_reg_267 <= ap_phi_reg_pp0_iter20_p_01254_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter22_UnifiedRetVal_reg_293 <= ap_phi_reg_pp0_iter21_UnifiedRetVal_reg_293;
        ap_phi_reg_pp0_iter22_p_01254_reg_267 <= ap_phi_reg_pp0_iter21_p_01254_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter23_UnifiedRetVal_reg_293 <= ap_phi_reg_pp0_iter22_UnifiedRetVal_reg_293;
        ap_phi_reg_pp0_iter23_p_01254_reg_267 <= ap_phi_reg_pp0_iter22_p_01254_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter24_UnifiedRetVal_reg_293 <= ap_phi_reg_pp0_iter23_UnifiedRetVal_reg_293;
        ap_phi_reg_pp0_iter24_p_01254_reg_267 <= ap_phi_reg_pp0_iter23_p_01254_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter25_p_01254_reg_267 <= ap_phi_reg_pp0_iter24_p_01254_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_293 <= ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_293;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_UnifiedRetVal_reg_293 <= ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_293;
        ap_phi_reg_pp0_iter3_p_01254_reg_267 <= ap_phi_reg_pp0_iter2_p_01254_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_UnifiedRetVal_reg_293 <= ap_phi_reg_pp0_iter3_UnifiedRetVal_reg_293;
        ap_phi_reg_pp0_iter4_p_01254_reg_267 <= ap_phi_reg_pp0_iter3_p_01254_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_UnifiedRetVal_reg_293 <= ap_phi_reg_pp0_iter4_UnifiedRetVal_reg_293;
        ap_phi_reg_pp0_iter5_p_01254_reg_267 <= ap_phi_reg_pp0_iter4_p_01254_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_UnifiedRetVal_reg_293 <= ap_phi_reg_pp0_iter5_UnifiedRetVal_reg_293;
        ap_phi_reg_pp0_iter6_p_01254_reg_267 <= ap_phi_reg_pp0_iter5_p_01254_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_UnifiedRetVal_reg_293 <= ap_phi_reg_pp0_iter6_UnifiedRetVal_reg_293;
        ap_phi_reg_pp0_iter7_p_01254_reg_267 <= ap_phi_reg_pp0_iter6_p_01254_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_UnifiedRetVal_reg_293 <= ap_phi_reg_pp0_iter7_UnifiedRetVal_reg_293;
        ap_phi_reg_pp0_iter8_p_01254_reg_267 <= ap_phi_reg_pp0_iter7_p_01254_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_UnifiedRetVal_reg_293 <= ap_phi_reg_pp0_iter8_UnifiedRetVal_reg_293;
        ap_phi_reg_pp0_iter9_p_01254_reg_267 <= ap_phi_reg_pp0_iter8_p_01254_reg_267;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_fu_434_p2 == 1'd1) & (icmp_ln460_fu_420_p2 == 1'd1) & (icmp_ln415_fu_388_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln833_fu_344_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        e_frac_V_2_reg_1167 <= e_frac_V_2_fu_454_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_1163_pp0_iter20_reg == 1'd1) & (icmp_ln460_reg_1159_pp0_iter20_reg == 1'd1) & (icmp_ln415_reg_1155_pp0_iter20_reg == 1'd1) & (icmp_ln833_reg_1151_pp0_iter20_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_Z1P_m_1_V_reg_1360 <= {{exp_Z1P_m_1_l_V_fu_935_p2[51:2]}};
        exp_Z1_V_reg_1355 <= pow_reduce_anonymo_2_q0;
        exp_Z1_hi_V_reg_1365 <= {{pow_reduce_anonymo_2_q0[57:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_1163_pp0_iter17_reg == 1'd1) & (icmp_ln460_reg_1159_pp0_iter17_reg == 1'd1) & (icmp_ln415_reg_1155_pp0_iter17_reg == 1'd1) & (icmp_ln833_reg_1151_pp0_iter17_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_Z2P_m_1_V_reg_1323 <= exp_Z2P_m_1_V_fu_858_p2;
        tmp_s_reg_1329 <= {{pow_reduce_anonymo_3_q0[41:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln833_fu_344_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln415_reg_1155 <= icmp_ln415_fu_388_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln415_reg_1155_pp0_iter1_reg <= icmp_ln415_reg_1155;
        icmp_ln460_reg_1159_pp0_iter1_reg <= icmp_ln460_reg_1159;
        icmp_ln467_reg_1163_pp0_iter1_reg <= icmp_ln467_reg_1163;
        icmp_ln833_reg_1151 <= icmp_ln833_fu_344_p2;
        icmp_ln833_reg_1151_pp0_iter1_reg <= icmp_ln833_reg_1151;
        tmp_V_reg_1145 <= {{p_Val2_s_fu_318_p1[62:52]}};
        tmp_V_reg_1145_pp0_iter1_reg <= tmp_V_reg_1145;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln415_fu_388_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln833_fu_344_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln460_reg_1159 <= icmp_ln460_fu_420_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln460_fu_420_p2 == 1'd1) & (icmp_ln415_fu_388_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln833_fu_344_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln467_reg_1163 <= icmp_ln467_fu_434_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln657_fu_628_p2 == 1'd1) & (icmp_ln467_reg_1163_pp0_iter6_reg == 1'd1) & (icmp_ln460_reg_1159_pp0_iter6_reg == 1'd1) & (icmp_ln415_reg_1155_pp0_iter6_reg == 1'd1) & (icmp_ln833_reg_1151_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln657_1_reg_1233 <= icmp_ln657_1_fu_633_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_1163_pp0_iter6_reg == 1'd1) & (icmp_ln460_reg_1159_pp0_iter6_reg == 1'd1) & (icmp_ln415_reg_1155_pp0_iter6_reg == 1'd1) & (icmp_ln833_reg_1151_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln657_reg_1229 <= icmp_ln657_fu_628_p2;
        m_fix_V_reg_1214 <= {{select_ln581_fu_593_p3[129:59]}};
        m_fix_hi_V_reg_1219 <= {{select_ln581_fu_593_p3[129:114]}};
        p_Result_16_reg_1224 <= select_ln581_fu_593_p3[32'd129];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_1163_pp0_iter23_reg == 1'd1) & (icmp_ln460_reg_1159_pp0_iter23_reg == 1'd1) & (icmp_ln415_reg_1155_pp0_iter23_reg == 1'd1) & (icmp_ln657_reg_1229_pp0_iter23_reg == 1'd0) & (icmp_ln833_reg_1151_pp0_iter23_reg == 1'd0) & (ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln849_1_reg_1396 <= grp_fu_312_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((icmp_ln657_reg_1229_pp0_iter23_reg == 1'd1) & (icmp_ln467_reg_1163_pp0_iter23_reg == 1'd1) & (icmp_ln460_reg_1159_pp0_iter23_reg == 1'd1) & (icmp_ln415_reg_1155_pp0_iter23_reg == 1'd1) & (or_ln657_fu_1075_p2 == 1'd0) & (icmp_ln833_reg_1151_pp0_iter23_reg == 1'd0)) | ((icmp_ln467_reg_1163_pp0_iter23_reg == 1'd1) & (icmp_ln460_reg_1159_pp0_iter23_reg == 1'd1) & (icmp_ln415_reg_1155_pp0_iter23_reg == 1'd1) & (grp_fu_312_p2 == 1'd0) & (icmp_ln657_reg_1229_pp0_iter23_reg == 1'd0) & (icmp_ln833_reg_1151_pp0_iter23_reg == 1'd0))))) begin
        icmp_ln853_reg_1404 <= icmp_ln853_fu_1080_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_1163_pp0_iter5_reg == 1'd1) & (icmp_ln460_reg_1159_pp0_iter5_reg == 1'd1) & (icmp_ln415_reg_1155_pp0_iter5_reg == 1'd1) & (icmp_ln833_reg_1151_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        isNeg_reg_1192 <= m_exp_fu_474_p2[32'd11];
        m_fix_l_V_reg_1207 <= m_fix_l_V_fu_539_p3;
        sext_ln1311_2_reg_1202 <= sext_ln1311_2_fu_508_p1;
        ush_1_reg_1197 <= ush_1_fu_491_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_1163_pp0_iter12_reg == 1'd1) & (icmp_ln460_reg_1159_pp0_iter12_reg == 1'd1) & (icmp_ln415_reg_1155_pp0_iter12_reg == 1'd1) & (icmp_ln833_reg_1151_pp0_iter12_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_fix_a_V_reg_1250 <= {{grp_fu_703_p2[82:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_1163_pp0_iter4_reg == 1'd1) & (icmp_ln460_reg_1159_pp0_iter4_reg == 1'd1) & (icmp_ln415_reg_1155_pp0_iter4_reg == 1'd1) & (icmp_ln833_reg_1151_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_frac_l_V_reg_1177 <= grp_fu_465_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln657_reg_1229_pp0_iter23_reg == 1'd1) & (icmp_ln467_reg_1163_pp0_iter23_reg == 1'd1) & (icmp_ln460_reg_1159_pp0_iter23_reg == 1'd1) & (icmp_ln415_reg_1155_pp0_iter23_reg == 1'd1) & (icmp_ln833_reg_1151_pp0_iter23_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln657_reg_1400 <= or_ln657_fu_1075_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_1163_pp0_iter14_reg == 1'd1) & (icmp_ln460_reg_1159_pp0_iter14_reg == 1'd1) & (icmp_ln415_reg_1155_pp0_iter14_reg == 1'd1) & (ap_enable_reg_pp0_iter15 == 1'b1) & (icmp_ln833_reg_1151_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_18_reg_1293 <= pow_reduce_anonymo_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_1163_pp0_iter22_reg == 1'd1) & (icmp_ln460_reg_1159_pp0_iter22_reg == 1'd1) & (icmp_ln415_reg_1155_pp0_iter22_reg == 1'd1) & (icmp_ln833_reg_1151_pp0_iter22_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_18_reg_1385 <= grp_fu_967_p2;
        ret_V_6_reg_1380 <= ret_V_6_fu_976_p2;
        trunc_ln1146_reg_1391 <= trunc_ln1146_fu_982_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_1163_pp0_iter7_reg == 1'd1) & (icmp_ln460_reg_1159_pp0_iter7_reg == 1'd1) & (icmp_ln415_reg_1155_pp0_iter7_reg == 1'd1) & (icmp_ln833_reg_1151_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_exp_V_3_reg_1238 <= r_exp_V_3_fu_692_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_1163_pp0_iter14_reg == 1'd1) & (icmp_ln460_reg_1159_pp0_iter14_reg == 1'd1) & (icmp_ln415_reg_1155_pp0_iter14_reg == 1'd1) & (icmp_ln833_reg_1151_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ret_V_4_reg_1287 <= ret_V_4_fu_802_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_1163_pp0_iter19_reg == 1'd1) & (icmp_ln460_reg_1159_pp0_iter19_reg == 1'd1) & (icmp_ln415_reg_1155_pp0_iter19_reg == 1'd1) & (icmp_ln833_reg_1151_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_2_reg_1350 <= {{grp_fu_889_p2[92:57]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((icmp_ln657_reg_1229_pp0_iter23_reg == 1'd1) & (icmp_ln467_reg_1163_pp0_iter23_reg == 1'd1) & (icmp_ln460_reg_1159_pp0_iter23_reg == 1'd1) & (icmp_ln415_reg_1155_pp0_iter23_reg == 1'd1) & (icmp_ln853_fu_1080_p2 == 1'd0) & (or_ln657_fu_1075_p2 == 1'd0) & (icmp_ln833_reg_1151_pp0_iter23_reg == 1'd0)) | ((icmp_ln467_reg_1163_pp0_iter23_reg == 1'd1) & (icmp_ln460_reg_1159_pp0_iter23_reg == 1'd1) & (icmp_ln415_reg_1155_pp0_iter23_reg == 1'd1) & (icmp_ln853_fu_1080_p2 == 1'd0) & (grp_fu_312_p2 == 1'd0) & (icmp_ln657_reg_1229_pp0_iter23_reg == 1'd0) & (icmp_ln833_reg_1151_pp0_iter23_reg == 1'd0))))) begin
        tmp_V_1_reg_1408 <= {{select_ln656_fu_1059_p3[56:5]}};
        trunc_ln168_reg_1413 <= trunc_ln168_fu_1096_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_1163_pp0_iter15_reg == 1'd1) & (icmp_ln460_reg_1159_pp0_iter15_reg == 1'd1) & (icmp_ln415_reg_1155_pp0_iter15_reg == 1'd1) & (icmp_ln833_reg_1151_pp0_iter15_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_reg_1298[25 : 0] <= tmp_i_fu_808_p4[25 : 0];
tmp_i_reg_1298[42 : 35] <= tmp_i_fu_808_p4[42 : 35];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln467_reg_1163_pp0_iter16_reg == 1'd1) & (icmp_ln460_reg_1159_pp0_iter16_reg == 1'd1) & (icmp_ln415_reg_1155_pp0_iter16_reg == 1'd1) & (icmp_ln833_reg_1151_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_reg_1313 <= {{grp_fu_823_p2[78:59]}};
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to24 = 1'b1;
    end else begin
        ap_idle_pp0_0to24 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter25 == 1'b1) & ((icmp_ln833_reg_1151_pp0_iter24_reg == 1'd1) | ((icmp_ln415_reg_1155_pp0_iter24_reg == 1'd0) | ((icmp_ln460_reg_1159_pp0_iter24_reg == 1'd0) | ((icmp_ln467_reg_1163_pp0_iter24_reg == 1'd0) | (((icmp_ln849_1_reg_1396 == 1'd0) & (icmp_ln657_reg_1229_pp0_iter24_reg == 1'd0)) | ((icmp_ln657_reg_1229_pp0_iter24_reg == 1'd1) & (or_ln657_reg_1400 == 1'd0))))))))) begin
        ap_phi_mux_UnifiedRetVal_phi_fu_296_p4 = ap_phi_mux_p_01254_phi_fu_274_p12;
    end else begin
        ap_phi_mux_UnifiedRetVal_phi_fu_296_p4 = ap_phi_reg_pp0_iter25_UnifiedRetVal_reg_293;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter25 == 1'b1))) begin
        if ((1'b1 == ap_condition_803)) begin
            ap_phi_mux_p_01254_phi_fu_274_p12 = 64'd0;
        end else if ((1'b1 == ap_condition_711)) begin
            ap_phi_mux_p_01254_phi_fu_274_p12 = bitcast_ln512_fu_1129_p1;
        end else begin
            ap_phi_mux_p_01254_phi_fu_274_p12 = ap_phi_reg_pp0_iter25_p_01254_reg_267;
        end
    end else begin
        ap_phi_mux_p_01254_phi_fu_274_p12 = ap_phi_reg_pp0_iter25_p_01254_reg_267;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to24 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymo_2_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymo_3_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymo_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymo_ce1 = 1'b1;
    end else begin
        pow_reduce_anonymo_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Z3_V_fu_751_p4 = {{ret_V_3_fu_725_p2[42:35]}};

assign Z4_V_fu_761_p1 = ret_V_3_fu_725_p2[34:0];

assign Z4_ind_V_fu_765_p4 = {{ret_V_3_fu_725_p2[34:27]}};

assign add_ln1146_1_fu_1012_p2 = (zext_ln1146_fu_996_p1 + trunc_ln2_fu_999_p3);

assign add_ln657_2_fu_926_p2 = (exp_Z2P_m_1_V_reg_1323_pp0_iter20_reg + zext_ln657_2_fu_923_p1);

assign add_ln657_fu_849_p2 = (ret_V_4_reg_1287_pp0_iter17_reg + zext_ln657_fu_846_p1);

assign add_ln805_fu_678_p2 = (13'd1 + tmp_1_fu_653_p4);

assign and_ln18_1_fu_374_p2 = (icmp_ln837_fu_368_p2 & icmp_ln833_1_fu_350_p2);

assign and_ln18_fu_362_p2 = (icmp_ln833_2_fu_356_p2 & icmp_ln833_1_fu_350_p2);

assign and_ln_fu_1046_p3 = {{tmp_3_fu_1036_p4}, {1'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_139 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_682 = (((or_ln657_fu_1075_p2 == 1'd1) & (icmp_ln657_reg_1229_pp0_iter23_reg == 1'd1) & (icmp_ln467_reg_1163_pp0_iter23_reg == 1'd1) & (icmp_ln460_reg_1159_pp0_iter23_reg == 1'd1) & (icmp_ln415_reg_1155_pp0_iter23_reg == 1'd1) & (icmp_ln833_reg_1151_pp0_iter23_reg == 1'd0)) | ((grp_fu_312_p2 == 1'd1) & (icmp_ln467_reg_1163_pp0_iter23_reg == 1'd1) & (icmp_ln460_reg_1159_pp0_iter23_reg == 1'd1) & (icmp_ln415_reg_1155_pp0_iter23_reg == 1'd1) & (icmp_ln657_reg_1229_pp0_iter23_reg == 1'd0) & (icmp_ln833_reg_1151_pp0_iter23_reg == 1'd0)));
end

always @ (*) begin
    ap_condition_711 = (((icmp_ln467_reg_1163_pp0_iter24_reg == 1'd1) & (icmp_ln460_reg_1159_pp0_iter24_reg == 1'd1) & (icmp_ln415_reg_1155_pp0_iter24_reg == 1'd1) & (icmp_ln853_reg_1404 == 1'd0) & (icmp_ln849_1_reg_1396 == 1'd0) & (icmp_ln657_reg_1229_pp0_iter24_reg == 1'd0) & (icmp_ln833_reg_1151_pp0_iter24_reg == 1'd0)) | ((icmp_ln657_reg_1229_pp0_iter24_reg == 1'd1) & (icmp_ln467_reg_1163_pp0_iter24_reg == 1'd1) & (icmp_ln460_reg_1159_pp0_iter24_reg == 1'd1) & (icmp_ln415_reg_1155_pp0_iter24_reg == 1'd1) & (icmp_ln853_reg_1404 == 1'd0) & (or_ln657_reg_1400 == 1'd0) & (icmp_ln833_reg_1151_pp0_iter24_reg == 1'd0)));
end

always @ (*) begin
    ap_condition_721 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_794 = ((icmp_ln460_fu_420_p2 == 1'd0) & (icmp_ln415_fu_388_p2 == 1'd1) & (icmp_ln833_fu_344_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_798 = ((icmp_ln460_reg_1159 == 1'd1) & (icmp_ln467_reg_1163 == 1'd0) & (icmp_ln415_reg_1155 == 1'd1) & (icmp_ln833_reg_1151 == 1'd0));
end

always @ (*) begin
    ap_condition_803 = (((icmp_ln853_reg_1404 == 1'd1) & (icmp_ln467_reg_1163_pp0_iter24_reg == 1'd1) & (icmp_ln460_reg_1159_pp0_iter24_reg == 1'd1) & (icmp_ln415_reg_1155_pp0_iter24_reg == 1'd1) & (icmp_ln849_1_reg_1396 == 1'd0) & (icmp_ln657_reg_1229_pp0_iter24_reg == 1'd0) & (icmp_ln833_reg_1151_pp0_iter24_reg == 1'd0)) | ((icmp_ln853_reg_1404 == 1'd1) & (icmp_ln657_reg_1229_pp0_iter24_reg == 1'd1) & (icmp_ln467_reg_1163_pp0_iter24_reg == 1'd1) & (icmp_ln460_reg_1159_pp0_iter24_reg == 1'd1) & (icmp_ln415_reg_1155_pp0_iter24_reg == 1'd1) & (or_ln657_reg_1400 == 1'd0) & (icmp_ln833_reg_1151_pp0_iter24_reg == 1'd0)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_293 = 'bx;

assign ap_phi_reg_pp0_iter0_p_01254_reg_267 = 'bx;

assign ap_return = ap_phi_mux_UnifiedRetVal_phi_fu_296_p4;

assign bitcast_ln512_fu_1129_p1 = p_Result_17_fu_1120_p4;

assign e_frac_V_2_fu_454_p3 = ((p_Result_s_fu_322_p3[0:0] === 1'b1) ? e_frac_V_fu_448_p2 : p_Result_15_fu_440_p3);

assign e_frac_V_fu_448_p2 = (54'd0 - p_Result_15_fu_440_p3);

assign exp_Z1P_m_1_l_V_fu_935_p2 = (zext_ln657_3_fu_931_p1 + zext_ln682_fu_919_p1);

assign exp_Z2P_m_1_V_fu_858_p2 = (zext_ln657_1_fu_854_p1 + ret_V_5_fu_843_p1);

assign f_Z4_V_fu_785_p4 = {{pow_reduce_anonymo_q0[25:16]}};

assign grp_fu_1134_p0 = 31'd23637;

assign grp_fu_303_p4 = {{r_exp_V_2_fu_1067_p3[12:10]}};

assign grp_fu_312_p2 = (($signed(grp_fu_303_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign grp_fu_465_p0 = 122'd204580938323242490556;

assign grp_fu_703_p0 = 83'd1636647506585939924452;

assign grp_fu_823_p0 = grp_fu_823_p00;

assign grp_fu_823_p00 = tmp_i_fu_808_p4;

assign grp_fu_823_p1 = grp_fu_823_p10;

assign grp_fu_823_p10 = ret_V_4_reg_1287;

assign grp_fu_889_p0 = grp_fu_889_p00;

assign grp_fu_889_p00 = lshr_ln662_6_fu_874_p4;

assign grp_fu_889_p1 = grp_fu_889_p10;

assign grp_fu_889_p10 = exp_Z2P_m_1_V_reg_1323;

assign grp_fu_967_p0 = grp_fu_967_p00;

assign grp_fu_967_p00 = exp_Z1_hi_V_reg_1365;

assign grp_fu_967_p1 = grp_fu_967_p10;

assign grp_fu_967_p10 = exp_Z1P_m_1_V_reg_1360;

assign icmp_ln415_fu_388_p2 = ((or_ln415_1_fu_380_p3 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln460_fu_420_p2 = ((or_ln460_2_fu_412_p3 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln467_fu_434_p2 = ((or_ln467_2_fu_426_p3 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln657_1_fu_633_p2 = ((r_V_13_fu_566_p3 != sext_ln657_1_fu_547_p1) ? 1'b1 : 1'b0);

assign icmp_ln657_fu_628_p2 = (($signed(m_exp_reg_1186) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln805_fu_672_p2 = ((trunc_ln805_fu_669_p1 == 18'd0) ? 1'b1 : 1'b0);

assign icmp_ln833_1_fu_350_p2 = ((tmp_V_fu_330_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln833_2_fu_356_p2 = ((p_Val2_36_fu_340_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln833_fu_344_p2 = ((tmp_V_fu_330_p4 == 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln837_fu_368_p2 = ((p_Val2_36_fu_340_p1 != 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln853_fu_1080_p2 = (($signed(r_exp_V_2_fu_1067_p3) < $signed(13'd7170)) ? 1'b1 : 1'b0);

assign isNeg_fu_483_p3 = m_exp_fu_474_p2[32'd11];

assign lhs_V_1_fu_795_p1 = Z4_V_reg_1272;

assign lhs_V_2_fu_909_p5 = {{{{Z2_V_reg_1260_pp0_iter20_reg}, {1'd0}}, {tmp_s_reg_1329_pp0_iter20_reg}}, {2'd0}};

assign lhs_V_3_fu_973_p1 = exp_Z1_V_reg_1355_pp0_iter22_reg;

assign lhs_V_4_fu_986_p3 = {{ret_V_6_reg_1380}, {49'd0}};

assign lhs_V_fu_719_p1 = $signed(m_fix_V_reg_1214_pp0_iter13_reg);

assign lshr_ln662_6_fu_874_p4 = {{{Z2_V_reg_1260_pp0_iter18_reg}, {1'd0}}, {tmp_s_reg_1329}};

assign m_exp_fu_474_p2 = ($signed(12'd3073) + $signed(zext_ln502_fu_471_p1));

assign m_fix_l_V_fu_539_p3 = ((isNeg_fu_483_p3[0:0] === 1'b1) ? sext_ln1312_fu_531_p1 : trunc_ln1312_fu_535_p1);

assign or_ln415_1_fu_380_p3 = {{31'd0}, {and_ln18_1_fu_374_p2}};

assign or_ln460_2_fu_412_p3 = {{31'd0}, {y_is_pinf_fu_400_p2}};

assign or_ln467_2_fu_426_p3 = {{31'd0}, {y_is_ninf_fu_406_p2}};

assign or_ln657_fu_1075_p2 = (icmp_ln657_1_reg_1233_pp0_iter23_reg | grp_fu_312_p2);

assign out_exp_V_fu_1115_p2 = (11'd1023 + trunc_ln168_reg_1413);

assign p_Result_15_fu_440_p3 = {{2'd1}, {p_Val2_36_fu_340_p1}};

assign p_Result_17_fu_1120_p4 = {{{{1'd0}, {out_exp_V_fu_1115_p2}}}, {tmp_V_1_reg_1408}};

assign p_Result_8_fu_662_p3 = grp_fu_1134_p3[32'd30];

assign p_Result_s_fu_322_p3 = p_Val2_s_fu_318_p1[32'd63];

assign p_Val2_36_fu_340_p1 = p_Val2_s_fu_318_p1[51:0];

assign p_Val2_s_fu_318_p1 = exp;

assign pow_reduce_anonymo_2_address0 = zext_ln498_1_fu_895_p1;

assign pow_reduce_anonymo_3_address0 = zext_ln498_3_fu_839_p1;

assign pow_reduce_anonymo_address0 = zext_ln498_fu_775_p1;

assign pow_reduce_anonymo_address1 = zext_ln498_2_fu_780_p1;

assign r_V_13_fu_566_p3 = ((isNeg_reg_1192[0:0] === 1'b1) ? r_V_2_fu_556_p2 : r_V_3_fu_561_p2);

assign r_V_1_fu_525_p2 = sext_ln657_2_fu_480_p1 << zext_ln1287_fu_512_p1;

assign r_V_2_fu_556_p2 = m_fix_l_V_reg_1207 << zext_ln1253_fu_553_p1;

assign r_V_3_fu_561_p2 = $signed(m_fix_l_V_reg_1207) >>> zext_ln1253_fu_553_p1;

assign r_V_5_fu_584_p2 = $signed(m_frac_l_V_reg_1177_pp0_iter6_reg) >>> zext_ln1285_fu_580_p1;

assign r_V_fu_520_p2 = $signed(m_frac_l_V_reg_1177) >>> zext_ln1287_1_fu_516_p1;

assign r_exp_V_2_fu_1067_p3 = ((tmp_7_fu_1028_p3[0:0] === 1'b1) ? r_exp_V_3_reg_1238_pp0_iter23_reg : r_exp_V_fu_1054_p2);

assign r_exp_V_3_fu_692_p3 = ((p_Result_8_fu_662_p3[0:0] === 1'b1) ? select_ln805_fu_684_p3 : tmp_1_fu_653_p4);

assign r_exp_V_fu_1054_p2 = ($signed(13'd8191) + $signed(r_exp_V_3_reg_1238_pp0_iter23_reg));

assign ret_V_3_fu_725_p2 = ($signed(lhs_V_fu_719_p1) - $signed(rhs_V_1_fu_722_p1));

assign ret_V_4_fu_802_p2 = (lhs_V_1_fu_795_p1 + rhs_V_2_fu_798_p1);

assign ret_V_5_fu_843_p1 = tmp_i_reg_1298_pp0_iter17_reg;

assign ret_V_6_fu_976_p2 = (59'd16 + lhs_V_3_fu_973_p1);

assign ret_V_7_fu_1006_p2 = (lhs_V_4_fu_986_p3 + zext_ln657_5_fu_993_p1);

assign rhs_V_1_fu_722_p1 = $signed(m_fix_a_V_reg_1250);

assign rhs_V_2_fu_798_p1 = f_Z4_V_fu_785_p4;

assign rhs_V_fu_642_p3 = {{p_Result_16_reg_1224}, {18'd131072}};

assign select_ln581_fu_593_p3 = ((tmp_4_fu_573_p3[0:0] === 1'b1) ? sext_ln581_fu_589_p1 : m_fix_l_V_reg_1207);

assign select_ln656_fu_1059_p3 = ((tmp_7_fu_1028_p3[0:0] === 1'b1) ? trunc_ln3_fu_1018_p4 : and_ln_fu_1046_p3);

assign select_ln658_fu_1107_p3 = ((tmp_10_fu_1100_p3[0:0] === 1'b1) ? 64'd0 : 64'd9218868437227405312);

assign select_ln805_fu_684_p3 = ((icmp_ln805_fu_672_p2[0:0] === 1'b1) ? tmp_1_fu_653_p4 : add_ln805_fu_678_p2);

assign sext_ln1311_1_fu_496_p1 = ush_1_fu_491_p2;

assign sext_ln1311_2_fu_508_p1 = $signed(ush_fu_500_p3);

assign sext_ln1311_fu_550_p1 = ush_1_reg_1197;

assign sext_ln1312_fu_531_p1 = $signed(r_V_fu_520_p2);

assign sext_ln581_fu_589_p1 = $signed(r_V_5_fu_584_p2);

assign sext_ln657_1_fu_547_p1 = m_frac_l_V_reg_1177_pp0_iter6_reg;

assign sext_ln657_2_fu_480_p1 = m_frac_l_V_reg_1177;

assign tmp_10_fu_1100_p3 = m_frac_l_V_reg_1177_pp0_iter23_reg[32'd121];

assign tmp_1_fu_653_p4 = {{grp_fu_1134_p3[30:18]}};

assign tmp_3_fu_1036_p4 = {{ret_V_7_fu_1006_p2[106:49]}};

assign tmp_4_fu_573_p3 = m_exp_reg_1186[32'd11];

assign tmp_7_fu_1028_p3 = add_ln1146_1_fu_1012_p2[32'd106];

assign tmp_V_fu_330_p4 = {{p_Val2_s_fu_318_p1[62:52]}};

assign tmp_i_fu_808_p4 = {{{Z3_V_reg_1267_pp0_iter15_reg}, {9'd0}}, {p_Val2_18_reg_1293}};

assign trunc_ln1146_fu_982_p1 = ret_V_6_fu_976_p2[57:0];

assign trunc_ln1312_fu_535_p1 = r_V_1_fu_525_p2[129:0];

assign trunc_ln168_fu_1096_p1 = r_exp_V_2_fu_1067_p3[10:0];

assign trunc_ln2_fu_999_p3 = {{trunc_ln1146_reg_1391}, {49'd0}};

assign trunc_ln3_fu_1018_p4 = {{ret_V_7_fu_1006_p2[107:49]}};

assign trunc_ln805_fu_669_p1 = grp_fu_1134_p3[17:0];

assign ush_1_fu_491_p2 = (11'd1023 - tmp_V_reg_1145_pp0_iter5_reg);

assign ush_fu_500_p3 = ((isNeg_fu_483_p3[0:0] === 1'b1) ? sext_ln1311_1_fu_496_p1 : m_exp_fu_474_p2);

assign xor_ln936_fu_394_p2 = (p_Result_s_fu_322_p3 ^ 1'd1);

assign y_is_ninf_fu_406_p2 = (p_Result_s_fu_322_p3 & and_ln18_fu_362_p2);

assign y_is_pinf_fu_400_p2 = (xor_ln936_fu_394_p2 & and_ln18_fu_362_p2);

assign zext_ln1146_fu_996_p1 = r_V_18_reg_1385;

assign zext_ln1253_fu_553_p1 = $unsigned(sext_ln1311_2_reg_1202);

assign zext_ln1285_fu_580_p1 = $unsigned(sext_ln1311_fu_550_p1);

assign zext_ln1287_1_fu_516_p1 = $unsigned(sext_ln1311_2_fu_508_p1);

assign zext_ln1287_fu_512_p1 = $unsigned(sext_ln1311_2_fu_508_p1);

assign zext_ln498_1_fu_895_p1 = m_diff_hi_V_reg_1255_pp0_iter19_reg;

assign zext_ln498_2_fu_780_p1 = Z3_V_fu_751_p4;

assign zext_ln498_3_fu_839_p1 = Z2_V_reg_1260_pp0_iter16_reg;

assign zext_ln498_fu_775_p1 = Z4_ind_V_fu_765_p4;

assign zext_ln502_fu_471_p1 = tmp_V_reg_1145_pp0_iter5_reg;

assign zext_ln657_1_fu_854_p1 = add_ln657_fu_849_p2;

assign zext_ln657_2_fu_923_p1 = tmp_2_reg_1350;

assign zext_ln657_3_fu_931_p1 = add_ln657_2_fu_926_p2;

assign zext_ln657_5_fu_993_p1 = r_V_18_reg_1385;

assign zext_ln657_fu_846_p1 = tmp_reg_1313;

assign zext_ln682_fu_919_p1 = lhs_V_2_fu_909_p5;

always @ (posedge ap_clk) begin
    tmp_i_reg_1298[34:26] <= 9'b000000000;
    tmp_i_reg_1298_pp0_iter17_reg[34:26] <= 9'b000000000;
end

endmodule //pow_generic_double_s
