Simulator report for Project_4
Mon Dec 11 15:21:10 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 20.0 ms      ;
; Simulation Netlist Size     ; 247 nodes    ;
; Simulation Coverage         ;      74.09 % ;
; Total Number of Transitions ; 1717427      ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; MAX7000S     ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      74.09 % ;
; Total nodes checked                                 ; 247          ;
; Total output ports checked                          ; 247          ;
; Total output ports with complete 1/0-value coverage ; 183          ;
; Total output ports with no 1/0-value coverage       ; 64           ;
; Total output ports with no 1-value coverage         ; 64           ;
; Total output ports with no 0-value coverage         ; 64           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                           ; Output Port Name                                                                                    ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+
; |Project_4|LED[0]                                                                                   ; |Project_4|LED[0]                                                                                   ; pin_out          ;
; |Project_4|LED[3]                                                                                   ; |Project_4|LED[3]                                                                                   ; pin_out          ;
; |Project_4|LED[5]                                                                                   ; |Project_4|LED[5]                                                                                   ; pin_out          ;
; |Project_4|LED[6]                                                                                   ; |Project_4|LED[6]                                                                                   ; pin_out          ;
; |Project_4|LED[7]                                                                                   ; |Project_4|LED[7]                                                                                   ; pin_out          ;
; |Project_4|dataOut[0]                                                                               ; |Project_4|dataOut[0]                                                                               ; pin_out          ;
; |Project_4|dataOut[1]                                                                               ; |Project_4|dataOut[1]                                                                               ; pin_out          ;
; |Project_4|dataOut[2]                                                                               ; |Project_4|dataOut[2]                                                                               ; pin_out          ;
; |Project_4|dataOut[3]                                                                               ; |Project_4|dataOut[3]                                                                               ; pin_out          ;
; |Project_4|dataOut[4]                                                                               ; |Project_4|dataOut[4]                                                                               ; pin_out          ;
; |Project_4|dataOut[5]                                                                               ; |Project_4|dataOut[5]                                                                               ; pin_out          ;
; |Project_4|dataOut[6]                                                                               ; |Project_4|dataOut[6]                                                                               ; pin_out          ;
; |Project_4|dataOut[7]                                                                               ; |Project_4|dataOut[7]                                                                               ; pin_out          ;
; |Project_4|clk                                                                                      ; |Project_4|clk                                                                                      ; pin_out          ;
; |Project_4|MIDI                                                                                     ; |Project_4|MIDI                                                                                     ; out              ;
; |Project_4|clkin                                                                                    ; |Project_4|clkin                                                                                    ; out              ;
; |Project_4|LEDlit:L1|LED~0                                                                          ; |Project_4|LEDlit:L1|LED~0                                                                          ; out              ;
; |Project_4|LEDlit:L1|LED~1                                                                          ; |Project_4|LEDlit:L1|LED~1                                                                          ; out              ;
; |Project_4|LEDlit:L1|LED~2                                                                          ; |Project_4|LEDlit:L1|LED~2                                                                          ; out              ;
; |Project_4|LEDlit:L1|LED~4                                                                          ; |Project_4|LEDlit:L1|LED~4                                                                          ; out              ;
; |Project_4|LEDlit:L1|LED~5                                                                          ; |Project_4|LEDlit:L1|LED~5                                                                          ; out              ;
; |Project_4|LEDlit:L1|LED~6                                                                          ; |Project_4|LEDlit:L1|LED~6                                                                          ; out              ;
; |Project_4|LEDlit:L1|LED~7                                                                          ; |Project_4|LEDlit:L1|LED~7                                                                          ; out              ;
; |Project_4|LEDlit:L1|LED~8                                                                          ; |Project_4|LEDlit:L1|LED~8                                                                          ; out              ;
; |Project_4|LEDlit:L1|LED~9                                                                          ; |Project_4|LEDlit:L1|LED~9                                                                          ; out              ;
; |Project_4|LEDlit:L1|LED~10                                                                         ; |Project_4|LEDlit:L1|LED~10                                                                         ; out              ;
; |Project_4|LEDlit:L1|LED~12                                                                         ; |Project_4|LEDlit:L1|LED~12                                                                         ; out              ;
; |Project_4|LEDlit:L1|LED~15                                                                         ; |Project_4|LEDlit:L1|LED~15                                                                         ; out              ;
; |Project_4|LEDlit:L1|onOff~0                                                                        ; |Project_4|LEDlit:L1|onOff~0                                                                        ; out              ;
; |Project_4|LEDlit:L1|LED~16                                                                         ; |Project_4|LEDlit:L1|LED~16                                                                         ; out              ;
; |Project_4|LEDlit:L1|LED~17                                                                         ; |Project_4|LEDlit:L1|LED~17                                                                         ; out              ;
; |Project_4|LEDlit:L1|LED~18                                                                         ; |Project_4|LEDlit:L1|LED~18                                                                         ; out              ;
; |Project_4|LEDlit:L1|LED~20                                                                         ; |Project_4|LEDlit:L1|LED~20                                                                         ; out              ;
; |Project_4|LEDlit:L1|LED~23                                                                         ; |Project_4|LEDlit:L1|LED~23                                                                         ; out              ;
; |Project_4|LEDlit:L1|onOff~1                                                                        ; |Project_4|LEDlit:L1|onOff~1                                                                        ; out              ;
; |Project_4|LEDlit:L1|LED~24                                                                         ; |Project_4|LEDlit:L1|LED~24                                                                         ; out              ;
; |Project_4|LEDlit:L1|LED~25                                                                         ; |Project_4|LEDlit:L1|LED~25                                                                         ; out              ;
; |Project_4|LEDlit:L1|LED~26                                                                         ; |Project_4|LEDlit:L1|LED~26                                                                         ; out              ;
; |Project_4|LEDlit:L1|LED~28                                                                         ; |Project_4|LEDlit:L1|LED~28                                                                         ; out              ;
; |Project_4|LEDlit:L1|LED~31                                                                         ; |Project_4|LEDlit:L1|LED~31                                                                         ; out              ;
; |Project_4|LEDlit:L1|LED[0]                                                                         ; |Project_4|LEDlit:L1|LED[0]                                                                         ; regout           ;
; |Project_4|LEDlit:L1|LED[3]                                                                         ; |Project_4|LEDlit:L1|LED[3]                                                                         ; regout           ;
; |Project_4|LEDlit:L1|LED[5]                                                                         ; |Project_4|LEDlit:L1|LED[5]                                                                         ; regout           ;
; |Project_4|LEDlit:L1|LED[6]                                                                         ; |Project_4|LEDlit:L1|LED[6]                                                                         ; regout           ;
; |Project_4|LEDlit:L1|LED[7]                                                                         ; |Project_4|LEDlit:L1|LED[7]                                                                         ; regout           ;
; |Project_4|LEDlit:L1|onOff                                                                          ; |Project_4|LEDlit:L1|onOff                                                                          ; regout           ;
; |Project_4|frameStatus:F1|frame[1]                                                                  ; |Project_4|frameStatus:F1|frame[1]                                                                  ; regout           ;
; |Project_4|frameStatus:F1|frame[0]                                                                  ; |Project_4|frameStatus:F1|frame[0]                                                                  ; regout           ;
; |Project_4|frameStatus:F1|frame~0                                                                   ; |Project_4|frameStatus:F1|frame~0                                                                   ; out              ;
; |Project_4|frameStatus:F1|frame~1                                                                   ; |Project_4|frameStatus:F1|frame~1                                                                   ; out              ;
; |Project_4|frameStatus:F1|frame~2                                                                   ; |Project_4|frameStatus:F1|frame~2                                                                   ; out              ;
; |Project_4|frameStatus:F1|frame~3                                                                   ; |Project_4|frameStatus:F1|frame~3                                                                   ; out              ;
; |Project_4|frameStatus:F1|previousFrame:P1|change                                                   ; |Project_4|frameStatus:F1|previousFrame:P1|change                                                   ; regout           ;
; |Project_4|record:R1|start                                                                          ; |Project_4|record:R1|start                                                                          ; out              ;
; |Project_4|record:R1|holdData:H1|stored[2]                                                          ; |Project_4|record:R1|holdData:H1|stored[2]                                                          ; regout           ;
; |Project_4|record:R1|holdData:H1|stored[1]                                                          ; |Project_4|record:R1|holdData:H1|stored[1]                                                          ; regout           ;
; |Project_4|record:R1|holdData:H1|stored~8                                                           ; |Project_4|record:R1|holdData:H1|stored~8                                                           ; out              ;
; |Project_4|record:R1|holdData:H1|stored~9                                                           ; |Project_4|record:R1|holdData:H1|stored~9                                                           ; out              ;
; |Project_4|record:R1|holdData:H1|stored~10                                                          ; |Project_4|record:R1|holdData:H1|stored~10                                                          ; out              ;
; |Project_4|record:R1|holdData:H1|stored~11                                                          ; |Project_4|record:R1|holdData:H1|stored~11                                                          ; out              ;
; |Project_4|record:R1|holdData:H1|stored~12                                                          ; |Project_4|record:R1|holdData:H1|stored~12                                                          ; out              ;
; |Project_4|record:R1|holdData:H1|stored~13                                                          ; |Project_4|record:R1|holdData:H1|stored~13                                                          ; out              ;
; |Project_4|record:R1|holdData:H1|stored~14                                                          ; |Project_4|record:R1|holdData:H1|stored~14                                                          ; out              ;
; |Project_4|record:R1|holdData:H1|stored~15                                                          ; |Project_4|record:R1|holdData:H1|stored~15                                                          ; out              ;
; |Project_4|record:R1|holdData:H1|stored~16                                                          ; |Project_4|record:R1|holdData:H1|stored~16                                                          ; out              ;
; |Project_4|record:R1|holdData:H1|stored~17                                                          ; |Project_4|record:R1|holdData:H1|stored~17                                                          ; out              ;
; |Project_4|record:R1|holdData:H1|stored~18                                                          ; |Project_4|record:R1|holdData:H1|stored~18                                                          ; out              ;
; |Project_4|record:R1|holdData:H1|stored~19                                                          ; |Project_4|record:R1|holdData:H1|stored~19                                                          ; out              ;
; |Project_4|record:R1|holdData:H1|stored~20                                                          ; |Project_4|record:R1|holdData:H1|stored~20                                                          ; out              ;
; |Project_4|record:R1|holdData:H1|stored~21                                                          ; |Project_4|record:R1|holdData:H1|stored~21                                                          ; out              ;
; |Project_4|record:R1|holdData:H1|stored~22                                                          ; |Project_4|record:R1|holdData:H1|stored~22                                                          ; out              ;
; |Project_4|record:R1|holdData:H1|stored~23                                                          ; |Project_4|record:R1|holdData:H1|stored~23                                                          ; out              ;
; |Project_4|record:R1|holdData:H1|stored[0]                                                          ; |Project_4|record:R1|holdData:H1|stored[0]                                                          ; regout           ;
; |Project_4|record:R1|holdData:H1|stored[3]                                                          ; |Project_4|record:R1|holdData:H1|stored[3]                                                          ; regout           ;
; |Project_4|record:R1|holdData:H1|stored[4]                                                          ; |Project_4|record:R1|holdData:H1|stored[4]                                                          ; regout           ;
; |Project_4|record:R1|holdData:H1|stored[5]                                                          ; |Project_4|record:R1|holdData:H1|stored[5]                                                          ; regout           ;
; |Project_4|record:R1|holdData:H1|stored[6]                                                          ; |Project_4|record:R1|holdData:H1|stored[6]                                                          ; regout           ;
; |Project_4|record:R1|holdData:H1|stored[7]                                                          ; |Project_4|record:R1|holdData:H1|stored[7]                                                          ; regout           ;
; |Project_4|record:R1|counter:C1|cnt~4                                                               ; |Project_4|record:R1|counter:C1|cnt~4                                                               ; out              ;
; |Project_4|record:R1|counter:C1|cnt~5                                                               ; |Project_4|record:R1|counter:C1|cnt~5                                                               ; out              ;
; |Project_4|record:R1|counter:C1|cnt~6                                                               ; |Project_4|record:R1|counter:C1|cnt~6                                                               ; out              ;
; |Project_4|record:R1|counter:C1|cnt~7                                                               ; |Project_4|record:R1|counter:C1|cnt~7                                                               ; out              ;
; |Project_4|record:R1|counter:C1|cnt[0]                                                              ; |Project_4|record:R1|counter:C1|cnt[0]                                                              ; regout           ;
; |Project_4|record:R1|counter:C1|cnt[1]                                                              ; |Project_4|record:R1|counter:C1|cnt[1]                                                              ; regout           ;
; |Project_4|record:R1|counter:C1|cnt[2]                                                              ; |Project_4|record:R1|counter:C1|cnt[2]                                                              ; regout           ;
; |Project_4|record:R1|counter:C1|cnt[3]                                                              ; |Project_4|record:R1|counter:C1|cnt[3]                                                              ; regout           ;
; |Project_4|decoder:D1|Dflip:D8|q                                                                    ; |Project_4|decoder:D1|Dflip:D8|q                                                                    ; regout           ;
; |Project_4|decoder:D1|Dflip:D7|q                                                                    ; |Project_4|decoder:D1|Dflip:D7|q                                                                    ; regout           ;
; |Project_4|decoder:D1|Dflip:D6|q                                                                    ; |Project_4|decoder:D1|Dflip:D6|q                                                                    ; regout           ;
; |Project_4|decoder:D1|Dflip:D5|q                                                                    ; |Project_4|decoder:D1|Dflip:D5|q                                                                    ; regout           ;
; |Project_4|decoder:D1|Dflip:D4|q                                                                    ; |Project_4|decoder:D1|Dflip:D4|q                                                                    ; regout           ;
; |Project_4|decoder:D1|Dflip:D3|q                                                                    ; |Project_4|decoder:D1|Dflip:D3|q                                                                    ; regout           ;
; |Project_4|decoder:D1|Dflip:D2|q                                                                    ; |Project_4|decoder:D1|Dflip:D2|q                                                                    ; regout           ;
; |Project_4|decoder:D1|Dflip:D1|q                                                                    ; |Project_4|decoder:D1|Dflip:D1|q                                                                    ; regout           ;
; |Project_4|inputBuffer:I1|Dflip:D2|q                                                                ; |Project_4|inputBuffer:I1|Dflip:D2|q                                                                ; regout           ;
; |Project_4|inputBuffer:I1|Dflip:D1|q                                                                ; |Project_4|inputBuffer:I1|Dflip:D1|q                                                                ; regout           ;
; |Project_4|clkScale:C1|clkreg                                                                       ; |Project_4|clkScale:C1|clkreg                                                                       ; regout           ;
; |Project_4|clkScale:C1|cnt[6]                                                                       ; |Project_4|clkScale:C1|cnt[6]                                                                       ; regout           ;
; |Project_4|clkScale:C1|cnt[5]                                                                       ; |Project_4|clkScale:C1|cnt[5]                                                                       ; regout           ;
; |Project_4|clkScale:C1|clkreg~0                                                                     ; |Project_4|clkScale:C1|clkreg~0                                                                     ; out              ;
; |Project_4|clkScale:C1|cnt[4]                                                                       ; |Project_4|clkScale:C1|cnt[4]                                                                       ; regout           ;
; |Project_4|clkScale:C1|cnt[3]                                                                       ; |Project_4|clkScale:C1|cnt[3]                                                                       ; regout           ;
; |Project_4|clkScale:C1|cnt[2]                                                                       ; |Project_4|clkScale:C1|cnt[2]                                                                       ; regout           ;
; |Project_4|clkScale:C1|cnt[1]                                                                       ; |Project_4|clkScale:C1|cnt[1]                                                                       ; regout           ;
; |Project_4|clkScale:C1|cnt[0]                                                                       ; |Project_4|clkScale:C1|cnt[0]                                                                       ; regout           ;
; |Project_4|clkScale:C1|clkout                                                                       ; |Project_4|clkScale:C1|clkout                                                                       ; regout           ;
; |Project_4|clkScale:C1|clkreg~1                                                                     ; |Project_4|clkScale:C1|clkreg~1                                                                     ; out              ;
; |Project_4|LEDlit:L1|Equal0~0                                                                       ; |Project_4|LEDlit:L1|Equal0~0                                                                       ; out0             ;
; |Project_4|LEDlit:L1|Equal1~0                                                                       ; |Project_4|LEDlit:L1|Equal1~0                                                                       ; out0             ;
; |Project_4|LEDlit:L1|Equal2~0                                                                       ; |Project_4|LEDlit:L1|Equal2~0                                                                       ; out0             ;
; |Project_4|frameStatus:F1|Equal0~0                                                                  ; |Project_4|frameStatus:F1|Equal0~0                                                                  ; out0             ;
; |Project_4|frameStatus:F1|Equal1~0                                                                  ; |Project_4|frameStatus:F1|Equal1~0                                                                  ; out0             ;
; |Project_4|frameStatus:F1|Equal2~0                                                                  ; |Project_4|frameStatus:F1|Equal2~0                                                                  ; out0             ;
; |Project_4|record:R1|Equal0~0                                                                       ; |Project_4|record:R1|Equal0~0                                                                       ; out0             ;
; |Project_4|record:R1|Equal1~0                                                                       ; |Project_4|record:R1|Equal1~0                                                                       ; out0             ;
; |Project_4|record:R1|holdData:H1|Equal0~0                                                           ; |Project_4|record:R1|holdData:H1|Equal0~0                                                           ; out0             ;
; |Project_4|clkScale:C1|Equal0~0                                                                     ; |Project_4|clkScale:C1|Equal0~0                                                                     ; out0             ;
; |Project_4|clkScale:C1|Equal1~0                                                                     ; |Project_4|clkScale:C1|Equal1~0                                                                     ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                        ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                        ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1                      ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1                      ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                       ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                       ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2                      ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2                      ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                       ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                       ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3                      ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3                      ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                       ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                       ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[4]~4                      ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[4]~4                      ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[4]                       ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[4]                       ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[5]~5                      ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[5]~5                      ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[5]                       ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[5]                       ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[6]~6                      ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[6]~6                      ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[6]                       ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[6]                       ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                           ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                           ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~0                          ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~0                          ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g4~0                         ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g4~0                         ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|p2c[0]                       ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|p2c[0]                       ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|p2c[1]                       ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|p2c[1]                       ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                        ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                        ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0                      ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0                      ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                        ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                        ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1                      ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1                      ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                        ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                        ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]              ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]              ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]              ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]              ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]              ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]              ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[3]              ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[3]              ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[4]              ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[4]              ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[5]              ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[5]              ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                          ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                          ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0            ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0            ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0          ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0          ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]            ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]            ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1          ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1          ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]            ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]            ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]            ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]            ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[4]~2          ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[4]~2          ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[4]            ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[4]            ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[5]~3          ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[5]~3          ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[5]            ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[5]            ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[6]~4          ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[6]~4          ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[6]            ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[6]            ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]               ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]               ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1             ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1             ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]              ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]              ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2             ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2             ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]              ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]              ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3             ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3             ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]              ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]              ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                  ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                  ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]               ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]               ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0             ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0             ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]               ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]               ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1             ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1             ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]               ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]               ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                 ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                 ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; out0             ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                       ; Output Port Name                                                                                ; Output Port Type ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+
; |Project_4|LED[1]                                                                               ; |Project_4|LED[1]                                                                               ; pin_out          ;
; |Project_4|LED[2]                                                                               ; |Project_4|LED[2]                                                                               ; pin_out          ;
; |Project_4|LED[4]                                                                               ; |Project_4|LED[4]                                                                               ; pin_out          ;
; |Project_4|LEDlit:L1|LED[1]                                                                     ; |Project_4|LEDlit:L1|LED[1]                                                                     ; regout           ;
; |Project_4|LEDlit:L1|LED~3                                                                      ; |Project_4|LEDlit:L1|LED~3                                                                      ; out              ;
; |Project_4|LEDlit:L1|LED~11                                                                     ; |Project_4|LEDlit:L1|LED~11                                                                     ; out              ;
; |Project_4|LEDlit:L1|LED~13                                                                     ; |Project_4|LEDlit:L1|LED~13                                                                     ; out              ;
; |Project_4|LEDlit:L1|LED~14                                                                     ; |Project_4|LEDlit:L1|LED~14                                                                     ; out              ;
; |Project_4|LEDlit:L1|LED~19                                                                     ; |Project_4|LEDlit:L1|LED~19                                                                     ; out              ;
; |Project_4|LEDlit:L1|LED~21                                                                     ; |Project_4|LEDlit:L1|LED~21                                                                     ; out              ;
; |Project_4|LEDlit:L1|LED~22                                                                     ; |Project_4|LEDlit:L1|LED~22                                                                     ; out              ;
; |Project_4|LEDlit:L1|LED~27                                                                     ; |Project_4|LEDlit:L1|LED~27                                                                     ; out              ;
; |Project_4|LEDlit:L1|LED~29                                                                     ; |Project_4|LEDlit:L1|LED~29                                                                     ; out              ;
; |Project_4|LEDlit:L1|LED~30                                                                     ; |Project_4|LEDlit:L1|LED~30                                                                     ; out              ;
; |Project_4|LEDlit:L1|LED[2]                                                                     ; |Project_4|LEDlit:L1|LED[2]                                                                     ; regout           ;
; |Project_4|LEDlit:L1|LED[4]                                                                     ; |Project_4|LEDlit:L1|LED[4]                                                                     ; regout           ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0          ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0          ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[6]            ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[6]            ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[5]            ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[5]            ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[4]            ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[4]            ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]            ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]            ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]            ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]            ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]            ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]            ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]            ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]            ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                  ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                  ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                   ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                   ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                    ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                    ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                    ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                    ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                    ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                    ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[4]                    ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[4]                    ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[5]                    ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[5]                    ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[6]                    ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[6]                    ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                    ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                    ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                    ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                    ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                    ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                    ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[3]                    ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[3]                    ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[4]                    ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[4]                    ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[5]                    ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[5]                    ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                     ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                     ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g2c[1]~0                 ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g2c[1]~0                 ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g2c[1]                   ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g2c[1]                   ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[4]~0        ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[4]~0        ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[5]~1        ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[5]~1        ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                      ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                      ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                      ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                      ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~4                      ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~4                      ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~5                      ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~5                      ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~6                      ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~6                      ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0 ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0 ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]   ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]   ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]   ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]   ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]   ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]   ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]   ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]   ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0         ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0         ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]          ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]          ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]           ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]           ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]           ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]           ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]           ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]           ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]           ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]           ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]           ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]           ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]           ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]           ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0            ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0            ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2             ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2             ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3             ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3             ; out0             ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                       ; Output Port Name                                                                                ; Output Port Type ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+
; |Project_4|LED[1]                                                                               ; |Project_4|LED[1]                                                                               ; pin_out          ;
; |Project_4|LED[2]                                                                               ; |Project_4|LED[2]                                                                               ; pin_out          ;
; |Project_4|LED[4]                                                                               ; |Project_4|LED[4]                                                                               ; pin_out          ;
; |Project_4|LEDlit:L1|LED[1]                                                                     ; |Project_4|LEDlit:L1|LED[1]                                                                     ; regout           ;
; |Project_4|LEDlit:L1|LED~3                                                                      ; |Project_4|LEDlit:L1|LED~3                                                                      ; out              ;
; |Project_4|LEDlit:L1|LED~11                                                                     ; |Project_4|LEDlit:L1|LED~11                                                                     ; out              ;
; |Project_4|LEDlit:L1|LED~13                                                                     ; |Project_4|LEDlit:L1|LED~13                                                                     ; out              ;
; |Project_4|LEDlit:L1|LED~14                                                                     ; |Project_4|LEDlit:L1|LED~14                                                                     ; out              ;
; |Project_4|LEDlit:L1|LED~19                                                                     ; |Project_4|LEDlit:L1|LED~19                                                                     ; out              ;
; |Project_4|LEDlit:L1|LED~21                                                                     ; |Project_4|LEDlit:L1|LED~21                                                                     ; out              ;
; |Project_4|LEDlit:L1|LED~22                                                                     ; |Project_4|LEDlit:L1|LED~22                                                                     ; out              ;
; |Project_4|LEDlit:L1|LED~27                                                                     ; |Project_4|LEDlit:L1|LED~27                                                                     ; out              ;
; |Project_4|LEDlit:L1|LED~29                                                                     ; |Project_4|LEDlit:L1|LED~29                                                                     ; out              ;
; |Project_4|LEDlit:L1|LED~30                                                                     ; |Project_4|LEDlit:L1|LED~30                                                                     ; out              ;
; |Project_4|LEDlit:L1|LED[2]                                                                     ; |Project_4|LEDlit:L1|LED[2]                                                                     ; regout           ;
; |Project_4|LEDlit:L1|LED[4]                                                                     ; |Project_4|LEDlit:L1|LED[4]                                                                     ; regout           ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0          ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0          ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[6]            ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[6]            ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[5]            ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[5]            ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[4]            ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[4]            ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]            ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]            ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]            ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]            ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]            ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]            ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]            ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]            ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                  ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                  ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                   ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                   ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                    ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                    ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                    ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                    ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                    ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                    ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[4]                    ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[4]                    ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[5]                    ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[5]                    ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[6]                    ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[6]                    ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                    ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                    ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                    ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                    ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                    ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                    ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[3]                    ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[3]                    ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[4]                    ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[4]                    ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[5]                    ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[5]                    ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                     ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                     ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g2c[1]~0                 ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g2c[1]~0                 ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g2c[1]                   ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g2c[1]                   ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[4]~0        ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[4]~0        ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[5]~1        ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[5]~1        ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                      ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                      ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                      ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                      ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~4                      ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~4                      ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~5                      ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~5                      ; out0             ;
; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~6                      ; |Project_4|clkScale:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~6                      ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0 ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0 ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]   ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]   ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]   ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]   ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]   ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]   ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]   ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]   ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0         ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0         ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]          ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]          ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]           ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]           ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]           ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]           ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]           ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]           ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]           ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]           ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]           ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]           ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]           ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]           ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0            ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0            ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2             ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2             ; out0             ;
; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3             ; |Project_4|record:R1|counter:C1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3             ; out0             ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Mon Dec 11 15:21:06 2017
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Project_4 -c Project_4
Info: Using vector source file "C:/Users/Richard/Desktop/School/ECE 353 CompSys Lab I/Project 4/Project Code/Project_4.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of Project_4.vwf called Project_4.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      74.09 %
Info: Number of transitions in simulation is 1717427
Info: Vector file Project_4.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 169 megabytes
    Info: Processing ended: Mon Dec 11 15:21:10 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


