
---------- Begin Simulation Statistics ----------
final_tick                                82849587000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  48950                       # Simulator instruction rate (inst/s)
host_mem_usage                                 969832                       # Number of bytes of host memory used
host_op_rate                                    98487                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2042.91                       # Real time elapsed on the host
host_tick_rate                               40554615                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     201200649                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082850                       # Number of seconds simulated
sim_ticks                                 82849587000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 102495323                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 60247190                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     201200649                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.656992                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.656992                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   3374587                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1702020                       # number of floating regfile writes
system.cpu.idleCycles                        10265233                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              2650653                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 23991721                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.462363                       # Inst execution rate
system.cpu.iew.exec_refs                     53454158                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   19573048                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 8144257                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              36579289                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               4519                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            227827                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             21297303                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           261792610                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              33881110                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3539176                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             242312424                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  44964                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1974438                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                2350877                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2032801                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          28258                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1799671                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         850982                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 261031592                       # num instructions consuming a value
system.cpu.iew.wb_count                     240322374                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.639314                       # average fanout of values written-back
system.cpu.iew.wb_producers                 166881113                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.450353                       # insts written-back per cycle
system.cpu.iew.wb_sent                      241123863                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                370527421                       # number of integer regfile reads
system.cpu.int_regfile_writes               193168575                       # number of integer regfile writes
system.cpu.ipc                               0.603503                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.603503                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3501992      1.42%      1.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             186212944     75.74%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               283885      0.12%     77.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                157993      0.06%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              122550      0.05%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  2      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                24580      0.01%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               401647      0.16%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   68      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               131820      0.05%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              378388      0.15%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              12838      0.01%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               5      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             111      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             54      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             33843766     13.77%     91.55% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            18624603      7.58%     99.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          768287      0.31%     99.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1385969      0.56%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              245851607                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 3498016                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             6844039                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      3115024                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            4815487                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3173945                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012910                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2705478     85.24%     85.24% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     85.24% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     85.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     85.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     85.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     85.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     85.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     85.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     85.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      5      0.00%     85.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  29142      0.92%     86.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     86.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    367      0.01%     86.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   951      0.03%     86.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  440      0.01%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 176492      5.56%     91.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                113488      3.58%     95.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             60863      1.92%     97.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            86719      2.73%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              242025544                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          643724410                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    237207350                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         317595979                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  261769684                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 245851607                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               22926                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        60591933                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            257355                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          15099                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     67282563                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     155433942                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.581711                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.215577                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            87386415     56.22%     56.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            11630878      7.48%     63.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            12196218      7.85%     71.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11569126      7.44%     78.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10274346      6.61%     85.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8310076      5.35%     90.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7913201      5.09%     96.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4235511      2.72%     98.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1918171      1.23%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       155433942                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.483723                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1067227                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1830305                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             36579289                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            21297303                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               105048888                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        165699175                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1542561                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   111                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       186489                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        381160                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        53744                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          108                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4842199                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2749                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9685999                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2857                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                30280102                       # Number of BP lookups
system.cpu.branchPred.condPredicted          20918638                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2830445                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             14821469                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                11480406                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             77.457950                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2759454                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect              38700                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1279988                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             526534                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           753454                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       341668                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        60212460                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            7827                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2315159                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    146407544                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.374251                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.344482                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        91495027     62.49%     62.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        13104007      8.95%     71.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8568351      5.85%     77.30% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        13162375      8.99%     86.29% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         4096201      2.80%     89.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2366382      1.62%     90.70% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         2157573      1.47%     92.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1350361      0.92%     93.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        10107267      6.90%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    146407544                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              201200649                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    44727849                       # Number of memory references committed
system.cpu.commit.loads                      28062285                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        4584                       # Number of memory barriers committed
system.cpu.commit.branches                   20806579                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2470067                       # Number of committed floating point instructions.
system.cpu.commit.integer                   198196507                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               2041639                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      2134652      1.06%      1.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    152981825     76.03%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       267686      0.13%     77.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       142996      0.07%     77.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       105110      0.05%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        20062      0.01%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       354750      0.18%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       109018      0.05%     77.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       350255      0.17%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         6127      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           99      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     27651913     13.74%     91.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     15638360      7.77%     99.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       410372      0.20%     99.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1027204      0.51%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    201200649                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      10107267                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     46179348                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         46179348                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     46226901                       # number of overall hits
system.cpu.dcache.overall_hits::total        46226901                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1413512                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1413512                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1416546                       # number of overall misses
system.cpu.dcache.overall_misses::total       1416546                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  35338202468                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35338202468                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  35338202468                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35338202468                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     47592860                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     47592860                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     47643447                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     47643447                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029700                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029700                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029732                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029732                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25000.284729                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25000.284729                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 24946.738382                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24946.738382                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       211949                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          405                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8118                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.108524                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       527706                       # number of writebacks
system.cpu.dcache.writebacks::total            527706                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       490695                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       490695                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       490695                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       490695                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       922817                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       922817                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       924346                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       924346                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21346470977                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21346470977                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21406787977                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21406787977                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019390                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019390                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019401                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019401                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23131.857104                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23131.857104                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23158.847420                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23158.847420                       # average overall mshr miss latency
system.cpu.dcache.replacements                 923378                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     29755431                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        29755431                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1167544                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1167544                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  26094899000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  26094899000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     30922975                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     30922975                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.037757                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037757                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22350.248899                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22350.248899                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       488112                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       488112                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       679432                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       679432                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12412706500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12412706500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.021972                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.021972                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18269.240336                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18269.240336                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16423917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16423917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       245968                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       245968                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9243303468                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9243303468                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014755                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014755                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 37579.292705                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37579.292705                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2583                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2583                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       243385                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       243385                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8933764477                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8933764477                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014600                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014600                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 36706.306786                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36706.306786                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        47553                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         47553                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         3034                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3034                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        50587                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        50587                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.059976                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.059976                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1529                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1529                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     60317000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     60317000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.030225                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.030225                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 39448.659254                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 39448.659254                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  82849587000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.800772                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            47151396                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            923890                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             51.035725                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.800772                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999611                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999611                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          306                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          96210784                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         96210784                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82849587000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 90016424                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              20047189                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  41146612                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1872840                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                2350877                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             11462515                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                533577                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              277845137                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               2313308                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    33884155                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    19577768                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        316193                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         47613                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82849587000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  82849587000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82849587000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           94357568                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      143907560                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    30280102                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           14766394                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      58150808                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 5742978                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         71                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 6900                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         45927                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           64                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         1115                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  23172008                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               1735108                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          155433942                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.862620                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.143454                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                109783765     70.63%     70.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2415254      1.55%     72.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2648280      1.70%     73.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2216898      1.43%     75.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  3088028      1.99%     77.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  3407203      2.19%     79.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3056796      1.97%     81.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  3118862      2.01%     83.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 25698856     16.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            155433942                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.182741                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.868487                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     18869092                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18869092                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     18869092                       # number of overall hits
system.cpu.icache.overall_hits::total        18869092                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4302905                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4302905                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4302905                       # number of overall misses
system.cpu.icache.overall_misses::total       4302905                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  56940332953                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  56940332953                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  56940332953                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  56940332953                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     23171997                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     23171997                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     23171997                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     23171997                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.185694                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.185694                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.185694                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.185694                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13232.997929                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13232.997929                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13232.997929                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13232.997929                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        17444                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1281                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    13.617486                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3918659                       # number of writebacks
system.cpu.icache.writebacks::total           3918659                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       383291                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       383291                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       383291                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       383291                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3919614                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3919614                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3919614                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3919614                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  50192842965                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  50192842965                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  50192842965                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  50192842965                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.169153                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.169153                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.169153                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.169153                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12805.557630                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12805.557630                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12805.557630                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12805.557630                       # average overall mshr miss latency
system.cpu.icache.replacements                3918659                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     18869092                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18869092                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4302905                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4302905                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  56940332953                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  56940332953                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     23171997                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     23171997                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.185694                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.185694                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13232.997929                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13232.997929                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       383291                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       383291                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3919614                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3919614                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  50192842965                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  50192842965                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.169153                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.169153                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12805.557630                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12805.557630                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  82849587000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.621288                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22788705                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3919613                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.814019                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.621288                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999260                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999260                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          293                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          211                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          50263607                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         50263607                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82849587000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    23180206                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        413891                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82849587000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  82849587000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82849587000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2824055                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 8517004                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                22377                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               28258                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                4631734                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                62508                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   6029                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  82849587000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                2350877                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 91496512                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                12059973                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4049                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  41397457                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               8125074                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              272432134                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                115905                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 675461                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 394347                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                6779505                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             240                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           290085773                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   672404056                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                425950321                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   3993015                       # Number of floating rename lookups
system.cpu.rename.committedMaps             214580217                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 75505525                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     111                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  82                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4989042                       # count of insts added to the skid buffer
system.cpu.rob.reads                        397540551                       # The number of ROB reads
system.cpu.rob.writes                       531915216                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  201200649                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3877691                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               770373                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4648064                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3877691                       # number of overall hits
system.l2.overall_hits::.cpu.data              770373                       # number of overall hits
system.l2.overall_hits::total                 4648064                       # number of overall hits
system.l2.demand_misses::.cpu.inst              41178                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             153517                       # number of demand (read+write) misses
system.l2.demand_misses::total                 194695                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             41178                       # number of overall misses
system.l2.overall_misses::.cpu.data            153517                       # number of overall misses
system.l2.overall_misses::total                194695                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   3218893500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11719924500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14938818000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   3218893500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11719924500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14938818000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3918869                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           923890                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4842759                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3918869                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          923890                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4842759                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.010508                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.166164                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.040203                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.010508                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.166164                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.040203                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78170.224392                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76342.844766                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76729.335628                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78170.224392                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76342.844766                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76729.335628                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              107858                       # number of writebacks
system.l2.writebacks::total                    107858                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  18                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 18                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         41160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        153517                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            194677                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        41160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       153517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           194677                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   2798618750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10158660250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12957279000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   2798618750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10158660250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12957279000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.010503                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.166164                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.040200                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.010503                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.166164                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.040200                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67993.652818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66172.868477                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66557.831690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67993.652818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66172.868477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66557.831690                       # average overall mshr miss latency
system.l2.replacements                         188487                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       527706                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           527706                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       527706                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       527706                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3916291                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3916291                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3916291                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3916291                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          599                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           599                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              454                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  454                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data          458                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              458                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.008734                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.008734                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        53000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        53000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.008734                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.008734                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13250                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            149790                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                149790                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           93643                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               93643                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   6903029000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6903029000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        243433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            243433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.384677                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.384677                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 73716.444369                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73716.444369                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        93643                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          93643                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   5949284000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5949284000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.384677                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.384677                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 63531.539998                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63531.539998                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3877691                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3877691                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        41178                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            41178                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   3218893500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3218893500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3918869                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3918869                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.010508                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010508                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78170.224392                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78170.224392                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        41160                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        41160                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2798618750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2798618750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.010503                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010503                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67993.652818                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67993.652818                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        620583                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            620583                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        59874                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           59874                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4816895500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4816895500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       680457                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        680457                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.087991                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.087991                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80450.537796                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80450.537796                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        59874                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        59874                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4209376250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4209376250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.087991                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.087991                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70303.909042                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70303.909042                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  82849587000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8174.080879                       # Cycle average of tags in use
system.l2.tags.total_refs                     9679951                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    196679                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     49.217003                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     189.640249                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3126.964748                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4857.475882                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023149                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.381710                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.592954                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997813                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1148                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3647                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3283                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  77641255                       # Number of tag accesses
system.l2.tags.data_accesses                 77641255                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82849587000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    107858.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     41159.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    153148.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000577546250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6364                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6364                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              508614                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             101569                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      194677                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     107858                       # Number of write requests accepted
system.mem_ctrls.readBursts                    194677                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   107858                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    370                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.72                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                194677                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               107858                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  163351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6364                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.530641                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.419243                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     95.742030                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6362     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6364                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.944375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.912630                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.043627                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3418     53.71%     53.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               84      1.32%     55.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2684     42.17%     97.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              159      2.50%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               16      0.25%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6364                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   23680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12459328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6902912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    150.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     83.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   82847834000                       # Total gap between requests
system.mem_ctrls.avgGap                     273845.45                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      2634176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      9801472                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6901376                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 31794678.710951209068                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 118304415.929073974490                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 83300065.213360682130                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        41160                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       153517                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       107858                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   1440299500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5095997750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1964101605000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34992.70                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33195.01                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18210068.84                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      2634240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      9825088                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12459328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      2634240                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      2634240                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6902912                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6902912                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        41160                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       153517                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         194677                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       107858                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        107858                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     31795451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    118589463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        150384914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     31795451                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     31795451                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     83318605                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        83318605                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     83318605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     31795451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    118589463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       233703519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               194307                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              107834                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12893                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11542                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11914                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11801                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11295                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        11939                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12589                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        14910                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13630                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11538                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        11278                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11545                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        10361                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        10811                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12996                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13265                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6868                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6858                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6167                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6671                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6123                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6578                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6457                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7407                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7570                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         7155                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6401                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6493                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6155                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6481                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7718                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2893041000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             971535000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6536297250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14889.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33639.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              109643                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              55945                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            56.43                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.88                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       136552                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   141.608764                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   104.035388                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   161.737662                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        78797     57.70%     57.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        38779     28.40%     86.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        10114      7.41%     93.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3493      2.56%     96.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1499      1.10%     97.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          814      0.60%     97.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          507      0.37%     98.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          340      0.25%     98.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2209      1.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       136552                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12435648                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6901376                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              150.099095                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               83.300065                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.82                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               54.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  82849587000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       492295860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       261661455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      706024620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     277333380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6539769600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  27920983170                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   8301834720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   44499902805                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   537.116773                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  21313730250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2766400000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  58769456750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       482692560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       256553385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      681327360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     285560100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6539769600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  27908503590                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   8312343840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   44466750435                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   536.716622                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  21337407750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2766400000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  58745779250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  82849587000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             101034                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       107858                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78621                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq             93643                       # Transaction distribution
system.membus.trans_dist::ReadExResp            93643                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        101034                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       575837                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       575837                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 575837                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     19362240                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     19362240                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                19362240                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            194681                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  194681    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              194681                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  82849587000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           203148000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          243346250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4600070                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       635564                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3918659                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          476301                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             458                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            458                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           243433                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          243433                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3919614                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       680457                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     11757141                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2772074                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              14529215                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    501601728                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     92902144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              594503872                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          189232                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6950592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5032449                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011279                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.105806                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4975795     98.87%     98.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  56546      1.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    108      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5032449                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  82849587000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         9289364500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5881188954                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1387092439                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
