$date
	Sun Oct 23 00:46:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#900471
b1 !
1"
#900474
b1 &
b1 %
1$
#900475
0"
#900478
1#
#900482
b0 &
b0 %
0#
0$
#1812782
b11000 &
b11000 %
1$
b11000 !
1"
#1812783
0"
#1812786
b1100 &
b1100 %
#1812790
b110 &
b110 %
#1812794
b11 &
b11 %
#1812798
b1010 &
b1010 %
#1812802
b101 &
b101 %
#1812806
b10000 &
b10000 %
#1812810
b1000 &
b1000 %
#1812814
b100 &
b100 %
#1812818
b10 &
b10 %
#1812822
b1 &
1#
b1 %
#1812826
b0 &
b0 %
0#
0$
#2876239
b10011 !
1"
#2876242
b10011 &
b10011 %
1$
#2876243
0"
#2876246
b111010 &
b111010 %
#2876250
b11101 &
b11101 %
#2876254
b1011000 &
b1011000 %
#2876258
b101100 &
b101100 %
#2876262
b10110 &
b10110 %
#2876266
b1011 &
b1011 %
#2876270
b100010 &
b100010 %
#2876274
b10001 &
b10001 %
#2876278
b110100 &
b110100 %
#2876282
b11010 &
b11010 %
#2876286
b1101 &
b1101 %
#2876290
b101000 &
b101000 %
#2876294
b10100 &
b10100 %
#2876298
b1010 &
b1010 %
#2876302
b101 &
b101 %
#2876306
b10000 &
b10000 %
#2876310
b1000 &
b1000 %
#2876314
b100 &
b100 %
#2876318
b10 &
b10 %
#2876322
b1 &
b1 %
1#
#2876326
b0 &
0#
b0 %
0$
#4500012
