<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z010clg400-1" LaunchTime="1555440830">
  <File Type="PA-TCL" Name="RV32I_pipelined_wrapper.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="RV32I_pipelined_wrapper_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="RV32I_pipelined_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="RV32I_pipelined_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="RV32I_pipelined_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="RV32I_pipelined_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="RV32I_pipelined_wrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="RV32I_pipelined_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="RV32I_pipelined_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/ALU.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/ALU.vhd"/>
        <Attr Name="ImportTime" Val="1553977125"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/Descrambler.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/Descrambler.vhd"/>
        <Attr Name="ImportTime" Val="1553861449"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/RV32I.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../RV32I.vhd"/>
        <Attr Name="ImportTime" Val="1554080564"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/alu_signals.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/brach_logic.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/brach_logic.vhd"/>
        <Attr Name="ImportTime" Val="1553861450"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/clock_div.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/clock_div.vhd"/>
        <Attr Name="ImportTime" Val="1553861450"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/hazard_count.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/hazard_count.vhd"/>
        <Attr Name="ImportTime" Val="1553861450"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/hazard_logic.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/hazard_logic.vhd"/>
        <Attr Name="ImportTime" Val="1553861450"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/instruction_clear.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/instruction_clear.vhd"/>
        <Attr Name="ImportTime" Val="1553861450"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/mux_output.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/mux_output.vhd"/>
        <Attr Name="ImportTime" Val="1553861450"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/mux_reg_descr_alu.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/mux_reg_descr_alu.vhd"/>
        <Attr Name="ImportTime" Val="1553861450"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/mux_reg_pc_alu.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/mux_reg_pc_alu.vhd"/>
        <Attr Name="ImportTime" Val="1553861450"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/mux_reg_write.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/mux_reg_write.vhd"/>
        <Attr Name="ImportTime" Val="1553861450"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/pc_logic.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/pc_logic.vhd"/>
        <Attr Name="ImportTime" Val="1553861450"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/pc_shift_down.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/post_memory_logic.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/post_memory_logic.vhd"/>
        <Attr Name="ImportTime" Val="1553861450"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/pre_memory_logic.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/pre_memory_logic.vhd"/>
        <Attr Name="ImportTime" Val="1553861450"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/program_counter.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/program_counter.vhd"/>
        <Attr Name="ImportTime" Val="1553861450"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/registers.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/registers.vhd"/>
        <Attr Name="ImportTime" Val="1553861450"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/stage_DE.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/stage_DE.vhd"/>
        <Attr Name="ImportTime" Val="1553861450"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/stage_EM.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/stage_EM.vhd"/>
        <Attr Name="ImportTime" Val="1553861450"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/stage_FD.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/stage_FD.vhd"/>
        <Attr Name="ImportTime" Val="1553861450"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/stage_MW.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/rv32i/rv32i.srcs/sources_1/imports/RISC-V-Processor/stage_MW.vhd"/>
        <Attr Name="ImportTime" Val="1553861450"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Capstone/fontROM.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="D:/Google_Drive/2018/Fall 2018/Embedded Systems/Embedded_Systems/embedded_systems_lab4/embedded_lab4.srcs/sources_1/imports/Capstone/fontROM.vhd"/>
        <Attr Name="ImportTime" Val="1554247070"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/pixel_pusher.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="D:/Google_Drive/2018/Fall 2018/Embedded Systems/Embedded_Systems/embedded_systems_lab4/embedded_lab4.srcs/sources_1/new/pixel_pusher.vhd"/>
        <Attr Name="ImportTime" Val="1554260094"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/select_pix.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="D:/Google_Drive/2018/Fall 2018/Embedded Systems/Embedded_Systems/embedded_systems_lab4/embedded_lab4.srcs/sources_1/new/select_pix.vhd"/>
        <Attr Name="ImportTime" Val="1554260140"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/vga_ctrl.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="D:/Google_Drive/2018/Fall 2018/Embedded Systems/Embedded_Systems/embedded_systems_lab4/embedded_lab4.srcs/sources_1/new/vga_ctrl.vhd"/>
        <Attr Name="ImportTime" Val="1554259944"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/terminal_tld.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="D:/Google_Drive/2018/Fall 2018/Embedded Systems/Embedded_Systems/embedded_systems_lab4/embedded_lab4.srcs/sources_1/new/terminal_tld.vhd"/>
        <Attr Name="ImportTime" Val="1554260233"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/debounce.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../PycharmProjects/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/debounce.vhd"/>
        <Attr Name="ImportTime" Val="1553861450"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/input_handler.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/RV32I_pipelined/RV32I_pipelined.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/RV32I_pipelined/hdl/RV32I_pipelined_wrapper.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Dumps/addTest_Dump.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Dumps_and_Assembly/Dumps/addTest_Dump.coe"/>
        <Attr Name="ImportTime" Val="1553461696"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Dumps/FPGA_Critical_Dump.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Dumps_and_Assembly/Dumps/FPGA_Critical_Dump.coe"/>
        <Attr Name="ImportTime" Val="1553461700"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Dumps/FPGA_RISC_V_Tests_Dump.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Dumps_and_Assembly/Dumps/FPGA_RISC_V_Tests_Dump.coe"/>
        <Attr Name="ImportTime" Val="1553461705"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../Dumps_and_Assembly/Dumps/FPGA_RISC_V_Tests_Dump.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Dumps/terminal_test_for_simulator.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Dumps_and_Assembly/Dumps/terminal_test_for_simulator.coe"/>
        <Attr Name="ImportTime" Val="1554087875"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../Dumps_and_Assembly/Dumps/terminal_test_for_simulator.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Dumps/terminalDemo_2019_Wide_Delay.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Dumps_and_Assembly/Dumps/terminalDemo_2019_Wide_Delay.coe"/>
        <Attr Name="ImportTime" Val="1554903902"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Dumps/terminalDemo_2019_Wide_NoDelay.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Dumps_and_Assembly/Dumps/terminalDemo_2019_Wide_NoDelay.coe"/>
        <Attr Name="ImportTime" Val="1554903902"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../Dumps_and_Assembly/Dumps/addTest_Dump.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../Dumps_and_Assembly/Dumps/inputtest.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="RV32I_pipelined_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/new/ZYBO_MASTER.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../old vhdl/rv32i/rv32i.srcs/constrs_1/new/ZYBO_MASTER.xdc"/>
        <Attr Name="ImportTime" Val="1553991823"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="RV32I_pipelined_mux_output_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RV32I_pipelined_instruction_clear_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RV32I_pipelined_mux_reg_pc_alu_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RV32I_pipelined_Descrambler_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RV32I_pipelined_hazard_logic_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RV32I_pipelined_input_handler_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RV32I_pipelined_brach_logic_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RV32I_pipelined_pc_shift_down_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RV32I_pipelined_clk_wiz_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RV32I_pipelined_mux_reg_descr_alu_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RV32I_pipelined_ALU_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RV32I_pipelined_hazard_count_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RV32I_pipelined_program_counter_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RV32I_pipelined_pc_logic_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RV32I_pipelined_stage_MW_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RV32I_pipelined_terminal_tld_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RV32I_pipelined_stage_EM_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RV32I_pipelined_mux_reg_write_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RV32I_pipelined_stage_DE_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RV32I_pipelined_stage_FD_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RV32I_pipelined_RV32I_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RV32I_pipelined_alu_signals_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RV32I_pipelined_clock_div_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RV32I_pipelined_clock_div_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RV32I_pipelined_post_memory_logic_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RV32I_pipelined_blk_mem_gen_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RV32I_pipelined_pre_memory_logic_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RV32I_pipelined_blk_mem_gen_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="RV32I_pipelined_registers_0_0"/>
</GenRun>
