verilog xil_defaultlib --include "/home/test/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../camera.gen/sources_1/bd/sensor_bd/ipshared/e2ba/hdl/verilog" --include "../../../../camera.gen/sources_1/bd/sensor_bd/ipshared/a29c/hdl/verilog" --include "../../../../camera.gen/sources_1/bd/sensor_bd/ipshared/ae90/hdl/verilog" --include "../../../../camera.gen/sources_1/bd/sensor_bd/ipshared/0e59/hdl/verilog" \
"../../../bd/sensor_bd/ip/sensor_bd_gmax0505_streamer_0_0/sim/sensor_bd_gmax0505_streamer_0_0.v" \
"../../../bd/sensor_bd/ip/sensor_bd_xlslice_0_0/sim/sensor_bd_xlslice_0_0.v" \
"../../../bd/sensor_bd/ip/sensor_bd_xlslice_1_0/sim/sensor_bd_xlslice_1_0.v" \
"../../../bd/sensor_bd/ip/sensor_bd_ila_0_0/sim/sensor_bd_ila_0_0.v" \
"../../../bd/sensor_bd/ip/sensor_bd_selectio_wiz_0_1/sensor_bd_selectio_wiz_0_1_selectio_wiz.v" \
"../../../bd/sensor_bd/ip/sensor_bd_selectio_wiz_0_1/sensor_bd_selectio_wiz_0_1.v" \
"../../../bd/sensor_bd/ip/sensor_bd_bit_slip_width_adapt_0_1/sim/sensor_bd_bit_slip_width_adapt_0_1.v" \
"../../../bd/sensor_bd/ip/sensor_bd_preserver_0_0/sim/sensor_bd_preserver_0_0.v" \
"../../../bd/sensor_bd/ip/sensor_bd_xlslice_2_1/sim/sensor_bd_xlslice_2_1.v" \
"../../../bd/sensor_bd/sim/sensor_bd.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
