// Copyright (C) 1991-2005 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic       
// functions, and any output files any of the foregoing           
// (including device programming or simulation files), and any    
// associated documentation or information are expressly subject  
// to the terms and conditions of the Altera Program License      
// Subscription Agreement, Altera MegaCore Function License       
// Agreement, or other applicable license agreement, including,   
// without limitation, that your use is for the sole purpose of   
// programming logic devices manufactured by Altera and sold by   
// Altera or its authorized distributors.  Please refer to the    
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 5.0 Build 148 04/26/2005 SJ Full Version"

// DATE "05/14/2020 23:47:04"

// 
// Device: Altera EP1S10F484C5 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module 	determinant (
	clock,
	ewr,
	in9,
	in7,
	in3,
	in1,
	in5,
	in2,
	in6,
	in4,
	in8,
	result,
	temp1,
	temp2,
	temp3,
	temp4,
	temp5,
	temp6);
input 	clock;
input 	ewr;
input 	[15:0] in9;
input 	[15:0] in7;
input 	[15:0] in3;
input 	[15:0] in1;
input 	[15:0] in5;
input 	[15:0] in2;
input 	[15:0] in6;
input 	[15:0] in4;
input 	[15:0] in8;
output 	[15:0] result;
output 	[15:0] temp1;
output 	[15:0] temp2;
output 	[15:0] temp3;
output 	[15:0] temp4;
output 	[15:0] temp5;
output 	[15:0] temp6;

wire gnd = 1'b0;
wire vcc = 1'b1;

tri1 devclrn;
tri1 devpor;
tri0 devoe;
// synopsys translate_off
initial $sdf_annotate("determinant_v.sdo");
// synopsys translate_on

wire \comb_4|mult_rtl_3|auto_generated|result[16] ;
wire \comb_4|mult_rtl_3|auto_generated|result[17] ;
wire \comb_4|mult_rtl_3|auto_generated|result[18] ;
wire \comb_4|mult_rtl_3|auto_generated|result[19] ;
wire \comb_4|mult_rtl_3|auto_generated|result[20] ;
wire \comb_4|mult_rtl_3|auto_generated|result[21] ;
wire \comb_4|mult_rtl_3|auto_generated|result[22] ;
wire \comb_4|mult_rtl_3|auto_generated|result[23] ;
wire \comb_4|mult_rtl_3|auto_generated|result[24] ;
wire \comb_4|mult_rtl_3|auto_generated|result[25] ;
wire \comb_4|mult_rtl_3|auto_generated|result[26] ;
wire \comb_4|mult_rtl_3|auto_generated|result[27] ;
wire \comb_4|mult_rtl_3|auto_generated|result[28] ;
wire \comb_4|mult_rtl_3|auto_generated|result[29] ;
wire \comb_4|mult_rtl_3|auto_generated|result[30] ;
wire \comb_4|mult_rtl_3|auto_generated|result[31] ;
wire \comb_4|mult_rtl_3|auto_generated|mac_out1~0 ;
wire \comb_4|mult_rtl_3|auto_generated|mac_out1~1 ;
wire \comb_4|mult_rtl_3|auto_generated|mac_out1~2 ;
wire \comb_4|mult_rtl_3|auto_generated|mac_out1~3 ;
wire \comb_5|mult_rtl_4|auto_generated|result[16] ;
wire \comb_5|mult_rtl_4|auto_generated|result[17] ;
wire \comb_5|mult_rtl_4|auto_generated|result[18] ;
wire \comb_5|mult_rtl_4|auto_generated|result[19] ;
wire \comb_5|mult_rtl_4|auto_generated|result[20] ;
wire \comb_5|mult_rtl_4|auto_generated|result[21] ;
wire \comb_5|mult_rtl_4|auto_generated|result[22] ;
wire \comb_5|mult_rtl_4|auto_generated|result[23] ;
wire \comb_5|mult_rtl_4|auto_generated|result[24] ;
wire \comb_5|mult_rtl_4|auto_generated|result[25] ;
wire \comb_5|mult_rtl_4|auto_generated|result[26] ;
wire \comb_5|mult_rtl_4|auto_generated|result[27] ;
wire \comb_5|mult_rtl_4|auto_generated|result[28] ;
wire \comb_5|mult_rtl_4|auto_generated|result[29] ;
wire \comb_5|mult_rtl_4|auto_generated|result[30] ;
wire \comb_5|mult_rtl_4|auto_generated|result[31] ;
wire \comb_5|mult_rtl_4|auto_generated|mac_out1~0 ;
wire \comb_5|mult_rtl_4|auto_generated|mac_out1~1 ;
wire \comb_5|mult_rtl_4|auto_generated|mac_out1~2 ;
wire \comb_5|mult_rtl_4|auto_generated|mac_out1~3 ;
wire \comb_6|mult_rtl_6|auto_generated|result[16] ;
wire \comb_6|mult_rtl_6|auto_generated|result[17] ;
wire \comb_6|mult_rtl_6|auto_generated|result[18] ;
wire \comb_6|mult_rtl_6|auto_generated|result[19] ;
wire \comb_6|mult_rtl_6|auto_generated|result[20] ;
wire \comb_6|mult_rtl_6|auto_generated|result[21] ;
wire \comb_6|mult_rtl_6|auto_generated|result[22] ;
wire \comb_6|mult_rtl_6|auto_generated|result[23] ;
wire \comb_6|mult_rtl_6|auto_generated|result[24] ;
wire \comb_6|mult_rtl_6|auto_generated|result[25] ;
wire \comb_6|mult_rtl_6|auto_generated|result[26] ;
wire \comb_6|mult_rtl_6|auto_generated|result[27] ;
wire \comb_6|mult_rtl_6|auto_generated|result[28] ;
wire \comb_6|mult_rtl_6|auto_generated|result[29] ;
wire \comb_6|mult_rtl_6|auto_generated|result[30] ;
wire \comb_6|mult_rtl_6|auto_generated|result[31] ;
wire \comb_6|mult_rtl_6|auto_generated|mac_out1~0 ;
wire \comb_6|mult_rtl_6|auto_generated|mac_out1~1 ;
wire \comb_6|mult_rtl_6|auto_generated|mac_out1~2 ;
wire \comb_6|mult_rtl_6|auto_generated|mac_out1~3 ;
wire \comb_7|mult_rtl_8|auto_generated|result[16] ;
wire \comb_7|mult_rtl_8|auto_generated|result[17] ;
wire \comb_7|mult_rtl_8|auto_generated|result[18] ;
wire \comb_7|mult_rtl_8|auto_generated|result[19] ;
wire \comb_7|mult_rtl_8|auto_generated|result[20] ;
wire \comb_7|mult_rtl_8|auto_generated|result[21] ;
wire \comb_7|mult_rtl_8|auto_generated|result[22] ;
wire \comb_7|mult_rtl_8|auto_generated|result[23] ;
wire \comb_7|mult_rtl_8|auto_generated|result[24] ;
wire \comb_7|mult_rtl_8|auto_generated|result[25] ;
wire \comb_7|mult_rtl_8|auto_generated|result[26] ;
wire \comb_7|mult_rtl_8|auto_generated|result[27] ;
wire \comb_7|mult_rtl_8|auto_generated|result[28] ;
wire \comb_7|mult_rtl_8|auto_generated|result[29] ;
wire \comb_7|mult_rtl_8|auto_generated|result[30] ;
wire \comb_7|mult_rtl_8|auto_generated|result[31] ;
wire \comb_7|mult_rtl_8|auto_generated|mac_out1~0 ;
wire \comb_7|mult_rtl_8|auto_generated|mac_out1~1 ;
wire \comb_7|mult_rtl_8|auto_generated|mac_out1~2 ;
wire \comb_7|mult_rtl_8|auto_generated|mac_out1~3 ;
wire \comb_8|mult_rtl_10|auto_generated|result[16] ;
wire \comb_8|mult_rtl_10|auto_generated|result[17] ;
wire \comb_8|mult_rtl_10|auto_generated|result[18] ;
wire \comb_8|mult_rtl_10|auto_generated|result[19] ;
wire \comb_8|mult_rtl_10|auto_generated|result[20] ;
wire \comb_8|mult_rtl_10|auto_generated|result[21] ;
wire \comb_8|mult_rtl_10|auto_generated|result[22] ;
wire \comb_8|mult_rtl_10|auto_generated|result[23] ;
wire \comb_8|mult_rtl_10|auto_generated|result[24] ;
wire \comb_8|mult_rtl_10|auto_generated|result[25] ;
wire \comb_8|mult_rtl_10|auto_generated|result[26] ;
wire \comb_8|mult_rtl_10|auto_generated|result[27] ;
wire \comb_8|mult_rtl_10|auto_generated|result[28] ;
wire \comb_8|mult_rtl_10|auto_generated|result[29] ;
wire \comb_8|mult_rtl_10|auto_generated|result[30] ;
wire \comb_8|mult_rtl_10|auto_generated|result[31] ;
wire \comb_8|mult_rtl_10|auto_generated|mac_out1~0 ;
wire \comb_8|mult_rtl_10|auto_generated|mac_out1~1 ;
wire \comb_8|mult_rtl_10|auto_generated|mac_out1~2 ;
wire \comb_8|mult_rtl_10|auto_generated|mac_out1~3 ;
wire \comb_9|mult_rtl_12|auto_generated|result[16] ;
wire \comb_9|mult_rtl_12|auto_generated|result[17] ;
wire \comb_9|mult_rtl_12|auto_generated|result[18] ;
wire \comb_9|mult_rtl_12|auto_generated|result[19] ;
wire \comb_9|mult_rtl_12|auto_generated|result[20] ;
wire \comb_9|mult_rtl_12|auto_generated|result[21] ;
wire \comb_9|mult_rtl_12|auto_generated|result[22] ;
wire \comb_9|mult_rtl_12|auto_generated|result[23] ;
wire \comb_9|mult_rtl_12|auto_generated|result[24] ;
wire \comb_9|mult_rtl_12|auto_generated|result[25] ;
wire \comb_9|mult_rtl_12|auto_generated|result[26] ;
wire \comb_9|mult_rtl_12|auto_generated|result[27] ;
wire \comb_9|mult_rtl_12|auto_generated|result[28] ;
wire \comb_9|mult_rtl_12|auto_generated|result[29] ;
wire \comb_9|mult_rtl_12|auto_generated|result[30] ;
wire \comb_9|mult_rtl_12|auto_generated|result[31] ;
wire \comb_9|mult_rtl_12|auto_generated|mac_out1~0 ;
wire \comb_9|mult_rtl_12|auto_generated|mac_out1~1 ;
wire \comb_9|mult_rtl_12|auto_generated|mac_out1~2 ;
wire \comb_9|mult_rtl_12|auto_generated|mac_out1~3 ;
wire \comb_4|mult_rtl_2|auto_generated|result[16] ;
wire \comb_4|mult_rtl_2|auto_generated|result[17] ;
wire \comb_4|mult_rtl_2|auto_generated|result[18] ;
wire \comb_4|mult_rtl_2|auto_generated|result[19] ;
wire \comb_4|mult_rtl_2|auto_generated|result[20] ;
wire \comb_4|mult_rtl_2|auto_generated|result[21] ;
wire \comb_4|mult_rtl_2|auto_generated|result[22] ;
wire \comb_4|mult_rtl_2|auto_generated|result[23] ;
wire \comb_4|mult_rtl_2|auto_generated|result[24] ;
wire \comb_4|mult_rtl_2|auto_generated|result[25] ;
wire \comb_4|mult_rtl_2|auto_generated|result[26] ;
wire \comb_4|mult_rtl_2|auto_generated|result[27] ;
wire \comb_4|mult_rtl_2|auto_generated|result[28] ;
wire \comb_4|mult_rtl_2|auto_generated|result[29] ;
wire \comb_4|mult_rtl_2|auto_generated|result[30] ;
wire \comb_4|mult_rtl_2|auto_generated|result[31] ;
wire \comb_4|mult_rtl_2|auto_generated|mac_out1~0 ;
wire \comb_4|mult_rtl_2|auto_generated|mac_out1~1 ;
wire \comb_4|mult_rtl_2|auto_generated|mac_out1~2 ;
wire \comb_4|mult_rtl_2|auto_generated|mac_out1~3 ;
wire \comb_5|mult_rtl_1|auto_generated|result[16] ;
wire \comb_5|mult_rtl_1|auto_generated|result[17] ;
wire \comb_5|mult_rtl_1|auto_generated|result[18] ;
wire \comb_5|mult_rtl_1|auto_generated|result[19] ;
wire \comb_5|mult_rtl_1|auto_generated|result[20] ;
wire \comb_5|mult_rtl_1|auto_generated|result[21] ;
wire \comb_5|mult_rtl_1|auto_generated|result[22] ;
wire \comb_5|mult_rtl_1|auto_generated|result[23] ;
wire \comb_5|mult_rtl_1|auto_generated|result[24] ;
wire \comb_5|mult_rtl_1|auto_generated|result[25] ;
wire \comb_5|mult_rtl_1|auto_generated|result[26] ;
wire \comb_5|mult_rtl_1|auto_generated|result[27] ;
wire \comb_5|mult_rtl_1|auto_generated|result[28] ;
wire \comb_5|mult_rtl_1|auto_generated|result[29] ;
wire \comb_5|mult_rtl_1|auto_generated|result[30] ;
wire \comb_5|mult_rtl_1|auto_generated|result[31] ;
wire \comb_5|mult_rtl_1|auto_generated|mac_out1~0 ;
wire \comb_5|mult_rtl_1|auto_generated|mac_out1~1 ;
wire \comb_5|mult_rtl_1|auto_generated|mac_out1~2 ;
wire \comb_5|mult_rtl_1|auto_generated|mac_out1~3 ;
wire \comb_6|mult_rtl_5|auto_generated|result[16] ;
wire \comb_6|mult_rtl_5|auto_generated|result[17] ;
wire \comb_6|mult_rtl_5|auto_generated|result[18] ;
wire \comb_6|mult_rtl_5|auto_generated|result[19] ;
wire \comb_6|mult_rtl_5|auto_generated|result[20] ;
wire \comb_6|mult_rtl_5|auto_generated|result[21] ;
wire \comb_6|mult_rtl_5|auto_generated|result[22] ;
wire \comb_6|mult_rtl_5|auto_generated|result[23] ;
wire \comb_6|mult_rtl_5|auto_generated|result[24] ;
wire \comb_6|mult_rtl_5|auto_generated|result[25] ;
wire \comb_6|mult_rtl_5|auto_generated|result[26] ;
wire \comb_6|mult_rtl_5|auto_generated|result[27] ;
wire \comb_6|mult_rtl_5|auto_generated|result[28] ;
wire \comb_6|mult_rtl_5|auto_generated|result[29] ;
wire \comb_6|mult_rtl_5|auto_generated|result[30] ;
wire \comb_6|mult_rtl_5|auto_generated|result[31] ;
wire \comb_6|mult_rtl_5|auto_generated|mac_out1~0 ;
wire \comb_6|mult_rtl_5|auto_generated|mac_out1~1 ;
wire \comb_6|mult_rtl_5|auto_generated|mac_out1~2 ;
wire \comb_6|mult_rtl_5|auto_generated|mac_out1~3 ;
wire \comb_7|mult_rtl_7|auto_generated|result[16] ;
wire \comb_7|mult_rtl_7|auto_generated|result[17] ;
wire \comb_7|mult_rtl_7|auto_generated|result[18] ;
wire \comb_7|mult_rtl_7|auto_generated|result[19] ;
wire \comb_7|mult_rtl_7|auto_generated|result[20] ;
wire \comb_7|mult_rtl_7|auto_generated|result[21] ;
wire \comb_7|mult_rtl_7|auto_generated|result[22] ;
wire \comb_7|mult_rtl_7|auto_generated|result[23] ;
wire \comb_7|mult_rtl_7|auto_generated|result[24] ;
wire \comb_7|mult_rtl_7|auto_generated|result[25] ;
wire \comb_7|mult_rtl_7|auto_generated|result[26] ;
wire \comb_7|mult_rtl_7|auto_generated|result[27] ;
wire \comb_7|mult_rtl_7|auto_generated|result[28] ;
wire \comb_7|mult_rtl_7|auto_generated|result[29] ;
wire \comb_7|mult_rtl_7|auto_generated|result[30] ;
wire \comb_7|mult_rtl_7|auto_generated|result[31] ;
wire \comb_7|mult_rtl_7|auto_generated|mac_out1~0 ;
wire \comb_7|mult_rtl_7|auto_generated|mac_out1~1 ;
wire \comb_7|mult_rtl_7|auto_generated|mac_out1~2 ;
wire \comb_7|mult_rtl_7|auto_generated|mac_out1~3 ;
wire \comb_8|mult_rtl_9|auto_generated|result[16] ;
wire \comb_8|mult_rtl_9|auto_generated|result[17] ;
wire \comb_8|mult_rtl_9|auto_generated|result[18] ;
wire \comb_8|mult_rtl_9|auto_generated|result[19] ;
wire \comb_8|mult_rtl_9|auto_generated|result[20] ;
wire \comb_8|mult_rtl_9|auto_generated|result[21] ;
wire \comb_8|mult_rtl_9|auto_generated|result[22] ;
wire \comb_8|mult_rtl_9|auto_generated|result[23] ;
wire \comb_8|mult_rtl_9|auto_generated|result[24] ;
wire \comb_8|mult_rtl_9|auto_generated|result[25] ;
wire \comb_8|mult_rtl_9|auto_generated|result[26] ;
wire \comb_8|mult_rtl_9|auto_generated|result[27] ;
wire \comb_8|mult_rtl_9|auto_generated|result[28] ;
wire \comb_8|mult_rtl_9|auto_generated|result[29] ;
wire \comb_8|mult_rtl_9|auto_generated|result[30] ;
wire \comb_8|mult_rtl_9|auto_generated|result[31] ;
wire \comb_8|mult_rtl_9|auto_generated|mac_out1~0 ;
wire \comb_8|mult_rtl_9|auto_generated|mac_out1~1 ;
wire \comb_8|mult_rtl_9|auto_generated|mac_out1~2 ;
wire \comb_8|mult_rtl_9|auto_generated|mac_out1~3 ;
wire \comb_9|mult_rtl_11|auto_generated|result[16] ;
wire \comb_9|mult_rtl_11|auto_generated|result[17] ;
wire \comb_9|mult_rtl_11|auto_generated|result[18] ;
wire \comb_9|mult_rtl_11|auto_generated|result[19] ;
wire \comb_9|mult_rtl_11|auto_generated|result[20] ;
wire \comb_9|mult_rtl_11|auto_generated|result[21] ;
wire \comb_9|mult_rtl_11|auto_generated|result[22] ;
wire \comb_9|mult_rtl_11|auto_generated|result[23] ;
wire \comb_9|mult_rtl_11|auto_generated|result[24] ;
wire \comb_9|mult_rtl_11|auto_generated|result[25] ;
wire \comb_9|mult_rtl_11|auto_generated|result[26] ;
wire \comb_9|mult_rtl_11|auto_generated|result[27] ;
wire \comb_9|mult_rtl_11|auto_generated|result[28] ;
wire \comb_9|mult_rtl_11|auto_generated|result[29] ;
wire \comb_9|mult_rtl_11|auto_generated|result[30] ;
wire \comb_9|mult_rtl_11|auto_generated|result[31] ;
wire \comb_9|mult_rtl_11|auto_generated|mac_out1~0 ;
wire \comb_9|mult_rtl_11|auto_generated|mac_out1~1 ;
wire \comb_9|mult_rtl_11|auto_generated|mac_out1~2 ;
wire \comb_9|mult_rtl_11|auto_generated|mac_out1~3 ;
wire \add_rtl_0|auto_generated|mac_out3~DATAOUT16 ;
wire \add_rtl_0|auto_generated|mac_out3~DATAOUT17 ;
wire \add_rtl_0|auto_generated|mac_out3~DATAOUT18 ;
wire \add_rtl_0|auto_generated|mac_out3~DATAOUT19 ;
wire \add_rtl_0|auto_generated|mac_out3~DATAOUT20 ;
wire \add_rtl_0|auto_generated|mac_out3~DATAOUT21 ;
wire \add_rtl_0|auto_generated|mac_out3~DATAOUT22 ;
wire \add_rtl_0|auto_generated|mac_out3~DATAOUT23 ;
wire \add_rtl_0|auto_generated|mac_out3~DATAOUT24 ;
wire \add_rtl_0|auto_generated|mac_out3~DATAOUT25 ;
wire \add_rtl_0|auto_generated|mac_out3~DATAOUT26 ;
wire \add_rtl_0|auto_generated|mac_out3~DATAOUT27 ;
wire \add_rtl_0|auto_generated|mac_out3~DATAOUT28 ;
wire \add_rtl_0|auto_generated|mac_out3~DATAOUT29 ;
wire \add_rtl_0|auto_generated|mac_out3~DATAOUT30 ;
wire \add_rtl_0|auto_generated|mac_out3~DATAOUT31 ;
wire \add_rtl_0|auto_generated|mac_out3~DATAOUT32 ;
wire \add_rtl_0|auto_generated|mac_out3~0 ;
wire \add_rtl_0|auto_generated|mac_out3~1 ;
wire \add_rtl_0|auto_generated|mac_out3~2 ;
wire \add_rtl_0|auto_generated|mac_out3~3 ;
wire \clock~combout ;
wire \ewr~combout ;
wire \in6[0]~combout ;
wire \arr[6][0] ;
wire \in6[1]~combout ;
wire \arr[6][1] ;
wire \in6[2]~combout ;
wire \arr[6][2] ;
wire \in6[3]~combout ;
wire \arr[6][3] ;
wire \in6[4]~combout ;
wire \arr[6][4] ;
wire \in6[5]~combout ;
wire \arr[6][5] ;
wire \in6[6]~combout ;
wire \arr[6][6] ;
wire \in6[7]~combout ;
wire \arr[6][7] ;
wire \in6[8]~combout ;
wire \arr[6][8] ;
wire \in6[9]~combout ;
wire \arr[6][9] ;
wire \in6[10]~combout ;
wire \arr[6][10] ;
wire \in6[11]~combout ;
wire \arr[6][11] ;
wire \in6[12]~combout ;
wire \arr[6][12] ;
wire \in6[13]~combout ;
wire \arr[6][13] ;
wire \in6[14]~combout ;
wire \arr[6][14] ;
wire \in6[15]~combout ;
wire \arr[6][15] ;
wire \in8[0]~combout ;
wire \arr[8][0] ;
wire \in8[1]~combout ;
wire \arr[8][1] ;
wire \in8[2]~combout ;
wire \arr[8][2] ;
wire \in8[3]~combout ;
wire \arr[8][3] ;
wire \in8[4]~combout ;
wire \arr[8][4] ;
wire \in8[5]~combout ;
wire \arr[8][5] ;
wire \in8[6]~combout ;
wire \arr[8][6] ;
wire \in8[7]~combout ;
wire \arr[8][7] ;
wire \in8[8]~combout ;
wire \arr[8][8] ;
wire \in8[9]~combout ;
wire \arr[8][9] ;
wire \in8[10]~combout ;
wire \arr[8][10] ;
wire \in8[11]~combout ;
wire \arr[8][11] ;
wire \in8[12]~combout ;
wire \arr[8][12] ;
wire \in8[13]~combout ;
wire \arr[8][13] ;
wire \in8[14]~combout ;
wire \arr[8][14] ;
wire \in8[15]~combout ;
wire \arr[8][15] ;
wire \comb_9|mult_rtl_11|auto_generated|mac_mult2 ;
wire \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT1 ;
wire \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT2 ;
wire \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT3 ;
wire \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT4 ;
wire \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT5 ;
wire \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT6 ;
wire \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT7 ;
wire \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT8 ;
wire \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT9 ;
wire \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT10 ;
wire \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT11 ;
wire \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT12 ;
wire \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT13 ;
wire \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT14 ;
wire \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT15 ;
wire \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT16 ;
wire \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT17 ;
wire \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT18 ;
wire \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT19 ;
wire \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT20 ;
wire \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT21 ;
wire \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT22 ;
wire \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT23 ;
wire \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT24 ;
wire \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT25 ;
wire \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT26 ;
wire \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT27 ;
wire \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT28 ;
wire \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT29 ;
wire \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT30 ;
wire \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT31 ;
wire \comb_9|mult_rtl_11|auto_generated|mac_mult2~4 ;
wire \comb_9|mult_rtl_11|auto_generated|mac_mult2~5 ;
wire \comb_9|mult_rtl_11|auto_generated|mac_mult2~6 ;
wire \comb_9|mult_rtl_11|auto_generated|mac_mult2~7 ;
wire \comb_9|mult_rtl_11|auto_generated|result[0] ;
wire \comb_9|mult_rtl_11|auto_generated|result[1] ;
wire \comb_9|mult_rtl_11|auto_generated|result[2] ;
wire \comb_9|mult_rtl_11|auto_generated|result[3] ;
wire \comb_9|mult_rtl_11|auto_generated|result[4] ;
wire \comb_9|mult_rtl_11|auto_generated|result[5] ;
wire \comb_9|mult_rtl_11|auto_generated|result[6] ;
wire \comb_9|mult_rtl_11|auto_generated|result[7] ;
wire \comb_9|mult_rtl_11|auto_generated|result[8] ;
wire \comb_9|mult_rtl_11|auto_generated|result[9] ;
wire \comb_9|mult_rtl_11|auto_generated|result[10] ;
wire \comb_9|mult_rtl_11|auto_generated|result[11] ;
wire \comb_9|mult_rtl_11|auto_generated|result[12] ;
wire \comb_9|mult_rtl_11|auto_generated|result[13] ;
wire \comb_9|mult_rtl_11|auto_generated|result[14] ;
wire \comb_9|mult_rtl_11|auto_generated|result[15] ;
wire \in1[0]~combout ;
wire \arr[1][0] ;
wire \in1[1]~combout ;
wire \arr[1][1] ;
wire \in1[2]~combout ;
wire \arr[1][2] ;
wire \in1[3]~combout ;
wire \arr[1][3] ;
wire \in1[4]~combout ;
wire \arr[1][4] ;
wire \in1[5]~combout ;
wire \arr[1][5] ;
wire \in1[6]~combout ;
wire \arr[1][6] ;
wire \in1[7]~combout ;
wire \arr[1][7] ;
wire \in1[8]~combout ;
wire \arr[1][8] ;
wire \in1[9]~combout ;
wire \arr[1][9] ;
wire \in1[10]~combout ;
wire \arr[1][10] ;
wire \in1[11]~combout ;
wire \arr[1][11] ;
wire \in1[12]~combout ;
wire \arr[1][12] ;
wire \in1[13]~combout ;
wire \arr[1][13] ;
wire \in1[14]~combout ;
wire \arr[1][14] ;
wire \in1[15]~combout ;
wire \arr[1][15] ;
wire \comb_9|mult_rtl_12|auto_generated|mac_mult2 ;
wire \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT1 ;
wire \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT2 ;
wire \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT3 ;
wire \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT4 ;
wire \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT5 ;
wire \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT6 ;
wire \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT7 ;
wire \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT8 ;
wire \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT9 ;
wire \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT10 ;
wire \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT11 ;
wire \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT12 ;
wire \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT13 ;
wire \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT14 ;
wire \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT15 ;
wire \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT16 ;
wire \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT17 ;
wire \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT18 ;
wire \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT19 ;
wire \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT20 ;
wire \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT21 ;
wire \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT22 ;
wire \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT23 ;
wire \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT24 ;
wire \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT25 ;
wire \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT26 ;
wire \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT27 ;
wire \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT28 ;
wire \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT29 ;
wire \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT30 ;
wire \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT31 ;
wire \comb_9|mult_rtl_12|auto_generated|mac_mult2~4 ;
wire \comb_9|mult_rtl_12|auto_generated|mac_mult2~5 ;
wire \comb_9|mult_rtl_12|auto_generated|mac_mult2~6 ;
wire \comb_9|mult_rtl_12|auto_generated|mac_mult2~7 ;
wire \comb_9|product[0] ;
wire \in3[0]~combout ;
wire \arr[3][0] ;
wire \in3[1]~combout ;
wire \arr[3][1] ;
wire \in3[2]~combout ;
wire \arr[3][2] ;
wire \in3[3]~combout ;
wire \arr[3][3] ;
wire \in3[4]~combout ;
wire \arr[3][4] ;
wire \in3[5]~combout ;
wire \arr[3][5] ;
wire \in3[6]~combout ;
wire \arr[3][6] ;
wire \in3[7]~combout ;
wire \arr[3][7] ;
wire \in3[8]~combout ;
wire \arr[3][8] ;
wire \in3[9]~combout ;
wire \arr[3][9] ;
wire \in3[10]~combout ;
wire \arr[3][10] ;
wire \in3[11]~combout ;
wire \arr[3][11] ;
wire \in3[12]~combout ;
wire \arr[3][12] ;
wire \in3[13]~combout ;
wire \arr[3][13] ;
wire \in3[14]~combout ;
wire \arr[3][14] ;
wire \in3[15]~combout ;
wire \arr[3][15] ;
wire \in5[0]~combout ;
wire \arr[5][0] ;
wire \in5[1]~combout ;
wire \arr[5][1] ;
wire \in5[2]~combout ;
wire \arr[5][2] ;
wire \in5[3]~combout ;
wire \arr[5][3] ;
wire \in5[4]~combout ;
wire \arr[5][4] ;
wire \in5[5]~combout ;
wire \arr[5][5] ;
wire \in5[6]~combout ;
wire \arr[5][6] ;
wire \in5[7]~combout ;
wire \arr[5][7] ;
wire \in5[8]~combout ;
wire \arr[5][8] ;
wire \in5[9]~combout ;
wire \arr[5][9] ;
wire \in5[10]~combout ;
wire \arr[5][10] ;
wire \in5[11]~combout ;
wire \arr[5][11] ;
wire \in5[12]~combout ;
wire \arr[5][12] ;
wire \in5[13]~combout ;
wire \arr[5][13] ;
wire \in5[14]~combout ;
wire \arr[5][14] ;
wire \in5[15]~combout ;
wire \arr[5][15] ;
wire \comb_7|mult_rtl_7|auto_generated|mac_mult2 ;
wire \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT1 ;
wire \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT2 ;
wire \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT3 ;
wire \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT4 ;
wire \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT5 ;
wire \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT6 ;
wire \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT7 ;
wire \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT8 ;
wire \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT9 ;
wire \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT10 ;
wire \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT11 ;
wire \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT12 ;
wire \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT13 ;
wire \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT14 ;
wire \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT15 ;
wire \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT16 ;
wire \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT17 ;
wire \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT18 ;
wire \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT19 ;
wire \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT20 ;
wire \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT21 ;
wire \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT22 ;
wire \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT23 ;
wire \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT24 ;
wire \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT25 ;
wire \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT26 ;
wire \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT27 ;
wire \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT28 ;
wire \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT29 ;
wire \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT30 ;
wire \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT31 ;
wire \comb_7|mult_rtl_7|auto_generated|mac_mult2~4 ;
wire \comb_7|mult_rtl_7|auto_generated|mac_mult2~5 ;
wire \comb_7|mult_rtl_7|auto_generated|mac_mult2~6 ;
wire \comb_7|mult_rtl_7|auto_generated|mac_mult2~7 ;
wire \comb_7|mult_rtl_7|auto_generated|result[0] ;
wire \comb_7|mult_rtl_7|auto_generated|result[1] ;
wire \comb_7|mult_rtl_7|auto_generated|result[2] ;
wire \comb_7|mult_rtl_7|auto_generated|result[3] ;
wire \comb_7|mult_rtl_7|auto_generated|result[4] ;
wire \comb_7|mult_rtl_7|auto_generated|result[5] ;
wire \comb_7|mult_rtl_7|auto_generated|result[6] ;
wire \comb_7|mult_rtl_7|auto_generated|result[7] ;
wire \comb_7|mult_rtl_7|auto_generated|result[8] ;
wire \comb_7|mult_rtl_7|auto_generated|result[9] ;
wire \comb_7|mult_rtl_7|auto_generated|result[10] ;
wire \comb_7|mult_rtl_7|auto_generated|result[11] ;
wire \comb_7|mult_rtl_7|auto_generated|result[12] ;
wire \comb_7|mult_rtl_7|auto_generated|result[13] ;
wire \comb_7|mult_rtl_7|auto_generated|result[14] ;
wire \comb_7|mult_rtl_7|auto_generated|result[15] ;
wire \in7[0]~combout ;
wire \arr[7][0] ;
wire \in7[1]~combout ;
wire \arr[7][1] ;
wire \in7[2]~combout ;
wire \arr[7][2] ;
wire \in7[3]~combout ;
wire \arr[7][3] ;
wire \in7[4]~combout ;
wire \arr[7][4] ;
wire \in7[5]~combout ;
wire \arr[7][5] ;
wire \in7[6]~combout ;
wire \arr[7][6] ;
wire \in7[7]~combout ;
wire \arr[7][7] ;
wire \in7[8]~combout ;
wire \arr[7][8] ;
wire \in7[9]~combout ;
wire \arr[7][9] ;
wire \in7[10]~combout ;
wire \arr[7][10] ;
wire \in7[11]~combout ;
wire \arr[7][11] ;
wire \in7[12]~combout ;
wire \arr[7][12] ;
wire \in7[13]~combout ;
wire \arr[7][13] ;
wire \in7[14]~combout ;
wire \arr[7][14] ;
wire \in7[15]~combout ;
wire \arr[7][15] ;
wire \comb_7|mult_rtl_8|auto_generated|mac_mult2 ;
wire \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT1 ;
wire \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT2 ;
wire \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT3 ;
wire \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT4 ;
wire \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT5 ;
wire \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT6 ;
wire \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT7 ;
wire \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT8 ;
wire \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT9 ;
wire \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT10 ;
wire \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT11 ;
wire \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT12 ;
wire \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT13 ;
wire \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT14 ;
wire \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT15 ;
wire \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT16 ;
wire \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT17 ;
wire \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT18 ;
wire \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT19 ;
wire \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT20 ;
wire \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT21 ;
wire \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT22 ;
wire \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT23 ;
wire \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT24 ;
wire \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT25 ;
wire \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT26 ;
wire \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT27 ;
wire \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT28 ;
wire \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT29 ;
wire \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT30 ;
wire \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT31 ;
wire \comb_7|mult_rtl_8|auto_generated|mac_mult2~4 ;
wire \comb_7|mult_rtl_8|auto_generated|mac_mult2~5 ;
wire \comb_7|mult_rtl_8|auto_generated|mac_mult2~6 ;
wire \comb_7|mult_rtl_8|auto_generated|mac_mult2~7 ;
wire \comb_7|product[0] ;
wire \in2[0]~combout ;
wire \arr[2][0] ;
wire \in2[1]~combout ;
wire \arr[2][1] ;
wire \in2[2]~combout ;
wire \arr[2][2] ;
wire \in2[3]~combout ;
wire \arr[2][3] ;
wire \in2[4]~combout ;
wire \arr[2][4] ;
wire \in2[5]~combout ;
wire \arr[2][5] ;
wire \in2[6]~combout ;
wire \arr[2][6] ;
wire \in2[7]~combout ;
wire \arr[2][7] ;
wire \in2[8]~combout ;
wire \arr[2][8] ;
wire \in2[9]~combout ;
wire \arr[2][9] ;
wire \in2[10]~combout ;
wire \arr[2][10] ;
wire \in2[11]~combout ;
wire \arr[2][11] ;
wire \in2[12]~combout ;
wire \arr[2][12] ;
wire \in2[13]~combout ;
wire \arr[2][13] ;
wire \in2[14]~combout ;
wire \arr[2][14] ;
wire \in2[15]~combout ;
wire \arr[2][15] ;
wire \comb_5|mult_rtl_1|auto_generated|mac_mult2 ;
wire \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT1 ;
wire \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT2 ;
wire \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT3 ;
wire \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT4 ;
wire \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT5 ;
wire \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT6 ;
wire \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT7 ;
wire \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT8 ;
wire \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT9 ;
wire \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT10 ;
wire \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT11 ;
wire \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT12 ;
wire \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT13 ;
wire \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT14 ;
wire \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT15 ;
wire \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT16 ;
wire \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT17 ;
wire \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT18 ;
wire \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT19 ;
wire \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT20 ;
wire \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT21 ;
wire \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT22 ;
wire \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT23 ;
wire \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT24 ;
wire \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT25 ;
wire \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT26 ;
wire \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT27 ;
wire \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT28 ;
wire \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT29 ;
wire \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT30 ;
wire \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT31 ;
wire \comb_5|mult_rtl_1|auto_generated|mac_mult2~4 ;
wire \comb_5|mult_rtl_1|auto_generated|mac_mult2~5 ;
wire \comb_5|mult_rtl_1|auto_generated|mac_mult2~6 ;
wire \comb_5|mult_rtl_1|auto_generated|mac_mult2~7 ;
wire \comb_5|mult_rtl_1|auto_generated|result[0] ;
wire \comb_5|mult_rtl_1|auto_generated|result[1] ;
wire \comb_5|mult_rtl_1|auto_generated|result[2] ;
wire \comb_5|mult_rtl_1|auto_generated|result[3] ;
wire \comb_5|mult_rtl_1|auto_generated|result[4] ;
wire \comb_5|mult_rtl_1|auto_generated|result[5] ;
wire \comb_5|mult_rtl_1|auto_generated|result[6] ;
wire \comb_5|mult_rtl_1|auto_generated|result[7] ;
wire \comb_5|mult_rtl_1|auto_generated|result[8] ;
wire \comb_5|mult_rtl_1|auto_generated|result[9] ;
wire \comb_5|mult_rtl_1|auto_generated|result[10] ;
wire \comb_5|mult_rtl_1|auto_generated|result[11] ;
wire \comb_5|mult_rtl_1|auto_generated|result[12] ;
wire \comb_5|mult_rtl_1|auto_generated|result[13] ;
wire \comb_5|mult_rtl_1|auto_generated|result[14] ;
wire \comb_5|mult_rtl_1|auto_generated|result[15] ;
wire \add_rtl_0|auto_generated|mac_mult1 ;
wire \add_rtl_0|auto_generated|mac_mult1~DATAOUT1 ;
wire \add_rtl_0|auto_generated|mac_mult1~DATAOUT2 ;
wire \add_rtl_0|auto_generated|mac_mult1~DATAOUT3 ;
wire \add_rtl_0|auto_generated|mac_mult1~DATAOUT4 ;
wire \add_rtl_0|auto_generated|mac_mult1~DATAOUT5 ;
wire \add_rtl_0|auto_generated|mac_mult1~DATAOUT6 ;
wire \add_rtl_0|auto_generated|mac_mult1~DATAOUT7 ;
wire \add_rtl_0|auto_generated|mac_mult1~DATAOUT8 ;
wire \add_rtl_0|auto_generated|mac_mult1~DATAOUT9 ;
wire \add_rtl_0|auto_generated|mac_mult1~DATAOUT10 ;
wire \add_rtl_0|auto_generated|mac_mult1~DATAOUT11 ;
wire \add_rtl_0|auto_generated|mac_mult1~DATAOUT12 ;
wire \add_rtl_0|auto_generated|mac_mult1~DATAOUT13 ;
wire \add_rtl_0|auto_generated|mac_mult1~DATAOUT14 ;
wire \add_rtl_0|auto_generated|mac_mult1~DATAOUT15 ;
wire \add_rtl_0|auto_generated|mac_mult1~DATAOUT16 ;
wire \add_rtl_0|auto_generated|mac_mult1~DATAOUT17 ;
wire \add_rtl_0|auto_generated|mac_mult1~DATAOUT18 ;
wire \add_rtl_0|auto_generated|mac_mult1~DATAOUT19 ;
wire \add_rtl_0|auto_generated|mac_mult1~DATAOUT20 ;
wire \add_rtl_0|auto_generated|mac_mult1~DATAOUT21 ;
wire \add_rtl_0|auto_generated|mac_mult1~DATAOUT22 ;
wire \add_rtl_0|auto_generated|mac_mult1~DATAOUT23 ;
wire \add_rtl_0|auto_generated|mac_mult1~DATAOUT24 ;
wire \add_rtl_0|auto_generated|mac_mult1~DATAOUT25 ;
wire \add_rtl_0|auto_generated|mac_mult1~DATAOUT26 ;
wire \add_rtl_0|auto_generated|mac_mult1~DATAOUT27 ;
wire \add_rtl_0|auto_generated|mac_mult1~DATAOUT28 ;
wire \add_rtl_0|auto_generated|mac_mult1~DATAOUT29 ;
wire \add_rtl_0|auto_generated|mac_mult1~DATAOUT30 ;
wire \add_rtl_0|auto_generated|mac_mult1~DATAOUT31 ;
wire \comb_4|mult_rtl_2|auto_generated|mac_mult2 ;
wire \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT1 ;
wire \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT2 ;
wire \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT3 ;
wire \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT4 ;
wire \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT5 ;
wire \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT6 ;
wire \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT7 ;
wire \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT8 ;
wire \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT9 ;
wire \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT10 ;
wire \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT11 ;
wire \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT12 ;
wire \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT13 ;
wire \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT14 ;
wire \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT15 ;
wire \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT16 ;
wire \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT17 ;
wire \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT18 ;
wire \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT19 ;
wire \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT20 ;
wire \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT21 ;
wire \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT22 ;
wire \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT23 ;
wire \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT24 ;
wire \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT25 ;
wire \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT26 ;
wire \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT27 ;
wire \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT28 ;
wire \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT29 ;
wire \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT30 ;
wire \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT31 ;
wire \comb_4|mult_rtl_2|auto_generated|mac_mult2~4 ;
wire \comb_4|mult_rtl_2|auto_generated|mac_mult2~5 ;
wire \comb_4|mult_rtl_2|auto_generated|mac_mult2~6 ;
wire \comb_4|mult_rtl_2|auto_generated|mac_mult2~7 ;
wire \comb_4|mult_rtl_2|auto_generated|result[0] ;
wire \comb_4|mult_rtl_2|auto_generated|result[1] ;
wire \comb_4|mult_rtl_2|auto_generated|result[2] ;
wire \comb_4|mult_rtl_2|auto_generated|result[3] ;
wire \comb_4|mult_rtl_2|auto_generated|result[4] ;
wire \comb_4|mult_rtl_2|auto_generated|result[5] ;
wire \comb_4|mult_rtl_2|auto_generated|result[6] ;
wire \comb_4|mult_rtl_2|auto_generated|result[7] ;
wire \comb_4|mult_rtl_2|auto_generated|result[8] ;
wire \comb_4|mult_rtl_2|auto_generated|result[9] ;
wire \comb_4|mult_rtl_2|auto_generated|result[10] ;
wire \comb_4|mult_rtl_2|auto_generated|result[11] ;
wire \comb_4|mult_rtl_2|auto_generated|result[12] ;
wire \comb_4|mult_rtl_2|auto_generated|result[13] ;
wire \comb_4|mult_rtl_2|auto_generated|result[14] ;
wire \comb_4|mult_rtl_2|auto_generated|result[15] ;
wire \in9[0]~combout ;
wire \arr[9][0] ;
wire \in9[1]~combout ;
wire \arr[9][1] ;
wire \in9[2]~combout ;
wire \arr[9][2] ;
wire \in9[3]~combout ;
wire \arr[9][3] ;
wire \in9[4]~combout ;
wire \arr[9][4] ;
wire \in9[5]~combout ;
wire \arr[9][5] ;
wire \in9[6]~combout ;
wire \arr[9][6] ;
wire \in9[7]~combout ;
wire \arr[9][7] ;
wire \in9[8]~combout ;
wire \arr[9][8] ;
wire \in9[9]~combout ;
wire \arr[9][9] ;
wire \in9[10]~combout ;
wire \arr[9][10] ;
wire \in9[11]~combout ;
wire \arr[9][11] ;
wire \in9[12]~combout ;
wire \arr[9][12] ;
wire \in9[13]~combout ;
wire \arr[9][13] ;
wire \in9[14]~combout ;
wire \arr[9][14] ;
wire \in9[15]~combout ;
wire \arr[9][15] ;
wire \add_rtl_0|auto_generated|mac_mult2 ;
wire \add_rtl_0|auto_generated|mac_mult2~DATAOUT1 ;
wire \add_rtl_0|auto_generated|mac_mult2~DATAOUT2 ;
wire \add_rtl_0|auto_generated|mac_mult2~DATAOUT3 ;
wire \add_rtl_0|auto_generated|mac_mult2~DATAOUT4 ;
wire \add_rtl_0|auto_generated|mac_mult2~DATAOUT5 ;
wire \add_rtl_0|auto_generated|mac_mult2~DATAOUT6 ;
wire \add_rtl_0|auto_generated|mac_mult2~DATAOUT7 ;
wire \add_rtl_0|auto_generated|mac_mult2~DATAOUT8 ;
wire \add_rtl_0|auto_generated|mac_mult2~DATAOUT9 ;
wire \add_rtl_0|auto_generated|mac_mult2~DATAOUT10 ;
wire \add_rtl_0|auto_generated|mac_mult2~DATAOUT11 ;
wire \add_rtl_0|auto_generated|mac_mult2~DATAOUT12 ;
wire \add_rtl_0|auto_generated|mac_mult2~DATAOUT13 ;
wire \add_rtl_0|auto_generated|mac_mult2~DATAOUT14 ;
wire \add_rtl_0|auto_generated|mac_mult2~DATAOUT15 ;
wire \add_rtl_0|auto_generated|mac_mult2~DATAOUT16 ;
wire \add_rtl_0|auto_generated|mac_mult2~DATAOUT17 ;
wire \add_rtl_0|auto_generated|mac_mult2~DATAOUT18 ;
wire \add_rtl_0|auto_generated|mac_mult2~DATAOUT19 ;
wire \add_rtl_0|auto_generated|mac_mult2~DATAOUT20 ;
wire \add_rtl_0|auto_generated|mac_mult2~DATAOUT21 ;
wire \add_rtl_0|auto_generated|mac_mult2~DATAOUT22 ;
wire \add_rtl_0|auto_generated|mac_mult2~DATAOUT23 ;
wire \add_rtl_0|auto_generated|mac_mult2~DATAOUT24 ;
wire \add_rtl_0|auto_generated|mac_mult2~DATAOUT25 ;
wire \add_rtl_0|auto_generated|mac_mult2~DATAOUT26 ;
wire \add_rtl_0|auto_generated|mac_mult2~DATAOUT27 ;
wire \add_rtl_0|auto_generated|mac_mult2~DATAOUT28 ;
wire \add_rtl_0|auto_generated|mac_mult2~DATAOUT29 ;
wire \add_rtl_0|auto_generated|mac_mult2~DATAOUT30 ;
wire \add_rtl_0|auto_generated|mac_mult2~DATAOUT31 ;
wire \add_rtl_0|auto_generated|mac_mult1~4 ;
wire \add_rtl_0|auto_generated|mac_mult1~5 ;
wire \add_rtl_0|auto_generated|mac_mult1~6 ;
wire \add_rtl_0|auto_generated|mac_mult1~7 ;
wire \add_rtl_0|auto_generated|mac_mult2~4 ;
wire \add_rtl_0|auto_generated|mac_mult2~5 ;
wire \add_rtl_0|auto_generated|mac_mult2~6 ;
wire \add_rtl_0|auto_generated|mac_mult2~7 ;
wire \add_rtl_0|auto_generated|result[0] ;
wire \in4[0]~combout ;
wire \arr[4][0] ;
wire \in4[1]~combout ;
wire \arr[4][1] ;
wire \in4[2]~combout ;
wire \arr[4][2] ;
wire \in4[3]~combout ;
wire \arr[4][3] ;
wire \in4[4]~combout ;
wire \arr[4][4] ;
wire \in4[5]~combout ;
wire \arr[4][5] ;
wire \in4[6]~combout ;
wire \arr[4][6] ;
wire \in4[7]~combout ;
wire \arr[4][7] ;
wire \in4[8]~combout ;
wire \arr[4][8] ;
wire \in4[9]~combout ;
wire \arr[4][9] ;
wire \in4[10]~combout ;
wire \arr[4][10] ;
wire \in4[11]~combout ;
wire \arr[4][11] ;
wire \in4[12]~combout ;
wire \arr[4][12] ;
wire \in4[13]~combout ;
wire \arr[4][13] ;
wire \in4[14]~combout ;
wire \arr[4][14] ;
wire \in4[15]~combout ;
wire \arr[4][15] ;
wire \comb_6|mult_rtl_5|auto_generated|mac_mult2 ;
wire \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT1 ;
wire \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT2 ;
wire \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT3 ;
wire \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT4 ;
wire \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT5 ;
wire \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT6 ;
wire \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT7 ;
wire \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT8 ;
wire \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT9 ;
wire \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT10 ;
wire \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT11 ;
wire \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT12 ;
wire \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT13 ;
wire \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT14 ;
wire \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT15 ;
wire \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT16 ;
wire \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT17 ;
wire \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT18 ;
wire \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT19 ;
wire \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT20 ;
wire \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT21 ;
wire \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT22 ;
wire \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT23 ;
wire \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT24 ;
wire \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT25 ;
wire \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT26 ;
wire \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT27 ;
wire \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT28 ;
wire \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT29 ;
wire \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT30 ;
wire \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT31 ;
wire \comb_6|mult_rtl_5|auto_generated|mac_mult2~4 ;
wire \comb_6|mult_rtl_5|auto_generated|mac_mult2~5 ;
wire \comb_6|mult_rtl_5|auto_generated|mac_mult2~6 ;
wire \comb_6|mult_rtl_5|auto_generated|mac_mult2~7 ;
wire \comb_6|mult_rtl_5|auto_generated|result[0] ;
wire \comb_6|mult_rtl_5|auto_generated|result[1] ;
wire \comb_6|mult_rtl_5|auto_generated|result[2] ;
wire \comb_6|mult_rtl_5|auto_generated|result[3] ;
wire \comb_6|mult_rtl_5|auto_generated|result[4] ;
wire \comb_6|mult_rtl_5|auto_generated|result[5] ;
wire \comb_6|mult_rtl_5|auto_generated|result[6] ;
wire \comb_6|mult_rtl_5|auto_generated|result[7] ;
wire \comb_6|mult_rtl_5|auto_generated|result[8] ;
wire \comb_6|mult_rtl_5|auto_generated|result[9] ;
wire \comb_6|mult_rtl_5|auto_generated|result[10] ;
wire \comb_6|mult_rtl_5|auto_generated|result[11] ;
wire \comb_6|mult_rtl_5|auto_generated|result[12] ;
wire \comb_6|mult_rtl_5|auto_generated|result[13] ;
wire \comb_6|mult_rtl_5|auto_generated|result[14] ;
wire \comb_6|mult_rtl_5|auto_generated|result[15] ;
wire \comb_6|mult_rtl_6|auto_generated|mac_mult2 ;
wire \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT1 ;
wire \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT2 ;
wire \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT3 ;
wire \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT4 ;
wire \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT5 ;
wire \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT6 ;
wire \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT7 ;
wire \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT8 ;
wire \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT9 ;
wire \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT10 ;
wire \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT11 ;
wire \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT12 ;
wire \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT13 ;
wire \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT14 ;
wire \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT15 ;
wire \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT16 ;
wire \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT17 ;
wire \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT18 ;
wire \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT19 ;
wire \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT20 ;
wire \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT21 ;
wire \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT22 ;
wire \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT23 ;
wire \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT24 ;
wire \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT25 ;
wire \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT26 ;
wire \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT27 ;
wire \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT28 ;
wire \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT29 ;
wire \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT30 ;
wire \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT31 ;
wire \comb_6|mult_rtl_6|auto_generated|mac_mult2~4 ;
wire \comb_6|mult_rtl_6|auto_generated|mac_mult2~5 ;
wire \comb_6|mult_rtl_6|auto_generated|mac_mult2~6 ;
wire \comb_6|mult_rtl_6|auto_generated|mac_mult2~7 ;
wire \comb_6|product[0] ;
wire \add~1266 ;
wire \add~1186 ;
wire \comb_8|mult_rtl_9|auto_generated|mac_mult2 ;
wire \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT1 ;
wire \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT2 ;
wire \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT3 ;
wire \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT4 ;
wire \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT5 ;
wire \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT6 ;
wire \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT7 ;
wire \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT8 ;
wire \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT9 ;
wire \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT10 ;
wire \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT11 ;
wire \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT12 ;
wire \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT13 ;
wire \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT14 ;
wire \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT15 ;
wire \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT16 ;
wire \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT17 ;
wire \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT18 ;
wire \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT19 ;
wire \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT20 ;
wire \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT21 ;
wire \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT22 ;
wire \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT23 ;
wire \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT24 ;
wire \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT25 ;
wire \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT26 ;
wire \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT27 ;
wire \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT28 ;
wire \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT29 ;
wire \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT30 ;
wire \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT31 ;
wire \comb_8|mult_rtl_9|auto_generated|mac_mult2~4 ;
wire \comb_8|mult_rtl_9|auto_generated|mac_mult2~5 ;
wire \comb_8|mult_rtl_9|auto_generated|mac_mult2~6 ;
wire \comb_8|mult_rtl_9|auto_generated|mac_mult2~7 ;
wire \comb_8|mult_rtl_9|auto_generated|result[0] ;
wire \comb_8|mult_rtl_9|auto_generated|result[1] ;
wire \comb_8|mult_rtl_9|auto_generated|result[2] ;
wire \comb_8|mult_rtl_9|auto_generated|result[3] ;
wire \comb_8|mult_rtl_9|auto_generated|result[4] ;
wire \comb_8|mult_rtl_9|auto_generated|result[5] ;
wire \comb_8|mult_rtl_9|auto_generated|result[6] ;
wire \comb_8|mult_rtl_9|auto_generated|result[7] ;
wire \comb_8|mult_rtl_9|auto_generated|result[8] ;
wire \comb_8|mult_rtl_9|auto_generated|result[9] ;
wire \comb_8|mult_rtl_9|auto_generated|result[10] ;
wire \comb_8|mult_rtl_9|auto_generated|result[11] ;
wire \comb_8|mult_rtl_9|auto_generated|result[12] ;
wire \comb_8|mult_rtl_9|auto_generated|result[13] ;
wire \comb_8|mult_rtl_9|auto_generated|result[14] ;
wire \comb_8|mult_rtl_9|auto_generated|result[15] ;
wire \comb_8|mult_rtl_10|auto_generated|mac_mult2 ;
wire \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT1 ;
wire \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT2 ;
wire \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT3 ;
wire \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT4 ;
wire \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT5 ;
wire \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT6 ;
wire \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT7 ;
wire \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT8 ;
wire \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT9 ;
wire \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT10 ;
wire \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT11 ;
wire \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT12 ;
wire \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT13 ;
wire \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT14 ;
wire \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT15 ;
wire \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT16 ;
wire \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT17 ;
wire \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT18 ;
wire \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT19 ;
wire \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT20 ;
wire \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT21 ;
wire \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT22 ;
wire \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT23 ;
wire \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT24 ;
wire \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT25 ;
wire \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT26 ;
wire \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT27 ;
wire \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT28 ;
wire \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT29 ;
wire \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT30 ;
wire \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT31 ;
wire \comb_8|mult_rtl_10|auto_generated|mac_mult2~4 ;
wire \comb_8|mult_rtl_10|auto_generated|mac_mult2~5 ;
wire \comb_8|mult_rtl_10|auto_generated|mac_mult2~6 ;
wire \comb_8|mult_rtl_10|auto_generated|mac_mult2~7 ;
wire \comb_8|product[0] ;
wire \add~1106 ;
wire \sumary[0] ;
wire \comb_9|product[1] ;
wire \comb_8|product[1] ;
wire \comb_7|product[1] ;
wire \comb_6|product[1] ;
wire \add_rtl_0|auto_generated|result[1] ;
wire \add~1268 ;
wire \add~1268COUT1_1371 ;
wire \add~1271 ;
wire \add~1188 ;
wire \add~1188COUT1_1359 ;
wire \add~1191 ;
wire \add~1108 ;
wire \add~1108COUT1_1347 ;
wire \add~1111 ;
wire \sumary[0]~141 ;
wire \sumary[0]~141COUT1_205 ;
wire \sumary[1] ;
wire \comb_9|product[2] ;
wire \comb_7|product[2] ;
wire \comb_6|product[2] ;
wire \add_rtl_0|auto_generated|result[2] ;
wire \add~1273 ;
wire \add~1273COUT1_1372 ;
wire \add~1276 ;
wire \add~1193 ;
wire \add~1193COUT1_1360 ;
wire \add~1196 ;
wire \comb_8|product[2] ;
wire \add~1113 ;
wire \add~1113COUT1_1348 ;
wire \add~1116 ;
wire \sumary[1]~145 ;
wire \sumary[1]~145COUT1_206 ;
wire \sumary[2] ;
wire \comb_8|product[3] ;
wire \add_rtl_0|auto_generated|result[3] ;
wire \comb_6|product[3] ;
wire \add~1278 ;
wire \add~1281 ;
wire \comb_7|product[3] ;
wire \add~1198 ;
wire \add~1201 ;
wire \add~1118 ;
wire \add~1121 ;
wire \comb_9|product[3] ;
wire \sumary[2]~149 ;
wire \sumary[3] ;
wire \comb_9|product[4] ;
wire \comb_8|product[4] ;
wire \comb_7|product[4] ;
wire \comb_6|product[4] ;
wire \add_rtl_0|auto_generated|result[4] ;
wire \add~1283 ;
wire \add~1283COUT1_1373 ;
wire \add~1286 ;
wire \add~1203 ;
wire \add~1203COUT1_1361 ;
wire \add~1206 ;
wire \add~1123 ;
wire \add~1123COUT1_1349 ;
wire \add~1126 ;
wire \sumary[3]~153 ;
wire \sumary[3]~153COUT1_207 ;
wire \sumary[4] ;
wire \add_rtl_0|auto_generated|result[5] ;
wire \comb_6|product[5] ;
wire \add~1288 ;
wire \add~1288COUT1_1374 ;
wire \add~1291 ;
wire \comb_7|product[5] ;
wire \add~1208 ;
wire \add~1208COUT1_1362 ;
wire \add~1211 ;
wire \comb_8|product[5] ;
wire \add~1128 ;
wire \add~1128COUT1_1350 ;
wire \add~1131 ;
wire \comb_9|product[5] ;
wire \sumary[4]~157 ;
wire \sumary[4]~157COUT1_208 ;
wire \sumary[5] ;
wire \comb_9|product[6] ;
wire \comb_8|product[6] ;
wire \comb_7|product[6] ;
wire \comb_6|product[6] ;
wire \add_rtl_0|auto_generated|result[6] ;
wire \add~1293 ;
wire \add~1293COUT1_1375 ;
wire \add~1296 ;
wire \add~1213 ;
wire \add~1213COUT1_1363 ;
wire \add~1216 ;
wire \add~1133 ;
wire \add~1133COUT1_1351 ;
wire \add~1136 ;
wire \sumary[5]~161 ;
wire \sumary[5]~161COUT1_209 ;
wire \sumary[6] ;
wire \comb_9|product[7] ;
wire \comb_8|product[7] ;
wire \comb_7|product[7] ;
wire \comb_6|product[7] ;
wire \add_rtl_0|auto_generated|result[7] ;
wire \add~1298 ;
wire \add~1298COUT1_1376 ;
wire \add~1301 ;
wire \add~1218 ;
wire \add~1218COUT1_1364 ;
wire \add~1221 ;
wire \add~1138 ;
wire \add~1138COUT1_1352 ;
wire \add~1141 ;
wire \sumary[6]~165 ;
wire \sumary[6]~165COUT1_210 ;
wire \sumary[7] ;
wire \comb_8|product[8] ;
wire \add_rtl_0|auto_generated|result[8] ;
wire \comb_6|product[8] ;
wire \add~1303 ;
wire \add~1306 ;
wire \comb_7|product[8] ;
wire \add~1223 ;
wire \add~1226 ;
wire \add~1143 ;
wire \add~1146 ;
wire \comb_9|product[8] ;
wire \sumary[7]~169 ;
wire \sumary[8] ;
wire \add_rtl_0|auto_generated|result[9] ;
wire \comb_6|product[9] ;
wire \add~1308 ;
wire \add~1308COUT1_1377 ;
wire \add~1311 ;
wire \comb_7|product[9] ;
wire \add~1228 ;
wire \add~1228COUT1_1365 ;
wire \add~1231 ;
wire \comb_8|product[9] ;
wire \add~1148 ;
wire \add~1148COUT1_1353 ;
wire \add~1151 ;
wire \comb_9|product[9] ;
wire \sumary[8]~173 ;
wire \sumary[8]~173COUT1_211 ;
wire \sumary[9] ;
wire \comb_9|product[10] ;
wire \comb_8|product[10] ;
wire \comb_6|product[10] ;
wire \add_rtl_0|auto_generated|result[10] ;
wire \add~1313 ;
wire \add~1313COUT1_1378 ;
wire \add~1316 ;
wire \comb_7|product[10] ;
wire \add~1233 ;
wire \add~1233COUT1_1366 ;
wire \add~1236 ;
wire \add~1153 ;
wire \add~1153COUT1_1354 ;
wire \add~1156 ;
wire \sumary[9]~177 ;
wire \sumary[9]~177COUT1_212 ;
wire \sumary[10] ;
wire \comb_9|product[11] ;
wire \comb_7|product[11] ;
wire \comb_6|product[11] ;
wire \add_rtl_0|auto_generated|result[11] ;
wire \add~1318 ;
wire \add~1318COUT1_1379 ;
wire \add~1321 ;
wire \add~1238 ;
wire \add~1238COUT1_1367 ;
wire \add~1241 ;
wire \comb_8|product[11] ;
wire \add~1158 ;
wire \add~1158COUT1_1355 ;
wire \add~1161 ;
wire \sumary[10]~181 ;
wire \sumary[10]~181COUT1_213 ;
wire \sumary[11] ;
wire \comb_9|product[12] ;
wire \comb_8|product[12] ;
wire \comb_7|product[12] ;
wire \comb_6|product[12] ;
wire \add_rtl_0|auto_generated|result[12] ;
wire \add~1323 ;
wire \add~1323COUT1_1380 ;
wire \add~1326 ;
wire \add~1243 ;
wire \add~1243COUT1_1368 ;
wire \add~1246 ;
wire \add~1163 ;
wire \add~1163COUT1_1356 ;
wire \add~1166 ;
wire \sumary[11]~185 ;
wire \sumary[11]~185COUT1_214 ;
wire \sumary[12] ;
wire \comb_8|product[13] ;
wire \comb_6|product[13] ;
wire \add_rtl_0|auto_generated|result[13] ;
wire \add~1328 ;
wire \add~1331 ;
wire \comb_7|product[13] ;
wire \add~1248 ;
wire \add~1251 ;
wire \add~1168 ;
wire \add~1171 ;
wire \comb_9|product[13] ;
wire \sumary[12]~189 ;
wire \sumary[13] ;
wire \comb_9|product[14] ;
wire \comb_8|product[14] ;
wire \comb_7|product[14] ;
wire \add_rtl_0|auto_generated|result[14] ;
wire \comb_6|product[14] ;
wire \add~1333 ;
wire \add~1333COUT1_1381 ;
wire \add~1336 ;
wire \add~1253 ;
wire \add~1253COUT1_1369 ;
wire \add~1256 ;
wire \add~1173 ;
wire \add~1173COUT1_1357 ;
wire \add~1176 ;
wire \sumary[13]~193 ;
wire \sumary[13]~193COUT1_215 ;
wire \sumary[14] ;
wire \comb_9|product[15] ;
wire \comb_8|product[15] ;
wire \comb_7|product[15] ;
wire \add_rtl_0|auto_generated|result[15] ;
wire \comb_6|product[15] ;
wire \add~1338 ;
wire \add~1338COUT1_1382 ;
wire \add~1341 ;
wire \add~1258 ;
wire \add~1258COUT1_1370 ;
wire \add~1261 ;
wire \add~1178 ;
wire \add~1178COUT1_1358 ;
wire \add~1181 ;
wire \sumary[14]~197 ;
wire \sumary[14]~197COUT1_216 ;
wire \sumary[15] ;
wire \comb_4|mult_rtl_3|auto_generated|mac_mult2 ;
wire \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT1 ;
wire \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT2 ;
wire \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT3 ;
wire \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT4 ;
wire \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT5 ;
wire \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT6 ;
wire \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT7 ;
wire \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT8 ;
wire \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT9 ;
wire \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT10 ;
wire \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT11 ;
wire \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT12 ;
wire \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT13 ;
wire \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT14 ;
wire \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT15 ;
wire \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT16 ;
wire \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT17 ;
wire \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT18 ;
wire \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT19 ;
wire \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT20 ;
wire \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT21 ;
wire \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT22 ;
wire \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT23 ;
wire \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT24 ;
wire \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT25 ;
wire \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT26 ;
wire \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT27 ;
wire \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT28 ;
wire \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT29 ;
wire \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT30 ;
wire \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT31 ;
wire \comb_4|mult_rtl_3|auto_generated|mac_mult2~4 ;
wire \comb_4|mult_rtl_3|auto_generated|mac_mult2~5 ;
wire \comb_4|mult_rtl_3|auto_generated|mac_mult2~6 ;
wire \comb_4|mult_rtl_3|auto_generated|mac_mult2~7 ;
wire \comb_4|product[0] ;
wire \comb_4|product[1] ;
wire \comb_4|product[2] ;
wire \comb_4|product[3] ;
wire \comb_4|product[4] ;
wire \comb_4|product[5] ;
wire \comb_4|product[6] ;
wire \comb_4|product[7] ;
wire \comb_4|product[8] ;
wire \comb_4|product[9] ;
wire \comb_4|product[10] ;
wire \comb_4|product[11] ;
wire \comb_4|product[12] ;
wire \comb_4|product[13] ;
wire \comb_4|product[14] ;
wire \comb_4|product[15] ;
wire \comb_5|mult_rtl_4|auto_generated|mac_mult2 ;
wire \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT1 ;
wire \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT2 ;
wire \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT3 ;
wire \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT4 ;
wire \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT5 ;
wire \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT6 ;
wire \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT7 ;
wire \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT8 ;
wire \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT9 ;
wire \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT10 ;
wire \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT11 ;
wire \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT12 ;
wire \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT13 ;
wire \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT14 ;
wire \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT15 ;
wire \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT16 ;
wire \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT17 ;
wire \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT18 ;
wire \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT19 ;
wire \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT20 ;
wire \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT21 ;
wire \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT22 ;
wire \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT23 ;
wire \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT24 ;
wire \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT25 ;
wire \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT26 ;
wire \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT27 ;
wire \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT28 ;
wire \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT29 ;
wire \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT30 ;
wire \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT31 ;
wire \comb_5|mult_rtl_4|auto_generated|mac_mult2~4 ;
wire \comb_5|mult_rtl_4|auto_generated|mac_mult2~5 ;
wire \comb_5|mult_rtl_4|auto_generated|mac_mult2~6 ;
wire \comb_5|mult_rtl_4|auto_generated|mac_mult2~7 ;
wire \comb_5|product[0] ;
wire \comb_5|product[1] ;
wire \comb_5|product[2] ;
wire \comb_5|product[3] ;
wire \comb_5|product[4] ;
wire \comb_5|product[5] ;
wire \comb_5|product[6] ;
wire \comb_5|product[7] ;
wire \comb_5|product[8] ;
wire \comb_5|product[9] ;
wire \comb_5|product[10] ;
wire \comb_5|product[11] ;
wire \comb_5|product[12] ;
wire \comb_5|product[13] ;
wire \comb_5|product[14] ;
wire \comb_5|product[15] ;

wire [35:0] \comb_4|mult_rtl_3|auto_generated|mac_out1_DATAOUT_bus ;
wire [35:0] \comb_5|mult_rtl_4|auto_generated|mac_out1_DATAOUT_bus ;
wire [35:0] \comb_6|mult_rtl_6|auto_generated|mac_out1_DATAOUT_bus ;
wire [35:0] \comb_7|mult_rtl_8|auto_generated|mac_out1_DATAOUT_bus ;
wire [35:0] \comb_8|mult_rtl_10|auto_generated|mac_out1_DATAOUT_bus ;
wire [35:0] \comb_9|mult_rtl_12|auto_generated|mac_out1_DATAOUT_bus ;
wire [35:0] \comb_4|mult_rtl_3|auto_generated|mac_mult2~I_DATAOUT_bus ;
wire [35:0] \comb_5|mult_rtl_4|auto_generated|mac_mult2~I_DATAOUT_bus ;
wire [35:0] \comb_6|mult_rtl_6|auto_generated|mac_mult2~I_DATAOUT_bus ;
wire [35:0] \comb_7|mult_rtl_8|auto_generated|mac_mult2~I_DATAOUT_bus ;
wire [35:0] \comb_8|mult_rtl_10|auto_generated|mac_mult2~I_DATAOUT_bus ;
wire [35:0] \comb_9|mult_rtl_12|auto_generated|mac_mult2~I_DATAOUT_bus ;
wire [35:0] \comb_4|mult_rtl_2|auto_generated|mac_out1_DATAOUT_bus ;
wire [35:0] \comb_5|mult_rtl_1|auto_generated|mac_out1_DATAOUT_bus ;
wire [35:0] \comb_6|mult_rtl_5|auto_generated|mac_out1_DATAOUT_bus ;
wire [35:0] \comb_7|mult_rtl_7|auto_generated|mac_out1_DATAOUT_bus ;
wire [35:0] \comb_8|mult_rtl_9|auto_generated|mac_out1_DATAOUT_bus ;
wire [35:0] \comb_9|mult_rtl_11|auto_generated|mac_out1_DATAOUT_bus ;
wire [36:0] \add_rtl_0|auto_generated|mac_out3_DATAOUT_bus ;
wire [35:0] \comb_4|mult_rtl_2|auto_generated|mac_mult2~I_DATAOUT_bus ;
wire [35:0] \comb_5|mult_rtl_1|auto_generated|mac_mult2~I_DATAOUT_bus ;
wire [35:0] \comb_6|mult_rtl_5|auto_generated|mac_mult2~I_DATAOUT_bus ;
wire [35:0] \comb_7|mult_rtl_7|auto_generated|mac_mult2~I_DATAOUT_bus ;
wire [35:0] \comb_8|mult_rtl_9|auto_generated|mac_mult2~I_DATAOUT_bus ;
wire [35:0] \comb_9|mult_rtl_11|auto_generated|mac_mult2~I_DATAOUT_bus ;
wire [35:0] \add_rtl_0|auto_generated|mac_mult1~I_DATAOUT_bus ;
wire [35:0] \add_rtl_0|auto_generated|mac_mult2~I_DATAOUT_bus ;

assign \comb_4|mult_rtl_3|auto_generated|mac_out1~0  = \comb_4|mult_rtl_3|auto_generated|mac_out1_DATAOUT_bus [0];
assign \comb_4|mult_rtl_3|auto_generated|mac_out1~1  = \comb_4|mult_rtl_3|auto_generated|mac_out1_DATAOUT_bus [1];
assign \comb_4|mult_rtl_3|auto_generated|mac_out1~2  = \comb_4|mult_rtl_3|auto_generated|mac_out1_DATAOUT_bus [2];
assign \comb_4|mult_rtl_3|auto_generated|mac_out1~3  = \comb_4|mult_rtl_3|auto_generated|mac_out1_DATAOUT_bus [3];
assign \comb_4|product[0]  = \comb_4|mult_rtl_3|auto_generated|mac_out1_DATAOUT_bus [4];
assign \comb_4|product[1]  = \comb_4|mult_rtl_3|auto_generated|mac_out1_DATAOUT_bus [5];
assign \comb_4|product[2]  = \comb_4|mult_rtl_3|auto_generated|mac_out1_DATAOUT_bus [6];
assign \comb_4|product[3]  = \comb_4|mult_rtl_3|auto_generated|mac_out1_DATAOUT_bus [7];
assign \comb_4|product[4]  = \comb_4|mult_rtl_3|auto_generated|mac_out1_DATAOUT_bus [8];
assign \comb_4|product[5]  = \comb_4|mult_rtl_3|auto_generated|mac_out1_DATAOUT_bus [9];
assign \comb_4|product[6]  = \comb_4|mult_rtl_3|auto_generated|mac_out1_DATAOUT_bus [10];
assign \comb_4|product[7]  = \comb_4|mult_rtl_3|auto_generated|mac_out1_DATAOUT_bus [11];
assign \comb_4|product[8]  = \comb_4|mult_rtl_3|auto_generated|mac_out1_DATAOUT_bus [12];
assign \comb_4|product[9]  = \comb_4|mult_rtl_3|auto_generated|mac_out1_DATAOUT_bus [13];
assign \comb_4|product[10]  = \comb_4|mult_rtl_3|auto_generated|mac_out1_DATAOUT_bus [14];
assign \comb_4|product[11]  = \comb_4|mult_rtl_3|auto_generated|mac_out1_DATAOUT_bus [15];
assign \comb_4|product[12]  = \comb_4|mult_rtl_3|auto_generated|mac_out1_DATAOUT_bus [16];
assign \comb_4|product[13]  = \comb_4|mult_rtl_3|auto_generated|mac_out1_DATAOUT_bus [17];
assign \comb_4|product[14]  = \comb_4|mult_rtl_3|auto_generated|mac_out1_DATAOUT_bus [18];
assign \comb_4|product[15]  = \comb_4|mult_rtl_3|auto_generated|mac_out1_DATAOUT_bus [19];
assign \comb_4|mult_rtl_3|auto_generated|result[16]  = \comb_4|mult_rtl_3|auto_generated|mac_out1_DATAOUT_bus [20];
assign \comb_4|mult_rtl_3|auto_generated|result[17]  = \comb_4|mult_rtl_3|auto_generated|mac_out1_DATAOUT_bus [21];
assign \comb_4|mult_rtl_3|auto_generated|result[18]  = \comb_4|mult_rtl_3|auto_generated|mac_out1_DATAOUT_bus [22];
assign \comb_4|mult_rtl_3|auto_generated|result[19]  = \comb_4|mult_rtl_3|auto_generated|mac_out1_DATAOUT_bus [23];
assign \comb_4|mult_rtl_3|auto_generated|result[20]  = \comb_4|mult_rtl_3|auto_generated|mac_out1_DATAOUT_bus [24];
assign \comb_4|mult_rtl_3|auto_generated|result[21]  = \comb_4|mult_rtl_3|auto_generated|mac_out1_DATAOUT_bus [25];
assign \comb_4|mult_rtl_3|auto_generated|result[22]  = \comb_4|mult_rtl_3|auto_generated|mac_out1_DATAOUT_bus [26];
assign \comb_4|mult_rtl_3|auto_generated|result[23]  = \comb_4|mult_rtl_3|auto_generated|mac_out1_DATAOUT_bus [27];
assign \comb_4|mult_rtl_3|auto_generated|result[24]  = \comb_4|mult_rtl_3|auto_generated|mac_out1_DATAOUT_bus [28];
assign \comb_4|mult_rtl_3|auto_generated|result[25]  = \comb_4|mult_rtl_3|auto_generated|mac_out1_DATAOUT_bus [29];
assign \comb_4|mult_rtl_3|auto_generated|result[26]  = \comb_4|mult_rtl_3|auto_generated|mac_out1_DATAOUT_bus [30];
assign \comb_4|mult_rtl_3|auto_generated|result[27]  = \comb_4|mult_rtl_3|auto_generated|mac_out1_DATAOUT_bus [31];
assign \comb_4|mult_rtl_3|auto_generated|result[28]  = \comb_4|mult_rtl_3|auto_generated|mac_out1_DATAOUT_bus [32];
assign \comb_4|mult_rtl_3|auto_generated|result[29]  = \comb_4|mult_rtl_3|auto_generated|mac_out1_DATAOUT_bus [33];
assign \comb_4|mult_rtl_3|auto_generated|result[30]  = \comb_4|mult_rtl_3|auto_generated|mac_out1_DATAOUT_bus [34];
assign \comb_4|mult_rtl_3|auto_generated|result[31]  = \comb_4|mult_rtl_3|auto_generated|mac_out1_DATAOUT_bus [35];

assign \comb_5|mult_rtl_4|auto_generated|mac_out1~0  = \comb_5|mult_rtl_4|auto_generated|mac_out1_DATAOUT_bus [0];
assign \comb_5|mult_rtl_4|auto_generated|mac_out1~1  = \comb_5|mult_rtl_4|auto_generated|mac_out1_DATAOUT_bus [1];
assign \comb_5|mult_rtl_4|auto_generated|mac_out1~2  = \comb_5|mult_rtl_4|auto_generated|mac_out1_DATAOUT_bus [2];
assign \comb_5|mult_rtl_4|auto_generated|mac_out1~3  = \comb_5|mult_rtl_4|auto_generated|mac_out1_DATAOUT_bus [3];
assign \comb_5|product[0]  = \comb_5|mult_rtl_4|auto_generated|mac_out1_DATAOUT_bus [4];
assign \comb_5|product[1]  = \comb_5|mult_rtl_4|auto_generated|mac_out1_DATAOUT_bus [5];
assign \comb_5|product[2]  = \comb_5|mult_rtl_4|auto_generated|mac_out1_DATAOUT_bus [6];
assign \comb_5|product[3]  = \comb_5|mult_rtl_4|auto_generated|mac_out1_DATAOUT_bus [7];
assign \comb_5|product[4]  = \comb_5|mult_rtl_4|auto_generated|mac_out1_DATAOUT_bus [8];
assign \comb_5|product[5]  = \comb_5|mult_rtl_4|auto_generated|mac_out1_DATAOUT_bus [9];
assign \comb_5|product[6]  = \comb_5|mult_rtl_4|auto_generated|mac_out1_DATAOUT_bus [10];
assign \comb_5|product[7]  = \comb_5|mult_rtl_4|auto_generated|mac_out1_DATAOUT_bus [11];
assign \comb_5|product[8]  = \comb_5|mult_rtl_4|auto_generated|mac_out1_DATAOUT_bus [12];
assign \comb_5|product[9]  = \comb_5|mult_rtl_4|auto_generated|mac_out1_DATAOUT_bus [13];
assign \comb_5|product[10]  = \comb_5|mult_rtl_4|auto_generated|mac_out1_DATAOUT_bus [14];
assign \comb_5|product[11]  = \comb_5|mult_rtl_4|auto_generated|mac_out1_DATAOUT_bus [15];
assign \comb_5|product[12]  = \comb_5|mult_rtl_4|auto_generated|mac_out1_DATAOUT_bus [16];
assign \comb_5|product[13]  = \comb_5|mult_rtl_4|auto_generated|mac_out1_DATAOUT_bus [17];
assign \comb_5|product[14]  = \comb_5|mult_rtl_4|auto_generated|mac_out1_DATAOUT_bus [18];
assign \comb_5|product[15]  = \comb_5|mult_rtl_4|auto_generated|mac_out1_DATAOUT_bus [19];
assign \comb_5|mult_rtl_4|auto_generated|result[16]  = \comb_5|mult_rtl_4|auto_generated|mac_out1_DATAOUT_bus [20];
assign \comb_5|mult_rtl_4|auto_generated|result[17]  = \comb_5|mult_rtl_4|auto_generated|mac_out1_DATAOUT_bus [21];
assign \comb_5|mult_rtl_4|auto_generated|result[18]  = \comb_5|mult_rtl_4|auto_generated|mac_out1_DATAOUT_bus [22];
assign \comb_5|mult_rtl_4|auto_generated|result[19]  = \comb_5|mult_rtl_4|auto_generated|mac_out1_DATAOUT_bus [23];
assign \comb_5|mult_rtl_4|auto_generated|result[20]  = \comb_5|mult_rtl_4|auto_generated|mac_out1_DATAOUT_bus [24];
assign \comb_5|mult_rtl_4|auto_generated|result[21]  = \comb_5|mult_rtl_4|auto_generated|mac_out1_DATAOUT_bus [25];
assign \comb_5|mult_rtl_4|auto_generated|result[22]  = \comb_5|mult_rtl_4|auto_generated|mac_out1_DATAOUT_bus [26];
assign \comb_5|mult_rtl_4|auto_generated|result[23]  = \comb_5|mult_rtl_4|auto_generated|mac_out1_DATAOUT_bus [27];
assign \comb_5|mult_rtl_4|auto_generated|result[24]  = \comb_5|mult_rtl_4|auto_generated|mac_out1_DATAOUT_bus [28];
assign \comb_5|mult_rtl_4|auto_generated|result[25]  = \comb_5|mult_rtl_4|auto_generated|mac_out1_DATAOUT_bus [29];
assign \comb_5|mult_rtl_4|auto_generated|result[26]  = \comb_5|mult_rtl_4|auto_generated|mac_out1_DATAOUT_bus [30];
assign \comb_5|mult_rtl_4|auto_generated|result[27]  = \comb_5|mult_rtl_4|auto_generated|mac_out1_DATAOUT_bus [31];
assign \comb_5|mult_rtl_4|auto_generated|result[28]  = \comb_5|mult_rtl_4|auto_generated|mac_out1_DATAOUT_bus [32];
assign \comb_5|mult_rtl_4|auto_generated|result[29]  = \comb_5|mult_rtl_4|auto_generated|mac_out1_DATAOUT_bus [33];
assign \comb_5|mult_rtl_4|auto_generated|result[30]  = \comb_5|mult_rtl_4|auto_generated|mac_out1_DATAOUT_bus [34];
assign \comb_5|mult_rtl_4|auto_generated|result[31]  = \comb_5|mult_rtl_4|auto_generated|mac_out1_DATAOUT_bus [35];

assign \comb_6|mult_rtl_6|auto_generated|mac_out1~0  = \comb_6|mult_rtl_6|auto_generated|mac_out1_DATAOUT_bus [0];
assign \comb_6|mult_rtl_6|auto_generated|mac_out1~1  = \comb_6|mult_rtl_6|auto_generated|mac_out1_DATAOUT_bus [1];
assign \comb_6|mult_rtl_6|auto_generated|mac_out1~2  = \comb_6|mult_rtl_6|auto_generated|mac_out1_DATAOUT_bus [2];
assign \comb_6|mult_rtl_6|auto_generated|mac_out1~3  = \comb_6|mult_rtl_6|auto_generated|mac_out1_DATAOUT_bus [3];
assign \comb_6|product[0]  = \comb_6|mult_rtl_6|auto_generated|mac_out1_DATAOUT_bus [4];
assign \comb_6|product[1]  = \comb_6|mult_rtl_6|auto_generated|mac_out1_DATAOUT_bus [5];
assign \comb_6|product[2]  = \comb_6|mult_rtl_6|auto_generated|mac_out1_DATAOUT_bus [6];
assign \comb_6|product[3]  = \comb_6|mult_rtl_6|auto_generated|mac_out1_DATAOUT_bus [7];
assign \comb_6|product[4]  = \comb_6|mult_rtl_6|auto_generated|mac_out1_DATAOUT_bus [8];
assign \comb_6|product[5]  = \comb_6|mult_rtl_6|auto_generated|mac_out1_DATAOUT_bus [9];
assign \comb_6|product[6]  = \comb_6|mult_rtl_6|auto_generated|mac_out1_DATAOUT_bus [10];
assign \comb_6|product[7]  = \comb_6|mult_rtl_6|auto_generated|mac_out1_DATAOUT_bus [11];
assign \comb_6|product[8]  = \comb_6|mult_rtl_6|auto_generated|mac_out1_DATAOUT_bus [12];
assign \comb_6|product[9]  = \comb_6|mult_rtl_6|auto_generated|mac_out1_DATAOUT_bus [13];
assign \comb_6|product[10]  = \comb_6|mult_rtl_6|auto_generated|mac_out1_DATAOUT_bus [14];
assign \comb_6|product[11]  = \comb_6|mult_rtl_6|auto_generated|mac_out1_DATAOUT_bus [15];
assign \comb_6|product[12]  = \comb_6|mult_rtl_6|auto_generated|mac_out1_DATAOUT_bus [16];
assign \comb_6|product[13]  = \comb_6|mult_rtl_6|auto_generated|mac_out1_DATAOUT_bus [17];
assign \comb_6|product[14]  = \comb_6|mult_rtl_6|auto_generated|mac_out1_DATAOUT_bus [18];
assign \comb_6|product[15]  = \comb_6|mult_rtl_6|auto_generated|mac_out1_DATAOUT_bus [19];
assign \comb_6|mult_rtl_6|auto_generated|result[16]  = \comb_6|mult_rtl_6|auto_generated|mac_out1_DATAOUT_bus [20];
assign \comb_6|mult_rtl_6|auto_generated|result[17]  = \comb_6|mult_rtl_6|auto_generated|mac_out1_DATAOUT_bus [21];
assign \comb_6|mult_rtl_6|auto_generated|result[18]  = \comb_6|mult_rtl_6|auto_generated|mac_out1_DATAOUT_bus [22];
assign \comb_6|mult_rtl_6|auto_generated|result[19]  = \comb_6|mult_rtl_6|auto_generated|mac_out1_DATAOUT_bus [23];
assign \comb_6|mult_rtl_6|auto_generated|result[20]  = \comb_6|mult_rtl_6|auto_generated|mac_out1_DATAOUT_bus [24];
assign \comb_6|mult_rtl_6|auto_generated|result[21]  = \comb_6|mult_rtl_6|auto_generated|mac_out1_DATAOUT_bus [25];
assign \comb_6|mult_rtl_6|auto_generated|result[22]  = \comb_6|mult_rtl_6|auto_generated|mac_out1_DATAOUT_bus [26];
assign \comb_6|mult_rtl_6|auto_generated|result[23]  = \comb_6|mult_rtl_6|auto_generated|mac_out1_DATAOUT_bus [27];
assign \comb_6|mult_rtl_6|auto_generated|result[24]  = \comb_6|mult_rtl_6|auto_generated|mac_out1_DATAOUT_bus [28];
assign \comb_6|mult_rtl_6|auto_generated|result[25]  = \comb_6|mult_rtl_6|auto_generated|mac_out1_DATAOUT_bus [29];
assign \comb_6|mult_rtl_6|auto_generated|result[26]  = \comb_6|mult_rtl_6|auto_generated|mac_out1_DATAOUT_bus [30];
assign \comb_6|mult_rtl_6|auto_generated|result[27]  = \comb_6|mult_rtl_6|auto_generated|mac_out1_DATAOUT_bus [31];
assign \comb_6|mult_rtl_6|auto_generated|result[28]  = \comb_6|mult_rtl_6|auto_generated|mac_out1_DATAOUT_bus [32];
assign \comb_6|mult_rtl_6|auto_generated|result[29]  = \comb_6|mult_rtl_6|auto_generated|mac_out1_DATAOUT_bus [33];
assign \comb_6|mult_rtl_6|auto_generated|result[30]  = \comb_6|mult_rtl_6|auto_generated|mac_out1_DATAOUT_bus [34];
assign \comb_6|mult_rtl_6|auto_generated|result[31]  = \comb_6|mult_rtl_6|auto_generated|mac_out1_DATAOUT_bus [35];

assign \comb_7|mult_rtl_8|auto_generated|mac_out1~0  = \comb_7|mult_rtl_8|auto_generated|mac_out1_DATAOUT_bus [0];
assign \comb_7|mult_rtl_8|auto_generated|mac_out1~1  = \comb_7|mult_rtl_8|auto_generated|mac_out1_DATAOUT_bus [1];
assign \comb_7|mult_rtl_8|auto_generated|mac_out1~2  = \comb_7|mult_rtl_8|auto_generated|mac_out1_DATAOUT_bus [2];
assign \comb_7|mult_rtl_8|auto_generated|mac_out1~3  = \comb_7|mult_rtl_8|auto_generated|mac_out1_DATAOUT_bus [3];
assign \comb_7|product[0]  = \comb_7|mult_rtl_8|auto_generated|mac_out1_DATAOUT_bus [4];
assign \comb_7|product[1]  = \comb_7|mult_rtl_8|auto_generated|mac_out1_DATAOUT_bus [5];
assign \comb_7|product[2]  = \comb_7|mult_rtl_8|auto_generated|mac_out1_DATAOUT_bus [6];
assign \comb_7|product[3]  = \comb_7|mult_rtl_8|auto_generated|mac_out1_DATAOUT_bus [7];
assign \comb_7|product[4]  = \comb_7|mult_rtl_8|auto_generated|mac_out1_DATAOUT_bus [8];
assign \comb_7|product[5]  = \comb_7|mult_rtl_8|auto_generated|mac_out1_DATAOUT_bus [9];
assign \comb_7|product[6]  = \comb_7|mult_rtl_8|auto_generated|mac_out1_DATAOUT_bus [10];
assign \comb_7|product[7]  = \comb_7|mult_rtl_8|auto_generated|mac_out1_DATAOUT_bus [11];
assign \comb_7|product[8]  = \comb_7|mult_rtl_8|auto_generated|mac_out1_DATAOUT_bus [12];
assign \comb_7|product[9]  = \comb_7|mult_rtl_8|auto_generated|mac_out1_DATAOUT_bus [13];
assign \comb_7|product[10]  = \comb_7|mult_rtl_8|auto_generated|mac_out1_DATAOUT_bus [14];
assign \comb_7|product[11]  = \comb_7|mult_rtl_8|auto_generated|mac_out1_DATAOUT_bus [15];
assign \comb_7|product[12]  = \comb_7|mult_rtl_8|auto_generated|mac_out1_DATAOUT_bus [16];
assign \comb_7|product[13]  = \comb_7|mult_rtl_8|auto_generated|mac_out1_DATAOUT_bus [17];
assign \comb_7|product[14]  = \comb_7|mult_rtl_8|auto_generated|mac_out1_DATAOUT_bus [18];
assign \comb_7|product[15]  = \comb_7|mult_rtl_8|auto_generated|mac_out1_DATAOUT_bus [19];
assign \comb_7|mult_rtl_8|auto_generated|result[16]  = \comb_7|mult_rtl_8|auto_generated|mac_out1_DATAOUT_bus [20];
assign \comb_7|mult_rtl_8|auto_generated|result[17]  = \comb_7|mult_rtl_8|auto_generated|mac_out1_DATAOUT_bus [21];
assign \comb_7|mult_rtl_8|auto_generated|result[18]  = \comb_7|mult_rtl_8|auto_generated|mac_out1_DATAOUT_bus [22];
assign \comb_7|mult_rtl_8|auto_generated|result[19]  = \comb_7|mult_rtl_8|auto_generated|mac_out1_DATAOUT_bus [23];
assign \comb_7|mult_rtl_8|auto_generated|result[20]  = \comb_7|mult_rtl_8|auto_generated|mac_out1_DATAOUT_bus [24];
assign \comb_7|mult_rtl_8|auto_generated|result[21]  = \comb_7|mult_rtl_8|auto_generated|mac_out1_DATAOUT_bus [25];
assign \comb_7|mult_rtl_8|auto_generated|result[22]  = \comb_7|mult_rtl_8|auto_generated|mac_out1_DATAOUT_bus [26];
assign \comb_7|mult_rtl_8|auto_generated|result[23]  = \comb_7|mult_rtl_8|auto_generated|mac_out1_DATAOUT_bus [27];
assign \comb_7|mult_rtl_8|auto_generated|result[24]  = \comb_7|mult_rtl_8|auto_generated|mac_out1_DATAOUT_bus [28];
assign \comb_7|mult_rtl_8|auto_generated|result[25]  = \comb_7|mult_rtl_8|auto_generated|mac_out1_DATAOUT_bus [29];
assign \comb_7|mult_rtl_8|auto_generated|result[26]  = \comb_7|mult_rtl_8|auto_generated|mac_out1_DATAOUT_bus [30];
assign \comb_7|mult_rtl_8|auto_generated|result[27]  = \comb_7|mult_rtl_8|auto_generated|mac_out1_DATAOUT_bus [31];
assign \comb_7|mult_rtl_8|auto_generated|result[28]  = \comb_7|mult_rtl_8|auto_generated|mac_out1_DATAOUT_bus [32];
assign \comb_7|mult_rtl_8|auto_generated|result[29]  = \comb_7|mult_rtl_8|auto_generated|mac_out1_DATAOUT_bus [33];
assign \comb_7|mult_rtl_8|auto_generated|result[30]  = \comb_7|mult_rtl_8|auto_generated|mac_out1_DATAOUT_bus [34];
assign \comb_7|mult_rtl_8|auto_generated|result[31]  = \comb_7|mult_rtl_8|auto_generated|mac_out1_DATAOUT_bus [35];

assign \comb_8|mult_rtl_10|auto_generated|mac_out1~0  = \comb_8|mult_rtl_10|auto_generated|mac_out1_DATAOUT_bus [0];
assign \comb_8|mult_rtl_10|auto_generated|mac_out1~1  = \comb_8|mult_rtl_10|auto_generated|mac_out1_DATAOUT_bus [1];
assign \comb_8|mult_rtl_10|auto_generated|mac_out1~2  = \comb_8|mult_rtl_10|auto_generated|mac_out1_DATAOUT_bus [2];
assign \comb_8|mult_rtl_10|auto_generated|mac_out1~3  = \comb_8|mult_rtl_10|auto_generated|mac_out1_DATAOUT_bus [3];
assign \comb_8|product[0]  = \comb_8|mult_rtl_10|auto_generated|mac_out1_DATAOUT_bus [4];
assign \comb_8|product[1]  = \comb_8|mult_rtl_10|auto_generated|mac_out1_DATAOUT_bus [5];
assign \comb_8|product[2]  = \comb_8|mult_rtl_10|auto_generated|mac_out1_DATAOUT_bus [6];
assign \comb_8|product[3]  = \comb_8|mult_rtl_10|auto_generated|mac_out1_DATAOUT_bus [7];
assign \comb_8|product[4]  = \comb_8|mult_rtl_10|auto_generated|mac_out1_DATAOUT_bus [8];
assign \comb_8|product[5]  = \comb_8|mult_rtl_10|auto_generated|mac_out1_DATAOUT_bus [9];
assign \comb_8|product[6]  = \comb_8|mult_rtl_10|auto_generated|mac_out1_DATAOUT_bus [10];
assign \comb_8|product[7]  = \comb_8|mult_rtl_10|auto_generated|mac_out1_DATAOUT_bus [11];
assign \comb_8|product[8]  = \comb_8|mult_rtl_10|auto_generated|mac_out1_DATAOUT_bus [12];
assign \comb_8|product[9]  = \comb_8|mult_rtl_10|auto_generated|mac_out1_DATAOUT_bus [13];
assign \comb_8|product[10]  = \comb_8|mult_rtl_10|auto_generated|mac_out1_DATAOUT_bus [14];
assign \comb_8|product[11]  = \comb_8|mult_rtl_10|auto_generated|mac_out1_DATAOUT_bus [15];
assign \comb_8|product[12]  = \comb_8|mult_rtl_10|auto_generated|mac_out1_DATAOUT_bus [16];
assign \comb_8|product[13]  = \comb_8|mult_rtl_10|auto_generated|mac_out1_DATAOUT_bus [17];
assign \comb_8|product[14]  = \comb_8|mult_rtl_10|auto_generated|mac_out1_DATAOUT_bus [18];
assign \comb_8|product[15]  = \comb_8|mult_rtl_10|auto_generated|mac_out1_DATAOUT_bus [19];
assign \comb_8|mult_rtl_10|auto_generated|result[16]  = \comb_8|mult_rtl_10|auto_generated|mac_out1_DATAOUT_bus [20];
assign \comb_8|mult_rtl_10|auto_generated|result[17]  = \comb_8|mult_rtl_10|auto_generated|mac_out1_DATAOUT_bus [21];
assign \comb_8|mult_rtl_10|auto_generated|result[18]  = \comb_8|mult_rtl_10|auto_generated|mac_out1_DATAOUT_bus [22];
assign \comb_8|mult_rtl_10|auto_generated|result[19]  = \comb_8|mult_rtl_10|auto_generated|mac_out1_DATAOUT_bus [23];
assign \comb_8|mult_rtl_10|auto_generated|result[20]  = \comb_8|mult_rtl_10|auto_generated|mac_out1_DATAOUT_bus [24];
assign \comb_8|mult_rtl_10|auto_generated|result[21]  = \comb_8|mult_rtl_10|auto_generated|mac_out1_DATAOUT_bus [25];
assign \comb_8|mult_rtl_10|auto_generated|result[22]  = \comb_8|mult_rtl_10|auto_generated|mac_out1_DATAOUT_bus [26];
assign \comb_8|mult_rtl_10|auto_generated|result[23]  = \comb_8|mult_rtl_10|auto_generated|mac_out1_DATAOUT_bus [27];
assign \comb_8|mult_rtl_10|auto_generated|result[24]  = \comb_8|mult_rtl_10|auto_generated|mac_out1_DATAOUT_bus [28];
assign \comb_8|mult_rtl_10|auto_generated|result[25]  = \comb_8|mult_rtl_10|auto_generated|mac_out1_DATAOUT_bus [29];
assign \comb_8|mult_rtl_10|auto_generated|result[26]  = \comb_8|mult_rtl_10|auto_generated|mac_out1_DATAOUT_bus [30];
assign \comb_8|mult_rtl_10|auto_generated|result[27]  = \comb_8|mult_rtl_10|auto_generated|mac_out1_DATAOUT_bus [31];
assign \comb_8|mult_rtl_10|auto_generated|result[28]  = \comb_8|mult_rtl_10|auto_generated|mac_out1_DATAOUT_bus [32];
assign \comb_8|mult_rtl_10|auto_generated|result[29]  = \comb_8|mult_rtl_10|auto_generated|mac_out1_DATAOUT_bus [33];
assign \comb_8|mult_rtl_10|auto_generated|result[30]  = \comb_8|mult_rtl_10|auto_generated|mac_out1_DATAOUT_bus [34];
assign \comb_8|mult_rtl_10|auto_generated|result[31]  = \comb_8|mult_rtl_10|auto_generated|mac_out1_DATAOUT_bus [35];

assign \comb_9|mult_rtl_12|auto_generated|mac_out1~0  = \comb_9|mult_rtl_12|auto_generated|mac_out1_DATAOUT_bus [0];
assign \comb_9|mult_rtl_12|auto_generated|mac_out1~1  = \comb_9|mult_rtl_12|auto_generated|mac_out1_DATAOUT_bus [1];
assign \comb_9|mult_rtl_12|auto_generated|mac_out1~2  = \comb_9|mult_rtl_12|auto_generated|mac_out1_DATAOUT_bus [2];
assign \comb_9|mult_rtl_12|auto_generated|mac_out1~3  = \comb_9|mult_rtl_12|auto_generated|mac_out1_DATAOUT_bus [3];
assign \comb_9|product[0]  = \comb_9|mult_rtl_12|auto_generated|mac_out1_DATAOUT_bus [4];
assign \comb_9|product[1]  = \comb_9|mult_rtl_12|auto_generated|mac_out1_DATAOUT_bus [5];
assign \comb_9|product[2]  = \comb_9|mult_rtl_12|auto_generated|mac_out1_DATAOUT_bus [6];
assign \comb_9|product[3]  = \comb_9|mult_rtl_12|auto_generated|mac_out1_DATAOUT_bus [7];
assign \comb_9|product[4]  = \comb_9|mult_rtl_12|auto_generated|mac_out1_DATAOUT_bus [8];
assign \comb_9|product[5]  = \comb_9|mult_rtl_12|auto_generated|mac_out1_DATAOUT_bus [9];
assign \comb_9|product[6]  = \comb_9|mult_rtl_12|auto_generated|mac_out1_DATAOUT_bus [10];
assign \comb_9|product[7]  = \comb_9|mult_rtl_12|auto_generated|mac_out1_DATAOUT_bus [11];
assign \comb_9|product[8]  = \comb_9|mult_rtl_12|auto_generated|mac_out1_DATAOUT_bus [12];
assign \comb_9|product[9]  = \comb_9|mult_rtl_12|auto_generated|mac_out1_DATAOUT_bus [13];
assign \comb_9|product[10]  = \comb_9|mult_rtl_12|auto_generated|mac_out1_DATAOUT_bus [14];
assign \comb_9|product[11]  = \comb_9|mult_rtl_12|auto_generated|mac_out1_DATAOUT_bus [15];
assign \comb_9|product[12]  = \comb_9|mult_rtl_12|auto_generated|mac_out1_DATAOUT_bus [16];
assign \comb_9|product[13]  = \comb_9|mult_rtl_12|auto_generated|mac_out1_DATAOUT_bus [17];
assign \comb_9|product[14]  = \comb_9|mult_rtl_12|auto_generated|mac_out1_DATAOUT_bus [18];
assign \comb_9|product[15]  = \comb_9|mult_rtl_12|auto_generated|mac_out1_DATAOUT_bus [19];
assign \comb_9|mult_rtl_12|auto_generated|result[16]  = \comb_9|mult_rtl_12|auto_generated|mac_out1_DATAOUT_bus [20];
assign \comb_9|mult_rtl_12|auto_generated|result[17]  = \comb_9|mult_rtl_12|auto_generated|mac_out1_DATAOUT_bus [21];
assign \comb_9|mult_rtl_12|auto_generated|result[18]  = \comb_9|mult_rtl_12|auto_generated|mac_out1_DATAOUT_bus [22];
assign \comb_9|mult_rtl_12|auto_generated|result[19]  = \comb_9|mult_rtl_12|auto_generated|mac_out1_DATAOUT_bus [23];
assign \comb_9|mult_rtl_12|auto_generated|result[20]  = \comb_9|mult_rtl_12|auto_generated|mac_out1_DATAOUT_bus [24];
assign \comb_9|mult_rtl_12|auto_generated|result[21]  = \comb_9|mult_rtl_12|auto_generated|mac_out1_DATAOUT_bus [25];
assign \comb_9|mult_rtl_12|auto_generated|result[22]  = \comb_9|mult_rtl_12|auto_generated|mac_out1_DATAOUT_bus [26];
assign \comb_9|mult_rtl_12|auto_generated|result[23]  = \comb_9|mult_rtl_12|auto_generated|mac_out1_DATAOUT_bus [27];
assign \comb_9|mult_rtl_12|auto_generated|result[24]  = \comb_9|mult_rtl_12|auto_generated|mac_out1_DATAOUT_bus [28];
assign \comb_9|mult_rtl_12|auto_generated|result[25]  = \comb_9|mult_rtl_12|auto_generated|mac_out1_DATAOUT_bus [29];
assign \comb_9|mult_rtl_12|auto_generated|result[26]  = \comb_9|mult_rtl_12|auto_generated|mac_out1_DATAOUT_bus [30];
assign \comb_9|mult_rtl_12|auto_generated|result[27]  = \comb_9|mult_rtl_12|auto_generated|mac_out1_DATAOUT_bus [31];
assign \comb_9|mult_rtl_12|auto_generated|result[28]  = \comb_9|mult_rtl_12|auto_generated|mac_out1_DATAOUT_bus [32];
assign \comb_9|mult_rtl_12|auto_generated|result[29]  = \comb_9|mult_rtl_12|auto_generated|mac_out1_DATAOUT_bus [33];
assign \comb_9|mult_rtl_12|auto_generated|result[30]  = \comb_9|mult_rtl_12|auto_generated|mac_out1_DATAOUT_bus [34];
assign \comb_9|mult_rtl_12|auto_generated|result[31]  = \comb_9|mult_rtl_12|auto_generated|mac_out1_DATAOUT_bus [35];

assign \comb_4|mult_rtl_3|auto_generated|mac_mult2~4  = \comb_4|mult_rtl_3|auto_generated|mac_mult2~I_DATAOUT_bus [0];
assign \comb_4|mult_rtl_3|auto_generated|mac_mult2~5  = \comb_4|mult_rtl_3|auto_generated|mac_mult2~I_DATAOUT_bus [1];
assign \comb_4|mult_rtl_3|auto_generated|mac_mult2~6  = \comb_4|mult_rtl_3|auto_generated|mac_mult2~I_DATAOUT_bus [2];
assign \comb_4|mult_rtl_3|auto_generated|mac_mult2~7  = \comb_4|mult_rtl_3|auto_generated|mac_mult2~I_DATAOUT_bus [3];
assign \comb_4|mult_rtl_3|auto_generated|mac_mult2  = \comb_4|mult_rtl_3|auto_generated|mac_mult2~I_DATAOUT_bus [4];
assign \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT1  = \comb_4|mult_rtl_3|auto_generated|mac_mult2~I_DATAOUT_bus [5];
assign \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT2  = \comb_4|mult_rtl_3|auto_generated|mac_mult2~I_DATAOUT_bus [6];
assign \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT3  = \comb_4|mult_rtl_3|auto_generated|mac_mult2~I_DATAOUT_bus [7];
assign \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT4  = \comb_4|mult_rtl_3|auto_generated|mac_mult2~I_DATAOUT_bus [8];
assign \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT5  = \comb_4|mult_rtl_3|auto_generated|mac_mult2~I_DATAOUT_bus [9];
assign \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT6  = \comb_4|mult_rtl_3|auto_generated|mac_mult2~I_DATAOUT_bus [10];
assign \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT7  = \comb_4|mult_rtl_3|auto_generated|mac_mult2~I_DATAOUT_bus [11];
assign \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT8  = \comb_4|mult_rtl_3|auto_generated|mac_mult2~I_DATAOUT_bus [12];
assign \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT9  = \comb_4|mult_rtl_3|auto_generated|mac_mult2~I_DATAOUT_bus [13];
assign \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT10  = \comb_4|mult_rtl_3|auto_generated|mac_mult2~I_DATAOUT_bus [14];
assign \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT11  = \comb_4|mult_rtl_3|auto_generated|mac_mult2~I_DATAOUT_bus [15];
assign \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT12  = \comb_4|mult_rtl_3|auto_generated|mac_mult2~I_DATAOUT_bus [16];
assign \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT13  = \comb_4|mult_rtl_3|auto_generated|mac_mult2~I_DATAOUT_bus [17];
assign \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT14  = \comb_4|mult_rtl_3|auto_generated|mac_mult2~I_DATAOUT_bus [18];
assign \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT15  = \comb_4|mult_rtl_3|auto_generated|mac_mult2~I_DATAOUT_bus [19];
assign \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT16  = \comb_4|mult_rtl_3|auto_generated|mac_mult2~I_DATAOUT_bus [20];
assign \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT17  = \comb_4|mult_rtl_3|auto_generated|mac_mult2~I_DATAOUT_bus [21];
assign \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT18  = \comb_4|mult_rtl_3|auto_generated|mac_mult2~I_DATAOUT_bus [22];
assign \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT19  = \comb_4|mult_rtl_3|auto_generated|mac_mult2~I_DATAOUT_bus [23];
assign \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT20  = \comb_4|mult_rtl_3|auto_generated|mac_mult2~I_DATAOUT_bus [24];
assign \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT21  = \comb_4|mult_rtl_3|auto_generated|mac_mult2~I_DATAOUT_bus [25];
assign \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT22  = \comb_4|mult_rtl_3|auto_generated|mac_mult2~I_DATAOUT_bus [26];
assign \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT23  = \comb_4|mult_rtl_3|auto_generated|mac_mult2~I_DATAOUT_bus [27];
assign \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT24  = \comb_4|mult_rtl_3|auto_generated|mac_mult2~I_DATAOUT_bus [28];
assign \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT25  = \comb_4|mult_rtl_3|auto_generated|mac_mult2~I_DATAOUT_bus [29];
assign \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT26  = \comb_4|mult_rtl_3|auto_generated|mac_mult2~I_DATAOUT_bus [30];
assign \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT27  = \comb_4|mult_rtl_3|auto_generated|mac_mult2~I_DATAOUT_bus [31];
assign \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT28  = \comb_4|mult_rtl_3|auto_generated|mac_mult2~I_DATAOUT_bus [32];
assign \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT29  = \comb_4|mult_rtl_3|auto_generated|mac_mult2~I_DATAOUT_bus [33];
assign \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT30  = \comb_4|mult_rtl_3|auto_generated|mac_mult2~I_DATAOUT_bus [34];
assign \comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT31  = \comb_4|mult_rtl_3|auto_generated|mac_mult2~I_DATAOUT_bus [35];

assign \comb_5|mult_rtl_4|auto_generated|mac_mult2~4  = \comb_5|mult_rtl_4|auto_generated|mac_mult2~I_DATAOUT_bus [0];
assign \comb_5|mult_rtl_4|auto_generated|mac_mult2~5  = \comb_5|mult_rtl_4|auto_generated|mac_mult2~I_DATAOUT_bus [1];
assign \comb_5|mult_rtl_4|auto_generated|mac_mult2~6  = \comb_5|mult_rtl_4|auto_generated|mac_mult2~I_DATAOUT_bus [2];
assign \comb_5|mult_rtl_4|auto_generated|mac_mult2~7  = \comb_5|mult_rtl_4|auto_generated|mac_mult2~I_DATAOUT_bus [3];
assign \comb_5|mult_rtl_4|auto_generated|mac_mult2  = \comb_5|mult_rtl_4|auto_generated|mac_mult2~I_DATAOUT_bus [4];
assign \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT1  = \comb_5|mult_rtl_4|auto_generated|mac_mult2~I_DATAOUT_bus [5];
assign \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT2  = \comb_5|mult_rtl_4|auto_generated|mac_mult2~I_DATAOUT_bus [6];
assign \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT3  = \comb_5|mult_rtl_4|auto_generated|mac_mult2~I_DATAOUT_bus [7];
assign \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT4  = \comb_5|mult_rtl_4|auto_generated|mac_mult2~I_DATAOUT_bus [8];
assign \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT5  = \comb_5|mult_rtl_4|auto_generated|mac_mult2~I_DATAOUT_bus [9];
assign \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT6  = \comb_5|mult_rtl_4|auto_generated|mac_mult2~I_DATAOUT_bus [10];
assign \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT7  = \comb_5|mult_rtl_4|auto_generated|mac_mult2~I_DATAOUT_bus [11];
assign \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT8  = \comb_5|mult_rtl_4|auto_generated|mac_mult2~I_DATAOUT_bus [12];
assign \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT9  = \comb_5|mult_rtl_4|auto_generated|mac_mult2~I_DATAOUT_bus [13];
assign \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT10  = \comb_5|mult_rtl_4|auto_generated|mac_mult2~I_DATAOUT_bus [14];
assign \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT11  = \comb_5|mult_rtl_4|auto_generated|mac_mult2~I_DATAOUT_bus [15];
assign \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT12  = \comb_5|mult_rtl_4|auto_generated|mac_mult2~I_DATAOUT_bus [16];
assign \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT13  = \comb_5|mult_rtl_4|auto_generated|mac_mult2~I_DATAOUT_bus [17];
assign \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT14  = \comb_5|mult_rtl_4|auto_generated|mac_mult2~I_DATAOUT_bus [18];
assign \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT15  = \comb_5|mult_rtl_4|auto_generated|mac_mult2~I_DATAOUT_bus [19];
assign \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT16  = \comb_5|mult_rtl_4|auto_generated|mac_mult2~I_DATAOUT_bus [20];
assign \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT17  = \comb_5|mult_rtl_4|auto_generated|mac_mult2~I_DATAOUT_bus [21];
assign \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT18  = \comb_5|mult_rtl_4|auto_generated|mac_mult2~I_DATAOUT_bus [22];
assign \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT19  = \comb_5|mult_rtl_4|auto_generated|mac_mult2~I_DATAOUT_bus [23];
assign \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT20  = \comb_5|mult_rtl_4|auto_generated|mac_mult2~I_DATAOUT_bus [24];
assign \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT21  = \comb_5|mult_rtl_4|auto_generated|mac_mult2~I_DATAOUT_bus [25];
assign \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT22  = \comb_5|mult_rtl_4|auto_generated|mac_mult2~I_DATAOUT_bus [26];
assign \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT23  = \comb_5|mult_rtl_4|auto_generated|mac_mult2~I_DATAOUT_bus [27];
assign \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT24  = \comb_5|mult_rtl_4|auto_generated|mac_mult2~I_DATAOUT_bus [28];
assign \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT25  = \comb_5|mult_rtl_4|auto_generated|mac_mult2~I_DATAOUT_bus [29];
assign \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT26  = \comb_5|mult_rtl_4|auto_generated|mac_mult2~I_DATAOUT_bus [30];
assign \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT27  = \comb_5|mult_rtl_4|auto_generated|mac_mult2~I_DATAOUT_bus [31];
assign \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT28  = \comb_5|mult_rtl_4|auto_generated|mac_mult2~I_DATAOUT_bus [32];
assign \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT29  = \comb_5|mult_rtl_4|auto_generated|mac_mult2~I_DATAOUT_bus [33];
assign \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT30  = \comb_5|mult_rtl_4|auto_generated|mac_mult2~I_DATAOUT_bus [34];
assign \comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT31  = \comb_5|mult_rtl_4|auto_generated|mac_mult2~I_DATAOUT_bus [35];

assign \comb_6|mult_rtl_6|auto_generated|mac_mult2~4  = \comb_6|mult_rtl_6|auto_generated|mac_mult2~I_DATAOUT_bus [0];
assign \comb_6|mult_rtl_6|auto_generated|mac_mult2~5  = \comb_6|mult_rtl_6|auto_generated|mac_mult2~I_DATAOUT_bus [1];
assign \comb_6|mult_rtl_6|auto_generated|mac_mult2~6  = \comb_6|mult_rtl_6|auto_generated|mac_mult2~I_DATAOUT_bus [2];
assign \comb_6|mult_rtl_6|auto_generated|mac_mult2~7  = \comb_6|mult_rtl_6|auto_generated|mac_mult2~I_DATAOUT_bus [3];
assign \comb_6|mult_rtl_6|auto_generated|mac_mult2  = \comb_6|mult_rtl_6|auto_generated|mac_mult2~I_DATAOUT_bus [4];
assign \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT1  = \comb_6|mult_rtl_6|auto_generated|mac_mult2~I_DATAOUT_bus [5];
assign \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT2  = \comb_6|mult_rtl_6|auto_generated|mac_mult2~I_DATAOUT_bus [6];
assign \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT3  = \comb_6|mult_rtl_6|auto_generated|mac_mult2~I_DATAOUT_bus [7];
assign \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT4  = \comb_6|mult_rtl_6|auto_generated|mac_mult2~I_DATAOUT_bus [8];
assign \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT5  = \comb_6|mult_rtl_6|auto_generated|mac_mult2~I_DATAOUT_bus [9];
assign \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT6  = \comb_6|mult_rtl_6|auto_generated|mac_mult2~I_DATAOUT_bus [10];
assign \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT7  = \comb_6|mult_rtl_6|auto_generated|mac_mult2~I_DATAOUT_bus [11];
assign \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT8  = \comb_6|mult_rtl_6|auto_generated|mac_mult2~I_DATAOUT_bus [12];
assign \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT9  = \comb_6|mult_rtl_6|auto_generated|mac_mult2~I_DATAOUT_bus [13];
assign \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT10  = \comb_6|mult_rtl_6|auto_generated|mac_mult2~I_DATAOUT_bus [14];
assign \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT11  = \comb_6|mult_rtl_6|auto_generated|mac_mult2~I_DATAOUT_bus [15];
assign \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT12  = \comb_6|mult_rtl_6|auto_generated|mac_mult2~I_DATAOUT_bus [16];
assign \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT13  = \comb_6|mult_rtl_6|auto_generated|mac_mult2~I_DATAOUT_bus [17];
assign \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT14  = \comb_6|mult_rtl_6|auto_generated|mac_mult2~I_DATAOUT_bus [18];
assign \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT15  = \comb_6|mult_rtl_6|auto_generated|mac_mult2~I_DATAOUT_bus [19];
assign \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT16  = \comb_6|mult_rtl_6|auto_generated|mac_mult2~I_DATAOUT_bus [20];
assign \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT17  = \comb_6|mult_rtl_6|auto_generated|mac_mult2~I_DATAOUT_bus [21];
assign \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT18  = \comb_6|mult_rtl_6|auto_generated|mac_mult2~I_DATAOUT_bus [22];
assign \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT19  = \comb_6|mult_rtl_6|auto_generated|mac_mult2~I_DATAOUT_bus [23];
assign \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT20  = \comb_6|mult_rtl_6|auto_generated|mac_mult2~I_DATAOUT_bus [24];
assign \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT21  = \comb_6|mult_rtl_6|auto_generated|mac_mult2~I_DATAOUT_bus [25];
assign \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT22  = \comb_6|mult_rtl_6|auto_generated|mac_mult2~I_DATAOUT_bus [26];
assign \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT23  = \comb_6|mult_rtl_6|auto_generated|mac_mult2~I_DATAOUT_bus [27];
assign \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT24  = \comb_6|mult_rtl_6|auto_generated|mac_mult2~I_DATAOUT_bus [28];
assign \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT25  = \comb_6|mult_rtl_6|auto_generated|mac_mult2~I_DATAOUT_bus [29];
assign \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT26  = \comb_6|mult_rtl_6|auto_generated|mac_mult2~I_DATAOUT_bus [30];
assign \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT27  = \comb_6|mult_rtl_6|auto_generated|mac_mult2~I_DATAOUT_bus [31];
assign \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT28  = \comb_6|mult_rtl_6|auto_generated|mac_mult2~I_DATAOUT_bus [32];
assign \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT29  = \comb_6|mult_rtl_6|auto_generated|mac_mult2~I_DATAOUT_bus [33];
assign \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT30  = \comb_6|mult_rtl_6|auto_generated|mac_mult2~I_DATAOUT_bus [34];
assign \comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT31  = \comb_6|mult_rtl_6|auto_generated|mac_mult2~I_DATAOUT_bus [35];

assign \comb_7|mult_rtl_8|auto_generated|mac_mult2~4  = \comb_7|mult_rtl_8|auto_generated|mac_mult2~I_DATAOUT_bus [0];
assign \comb_7|mult_rtl_8|auto_generated|mac_mult2~5  = \comb_7|mult_rtl_8|auto_generated|mac_mult2~I_DATAOUT_bus [1];
assign \comb_7|mult_rtl_8|auto_generated|mac_mult2~6  = \comb_7|mult_rtl_8|auto_generated|mac_mult2~I_DATAOUT_bus [2];
assign \comb_7|mult_rtl_8|auto_generated|mac_mult2~7  = \comb_7|mult_rtl_8|auto_generated|mac_mult2~I_DATAOUT_bus [3];
assign \comb_7|mult_rtl_8|auto_generated|mac_mult2  = \comb_7|mult_rtl_8|auto_generated|mac_mult2~I_DATAOUT_bus [4];
assign \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT1  = \comb_7|mult_rtl_8|auto_generated|mac_mult2~I_DATAOUT_bus [5];
assign \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT2  = \comb_7|mult_rtl_8|auto_generated|mac_mult2~I_DATAOUT_bus [6];
assign \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT3  = \comb_7|mult_rtl_8|auto_generated|mac_mult2~I_DATAOUT_bus [7];
assign \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT4  = \comb_7|mult_rtl_8|auto_generated|mac_mult2~I_DATAOUT_bus [8];
assign \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT5  = \comb_7|mult_rtl_8|auto_generated|mac_mult2~I_DATAOUT_bus [9];
assign \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT6  = \comb_7|mult_rtl_8|auto_generated|mac_mult2~I_DATAOUT_bus [10];
assign \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT7  = \comb_7|mult_rtl_8|auto_generated|mac_mult2~I_DATAOUT_bus [11];
assign \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT8  = \comb_7|mult_rtl_8|auto_generated|mac_mult2~I_DATAOUT_bus [12];
assign \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT9  = \comb_7|mult_rtl_8|auto_generated|mac_mult2~I_DATAOUT_bus [13];
assign \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT10  = \comb_7|mult_rtl_8|auto_generated|mac_mult2~I_DATAOUT_bus [14];
assign \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT11  = \comb_7|mult_rtl_8|auto_generated|mac_mult2~I_DATAOUT_bus [15];
assign \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT12  = \comb_7|mult_rtl_8|auto_generated|mac_mult2~I_DATAOUT_bus [16];
assign \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT13  = \comb_7|mult_rtl_8|auto_generated|mac_mult2~I_DATAOUT_bus [17];
assign \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT14  = \comb_7|mult_rtl_8|auto_generated|mac_mult2~I_DATAOUT_bus [18];
assign \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT15  = \comb_7|mult_rtl_8|auto_generated|mac_mult2~I_DATAOUT_bus [19];
assign \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT16  = \comb_7|mult_rtl_8|auto_generated|mac_mult2~I_DATAOUT_bus [20];
assign \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT17  = \comb_7|mult_rtl_8|auto_generated|mac_mult2~I_DATAOUT_bus [21];
assign \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT18  = \comb_7|mult_rtl_8|auto_generated|mac_mult2~I_DATAOUT_bus [22];
assign \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT19  = \comb_7|mult_rtl_8|auto_generated|mac_mult2~I_DATAOUT_bus [23];
assign \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT20  = \comb_7|mult_rtl_8|auto_generated|mac_mult2~I_DATAOUT_bus [24];
assign \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT21  = \comb_7|mult_rtl_8|auto_generated|mac_mult2~I_DATAOUT_bus [25];
assign \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT22  = \comb_7|mult_rtl_8|auto_generated|mac_mult2~I_DATAOUT_bus [26];
assign \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT23  = \comb_7|mult_rtl_8|auto_generated|mac_mult2~I_DATAOUT_bus [27];
assign \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT24  = \comb_7|mult_rtl_8|auto_generated|mac_mult2~I_DATAOUT_bus [28];
assign \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT25  = \comb_7|mult_rtl_8|auto_generated|mac_mult2~I_DATAOUT_bus [29];
assign \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT26  = \comb_7|mult_rtl_8|auto_generated|mac_mult2~I_DATAOUT_bus [30];
assign \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT27  = \comb_7|mult_rtl_8|auto_generated|mac_mult2~I_DATAOUT_bus [31];
assign \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT28  = \comb_7|mult_rtl_8|auto_generated|mac_mult2~I_DATAOUT_bus [32];
assign \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT29  = \comb_7|mult_rtl_8|auto_generated|mac_mult2~I_DATAOUT_bus [33];
assign \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT30  = \comb_7|mult_rtl_8|auto_generated|mac_mult2~I_DATAOUT_bus [34];
assign \comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT31  = \comb_7|mult_rtl_8|auto_generated|mac_mult2~I_DATAOUT_bus [35];

assign \comb_8|mult_rtl_10|auto_generated|mac_mult2~4  = \comb_8|mult_rtl_10|auto_generated|mac_mult2~I_DATAOUT_bus [0];
assign \comb_8|mult_rtl_10|auto_generated|mac_mult2~5  = \comb_8|mult_rtl_10|auto_generated|mac_mult2~I_DATAOUT_bus [1];
assign \comb_8|mult_rtl_10|auto_generated|mac_mult2~6  = \comb_8|mult_rtl_10|auto_generated|mac_mult2~I_DATAOUT_bus [2];
assign \comb_8|mult_rtl_10|auto_generated|mac_mult2~7  = \comb_8|mult_rtl_10|auto_generated|mac_mult2~I_DATAOUT_bus [3];
assign \comb_8|mult_rtl_10|auto_generated|mac_mult2  = \comb_8|mult_rtl_10|auto_generated|mac_mult2~I_DATAOUT_bus [4];
assign \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT1  = \comb_8|mult_rtl_10|auto_generated|mac_mult2~I_DATAOUT_bus [5];
assign \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT2  = \comb_8|mult_rtl_10|auto_generated|mac_mult2~I_DATAOUT_bus [6];
assign \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT3  = \comb_8|mult_rtl_10|auto_generated|mac_mult2~I_DATAOUT_bus [7];
assign \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT4  = \comb_8|mult_rtl_10|auto_generated|mac_mult2~I_DATAOUT_bus [8];
assign \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT5  = \comb_8|mult_rtl_10|auto_generated|mac_mult2~I_DATAOUT_bus [9];
assign \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT6  = \comb_8|mult_rtl_10|auto_generated|mac_mult2~I_DATAOUT_bus [10];
assign \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT7  = \comb_8|mult_rtl_10|auto_generated|mac_mult2~I_DATAOUT_bus [11];
assign \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT8  = \comb_8|mult_rtl_10|auto_generated|mac_mult2~I_DATAOUT_bus [12];
assign \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT9  = \comb_8|mult_rtl_10|auto_generated|mac_mult2~I_DATAOUT_bus [13];
assign \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT10  = \comb_8|mult_rtl_10|auto_generated|mac_mult2~I_DATAOUT_bus [14];
assign \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT11  = \comb_8|mult_rtl_10|auto_generated|mac_mult2~I_DATAOUT_bus [15];
assign \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT12  = \comb_8|mult_rtl_10|auto_generated|mac_mult2~I_DATAOUT_bus [16];
assign \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT13  = \comb_8|mult_rtl_10|auto_generated|mac_mult2~I_DATAOUT_bus [17];
assign \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT14  = \comb_8|mult_rtl_10|auto_generated|mac_mult2~I_DATAOUT_bus [18];
assign \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT15  = \comb_8|mult_rtl_10|auto_generated|mac_mult2~I_DATAOUT_bus [19];
assign \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT16  = \comb_8|mult_rtl_10|auto_generated|mac_mult2~I_DATAOUT_bus [20];
assign \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT17  = \comb_8|mult_rtl_10|auto_generated|mac_mult2~I_DATAOUT_bus [21];
assign \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT18  = \comb_8|mult_rtl_10|auto_generated|mac_mult2~I_DATAOUT_bus [22];
assign \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT19  = \comb_8|mult_rtl_10|auto_generated|mac_mult2~I_DATAOUT_bus [23];
assign \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT20  = \comb_8|mult_rtl_10|auto_generated|mac_mult2~I_DATAOUT_bus [24];
assign \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT21  = \comb_8|mult_rtl_10|auto_generated|mac_mult2~I_DATAOUT_bus [25];
assign \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT22  = \comb_8|mult_rtl_10|auto_generated|mac_mult2~I_DATAOUT_bus [26];
assign \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT23  = \comb_8|mult_rtl_10|auto_generated|mac_mult2~I_DATAOUT_bus [27];
assign \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT24  = \comb_8|mult_rtl_10|auto_generated|mac_mult2~I_DATAOUT_bus [28];
assign \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT25  = \comb_8|mult_rtl_10|auto_generated|mac_mult2~I_DATAOUT_bus [29];
assign \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT26  = \comb_8|mult_rtl_10|auto_generated|mac_mult2~I_DATAOUT_bus [30];
assign \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT27  = \comb_8|mult_rtl_10|auto_generated|mac_mult2~I_DATAOUT_bus [31];
assign \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT28  = \comb_8|mult_rtl_10|auto_generated|mac_mult2~I_DATAOUT_bus [32];
assign \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT29  = \comb_8|mult_rtl_10|auto_generated|mac_mult2~I_DATAOUT_bus [33];
assign \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT30  = \comb_8|mult_rtl_10|auto_generated|mac_mult2~I_DATAOUT_bus [34];
assign \comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT31  = \comb_8|mult_rtl_10|auto_generated|mac_mult2~I_DATAOUT_bus [35];

assign \comb_9|mult_rtl_12|auto_generated|mac_mult2~4  = \comb_9|mult_rtl_12|auto_generated|mac_mult2~I_DATAOUT_bus [0];
assign \comb_9|mult_rtl_12|auto_generated|mac_mult2~5  = \comb_9|mult_rtl_12|auto_generated|mac_mult2~I_DATAOUT_bus [1];
assign \comb_9|mult_rtl_12|auto_generated|mac_mult2~6  = \comb_9|mult_rtl_12|auto_generated|mac_mult2~I_DATAOUT_bus [2];
assign \comb_9|mult_rtl_12|auto_generated|mac_mult2~7  = \comb_9|mult_rtl_12|auto_generated|mac_mult2~I_DATAOUT_bus [3];
assign \comb_9|mult_rtl_12|auto_generated|mac_mult2  = \comb_9|mult_rtl_12|auto_generated|mac_mult2~I_DATAOUT_bus [4];
assign \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT1  = \comb_9|mult_rtl_12|auto_generated|mac_mult2~I_DATAOUT_bus [5];
assign \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT2  = \comb_9|mult_rtl_12|auto_generated|mac_mult2~I_DATAOUT_bus [6];
assign \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT3  = \comb_9|mult_rtl_12|auto_generated|mac_mult2~I_DATAOUT_bus [7];
assign \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT4  = \comb_9|mult_rtl_12|auto_generated|mac_mult2~I_DATAOUT_bus [8];
assign \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT5  = \comb_9|mult_rtl_12|auto_generated|mac_mult2~I_DATAOUT_bus [9];
assign \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT6  = \comb_9|mult_rtl_12|auto_generated|mac_mult2~I_DATAOUT_bus [10];
assign \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT7  = \comb_9|mult_rtl_12|auto_generated|mac_mult2~I_DATAOUT_bus [11];
assign \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT8  = \comb_9|mult_rtl_12|auto_generated|mac_mult2~I_DATAOUT_bus [12];
assign \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT9  = \comb_9|mult_rtl_12|auto_generated|mac_mult2~I_DATAOUT_bus [13];
assign \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT10  = \comb_9|mult_rtl_12|auto_generated|mac_mult2~I_DATAOUT_bus [14];
assign \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT11  = \comb_9|mult_rtl_12|auto_generated|mac_mult2~I_DATAOUT_bus [15];
assign \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT12  = \comb_9|mult_rtl_12|auto_generated|mac_mult2~I_DATAOUT_bus [16];
assign \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT13  = \comb_9|mult_rtl_12|auto_generated|mac_mult2~I_DATAOUT_bus [17];
assign \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT14  = \comb_9|mult_rtl_12|auto_generated|mac_mult2~I_DATAOUT_bus [18];
assign \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT15  = \comb_9|mult_rtl_12|auto_generated|mac_mult2~I_DATAOUT_bus [19];
assign \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT16  = \comb_9|mult_rtl_12|auto_generated|mac_mult2~I_DATAOUT_bus [20];
assign \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT17  = \comb_9|mult_rtl_12|auto_generated|mac_mult2~I_DATAOUT_bus [21];
assign \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT18  = \comb_9|mult_rtl_12|auto_generated|mac_mult2~I_DATAOUT_bus [22];
assign \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT19  = \comb_9|mult_rtl_12|auto_generated|mac_mult2~I_DATAOUT_bus [23];
assign \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT20  = \comb_9|mult_rtl_12|auto_generated|mac_mult2~I_DATAOUT_bus [24];
assign \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT21  = \comb_9|mult_rtl_12|auto_generated|mac_mult2~I_DATAOUT_bus [25];
assign \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT22  = \comb_9|mult_rtl_12|auto_generated|mac_mult2~I_DATAOUT_bus [26];
assign \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT23  = \comb_9|mult_rtl_12|auto_generated|mac_mult2~I_DATAOUT_bus [27];
assign \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT24  = \comb_9|mult_rtl_12|auto_generated|mac_mult2~I_DATAOUT_bus [28];
assign \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT25  = \comb_9|mult_rtl_12|auto_generated|mac_mult2~I_DATAOUT_bus [29];
assign \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT26  = \comb_9|mult_rtl_12|auto_generated|mac_mult2~I_DATAOUT_bus [30];
assign \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT27  = \comb_9|mult_rtl_12|auto_generated|mac_mult2~I_DATAOUT_bus [31];
assign \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT28  = \comb_9|mult_rtl_12|auto_generated|mac_mult2~I_DATAOUT_bus [32];
assign \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT29  = \comb_9|mult_rtl_12|auto_generated|mac_mult2~I_DATAOUT_bus [33];
assign \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT30  = \comb_9|mult_rtl_12|auto_generated|mac_mult2~I_DATAOUT_bus [34];
assign \comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT31  = \comb_9|mult_rtl_12|auto_generated|mac_mult2~I_DATAOUT_bus [35];

assign \comb_4|mult_rtl_2|auto_generated|mac_out1~0  = \comb_4|mult_rtl_2|auto_generated|mac_out1_DATAOUT_bus [0];
assign \comb_4|mult_rtl_2|auto_generated|mac_out1~1  = \comb_4|mult_rtl_2|auto_generated|mac_out1_DATAOUT_bus [1];
assign \comb_4|mult_rtl_2|auto_generated|mac_out1~2  = \comb_4|mult_rtl_2|auto_generated|mac_out1_DATAOUT_bus [2];
assign \comb_4|mult_rtl_2|auto_generated|mac_out1~3  = \comb_4|mult_rtl_2|auto_generated|mac_out1_DATAOUT_bus [3];
assign \comb_4|mult_rtl_2|auto_generated|result[0]  = \comb_4|mult_rtl_2|auto_generated|mac_out1_DATAOUT_bus [4];
assign \comb_4|mult_rtl_2|auto_generated|result[1]  = \comb_4|mult_rtl_2|auto_generated|mac_out1_DATAOUT_bus [5];
assign \comb_4|mult_rtl_2|auto_generated|result[2]  = \comb_4|mult_rtl_2|auto_generated|mac_out1_DATAOUT_bus [6];
assign \comb_4|mult_rtl_2|auto_generated|result[3]  = \comb_4|mult_rtl_2|auto_generated|mac_out1_DATAOUT_bus [7];
assign \comb_4|mult_rtl_2|auto_generated|result[4]  = \comb_4|mult_rtl_2|auto_generated|mac_out1_DATAOUT_bus [8];
assign \comb_4|mult_rtl_2|auto_generated|result[5]  = \comb_4|mult_rtl_2|auto_generated|mac_out1_DATAOUT_bus [9];
assign \comb_4|mult_rtl_2|auto_generated|result[6]  = \comb_4|mult_rtl_2|auto_generated|mac_out1_DATAOUT_bus [10];
assign \comb_4|mult_rtl_2|auto_generated|result[7]  = \comb_4|mult_rtl_2|auto_generated|mac_out1_DATAOUT_bus [11];
assign \comb_4|mult_rtl_2|auto_generated|result[8]  = \comb_4|mult_rtl_2|auto_generated|mac_out1_DATAOUT_bus [12];
assign \comb_4|mult_rtl_2|auto_generated|result[9]  = \comb_4|mult_rtl_2|auto_generated|mac_out1_DATAOUT_bus [13];
assign \comb_4|mult_rtl_2|auto_generated|result[10]  = \comb_4|mult_rtl_2|auto_generated|mac_out1_DATAOUT_bus [14];
assign \comb_4|mult_rtl_2|auto_generated|result[11]  = \comb_4|mult_rtl_2|auto_generated|mac_out1_DATAOUT_bus [15];
assign \comb_4|mult_rtl_2|auto_generated|result[12]  = \comb_4|mult_rtl_2|auto_generated|mac_out1_DATAOUT_bus [16];
assign \comb_4|mult_rtl_2|auto_generated|result[13]  = \comb_4|mult_rtl_2|auto_generated|mac_out1_DATAOUT_bus [17];
assign \comb_4|mult_rtl_2|auto_generated|result[14]  = \comb_4|mult_rtl_2|auto_generated|mac_out1_DATAOUT_bus [18];
assign \comb_4|mult_rtl_2|auto_generated|result[15]  = \comb_4|mult_rtl_2|auto_generated|mac_out1_DATAOUT_bus [19];
assign \comb_4|mult_rtl_2|auto_generated|result[16]  = \comb_4|mult_rtl_2|auto_generated|mac_out1_DATAOUT_bus [20];
assign \comb_4|mult_rtl_2|auto_generated|result[17]  = \comb_4|mult_rtl_2|auto_generated|mac_out1_DATAOUT_bus [21];
assign \comb_4|mult_rtl_2|auto_generated|result[18]  = \comb_4|mult_rtl_2|auto_generated|mac_out1_DATAOUT_bus [22];
assign \comb_4|mult_rtl_2|auto_generated|result[19]  = \comb_4|mult_rtl_2|auto_generated|mac_out1_DATAOUT_bus [23];
assign \comb_4|mult_rtl_2|auto_generated|result[20]  = \comb_4|mult_rtl_2|auto_generated|mac_out1_DATAOUT_bus [24];
assign \comb_4|mult_rtl_2|auto_generated|result[21]  = \comb_4|mult_rtl_2|auto_generated|mac_out1_DATAOUT_bus [25];
assign \comb_4|mult_rtl_2|auto_generated|result[22]  = \comb_4|mult_rtl_2|auto_generated|mac_out1_DATAOUT_bus [26];
assign \comb_4|mult_rtl_2|auto_generated|result[23]  = \comb_4|mult_rtl_2|auto_generated|mac_out1_DATAOUT_bus [27];
assign \comb_4|mult_rtl_2|auto_generated|result[24]  = \comb_4|mult_rtl_2|auto_generated|mac_out1_DATAOUT_bus [28];
assign \comb_4|mult_rtl_2|auto_generated|result[25]  = \comb_4|mult_rtl_2|auto_generated|mac_out1_DATAOUT_bus [29];
assign \comb_4|mult_rtl_2|auto_generated|result[26]  = \comb_4|mult_rtl_2|auto_generated|mac_out1_DATAOUT_bus [30];
assign \comb_4|mult_rtl_2|auto_generated|result[27]  = \comb_4|mult_rtl_2|auto_generated|mac_out1_DATAOUT_bus [31];
assign \comb_4|mult_rtl_2|auto_generated|result[28]  = \comb_4|mult_rtl_2|auto_generated|mac_out1_DATAOUT_bus [32];
assign \comb_4|mult_rtl_2|auto_generated|result[29]  = \comb_4|mult_rtl_2|auto_generated|mac_out1_DATAOUT_bus [33];
assign \comb_4|mult_rtl_2|auto_generated|result[30]  = \comb_4|mult_rtl_2|auto_generated|mac_out1_DATAOUT_bus [34];
assign \comb_4|mult_rtl_2|auto_generated|result[31]  = \comb_4|mult_rtl_2|auto_generated|mac_out1_DATAOUT_bus [35];

assign \comb_5|mult_rtl_1|auto_generated|mac_out1~0  = \comb_5|mult_rtl_1|auto_generated|mac_out1_DATAOUT_bus [0];
assign \comb_5|mult_rtl_1|auto_generated|mac_out1~1  = \comb_5|mult_rtl_1|auto_generated|mac_out1_DATAOUT_bus [1];
assign \comb_5|mult_rtl_1|auto_generated|mac_out1~2  = \comb_5|mult_rtl_1|auto_generated|mac_out1_DATAOUT_bus [2];
assign \comb_5|mult_rtl_1|auto_generated|mac_out1~3  = \comb_5|mult_rtl_1|auto_generated|mac_out1_DATAOUT_bus [3];
assign \comb_5|mult_rtl_1|auto_generated|result[0]  = \comb_5|mult_rtl_1|auto_generated|mac_out1_DATAOUT_bus [4];
assign \comb_5|mult_rtl_1|auto_generated|result[1]  = \comb_5|mult_rtl_1|auto_generated|mac_out1_DATAOUT_bus [5];
assign \comb_5|mult_rtl_1|auto_generated|result[2]  = \comb_5|mult_rtl_1|auto_generated|mac_out1_DATAOUT_bus [6];
assign \comb_5|mult_rtl_1|auto_generated|result[3]  = \comb_5|mult_rtl_1|auto_generated|mac_out1_DATAOUT_bus [7];
assign \comb_5|mult_rtl_1|auto_generated|result[4]  = \comb_5|mult_rtl_1|auto_generated|mac_out1_DATAOUT_bus [8];
assign \comb_5|mult_rtl_1|auto_generated|result[5]  = \comb_5|mult_rtl_1|auto_generated|mac_out1_DATAOUT_bus [9];
assign \comb_5|mult_rtl_1|auto_generated|result[6]  = \comb_5|mult_rtl_1|auto_generated|mac_out1_DATAOUT_bus [10];
assign \comb_5|mult_rtl_1|auto_generated|result[7]  = \comb_5|mult_rtl_1|auto_generated|mac_out1_DATAOUT_bus [11];
assign \comb_5|mult_rtl_1|auto_generated|result[8]  = \comb_5|mult_rtl_1|auto_generated|mac_out1_DATAOUT_bus [12];
assign \comb_5|mult_rtl_1|auto_generated|result[9]  = \comb_5|mult_rtl_1|auto_generated|mac_out1_DATAOUT_bus [13];
assign \comb_5|mult_rtl_1|auto_generated|result[10]  = \comb_5|mult_rtl_1|auto_generated|mac_out1_DATAOUT_bus [14];
assign \comb_5|mult_rtl_1|auto_generated|result[11]  = \comb_5|mult_rtl_1|auto_generated|mac_out1_DATAOUT_bus [15];
assign \comb_5|mult_rtl_1|auto_generated|result[12]  = \comb_5|mult_rtl_1|auto_generated|mac_out1_DATAOUT_bus [16];
assign \comb_5|mult_rtl_1|auto_generated|result[13]  = \comb_5|mult_rtl_1|auto_generated|mac_out1_DATAOUT_bus [17];
assign \comb_5|mult_rtl_1|auto_generated|result[14]  = \comb_5|mult_rtl_1|auto_generated|mac_out1_DATAOUT_bus [18];
assign \comb_5|mult_rtl_1|auto_generated|result[15]  = \comb_5|mult_rtl_1|auto_generated|mac_out1_DATAOUT_bus [19];
assign \comb_5|mult_rtl_1|auto_generated|result[16]  = \comb_5|mult_rtl_1|auto_generated|mac_out1_DATAOUT_bus [20];
assign \comb_5|mult_rtl_1|auto_generated|result[17]  = \comb_5|mult_rtl_1|auto_generated|mac_out1_DATAOUT_bus [21];
assign \comb_5|mult_rtl_1|auto_generated|result[18]  = \comb_5|mult_rtl_1|auto_generated|mac_out1_DATAOUT_bus [22];
assign \comb_5|mult_rtl_1|auto_generated|result[19]  = \comb_5|mult_rtl_1|auto_generated|mac_out1_DATAOUT_bus [23];
assign \comb_5|mult_rtl_1|auto_generated|result[20]  = \comb_5|mult_rtl_1|auto_generated|mac_out1_DATAOUT_bus [24];
assign \comb_5|mult_rtl_1|auto_generated|result[21]  = \comb_5|mult_rtl_1|auto_generated|mac_out1_DATAOUT_bus [25];
assign \comb_5|mult_rtl_1|auto_generated|result[22]  = \comb_5|mult_rtl_1|auto_generated|mac_out1_DATAOUT_bus [26];
assign \comb_5|mult_rtl_1|auto_generated|result[23]  = \comb_5|mult_rtl_1|auto_generated|mac_out1_DATAOUT_bus [27];
assign \comb_5|mult_rtl_1|auto_generated|result[24]  = \comb_5|mult_rtl_1|auto_generated|mac_out1_DATAOUT_bus [28];
assign \comb_5|mult_rtl_1|auto_generated|result[25]  = \comb_5|mult_rtl_1|auto_generated|mac_out1_DATAOUT_bus [29];
assign \comb_5|mult_rtl_1|auto_generated|result[26]  = \comb_5|mult_rtl_1|auto_generated|mac_out1_DATAOUT_bus [30];
assign \comb_5|mult_rtl_1|auto_generated|result[27]  = \comb_5|mult_rtl_1|auto_generated|mac_out1_DATAOUT_bus [31];
assign \comb_5|mult_rtl_1|auto_generated|result[28]  = \comb_5|mult_rtl_1|auto_generated|mac_out1_DATAOUT_bus [32];
assign \comb_5|mult_rtl_1|auto_generated|result[29]  = \comb_5|mult_rtl_1|auto_generated|mac_out1_DATAOUT_bus [33];
assign \comb_5|mult_rtl_1|auto_generated|result[30]  = \comb_5|mult_rtl_1|auto_generated|mac_out1_DATAOUT_bus [34];
assign \comb_5|mult_rtl_1|auto_generated|result[31]  = \comb_5|mult_rtl_1|auto_generated|mac_out1_DATAOUT_bus [35];

assign \comb_6|mult_rtl_5|auto_generated|mac_out1~0  = \comb_6|mult_rtl_5|auto_generated|mac_out1_DATAOUT_bus [0];
assign \comb_6|mult_rtl_5|auto_generated|mac_out1~1  = \comb_6|mult_rtl_5|auto_generated|mac_out1_DATAOUT_bus [1];
assign \comb_6|mult_rtl_5|auto_generated|mac_out1~2  = \comb_6|mult_rtl_5|auto_generated|mac_out1_DATAOUT_bus [2];
assign \comb_6|mult_rtl_5|auto_generated|mac_out1~3  = \comb_6|mult_rtl_5|auto_generated|mac_out1_DATAOUT_bus [3];
assign \comb_6|mult_rtl_5|auto_generated|result[0]  = \comb_6|mult_rtl_5|auto_generated|mac_out1_DATAOUT_bus [4];
assign \comb_6|mult_rtl_5|auto_generated|result[1]  = \comb_6|mult_rtl_5|auto_generated|mac_out1_DATAOUT_bus [5];
assign \comb_6|mult_rtl_5|auto_generated|result[2]  = \comb_6|mult_rtl_5|auto_generated|mac_out1_DATAOUT_bus [6];
assign \comb_6|mult_rtl_5|auto_generated|result[3]  = \comb_6|mult_rtl_5|auto_generated|mac_out1_DATAOUT_bus [7];
assign \comb_6|mult_rtl_5|auto_generated|result[4]  = \comb_6|mult_rtl_5|auto_generated|mac_out1_DATAOUT_bus [8];
assign \comb_6|mult_rtl_5|auto_generated|result[5]  = \comb_6|mult_rtl_5|auto_generated|mac_out1_DATAOUT_bus [9];
assign \comb_6|mult_rtl_5|auto_generated|result[6]  = \comb_6|mult_rtl_5|auto_generated|mac_out1_DATAOUT_bus [10];
assign \comb_6|mult_rtl_5|auto_generated|result[7]  = \comb_6|mult_rtl_5|auto_generated|mac_out1_DATAOUT_bus [11];
assign \comb_6|mult_rtl_5|auto_generated|result[8]  = \comb_6|mult_rtl_5|auto_generated|mac_out1_DATAOUT_bus [12];
assign \comb_6|mult_rtl_5|auto_generated|result[9]  = \comb_6|mult_rtl_5|auto_generated|mac_out1_DATAOUT_bus [13];
assign \comb_6|mult_rtl_5|auto_generated|result[10]  = \comb_6|mult_rtl_5|auto_generated|mac_out1_DATAOUT_bus [14];
assign \comb_6|mult_rtl_5|auto_generated|result[11]  = \comb_6|mult_rtl_5|auto_generated|mac_out1_DATAOUT_bus [15];
assign \comb_6|mult_rtl_5|auto_generated|result[12]  = \comb_6|mult_rtl_5|auto_generated|mac_out1_DATAOUT_bus [16];
assign \comb_6|mult_rtl_5|auto_generated|result[13]  = \comb_6|mult_rtl_5|auto_generated|mac_out1_DATAOUT_bus [17];
assign \comb_6|mult_rtl_5|auto_generated|result[14]  = \comb_6|mult_rtl_5|auto_generated|mac_out1_DATAOUT_bus [18];
assign \comb_6|mult_rtl_5|auto_generated|result[15]  = \comb_6|mult_rtl_5|auto_generated|mac_out1_DATAOUT_bus [19];
assign \comb_6|mult_rtl_5|auto_generated|result[16]  = \comb_6|mult_rtl_5|auto_generated|mac_out1_DATAOUT_bus [20];
assign \comb_6|mult_rtl_5|auto_generated|result[17]  = \comb_6|mult_rtl_5|auto_generated|mac_out1_DATAOUT_bus [21];
assign \comb_6|mult_rtl_5|auto_generated|result[18]  = \comb_6|mult_rtl_5|auto_generated|mac_out1_DATAOUT_bus [22];
assign \comb_6|mult_rtl_5|auto_generated|result[19]  = \comb_6|mult_rtl_5|auto_generated|mac_out1_DATAOUT_bus [23];
assign \comb_6|mult_rtl_5|auto_generated|result[20]  = \comb_6|mult_rtl_5|auto_generated|mac_out1_DATAOUT_bus [24];
assign \comb_6|mult_rtl_5|auto_generated|result[21]  = \comb_6|mult_rtl_5|auto_generated|mac_out1_DATAOUT_bus [25];
assign \comb_6|mult_rtl_5|auto_generated|result[22]  = \comb_6|mult_rtl_5|auto_generated|mac_out1_DATAOUT_bus [26];
assign \comb_6|mult_rtl_5|auto_generated|result[23]  = \comb_6|mult_rtl_5|auto_generated|mac_out1_DATAOUT_bus [27];
assign \comb_6|mult_rtl_5|auto_generated|result[24]  = \comb_6|mult_rtl_5|auto_generated|mac_out1_DATAOUT_bus [28];
assign \comb_6|mult_rtl_5|auto_generated|result[25]  = \comb_6|mult_rtl_5|auto_generated|mac_out1_DATAOUT_bus [29];
assign \comb_6|mult_rtl_5|auto_generated|result[26]  = \comb_6|mult_rtl_5|auto_generated|mac_out1_DATAOUT_bus [30];
assign \comb_6|mult_rtl_5|auto_generated|result[27]  = \comb_6|mult_rtl_5|auto_generated|mac_out1_DATAOUT_bus [31];
assign \comb_6|mult_rtl_5|auto_generated|result[28]  = \comb_6|mult_rtl_5|auto_generated|mac_out1_DATAOUT_bus [32];
assign \comb_6|mult_rtl_5|auto_generated|result[29]  = \comb_6|mult_rtl_5|auto_generated|mac_out1_DATAOUT_bus [33];
assign \comb_6|mult_rtl_5|auto_generated|result[30]  = \comb_6|mult_rtl_5|auto_generated|mac_out1_DATAOUT_bus [34];
assign \comb_6|mult_rtl_5|auto_generated|result[31]  = \comb_6|mult_rtl_5|auto_generated|mac_out1_DATAOUT_bus [35];

assign \comb_7|mult_rtl_7|auto_generated|mac_out1~0  = \comb_7|mult_rtl_7|auto_generated|mac_out1_DATAOUT_bus [0];
assign \comb_7|mult_rtl_7|auto_generated|mac_out1~1  = \comb_7|mult_rtl_7|auto_generated|mac_out1_DATAOUT_bus [1];
assign \comb_7|mult_rtl_7|auto_generated|mac_out1~2  = \comb_7|mult_rtl_7|auto_generated|mac_out1_DATAOUT_bus [2];
assign \comb_7|mult_rtl_7|auto_generated|mac_out1~3  = \comb_7|mult_rtl_7|auto_generated|mac_out1_DATAOUT_bus [3];
assign \comb_7|mult_rtl_7|auto_generated|result[0]  = \comb_7|mult_rtl_7|auto_generated|mac_out1_DATAOUT_bus [4];
assign \comb_7|mult_rtl_7|auto_generated|result[1]  = \comb_7|mult_rtl_7|auto_generated|mac_out1_DATAOUT_bus [5];
assign \comb_7|mult_rtl_7|auto_generated|result[2]  = \comb_7|mult_rtl_7|auto_generated|mac_out1_DATAOUT_bus [6];
assign \comb_7|mult_rtl_7|auto_generated|result[3]  = \comb_7|mult_rtl_7|auto_generated|mac_out1_DATAOUT_bus [7];
assign \comb_7|mult_rtl_7|auto_generated|result[4]  = \comb_7|mult_rtl_7|auto_generated|mac_out1_DATAOUT_bus [8];
assign \comb_7|mult_rtl_7|auto_generated|result[5]  = \comb_7|mult_rtl_7|auto_generated|mac_out1_DATAOUT_bus [9];
assign \comb_7|mult_rtl_7|auto_generated|result[6]  = \comb_7|mult_rtl_7|auto_generated|mac_out1_DATAOUT_bus [10];
assign \comb_7|mult_rtl_7|auto_generated|result[7]  = \comb_7|mult_rtl_7|auto_generated|mac_out1_DATAOUT_bus [11];
assign \comb_7|mult_rtl_7|auto_generated|result[8]  = \comb_7|mult_rtl_7|auto_generated|mac_out1_DATAOUT_bus [12];
assign \comb_7|mult_rtl_7|auto_generated|result[9]  = \comb_7|mult_rtl_7|auto_generated|mac_out1_DATAOUT_bus [13];
assign \comb_7|mult_rtl_7|auto_generated|result[10]  = \comb_7|mult_rtl_7|auto_generated|mac_out1_DATAOUT_bus [14];
assign \comb_7|mult_rtl_7|auto_generated|result[11]  = \comb_7|mult_rtl_7|auto_generated|mac_out1_DATAOUT_bus [15];
assign \comb_7|mult_rtl_7|auto_generated|result[12]  = \comb_7|mult_rtl_7|auto_generated|mac_out1_DATAOUT_bus [16];
assign \comb_7|mult_rtl_7|auto_generated|result[13]  = \comb_7|mult_rtl_7|auto_generated|mac_out1_DATAOUT_bus [17];
assign \comb_7|mult_rtl_7|auto_generated|result[14]  = \comb_7|mult_rtl_7|auto_generated|mac_out1_DATAOUT_bus [18];
assign \comb_7|mult_rtl_7|auto_generated|result[15]  = \comb_7|mult_rtl_7|auto_generated|mac_out1_DATAOUT_bus [19];
assign \comb_7|mult_rtl_7|auto_generated|result[16]  = \comb_7|mult_rtl_7|auto_generated|mac_out1_DATAOUT_bus [20];
assign \comb_7|mult_rtl_7|auto_generated|result[17]  = \comb_7|mult_rtl_7|auto_generated|mac_out1_DATAOUT_bus [21];
assign \comb_7|mult_rtl_7|auto_generated|result[18]  = \comb_7|mult_rtl_7|auto_generated|mac_out1_DATAOUT_bus [22];
assign \comb_7|mult_rtl_7|auto_generated|result[19]  = \comb_7|mult_rtl_7|auto_generated|mac_out1_DATAOUT_bus [23];
assign \comb_7|mult_rtl_7|auto_generated|result[20]  = \comb_7|mult_rtl_7|auto_generated|mac_out1_DATAOUT_bus [24];
assign \comb_7|mult_rtl_7|auto_generated|result[21]  = \comb_7|mult_rtl_7|auto_generated|mac_out1_DATAOUT_bus [25];
assign \comb_7|mult_rtl_7|auto_generated|result[22]  = \comb_7|mult_rtl_7|auto_generated|mac_out1_DATAOUT_bus [26];
assign \comb_7|mult_rtl_7|auto_generated|result[23]  = \comb_7|mult_rtl_7|auto_generated|mac_out1_DATAOUT_bus [27];
assign \comb_7|mult_rtl_7|auto_generated|result[24]  = \comb_7|mult_rtl_7|auto_generated|mac_out1_DATAOUT_bus [28];
assign \comb_7|mult_rtl_7|auto_generated|result[25]  = \comb_7|mult_rtl_7|auto_generated|mac_out1_DATAOUT_bus [29];
assign \comb_7|mult_rtl_7|auto_generated|result[26]  = \comb_7|mult_rtl_7|auto_generated|mac_out1_DATAOUT_bus [30];
assign \comb_7|mult_rtl_7|auto_generated|result[27]  = \comb_7|mult_rtl_7|auto_generated|mac_out1_DATAOUT_bus [31];
assign \comb_7|mult_rtl_7|auto_generated|result[28]  = \comb_7|mult_rtl_7|auto_generated|mac_out1_DATAOUT_bus [32];
assign \comb_7|mult_rtl_7|auto_generated|result[29]  = \comb_7|mult_rtl_7|auto_generated|mac_out1_DATAOUT_bus [33];
assign \comb_7|mult_rtl_7|auto_generated|result[30]  = \comb_7|mult_rtl_7|auto_generated|mac_out1_DATAOUT_bus [34];
assign \comb_7|mult_rtl_7|auto_generated|result[31]  = \comb_7|mult_rtl_7|auto_generated|mac_out1_DATAOUT_bus [35];

assign \comb_8|mult_rtl_9|auto_generated|mac_out1~0  = \comb_8|mult_rtl_9|auto_generated|mac_out1_DATAOUT_bus [0];
assign \comb_8|mult_rtl_9|auto_generated|mac_out1~1  = \comb_8|mult_rtl_9|auto_generated|mac_out1_DATAOUT_bus [1];
assign \comb_8|mult_rtl_9|auto_generated|mac_out1~2  = \comb_8|mult_rtl_9|auto_generated|mac_out1_DATAOUT_bus [2];
assign \comb_8|mult_rtl_9|auto_generated|mac_out1~3  = \comb_8|mult_rtl_9|auto_generated|mac_out1_DATAOUT_bus [3];
assign \comb_8|mult_rtl_9|auto_generated|result[0]  = \comb_8|mult_rtl_9|auto_generated|mac_out1_DATAOUT_bus [4];
assign \comb_8|mult_rtl_9|auto_generated|result[1]  = \comb_8|mult_rtl_9|auto_generated|mac_out1_DATAOUT_bus [5];
assign \comb_8|mult_rtl_9|auto_generated|result[2]  = \comb_8|mult_rtl_9|auto_generated|mac_out1_DATAOUT_bus [6];
assign \comb_8|mult_rtl_9|auto_generated|result[3]  = \comb_8|mult_rtl_9|auto_generated|mac_out1_DATAOUT_bus [7];
assign \comb_8|mult_rtl_9|auto_generated|result[4]  = \comb_8|mult_rtl_9|auto_generated|mac_out1_DATAOUT_bus [8];
assign \comb_8|mult_rtl_9|auto_generated|result[5]  = \comb_8|mult_rtl_9|auto_generated|mac_out1_DATAOUT_bus [9];
assign \comb_8|mult_rtl_9|auto_generated|result[6]  = \comb_8|mult_rtl_9|auto_generated|mac_out1_DATAOUT_bus [10];
assign \comb_8|mult_rtl_9|auto_generated|result[7]  = \comb_8|mult_rtl_9|auto_generated|mac_out1_DATAOUT_bus [11];
assign \comb_8|mult_rtl_9|auto_generated|result[8]  = \comb_8|mult_rtl_9|auto_generated|mac_out1_DATAOUT_bus [12];
assign \comb_8|mult_rtl_9|auto_generated|result[9]  = \comb_8|mult_rtl_9|auto_generated|mac_out1_DATAOUT_bus [13];
assign \comb_8|mult_rtl_9|auto_generated|result[10]  = \comb_8|mult_rtl_9|auto_generated|mac_out1_DATAOUT_bus [14];
assign \comb_8|mult_rtl_9|auto_generated|result[11]  = \comb_8|mult_rtl_9|auto_generated|mac_out1_DATAOUT_bus [15];
assign \comb_8|mult_rtl_9|auto_generated|result[12]  = \comb_8|mult_rtl_9|auto_generated|mac_out1_DATAOUT_bus [16];
assign \comb_8|mult_rtl_9|auto_generated|result[13]  = \comb_8|mult_rtl_9|auto_generated|mac_out1_DATAOUT_bus [17];
assign \comb_8|mult_rtl_9|auto_generated|result[14]  = \comb_8|mult_rtl_9|auto_generated|mac_out1_DATAOUT_bus [18];
assign \comb_8|mult_rtl_9|auto_generated|result[15]  = \comb_8|mult_rtl_9|auto_generated|mac_out1_DATAOUT_bus [19];
assign \comb_8|mult_rtl_9|auto_generated|result[16]  = \comb_8|mult_rtl_9|auto_generated|mac_out1_DATAOUT_bus [20];
assign \comb_8|mult_rtl_9|auto_generated|result[17]  = \comb_8|mult_rtl_9|auto_generated|mac_out1_DATAOUT_bus [21];
assign \comb_8|mult_rtl_9|auto_generated|result[18]  = \comb_8|mult_rtl_9|auto_generated|mac_out1_DATAOUT_bus [22];
assign \comb_8|mult_rtl_9|auto_generated|result[19]  = \comb_8|mult_rtl_9|auto_generated|mac_out1_DATAOUT_bus [23];
assign \comb_8|mult_rtl_9|auto_generated|result[20]  = \comb_8|mult_rtl_9|auto_generated|mac_out1_DATAOUT_bus [24];
assign \comb_8|mult_rtl_9|auto_generated|result[21]  = \comb_8|mult_rtl_9|auto_generated|mac_out1_DATAOUT_bus [25];
assign \comb_8|mult_rtl_9|auto_generated|result[22]  = \comb_8|mult_rtl_9|auto_generated|mac_out1_DATAOUT_bus [26];
assign \comb_8|mult_rtl_9|auto_generated|result[23]  = \comb_8|mult_rtl_9|auto_generated|mac_out1_DATAOUT_bus [27];
assign \comb_8|mult_rtl_9|auto_generated|result[24]  = \comb_8|mult_rtl_9|auto_generated|mac_out1_DATAOUT_bus [28];
assign \comb_8|mult_rtl_9|auto_generated|result[25]  = \comb_8|mult_rtl_9|auto_generated|mac_out1_DATAOUT_bus [29];
assign \comb_8|mult_rtl_9|auto_generated|result[26]  = \comb_8|mult_rtl_9|auto_generated|mac_out1_DATAOUT_bus [30];
assign \comb_8|mult_rtl_9|auto_generated|result[27]  = \comb_8|mult_rtl_9|auto_generated|mac_out1_DATAOUT_bus [31];
assign \comb_8|mult_rtl_9|auto_generated|result[28]  = \comb_8|mult_rtl_9|auto_generated|mac_out1_DATAOUT_bus [32];
assign \comb_8|mult_rtl_9|auto_generated|result[29]  = \comb_8|mult_rtl_9|auto_generated|mac_out1_DATAOUT_bus [33];
assign \comb_8|mult_rtl_9|auto_generated|result[30]  = \comb_8|mult_rtl_9|auto_generated|mac_out1_DATAOUT_bus [34];
assign \comb_8|mult_rtl_9|auto_generated|result[31]  = \comb_8|mult_rtl_9|auto_generated|mac_out1_DATAOUT_bus [35];

assign \comb_9|mult_rtl_11|auto_generated|mac_out1~0  = \comb_9|mult_rtl_11|auto_generated|mac_out1_DATAOUT_bus [0];
assign \comb_9|mult_rtl_11|auto_generated|mac_out1~1  = \comb_9|mult_rtl_11|auto_generated|mac_out1_DATAOUT_bus [1];
assign \comb_9|mult_rtl_11|auto_generated|mac_out1~2  = \comb_9|mult_rtl_11|auto_generated|mac_out1_DATAOUT_bus [2];
assign \comb_9|mult_rtl_11|auto_generated|mac_out1~3  = \comb_9|mult_rtl_11|auto_generated|mac_out1_DATAOUT_bus [3];
assign \comb_9|mult_rtl_11|auto_generated|result[0]  = \comb_9|mult_rtl_11|auto_generated|mac_out1_DATAOUT_bus [4];
assign \comb_9|mult_rtl_11|auto_generated|result[1]  = \comb_9|mult_rtl_11|auto_generated|mac_out1_DATAOUT_bus [5];
assign \comb_9|mult_rtl_11|auto_generated|result[2]  = \comb_9|mult_rtl_11|auto_generated|mac_out1_DATAOUT_bus [6];
assign \comb_9|mult_rtl_11|auto_generated|result[3]  = \comb_9|mult_rtl_11|auto_generated|mac_out1_DATAOUT_bus [7];
assign \comb_9|mult_rtl_11|auto_generated|result[4]  = \comb_9|mult_rtl_11|auto_generated|mac_out1_DATAOUT_bus [8];
assign \comb_9|mult_rtl_11|auto_generated|result[5]  = \comb_9|mult_rtl_11|auto_generated|mac_out1_DATAOUT_bus [9];
assign \comb_9|mult_rtl_11|auto_generated|result[6]  = \comb_9|mult_rtl_11|auto_generated|mac_out1_DATAOUT_bus [10];
assign \comb_9|mult_rtl_11|auto_generated|result[7]  = \comb_9|mult_rtl_11|auto_generated|mac_out1_DATAOUT_bus [11];
assign \comb_9|mult_rtl_11|auto_generated|result[8]  = \comb_9|mult_rtl_11|auto_generated|mac_out1_DATAOUT_bus [12];
assign \comb_9|mult_rtl_11|auto_generated|result[9]  = \comb_9|mult_rtl_11|auto_generated|mac_out1_DATAOUT_bus [13];
assign \comb_9|mult_rtl_11|auto_generated|result[10]  = \comb_9|mult_rtl_11|auto_generated|mac_out1_DATAOUT_bus [14];
assign \comb_9|mult_rtl_11|auto_generated|result[11]  = \comb_9|mult_rtl_11|auto_generated|mac_out1_DATAOUT_bus [15];
assign \comb_9|mult_rtl_11|auto_generated|result[12]  = \comb_9|mult_rtl_11|auto_generated|mac_out1_DATAOUT_bus [16];
assign \comb_9|mult_rtl_11|auto_generated|result[13]  = \comb_9|mult_rtl_11|auto_generated|mac_out1_DATAOUT_bus [17];
assign \comb_9|mult_rtl_11|auto_generated|result[14]  = \comb_9|mult_rtl_11|auto_generated|mac_out1_DATAOUT_bus [18];
assign \comb_9|mult_rtl_11|auto_generated|result[15]  = \comb_9|mult_rtl_11|auto_generated|mac_out1_DATAOUT_bus [19];
assign \comb_9|mult_rtl_11|auto_generated|result[16]  = \comb_9|mult_rtl_11|auto_generated|mac_out1_DATAOUT_bus [20];
assign \comb_9|mult_rtl_11|auto_generated|result[17]  = \comb_9|mult_rtl_11|auto_generated|mac_out1_DATAOUT_bus [21];
assign \comb_9|mult_rtl_11|auto_generated|result[18]  = \comb_9|mult_rtl_11|auto_generated|mac_out1_DATAOUT_bus [22];
assign \comb_9|mult_rtl_11|auto_generated|result[19]  = \comb_9|mult_rtl_11|auto_generated|mac_out1_DATAOUT_bus [23];
assign \comb_9|mult_rtl_11|auto_generated|result[20]  = \comb_9|mult_rtl_11|auto_generated|mac_out1_DATAOUT_bus [24];
assign \comb_9|mult_rtl_11|auto_generated|result[21]  = \comb_9|mult_rtl_11|auto_generated|mac_out1_DATAOUT_bus [25];
assign \comb_9|mult_rtl_11|auto_generated|result[22]  = \comb_9|mult_rtl_11|auto_generated|mac_out1_DATAOUT_bus [26];
assign \comb_9|mult_rtl_11|auto_generated|result[23]  = \comb_9|mult_rtl_11|auto_generated|mac_out1_DATAOUT_bus [27];
assign \comb_9|mult_rtl_11|auto_generated|result[24]  = \comb_9|mult_rtl_11|auto_generated|mac_out1_DATAOUT_bus [28];
assign \comb_9|mult_rtl_11|auto_generated|result[25]  = \comb_9|mult_rtl_11|auto_generated|mac_out1_DATAOUT_bus [29];
assign \comb_9|mult_rtl_11|auto_generated|result[26]  = \comb_9|mult_rtl_11|auto_generated|mac_out1_DATAOUT_bus [30];
assign \comb_9|mult_rtl_11|auto_generated|result[27]  = \comb_9|mult_rtl_11|auto_generated|mac_out1_DATAOUT_bus [31];
assign \comb_9|mult_rtl_11|auto_generated|result[28]  = \comb_9|mult_rtl_11|auto_generated|mac_out1_DATAOUT_bus [32];
assign \comb_9|mult_rtl_11|auto_generated|result[29]  = \comb_9|mult_rtl_11|auto_generated|mac_out1_DATAOUT_bus [33];
assign \comb_9|mult_rtl_11|auto_generated|result[30]  = \comb_9|mult_rtl_11|auto_generated|mac_out1_DATAOUT_bus [34];
assign \comb_9|mult_rtl_11|auto_generated|result[31]  = \comb_9|mult_rtl_11|auto_generated|mac_out1_DATAOUT_bus [35];

assign \add_rtl_0|auto_generated|mac_out3~0  = \add_rtl_0|auto_generated|mac_out3_DATAOUT_bus [0];
assign \add_rtl_0|auto_generated|mac_out3~1  = \add_rtl_0|auto_generated|mac_out3_DATAOUT_bus [1];
assign \add_rtl_0|auto_generated|mac_out3~2  = \add_rtl_0|auto_generated|mac_out3_DATAOUT_bus [2];
assign \add_rtl_0|auto_generated|mac_out3~3  = \add_rtl_0|auto_generated|mac_out3_DATAOUT_bus [3];
assign \add_rtl_0|auto_generated|result[0]  = \add_rtl_0|auto_generated|mac_out3_DATAOUT_bus [4];
assign \add_rtl_0|auto_generated|result[1]  = \add_rtl_0|auto_generated|mac_out3_DATAOUT_bus [5];
assign \add_rtl_0|auto_generated|result[2]  = \add_rtl_0|auto_generated|mac_out3_DATAOUT_bus [6];
assign \add_rtl_0|auto_generated|result[3]  = \add_rtl_0|auto_generated|mac_out3_DATAOUT_bus [7];
assign \add_rtl_0|auto_generated|result[4]  = \add_rtl_0|auto_generated|mac_out3_DATAOUT_bus [8];
assign \add_rtl_0|auto_generated|result[5]  = \add_rtl_0|auto_generated|mac_out3_DATAOUT_bus [9];
assign \add_rtl_0|auto_generated|result[6]  = \add_rtl_0|auto_generated|mac_out3_DATAOUT_bus [10];
assign \add_rtl_0|auto_generated|result[7]  = \add_rtl_0|auto_generated|mac_out3_DATAOUT_bus [11];
assign \add_rtl_0|auto_generated|result[8]  = \add_rtl_0|auto_generated|mac_out3_DATAOUT_bus [12];
assign \add_rtl_0|auto_generated|result[9]  = \add_rtl_0|auto_generated|mac_out3_DATAOUT_bus [13];
assign \add_rtl_0|auto_generated|result[10]  = \add_rtl_0|auto_generated|mac_out3_DATAOUT_bus [14];
assign \add_rtl_0|auto_generated|result[11]  = \add_rtl_0|auto_generated|mac_out3_DATAOUT_bus [15];
assign \add_rtl_0|auto_generated|result[12]  = \add_rtl_0|auto_generated|mac_out3_DATAOUT_bus [16];
assign \add_rtl_0|auto_generated|result[13]  = \add_rtl_0|auto_generated|mac_out3_DATAOUT_bus [17];
assign \add_rtl_0|auto_generated|result[14]  = \add_rtl_0|auto_generated|mac_out3_DATAOUT_bus [18];
assign \add_rtl_0|auto_generated|result[15]  = \add_rtl_0|auto_generated|mac_out3_DATAOUT_bus [19];
assign \add_rtl_0|auto_generated|mac_out3~DATAOUT16  = \add_rtl_0|auto_generated|mac_out3_DATAOUT_bus [20];
assign \add_rtl_0|auto_generated|mac_out3~DATAOUT17  = \add_rtl_0|auto_generated|mac_out3_DATAOUT_bus [21];
assign \add_rtl_0|auto_generated|mac_out3~DATAOUT18  = \add_rtl_0|auto_generated|mac_out3_DATAOUT_bus [22];
assign \add_rtl_0|auto_generated|mac_out3~DATAOUT19  = \add_rtl_0|auto_generated|mac_out3_DATAOUT_bus [23];
assign \add_rtl_0|auto_generated|mac_out3~DATAOUT20  = \add_rtl_0|auto_generated|mac_out3_DATAOUT_bus [24];
assign \add_rtl_0|auto_generated|mac_out3~DATAOUT21  = \add_rtl_0|auto_generated|mac_out3_DATAOUT_bus [25];
assign \add_rtl_0|auto_generated|mac_out3~DATAOUT22  = \add_rtl_0|auto_generated|mac_out3_DATAOUT_bus [26];
assign \add_rtl_0|auto_generated|mac_out3~DATAOUT23  = \add_rtl_0|auto_generated|mac_out3_DATAOUT_bus [27];
assign \add_rtl_0|auto_generated|mac_out3~DATAOUT24  = \add_rtl_0|auto_generated|mac_out3_DATAOUT_bus [28];
assign \add_rtl_0|auto_generated|mac_out3~DATAOUT25  = \add_rtl_0|auto_generated|mac_out3_DATAOUT_bus [29];
assign \add_rtl_0|auto_generated|mac_out3~DATAOUT26  = \add_rtl_0|auto_generated|mac_out3_DATAOUT_bus [30];
assign \add_rtl_0|auto_generated|mac_out3~DATAOUT27  = \add_rtl_0|auto_generated|mac_out3_DATAOUT_bus [31];
assign \add_rtl_0|auto_generated|mac_out3~DATAOUT28  = \add_rtl_0|auto_generated|mac_out3_DATAOUT_bus [32];
assign \add_rtl_0|auto_generated|mac_out3~DATAOUT29  = \add_rtl_0|auto_generated|mac_out3_DATAOUT_bus [33];
assign \add_rtl_0|auto_generated|mac_out3~DATAOUT30  = \add_rtl_0|auto_generated|mac_out3_DATAOUT_bus [34];
assign \add_rtl_0|auto_generated|mac_out3~DATAOUT31  = \add_rtl_0|auto_generated|mac_out3_DATAOUT_bus [35];
assign \add_rtl_0|auto_generated|mac_out3~DATAOUT32  = \add_rtl_0|auto_generated|mac_out3_DATAOUT_bus [36];

assign \comb_4|mult_rtl_2|auto_generated|mac_mult2~4  = \comb_4|mult_rtl_2|auto_generated|mac_mult2~I_DATAOUT_bus [0];
assign \comb_4|mult_rtl_2|auto_generated|mac_mult2~5  = \comb_4|mult_rtl_2|auto_generated|mac_mult2~I_DATAOUT_bus [1];
assign \comb_4|mult_rtl_2|auto_generated|mac_mult2~6  = \comb_4|mult_rtl_2|auto_generated|mac_mult2~I_DATAOUT_bus [2];
assign \comb_4|mult_rtl_2|auto_generated|mac_mult2~7  = \comb_4|mult_rtl_2|auto_generated|mac_mult2~I_DATAOUT_bus [3];
assign \comb_4|mult_rtl_2|auto_generated|mac_mult2  = \comb_4|mult_rtl_2|auto_generated|mac_mult2~I_DATAOUT_bus [4];
assign \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT1  = \comb_4|mult_rtl_2|auto_generated|mac_mult2~I_DATAOUT_bus [5];
assign \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT2  = \comb_4|mult_rtl_2|auto_generated|mac_mult2~I_DATAOUT_bus [6];
assign \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT3  = \comb_4|mult_rtl_2|auto_generated|mac_mult2~I_DATAOUT_bus [7];
assign \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT4  = \comb_4|mult_rtl_2|auto_generated|mac_mult2~I_DATAOUT_bus [8];
assign \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT5  = \comb_4|mult_rtl_2|auto_generated|mac_mult2~I_DATAOUT_bus [9];
assign \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT6  = \comb_4|mult_rtl_2|auto_generated|mac_mult2~I_DATAOUT_bus [10];
assign \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT7  = \comb_4|mult_rtl_2|auto_generated|mac_mult2~I_DATAOUT_bus [11];
assign \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT8  = \comb_4|mult_rtl_2|auto_generated|mac_mult2~I_DATAOUT_bus [12];
assign \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT9  = \comb_4|mult_rtl_2|auto_generated|mac_mult2~I_DATAOUT_bus [13];
assign \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT10  = \comb_4|mult_rtl_2|auto_generated|mac_mult2~I_DATAOUT_bus [14];
assign \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT11  = \comb_4|mult_rtl_2|auto_generated|mac_mult2~I_DATAOUT_bus [15];
assign \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT12  = \comb_4|mult_rtl_2|auto_generated|mac_mult2~I_DATAOUT_bus [16];
assign \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT13  = \comb_4|mult_rtl_2|auto_generated|mac_mult2~I_DATAOUT_bus [17];
assign \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT14  = \comb_4|mult_rtl_2|auto_generated|mac_mult2~I_DATAOUT_bus [18];
assign \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT15  = \comb_4|mult_rtl_2|auto_generated|mac_mult2~I_DATAOUT_bus [19];
assign \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT16  = \comb_4|mult_rtl_2|auto_generated|mac_mult2~I_DATAOUT_bus [20];
assign \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT17  = \comb_4|mult_rtl_2|auto_generated|mac_mult2~I_DATAOUT_bus [21];
assign \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT18  = \comb_4|mult_rtl_2|auto_generated|mac_mult2~I_DATAOUT_bus [22];
assign \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT19  = \comb_4|mult_rtl_2|auto_generated|mac_mult2~I_DATAOUT_bus [23];
assign \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT20  = \comb_4|mult_rtl_2|auto_generated|mac_mult2~I_DATAOUT_bus [24];
assign \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT21  = \comb_4|mult_rtl_2|auto_generated|mac_mult2~I_DATAOUT_bus [25];
assign \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT22  = \comb_4|mult_rtl_2|auto_generated|mac_mult2~I_DATAOUT_bus [26];
assign \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT23  = \comb_4|mult_rtl_2|auto_generated|mac_mult2~I_DATAOUT_bus [27];
assign \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT24  = \comb_4|mult_rtl_2|auto_generated|mac_mult2~I_DATAOUT_bus [28];
assign \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT25  = \comb_4|mult_rtl_2|auto_generated|mac_mult2~I_DATAOUT_bus [29];
assign \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT26  = \comb_4|mult_rtl_2|auto_generated|mac_mult2~I_DATAOUT_bus [30];
assign \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT27  = \comb_4|mult_rtl_2|auto_generated|mac_mult2~I_DATAOUT_bus [31];
assign \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT28  = \comb_4|mult_rtl_2|auto_generated|mac_mult2~I_DATAOUT_bus [32];
assign \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT29  = \comb_4|mult_rtl_2|auto_generated|mac_mult2~I_DATAOUT_bus [33];
assign \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT30  = \comb_4|mult_rtl_2|auto_generated|mac_mult2~I_DATAOUT_bus [34];
assign \comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT31  = \comb_4|mult_rtl_2|auto_generated|mac_mult2~I_DATAOUT_bus [35];

assign \comb_5|mult_rtl_1|auto_generated|mac_mult2~4  = \comb_5|mult_rtl_1|auto_generated|mac_mult2~I_DATAOUT_bus [0];
assign \comb_5|mult_rtl_1|auto_generated|mac_mult2~5  = \comb_5|mult_rtl_1|auto_generated|mac_mult2~I_DATAOUT_bus [1];
assign \comb_5|mult_rtl_1|auto_generated|mac_mult2~6  = \comb_5|mult_rtl_1|auto_generated|mac_mult2~I_DATAOUT_bus [2];
assign \comb_5|mult_rtl_1|auto_generated|mac_mult2~7  = \comb_5|mult_rtl_1|auto_generated|mac_mult2~I_DATAOUT_bus [3];
assign \comb_5|mult_rtl_1|auto_generated|mac_mult2  = \comb_5|mult_rtl_1|auto_generated|mac_mult2~I_DATAOUT_bus [4];
assign \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT1  = \comb_5|mult_rtl_1|auto_generated|mac_mult2~I_DATAOUT_bus [5];
assign \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT2  = \comb_5|mult_rtl_1|auto_generated|mac_mult2~I_DATAOUT_bus [6];
assign \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT3  = \comb_5|mult_rtl_1|auto_generated|mac_mult2~I_DATAOUT_bus [7];
assign \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT4  = \comb_5|mult_rtl_1|auto_generated|mac_mult2~I_DATAOUT_bus [8];
assign \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT5  = \comb_5|mult_rtl_1|auto_generated|mac_mult2~I_DATAOUT_bus [9];
assign \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT6  = \comb_5|mult_rtl_1|auto_generated|mac_mult2~I_DATAOUT_bus [10];
assign \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT7  = \comb_5|mult_rtl_1|auto_generated|mac_mult2~I_DATAOUT_bus [11];
assign \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT8  = \comb_5|mult_rtl_1|auto_generated|mac_mult2~I_DATAOUT_bus [12];
assign \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT9  = \comb_5|mult_rtl_1|auto_generated|mac_mult2~I_DATAOUT_bus [13];
assign \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT10  = \comb_5|mult_rtl_1|auto_generated|mac_mult2~I_DATAOUT_bus [14];
assign \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT11  = \comb_5|mult_rtl_1|auto_generated|mac_mult2~I_DATAOUT_bus [15];
assign \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT12  = \comb_5|mult_rtl_1|auto_generated|mac_mult2~I_DATAOUT_bus [16];
assign \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT13  = \comb_5|mult_rtl_1|auto_generated|mac_mult2~I_DATAOUT_bus [17];
assign \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT14  = \comb_5|mult_rtl_1|auto_generated|mac_mult2~I_DATAOUT_bus [18];
assign \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT15  = \comb_5|mult_rtl_1|auto_generated|mac_mult2~I_DATAOUT_bus [19];
assign \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT16  = \comb_5|mult_rtl_1|auto_generated|mac_mult2~I_DATAOUT_bus [20];
assign \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT17  = \comb_5|mult_rtl_1|auto_generated|mac_mult2~I_DATAOUT_bus [21];
assign \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT18  = \comb_5|mult_rtl_1|auto_generated|mac_mult2~I_DATAOUT_bus [22];
assign \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT19  = \comb_5|mult_rtl_1|auto_generated|mac_mult2~I_DATAOUT_bus [23];
assign \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT20  = \comb_5|mult_rtl_1|auto_generated|mac_mult2~I_DATAOUT_bus [24];
assign \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT21  = \comb_5|mult_rtl_1|auto_generated|mac_mult2~I_DATAOUT_bus [25];
assign \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT22  = \comb_5|mult_rtl_1|auto_generated|mac_mult2~I_DATAOUT_bus [26];
assign \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT23  = \comb_5|mult_rtl_1|auto_generated|mac_mult2~I_DATAOUT_bus [27];
assign \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT24  = \comb_5|mult_rtl_1|auto_generated|mac_mult2~I_DATAOUT_bus [28];
assign \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT25  = \comb_5|mult_rtl_1|auto_generated|mac_mult2~I_DATAOUT_bus [29];
assign \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT26  = \comb_5|mult_rtl_1|auto_generated|mac_mult2~I_DATAOUT_bus [30];
assign \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT27  = \comb_5|mult_rtl_1|auto_generated|mac_mult2~I_DATAOUT_bus [31];
assign \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT28  = \comb_5|mult_rtl_1|auto_generated|mac_mult2~I_DATAOUT_bus [32];
assign \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT29  = \comb_5|mult_rtl_1|auto_generated|mac_mult2~I_DATAOUT_bus [33];
assign \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT30  = \comb_5|mult_rtl_1|auto_generated|mac_mult2~I_DATAOUT_bus [34];
assign \comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT31  = \comb_5|mult_rtl_1|auto_generated|mac_mult2~I_DATAOUT_bus [35];

assign \comb_6|mult_rtl_5|auto_generated|mac_mult2~4  = \comb_6|mult_rtl_5|auto_generated|mac_mult2~I_DATAOUT_bus [0];
assign \comb_6|mult_rtl_5|auto_generated|mac_mult2~5  = \comb_6|mult_rtl_5|auto_generated|mac_mult2~I_DATAOUT_bus [1];
assign \comb_6|mult_rtl_5|auto_generated|mac_mult2~6  = \comb_6|mult_rtl_5|auto_generated|mac_mult2~I_DATAOUT_bus [2];
assign \comb_6|mult_rtl_5|auto_generated|mac_mult2~7  = \comb_6|mult_rtl_5|auto_generated|mac_mult2~I_DATAOUT_bus [3];
assign \comb_6|mult_rtl_5|auto_generated|mac_mult2  = \comb_6|mult_rtl_5|auto_generated|mac_mult2~I_DATAOUT_bus [4];
assign \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT1  = \comb_6|mult_rtl_5|auto_generated|mac_mult2~I_DATAOUT_bus [5];
assign \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT2  = \comb_6|mult_rtl_5|auto_generated|mac_mult2~I_DATAOUT_bus [6];
assign \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT3  = \comb_6|mult_rtl_5|auto_generated|mac_mult2~I_DATAOUT_bus [7];
assign \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT4  = \comb_6|mult_rtl_5|auto_generated|mac_mult2~I_DATAOUT_bus [8];
assign \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT5  = \comb_6|mult_rtl_5|auto_generated|mac_mult2~I_DATAOUT_bus [9];
assign \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT6  = \comb_6|mult_rtl_5|auto_generated|mac_mult2~I_DATAOUT_bus [10];
assign \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT7  = \comb_6|mult_rtl_5|auto_generated|mac_mult2~I_DATAOUT_bus [11];
assign \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT8  = \comb_6|mult_rtl_5|auto_generated|mac_mult2~I_DATAOUT_bus [12];
assign \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT9  = \comb_6|mult_rtl_5|auto_generated|mac_mult2~I_DATAOUT_bus [13];
assign \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT10  = \comb_6|mult_rtl_5|auto_generated|mac_mult2~I_DATAOUT_bus [14];
assign \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT11  = \comb_6|mult_rtl_5|auto_generated|mac_mult2~I_DATAOUT_bus [15];
assign \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT12  = \comb_6|mult_rtl_5|auto_generated|mac_mult2~I_DATAOUT_bus [16];
assign \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT13  = \comb_6|mult_rtl_5|auto_generated|mac_mult2~I_DATAOUT_bus [17];
assign \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT14  = \comb_6|mult_rtl_5|auto_generated|mac_mult2~I_DATAOUT_bus [18];
assign \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT15  = \comb_6|mult_rtl_5|auto_generated|mac_mult2~I_DATAOUT_bus [19];
assign \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT16  = \comb_6|mult_rtl_5|auto_generated|mac_mult2~I_DATAOUT_bus [20];
assign \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT17  = \comb_6|mult_rtl_5|auto_generated|mac_mult2~I_DATAOUT_bus [21];
assign \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT18  = \comb_6|mult_rtl_5|auto_generated|mac_mult2~I_DATAOUT_bus [22];
assign \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT19  = \comb_6|mult_rtl_5|auto_generated|mac_mult2~I_DATAOUT_bus [23];
assign \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT20  = \comb_6|mult_rtl_5|auto_generated|mac_mult2~I_DATAOUT_bus [24];
assign \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT21  = \comb_6|mult_rtl_5|auto_generated|mac_mult2~I_DATAOUT_bus [25];
assign \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT22  = \comb_6|mult_rtl_5|auto_generated|mac_mult2~I_DATAOUT_bus [26];
assign \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT23  = \comb_6|mult_rtl_5|auto_generated|mac_mult2~I_DATAOUT_bus [27];
assign \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT24  = \comb_6|mult_rtl_5|auto_generated|mac_mult2~I_DATAOUT_bus [28];
assign \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT25  = \comb_6|mult_rtl_5|auto_generated|mac_mult2~I_DATAOUT_bus [29];
assign \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT26  = \comb_6|mult_rtl_5|auto_generated|mac_mult2~I_DATAOUT_bus [30];
assign \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT27  = \comb_6|mult_rtl_5|auto_generated|mac_mult2~I_DATAOUT_bus [31];
assign \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT28  = \comb_6|mult_rtl_5|auto_generated|mac_mult2~I_DATAOUT_bus [32];
assign \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT29  = \comb_6|mult_rtl_5|auto_generated|mac_mult2~I_DATAOUT_bus [33];
assign \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT30  = \comb_6|mult_rtl_5|auto_generated|mac_mult2~I_DATAOUT_bus [34];
assign \comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT31  = \comb_6|mult_rtl_5|auto_generated|mac_mult2~I_DATAOUT_bus [35];

assign \comb_7|mult_rtl_7|auto_generated|mac_mult2~4  = \comb_7|mult_rtl_7|auto_generated|mac_mult2~I_DATAOUT_bus [0];
assign \comb_7|mult_rtl_7|auto_generated|mac_mult2~5  = \comb_7|mult_rtl_7|auto_generated|mac_mult2~I_DATAOUT_bus [1];
assign \comb_7|mult_rtl_7|auto_generated|mac_mult2~6  = \comb_7|mult_rtl_7|auto_generated|mac_mult2~I_DATAOUT_bus [2];
assign \comb_7|mult_rtl_7|auto_generated|mac_mult2~7  = \comb_7|mult_rtl_7|auto_generated|mac_mult2~I_DATAOUT_bus [3];
assign \comb_7|mult_rtl_7|auto_generated|mac_mult2  = \comb_7|mult_rtl_7|auto_generated|mac_mult2~I_DATAOUT_bus [4];
assign \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT1  = \comb_7|mult_rtl_7|auto_generated|mac_mult2~I_DATAOUT_bus [5];
assign \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT2  = \comb_7|mult_rtl_7|auto_generated|mac_mult2~I_DATAOUT_bus [6];
assign \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT3  = \comb_7|mult_rtl_7|auto_generated|mac_mult2~I_DATAOUT_bus [7];
assign \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT4  = \comb_7|mult_rtl_7|auto_generated|mac_mult2~I_DATAOUT_bus [8];
assign \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT5  = \comb_7|mult_rtl_7|auto_generated|mac_mult2~I_DATAOUT_bus [9];
assign \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT6  = \comb_7|mult_rtl_7|auto_generated|mac_mult2~I_DATAOUT_bus [10];
assign \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT7  = \comb_7|mult_rtl_7|auto_generated|mac_mult2~I_DATAOUT_bus [11];
assign \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT8  = \comb_7|mult_rtl_7|auto_generated|mac_mult2~I_DATAOUT_bus [12];
assign \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT9  = \comb_7|mult_rtl_7|auto_generated|mac_mult2~I_DATAOUT_bus [13];
assign \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT10  = \comb_7|mult_rtl_7|auto_generated|mac_mult2~I_DATAOUT_bus [14];
assign \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT11  = \comb_7|mult_rtl_7|auto_generated|mac_mult2~I_DATAOUT_bus [15];
assign \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT12  = \comb_7|mult_rtl_7|auto_generated|mac_mult2~I_DATAOUT_bus [16];
assign \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT13  = \comb_7|mult_rtl_7|auto_generated|mac_mult2~I_DATAOUT_bus [17];
assign \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT14  = \comb_7|mult_rtl_7|auto_generated|mac_mult2~I_DATAOUT_bus [18];
assign \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT15  = \comb_7|mult_rtl_7|auto_generated|mac_mult2~I_DATAOUT_bus [19];
assign \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT16  = \comb_7|mult_rtl_7|auto_generated|mac_mult2~I_DATAOUT_bus [20];
assign \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT17  = \comb_7|mult_rtl_7|auto_generated|mac_mult2~I_DATAOUT_bus [21];
assign \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT18  = \comb_7|mult_rtl_7|auto_generated|mac_mult2~I_DATAOUT_bus [22];
assign \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT19  = \comb_7|mult_rtl_7|auto_generated|mac_mult2~I_DATAOUT_bus [23];
assign \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT20  = \comb_7|mult_rtl_7|auto_generated|mac_mult2~I_DATAOUT_bus [24];
assign \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT21  = \comb_7|mult_rtl_7|auto_generated|mac_mult2~I_DATAOUT_bus [25];
assign \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT22  = \comb_7|mult_rtl_7|auto_generated|mac_mult2~I_DATAOUT_bus [26];
assign \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT23  = \comb_7|mult_rtl_7|auto_generated|mac_mult2~I_DATAOUT_bus [27];
assign \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT24  = \comb_7|mult_rtl_7|auto_generated|mac_mult2~I_DATAOUT_bus [28];
assign \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT25  = \comb_7|mult_rtl_7|auto_generated|mac_mult2~I_DATAOUT_bus [29];
assign \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT26  = \comb_7|mult_rtl_7|auto_generated|mac_mult2~I_DATAOUT_bus [30];
assign \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT27  = \comb_7|mult_rtl_7|auto_generated|mac_mult2~I_DATAOUT_bus [31];
assign \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT28  = \comb_7|mult_rtl_7|auto_generated|mac_mult2~I_DATAOUT_bus [32];
assign \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT29  = \comb_7|mult_rtl_7|auto_generated|mac_mult2~I_DATAOUT_bus [33];
assign \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT30  = \comb_7|mult_rtl_7|auto_generated|mac_mult2~I_DATAOUT_bus [34];
assign \comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT31  = \comb_7|mult_rtl_7|auto_generated|mac_mult2~I_DATAOUT_bus [35];

assign \comb_8|mult_rtl_9|auto_generated|mac_mult2~4  = \comb_8|mult_rtl_9|auto_generated|mac_mult2~I_DATAOUT_bus [0];
assign \comb_8|mult_rtl_9|auto_generated|mac_mult2~5  = \comb_8|mult_rtl_9|auto_generated|mac_mult2~I_DATAOUT_bus [1];
assign \comb_8|mult_rtl_9|auto_generated|mac_mult2~6  = \comb_8|mult_rtl_9|auto_generated|mac_mult2~I_DATAOUT_bus [2];
assign \comb_8|mult_rtl_9|auto_generated|mac_mult2~7  = \comb_8|mult_rtl_9|auto_generated|mac_mult2~I_DATAOUT_bus [3];
assign \comb_8|mult_rtl_9|auto_generated|mac_mult2  = \comb_8|mult_rtl_9|auto_generated|mac_mult2~I_DATAOUT_bus [4];
assign \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT1  = \comb_8|mult_rtl_9|auto_generated|mac_mult2~I_DATAOUT_bus [5];
assign \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT2  = \comb_8|mult_rtl_9|auto_generated|mac_mult2~I_DATAOUT_bus [6];
assign \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT3  = \comb_8|mult_rtl_9|auto_generated|mac_mult2~I_DATAOUT_bus [7];
assign \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT4  = \comb_8|mult_rtl_9|auto_generated|mac_mult2~I_DATAOUT_bus [8];
assign \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT5  = \comb_8|mult_rtl_9|auto_generated|mac_mult2~I_DATAOUT_bus [9];
assign \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT6  = \comb_8|mult_rtl_9|auto_generated|mac_mult2~I_DATAOUT_bus [10];
assign \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT7  = \comb_8|mult_rtl_9|auto_generated|mac_mult2~I_DATAOUT_bus [11];
assign \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT8  = \comb_8|mult_rtl_9|auto_generated|mac_mult2~I_DATAOUT_bus [12];
assign \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT9  = \comb_8|mult_rtl_9|auto_generated|mac_mult2~I_DATAOUT_bus [13];
assign \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT10  = \comb_8|mult_rtl_9|auto_generated|mac_mult2~I_DATAOUT_bus [14];
assign \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT11  = \comb_8|mult_rtl_9|auto_generated|mac_mult2~I_DATAOUT_bus [15];
assign \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT12  = \comb_8|mult_rtl_9|auto_generated|mac_mult2~I_DATAOUT_bus [16];
assign \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT13  = \comb_8|mult_rtl_9|auto_generated|mac_mult2~I_DATAOUT_bus [17];
assign \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT14  = \comb_8|mult_rtl_9|auto_generated|mac_mult2~I_DATAOUT_bus [18];
assign \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT15  = \comb_8|mult_rtl_9|auto_generated|mac_mult2~I_DATAOUT_bus [19];
assign \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT16  = \comb_8|mult_rtl_9|auto_generated|mac_mult2~I_DATAOUT_bus [20];
assign \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT17  = \comb_8|mult_rtl_9|auto_generated|mac_mult2~I_DATAOUT_bus [21];
assign \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT18  = \comb_8|mult_rtl_9|auto_generated|mac_mult2~I_DATAOUT_bus [22];
assign \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT19  = \comb_8|mult_rtl_9|auto_generated|mac_mult2~I_DATAOUT_bus [23];
assign \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT20  = \comb_8|mult_rtl_9|auto_generated|mac_mult2~I_DATAOUT_bus [24];
assign \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT21  = \comb_8|mult_rtl_9|auto_generated|mac_mult2~I_DATAOUT_bus [25];
assign \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT22  = \comb_8|mult_rtl_9|auto_generated|mac_mult2~I_DATAOUT_bus [26];
assign \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT23  = \comb_8|mult_rtl_9|auto_generated|mac_mult2~I_DATAOUT_bus [27];
assign \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT24  = \comb_8|mult_rtl_9|auto_generated|mac_mult2~I_DATAOUT_bus [28];
assign \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT25  = \comb_8|mult_rtl_9|auto_generated|mac_mult2~I_DATAOUT_bus [29];
assign \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT26  = \comb_8|mult_rtl_9|auto_generated|mac_mult2~I_DATAOUT_bus [30];
assign \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT27  = \comb_8|mult_rtl_9|auto_generated|mac_mult2~I_DATAOUT_bus [31];
assign \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT28  = \comb_8|mult_rtl_9|auto_generated|mac_mult2~I_DATAOUT_bus [32];
assign \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT29  = \comb_8|mult_rtl_9|auto_generated|mac_mult2~I_DATAOUT_bus [33];
assign \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT30  = \comb_8|mult_rtl_9|auto_generated|mac_mult2~I_DATAOUT_bus [34];
assign \comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT31  = \comb_8|mult_rtl_9|auto_generated|mac_mult2~I_DATAOUT_bus [35];

assign \comb_9|mult_rtl_11|auto_generated|mac_mult2~4  = \comb_9|mult_rtl_11|auto_generated|mac_mult2~I_DATAOUT_bus [0];
assign \comb_9|mult_rtl_11|auto_generated|mac_mult2~5  = \comb_9|mult_rtl_11|auto_generated|mac_mult2~I_DATAOUT_bus [1];
assign \comb_9|mult_rtl_11|auto_generated|mac_mult2~6  = \comb_9|mult_rtl_11|auto_generated|mac_mult2~I_DATAOUT_bus [2];
assign \comb_9|mult_rtl_11|auto_generated|mac_mult2~7  = \comb_9|mult_rtl_11|auto_generated|mac_mult2~I_DATAOUT_bus [3];
assign \comb_9|mult_rtl_11|auto_generated|mac_mult2  = \comb_9|mult_rtl_11|auto_generated|mac_mult2~I_DATAOUT_bus [4];
assign \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT1  = \comb_9|mult_rtl_11|auto_generated|mac_mult2~I_DATAOUT_bus [5];
assign \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT2  = \comb_9|mult_rtl_11|auto_generated|mac_mult2~I_DATAOUT_bus [6];
assign \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT3  = \comb_9|mult_rtl_11|auto_generated|mac_mult2~I_DATAOUT_bus [7];
assign \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT4  = \comb_9|mult_rtl_11|auto_generated|mac_mult2~I_DATAOUT_bus [8];
assign \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT5  = \comb_9|mult_rtl_11|auto_generated|mac_mult2~I_DATAOUT_bus [9];
assign \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT6  = \comb_9|mult_rtl_11|auto_generated|mac_mult2~I_DATAOUT_bus [10];
assign \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT7  = \comb_9|mult_rtl_11|auto_generated|mac_mult2~I_DATAOUT_bus [11];
assign \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT8  = \comb_9|mult_rtl_11|auto_generated|mac_mult2~I_DATAOUT_bus [12];
assign \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT9  = \comb_9|mult_rtl_11|auto_generated|mac_mult2~I_DATAOUT_bus [13];
assign \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT10  = \comb_9|mult_rtl_11|auto_generated|mac_mult2~I_DATAOUT_bus [14];
assign \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT11  = \comb_9|mult_rtl_11|auto_generated|mac_mult2~I_DATAOUT_bus [15];
assign \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT12  = \comb_9|mult_rtl_11|auto_generated|mac_mult2~I_DATAOUT_bus [16];
assign \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT13  = \comb_9|mult_rtl_11|auto_generated|mac_mult2~I_DATAOUT_bus [17];
assign \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT14  = \comb_9|mult_rtl_11|auto_generated|mac_mult2~I_DATAOUT_bus [18];
assign \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT15  = \comb_9|mult_rtl_11|auto_generated|mac_mult2~I_DATAOUT_bus [19];
assign \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT16  = \comb_9|mult_rtl_11|auto_generated|mac_mult2~I_DATAOUT_bus [20];
assign \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT17  = \comb_9|mult_rtl_11|auto_generated|mac_mult2~I_DATAOUT_bus [21];
assign \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT18  = \comb_9|mult_rtl_11|auto_generated|mac_mult2~I_DATAOUT_bus [22];
assign \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT19  = \comb_9|mult_rtl_11|auto_generated|mac_mult2~I_DATAOUT_bus [23];
assign \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT20  = \comb_9|mult_rtl_11|auto_generated|mac_mult2~I_DATAOUT_bus [24];
assign \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT21  = \comb_9|mult_rtl_11|auto_generated|mac_mult2~I_DATAOUT_bus [25];
assign \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT22  = \comb_9|mult_rtl_11|auto_generated|mac_mult2~I_DATAOUT_bus [26];
assign \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT23  = \comb_9|mult_rtl_11|auto_generated|mac_mult2~I_DATAOUT_bus [27];
assign \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT24  = \comb_9|mult_rtl_11|auto_generated|mac_mult2~I_DATAOUT_bus [28];
assign \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT25  = \comb_9|mult_rtl_11|auto_generated|mac_mult2~I_DATAOUT_bus [29];
assign \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT26  = \comb_9|mult_rtl_11|auto_generated|mac_mult2~I_DATAOUT_bus [30];
assign \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT27  = \comb_9|mult_rtl_11|auto_generated|mac_mult2~I_DATAOUT_bus [31];
assign \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT28  = \comb_9|mult_rtl_11|auto_generated|mac_mult2~I_DATAOUT_bus [32];
assign \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT29  = \comb_9|mult_rtl_11|auto_generated|mac_mult2~I_DATAOUT_bus [33];
assign \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT30  = \comb_9|mult_rtl_11|auto_generated|mac_mult2~I_DATAOUT_bus [34];
assign \comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT31  = \comb_9|mult_rtl_11|auto_generated|mac_mult2~I_DATAOUT_bus [35];

assign \add_rtl_0|auto_generated|mac_mult1~4  = \add_rtl_0|auto_generated|mac_mult1~I_DATAOUT_bus [0];
assign \add_rtl_0|auto_generated|mac_mult1~5  = \add_rtl_0|auto_generated|mac_mult1~I_DATAOUT_bus [1];
assign \add_rtl_0|auto_generated|mac_mult1~6  = \add_rtl_0|auto_generated|mac_mult1~I_DATAOUT_bus [2];
assign \add_rtl_0|auto_generated|mac_mult1~7  = \add_rtl_0|auto_generated|mac_mult1~I_DATAOUT_bus [3];
assign \add_rtl_0|auto_generated|mac_mult1  = \add_rtl_0|auto_generated|mac_mult1~I_DATAOUT_bus [4];
assign \add_rtl_0|auto_generated|mac_mult1~DATAOUT1  = \add_rtl_0|auto_generated|mac_mult1~I_DATAOUT_bus [5];
assign \add_rtl_0|auto_generated|mac_mult1~DATAOUT2  = \add_rtl_0|auto_generated|mac_mult1~I_DATAOUT_bus [6];
assign \add_rtl_0|auto_generated|mac_mult1~DATAOUT3  = \add_rtl_0|auto_generated|mac_mult1~I_DATAOUT_bus [7];
assign \add_rtl_0|auto_generated|mac_mult1~DATAOUT4  = \add_rtl_0|auto_generated|mac_mult1~I_DATAOUT_bus [8];
assign \add_rtl_0|auto_generated|mac_mult1~DATAOUT5  = \add_rtl_0|auto_generated|mac_mult1~I_DATAOUT_bus [9];
assign \add_rtl_0|auto_generated|mac_mult1~DATAOUT6  = \add_rtl_0|auto_generated|mac_mult1~I_DATAOUT_bus [10];
assign \add_rtl_0|auto_generated|mac_mult1~DATAOUT7  = \add_rtl_0|auto_generated|mac_mult1~I_DATAOUT_bus [11];
assign \add_rtl_0|auto_generated|mac_mult1~DATAOUT8  = \add_rtl_0|auto_generated|mac_mult1~I_DATAOUT_bus [12];
assign \add_rtl_0|auto_generated|mac_mult1~DATAOUT9  = \add_rtl_0|auto_generated|mac_mult1~I_DATAOUT_bus [13];
assign \add_rtl_0|auto_generated|mac_mult1~DATAOUT10  = \add_rtl_0|auto_generated|mac_mult1~I_DATAOUT_bus [14];
assign \add_rtl_0|auto_generated|mac_mult1~DATAOUT11  = \add_rtl_0|auto_generated|mac_mult1~I_DATAOUT_bus [15];
assign \add_rtl_0|auto_generated|mac_mult1~DATAOUT12  = \add_rtl_0|auto_generated|mac_mult1~I_DATAOUT_bus [16];
assign \add_rtl_0|auto_generated|mac_mult1~DATAOUT13  = \add_rtl_0|auto_generated|mac_mult1~I_DATAOUT_bus [17];
assign \add_rtl_0|auto_generated|mac_mult1~DATAOUT14  = \add_rtl_0|auto_generated|mac_mult1~I_DATAOUT_bus [18];
assign \add_rtl_0|auto_generated|mac_mult1~DATAOUT15  = \add_rtl_0|auto_generated|mac_mult1~I_DATAOUT_bus [19];
assign \add_rtl_0|auto_generated|mac_mult1~DATAOUT16  = \add_rtl_0|auto_generated|mac_mult1~I_DATAOUT_bus [20];
assign \add_rtl_0|auto_generated|mac_mult1~DATAOUT17  = \add_rtl_0|auto_generated|mac_mult1~I_DATAOUT_bus [21];
assign \add_rtl_0|auto_generated|mac_mult1~DATAOUT18  = \add_rtl_0|auto_generated|mac_mult1~I_DATAOUT_bus [22];
assign \add_rtl_0|auto_generated|mac_mult1~DATAOUT19  = \add_rtl_0|auto_generated|mac_mult1~I_DATAOUT_bus [23];
assign \add_rtl_0|auto_generated|mac_mult1~DATAOUT20  = \add_rtl_0|auto_generated|mac_mult1~I_DATAOUT_bus [24];
assign \add_rtl_0|auto_generated|mac_mult1~DATAOUT21  = \add_rtl_0|auto_generated|mac_mult1~I_DATAOUT_bus [25];
assign \add_rtl_0|auto_generated|mac_mult1~DATAOUT22  = \add_rtl_0|auto_generated|mac_mult1~I_DATAOUT_bus [26];
assign \add_rtl_0|auto_generated|mac_mult1~DATAOUT23  = \add_rtl_0|auto_generated|mac_mult1~I_DATAOUT_bus [27];
assign \add_rtl_0|auto_generated|mac_mult1~DATAOUT24  = \add_rtl_0|auto_generated|mac_mult1~I_DATAOUT_bus [28];
assign \add_rtl_0|auto_generated|mac_mult1~DATAOUT25  = \add_rtl_0|auto_generated|mac_mult1~I_DATAOUT_bus [29];
assign \add_rtl_0|auto_generated|mac_mult1~DATAOUT26  = \add_rtl_0|auto_generated|mac_mult1~I_DATAOUT_bus [30];
assign \add_rtl_0|auto_generated|mac_mult1~DATAOUT27  = \add_rtl_0|auto_generated|mac_mult1~I_DATAOUT_bus [31];
assign \add_rtl_0|auto_generated|mac_mult1~DATAOUT28  = \add_rtl_0|auto_generated|mac_mult1~I_DATAOUT_bus [32];
assign \add_rtl_0|auto_generated|mac_mult1~DATAOUT29  = \add_rtl_0|auto_generated|mac_mult1~I_DATAOUT_bus [33];
assign \add_rtl_0|auto_generated|mac_mult1~DATAOUT30  = \add_rtl_0|auto_generated|mac_mult1~I_DATAOUT_bus [34];
assign \add_rtl_0|auto_generated|mac_mult1~DATAOUT31  = \add_rtl_0|auto_generated|mac_mult1~I_DATAOUT_bus [35];

assign \add_rtl_0|auto_generated|mac_mult2~4  = \add_rtl_0|auto_generated|mac_mult2~I_DATAOUT_bus [0];
assign \add_rtl_0|auto_generated|mac_mult2~5  = \add_rtl_0|auto_generated|mac_mult2~I_DATAOUT_bus [1];
assign \add_rtl_0|auto_generated|mac_mult2~6  = \add_rtl_0|auto_generated|mac_mult2~I_DATAOUT_bus [2];
assign \add_rtl_0|auto_generated|mac_mult2~7  = \add_rtl_0|auto_generated|mac_mult2~I_DATAOUT_bus [3];
assign \add_rtl_0|auto_generated|mac_mult2  = \add_rtl_0|auto_generated|mac_mult2~I_DATAOUT_bus [4];
assign \add_rtl_0|auto_generated|mac_mult2~DATAOUT1  = \add_rtl_0|auto_generated|mac_mult2~I_DATAOUT_bus [5];
assign \add_rtl_0|auto_generated|mac_mult2~DATAOUT2  = \add_rtl_0|auto_generated|mac_mult2~I_DATAOUT_bus [6];
assign \add_rtl_0|auto_generated|mac_mult2~DATAOUT3  = \add_rtl_0|auto_generated|mac_mult2~I_DATAOUT_bus [7];
assign \add_rtl_0|auto_generated|mac_mult2~DATAOUT4  = \add_rtl_0|auto_generated|mac_mult2~I_DATAOUT_bus [8];
assign \add_rtl_0|auto_generated|mac_mult2~DATAOUT5  = \add_rtl_0|auto_generated|mac_mult2~I_DATAOUT_bus [9];
assign \add_rtl_0|auto_generated|mac_mult2~DATAOUT6  = \add_rtl_0|auto_generated|mac_mult2~I_DATAOUT_bus [10];
assign \add_rtl_0|auto_generated|mac_mult2~DATAOUT7  = \add_rtl_0|auto_generated|mac_mult2~I_DATAOUT_bus [11];
assign \add_rtl_0|auto_generated|mac_mult2~DATAOUT8  = \add_rtl_0|auto_generated|mac_mult2~I_DATAOUT_bus [12];
assign \add_rtl_0|auto_generated|mac_mult2~DATAOUT9  = \add_rtl_0|auto_generated|mac_mult2~I_DATAOUT_bus [13];
assign \add_rtl_0|auto_generated|mac_mult2~DATAOUT10  = \add_rtl_0|auto_generated|mac_mult2~I_DATAOUT_bus [14];
assign \add_rtl_0|auto_generated|mac_mult2~DATAOUT11  = \add_rtl_0|auto_generated|mac_mult2~I_DATAOUT_bus [15];
assign \add_rtl_0|auto_generated|mac_mult2~DATAOUT12  = \add_rtl_0|auto_generated|mac_mult2~I_DATAOUT_bus [16];
assign \add_rtl_0|auto_generated|mac_mult2~DATAOUT13  = \add_rtl_0|auto_generated|mac_mult2~I_DATAOUT_bus [17];
assign \add_rtl_0|auto_generated|mac_mult2~DATAOUT14  = \add_rtl_0|auto_generated|mac_mult2~I_DATAOUT_bus [18];
assign \add_rtl_0|auto_generated|mac_mult2~DATAOUT15  = \add_rtl_0|auto_generated|mac_mult2~I_DATAOUT_bus [19];
assign \add_rtl_0|auto_generated|mac_mult2~DATAOUT16  = \add_rtl_0|auto_generated|mac_mult2~I_DATAOUT_bus [20];
assign \add_rtl_0|auto_generated|mac_mult2~DATAOUT17  = \add_rtl_0|auto_generated|mac_mult2~I_DATAOUT_bus [21];
assign \add_rtl_0|auto_generated|mac_mult2~DATAOUT18  = \add_rtl_0|auto_generated|mac_mult2~I_DATAOUT_bus [22];
assign \add_rtl_0|auto_generated|mac_mult2~DATAOUT19  = \add_rtl_0|auto_generated|mac_mult2~I_DATAOUT_bus [23];
assign \add_rtl_0|auto_generated|mac_mult2~DATAOUT20  = \add_rtl_0|auto_generated|mac_mult2~I_DATAOUT_bus [24];
assign \add_rtl_0|auto_generated|mac_mult2~DATAOUT21  = \add_rtl_0|auto_generated|mac_mult2~I_DATAOUT_bus [25];
assign \add_rtl_0|auto_generated|mac_mult2~DATAOUT22  = \add_rtl_0|auto_generated|mac_mult2~I_DATAOUT_bus [26];
assign \add_rtl_0|auto_generated|mac_mult2~DATAOUT23  = \add_rtl_0|auto_generated|mac_mult2~I_DATAOUT_bus [27];
assign \add_rtl_0|auto_generated|mac_mult2~DATAOUT24  = \add_rtl_0|auto_generated|mac_mult2~I_DATAOUT_bus [28];
assign \add_rtl_0|auto_generated|mac_mult2~DATAOUT25  = \add_rtl_0|auto_generated|mac_mult2~I_DATAOUT_bus [29];
assign \add_rtl_0|auto_generated|mac_mult2~DATAOUT26  = \add_rtl_0|auto_generated|mac_mult2~I_DATAOUT_bus [30];
assign \add_rtl_0|auto_generated|mac_mult2~DATAOUT27  = \add_rtl_0|auto_generated|mac_mult2~I_DATAOUT_bus [31];
assign \add_rtl_0|auto_generated|mac_mult2~DATAOUT28  = \add_rtl_0|auto_generated|mac_mult2~I_DATAOUT_bus [32];
assign \add_rtl_0|auto_generated|mac_mult2~DATAOUT29  = \add_rtl_0|auto_generated|mac_mult2~I_DATAOUT_bus [33];
assign \add_rtl_0|auto_generated|mac_mult2~DATAOUT30  = \add_rtl_0|auto_generated|mac_mult2~I_DATAOUT_bus [34];
assign \add_rtl_0|auto_generated|mac_mult2~DATAOUT31  = \add_rtl_0|auto_generated|mac_mult2~I_DATAOUT_bus [35];

// atom is at PIN_L2
stratix_io \clock~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.ddioregout(),
	.padio(clock),
	.dqsundelayedout());
// synopsys translate_off
defparam \clock~I .operation_mode = "input";
defparam \clock~I .ddio_mode = "none";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .output_sync_reset = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_AB11
stratix_io \ewr~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ewr~combout ),
	.regout(),
	.ddioregout(),
	.padio(ewr),
	.dqsundelayedout());
// synopsys translate_off
defparam \ewr~I .operation_mode = "input";
defparam \ewr~I .ddio_mode = "none";
defparam \ewr~I .input_register_mode = "none";
defparam \ewr~I .output_register_mode = "none";
defparam \ewr~I .oe_register_mode = "none";
defparam \ewr~I .input_async_reset = "none";
defparam \ewr~I .output_async_reset = "none";
defparam \ewr~I .oe_async_reset = "none";
defparam \ewr~I .input_sync_reset = "none";
defparam \ewr~I .output_sync_reset = "none";
defparam \ewr~I .oe_sync_reset = "none";
defparam \ewr~I .input_power_up = "low";
defparam \ewr~I .output_power_up = "low";
defparam \ewr~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_Y5
stratix_io \in6[0]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in6[0]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in6[0]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in6[0]~I .operation_mode = "input";
defparam \in6[0]~I .ddio_mode = "none";
defparam \in6[0]~I .input_register_mode = "none";
defparam \in6[0]~I .output_register_mode = "none";
defparam \in6[0]~I .oe_register_mode = "none";
defparam \in6[0]~I .input_async_reset = "none";
defparam \in6[0]~I .output_async_reset = "none";
defparam \in6[0]~I .oe_async_reset = "none";
defparam \in6[0]~I .input_sync_reset = "none";
defparam \in6[0]~I .output_sync_reset = "none";
defparam \in6[0]~I .oe_sync_reset = "none";
defparam \in6[0]~I .input_power_up = "low";
defparam \in6[0]~I .output_power_up = "low";
defparam \in6[0]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y5_N4
stratix_lcell \arr[6][0]~I (
// Equation(s):
// \arr[6][0]  = DFFEAS(\ewr~combout  & \in6[0]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in6[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[6][0] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[6][0]~I .operation_mode = "normal";
defparam \arr[6][0]~I .synch_mode = "off";
defparam \arr[6][0]~I .register_cascade_mode = "off";
defparam \arr[6][0]~I .sum_lutc_input = "datac";
defparam \arr[6][0]~I .lut_mask = "F000";
defparam \arr[6][0]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_W7
stratix_io \in6[1]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in6[1]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in6[1]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in6[1]~I .operation_mode = "input";
defparam \in6[1]~I .ddio_mode = "none";
defparam \in6[1]~I .input_register_mode = "none";
defparam \in6[1]~I .output_register_mode = "none";
defparam \in6[1]~I .oe_register_mode = "none";
defparam \in6[1]~I .input_async_reset = "none";
defparam \in6[1]~I .output_async_reset = "none";
defparam \in6[1]~I .oe_async_reset = "none";
defparam \in6[1]~I .input_sync_reset = "none";
defparam \in6[1]~I .output_sync_reset = "none";
defparam \in6[1]~I .oe_sync_reset = "none";
defparam \in6[1]~I .input_power_up = "low";
defparam \in6[1]~I .output_power_up = "low";
defparam \in6[1]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y5_N9
stratix_lcell \arr[6][1]~I (
// Equation(s):
// \arr[6][1]  = DFFEAS(\ewr~combout  & \in6[1]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in6[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[6][1] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[6][1]~I .operation_mode = "normal";
defparam \arr[6][1]~I .synch_mode = "off";
defparam \arr[6][1]~I .register_cascade_mode = "off";
defparam \arr[6][1]~I .sum_lutc_input = "datac";
defparam \arr[6][1]~I .lut_mask = "F000";
defparam \arr[6][1]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_P6
stratix_io \in6[2]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in6[2]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in6[2]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in6[2]~I .operation_mode = "input";
defparam \in6[2]~I .ddio_mode = "none";
defparam \in6[2]~I .input_register_mode = "none";
defparam \in6[2]~I .output_register_mode = "none";
defparam \in6[2]~I .oe_register_mode = "none";
defparam \in6[2]~I .input_async_reset = "none";
defparam \in6[2]~I .output_async_reset = "none";
defparam \in6[2]~I .oe_async_reset = "none";
defparam \in6[2]~I .input_sync_reset = "none";
defparam \in6[2]~I .output_sync_reset = "none";
defparam \in6[2]~I .oe_sync_reset = "none";
defparam \in6[2]~I .input_power_up = "low";
defparam \in6[2]~I .output_power_up = "low";
defparam \in6[2]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y5_N6
stratix_lcell \arr[6][2]~I (
// Equation(s):
// \arr[6][2]  = DFFEAS(\ewr~combout  & \in6[2]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in6[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[6][2] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[6][2]~I .operation_mode = "normal";
defparam \arr[6][2]~I .synch_mode = "off";
defparam \arr[6][2]~I .register_cascade_mode = "off";
defparam \arr[6][2]~I .sum_lutc_input = "datac";
defparam \arr[6][2]~I .lut_mask = "F000";
defparam \arr[6][2]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_V3
stratix_io \in6[3]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in6[3]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in6[3]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in6[3]~I .operation_mode = "input";
defparam \in6[3]~I .ddio_mode = "none";
defparam \in6[3]~I .input_register_mode = "none";
defparam \in6[3]~I .output_register_mode = "none";
defparam \in6[3]~I .oe_register_mode = "none";
defparam \in6[3]~I .input_async_reset = "none";
defparam \in6[3]~I .output_async_reset = "none";
defparam \in6[3]~I .oe_async_reset = "none";
defparam \in6[3]~I .input_sync_reset = "none";
defparam \in6[3]~I .output_sync_reset = "none";
defparam \in6[3]~I .oe_sync_reset = "none";
defparam \in6[3]~I .input_power_up = "low";
defparam \in6[3]~I .output_power_up = "low";
defparam \in6[3]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y4_N0
stratix_lcell \arr[6][3]~I (
// Equation(s):
// \arr[6][3]  = DFFEAS(\ewr~combout  & \in6[3]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in6[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[6][3] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[6][3]~I .operation_mode = "normal";
defparam \arr[6][3]~I .synch_mode = "off";
defparam \arr[6][3]~I .register_cascade_mode = "off";
defparam \arr[6][3]~I .sum_lutc_input = "datac";
defparam \arr[6][3]~I .lut_mask = "F000";
defparam \arr[6][3]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_M7
stratix_io \in6[4]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in6[4]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in6[4]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in6[4]~I .operation_mode = "input";
defparam \in6[4]~I .ddio_mode = "none";
defparam \in6[4]~I .input_register_mode = "none";
defparam \in6[4]~I .output_register_mode = "none";
defparam \in6[4]~I .oe_register_mode = "none";
defparam \in6[4]~I .input_async_reset = "none";
defparam \in6[4]~I .output_async_reset = "none";
defparam \in6[4]~I .oe_async_reset = "none";
defparam \in6[4]~I .input_sync_reset = "none";
defparam \in6[4]~I .output_sync_reset = "none";
defparam \in6[4]~I .oe_sync_reset = "none";
defparam \in6[4]~I .input_power_up = "low";
defparam \in6[4]~I .output_power_up = "low";
defparam \in6[4]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y4_N4
stratix_lcell \arr[6][4]~I (
// Equation(s):
// \arr[6][4]  = DFFEAS(\in6[4]~combout  & \ewr~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\in6[4]~combout ),
	.datac(\ewr~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[6][4] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[6][4]~I .operation_mode = "normal";
defparam \arr[6][4]~I .synch_mode = "off";
defparam \arr[6][4]~I .register_cascade_mode = "off";
defparam \arr[6][4]~I .sum_lutc_input = "datac";
defparam \arr[6][4]~I .lut_mask = "C0C0";
defparam \arr[6][4]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_W8
stratix_io \in6[5]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in6[5]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in6[5]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in6[5]~I .operation_mode = "input";
defparam \in6[5]~I .ddio_mode = "none";
defparam \in6[5]~I .input_register_mode = "none";
defparam \in6[5]~I .output_register_mode = "none";
defparam \in6[5]~I .oe_register_mode = "none";
defparam \in6[5]~I .input_async_reset = "none";
defparam \in6[5]~I .output_async_reset = "none";
defparam \in6[5]~I .oe_async_reset = "none";
defparam \in6[5]~I .input_sync_reset = "none";
defparam \in6[5]~I .output_sync_reset = "none";
defparam \in6[5]~I .oe_sync_reset = "none";
defparam \in6[5]~I .input_power_up = "low";
defparam \in6[5]~I .output_power_up = "low";
defparam \in6[5]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y4_N3
stratix_lcell \arr[6][5]~I (
// Equation(s):
// \arr[6][5]  = DFFEAS(\in6[5]~combout  & \ewr~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\in6[5]~combout ),
	.datac(\ewr~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[6][5] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[6][5]~I .operation_mode = "normal";
defparam \arr[6][5]~I .synch_mode = "off";
defparam \arr[6][5]~I .register_cascade_mode = "off";
defparam \arr[6][5]~I .sum_lutc_input = "datac";
defparam \arr[6][5]~I .lut_mask = "C0C0";
defparam \arr[6][5]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_W2
stratix_io \in6[6]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in6[6]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in6[6]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in6[6]~I .operation_mode = "input";
defparam \in6[6]~I .ddio_mode = "none";
defparam \in6[6]~I .input_register_mode = "none";
defparam \in6[6]~I .output_register_mode = "none";
defparam \in6[6]~I .oe_register_mode = "none";
defparam \in6[6]~I .input_async_reset = "none";
defparam \in6[6]~I .output_async_reset = "none";
defparam \in6[6]~I .oe_async_reset = "none";
defparam \in6[6]~I .input_sync_reset = "none";
defparam \in6[6]~I .output_sync_reset = "none";
defparam \in6[6]~I .oe_sync_reset = "none";
defparam \in6[6]~I .input_power_up = "low";
defparam \in6[6]~I .output_power_up = "low";
defparam \in6[6]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y4_N9
stratix_lcell \arr[6][6]~I (
// Equation(s):
// \arr[6][6]  = DFFEAS(\ewr~combout  & \in6[6]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in6[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[6][6] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[6][6]~I .operation_mode = "normal";
defparam \arr[6][6]~I .synch_mode = "off";
defparam \arr[6][6]~I .register_cascade_mode = "off";
defparam \arr[6][6]~I .sum_lutc_input = "datac";
defparam \arr[6][6]~I .lut_mask = "F000";
defparam \arr[6][6]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_U7
stratix_io \in6[7]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in6[7]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in6[7]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in6[7]~I .operation_mode = "input";
defparam \in6[7]~I .ddio_mode = "none";
defparam \in6[7]~I .input_register_mode = "none";
defparam \in6[7]~I .output_register_mode = "none";
defparam \in6[7]~I .oe_register_mode = "none";
defparam \in6[7]~I .input_async_reset = "none";
defparam \in6[7]~I .output_async_reset = "none";
defparam \in6[7]~I .oe_async_reset = "none";
defparam \in6[7]~I .input_sync_reset = "none";
defparam \in6[7]~I .output_sync_reset = "none";
defparam \in6[7]~I .oe_sync_reset = "none";
defparam \in6[7]~I .input_power_up = "low";
defparam \in6[7]~I .output_power_up = "low";
defparam \in6[7]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y4_N1
stratix_lcell \arr[6][7]~I (
// Equation(s):
// \arr[6][7]  = DFFEAS(\ewr~combout  & (\in6[7]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\ewr~combout ),
	.datab(vcc),
	.datac(\in6[7]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[6][7] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[6][7]~I .operation_mode = "normal";
defparam \arr[6][7]~I .synch_mode = "off";
defparam \arr[6][7]~I .register_cascade_mode = "off";
defparam \arr[6][7]~I .sum_lutc_input = "datac";
defparam \arr[6][7]~I .lut_mask = "A0A0";
defparam \arr[6][7]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_AB4
stratix_io \in6[8]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in6[8]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in6[8]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in6[8]~I .operation_mode = "input";
defparam \in6[8]~I .ddio_mode = "none";
defparam \in6[8]~I .input_register_mode = "none";
defparam \in6[8]~I .output_register_mode = "none";
defparam \in6[8]~I .oe_register_mode = "none";
defparam \in6[8]~I .input_async_reset = "none";
defparam \in6[8]~I .output_async_reset = "none";
defparam \in6[8]~I .oe_async_reset = "none";
defparam \in6[8]~I .input_sync_reset = "none";
defparam \in6[8]~I .output_sync_reset = "none";
defparam \in6[8]~I .oe_sync_reset = "none";
defparam \in6[8]~I .input_power_up = "low";
defparam \in6[8]~I .output_power_up = "low";
defparam \in6[8]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y4_N8
stratix_lcell \arr[6][8]~I (
// Equation(s):
// \arr[6][8]  = DFFEAS(\ewr~combout  & \in6[8]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in6[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[6][8] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[6][8]~I .operation_mode = "normal";
defparam \arr[6][8]~I .synch_mode = "off";
defparam \arr[6][8]~I .register_cascade_mode = "off";
defparam \arr[6][8]~I .sum_lutc_input = "datac";
defparam \arr[6][8]~I .lut_mask = "F000";
defparam \arr[6][8]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_P7
stratix_io \in6[9]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in6[9]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in6[9]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in6[9]~I .operation_mode = "input";
defparam \in6[9]~I .ddio_mode = "none";
defparam \in6[9]~I .input_register_mode = "none";
defparam \in6[9]~I .output_register_mode = "none";
defparam \in6[9]~I .oe_register_mode = "none";
defparam \in6[9]~I .input_async_reset = "none";
defparam \in6[9]~I .output_async_reset = "none";
defparam \in6[9]~I .oe_async_reset = "none";
defparam \in6[9]~I .input_sync_reset = "none";
defparam \in6[9]~I .output_sync_reset = "none";
defparam \in6[9]~I .oe_sync_reset = "none";
defparam \in6[9]~I .input_power_up = "low";
defparam \in6[9]~I .output_power_up = "low";
defparam \in6[9]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y4_N7
stratix_lcell \arr[6][9]~I (
// Equation(s):
// \arr[6][9]  = DFFEAS(\ewr~combout  & \in6[9]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in6[9]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[6][9] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[6][9]~I .operation_mode = "normal";
defparam \arr[6][9]~I .synch_mode = "off";
defparam \arr[6][9]~I .register_cascade_mode = "off";
defparam \arr[6][9]~I .sum_lutc_input = "datac";
defparam \arr[6][9]~I .lut_mask = "F000";
defparam \arr[6][9]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_W9
stratix_io \in6[10]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in6[10]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in6[10]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in6[10]~I .operation_mode = "input";
defparam \in6[10]~I .ddio_mode = "none";
defparam \in6[10]~I .input_register_mode = "none";
defparam \in6[10]~I .output_register_mode = "none";
defparam \in6[10]~I .oe_register_mode = "none";
defparam \in6[10]~I .input_async_reset = "none";
defparam \in6[10]~I .output_async_reset = "none";
defparam \in6[10]~I .oe_async_reset = "none";
defparam \in6[10]~I .input_sync_reset = "none";
defparam \in6[10]~I .output_sync_reset = "none";
defparam \in6[10]~I .oe_sync_reset = "none";
defparam \in6[10]~I .input_power_up = "low";
defparam \in6[10]~I .output_power_up = "low";
defparam \in6[10]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y4_N2
stratix_lcell \arr[6][10]~I (
// Equation(s):
// \arr[6][10]  = DFFEAS(\ewr~combout  & \in6[10]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in6[10]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[6][10] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[6][10]~I .operation_mode = "normal";
defparam \arr[6][10]~I .synch_mode = "off";
defparam \arr[6][10]~I .register_cascade_mode = "off";
defparam \arr[6][10]~I .sum_lutc_input = "datac";
defparam \arr[6][10]~I .lut_mask = "F000";
defparam \arr[6][10]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_V8
stratix_io \in6[11]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in6[11]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in6[11]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in6[11]~I .operation_mode = "input";
defparam \in6[11]~I .ddio_mode = "none";
defparam \in6[11]~I .input_register_mode = "none";
defparam \in6[11]~I .output_register_mode = "none";
defparam \in6[11]~I .oe_register_mode = "none";
defparam \in6[11]~I .input_async_reset = "none";
defparam \in6[11]~I .output_async_reset = "none";
defparam \in6[11]~I .oe_async_reset = "none";
defparam \in6[11]~I .input_sync_reset = "none";
defparam \in6[11]~I .output_sync_reset = "none";
defparam \in6[11]~I .oe_sync_reset = "none";
defparam \in6[11]~I .input_power_up = "low";
defparam \in6[11]~I .output_power_up = "low";
defparam \in6[11]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y4_N6
stratix_lcell \arr[6][11]~I (
// Equation(s):
// \arr[6][11]  = DFFEAS(\ewr~combout  & \in6[11]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in6[11]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[6][11] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[6][11]~I .operation_mode = "normal";
defparam \arr[6][11]~I .synch_mode = "off";
defparam \arr[6][11]~I .register_cascade_mode = "off";
defparam \arr[6][11]~I .sum_lutc_input = "datac";
defparam \arr[6][11]~I .lut_mask = "F000";
defparam \arr[6][11]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_P2
stratix_io \in6[12]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in6[12]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in6[12]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in6[12]~I .operation_mode = "input";
defparam \in6[12]~I .ddio_mode = "none";
defparam \in6[12]~I .input_register_mode = "none";
defparam \in6[12]~I .output_register_mode = "none";
defparam \in6[12]~I .oe_register_mode = "none";
defparam \in6[12]~I .input_async_reset = "none";
defparam \in6[12]~I .output_async_reset = "none";
defparam \in6[12]~I .oe_async_reset = "none";
defparam \in6[12]~I .input_sync_reset = "none";
defparam \in6[12]~I .output_sync_reset = "none";
defparam \in6[12]~I .oe_sync_reset = "none";
defparam \in6[12]~I .input_power_up = "low";
defparam \in6[12]~I .output_power_up = "low";
defparam \in6[12]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y11_N5
stratix_lcell \arr[6][12]~I (
// Equation(s):
// \arr[6][12]  = DFFEAS(\ewr~combout  & (\in6[12]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\ewr~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\in6[12]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[6][12] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[6][12]~I .operation_mode = "normal";
defparam \arr[6][12]~I .synch_mode = "off";
defparam \arr[6][12]~I .register_cascade_mode = "off";
defparam \arr[6][12]~I .sum_lutc_input = "datac";
defparam \arr[6][12]~I .lut_mask = "AA00";
defparam \arr[6][12]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_F6
stratix_io \in6[13]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in6[13]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in6[13]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in6[13]~I .operation_mode = "input";
defparam \in6[13]~I .ddio_mode = "none";
defparam \in6[13]~I .input_register_mode = "none";
defparam \in6[13]~I .output_register_mode = "none";
defparam \in6[13]~I .oe_register_mode = "none";
defparam \in6[13]~I .input_async_reset = "none";
defparam \in6[13]~I .output_async_reset = "none";
defparam \in6[13]~I .oe_async_reset = "none";
defparam \in6[13]~I .input_sync_reset = "none";
defparam \in6[13]~I .output_sync_reset = "none";
defparam \in6[13]~I .oe_sync_reset = "none";
defparam \in6[13]~I .input_power_up = "low";
defparam \in6[13]~I .output_power_up = "low";
defparam \in6[13]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y11_N8
stratix_lcell \arr[6][13]~I (
// Equation(s):
// \arr[6][13]  = DFFEAS(\ewr~combout  & \in6[13]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in6[13]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[6][13] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[6][13]~I .operation_mode = "normal";
defparam \arr[6][13]~I .synch_mode = "off";
defparam \arr[6][13]~I .register_cascade_mode = "off";
defparam \arr[6][13]~I .sum_lutc_input = "datac";
defparam \arr[6][13]~I .lut_mask = "F000";
defparam \arr[6][13]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_R1
stratix_io \in6[14]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in6[14]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in6[14]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in6[14]~I .operation_mode = "input";
defparam \in6[14]~I .ddio_mode = "none";
defparam \in6[14]~I .input_register_mode = "none";
defparam \in6[14]~I .output_register_mode = "none";
defparam \in6[14]~I .oe_register_mode = "none";
defparam \in6[14]~I .input_async_reset = "none";
defparam \in6[14]~I .output_async_reset = "none";
defparam \in6[14]~I .oe_async_reset = "none";
defparam \in6[14]~I .input_sync_reset = "none";
defparam \in6[14]~I .output_sync_reset = "none";
defparam \in6[14]~I .oe_sync_reset = "none";
defparam \in6[14]~I .input_power_up = "low";
defparam \in6[14]~I .output_power_up = "low";
defparam \in6[14]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y11_N0
stratix_lcell \arr[6][14]~I (
// Equation(s):
// \arr[6][14]  = DFFEAS(\ewr~combout  & \in6[14]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in6[14]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[6][14] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[6][14]~I .operation_mode = "normal";
defparam \arr[6][14]~I .synch_mode = "off";
defparam \arr[6][14]~I .register_cascade_mode = "off";
defparam \arr[6][14]~I .sum_lutc_input = "datac";
defparam \arr[6][14]~I .lut_mask = "F000";
defparam \arr[6][14]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_P3
stratix_io \in6[15]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in6[15]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in6[15]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in6[15]~I .operation_mode = "input";
defparam \in6[15]~I .ddio_mode = "none";
defparam \in6[15]~I .input_register_mode = "none";
defparam \in6[15]~I .output_register_mode = "none";
defparam \in6[15]~I .oe_register_mode = "none";
defparam \in6[15]~I .input_async_reset = "none";
defparam \in6[15]~I .output_async_reset = "none";
defparam \in6[15]~I .oe_async_reset = "none";
defparam \in6[15]~I .input_sync_reset = "none";
defparam \in6[15]~I .output_sync_reset = "none";
defparam \in6[15]~I .oe_sync_reset = "none";
defparam \in6[15]~I .input_power_up = "low";
defparam \in6[15]~I .output_power_up = "low";
defparam \in6[15]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y11_N2
stratix_lcell \arr[6][15]~I (
// Equation(s):
// \arr[6][15]  = DFFEAS(\ewr~combout  & (\in6[15]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\ewr~combout ),
	.datab(vcc),
	.datac(\in6[15]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[6][15] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[6][15]~I .operation_mode = "normal";
defparam \arr[6][15]~I .synch_mode = "off";
defparam \arr[6][15]~I .register_cascade_mode = "off";
defparam \arr[6][15]~I .sum_lutc_input = "datac";
defparam \arr[6][15]~I .lut_mask = "A0A0";
defparam \arr[6][15]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_W6
stratix_io \in8[0]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in8[0]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in8[0]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in8[0]~I .operation_mode = "input";
defparam \in8[0]~I .ddio_mode = "none";
defparam \in8[0]~I .input_register_mode = "none";
defparam \in8[0]~I .output_register_mode = "none";
defparam \in8[0]~I .oe_register_mode = "none";
defparam \in8[0]~I .input_async_reset = "none";
defparam \in8[0]~I .output_async_reset = "none";
defparam \in8[0]~I .oe_async_reset = "none";
defparam \in8[0]~I .input_sync_reset = "none";
defparam \in8[0]~I .output_sync_reset = "none";
defparam \in8[0]~I .oe_sync_reset = "none";
defparam \in8[0]~I .input_power_up = "low";
defparam \in8[0]~I .output_power_up = "low";
defparam \in8[0]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y4_N5
stratix_lcell \arr[8][0]~I (
// Equation(s):
// \arr[8][0]  = DFFEAS(\ewr~combout  & \in8[0]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in8[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[8][0] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[8][0]~I .operation_mode = "normal";
defparam \arr[8][0]~I .synch_mode = "off";
defparam \arr[8][0]~I .register_cascade_mode = "off";
defparam \arr[8][0]~I .sum_lutc_input = "datac";
defparam \arr[8][0]~I .lut_mask = "F000";
defparam \arr[8][0]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_T4
stratix_io \in8[1]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in8[1]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in8[1]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in8[1]~I .operation_mode = "input";
defparam \in8[1]~I .ddio_mode = "none";
defparam \in8[1]~I .input_register_mode = "none";
defparam \in8[1]~I .output_register_mode = "none";
defparam \in8[1]~I .oe_register_mode = "none";
defparam \in8[1]~I .input_async_reset = "none";
defparam \in8[1]~I .output_async_reset = "none";
defparam \in8[1]~I .oe_async_reset = "none";
defparam \in8[1]~I .input_sync_reset = "none";
defparam \in8[1]~I .output_sync_reset = "none";
defparam \in8[1]~I .oe_sync_reset = "none";
defparam \in8[1]~I .input_power_up = "low";
defparam \in8[1]~I .output_power_up = "low";
defparam \in8[1]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y5_N5
stratix_lcell \arr[8][1]~I (
// Equation(s):
// \arr[8][1]  = DFFEAS(\ewr~combout  & \in8[1]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in8[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[8][1] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[8][1]~I .operation_mode = "normal";
defparam \arr[8][1]~I .synch_mode = "off";
defparam \arr[8][1]~I .register_cascade_mode = "off";
defparam \arr[8][1]~I .sum_lutc_input = "datac";
defparam \arr[8][1]~I .lut_mask = "F000";
defparam \arr[8][1]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_Y4
stratix_io \in8[2]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in8[2]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in8[2]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in8[2]~I .operation_mode = "input";
defparam \in8[2]~I .ddio_mode = "none";
defparam \in8[2]~I .input_register_mode = "none";
defparam \in8[2]~I .output_register_mode = "none";
defparam \in8[2]~I .oe_register_mode = "none";
defparam \in8[2]~I .input_async_reset = "none";
defparam \in8[2]~I .output_async_reset = "none";
defparam \in8[2]~I .oe_async_reset = "none";
defparam \in8[2]~I .input_sync_reset = "none";
defparam \in8[2]~I .output_sync_reset = "none";
defparam \in8[2]~I .oe_sync_reset = "none";
defparam \in8[2]~I .input_power_up = "low";
defparam \in8[2]~I .output_power_up = "low";
defparam \in8[2]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y6_N0
stratix_lcell \arr[8][2]~I (
// Equation(s):
// \arr[8][2]  = DFFEAS(\ewr~combout  & \in8[2]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in8[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[8][2] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[8][2]~I .operation_mode = "normal";
defparam \arr[8][2]~I .synch_mode = "off";
defparam \arr[8][2]~I .register_cascade_mode = "off";
defparam \arr[8][2]~I .sum_lutc_input = "datac";
defparam \arr[8][2]~I .lut_mask = "F000";
defparam \arr[8][2]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_T7
stratix_io \in8[3]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in8[3]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in8[3]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in8[3]~I .operation_mode = "input";
defparam \in8[3]~I .ddio_mode = "none";
defparam \in8[3]~I .input_register_mode = "none";
defparam \in8[3]~I .output_register_mode = "none";
defparam \in8[3]~I .oe_register_mode = "none";
defparam \in8[3]~I .input_async_reset = "none";
defparam \in8[3]~I .output_async_reset = "none";
defparam \in8[3]~I .oe_async_reset = "none";
defparam \in8[3]~I .input_sync_reset = "none";
defparam \in8[3]~I .output_sync_reset = "none";
defparam \in8[3]~I .oe_sync_reset = "none";
defparam \in8[3]~I .input_power_up = "low";
defparam \in8[3]~I .output_power_up = "low";
defparam \in8[3]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y6_N7
stratix_lcell \arr[8][3]~I (
// Equation(s):
// \arr[8][3]  = DFFEAS(\ewr~combout  & \in8[3]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in8[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[8][3] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[8][3]~I .operation_mode = "normal";
defparam \arr[8][3]~I .synch_mode = "off";
defparam \arr[8][3]~I .register_cascade_mode = "off";
defparam \arr[8][3]~I .sum_lutc_input = "datac";
defparam \arr[8][3]~I .lut_mask = "F000";
defparam \arr[8][3]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_T8
stratix_io \in8[4]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in8[4]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in8[4]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in8[4]~I .operation_mode = "input";
defparam \in8[4]~I .ddio_mode = "none";
defparam \in8[4]~I .input_register_mode = "none";
defparam \in8[4]~I .output_register_mode = "none";
defparam \in8[4]~I .oe_register_mode = "none";
defparam \in8[4]~I .input_async_reset = "none";
defparam \in8[4]~I .output_async_reset = "none";
defparam \in8[4]~I .oe_async_reset = "none";
defparam \in8[4]~I .input_sync_reset = "none";
defparam \in8[4]~I .output_sync_reset = "none";
defparam \in8[4]~I .oe_sync_reset = "none";
defparam \in8[4]~I .input_power_up = "low";
defparam \in8[4]~I .output_power_up = "low";
defparam \in8[4]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y6_N3
stratix_lcell \arr[8][4]~I (
// Equation(s):
// \arr[8][4]  = DFFEAS(\in8[4]~combout  & \ewr~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\in8[4]~combout ),
	.datac(\ewr~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[8][4] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[8][4]~I .operation_mode = "normal";
defparam \arr[8][4]~I .synch_mode = "off";
defparam \arr[8][4]~I .register_cascade_mode = "off";
defparam \arr[8][4]~I .sum_lutc_input = "datac";
defparam \arr[8][4]~I .lut_mask = "C0C0";
defparam \arr[8][4]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_K3
stratix_io \in8[5]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in8[5]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in8[5]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in8[5]~I .operation_mode = "input";
defparam \in8[5]~I .ddio_mode = "none";
defparam \in8[5]~I .input_register_mode = "none";
defparam \in8[5]~I .output_register_mode = "none";
defparam \in8[5]~I .oe_register_mode = "none";
defparam \in8[5]~I .input_async_reset = "none";
defparam \in8[5]~I .output_async_reset = "none";
defparam \in8[5]~I .oe_async_reset = "none";
defparam \in8[5]~I .input_sync_reset = "none";
defparam \in8[5]~I .output_sync_reset = "none";
defparam \in8[5]~I .oe_sync_reset = "none";
defparam \in8[5]~I .input_power_up = "low";
defparam \in8[5]~I .output_power_up = "low";
defparam \in8[5]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y12_N2
stratix_lcell \arr[8][5]~I (
// Equation(s):
// \arr[8][5]  = DFFEAS(\ewr~combout  & (\in8[5]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\ewr~combout ),
	.datab(vcc),
	.datac(\in8[5]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[8][5] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[8][5]~I .operation_mode = "normal";
defparam \arr[8][5]~I .synch_mode = "off";
defparam \arr[8][5]~I .register_cascade_mode = "off";
defparam \arr[8][5]~I .sum_lutc_input = "datac";
defparam \arr[8][5]~I .lut_mask = "A0A0";
defparam \arr[8][5]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_AB8
stratix_io \in8[6]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in8[6]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in8[6]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in8[6]~I .operation_mode = "input";
defparam \in8[6]~I .ddio_mode = "none";
defparam \in8[6]~I .input_register_mode = "none";
defparam \in8[6]~I .output_register_mode = "none";
defparam \in8[6]~I .oe_register_mode = "none";
defparam \in8[6]~I .input_async_reset = "none";
defparam \in8[6]~I .output_async_reset = "none";
defparam \in8[6]~I .oe_async_reset = "none";
defparam \in8[6]~I .input_sync_reset = "none";
defparam \in8[6]~I .output_sync_reset = "none";
defparam \in8[6]~I .oe_sync_reset = "none";
defparam \in8[6]~I .input_power_up = "low";
defparam \in8[6]~I .output_power_up = "low";
defparam \in8[6]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y6_N8
stratix_lcell \arr[8][6]~I (
// Equation(s):
// \arr[8][6]  = DFFEAS(\ewr~combout  & \in8[6]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\ewr~combout ),
	.datac(\in8[6]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[8][6] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[8][6]~I .operation_mode = "normal";
defparam \arr[8][6]~I .synch_mode = "off";
defparam \arr[8][6]~I .register_cascade_mode = "off";
defparam \arr[8][6]~I .sum_lutc_input = "datac";
defparam \arr[8][6]~I .lut_mask = "C0C0";
defparam \arr[8][6]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_F14
stratix_io \in8[7]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in8[7]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in8[7]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in8[7]~I .operation_mode = "input";
defparam \in8[7]~I .ddio_mode = "none";
defparam \in8[7]~I .input_register_mode = "none";
defparam \in8[7]~I .output_register_mode = "none";
defparam \in8[7]~I .oe_register_mode = "none";
defparam \in8[7]~I .input_async_reset = "none";
defparam \in8[7]~I .output_async_reset = "none";
defparam \in8[7]~I .oe_async_reset = "none";
defparam \in8[7]~I .input_sync_reset = "none";
defparam \in8[7]~I .output_sync_reset = "none";
defparam \in8[7]~I .oe_sync_reset = "none";
defparam \in8[7]~I .input_power_up = "low";
defparam \in8[7]~I .output_power_up = "low";
defparam \in8[7]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X13_Y13_N7
stratix_lcell \arr[8][7]~I (
// Equation(s):
// \arr[8][7]  = DFFEAS(\ewr~combout  & \in8[7]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in8[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[8][7] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[8][7]~I .operation_mode = "normal";
defparam \arr[8][7]~I .synch_mode = "off";
defparam \arr[8][7]~I .register_cascade_mode = "off";
defparam \arr[8][7]~I .sum_lutc_input = "datac";
defparam \arr[8][7]~I .lut_mask = "F000";
defparam \arr[8][7]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_K20
stratix_io \in8[8]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in8[8]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in8[8]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in8[8]~I .operation_mode = "input";
defparam \in8[8]~I .ddio_mode = "none";
defparam \in8[8]~I .input_register_mode = "none";
defparam \in8[8]~I .output_register_mode = "none";
defparam \in8[8]~I .oe_register_mode = "none";
defparam \in8[8]~I .input_async_reset = "none";
defparam \in8[8]~I .output_async_reset = "none";
defparam \in8[8]~I .oe_async_reset = "none";
defparam \in8[8]~I .input_sync_reset = "none";
defparam \in8[8]~I .output_sync_reset = "none";
defparam \in8[8]~I .oe_sync_reset = "none";
defparam \in8[8]~I .input_power_up = "low";
defparam \in8[8]~I .output_power_up = "low";
defparam \in8[8]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y13_N5
stratix_lcell \arr[8][8]~I (
// Equation(s):
// \arr[8][8]  = DFFEAS(\ewr~combout  & (\in8[8]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\ewr~combout ),
	.datab(vcc),
	.datac(\in8[8]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[8][8] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[8][8]~I .operation_mode = "normal";
defparam \arr[8][8]~I .synch_mode = "off";
defparam \arr[8][8]~I .register_cascade_mode = "off";
defparam \arr[8][8]~I .sum_lutc_input = "datac";
defparam \arr[8][8]~I .lut_mask = "A0A0";
defparam \arr[8][8]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_V7
stratix_io \in8[9]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in8[9]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in8[9]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in8[9]~I .operation_mode = "input";
defparam \in8[9]~I .ddio_mode = "none";
defparam \in8[9]~I .input_register_mode = "none";
defparam \in8[9]~I .output_register_mode = "none";
defparam \in8[9]~I .oe_register_mode = "none";
defparam \in8[9]~I .input_async_reset = "none";
defparam \in8[9]~I .output_async_reset = "none";
defparam \in8[9]~I .oe_async_reset = "none";
defparam \in8[9]~I .input_sync_reset = "none";
defparam \in8[9]~I .output_sync_reset = "none";
defparam \in8[9]~I .oe_sync_reset = "none";
defparam \in8[9]~I .input_power_up = "low";
defparam \in8[9]~I .output_power_up = "low";
defparam \in8[9]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y6_N1
stratix_lcell \arr[8][9]~I (
// Equation(s):
// \arr[8][9]  = DFFEAS(\ewr~combout  & \in8[9]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in8[9]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[8][9] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[8][9]~I .operation_mode = "normal";
defparam \arr[8][9]~I .synch_mode = "off";
defparam \arr[8][9]~I .register_cascade_mode = "off";
defparam \arr[8][9]~I .sum_lutc_input = "datac";
defparam \arr[8][9]~I .lut_mask = "F000";
defparam \arr[8][9]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_AA3
stratix_io \in8[10]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in8[10]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in8[10]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in8[10]~I .operation_mode = "input";
defparam \in8[10]~I .ddio_mode = "none";
defparam \in8[10]~I .input_register_mode = "none";
defparam \in8[10]~I .output_register_mode = "none";
defparam \in8[10]~I .oe_register_mode = "none";
defparam \in8[10]~I .input_async_reset = "none";
defparam \in8[10]~I .output_async_reset = "none";
defparam \in8[10]~I .oe_async_reset = "none";
defparam \in8[10]~I .input_sync_reset = "none";
defparam \in8[10]~I .output_sync_reset = "none";
defparam \in8[10]~I .oe_sync_reset = "none";
defparam \in8[10]~I .input_power_up = "low";
defparam \in8[10]~I .output_power_up = "low";
defparam \in8[10]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y6_N4
stratix_lcell \arr[8][10]~I (
// Equation(s):
// \arr[8][10]  = DFFEAS(\ewr~combout  & \in8[10]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in8[10]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[8][10] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[8][10]~I .operation_mode = "normal";
defparam \arr[8][10]~I .synch_mode = "off";
defparam \arr[8][10]~I .register_cascade_mode = "off";
defparam \arr[8][10]~I .sum_lutc_input = "datac";
defparam \arr[8][10]~I .lut_mask = "F000";
defparam \arr[8][10]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_AA2
stratix_io \in8[11]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in8[11]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in8[11]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in8[11]~I .operation_mode = "input";
defparam \in8[11]~I .ddio_mode = "none";
defparam \in8[11]~I .input_register_mode = "none";
defparam \in8[11]~I .output_register_mode = "none";
defparam \in8[11]~I .oe_register_mode = "none";
defparam \in8[11]~I .input_async_reset = "none";
defparam \in8[11]~I .output_async_reset = "none";
defparam \in8[11]~I .oe_async_reset = "none";
defparam \in8[11]~I .input_sync_reset = "none";
defparam \in8[11]~I .output_sync_reset = "none";
defparam \in8[11]~I .oe_sync_reset = "none";
defparam \in8[11]~I .input_power_up = "low";
defparam \in8[11]~I .output_power_up = "low";
defparam \in8[11]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y6_N2
stratix_lcell \arr[8][11]~I (
// Equation(s):
// \arr[8][11]  = DFFEAS(\in8[11]~combout  & \ewr~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\in8[11]~combout ),
	.datac(\ewr~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[8][11] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[8][11]~I .operation_mode = "normal";
defparam \arr[8][11]~I .synch_mode = "off";
defparam \arr[8][11]~I .register_cascade_mode = "off";
defparam \arr[8][11]~I .sum_lutc_input = "datac";
defparam \arr[8][11]~I .lut_mask = "C0C0";
defparam \arr[8][11]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_V2
stratix_io \in8[12]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in8[12]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in8[12]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in8[12]~I .operation_mode = "input";
defparam \in8[12]~I .ddio_mode = "none";
defparam \in8[12]~I .input_register_mode = "none";
defparam \in8[12]~I .output_register_mode = "none";
defparam \in8[12]~I .oe_register_mode = "none";
defparam \in8[12]~I .input_async_reset = "none";
defparam \in8[12]~I .output_async_reset = "none";
defparam \in8[12]~I .oe_async_reset = "none";
defparam \in8[12]~I .input_sync_reset = "none";
defparam \in8[12]~I .output_sync_reset = "none";
defparam \in8[12]~I .oe_sync_reset = "none";
defparam \in8[12]~I .input_power_up = "low";
defparam \in8[12]~I .output_power_up = "low";
defparam \in8[12]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y6_N9
stratix_lcell \arr[8][12]~I (
// Equation(s):
// \arr[8][12]  = DFFEAS(\ewr~combout  & \in8[12]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in8[12]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[8][12] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[8][12]~I .operation_mode = "normal";
defparam \arr[8][12]~I .synch_mode = "off";
defparam \arr[8][12]~I .register_cascade_mode = "off";
defparam \arr[8][12]~I .sum_lutc_input = "datac";
defparam \arr[8][12]~I .lut_mask = "F000";
defparam \arr[8][12]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_Y3
stratix_io \in8[13]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in8[13]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in8[13]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in8[13]~I .operation_mode = "input";
defparam \in8[13]~I .ddio_mode = "none";
defparam \in8[13]~I .input_register_mode = "none";
defparam \in8[13]~I .output_register_mode = "none";
defparam \in8[13]~I .oe_register_mode = "none";
defparam \in8[13]~I .input_async_reset = "none";
defparam \in8[13]~I .output_async_reset = "none";
defparam \in8[13]~I .oe_async_reset = "none";
defparam \in8[13]~I .input_sync_reset = "none";
defparam \in8[13]~I .output_sync_reset = "none";
defparam \in8[13]~I .oe_sync_reset = "none";
defparam \in8[13]~I .input_power_up = "low";
defparam \in8[13]~I .output_power_up = "low";
defparam \in8[13]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y6_N6
stratix_lcell \arr[8][13]~I (
// Equation(s):
// \arr[8][13]  = DFFEAS(\ewr~combout  & \in8[13]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in8[13]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[8][13] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[8][13]~I .operation_mode = "normal";
defparam \arr[8][13]~I .synch_mode = "off";
defparam \arr[8][13]~I .register_cascade_mode = "off";
defparam \arr[8][13]~I .sum_lutc_input = "datac";
defparam \arr[8][13]~I .lut_mask = "F000";
defparam \arr[8][13]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_V1
stratix_io \in8[14]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in8[14]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in8[14]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in8[14]~I .operation_mode = "input";
defparam \in8[14]~I .ddio_mode = "none";
defparam \in8[14]~I .input_register_mode = "none";
defparam \in8[14]~I .output_register_mode = "none";
defparam \in8[14]~I .oe_register_mode = "none";
defparam \in8[14]~I .input_async_reset = "none";
defparam \in8[14]~I .output_async_reset = "none";
defparam \in8[14]~I .oe_async_reset = "none";
defparam \in8[14]~I .input_sync_reset = "none";
defparam \in8[14]~I .output_sync_reset = "none";
defparam \in8[14]~I .oe_sync_reset = "none";
defparam \in8[14]~I .input_power_up = "low";
defparam \in8[14]~I .output_power_up = "low";
defparam \in8[14]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y6_N5
stratix_lcell \arr[8][14]~I (
// Equation(s):
// \arr[8][14]  = DFFEAS(\ewr~combout  & \in8[14]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in8[14]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[8][14] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[8][14]~I .operation_mode = "normal";
defparam \arr[8][14]~I .synch_mode = "off";
defparam \arr[8][14]~I .register_cascade_mode = "off";
defparam \arr[8][14]~I .sum_lutc_input = "datac";
defparam \arr[8][14]~I .lut_mask = "F000";
defparam \arr[8][14]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_F8
stratix_io \in8[15]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in8[15]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in8[15]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in8[15]~I .operation_mode = "input";
defparam \in8[15]~I .ddio_mode = "none";
defparam \in8[15]~I .input_register_mode = "none";
defparam \in8[15]~I .output_register_mode = "none";
defparam \in8[15]~I .oe_register_mode = "none";
defparam \in8[15]~I .input_async_reset = "none";
defparam \in8[15]~I .output_async_reset = "none";
defparam \in8[15]~I .oe_async_reset = "none";
defparam \in8[15]~I .input_sync_reset = "none";
defparam \in8[15]~I .output_sync_reset = "none";
defparam \in8[15]~I .oe_sync_reset = "none";
defparam \in8[15]~I .input_power_up = "low";
defparam \in8[15]~I .output_power_up = "low";
defparam \in8[15]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X40_Y12_N0
stratix_lcell \arr[8][15]~I (
// Equation(s):
// \arr[8][15]  = DFFEAS(\in8[15]~combout  & \ewr~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\in8[15]~combout ),
	.datad(\ewr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[8][15] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[8][15]~I .operation_mode = "normal";
defparam \arr[8][15]~I .synch_mode = "off";
defparam \arr[8][15]~I .register_cascade_mode = "off";
defparam \arr[8][15]~I .sum_lutc_input = "datac";
defparam \arr[8][15]~I .lut_mask = "F000";
defparam \arr[8][15]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at DSPMULT_X42_Y3_N0
stratix_mac_mult \comb_9|mult_rtl_11|auto_generated|mac_mult2~I (
	.signa(gnd),
	.signb(gnd),
	.dataa({\arr[6][15] ,\arr[6][14] ,\arr[6][13] ,\arr[6][12] ,\arr[6][11] ,\arr[6][10] ,\arr[6][9] ,\arr[6][8] ,\arr[6][7] ,\arr[6][6] ,\arr[6][5] ,\arr[6][4] ,\arr[6][3] ,\arr[6][2] ,\arr[6][1] ,\arr[6][0] ,gnd,gnd}),
	.datab({\arr[8][15] ,\arr[8][14] ,\arr[8][13] ,\arr[8][12] ,\arr[8][11] ,\arr[8][10] ,\arr[8][9] ,\arr[8][8] ,\arr[8][7] ,\arr[8][6] ,\arr[8][5] ,\arr[8][4] ,\arr[8][3] ,\arr[8][2] ,\arr[8][1] ,\arr[8][0] ,gnd,gnd}),
	.clk({gnd,gnd,gnd,gnd}),
	.aclr({gnd,gnd,gnd,gnd}),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\comb_9|mult_rtl_11|auto_generated|mac_mult2~I_DATAOUT_bus ),
	.scanouta(),
	.scanoutb());
// synopsys translate_off
defparam \comb_9|mult_rtl_11|auto_generated|mac_mult2~I .dataa_width = 18;
defparam \comb_9|mult_rtl_11|auto_generated|mac_mult2~I .datab_width = 18;
defparam \comb_9|mult_rtl_11|auto_generated|mac_mult2~I .dataa_clock = "none";
defparam \comb_9|mult_rtl_11|auto_generated|mac_mult2~I .datab_clock = "none";
defparam \comb_9|mult_rtl_11|auto_generated|mac_mult2~I .signa_clock = "none";
defparam \comb_9|mult_rtl_11|auto_generated|mac_mult2~I .signb_clock = "none";
defparam \comb_9|mult_rtl_11|auto_generated|mac_mult2~I .output_clock = "none";
defparam \comb_9|mult_rtl_11|auto_generated|mac_mult2~I .dataa_clear = "none";
defparam \comb_9|mult_rtl_11|auto_generated|mac_mult2~I .datab_clear = "none";
defparam \comb_9|mult_rtl_11|auto_generated|mac_mult2~I .signa_clear = "none";
defparam \comb_9|mult_rtl_11|auto_generated|mac_mult2~I .signb_clear = "none";
defparam \comb_9|mult_rtl_11|auto_generated|mac_mult2~I .output_clear = "none";
defparam \comb_9|mult_rtl_11|auto_generated|mac_mult2~I .signa_internally_grounded = "false";
defparam \comb_9|mult_rtl_11|auto_generated|mac_mult2~I .signb_internally_grounded = "false";
// synopsys translate_on

// atom is at DSPOUT_X43_Y1_N4
stratix_mac_out \comb_9|mult_rtl_11|auto_generated|mac_out1 (
	.zeroacc(gnd),
	.addnsub0(vcc),
	.addnsub1(vcc),
	.signa(vcc),
	.signb(vcc),
	.dataa({\comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT31 ,\comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT30 ,\comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT29 ,\comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT28 ,
\comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT27 ,\comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT26 ,\comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT25 ,\comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT24 ,
\comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT23 ,\comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT22 ,\comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT21 ,\comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT20 ,
\comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT19 ,\comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT18 ,\comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT17 ,\comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT16 ,
\comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT15 ,\comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT14 ,\comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT13 ,\comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT12 ,
\comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT11 ,\comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT10 ,\comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT9 ,\comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT8 ,
\comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT7 ,\comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT6 ,\comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT5 ,\comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT4 ,
\comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT3 ,\comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT2 ,\comb_9|mult_rtl_11|auto_generated|mac_mult2~DATAOUT1 ,\comb_9|mult_rtl_11|auto_generated|mac_mult2 ,\comb_9|mult_rtl_11|auto_generated|mac_mult2~7 ,
\comb_9|mult_rtl_11|auto_generated|mac_mult2~6 ,\comb_9|mult_rtl_11|auto_generated|mac_mult2~5 ,\comb_9|mult_rtl_11|auto_generated|mac_mult2~4 }),
	.datab(),
	.datac(),
	.datad(),
	.clk({gnd,gnd,gnd,gnd}),
	.aclr({gnd,gnd,gnd,gnd}),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.accoverflow(),
	.dataout(\comb_9|mult_rtl_11|auto_generated|mac_out1_DATAOUT_bus ));
// synopsys translate_off
defparam \comb_9|mult_rtl_11|auto_generated|mac_out1 .operation_mode = "output_only";
defparam \comb_9|mult_rtl_11|auto_generated|mac_out1 .dataa_width = 36;
defparam \comb_9|mult_rtl_11|auto_generated|mac_out1 .addnsub0_clock = "none";
defparam \comb_9|mult_rtl_11|auto_generated|mac_out1 .addnsub1_clock = "none";
defparam \comb_9|mult_rtl_11|auto_generated|mac_out1 .zeroacc_clock = "none";
defparam \comb_9|mult_rtl_11|auto_generated|mac_out1 .signa_clock = "none";
defparam \comb_9|mult_rtl_11|auto_generated|mac_out1 .signb_clock = "none";
defparam \comb_9|mult_rtl_11|auto_generated|mac_out1 .output_clock = "none";
defparam \comb_9|mult_rtl_11|auto_generated|mac_out1 .addnsub0_pipeline_clock = "none";
defparam \comb_9|mult_rtl_11|auto_generated|mac_out1 .addnsub1_pipeline_clock = "none";
defparam \comb_9|mult_rtl_11|auto_generated|mac_out1 .zeroacc_pipeline_clock = "none";
defparam \comb_9|mult_rtl_11|auto_generated|mac_out1 .signa_pipeline_clock = "none";
defparam \comb_9|mult_rtl_11|auto_generated|mac_out1 .signb_pipeline_clock = "none";
defparam \comb_9|mult_rtl_11|auto_generated|mac_out1 .addnsub0_clear = "none";
defparam \comb_9|mult_rtl_11|auto_generated|mac_out1 .addnsub1_clear = "none";
defparam \comb_9|mult_rtl_11|auto_generated|mac_out1 .zeroacc_clear = "none";
defparam \comb_9|mult_rtl_11|auto_generated|mac_out1 .signa_clear = "none";
defparam \comb_9|mult_rtl_11|auto_generated|mac_out1 .signb_clear = "none";
defparam \comb_9|mult_rtl_11|auto_generated|mac_out1 .output_clear = "none";
defparam \comb_9|mult_rtl_11|auto_generated|mac_out1 .addnsub0_pipeline_clear = "none";
defparam \comb_9|mult_rtl_11|auto_generated|mac_out1 .addnsub1_pipeline_clear = "none";
defparam \comb_9|mult_rtl_11|auto_generated|mac_out1 .zeroacc_pipeline_clear = "none";
defparam \comb_9|mult_rtl_11|auto_generated|mac_out1 .signa_pipeline_clear = "none";
defparam \comb_9|mult_rtl_11|auto_generated|mac_out1 .signb_pipeline_clear = "none";
defparam \comb_9|mult_rtl_11|auto_generated|mac_out1 .dataout_width = 36;
defparam \comb_9|mult_rtl_11|auto_generated|mac_out1 .data_out_programmable_invert = 72'b000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// atom is at PIN_F16
stratix_io \in1[0]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1[0]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in1[0]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in1[0]~I .operation_mode = "input";
defparam \in1[0]~I .ddio_mode = "none";
defparam \in1[0]~I .input_register_mode = "none";
defparam \in1[0]~I .output_register_mode = "none";
defparam \in1[0]~I .oe_register_mode = "none";
defparam \in1[0]~I .input_async_reset = "none";
defparam \in1[0]~I .output_async_reset = "none";
defparam \in1[0]~I .oe_async_reset = "none";
defparam \in1[0]~I .input_sync_reset = "none";
defparam \in1[0]~I .output_sync_reset = "none";
defparam \in1[0]~I .oe_sync_reset = "none";
defparam \in1[0]~I .input_power_up = "low";
defparam \in1[0]~I .output_power_up = "low";
defparam \in1[0]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X12_Y14_N2
stratix_lcell \arr[1][0]~I (
// Equation(s):
// \arr[1][0]  = DFFEAS(\ewr~combout  & \in1[0]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in1[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[1][0] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[1][0]~I .operation_mode = "normal";
defparam \arr[1][0]~I .synch_mode = "off";
defparam \arr[1][0]~I .register_cascade_mode = "off";
defparam \arr[1][0]~I .sum_lutc_input = "datac";
defparam \arr[1][0]~I .lut_mask = "F000";
defparam \arr[1][0]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_AA11
stratix_io \in1[1]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1[1]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in1[1]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in1[1]~I .operation_mode = "input";
defparam \in1[1]~I .ddio_mode = "none";
defparam \in1[1]~I .input_register_mode = "none";
defparam \in1[1]~I .output_register_mode = "none";
defparam \in1[1]~I .oe_register_mode = "none";
defparam \in1[1]~I .input_async_reset = "none";
defparam \in1[1]~I .output_async_reset = "none";
defparam \in1[1]~I .oe_async_reset = "none";
defparam \in1[1]~I .input_sync_reset = "none";
defparam \in1[1]~I .output_sync_reset = "none";
defparam \in1[1]~I .oe_sync_reset = "none";
defparam \in1[1]~I .input_power_up = "low";
defparam \in1[1]~I .output_power_up = "low";
defparam \in1[1]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X40_Y12_N1
stratix_lcell \arr[1][1]~I (
// Equation(s):
// \arr[1][1]  = DFFEAS(\ewr~combout  & (\in1[1]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\ewr~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\in1[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[1][1] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[1][1]~I .operation_mode = "normal";
defparam \arr[1][1]~I .synch_mode = "off";
defparam \arr[1][1]~I .register_cascade_mode = "off";
defparam \arr[1][1]~I .sum_lutc_input = "datac";
defparam \arr[1][1]~I .lut_mask = "AA00";
defparam \arr[1][1]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_E9
stratix_io \in1[2]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1[2]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in1[2]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in1[2]~I .operation_mode = "input";
defparam \in1[2]~I .ddio_mode = "none";
defparam \in1[2]~I .input_register_mode = "none";
defparam \in1[2]~I .output_register_mode = "none";
defparam \in1[2]~I .oe_register_mode = "none";
defparam \in1[2]~I .input_async_reset = "none";
defparam \in1[2]~I .output_async_reset = "none";
defparam \in1[2]~I .oe_async_reset = "none";
defparam \in1[2]~I .input_sync_reset = "none";
defparam \in1[2]~I .output_sync_reset = "none";
defparam \in1[2]~I .oe_sync_reset = "none";
defparam \in1[2]~I .input_power_up = "low";
defparam \in1[2]~I .output_power_up = "low";
defparam \in1[2]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X40_Y12_N8
stratix_lcell \arr[1][2]~I (
// Equation(s):
// \arr[1][2]  = DFFEAS(\in1[2]~combout  & \ewr~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\in1[2]~combout ),
	.datad(\ewr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[1][2] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[1][2]~I .operation_mode = "normal";
defparam \arr[1][2]~I .synch_mode = "off";
defparam \arr[1][2]~I .register_cascade_mode = "off";
defparam \arr[1][2]~I .sum_lutc_input = "datac";
defparam \arr[1][2]~I .lut_mask = "F000";
defparam \arr[1][2]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_M1
stratix_io \in1[3]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1[3]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in1[3]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in1[3]~I .operation_mode = "input";
defparam \in1[3]~I .ddio_mode = "none";
defparam \in1[3]~I .input_register_mode = "none";
defparam \in1[3]~I .output_register_mode = "none";
defparam \in1[3]~I .oe_register_mode = "none";
defparam \in1[3]~I .input_async_reset = "none";
defparam \in1[3]~I .output_async_reset = "none";
defparam \in1[3]~I .oe_async_reset = "none";
defparam \in1[3]~I .input_sync_reset = "none";
defparam \in1[3]~I .output_sync_reset = "none";
defparam \in1[3]~I .oe_sync_reset = "none";
defparam \in1[3]~I .input_power_up = "low";
defparam \in1[3]~I .output_power_up = "low";
defparam \in1[3]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X40_Y12_N2
stratix_lcell \arr[1][3]~I (
// Equation(s):
// \arr[1][3]  = DFFEAS(\ewr~combout  & (\in1[3]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\ewr~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\in1[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[1][3] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[1][3]~I .operation_mode = "normal";
defparam \arr[1][3]~I .synch_mode = "off";
defparam \arr[1][3]~I .register_cascade_mode = "off";
defparam \arr[1][3]~I .sum_lutc_input = "datac";
defparam \arr[1][3]~I .lut_mask = "AA00";
defparam \arr[1][3]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_B8
stratix_io \in1[4]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1[4]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in1[4]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in1[4]~I .operation_mode = "input";
defparam \in1[4]~I .ddio_mode = "none";
defparam \in1[4]~I .input_register_mode = "none";
defparam \in1[4]~I .output_register_mode = "none";
defparam \in1[4]~I .oe_register_mode = "none";
defparam \in1[4]~I .input_async_reset = "none";
defparam \in1[4]~I .output_async_reset = "none";
defparam \in1[4]~I .oe_async_reset = "none";
defparam \in1[4]~I .input_sync_reset = "none";
defparam \in1[4]~I .output_sync_reset = "none";
defparam \in1[4]~I .oe_sync_reset = "none";
defparam \in1[4]~I .input_power_up = "low";
defparam \in1[4]~I .output_power_up = "low";
defparam \in1[4]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X40_Y12_N3
stratix_lcell \arr[1][4]~I (
// Equation(s):
// \arr[1][4]  = DFFEAS(\in1[4]~combout  & \ewr~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\in1[4]~combout ),
	.datad(\ewr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[1][4] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[1][4]~I .operation_mode = "normal";
defparam \arr[1][4]~I .synch_mode = "off";
defparam \arr[1][4]~I .register_cascade_mode = "off";
defparam \arr[1][4]~I .sum_lutc_input = "datac";
defparam \arr[1][4]~I .lut_mask = "F000";
defparam \arr[1][4]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_M3
stratix_io \in1[5]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1[5]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in1[5]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in1[5]~I .operation_mode = "input";
defparam \in1[5]~I .ddio_mode = "none";
defparam \in1[5]~I .input_register_mode = "none";
defparam \in1[5]~I .output_register_mode = "none";
defparam \in1[5]~I .oe_register_mode = "none";
defparam \in1[5]~I .input_async_reset = "none";
defparam \in1[5]~I .output_async_reset = "none";
defparam \in1[5]~I .oe_async_reset = "none";
defparam \in1[5]~I .input_sync_reset = "none";
defparam \in1[5]~I .output_sync_reset = "none";
defparam \in1[5]~I .oe_sync_reset = "none";
defparam \in1[5]~I .input_power_up = "low";
defparam \in1[5]~I .output_power_up = "low";
defparam \in1[5]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X40_Y12_N9
stratix_lcell \arr[1][5]~I (
// Equation(s):
// \arr[1][5]  = DFFEAS(\ewr~combout  & (\in1[5]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\ewr~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\in1[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[1][5] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[1][5]~I .operation_mode = "normal";
defparam \arr[1][5]~I .synch_mode = "off";
defparam \arr[1][5]~I .register_cascade_mode = "off";
defparam \arr[1][5]~I .sum_lutc_input = "datac";
defparam \arr[1][5]~I .lut_mask = "AA00";
defparam \arr[1][5]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_G1
stratix_io \in1[6]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1[6]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in1[6]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in1[6]~I .operation_mode = "input";
defparam \in1[6]~I .ddio_mode = "none";
defparam \in1[6]~I .input_register_mode = "none";
defparam \in1[6]~I .output_register_mode = "none";
defparam \in1[6]~I .oe_register_mode = "none";
defparam \in1[6]~I .input_async_reset = "none";
defparam \in1[6]~I .output_async_reset = "none";
defparam \in1[6]~I .oe_async_reset = "none";
defparam \in1[6]~I .input_sync_reset = "none";
defparam \in1[6]~I .output_sync_reset = "none";
defparam \in1[6]~I .oe_sync_reset = "none";
defparam \in1[6]~I .input_power_up = "low";
defparam \in1[6]~I .output_power_up = "low";
defparam \in1[6]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X40_Y12_N5
stratix_lcell \arr[1][6]~I (
// Equation(s):
// \arr[1][6]  = DFFEAS(\ewr~combout  & (\in1[6]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\ewr~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\in1[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[1][6] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[1][6]~I .operation_mode = "normal";
defparam \arr[1][6]~I .synch_mode = "off";
defparam \arr[1][6]~I .register_cascade_mode = "off";
defparam \arr[1][6]~I .sum_lutc_input = "datac";
defparam \arr[1][6]~I .lut_mask = "AA00";
defparam \arr[1][6]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_H2
stratix_io \in1[7]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1[7]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in1[7]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in1[7]~I .operation_mode = "input";
defparam \in1[7]~I .ddio_mode = "none";
defparam \in1[7]~I .input_register_mode = "none";
defparam \in1[7]~I .output_register_mode = "none";
defparam \in1[7]~I .oe_register_mode = "none";
defparam \in1[7]~I .input_async_reset = "none";
defparam \in1[7]~I .output_async_reset = "none";
defparam \in1[7]~I .oe_async_reset = "none";
defparam \in1[7]~I .input_sync_reset = "none";
defparam \in1[7]~I .output_sync_reset = "none";
defparam \in1[7]~I .oe_sync_reset = "none";
defparam \in1[7]~I .input_power_up = "low";
defparam \in1[7]~I .output_power_up = "low";
defparam \in1[7]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X40_Y12_N6
stratix_lcell \arr[1][7]~I (
// Equation(s):
// \arr[1][7]  = DFFEAS(\ewr~combout  & (\in1[7]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\ewr~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\in1[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[1][7] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[1][7]~I .operation_mode = "normal";
defparam \arr[1][7]~I .synch_mode = "off";
defparam \arr[1][7]~I .register_cascade_mode = "off";
defparam \arr[1][7]~I .sum_lutc_input = "datac";
defparam \arr[1][7]~I .lut_mask = "AA00";
defparam \arr[1][7]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_K2
stratix_io \in1[8]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1[8]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in1[8]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in1[8]~I .operation_mode = "input";
defparam \in1[8]~I .ddio_mode = "none";
defparam \in1[8]~I .input_register_mode = "none";
defparam \in1[8]~I .output_register_mode = "none";
defparam \in1[8]~I .oe_register_mode = "none";
defparam \in1[8]~I .input_async_reset = "none";
defparam \in1[8]~I .output_async_reset = "none";
defparam \in1[8]~I .oe_async_reset = "none";
defparam \in1[8]~I .input_sync_reset = "none";
defparam \in1[8]~I .output_sync_reset = "none";
defparam \in1[8]~I .oe_sync_reset = "none";
defparam \in1[8]~I .input_power_up = "low";
defparam \in1[8]~I .output_power_up = "low";
defparam \in1[8]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X40_Y12_N4
stratix_lcell \arr[1][8]~I (
// Equation(s):
// \arr[1][8]  = DFFEAS(\in1[8]~combout  & \ewr~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\in1[8]~combout ),
	.datad(\ewr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[1][8] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[1][8]~I .operation_mode = "normal";
defparam \arr[1][8]~I .synch_mode = "off";
defparam \arr[1][8]~I .register_cascade_mode = "off";
defparam \arr[1][8]~I .sum_lutc_input = "datac";
defparam \arr[1][8]~I .lut_mask = "F000";
defparam \arr[1][8]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_D9
stratix_io \in1[9]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1[9]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in1[9]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in1[9]~I .operation_mode = "input";
defparam \in1[9]~I .ddio_mode = "none";
defparam \in1[9]~I .input_register_mode = "none";
defparam \in1[9]~I .output_register_mode = "none";
defparam \in1[9]~I .oe_register_mode = "none";
defparam \in1[9]~I .input_async_reset = "none";
defparam \in1[9]~I .output_async_reset = "none";
defparam \in1[9]~I .oe_async_reset = "none";
defparam \in1[9]~I .input_sync_reset = "none";
defparam \in1[9]~I .output_sync_reset = "none";
defparam \in1[9]~I .oe_sync_reset = "none";
defparam \in1[9]~I .input_power_up = "low";
defparam \in1[9]~I .output_power_up = "low";
defparam \in1[9]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X40_Y12_N7
stratix_lcell \arr[1][9]~I (
// Equation(s):
// \arr[1][9]  = DFFEAS(\ewr~combout  & (\in1[9]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\ewr~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\in1[9]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[1][9] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[1][9]~I .operation_mode = "normal";
defparam \arr[1][9]~I .synch_mode = "off";
defparam \arr[1][9]~I .register_cascade_mode = "off";
defparam \arr[1][9]~I .sum_lutc_input = "datac";
defparam \arr[1][9]~I .lut_mask = "AA00";
defparam \arr[1][9]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_G20
stratix_io \in1[10]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1[10]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in1[10]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in1[10]~I .operation_mode = "input";
defparam \in1[10]~I .ddio_mode = "none";
defparam \in1[10]~I .input_register_mode = "none";
defparam \in1[10]~I .output_register_mode = "none";
defparam \in1[10]~I .oe_register_mode = "none";
defparam \in1[10]~I .input_async_reset = "none";
defparam \in1[10]~I .output_async_reset = "none";
defparam \in1[10]~I .oe_async_reset = "none";
defparam \in1[10]~I .input_sync_reset = "none";
defparam \in1[10]~I .output_sync_reset = "none";
defparam \in1[10]~I .oe_sync_reset = "none";
defparam \in1[10]~I .input_power_up = "low";
defparam \in1[10]~I .output_power_up = "low";
defparam \in1[10]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y13_N2
stratix_lcell \arr[1][10]~I (
// Equation(s):
// \arr[1][10]  = DFFEAS(\ewr~combout  & (\in1[10]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\ewr~combout ),
	.datab(vcc),
	.datac(\in1[10]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[1][10] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[1][10]~I .operation_mode = "normal";
defparam \arr[1][10]~I .synch_mode = "off";
defparam \arr[1][10]~I .register_cascade_mode = "off";
defparam \arr[1][10]~I .sum_lutc_input = "datac";
defparam \arr[1][10]~I .lut_mask = "A0A0";
defparam \arr[1][10]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_A17
stratix_io \in1[11]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1[11]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in1[11]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in1[11]~I .operation_mode = "input";
defparam \in1[11]~I .ddio_mode = "none";
defparam \in1[11]~I .input_register_mode = "none";
defparam \in1[11]~I .output_register_mode = "none";
defparam \in1[11]~I .oe_register_mode = "none";
defparam \in1[11]~I .input_async_reset = "none";
defparam \in1[11]~I .output_async_reset = "none";
defparam \in1[11]~I .oe_async_reset = "none";
defparam \in1[11]~I .input_sync_reset = "none";
defparam \in1[11]~I .output_sync_reset = "none";
defparam \in1[11]~I .oe_sync_reset = "none";
defparam \in1[11]~I .input_power_up = "low";
defparam \in1[11]~I .output_power_up = "low";
defparam \in1[11]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X12_Y14_N8
stratix_lcell \arr[1][11]~I (
// Equation(s):
// \arr[1][11]  = DFFEAS(\ewr~combout  & \in1[11]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in1[11]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[1][11] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[1][11]~I .operation_mode = "normal";
defparam \arr[1][11]~I .synch_mode = "off";
defparam \arr[1][11]~I .register_cascade_mode = "off";
defparam \arr[1][11]~I .sum_lutc_input = "datac";
defparam \arr[1][11]~I .lut_mask = "F000";
defparam \arr[1][11]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_U21
stratix_io \in1[12]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1[12]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in1[12]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in1[12]~I .operation_mode = "input";
defparam \in1[12]~I .ddio_mode = "none";
defparam \in1[12]~I .input_register_mode = "none";
defparam \in1[12]~I .output_register_mode = "none";
defparam \in1[12]~I .oe_register_mode = "none";
defparam \in1[12]~I .input_async_reset = "none";
defparam \in1[12]~I .output_async_reset = "none";
defparam \in1[12]~I .oe_async_reset = "none";
defparam \in1[12]~I .input_sync_reset = "none";
defparam \in1[12]~I .output_sync_reset = "none";
defparam \in1[12]~I .oe_sync_reset = "none";
defparam \in1[12]~I .input_power_up = "low";
defparam \in1[12]~I .output_power_up = "low";
defparam \in1[12]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y9_N9
stratix_lcell \arr[1][12]~I (
// Equation(s):
// \arr[1][12]  = DFFEAS(\in1[12]~combout  & \ewr~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\in1[12]~combout ),
	.datad(\ewr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[1][12] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[1][12]~I .operation_mode = "normal";
defparam \arr[1][12]~I .synch_mode = "off";
defparam \arr[1][12]~I .register_cascade_mode = "off";
defparam \arr[1][12]~I .sum_lutc_input = "datac";
defparam \arr[1][12]~I .lut_mask = "F000";
defparam \arr[1][12]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_M20
stratix_io \in1[13]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1[13]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in1[13]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in1[13]~I .operation_mode = "input";
defparam \in1[13]~I .ddio_mode = "none";
defparam \in1[13]~I .input_register_mode = "none";
defparam \in1[13]~I .output_register_mode = "none";
defparam \in1[13]~I .oe_register_mode = "none";
defparam \in1[13]~I .input_async_reset = "none";
defparam \in1[13]~I .output_async_reset = "none";
defparam \in1[13]~I .oe_async_reset = "none";
defparam \in1[13]~I .input_sync_reset = "none";
defparam \in1[13]~I .output_sync_reset = "none";
defparam \in1[13]~I .oe_sync_reset = "none";
defparam \in1[13]~I .input_power_up = "low";
defparam \in1[13]~I .output_power_up = "low";
defparam \in1[13]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y12_N2
stratix_lcell \arr[1][13]~I (
// Equation(s):
// \arr[1][13]  = DFFEAS(\ewr~combout  & (\in1[13]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\ewr~combout ),
	.datac(vcc),
	.datad(\in1[13]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[1][13] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[1][13]~I .operation_mode = "normal";
defparam \arr[1][13]~I .synch_mode = "off";
defparam \arr[1][13]~I .register_cascade_mode = "off";
defparam \arr[1][13]~I .sum_lutc_input = "datac";
defparam \arr[1][13]~I .lut_mask = "CC00";
defparam \arr[1][13]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_R21
stratix_io \in1[14]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1[14]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in1[14]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in1[14]~I .operation_mode = "input";
defparam \in1[14]~I .ddio_mode = "none";
defparam \in1[14]~I .input_register_mode = "none";
defparam \in1[14]~I .output_register_mode = "none";
defparam \in1[14]~I .oe_register_mode = "none";
defparam \in1[14]~I .input_async_reset = "none";
defparam \in1[14]~I .output_async_reset = "none";
defparam \in1[14]~I .oe_async_reset = "none";
defparam \in1[14]~I .input_sync_reset = "none";
defparam \in1[14]~I .output_sync_reset = "none";
defparam \in1[14]~I .oe_sync_reset = "none";
defparam \in1[14]~I .input_power_up = "low";
defparam \in1[14]~I .output_power_up = "low";
defparam \in1[14]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y10_N5
stratix_lcell \arr[1][14]~I (
// Equation(s):
// \arr[1][14]  = DFFEAS(\ewr~combout  & (\in1[14]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\ewr~combout ),
	.datac(vcc),
	.datad(\in1[14]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[1][14] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[1][14]~I .operation_mode = "normal";
defparam \arr[1][14]~I .synch_mode = "off";
defparam \arr[1][14]~I .register_cascade_mode = "off";
defparam \arr[1][14]~I .sum_lutc_input = "datac";
defparam \arr[1][14]~I .lut_mask = "CC00";
defparam \arr[1][14]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_A18
stratix_io \in1[15]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1[15]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in1[15]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in1[15]~I .operation_mode = "input";
defparam \in1[15]~I .ddio_mode = "none";
defparam \in1[15]~I .input_register_mode = "none";
defparam \in1[15]~I .output_register_mode = "none";
defparam \in1[15]~I .oe_register_mode = "none";
defparam \in1[15]~I .input_async_reset = "none";
defparam \in1[15]~I .output_async_reset = "none";
defparam \in1[15]~I .oe_async_reset = "none";
defparam \in1[15]~I .input_sync_reset = "none";
defparam \in1[15]~I .output_sync_reset = "none";
defparam \in1[15]~I .oe_sync_reset = "none";
defparam \in1[15]~I .input_power_up = "low";
defparam \in1[15]~I .output_power_up = "low";
defparam \in1[15]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y14_N2
stratix_lcell \arr[1][15]~I (
// Equation(s):
// \arr[1][15]  = DFFEAS(\ewr~combout  & \in1[15]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in1[15]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[1][15] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[1][15]~I .operation_mode = "normal";
defparam \arr[1][15]~I .synch_mode = "off";
defparam \arr[1][15]~I .register_cascade_mode = "off";
defparam \arr[1][15]~I .sum_lutc_input = "datac";
defparam \arr[1][15]~I .lut_mask = "F000";
defparam \arr[1][15]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at DSPMULT_X42_Y1_N0
stratix_mac_mult \comb_9|mult_rtl_12|auto_generated|mac_mult2~I (
	.signa(gnd),
	.signb(gnd),
	.dataa({\comb_9|mult_rtl_11|auto_generated|result[15] ,\comb_9|mult_rtl_11|auto_generated|result[14] ,\comb_9|mult_rtl_11|auto_generated|result[13] ,\comb_9|mult_rtl_11|auto_generated|result[12] ,\comb_9|mult_rtl_11|auto_generated|result[11] ,
\comb_9|mult_rtl_11|auto_generated|result[10] ,\comb_9|mult_rtl_11|auto_generated|result[9] ,\comb_9|mult_rtl_11|auto_generated|result[8] ,\comb_9|mult_rtl_11|auto_generated|result[7] ,\comb_9|mult_rtl_11|auto_generated|result[6] ,
\comb_9|mult_rtl_11|auto_generated|result[5] ,\comb_9|mult_rtl_11|auto_generated|result[4] ,\comb_9|mult_rtl_11|auto_generated|result[3] ,\comb_9|mult_rtl_11|auto_generated|result[2] ,\comb_9|mult_rtl_11|auto_generated|result[1] ,
\comb_9|mult_rtl_11|auto_generated|result[0] ,gnd,gnd}),
	.datab({\arr[1][15] ,\arr[1][14] ,\arr[1][13] ,\arr[1][12] ,\arr[1][11] ,\arr[1][10] ,\arr[1][9] ,\arr[1][8] ,\arr[1][7] ,\arr[1][6] ,\arr[1][5] ,\arr[1][4] ,\arr[1][3] ,\arr[1][2] ,\arr[1][1] ,\arr[1][0] ,gnd,gnd}),
	.clk({gnd,gnd,gnd,gnd}),
	.aclr({gnd,gnd,gnd,gnd}),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\comb_9|mult_rtl_12|auto_generated|mac_mult2~I_DATAOUT_bus ),
	.scanouta(),
	.scanoutb());
// synopsys translate_off
defparam \comb_9|mult_rtl_12|auto_generated|mac_mult2~I .dataa_width = 18;
defparam \comb_9|mult_rtl_12|auto_generated|mac_mult2~I .datab_width = 18;
defparam \comb_9|mult_rtl_12|auto_generated|mac_mult2~I .dataa_clock = "none";
defparam \comb_9|mult_rtl_12|auto_generated|mac_mult2~I .datab_clock = "none";
defparam \comb_9|mult_rtl_12|auto_generated|mac_mult2~I .signa_clock = "none";
defparam \comb_9|mult_rtl_12|auto_generated|mac_mult2~I .signb_clock = "none";
defparam \comb_9|mult_rtl_12|auto_generated|mac_mult2~I .output_clock = "none";
defparam \comb_9|mult_rtl_12|auto_generated|mac_mult2~I .dataa_clear = "none";
defparam \comb_9|mult_rtl_12|auto_generated|mac_mult2~I .datab_clear = "none";
defparam \comb_9|mult_rtl_12|auto_generated|mac_mult2~I .signa_clear = "none";
defparam \comb_9|mult_rtl_12|auto_generated|mac_mult2~I .signb_clear = "none";
defparam \comb_9|mult_rtl_12|auto_generated|mac_mult2~I .output_clear = "none";
defparam \comb_9|mult_rtl_12|auto_generated|mac_mult2~I .signa_internally_grounded = "false";
defparam \comb_9|mult_rtl_12|auto_generated|mac_mult2~I .signb_internally_grounded = "false";
// synopsys translate_on

// atom is at DSPOUT_X43_Y1_N6
stratix_mac_out \comb_9|mult_rtl_12|auto_generated|mac_out1 (
	.zeroacc(gnd),
	.addnsub0(vcc),
	.addnsub1(vcc),
	.signa(vcc),
	.signb(vcc),
	.dataa({\comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT31 ,\comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT30 ,\comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT29 ,\comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT28 ,
\comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT27 ,\comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT26 ,\comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT25 ,\comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT24 ,
\comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT23 ,\comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT22 ,\comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT21 ,\comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT20 ,
\comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT19 ,\comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT18 ,\comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT17 ,\comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT16 ,
\comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT15 ,\comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT14 ,\comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT13 ,\comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT12 ,
\comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT11 ,\comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT10 ,\comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT9 ,\comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT8 ,
\comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT7 ,\comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT6 ,\comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT5 ,\comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT4 ,
\comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT3 ,\comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT2 ,\comb_9|mult_rtl_12|auto_generated|mac_mult2~DATAOUT1 ,\comb_9|mult_rtl_12|auto_generated|mac_mult2 ,\comb_9|mult_rtl_12|auto_generated|mac_mult2~7 ,
\comb_9|mult_rtl_12|auto_generated|mac_mult2~6 ,\comb_9|mult_rtl_12|auto_generated|mac_mult2~5 ,\comb_9|mult_rtl_12|auto_generated|mac_mult2~4 }),
	.datab(),
	.datac(),
	.datad(),
	.clk({gnd,gnd,gnd,\clock~combout }),
	.aclr({gnd,gnd,gnd,gnd}),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.accoverflow(),
	.dataout(\comb_9|mult_rtl_12|auto_generated|mac_out1_DATAOUT_bus ));
// synopsys translate_off
defparam \comb_9|mult_rtl_12|auto_generated|mac_out1 .operation_mode = "output_only";
defparam \comb_9|mult_rtl_12|auto_generated|mac_out1 .dataa_width = 36;
defparam \comb_9|mult_rtl_12|auto_generated|mac_out1 .addnsub0_clock = "none";
defparam \comb_9|mult_rtl_12|auto_generated|mac_out1 .addnsub1_clock = "none";
defparam \comb_9|mult_rtl_12|auto_generated|mac_out1 .zeroacc_clock = "none";
defparam \comb_9|mult_rtl_12|auto_generated|mac_out1 .signa_clock = "none";
defparam \comb_9|mult_rtl_12|auto_generated|mac_out1 .signb_clock = "none";
defparam \comb_9|mult_rtl_12|auto_generated|mac_out1 .output_clock = "0";
defparam \comb_9|mult_rtl_12|auto_generated|mac_out1 .addnsub0_pipeline_clock = "none";
defparam \comb_9|mult_rtl_12|auto_generated|mac_out1 .addnsub1_pipeline_clock = "none";
defparam \comb_9|mult_rtl_12|auto_generated|mac_out1 .zeroacc_pipeline_clock = "none";
defparam \comb_9|mult_rtl_12|auto_generated|mac_out1 .signa_pipeline_clock = "none";
defparam \comb_9|mult_rtl_12|auto_generated|mac_out1 .signb_pipeline_clock = "none";
defparam \comb_9|mult_rtl_12|auto_generated|mac_out1 .addnsub0_clear = "none";
defparam \comb_9|mult_rtl_12|auto_generated|mac_out1 .addnsub1_clear = "none";
defparam \comb_9|mult_rtl_12|auto_generated|mac_out1 .zeroacc_clear = "none";
defparam \comb_9|mult_rtl_12|auto_generated|mac_out1 .signa_clear = "none";
defparam \comb_9|mult_rtl_12|auto_generated|mac_out1 .signb_clear = "none";
defparam \comb_9|mult_rtl_12|auto_generated|mac_out1 .output_clear = "0";
defparam \comb_9|mult_rtl_12|auto_generated|mac_out1 .addnsub0_pipeline_clear = "none";
defparam \comb_9|mult_rtl_12|auto_generated|mac_out1 .addnsub1_pipeline_clear = "none";
defparam \comb_9|mult_rtl_12|auto_generated|mac_out1 .zeroacc_pipeline_clear = "none";
defparam \comb_9|mult_rtl_12|auto_generated|mac_out1 .signa_pipeline_clear = "none";
defparam \comb_9|mult_rtl_12|auto_generated|mac_out1 .signb_pipeline_clear = "none";
defparam \comb_9|mult_rtl_12|auto_generated|mac_out1 .dataout_width = 36;
defparam \comb_9|mult_rtl_12|auto_generated|mac_out1 .data_out_programmable_invert = 72'b000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// atom is at PIN_L17
stratix_io \in3[0]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in3[0]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in3[0]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in3[0]~I .operation_mode = "input";
defparam \in3[0]~I .ddio_mode = "none";
defparam \in3[0]~I .input_register_mode = "none";
defparam \in3[0]~I .output_register_mode = "none";
defparam \in3[0]~I .oe_register_mode = "none";
defparam \in3[0]~I .input_async_reset = "none";
defparam \in3[0]~I .output_async_reset = "none";
defparam \in3[0]~I .oe_async_reset = "none";
defparam \in3[0]~I .input_sync_reset = "none";
defparam \in3[0]~I .output_sync_reset = "none";
defparam \in3[0]~I .oe_sync_reset = "none";
defparam \in3[0]~I .input_power_up = "low";
defparam \in3[0]~I .output_power_up = "low";
defparam \in3[0]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y14_N8
stratix_lcell \arr[3][0]~I (
// Equation(s):
// \arr[3][0]  = DFFEAS(\in3[0]~combout  & \ewr~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\in3[0]~combout ),
	.datac(\ewr~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[3][0] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[3][0]~I .operation_mode = "normal";
defparam \arr[3][0]~I .synch_mode = "off";
defparam \arr[3][0]~I .register_cascade_mode = "off";
defparam \arr[3][0]~I .sum_lutc_input = "datac";
defparam \arr[3][0]~I .lut_mask = "C0C0";
defparam \arr[3][0]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_B17
stratix_io \in3[1]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in3[1]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in3[1]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in3[1]~I .operation_mode = "input";
defparam \in3[1]~I .ddio_mode = "none";
defparam \in3[1]~I .input_register_mode = "none";
defparam \in3[1]~I .output_register_mode = "none";
defparam \in3[1]~I .oe_register_mode = "none";
defparam \in3[1]~I .input_async_reset = "none";
defparam \in3[1]~I .output_async_reset = "none";
defparam \in3[1]~I .oe_async_reset = "none";
defparam \in3[1]~I .input_sync_reset = "none";
defparam \in3[1]~I .output_sync_reset = "none";
defparam \in3[1]~I .oe_sync_reset = "none";
defparam \in3[1]~I .input_power_up = "low";
defparam \in3[1]~I .output_power_up = "low";
defparam \in3[1]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y14_N4
stratix_lcell \arr[3][1]~I (
// Equation(s):
// \arr[3][1]  = DFFEAS(\ewr~combout  & \in3[1]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\ewr~combout ),
	.datac(\in3[1]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[3][1] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[3][1]~I .operation_mode = "normal";
defparam \arr[3][1]~I .synch_mode = "off";
defparam \arr[3][1]~I .register_cascade_mode = "off";
defparam \arr[3][1]~I .sum_lutc_input = "datac";
defparam \arr[3][1]~I .lut_mask = "C0C0";
defparam \arr[3][1]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_J19
stratix_io \in3[2]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in3[2]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in3[2]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in3[2]~I .operation_mode = "input";
defparam \in3[2]~I .ddio_mode = "none";
defparam \in3[2]~I .input_register_mode = "none";
defparam \in3[2]~I .output_register_mode = "none";
defparam \in3[2]~I .oe_register_mode = "none";
defparam \in3[2]~I .input_async_reset = "none";
defparam \in3[2]~I .output_async_reset = "none";
defparam \in3[2]~I .oe_async_reset = "none";
defparam \in3[2]~I .input_sync_reset = "none";
defparam \in3[2]~I .output_sync_reset = "none";
defparam \in3[2]~I .oe_sync_reset = "none";
defparam \in3[2]~I .input_power_up = "low";
defparam \in3[2]~I .output_power_up = "low";
defparam \in3[2]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y14_N6
stratix_lcell \arr[3][2]~I (
// Equation(s):
// \arr[3][2]  = DFFEAS(\ewr~combout  & \in3[2]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in3[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[3][2] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[3][2]~I .operation_mode = "normal";
defparam \arr[3][2]~I .synch_mode = "off";
defparam \arr[3][2]~I .register_cascade_mode = "off";
defparam \arr[3][2]~I .sum_lutc_input = "datac";
defparam \arr[3][2]~I .lut_mask = "F000";
defparam \arr[3][2]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_D16
stratix_io \in3[3]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in3[3]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in3[3]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in3[3]~I .operation_mode = "input";
defparam \in3[3]~I .ddio_mode = "none";
defparam \in3[3]~I .input_register_mode = "none";
defparam \in3[3]~I .output_register_mode = "none";
defparam \in3[3]~I .oe_register_mode = "none";
defparam \in3[3]~I .input_async_reset = "none";
defparam \in3[3]~I .output_async_reset = "none";
defparam \in3[3]~I .oe_async_reset = "none";
defparam \in3[3]~I .input_sync_reset = "none";
defparam \in3[3]~I .output_sync_reset = "none";
defparam \in3[3]~I .oe_sync_reset = "none";
defparam \in3[3]~I .input_power_up = "low";
defparam \in3[3]~I .output_power_up = "low";
defparam \in3[3]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y14_N1
stratix_lcell \arr[3][3]~I (
// Equation(s):
// \arr[3][3]  = DFFEAS(\ewr~combout  & \in3[3]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in3[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[3][3] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[3][3]~I .operation_mode = "normal";
defparam \arr[3][3]~I .synch_mode = "off";
defparam \arr[3][3]~I .register_cascade_mode = "off";
defparam \arr[3][3]~I .sum_lutc_input = "datac";
defparam \arr[3][3]~I .lut_mask = "F000";
defparam \arr[3][3]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_F17
stratix_io \in3[4]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in3[4]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in3[4]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in3[4]~I .operation_mode = "input";
defparam \in3[4]~I .ddio_mode = "none";
defparam \in3[4]~I .input_register_mode = "none";
defparam \in3[4]~I .output_register_mode = "none";
defparam \in3[4]~I .oe_register_mode = "none";
defparam \in3[4]~I .input_async_reset = "none";
defparam \in3[4]~I .output_async_reset = "none";
defparam \in3[4]~I .oe_async_reset = "none";
defparam \in3[4]~I .input_sync_reset = "none";
defparam \in3[4]~I .output_sync_reset = "none";
defparam \in3[4]~I .oe_sync_reset = "none";
defparam \in3[4]~I .input_power_up = "low";
defparam \in3[4]~I .output_power_up = "low";
defparam \in3[4]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y14_N7
stratix_lcell \arr[3][4]~I (
// Equation(s):
// \arr[3][4]  = DFFEAS(\ewr~combout  & \in3[4]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in3[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[3][4] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[3][4]~I .operation_mode = "normal";
defparam \arr[3][4]~I .synch_mode = "off";
defparam \arr[3][4]~I .register_cascade_mode = "off";
defparam \arr[3][4]~I .sum_lutc_input = "datac";
defparam \arr[3][4]~I .lut_mask = "F000";
defparam \arr[3][4]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_F21
stratix_io \in3[5]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in3[5]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in3[5]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in3[5]~I .operation_mode = "input";
defparam \in3[5]~I .ddio_mode = "none";
defparam \in3[5]~I .input_register_mode = "none";
defparam \in3[5]~I .output_register_mode = "none";
defparam \in3[5]~I .oe_register_mode = "none";
defparam \in3[5]~I .input_async_reset = "none";
defparam \in3[5]~I .output_async_reset = "none";
defparam \in3[5]~I .oe_async_reset = "none";
defparam \in3[5]~I .input_sync_reset = "none";
defparam \in3[5]~I .output_sync_reset = "none";
defparam \in3[5]~I .oe_sync_reset = "none";
defparam \in3[5]~I .input_power_up = "low";
defparam \in3[5]~I .output_power_up = "low";
defparam \in3[5]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y14_N3
stratix_lcell \arr[3][5]~I (
// Equation(s):
// \arr[3][5]  = DFFEAS(\in3[5]~combout  & (\ewr~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\in3[5]~combout ),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[3][5] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[3][5]~I .operation_mode = "normal";
defparam \arr[3][5]~I .synch_mode = "off";
defparam \arr[3][5]~I .register_cascade_mode = "off";
defparam \arr[3][5]~I .sum_lutc_input = "datac";
defparam \arr[3][5]~I .lut_mask = "A0A0";
defparam \arr[3][5]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_G21
stratix_io \in3[6]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in3[6]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in3[6]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in3[6]~I .operation_mode = "input";
defparam \in3[6]~I .ddio_mode = "none";
defparam \in3[6]~I .input_register_mode = "none";
defparam \in3[6]~I .output_register_mode = "none";
defparam \in3[6]~I .oe_register_mode = "none";
defparam \in3[6]~I .input_async_reset = "none";
defparam \in3[6]~I .output_async_reset = "none";
defparam \in3[6]~I .oe_async_reset = "none";
defparam \in3[6]~I .input_sync_reset = "none";
defparam \in3[6]~I .output_sync_reset = "none";
defparam \in3[6]~I .oe_sync_reset = "none";
defparam \in3[6]~I .input_power_up = "low";
defparam \in3[6]~I .output_power_up = "low";
defparam \in3[6]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y14_N9
stratix_lcell \arr[3][6]~I (
// Equation(s):
// \arr[3][6]  = DFFEAS(\ewr~combout  & \in3[6]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in3[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[3][6] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[3][6]~I .operation_mode = "normal";
defparam \arr[3][6]~I .synch_mode = "off";
defparam \arr[3][6]~I .register_cascade_mode = "off";
defparam \arr[3][6]~I .sum_lutc_input = "datac";
defparam \arr[3][6]~I .lut_mask = "F000";
defparam \arr[3][6]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_E18
stratix_io \in3[7]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in3[7]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in3[7]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in3[7]~I .operation_mode = "input";
defparam \in3[7]~I .ddio_mode = "none";
defparam \in3[7]~I .input_register_mode = "none";
defparam \in3[7]~I .output_register_mode = "none";
defparam \in3[7]~I .oe_register_mode = "none";
defparam \in3[7]~I .input_async_reset = "none";
defparam \in3[7]~I .output_async_reset = "none";
defparam \in3[7]~I .oe_async_reset = "none";
defparam \in3[7]~I .input_sync_reset = "none";
defparam \in3[7]~I .output_sync_reset = "none";
defparam \in3[7]~I .oe_sync_reset = "none";
defparam \in3[7]~I .input_power_up = "low";
defparam \in3[7]~I .output_power_up = "low";
defparam \in3[7]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y14_N5
stratix_lcell \arr[3][7]~I (
// Equation(s):
// \arr[3][7]  = DFFEAS(\ewr~combout  & \in3[7]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\ewr~combout ),
	.datac(\in3[7]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[3][7] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[3][7]~I .operation_mode = "normal";
defparam \arr[3][7]~I .synch_mode = "off";
defparam \arr[3][7]~I .register_cascade_mode = "off";
defparam \arr[3][7]~I .sum_lutc_input = "datac";
defparam \arr[3][7]~I .lut_mask = "C0C0";
defparam \arr[3][7]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_J16
stratix_io \in3[8]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in3[8]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in3[8]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in3[8]~I .operation_mode = "input";
defparam \in3[8]~I .ddio_mode = "none";
defparam \in3[8]~I .input_register_mode = "none";
defparam \in3[8]~I .output_register_mode = "none";
defparam \in3[8]~I .oe_register_mode = "none";
defparam \in3[8]~I .input_async_reset = "none";
defparam \in3[8]~I .output_async_reset = "none";
defparam \in3[8]~I .oe_async_reset = "none";
defparam \in3[8]~I .input_sync_reset = "none";
defparam \in3[8]~I .output_sync_reset = "none";
defparam \in3[8]~I .oe_sync_reset = "none";
defparam \in3[8]~I .input_power_up = "low";
defparam \in3[8]~I .output_power_up = "low";
defparam \in3[8]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X12_Y14_N0
stratix_lcell \arr[3][8]~I (
// Equation(s):
// \arr[3][8]  = DFFEAS(\ewr~combout  & \in3[8]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in3[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[3][8] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[3][8]~I .operation_mode = "normal";
defparam \arr[3][8]~I .synch_mode = "off";
defparam \arr[3][8]~I .register_cascade_mode = "off";
defparam \arr[3][8]~I .sum_lutc_input = "datac";
defparam \arr[3][8]~I .lut_mask = "F000";
defparam \arr[3][8]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_D15
stratix_io \in3[9]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in3[9]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in3[9]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in3[9]~I .operation_mode = "input";
defparam \in3[9]~I .ddio_mode = "none";
defparam \in3[9]~I .input_register_mode = "none";
defparam \in3[9]~I .output_register_mode = "none";
defparam \in3[9]~I .oe_register_mode = "none";
defparam \in3[9]~I .input_async_reset = "none";
defparam \in3[9]~I .output_async_reset = "none";
defparam \in3[9]~I .oe_async_reset = "none";
defparam \in3[9]~I .input_sync_reset = "none";
defparam \in3[9]~I .output_sync_reset = "none";
defparam \in3[9]~I .oe_sync_reset = "none";
defparam \in3[9]~I .input_power_up = "low";
defparam \in3[9]~I .output_power_up = "low";
defparam \in3[9]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X12_Y14_N3
stratix_lcell \arr[3][9]~I (
// Equation(s):
// \arr[3][9]  = DFFEAS(\in3[9]~combout  & \ewr~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\in3[9]~combout ),
	.datac(\ewr~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[3][9] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[3][9]~I .operation_mode = "normal";
defparam \arr[3][9]~I .synch_mode = "off";
defparam \arr[3][9]~I .register_cascade_mode = "off";
defparam \arr[3][9]~I .sum_lutc_input = "datac";
defparam \arr[3][9]~I .lut_mask = "C0C0";
defparam \arr[3][9]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_H17
stratix_io \in3[10]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in3[10]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in3[10]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in3[10]~I .operation_mode = "input";
defparam \in3[10]~I .ddio_mode = "none";
defparam \in3[10]~I .input_register_mode = "none";
defparam \in3[10]~I .output_register_mode = "none";
defparam \in3[10]~I .oe_register_mode = "none";
defparam \in3[10]~I .input_async_reset = "none";
defparam \in3[10]~I .output_async_reset = "none";
defparam \in3[10]~I .oe_async_reset = "none";
defparam \in3[10]~I .input_sync_reset = "none";
defparam \in3[10]~I .output_sync_reset = "none";
defparam \in3[10]~I .oe_sync_reset = "none";
defparam \in3[10]~I .input_power_up = "low";
defparam \in3[10]~I .output_power_up = "low";
defparam \in3[10]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X12_Y14_N1
stratix_lcell \arr[3][10]~I (
// Equation(s):
// \arr[3][10]  = DFFEAS(\ewr~combout  & \in3[10]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\ewr~combout ),
	.datac(\in3[10]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[3][10] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[3][10]~I .operation_mode = "normal";
defparam \arr[3][10]~I .synch_mode = "off";
defparam \arr[3][10]~I .register_cascade_mode = "off";
defparam \arr[3][10]~I .sum_lutc_input = "datac";
defparam \arr[3][10]~I .lut_mask = "C0C0";
defparam \arr[3][10]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_E15
stratix_io \in3[11]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in3[11]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in3[11]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in3[11]~I .operation_mode = "input";
defparam \in3[11]~I .ddio_mode = "none";
defparam \in3[11]~I .input_register_mode = "none";
defparam \in3[11]~I .output_register_mode = "none";
defparam \in3[11]~I .oe_register_mode = "none";
defparam \in3[11]~I .input_async_reset = "none";
defparam \in3[11]~I .output_async_reset = "none";
defparam \in3[11]~I .oe_async_reset = "none";
defparam \in3[11]~I .input_sync_reset = "none";
defparam \in3[11]~I .output_sync_reset = "none";
defparam \in3[11]~I .oe_sync_reset = "none";
defparam \in3[11]~I .input_power_up = "low";
defparam \in3[11]~I .output_power_up = "low";
defparam \in3[11]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X12_Y14_N4
stratix_lcell \arr[3][11]~I (
// Equation(s):
// \arr[3][11]  = DFFEAS(\ewr~combout  & \in3[11]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in3[11]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[3][11] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[3][11]~I .operation_mode = "normal";
defparam \arr[3][11]~I .synch_mode = "off";
defparam \arr[3][11]~I .register_cascade_mode = "off";
defparam \arr[3][11]~I .sum_lutc_input = "datac";
defparam \arr[3][11]~I .lut_mask = "F000";
defparam \arr[3][11]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_F15
stratix_io \in3[12]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in3[12]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in3[12]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in3[12]~I .operation_mode = "input";
defparam \in3[12]~I .ddio_mode = "none";
defparam \in3[12]~I .input_register_mode = "none";
defparam \in3[12]~I .output_register_mode = "none";
defparam \in3[12]~I .oe_register_mode = "none";
defparam \in3[12]~I .input_async_reset = "none";
defparam \in3[12]~I .output_async_reset = "none";
defparam \in3[12]~I .oe_async_reset = "none";
defparam \in3[12]~I .input_sync_reset = "none";
defparam \in3[12]~I .output_sync_reset = "none";
defparam \in3[12]~I .oe_sync_reset = "none";
defparam \in3[12]~I .input_power_up = "low";
defparam \in3[12]~I .output_power_up = "low";
defparam \in3[12]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X12_Y14_N6
stratix_lcell \arr[3][12]~I (
// Equation(s):
// \arr[3][12]  = DFFEAS(\in3[12]~combout  & \ewr~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\in3[12]~combout ),
	.datac(\ewr~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[3][12] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[3][12]~I .operation_mode = "normal";
defparam \arr[3][12]~I .synch_mode = "off";
defparam \arr[3][12]~I .register_cascade_mode = "off";
defparam \arr[3][12]~I .sum_lutc_input = "datac";
defparam \arr[3][12]~I .lut_mask = "C0C0";
defparam \arr[3][12]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_K16
stratix_io \in3[13]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in3[13]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in3[13]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in3[13]~I .operation_mode = "input";
defparam \in3[13]~I .ddio_mode = "none";
defparam \in3[13]~I .input_register_mode = "none";
defparam \in3[13]~I .output_register_mode = "none";
defparam \in3[13]~I .oe_register_mode = "none";
defparam \in3[13]~I .input_async_reset = "none";
defparam \in3[13]~I .output_async_reset = "none";
defparam \in3[13]~I .oe_async_reset = "none";
defparam \in3[13]~I .input_sync_reset = "none";
defparam \in3[13]~I .output_sync_reset = "none";
defparam \in3[13]~I .oe_sync_reset = "none";
defparam \in3[13]~I .input_power_up = "low";
defparam \in3[13]~I .output_power_up = "low";
defparam \in3[13]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X12_Y14_N7
stratix_lcell \arr[3][13]~I (
// Equation(s):
// \arr[3][13]  = DFFEAS(\in3[13]~combout  & (\ewr~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\in3[13]~combout ),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[3][13] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[3][13]~I .operation_mode = "normal";
defparam \arr[3][13]~I .synch_mode = "off";
defparam \arr[3][13]~I .register_cascade_mode = "off";
defparam \arr[3][13]~I .sum_lutc_input = "datac";
defparam \arr[3][13]~I .lut_mask = "A0A0";
defparam \arr[3][13]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_B15
stratix_io \in3[14]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in3[14]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in3[14]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in3[14]~I .operation_mode = "input";
defparam \in3[14]~I .ddio_mode = "none";
defparam \in3[14]~I .input_register_mode = "none";
defparam \in3[14]~I .output_register_mode = "none";
defparam \in3[14]~I .oe_register_mode = "none";
defparam \in3[14]~I .input_async_reset = "none";
defparam \in3[14]~I .output_async_reset = "none";
defparam \in3[14]~I .oe_async_reset = "none";
defparam \in3[14]~I .input_sync_reset = "none";
defparam \in3[14]~I .output_sync_reset = "none";
defparam \in3[14]~I .oe_sync_reset = "none";
defparam \in3[14]~I .input_power_up = "low";
defparam \in3[14]~I .output_power_up = "low";
defparam \in3[14]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X12_Y14_N5
stratix_lcell \arr[3][14]~I (
// Equation(s):
// \arr[3][14]  = DFFEAS(\ewr~combout  & \in3[14]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in3[14]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[3][14] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[3][14]~I .operation_mode = "normal";
defparam \arr[3][14]~I .synch_mode = "off";
defparam \arr[3][14]~I .register_cascade_mode = "off";
defparam \arr[3][14]~I .sum_lutc_input = "datac";
defparam \arr[3][14]~I .lut_mask = "F000";
defparam \arr[3][14]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_K17
stratix_io \in3[15]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in3[15]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in3[15]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in3[15]~I .operation_mode = "input";
defparam \in3[15]~I .ddio_mode = "none";
defparam \in3[15]~I .input_register_mode = "none";
defparam \in3[15]~I .output_register_mode = "none";
defparam \in3[15]~I .oe_register_mode = "none";
defparam \in3[15]~I .input_async_reset = "none";
defparam \in3[15]~I .output_async_reset = "none";
defparam \in3[15]~I .oe_async_reset = "none";
defparam \in3[15]~I .input_sync_reset = "none";
defparam \in3[15]~I .output_sync_reset = "none";
defparam \in3[15]~I .oe_sync_reset = "none";
defparam \in3[15]~I .input_power_up = "low";
defparam \in3[15]~I .output_power_up = "low";
defparam \in3[15]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X12_Y14_N9
stratix_lcell \arr[3][15]~I (
// Equation(s):
// \arr[3][15]  = DFFEAS(\ewr~combout  & \in3[15]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in3[15]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[3][15] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[3][15]~I .operation_mode = "normal";
defparam \arr[3][15]~I .synch_mode = "off";
defparam \arr[3][15]~I .register_cascade_mode = "off";
defparam \arr[3][15]~I .sum_lutc_input = "datac";
defparam \arr[3][15]~I .lut_mask = "F000";
defparam \arr[3][15]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_J21
stratix_io \in5[0]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in5[0]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in5[0]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in5[0]~I .operation_mode = "input";
defparam \in5[0]~I .ddio_mode = "none";
defparam \in5[0]~I .input_register_mode = "none";
defparam \in5[0]~I .output_register_mode = "none";
defparam \in5[0]~I .oe_register_mode = "none";
defparam \in5[0]~I .input_async_reset = "none";
defparam \in5[0]~I .output_async_reset = "none";
defparam \in5[0]~I .oe_async_reset = "none";
defparam \in5[0]~I .input_sync_reset = "none";
defparam \in5[0]~I .output_sync_reset = "none";
defparam \in5[0]~I .oe_sync_reset = "none";
defparam \in5[0]~I .input_power_up = "low";
defparam \in5[0]~I .output_power_up = "low";
defparam \in5[0]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y13_N7
stratix_lcell \arr[5][0]~I (
// Equation(s):
// \arr[5][0]  = DFFEAS(\ewr~combout  & (\in5[0]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\ewr~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\in5[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[5][0] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[5][0]~I .operation_mode = "normal";
defparam \arr[5][0]~I .synch_mode = "off";
defparam \arr[5][0]~I .register_cascade_mode = "off";
defparam \arr[5][0]~I .sum_lutc_input = "datac";
defparam \arr[5][0]~I .lut_mask = "AA00";
defparam \arr[5][0]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_G22
stratix_io \in5[1]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in5[1]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in5[1]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in5[1]~I .operation_mode = "input";
defparam \in5[1]~I .ddio_mode = "none";
defparam \in5[1]~I .input_register_mode = "none";
defparam \in5[1]~I .output_register_mode = "none";
defparam \in5[1]~I .oe_register_mode = "none";
defparam \in5[1]~I .input_async_reset = "none";
defparam \in5[1]~I .output_async_reset = "none";
defparam \in5[1]~I .oe_async_reset = "none";
defparam \in5[1]~I .input_sync_reset = "none";
defparam \in5[1]~I .output_sync_reset = "none";
defparam \in5[1]~I .oe_sync_reset = "none";
defparam \in5[1]~I .input_power_up = "low";
defparam \in5[1]~I .output_power_up = "low";
defparam \in5[1]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y13_N8
stratix_lcell \arr[5][1]~I (
// Equation(s):
// \arr[5][1]  = DFFEAS(\ewr~combout  & (\in5[1]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\ewr~combout ),
	.datab(vcc),
	.datac(\in5[1]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[5][1] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[5][1]~I .operation_mode = "normal";
defparam \arr[5][1]~I .synch_mode = "off";
defparam \arr[5][1]~I .register_cascade_mode = "off";
defparam \arr[5][1]~I .sum_lutc_input = "datac";
defparam \arr[5][1]~I .lut_mask = "A0A0";
defparam \arr[5][1]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_B18
stratix_io \in5[2]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in5[2]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in5[2]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in5[2]~I .operation_mode = "input";
defparam \in5[2]~I .ddio_mode = "none";
defparam \in5[2]~I .input_register_mode = "none";
defparam \in5[2]~I .output_register_mode = "none";
defparam \in5[2]~I .oe_register_mode = "none";
defparam \in5[2]~I .input_async_reset = "none";
defparam \in5[2]~I .output_async_reset = "none";
defparam \in5[2]~I .oe_async_reset = "none";
defparam \in5[2]~I .input_sync_reset = "none";
defparam \in5[2]~I .output_sync_reset = "none";
defparam \in5[2]~I .oe_sync_reset = "none";
defparam \in5[2]~I .input_power_up = "low";
defparam \in5[2]~I .output_power_up = "low";
defparam \in5[2]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y13_N0
stratix_lcell \arr[5][2]~I (
// Equation(s):
// \arr[5][2]  = DFFEAS(\ewr~combout  & (\in5[2]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\ewr~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\in5[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[5][2] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[5][2]~I .operation_mode = "normal";
defparam \arr[5][2]~I .synch_mode = "off";
defparam \arr[5][2]~I .register_cascade_mode = "off";
defparam \arr[5][2]~I .sum_lutc_input = "datac";
defparam \arr[5][2]~I .lut_mask = "AA00";
defparam \arr[5][2]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_L21
stratix_io \in5[3]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in5[3]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in5[3]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in5[3]~I .operation_mode = "input";
defparam \in5[3]~I .ddio_mode = "none";
defparam \in5[3]~I .input_register_mode = "none";
defparam \in5[3]~I .output_register_mode = "none";
defparam \in5[3]~I .oe_register_mode = "none";
defparam \in5[3]~I .input_async_reset = "none";
defparam \in5[3]~I .output_async_reset = "none";
defparam \in5[3]~I .oe_async_reset = "none";
defparam \in5[3]~I .input_sync_reset = "none";
defparam \in5[3]~I .output_sync_reset = "none";
defparam \in5[3]~I .oe_sync_reset = "none";
defparam \in5[3]~I .input_power_up = "low";
defparam \in5[3]~I .output_power_up = "low";
defparam \in5[3]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y13_N9
stratix_lcell \arr[5][3]~I (
// Equation(s):
// \arr[5][3]  = DFFEAS(\in5[3]~combout  & \ewr~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\in5[3]~combout ),
	.datad(\ewr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[5][3] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[5][3]~I .operation_mode = "normal";
defparam \arr[5][3]~I .synch_mode = "off";
defparam \arr[5][3]~I .register_cascade_mode = "off";
defparam \arr[5][3]~I .sum_lutc_input = "datac";
defparam \arr[5][3]~I .lut_mask = "F000";
defparam \arr[5][3]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_B16
stratix_io \in5[4]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in5[4]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in5[4]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in5[4]~I .operation_mode = "input";
defparam \in5[4]~I .ddio_mode = "none";
defparam \in5[4]~I .input_register_mode = "none";
defparam \in5[4]~I .output_register_mode = "none";
defparam \in5[4]~I .oe_register_mode = "none";
defparam \in5[4]~I .input_async_reset = "none";
defparam \in5[4]~I .output_async_reset = "none";
defparam \in5[4]~I .oe_async_reset = "none";
defparam \in5[4]~I .input_sync_reset = "none";
defparam \in5[4]~I .output_sync_reset = "none";
defparam \in5[4]~I .oe_sync_reset = "none";
defparam \in5[4]~I .input_power_up = "low";
defparam \in5[4]~I .output_power_up = "low";
defparam \in5[4]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y13_N1
stratix_lcell \arr[5][4]~I (
// Equation(s):
// \arr[5][4]  = DFFEAS(\ewr~combout  & (\in5[4]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\ewr~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\in5[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[5][4] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[5][4]~I .operation_mode = "normal";
defparam \arr[5][4]~I .synch_mode = "off";
defparam \arr[5][4]~I .register_cascade_mode = "off";
defparam \arr[5][4]~I .sum_lutc_input = "datac";
defparam \arr[5][4]~I .lut_mask = "AA00";
defparam \arr[5][4]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_H20
stratix_io \in5[5]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in5[5]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in5[5]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in5[5]~I .operation_mode = "input";
defparam \in5[5]~I .ddio_mode = "none";
defparam \in5[5]~I .input_register_mode = "none";
defparam \in5[5]~I .output_register_mode = "none";
defparam \in5[5]~I .oe_register_mode = "none";
defparam \in5[5]~I .input_async_reset = "none";
defparam \in5[5]~I .output_async_reset = "none";
defparam \in5[5]~I .oe_async_reset = "none";
defparam \in5[5]~I .input_sync_reset = "none";
defparam \in5[5]~I .output_sync_reset = "none";
defparam \in5[5]~I .oe_sync_reset = "none";
defparam \in5[5]~I .input_power_up = "low";
defparam \in5[5]~I .output_power_up = "low";
defparam \in5[5]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y13_N4
stratix_lcell \arr[5][5]~I (
// Equation(s):
// \arr[5][5]  = DFFEAS(\ewr~combout  & (\in5[5]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\ewr~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\in5[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[5][5] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[5][5]~I .operation_mode = "normal";
defparam \arr[5][5]~I .synch_mode = "off";
defparam \arr[5][5]~I .register_cascade_mode = "off";
defparam \arr[5][5]~I .sum_lutc_input = "datac";
defparam \arr[5][5]~I .lut_mask = "AA00";
defparam \arr[5][5]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_D18
stratix_io \in5[6]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in5[6]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in5[6]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in5[6]~I .operation_mode = "input";
defparam \in5[6]~I .ddio_mode = "none";
defparam \in5[6]~I .input_register_mode = "none";
defparam \in5[6]~I .output_register_mode = "none";
defparam \in5[6]~I .oe_register_mode = "none";
defparam \in5[6]~I .input_async_reset = "none";
defparam \in5[6]~I .output_async_reset = "none";
defparam \in5[6]~I .oe_async_reset = "none";
defparam \in5[6]~I .input_sync_reset = "none";
defparam \in5[6]~I .output_sync_reset = "none";
defparam \in5[6]~I .oe_sync_reset = "none";
defparam \in5[6]~I .input_power_up = "low";
defparam \in5[6]~I .output_power_up = "low";
defparam \in5[6]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y13_N3
stratix_lcell \arr[5][6]~I (
// Equation(s):
// \arr[5][6]  = DFFEAS(\ewr~combout  & (\in5[6]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\ewr~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\in5[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[5][6] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[5][6]~I .operation_mode = "normal";
defparam \arr[5][6]~I .synch_mode = "off";
defparam \arr[5][6]~I .register_cascade_mode = "off";
defparam \arr[5][6]~I .sum_lutc_input = "datac";
defparam \arr[5][6]~I .lut_mask = "AA00";
defparam \arr[5][6]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_G16
stratix_io \in5[7]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in5[7]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in5[7]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in5[7]~I .operation_mode = "input";
defparam \in5[7]~I .ddio_mode = "none";
defparam \in5[7]~I .input_register_mode = "none";
defparam \in5[7]~I .output_register_mode = "none";
defparam \in5[7]~I .oe_register_mode = "none";
defparam \in5[7]~I .input_async_reset = "none";
defparam \in5[7]~I .output_async_reset = "none";
defparam \in5[7]~I .oe_async_reset = "none";
defparam \in5[7]~I .input_sync_reset = "none";
defparam \in5[7]~I .output_sync_reset = "none";
defparam \in5[7]~I .oe_sync_reset = "none";
defparam \in5[7]~I .input_power_up = "low";
defparam \in5[7]~I .output_power_up = "low";
defparam \in5[7]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y13_N6
stratix_lcell \arr[5][7]~I (
// Equation(s):
// \arr[5][7]  = DFFEAS(\ewr~combout  & (\in5[7]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\ewr~combout ),
	.datab(vcc),
	.datac(\in5[7]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[5][7] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[5][7]~I .operation_mode = "normal";
defparam \arr[5][7]~I .synch_mode = "off";
defparam \arr[5][7]~I .register_cascade_mode = "off";
defparam \arr[5][7]~I .sum_lutc_input = "datac";
defparam \arr[5][7]~I .lut_mask = "A0A0";
defparam \arr[5][7]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_L16
stratix_io \in5[8]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in5[8]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in5[8]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in5[8]~I .operation_mode = "input";
defparam \in5[8]~I .ddio_mode = "none";
defparam \in5[8]~I .input_register_mode = "none";
defparam \in5[8]~I .output_register_mode = "none";
defparam \in5[8]~I .oe_register_mode = "none";
defparam \in5[8]~I .input_async_reset = "none";
defparam \in5[8]~I .output_async_reset = "none";
defparam \in5[8]~I .oe_async_reset = "none";
defparam \in5[8]~I .input_sync_reset = "none";
defparam \in5[8]~I .output_sync_reset = "none";
defparam \in5[8]~I .oe_sync_reset = "none";
defparam \in5[8]~I .input_power_up = "low";
defparam \in5[8]~I .output_power_up = "low";
defparam \in5[8]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X13_Y13_N9
stratix_lcell \arr[5][8]~I (
// Equation(s):
// \arr[5][8]  = DFFEAS(\ewr~combout  & \in5[8]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in5[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[5][8] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[5][8]~I .operation_mode = "normal";
defparam \arr[5][8]~I .synch_mode = "off";
defparam \arr[5][8]~I .register_cascade_mode = "off";
defparam \arr[5][8]~I .sum_lutc_input = "datac";
defparam \arr[5][8]~I .lut_mask = "F000";
defparam \arr[5][8]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_A15
stratix_io \in5[9]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in5[9]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in5[9]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in5[9]~I .operation_mode = "input";
defparam \in5[9]~I .ddio_mode = "none";
defparam \in5[9]~I .input_register_mode = "none";
defparam \in5[9]~I .output_register_mode = "none";
defparam \in5[9]~I .oe_register_mode = "none";
defparam \in5[9]~I .input_async_reset = "none";
defparam \in5[9]~I .output_async_reset = "none";
defparam \in5[9]~I .oe_async_reset = "none";
defparam \in5[9]~I .input_sync_reset = "none";
defparam \in5[9]~I .output_sync_reset = "none";
defparam \in5[9]~I .oe_sync_reset = "none";
defparam \in5[9]~I .input_power_up = "low";
defparam \in5[9]~I .output_power_up = "low";
defparam \in5[9]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X13_Y13_N5
stratix_lcell \arr[5][9]~I (
// Equation(s):
// \arr[5][9]  = DFFEAS(\ewr~combout  & \in5[9]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in5[9]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[5][9] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[5][9]~I .operation_mode = "normal";
defparam \arr[5][9]~I .synch_mode = "off";
defparam \arr[5][9]~I .register_cascade_mode = "off";
defparam \arr[5][9]~I .sum_lutc_input = "datac";
defparam \arr[5][9]~I .lut_mask = "F000";
defparam \arr[5][9]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_M15
stratix_io \in5[10]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in5[10]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in5[10]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in5[10]~I .operation_mode = "input";
defparam \in5[10]~I .ddio_mode = "none";
defparam \in5[10]~I .input_register_mode = "none";
defparam \in5[10]~I .output_register_mode = "none";
defparam \in5[10]~I .oe_register_mode = "none";
defparam \in5[10]~I .input_async_reset = "none";
defparam \in5[10]~I .output_async_reset = "none";
defparam \in5[10]~I .oe_async_reset = "none";
defparam \in5[10]~I .input_sync_reset = "none";
defparam \in5[10]~I .output_sync_reset = "none";
defparam \in5[10]~I .oe_sync_reset = "none";
defparam \in5[10]~I .input_power_up = "low";
defparam \in5[10]~I .output_power_up = "low";
defparam \in5[10]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X13_Y13_N0
stratix_lcell \arr[5][10]~I (
// Equation(s):
// \arr[5][10]  = DFFEAS(\in5[10]~combout  & \ewr~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\in5[10]~combout ),
	.datac(\ewr~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[5][10] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[5][10]~I .operation_mode = "normal";
defparam \arr[5][10]~I .synch_mode = "off";
defparam \arr[5][10]~I .register_cascade_mode = "off";
defparam \arr[5][10]~I .sum_lutc_input = "datac";
defparam \arr[5][10]~I .lut_mask = "C0C0";
defparam \arr[5][10]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_G14
stratix_io \in5[11]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in5[11]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in5[11]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in5[11]~I .operation_mode = "input";
defparam \in5[11]~I .ddio_mode = "none";
defparam \in5[11]~I .input_register_mode = "none";
defparam \in5[11]~I .output_register_mode = "none";
defparam \in5[11]~I .oe_register_mode = "none";
defparam \in5[11]~I .input_async_reset = "none";
defparam \in5[11]~I .output_async_reset = "none";
defparam \in5[11]~I .oe_async_reset = "none";
defparam \in5[11]~I .input_sync_reset = "none";
defparam \in5[11]~I .output_sync_reset = "none";
defparam \in5[11]~I .oe_sync_reset = "none";
defparam \in5[11]~I .input_power_up = "low";
defparam \in5[11]~I .output_power_up = "low";
defparam \in5[11]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X13_Y13_N6
stratix_lcell \arr[5][11]~I (
// Equation(s):
// \arr[5][11]  = DFFEAS(\in5[11]~combout  & (\ewr~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\in5[11]~combout ),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[5][11] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[5][11]~I .operation_mode = "normal";
defparam \arr[5][11]~I .synch_mode = "off";
defparam \arr[5][11]~I .register_cascade_mode = "off";
defparam \arr[5][11]~I .sum_lutc_input = "datac";
defparam \arr[5][11]~I .lut_mask = "A0A0";
defparam \arr[5][11]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_D14
stratix_io \in5[12]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in5[12]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in5[12]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in5[12]~I .operation_mode = "input";
defparam \in5[12]~I .ddio_mode = "none";
defparam \in5[12]~I .input_register_mode = "none";
defparam \in5[12]~I .output_register_mode = "none";
defparam \in5[12]~I .oe_register_mode = "none";
defparam \in5[12]~I .input_async_reset = "none";
defparam \in5[12]~I .output_async_reset = "none";
defparam \in5[12]~I .oe_async_reset = "none";
defparam \in5[12]~I .input_sync_reset = "none";
defparam \in5[12]~I .output_sync_reset = "none";
defparam \in5[12]~I .oe_sync_reset = "none";
defparam \in5[12]~I .input_power_up = "low";
defparam \in5[12]~I .output_power_up = "low";
defparam \in5[12]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X13_Y13_N3
stratix_lcell \arr[5][12]~I (
// Equation(s):
// \arr[5][12]  = DFFEAS(\in5[12]~combout  & (\ewr~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\in5[12]~combout ),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[5][12] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[5][12]~I .operation_mode = "normal";
defparam \arr[5][12]~I .synch_mode = "off";
defparam \arr[5][12]~I .register_cascade_mode = "off";
defparam \arr[5][12]~I .sum_lutc_input = "datac";
defparam \arr[5][12]~I .lut_mask = "A0A0";
defparam \arr[5][12]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_L15
stratix_io \in5[13]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in5[13]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in5[13]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in5[13]~I .operation_mode = "input";
defparam \in5[13]~I .ddio_mode = "none";
defparam \in5[13]~I .input_register_mode = "none";
defparam \in5[13]~I .output_register_mode = "none";
defparam \in5[13]~I .oe_register_mode = "none";
defparam \in5[13]~I .input_async_reset = "none";
defparam \in5[13]~I .output_async_reset = "none";
defparam \in5[13]~I .oe_async_reset = "none";
defparam \in5[13]~I .input_sync_reset = "none";
defparam \in5[13]~I .output_sync_reset = "none";
defparam \in5[13]~I .oe_sync_reset = "none";
defparam \in5[13]~I .input_power_up = "low";
defparam \in5[13]~I .output_power_up = "low";
defparam \in5[13]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X13_Y13_N8
stratix_lcell \arr[5][13]~I (
// Equation(s):
// \arr[5][13]  = DFFEAS(\ewr~combout  & \in5[13]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in5[13]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[5][13] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[5][13]~I .operation_mode = "normal";
defparam \arr[5][13]~I .synch_mode = "off";
defparam \arr[5][13]~I .register_cascade_mode = "off";
defparam \arr[5][13]~I .sum_lutc_input = "datac";
defparam \arr[5][13]~I .lut_mask = "F000";
defparam \arr[5][13]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_C15
stratix_io \in5[14]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in5[14]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in5[14]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in5[14]~I .operation_mode = "input";
defparam \in5[14]~I .ddio_mode = "none";
defparam \in5[14]~I .input_register_mode = "none";
defparam \in5[14]~I .output_register_mode = "none";
defparam \in5[14]~I .oe_register_mode = "none";
defparam \in5[14]~I .input_async_reset = "none";
defparam \in5[14]~I .output_async_reset = "none";
defparam \in5[14]~I .oe_async_reset = "none";
defparam \in5[14]~I .input_sync_reset = "none";
defparam \in5[14]~I .output_sync_reset = "none";
defparam \in5[14]~I .oe_sync_reset = "none";
defparam \in5[14]~I .input_power_up = "low";
defparam \in5[14]~I .output_power_up = "low";
defparam \in5[14]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X13_Y13_N1
stratix_lcell \arr[5][14]~I (
// Equation(s):
// \arr[5][14]  = DFFEAS(\ewr~combout  & \in5[14]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in5[14]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[5][14] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[5][14]~I .operation_mode = "normal";
defparam \arr[5][14]~I .synch_mode = "off";
defparam \arr[5][14]~I .register_cascade_mode = "off";
defparam \arr[5][14]~I .sum_lutc_input = "datac";
defparam \arr[5][14]~I .lut_mask = "F000";
defparam \arr[5][14]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_E14
stratix_io \in5[15]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in5[15]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in5[15]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in5[15]~I .operation_mode = "input";
defparam \in5[15]~I .ddio_mode = "none";
defparam \in5[15]~I .input_register_mode = "none";
defparam \in5[15]~I .output_register_mode = "none";
defparam \in5[15]~I .oe_register_mode = "none";
defparam \in5[15]~I .input_async_reset = "none";
defparam \in5[15]~I .output_async_reset = "none";
defparam \in5[15]~I .oe_async_reset = "none";
defparam \in5[15]~I .input_sync_reset = "none";
defparam \in5[15]~I .output_sync_reset = "none";
defparam \in5[15]~I .oe_sync_reset = "none";
defparam \in5[15]~I .input_power_up = "low";
defparam \in5[15]~I .output_power_up = "low";
defparam \in5[15]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X13_Y13_N4
stratix_lcell \arr[5][15]~I (
// Equation(s):
// \arr[5][15]  = DFFEAS(\ewr~combout  & \in5[15]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in5[15]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[5][15] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[5][15]~I .operation_mode = "normal";
defparam \arr[5][15]~I .synch_mode = "off";
defparam \arr[5][15]~I .register_cascade_mode = "off";
defparam \arr[5][15]~I .sum_lutc_input = "datac";
defparam \arr[5][15]~I .lut_mask = "F000";
defparam \arr[5][15]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at DSPMULT_X10_Y13_N0
stratix_mac_mult \comb_7|mult_rtl_7|auto_generated|mac_mult2~I (
	.signa(gnd),
	.signb(gnd),
	.dataa({\arr[3][15] ,\arr[3][14] ,\arr[3][13] ,\arr[3][12] ,\arr[3][11] ,\arr[3][10] ,\arr[3][9] ,\arr[3][8] ,\arr[3][7] ,\arr[3][6] ,\arr[3][5] ,\arr[3][4] ,\arr[3][3] ,\arr[3][2] ,\arr[3][1] ,\arr[3][0] ,gnd,gnd}),
	.datab({\arr[5][15] ,\arr[5][14] ,\arr[5][13] ,\arr[5][12] ,\arr[5][11] ,\arr[5][10] ,\arr[5][9] ,\arr[5][8] ,\arr[5][7] ,\arr[5][6] ,\arr[5][5] ,\arr[5][4] ,\arr[5][3] ,\arr[5][2] ,\arr[5][1] ,\arr[5][0] ,gnd,gnd}),
	.clk({gnd,gnd,gnd,gnd}),
	.aclr({gnd,gnd,gnd,gnd}),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\comb_7|mult_rtl_7|auto_generated|mac_mult2~I_DATAOUT_bus ),
	.scanouta(),
	.scanoutb());
// synopsys translate_off
defparam \comb_7|mult_rtl_7|auto_generated|mac_mult2~I .dataa_width = 18;
defparam \comb_7|mult_rtl_7|auto_generated|mac_mult2~I .datab_width = 18;
defparam \comb_7|mult_rtl_7|auto_generated|mac_mult2~I .dataa_clock = "none";
defparam \comb_7|mult_rtl_7|auto_generated|mac_mult2~I .datab_clock = "none";
defparam \comb_7|mult_rtl_7|auto_generated|mac_mult2~I .signa_clock = "none";
defparam \comb_7|mult_rtl_7|auto_generated|mac_mult2~I .signb_clock = "none";
defparam \comb_7|mult_rtl_7|auto_generated|mac_mult2~I .output_clock = "none";
defparam \comb_7|mult_rtl_7|auto_generated|mac_mult2~I .dataa_clear = "none";
defparam \comb_7|mult_rtl_7|auto_generated|mac_mult2~I .datab_clear = "none";
defparam \comb_7|mult_rtl_7|auto_generated|mac_mult2~I .signa_clear = "none";
defparam \comb_7|mult_rtl_7|auto_generated|mac_mult2~I .signb_clear = "none";
defparam \comb_7|mult_rtl_7|auto_generated|mac_mult2~I .output_clear = "none";
defparam \comb_7|mult_rtl_7|auto_generated|mac_mult2~I .signa_internally_grounded = "false";
defparam \comb_7|mult_rtl_7|auto_generated|mac_mult2~I .signb_internally_grounded = "false";
// synopsys translate_on

// atom is at DSPOUT_X11_Y9_N2
stratix_mac_out \comb_7|mult_rtl_7|auto_generated|mac_out1 (
	.zeroacc(gnd),
	.addnsub0(vcc),
	.addnsub1(vcc),
	.signa(vcc),
	.signb(vcc),
	.dataa({\comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT31 ,\comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT30 ,\comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT29 ,\comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT28 ,
\comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT27 ,\comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT26 ,\comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT25 ,\comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT24 ,
\comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT23 ,\comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT22 ,\comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT21 ,\comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT20 ,
\comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT19 ,\comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT18 ,\comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT17 ,\comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT16 ,
\comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT15 ,\comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT14 ,\comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT13 ,\comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT12 ,
\comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT11 ,\comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT10 ,\comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT9 ,\comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT8 ,
\comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT7 ,\comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT6 ,\comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT5 ,\comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT4 ,
\comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT3 ,\comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT2 ,\comb_7|mult_rtl_7|auto_generated|mac_mult2~DATAOUT1 ,\comb_7|mult_rtl_7|auto_generated|mac_mult2 ,\comb_7|mult_rtl_7|auto_generated|mac_mult2~7 ,
\comb_7|mult_rtl_7|auto_generated|mac_mult2~6 ,\comb_7|mult_rtl_7|auto_generated|mac_mult2~5 ,\comb_7|mult_rtl_7|auto_generated|mac_mult2~4 }),
	.datab(),
	.datac(),
	.datad(),
	.clk({gnd,gnd,gnd,gnd}),
	.aclr({gnd,gnd,gnd,gnd}),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.accoverflow(),
	.dataout(\comb_7|mult_rtl_7|auto_generated|mac_out1_DATAOUT_bus ));
// synopsys translate_off
defparam \comb_7|mult_rtl_7|auto_generated|mac_out1 .operation_mode = "output_only";
defparam \comb_7|mult_rtl_7|auto_generated|mac_out1 .dataa_width = 36;
defparam \comb_7|mult_rtl_7|auto_generated|mac_out1 .addnsub0_clock = "none";
defparam \comb_7|mult_rtl_7|auto_generated|mac_out1 .addnsub1_clock = "none";
defparam \comb_7|mult_rtl_7|auto_generated|mac_out1 .zeroacc_clock = "none";
defparam \comb_7|mult_rtl_7|auto_generated|mac_out1 .signa_clock = "none";
defparam \comb_7|mult_rtl_7|auto_generated|mac_out1 .signb_clock = "none";
defparam \comb_7|mult_rtl_7|auto_generated|mac_out1 .output_clock = "none";
defparam \comb_7|mult_rtl_7|auto_generated|mac_out1 .addnsub0_pipeline_clock = "none";
defparam \comb_7|mult_rtl_7|auto_generated|mac_out1 .addnsub1_pipeline_clock = "none";
defparam \comb_7|mult_rtl_7|auto_generated|mac_out1 .zeroacc_pipeline_clock = "none";
defparam \comb_7|mult_rtl_7|auto_generated|mac_out1 .signa_pipeline_clock = "none";
defparam \comb_7|mult_rtl_7|auto_generated|mac_out1 .signb_pipeline_clock = "none";
defparam \comb_7|mult_rtl_7|auto_generated|mac_out1 .addnsub0_clear = "none";
defparam \comb_7|mult_rtl_7|auto_generated|mac_out1 .addnsub1_clear = "none";
defparam \comb_7|mult_rtl_7|auto_generated|mac_out1 .zeroacc_clear = "none";
defparam \comb_7|mult_rtl_7|auto_generated|mac_out1 .signa_clear = "none";
defparam \comb_7|mult_rtl_7|auto_generated|mac_out1 .signb_clear = "none";
defparam \comb_7|mult_rtl_7|auto_generated|mac_out1 .output_clear = "none";
defparam \comb_7|mult_rtl_7|auto_generated|mac_out1 .addnsub0_pipeline_clear = "none";
defparam \comb_7|mult_rtl_7|auto_generated|mac_out1 .addnsub1_pipeline_clear = "none";
defparam \comb_7|mult_rtl_7|auto_generated|mac_out1 .zeroacc_pipeline_clear = "none";
defparam \comb_7|mult_rtl_7|auto_generated|mac_out1 .signa_pipeline_clear = "none";
defparam \comb_7|mult_rtl_7|auto_generated|mac_out1 .signb_pipeline_clear = "none";
defparam \comb_7|mult_rtl_7|auto_generated|mac_out1 .dataout_width = 36;
defparam \comb_7|mult_rtl_7|auto_generated|mac_out1 .data_out_programmable_invert = 72'b000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// atom is at PIN_H19
stratix_io \in7[0]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in7[0]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in7[0]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in7[0]~I .operation_mode = "input";
defparam \in7[0]~I .ddio_mode = "none";
defparam \in7[0]~I .input_register_mode = "none";
defparam \in7[0]~I .output_register_mode = "none";
defparam \in7[0]~I .oe_register_mode = "none";
defparam \in7[0]~I .input_async_reset = "none";
defparam \in7[0]~I .output_async_reset = "none";
defparam \in7[0]~I .oe_async_reset = "none";
defparam \in7[0]~I .input_sync_reset = "none";
defparam \in7[0]~I .output_sync_reset = "none";
defparam \in7[0]~I .oe_sync_reset = "none";
defparam \in7[0]~I .input_power_up = "low";
defparam \in7[0]~I .output_power_up = "low";
defparam \in7[0]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y12_N0
stratix_lcell \arr[7][0]~I (
// Equation(s):
// \arr[7][0]  = DFFEAS(\in7[0]~combout  & \ewr~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\in7[0]~combout ),
	.datad(\ewr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[7][0] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[7][0]~I .operation_mode = "normal";
defparam \arr[7][0]~I .synch_mode = "off";
defparam \arr[7][0]~I .register_cascade_mode = "off";
defparam \arr[7][0]~I .sum_lutc_input = "datac";
defparam \arr[7][0]~I .lut_mask = "F000";
defparam \arr[7][0]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_F22
stratix_io \in7[1]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in7[1]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in7[1]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in7[1]~I .operation_mode = "input";
defparam \in7[1]~I .ddio_mode = "none";
defparam \in7[1]~I .input_register_mode = "none";
defparam \in7[1]~I .output_register_mode = "none";
defparam \in7[1]~I .oe_register_mode = "none";
defparam \in7[1]~I .input_async_reset = "none";
defparam \in7[1]~I .output_async_reset = "none";
defparam \in7[1]~I .oe_async_reset = "none";
defparam \in7[1]~I .input_sync_reset = "none";
defparam \in7[1]~I .output_sync_reset = "none";
defparam \in7[1]~I .oe_sync_reset = "none";
defparam \in7[1]~I .input_power_up = "low";
defparam \in7[1]~I .output_power_up = "low";
defparam \in7[1]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y12_N3
stratix_lcell \arr[7][1]~I (
// Equation(s):
// \arr[7][1]  = DFFEAS(\ewr~combout  & \in7[1]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\ewr~combout ),
	.datac(\in7[1]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[7][1] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[7][1]~I .operation_mode = "normal";
defparam \arr[7][1]~I .synch_mode = "off";
defparam \arr[7][1]~I .register_cascade_mode = "off";
defparam \arr[7][1]~I .sum_lutc_input = "datac";
defparam \arr[7][1]~I .lut_mask = "C0C0";
defparam \arr[7][1]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_C17
stratix_io \in7[2]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in7[2]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in7[2]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in7[2]~I .operation_mode = "input";
defparam \in7[2]~I .ddio_mode = "none";
defparam \in7[2]~I .input_register_mode = "none";
defparam \in7[2]~I .output_register_mode = "none";
defparam \in7[2]~I .oe_register_mode = "none";
defparam \in7[2]~I .input_async_reset = "none";
defparam \in7[2]~I .output_async_reset = "none";
defparam \in7[2]~I .oe_async_reset = "none";
defparam \in7[2]~I .input_sync_reset = "none";
defparam \in7[2]~I .output_sync_reset = "none";
defparam \in7[2]~I .oe_sync_reset = "none";
defparam \in7[2]~I .input_power_up = "low";
defparam \in7[2]~I .output_power_up = "low";
defparam \in7[2]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y12_N4
stratix_lcell \arr[7][2]~I (
// Equation(s):
// \arr[7][2]  = DFFEAS(\in7[2]~combout  & \ewr~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\in7[2]~combout ),
	.datad(\ewr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[7][2] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[7][2]~I .operation_mode = "normal";
defparam \arr[7][2]~I .synch_mode = "off";
defparam \arr[7][2]~I .register_cascade_mode = "off";
defparam \arr[7][2]~I .sum_lutc_input = "datac";
defparam \arr[7][2]~I .lut_mask = "F000";
defparam \arr[7][2]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_H21
stratix_io \in7[3]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in7[3]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in7[3]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in7[3]~I .operation_mode = "input";
defparam \in7[3]~I .ddio_mode = "none";
defparam \in7[3]~I .input_register_mode = "none";
defparam \in7[3]~I .output_register_mode = "none";
defparam \in7[3]~I .oe_register_mode = "none";
defparam \in7[3]~I .input_async_reset = "none";
defparam \in7[3]~I .output_async_reset = "none";
defparam \in7[3]~I .oe_async_reset = "none";
defparam \in7[3]~I .input_sync_reset = "none";
defparam \in7[3]~I .output_sync_reset = "none";
defparam \in7[3]~I .oe_sync_reset = "none";
defparam \in7[3]~I .input_power_up = "low";
defparam \in7[3]~I .output_power_up = "low";
defparam \in7[3]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y12_N8
stratix_lcell \arr[7][3]~I (
// Equation(s):
// \arr[7][3]  = DFFEAS(\ewr~combout  & (\in7[3]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\ewr~combout ),
	.datac(vcc),
	.datad(\in7[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[7][3] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[7][3]~I .operation_mode = "normal";
defparam \arr[7][3]~I .synch_mode = "off";
defparam \arr[7][3]~I .register_cascade_mode = "off";
defparam \arr[7][3]~I .sum_lutc_input = "datac";
defparam \arr[7][3]~I .lut_mask = "CC00";
defparam \arr[7][3]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_C18
stratix_io \in7[4]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in7[4]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in7[4]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in7[4]~I .operation_mode = "input";
defparam \in7[4]~I .ddio_mode = "none";
defparam \in7[4]~I .input_register_mode = "none";
defparam \in7[4]~I .output_register_mode = "none";
defparam \in7[4]~I .oe_register_mode = "none";
defparam \in7[4]~I .input_async_reset = "none";
defparam \in7[4]~I .output_async_reset = "none";
defparam \in7[4]~I .oe_async_reset = "none";
defparam \in7[4]~I .input_sync_reset = "none";
defparam \in7[4]~I .output_sync_reset = "none";
defparam \in7[4]~I .oe_sync_reset = "none";
defparam \in7[4]~I .input_power_up = "low";
defparam \in7[4]~I .output_power_up = "low";
defparam \in7[4]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y12_N1
stratix_lcell \arr[7][4]~I (
// Equation(s):
// \arr[7][4]  = DFFEAS(\in7[4]~combout  & \ewr~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\in7[4]~combout ),
	.datad(\ewr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[7][4] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[7][4]~I .operation_mode = "normal";
defparam \arr[7][4]~I .synch_mode = "off";
defparam \arr[7][4]~I .register_cascade_mode = "off";
defparam \arr[7][4]~I .sum_lutc_input = "datac";
defparam \arr[7][4]~I .lut_mask = "F000";
defparam \arr[7][4]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_N20
stratix_io \in7[5]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in7[5]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in7[5]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in7[5]~I .operation_mode = "input";
defparam \in7[5]~I .ddio_mode = "none";
defparam \in7[5]~I .input_register_mode = "none";
defparam \in7[5]~I .output_register_mode = "none";
defparam \in7[5]~I .oe_register_mode = "none";
defparam \in7[5]~I .input_async_reset = "none";
defparam \in7[5]~I .output_async_reset = "none";
defparam \in7[5]~I .oe_async_reset = "none";
defparam \in7[5]~I .input_sync_reset = "none";
defparam \in7[5]~I .output_sync_reset = "none";
defparam \in7[5]~I .oe_sync_reset = "none";
defparam \in7[5]~I .input_power_up = "low";
defparam \in7[5]~I .output_power_up = "low";
defparam \in7[5]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y12_N7
stratix_lcell \arr[7][5]~I (
// Equation(s):
// \arr[7][5]  = DFFEAS(\ewr~combout  & (\in7[5]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\ewr~combout ),
	.datac(vcc),
	.datad(\in7[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[7][5] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[7][5]~I .operation_mode = "normal";
defparam \arr[7][5]~I .synch_mode = "off";
defparam \arr[7][5]~I .register_cascade_mode = "off";
defparam \arr[7][5]~I .sum_lutc_input = "datac";
defparam \arr[7][5]~I .lut_mask = "CC00";
defparam \arr[7][5]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_P21
stratix_io \in7[6]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in7[6]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in7[6]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in7[6]~I .operation_mode = "input";
defparam \in7[6]~I .ddio_mode = "none";
defparam \in7[6]~I .input_register_mode = "none";
defparam \in7[6]~I .output_register_mode = "none";
defparam \in7[6]~I .oe_register_mode = "none";
defparam \in7[6]~I .input_async_reset = "none";
defparam \in7[6]~I .output_async_reset = "none";
defparam \in7[6]~I .oe_async_reset = "none";
defparam \in7[6]~I .input_sync_reset = "none";
defparam \in7[6]~I .output_sync_reset = "none";
defparam \in7[6]~I .oe_sync_reset = "none";
defparam \in7[6]~I .input_power_up = "low";
defparam \in7[6]~I .output_power_up = "low";
defparam \in7[6]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y10_N7
stratix_lcell \arr[7][6]~I (
// Equation(s):
// \arr[7][6]  = DFFEAS(\ewr~combout  & (\in7[6]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\ewr~combout ),
	.datac(vcc),
	.datad(\in7[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[7][6] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[7][6]~I .operation_mode = "normal";
defparam \arr[7][6]~I .synch_mode = "off";
defparam \arr[7][6]~I .register_cascade_mode = "off";
defparam \arr[7][6]~I .sum_lutc_input = "datac";
defparam \arr[7][6]~I .lut_mask = "CC00";
defparam \arr[7][6]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_W18
stratix_io \in7[7]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in7[7]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in7[7]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in7[7]~I .operation_mode = "input";
defparam \in7[7]~I .ddio_mode = "none";
defparam \in7[7]~I .input_register_mode = "none";
defparam \in7[7]~I .output_register_mode = "none";
defparam \in7[7]~I .oe_register_mode = "none";
defparam \in7[7]~I .input_async_reset = "none";
defparam \in7[7]~I .output_async_reset = "none";
defparam \in7[7]~I .oe_async_reset = "none";
defparam \in7[7]~I .input_sync_reset = "none";
defparam \in7[7]~I .output_sync_reset = "none";
defparam \in7[7]~I .oe_sync_reset = "none";
defparam \in7[7]~I .input_power_up = "low";
defparam \in7[7]~I .output_power_up = "low";
defparam \in7[7]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y10_N8
stratix_lcell \arr[7][7]~I (
// Equation(s):
// \arr[7][7]  = DFFEAS(\ewr~combout  & (\in7[7]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\ewr~combout ),
	.datac(vcc),
	.datad(\in7[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[7][7] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[7][7]~I .operation_mode = "normal";
defparam \arr[7][7]~I .synch_mode = "off";
defparam \arr[7][7]~I .register_cascade_mode = "off";
defparam \arr[7][7]~I .sum_lutc_input = "datac";
defparam \arr[7][7]~I .lut_mask = "CC00";
defparam \arr[7][7]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_V18
stratix_io \in7[8]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in7[8]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in7[8]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in7[8]~I .operation_mode = "input";
defparam \in7[8]~I .ddio_mode = "none";
defparam \in7[8]~I .input_register_mode = "none";
defparam \in7[8]~I .output_register_mode = "none";
defparam \in7[8]~I .oe_register_mode = "none";
defparam \in7[8]~I .input_async_reset = "none";
defparam \in7[8]~I .output_async_reset = "none";
defparam \in7[8]~I .oe_async_reset = "none";
defparam \in7[8]~I .input_sync_reset = "none";
defparam \in7[8]~I .output_sync_reset = "none";
defparam \in7[8]~I .oe_sync_reset = "none";
defparam \in7[8]~I .input_power_up = "low";
defparam \in7[8]~I .output_power_up = "low";
defparam \in7[8]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y10_N0
stratix_lcell \arr[7][8]~I (
// Equation(s):
// \arr[7][8]  = DFFEAS(\ewr~combout  & (\in7[8]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\ewr~combout ),
	.datac(vcc),
	.datad(\in7[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[7][8] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[7][8]~I .operation_mode = "normal";
defparam \arr[7][8]~I .synch_mode = "off";
defparam \arr[7][8]~I .register_cascade_mode = "off";
defparam \arr[7][8]~I .sum_lutc_input = "datac";
defparam \arr[7][8]~I .lut_mask = "CC00";
defparam \arr[7][8]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_R22
stratix_io \in7[9]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in7[9]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in7[9]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in7[9]~I .operation_mode = "input";
defparam \in7[9]~I .ddio_mode = "none";
defparam \in7[9]~I .input_register_mode = "none";
defparam \in7[9]~I .output_register_mode = "none";
defparam \in7[9]~I .oe_register_mode = "none";
defparam \in7[9]~I .input_async_reset = "none";
defparam \in7[9]~I .output_async_reset = "none";
defparam \in7[9]~I .oe_async_reset = "none";
defparam \in7[9]~I .input_sync_reset = "none";
defparam \in7[9]~I .output_sync_reset = "none";
defparam \in7[9]~I .oe_sync_reset = "none";
defparam \in7[9]~I .input_power_up = "low";
defparam \in7[9]~I .output_power_up = "low";
defparam \in7[9]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y10_N2
stratix_lcell \arr[7][9]~I (
// Equation(s):
// \arr[7][9]  = DFFEAS(\ewr~combout  & \in7[9]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\ewr~combout ),
	.datac(\in7[9]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[7][9] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[7][9]~I .operation_mode = "normal";
defparam \arr[7][9]~I .synch_mode = "off";
defparam \arr[7][9]~I .register_cascade_mode = "off";
defparam \arr[7][9]~I .sum_lutc_input = "datac";
defparam \arr[7][9]~I .lut_mask = "C0C0";
defparam \arr[7][9]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_V16
stratix_io \in7[10]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in7[10]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in7[10]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in7[10]~I .operation_mode = "input";
defparam \in7[10]~I .ddio_mode = "none";
defparam \in7[10]~I .input_register_mode = "none";
defparam \in7[10]~I .output_register_mode = "none";
defparam \in7[10]~I .oe_register_mode = "none";
defparam \in7[10]~I .input_async_reset = "none";
defparam \in7[10]~I .output_async_reset = "none";
defparam \in7[10]~I .oe_async_reset = "none";
defparam \in7[10]~I .input_sync_reset = "none";
defparam \in7[10]~I .output_sync_reset = "none";
defparam \in7[10]~I .oe_sync_reset = "none";
defparam \in7[10]~I .input_power_up = "low";
defparam \in7[10]~I .output_power_up = "low";
defparam \in7[10]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y10_N3
stratix_lcell \arr[7][10]~I (
// Equation(s):
// \arr[7][10]  = DFFEAS(\in7[10]~combout  & \ewr~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\in7[10]~combout ),
	.datad(\ewr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[7][10] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[7][10]~I .operation_mode = "normal";
defparam \arr[7][10]~I .synch_mode = "off";
defparam \arr[7][10]~I .register_cascade_mode = "off";
defparam \arr[7][10]~I .sum_lutc_input = "datac";
defparam \arr[7][10]~I .lut_mask = "F000";
defparam \arr[7][10]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_P20
stratix_io \in7[11]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in7[11]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in7[11]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in7[11]~I .operation_mode = "input";
defparam \in7[11]~I .ddio_mode = "none";
defparam \in7[11]~I .input_register_mode = "none";
defparam \in7[11]~I .output_register_mode = "none";
defparam \in7[11]~I .oe_register_mode = "none";
defparam \in7[11]~I .input_async_reset = "none";
defparam \in7[11]~I .output_async_reset = "none";
defparam \in7[11]~I .oe_async_reset = "none";
defparam \in7[11]~I .input_sync_reset = "none";
defparam \in7[11]~I .output_sync_reset = "none";
defparam \in7[11]~I .oe_sync_reset = "none";
defparam \in7[11]~I .input_power_up = "low";
defparam \in7[11]~I .output_power_up = "low";
defparam \in7[11]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y10_N6
stratix_lcell \arr[7][11]~I (
// Equation(s):
// \arr[7][11]  = DFFEAS(\ewr~combout  & \in7[11]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\ewr~combout ),
	.datac(\in7[11]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[7][11] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[7][11]~I .operation_mode = "normal";
defparam \arr[7][11]~I .synch_mode = "off";
defparam \arr[7][11]~I .register_cascade_mode = "off";
defparam \arr[7][11]~I .sum_lutc_input = "datac";
defparam \arr[7][11]~I .lut_mask = "C0C0";
defparam \arr[7][11]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_T20
stratix_io \in7[12]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in7[12]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in7[12]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in7[12]~I .operation_mode = "input";
defparam \in7[12]~I .ddio_mode = "none";
defparam \in7[12]~I .input_register_mode = "none";
defparam \in7[12]~I .output_register_mode = "none";
defparam \in7[12]~I .oe_register_mode = "none";
defparam \in7[12]~I .input_async_reset = "none";
defparam \in7[12]~I .output_async_reset = "none";
defparam \in7[12]~I .oe_async_reset = "none";
defparam \in7[12]~I .input_sync_reset = "none";
defparam \in7[12]~I .output_sync_reset = "none";
defparam \in7[12]~I .oe_sync_reset = "none";
defparam \in7[12]~I .input_power_up = "low";
defparam \in7[12]~I .output_power_up = "low";
defparam \in7[12]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y10_N1
stratix_lcell \arr[7][12]~I (
// Equation(s):
// \arr[7][12]  = DFFEAS(\ewr~combout  & (\in7[12]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\ewr~combout ),
	.datac(vcc),
	.datad(\in7[12]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[7][12] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[7][12]~I .operation_mode = "normal";
defparam \arr[7][12]~I .synch_mode = "off";
defparam \arr[7][12]~I .register_cascade_mode = "off";
defparam \arr[7][12]~I .sum_lutc_input = "datac";
defparam \arr[7][12]~I .lut_mask = "CC00";
defparam \arr[7][12]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_AA17
stratix_io \in7[13]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in7[13]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in7[13]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in7[13]~I .operation_mode = "input";
defparam \in7[13]~I .ddio_mode = "none";
defparam \in7[13]~I .input_register_mode = "none";
defparam \in7[13]~I .output_register_mode = "none";
defparam \in7[13]~I .oe_register_mode = "none";
defparam \in7[13]~I .input_async_reset = "none";
defparam \in7[13]~I .output_async_reset = "none";
defparam \in7[13]~I .oe_async_reset = "none";
defparam \in7[13]~I .input_sync_reset = "none";
defparam \in7[13]~I .output_sync_reset = "none";
defparam \in7[13]~I .oe_sync_reset = "none";
defparam \in7[13]~I .input_power_up = "low";
defparam \in7[13]~I .output_power_up = "low";
defparam \in7[13]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y10_N4
stratix_lcell \arr[7][13]~I (
// Equation(s):
// \arr[7][13]  = DFFEAS(\ewr~combout  & (\in7[13]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\ewr~combout ),
	.datac(vcc),
	.datad(\in7[13]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[7][13] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[7][13]~I .operation_mode = "normal";
defparam \arr[7][13]~I .synch_mode = "off";
defparam \arr[7][13]~I .register_cascade_mode = "off";
defparam \arr[7][13]~I .sum_lutc_input = "datac";
defparam \arr[7][13]~I .lut_mask = "CC00";
defparam \arr[7][13]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_W19
stratix_io \in7[14]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in7[14]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in7[14]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in7[14]~I .operation_mode = "input";
defparam \in7[14]~I .ddio_mode = "none";
defparam \in7[14]~I .input_register_mode = "none";
defparam \in7[14]~I .output_register_mode = "none";
defparam \in7[14]~I .oe_register_mode = "none";
defparam \in7[14]~I .input_async_reset = "none";
defparam \in7[14]~I .output_async_reset = "none";
defparam \in7[14]~I .oe_async_reset = "none";
defparam \in7[14]~I .input_sync_reset = "none";
defparam \in7[14]~I .output_sync_reset = "none";
defparam \in7[14]~I .oe_sync_reset = "none";
defparam \in7[14]~I .input_power_up = "low";
defparam \in7[14]~I .output_power_up = "low";
defparam \in7[14]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y10_N9
stratix_lcell \arr[7][14]~I (
// Equation(s):
// \arr[7][14]  = DFFEAS(\ewr~combout  & (\in7[14]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\ewr~combout ),
	.datac(vcc),
	.datad(\in7[14]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[7][14] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[7][14]~I .operation_mode = "normal";
defparam \arr[7][14]~I .synch_mode = "off";
defparam \arr[7][14]~I .register_cascade_mode = "off";
defparam \arr[7][14]~I .sum_lutc_input = "datac";
defparam \arr[7][14]~I .lut_mask = "CC00";
defparam \arr[7][14]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_L20
stratix_io \in7[15]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in7[15]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in7[15]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in7[15]~I .operation_mode = "input";
defparam \in7[15]~I .ddio_mode = "none";
defparam \in7[15]~I .input_register_mode = "none";
defparam \in7[15]~I .output_register_mode = "none";
defparam \in7[15]~I .oe_register_mode = "none";
defparam \in7[15]~I .input_async_reset = "none";
defparam \in7[15]~I .output_async_reset = "none";
defparam \in7[15]~I .oe_async_reset = "none";
defparam \in7[15]~I .input_sync_reset = "none";
defparam \in7[15]~I .output_sync_reset = "none";
defparam \in7[15]~I .oe_sync_reset = "none";
defparam \in7[15]~I .input_power_up = "low";
defparam \in7[15]~I .output_power_up = "low";
defparam \in7[15]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y14_N0
stratix_lcell \arr[7][15]~I (
// Equation(s):
// \arr[7][15]  = DFFEAS(\ewr~combout  & \in7[15]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\ewr~combout ),
	.datac(\in7[15]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[7][15] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[7][15]~I .operation_mode = "normal";
defparam \arr[7][15]~I .synch_mode = "off";
defparam \arr[7][15]~I .register_cascade_mode = "off";
defparam \arr[7][15]~I .sum_lutc_input = "datac";
defparam \arr[7][15]~I .lut_mask = "C0C0";
defparam \arr[7][15]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at DSPMULT_X10_Y15_N0
stratix_mac_mult \comb_7|mult_rtl_8|auto_generated|mac_mult2~I (
	.signa(gnd),
	.signb(gnd),
	.dataa({\comb_7|mult_rtl_7|auto_generated|result[15] ,\comb_7|mult_rtl_7|auto_generated|result[14] ,\comb_7|mult_rtl_7|auto_generated|result[13] ,\comb_7|mult_rtl_7|auto_generated|result[12] ,\comb_7|mult_rtl_7|auto_generated|result[11] ,
\comb_7|mult_rtl_7|auto_generated|result[10] ,\comb_7|mult_rtl_7|auto_generated|result[9] ,\comb_7|mult_rtl_7|auto_generated|result[8] ,\comb_7|mult_rtl_7|auto_generated|result[7] ,\comb_7|mult_rtl_7|auto_generated|result[6] ,
\comb_7|mult_rtl_7|auto_generated|result[5] ,\comb_7|mult_rtl_7|auto_generated|result[4] ,\comb_7|mult_rtl_7|auto_generated|result[3] ,\comb_7|mult_rtl_7|auto_generated|result[2] ,\comb_7|mult_rtl_7|auto_generated|result[1] ,
\comb_7|mult_rtl_7|auto_generated|result[0] ,gnd,gnd}),
	.datab({\arr[7][15] ,\arr[7][14] ,\arr[7][13] ,\arr[7][12] ,\arr[7][11] ,\arr[7][10] ,\arr[7][9] ,\arr[7][8] ,\arr[7][7] ,\arr[7][6] ,\arr[7][5] ,\arr[7][4] ,\arr[7][3] ,\arr[7][2] ,\arr[7][1] ,\arr[7][0] ,gnd,gnd}),
	.clk({gnd,gnd,gnd,gnd}),
	.aclr({gnd,gnd,gnd,gnd}),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\comb_7|mult_rtl_8|auto_generated|mac_mult2~I_DATAOUT_bus ),
	.scanouta(),
	.scanoutb());
// synopsys translate_off
defparam \comb_7|mult_rtl_8|auto_generated|mac_mult2~I .dataa_width = 18;
defparam \comb_7|mult_rtl_8|auto_generated|mac_mult2~I .datab_width = 18;
defparam \comb_7|mult_rtl_8|auto_generated|mac_mult2~I .dataa_clock = "none";
defparam \comb_7|mult_rtl_8|auto_generated|mac_mult2~I .datab_clock = "none";
defparam \comb_7|mult_rtl_8|auto_generated|mac_mult2~I .signa_clock = "none";
defparam \comb_7|mult_rtl_8|auto_generated|mac_mult2~I .signb_clock = "none";
defparam \comb_7|mult_rtl_8|auto_generated|mac_mult2~I .output_clock = "none";
defparam \comb_7|mult_rtl_8|auto_generated|mac_mult2~I .dataa_clear = "none";
defparam \comb_7|mult_rtl_8|auto_generated|mac_mult2~I .datab_clear = "none";
defparam \comb_7|mult_rtl_8|auto_generated|mac_mult2~I .signa_clear = "none";
defparam \comb_7|mult_rtl_8|auto_generated|mac_mult2~I .signb_clear = "none";
defparam \comb_7|mult_rtl_8|auto_generated|mac_mult2~I .output_clear = "none";
defparam \comb_7|mult_rtl_8|auto_generated|mac_mult2~I .signa_internally_grounded = "false";
defparam \comb_7|mult_rtl_8|auto_generated|mac_mult2~I .signb_internally_grounded = "false";
// synopsys translate_on

// atom is at DSPOUT_X11_Y9_N0
stratix_mac_out \comb_7|mult_rtl_8|auto_generated|mac_out1 (
	.zeroacc(gnd),
	.addnsub0(vcc),
	.addnsub1(vcc),
	.signa(vcc),
	.signb(vcc),
	.dataa({\comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT31 ,\comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT30 ,\comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT29 ,\comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT28 ,
\comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT27 ,\comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT26 ,\comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT25 ,\comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT24 ,
\comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT23 ,\comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT22 ,\comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT21 ,\comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT20 ,
\comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT19 ,\comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT18 ,\comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT17 ,\comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT16 ,
\comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT15 ,\comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT14 ,\comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT13 ,\comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT12 ,
\comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT11 ,\comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT10 ,\comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT9 ,\comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT8 ,
\comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT7 ,\comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT6 ,\comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT5 ,\comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT4 ,
\comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT3 ,\comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT2 ,\comb_7|mult_rtl_8|auto_generated|mac_mult2~DATAOUT1 ,\comb_7|mult_rtl_8|auto_generated|mac_mult2 ,\comb_7|mult_rtl_8|auto_generated|mac_mult2~7 ,
\comb_7|mult_rtl_8|auto_generated|mac_mult2~6 ,\comb_7|mult_rtl_8|auto_generated|mac_mult2~5 ,\comb_7|mult_rtl_8|auto_generated|mac_mult2~4 }),
	.datab(),
	.datac(),
	.datad(),
	.clk({gnd,gnd,gnd,\clock~combout }),
	.aclr({gnd,gnd,gnd,gnd}),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.accoverflow(),
	.dataout(\comb_7|mult_rtl_8|auto_generated|mac_out1_DATAOUT_bus ));
// synopsys translate_off
defparam \comb_7|mult_rtl_8|auto_generated|mac_out1 .operation_mode = "output_only";
defparam \comb_7|mult_rtl_8|auto_generated|mac_out1 .dataa_width = 36;
defparam \comb_7|mult_rtl_8|auto_generated|mac_out1 .addnsub0_clock = "none";
defparam \comb_7|mult_rtl_8|auto_generated|mac_out1 .addnsub1_clock = "none";
defparam \comb_7|mult_rtl_8|auto_generated|mac_out1 .zeroacc_clock = "none";
defparam \comb_7|mult_rtl_8|auto_generated|mac_out1 .signa_clock = "none";
defparam \comb_7|mult_rtl_8|auto_generated|mac_out1 .signb_clock = "none";
defparam \comb_7|mult_rtl_8|auto_generated|mac_out1 .output_clock = "0";
defparam \comb_7|mult_rtl_8|auto_generated|mac_out1 .addnsub0_pipeline_clock = "none";
defparam \comb_7|mult_rtl_8|auto_generated|mac_out1 .addnsub1_pipeline_clock = "none";
defparam \comb_7|mult_rtl_8|auto_generated|mac_out1 .zeroacc_pipeline_clock = "none";
defparam \comb_7|mult_rtl_8|auto_generated|mac_out1 .signa_pipeline_clock = "none";
defparam \comb_7|mult_rtl_8|auto_generated|mac_out1 .signb_pipeline_clock = "none";
defparam \comb_7|mult_rtl_8|auto_generated|mac_out1 .addnsub0_clear = "none";
defparam \comb_7|mult_rtl_8|auto_generated|mac_out1 .addnsub1_clear = "none";
defparam \comb_7|mult_rtl_8|auto_generated|mac_out1 .zeroacc_clear = "none";
defparam \comb_7|mult_rtl_8|auto_generated|mac_out1 .signa_clear = "none";
defparam \comb_7|mult_rtl_8|auto_generated|mac_out1 .signb_clear = "none";
defparam \comb_7|mult_rtl_8|auto_generated|mac_out1 .output_clear = "0";
defparam \comb_7|mult_rtl_8|auto_generated|mac_out1 .addnsub0_pipeline_clear = "none";
defparam \comb_7|mult_rtl_8|auto_generated|mac_out1 .addnsub1_pipeline_clear = "none";
defparam \comb_7|mult_rtl_8|auto_generated|mac_out1 .zeroacc_pipeline_clear = "none";
defparam \comb_7|mult_rtl_8|auto_generated|mac_out1 .signa_pipeline_clear = "none";
defparam \comb_7|mult_rtl_8|auto_generated|mac_out1 .signb_pipeline_clear = "none";
defparam \comb_7|mult_rtl_8|auto_generated|mac_out1 .dataout_width = 36;
defparam \comb_7|mult_rtl_8|auto_generated|mac_out1 .data_out_programmable_invert = 72'b000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// atom is at PIN_K14
stratix_io \in2[0]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2[0]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in2[0]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in2[0]~I .operation_mode = "input";
defparam \in2[0]~I .ddio_mode = "none";
defparam \in2[0]~I .input_register_mode = "none";
defparam \in2[0]~I .output_register_mode = "none";
defparam \in2[0]~I .oe_register_mode = "none";
defparam \in2[0]~I .input_async_reset = "none";
defparam \in2[0]~I .output_async_reset = "none";
defparam \in2[0]~I .oe_async_reset = "none";
defparam \in2[0]~I .input_sync_reset = "none";
defparam \in2[0]~I .output_sync_reset = "none";
defparam \in2[0]~I .oe_sync_reset = "none";
defparam \in2[0]~I .input_power_up = "low";
defparam \in2[0]~I .output_power_up = "low";
defparam \in2[0]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X13_Y13_N2
stratix_lcell \arr[2][0]~I (
// Equation(s):
// \arr[2][0]  = DFFEAS(\ewr~combout  & \in2[0]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in2[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[2][0] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[2][0]~I .operation_mode = "normal";
defparam \arr[2][0]~I .synch_mode = "off";
defparam \arr[2][0]~I .register_cascade_mode = "off";
defparam \arr[2][0]~I .sum_lutc_input = "datac";
defparam \arr[2][0]~I .lut_mask = "F000";
defparam \arr[2][0]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_M2
stratix_io \in2[1]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2[1]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in2[1]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in2[1]~I .operation_mode = "input";
defparam \in2[1]~I .ddio_mode = "none";
defparam \in2[1]~I .input_register_mode = "none";
defparam \in2[1]~I .output_register_mode = "none";
defparam \in2[1]~I .oe_register_mode = "none";
defparam \in2[1]~I .input_async_reset = "none";
defparam \in2[1]~I .output_async_reset = "none";
defparam \in2[1]~I .oe_async_reset = "none";
defparam \in2[1]~I .input_sync_reset = "none";
defparam \in2[1]~I .output_sync_reset = "none";
defparam \in2[1]~I .oe_sync_reset = "none";
defparam \in2[1]~I .input_power_up = "low";
defparam \in2[1]~I .output_power_up = "low";
defparam \in2[1]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y12_N0
stratix_lcell \arr[2][1]~I (
// Equation(s):
// \arr[2][1]  = DFFEAS(\ewr~combout  & \in2[1]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in2[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[2][1] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[2][1]~I .operation_mode = "normal";
defparam \arr[2][1]~I .synch_mode = "off";
defparam \arr[2][1]~I .register_cascade_mode = "off";
defparam \arr[2][1]~I .sum_lutc_input = "datac";
defparam \arr[2][1]~I .lut_mask = "F000";
defparam \arr[2][1]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_L1
stratix_io \in2[2]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2[2]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in2[2]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in2[2]~I .operation_mode = "input";
defparam \in2[2]~I .ddio_mode = "none";
defparam \in2[2]~I .input_register_mode = "none";
defparam \in2[2]~I .output_register_mode = "none";
defparam \in2[2]~I .oe_register_mode = "none";
defparam \in2[2]~I .input_async_reset = "none";
defparam \in2[2]~I .output_async_reset = "none";
defparam \in2[2]~I .oe_async_reset = "none";
defparam \in2[2]~I .input_sync_reset = "none";
defparam \in2[2]~I .output_sync_reset = "none";
defparam \in2[2]~I .oe_sync_reset = "none";
defparam \in2[2]~I .input_power_up = "low";
defparam \in2[2]~I .output_power_up = "low";
defparam \in2[2]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y12_N4
stratix_lcell \arr[2][2]~I (
// Equation(s):
// \arr[2][2]  = DFFEAS(\ewr~combout  & \in2[2]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in2[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[2][2] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[2][2]~I .operation_mode = "normal";
defparam \arr[2][2]~I .synch_mode = "off";
defparam \arr[2][2]~I .register_cascade_mode = "off";
defparam \arr[2][2]~I .sum_lutc_input = "datac";
defparam \arr[2][2]~I .lut_mask = "F000";
defparam \arr[2][2]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_G2
stratix_io \in2[3]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2[3]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in2[3]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in2[3]~I .operation_mode = "input";
defparam \in2[3]~I .ddio_mode = "none";
defparam \in2[3]~I .input_register_mode = "none";
defparam \in2[3]~I .output_register_mode = "none";
defparam \in2[3]~I .oe_register_mode = "none";
defparam \in2[3]~I .input_async_reset = "none";
defparam \in2[3]~I .output_async_reset = "none";
defparam \in2[3]~I .oe_async_reset = "none";
defparam \in2[3]~I .input_sync_reset = "none";
defparam \in2[3]~I .output_sync_reset = "none";
defparam \in2[3]~I .oe_sync_reset = "none";
defparam \in2[3]~I .input_power_up = "low";
defparam \in2[3]~I .output_power_up = "low";
defparam \in2[3]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y12_N3
stratix_lcell \arr[2][3]~I (
// Equation(s):
// \arr[2][3]  = DFFEAS(\in2[3]~combout  & \ewr~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\in2[3]~combout ),
	.datac(\ewr~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[2][3] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[2][3]~I .operation_mode = "normal";
defparam \arr[2][3]~I .synch_mode = "off";
defparam \arr[2][3]~I .register_cascade_mode = "off";
defparam \arr[2][3]~I .sum_lutc_input = "datac";
defparam \arr[2][3]~I .lut_mask = "C0C0";
defparam \arr[2][3]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_J3
stratix_io \in2[4]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2[4]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in2[4]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in2[4]~I .operation_mode = "input";
defparam \in2[4]~I .ddio_mode = "none";
defparam \in2[4]~I .input_register_mode = "none";
defparam \in2[4]~I .output_register_mode = "none";
defparam \in2[4]~I .oe_register_mode = "none";
defparam \in2[4]~I .input_async_reset = "none";
defparam \in2[4]~I .output_async_reset = "none";
defparam \in2[4]~I .oe_async_reset = "none";
defparam \in2[4]~I .input_sync_reset = "none";
defparam \in2[4]~I .output_sync_reset = "none";
defparam \in2[4]~I .oe_sync_reset = "none";
defparam \in2[4]~I .input_power_up = "low";
defparam \in2[4]~I .output_power_up = "low";
defparam \in2[4]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y12_N9
stratix_lcell \arr[2][4]~I (
// Equation(s):
// \arr[2][4]  = DFFEAS(\in2[4]~combout  & \ewr~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\in2[4]~combout ),
	.datac(\ewr~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[2][4] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[2][4]~I .operation_mode = "normal";
defparam \arr[2][4]~I .synch_mode = "off";
defparam \arr[2][4]~I .register_cascade_mode = "off";
defparam \arr[2][4]~I .sum_lutc_input = "datac";
defparam \arr[2][4]~I .lut_mask = "C0C0";
defparam \arr[2][4]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_D8
stratix_io \in2[5]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2[5]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in2[5]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in2[5]~I .operation_mode = "input";
defparam \in2[5]~I .ddio_mode = "none";
defparam \in2[5]~I .input_register_mode = "none";
defparam \in2[5]~I .output_register_mode = "none";
defparam \in2[5]~I .oe_register_mode = "none";
defparam \in2[5]~I .input_async_reset = "none";
defparam \in2[5]~I .output_async_reset = "none";
defparam \in2[5]~I .oe_async_reset = "none";
defparam \in2[5]~I .input_sync_reset = "none";
defparam \in2[5]~I .output_sync_reset = "none";
defparam \in2[5]~I .oe_sync_reset = "none";
defparam \in2[5]~I .input_power_up = "low";
defparam \in2[5]~I .output_power_up = "low";
defparam \in2[5]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y12_N1
stratix_lcell \arr[2][5]~I (
// Equation(s):
// \arr[2][5]  = DFFEAS(\in2[5]~combout  & (\ewr~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\in2[5]~combout ),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[2][5] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[2][5]~I .operation_mode = "normal";
defparam \arr[2][5]~I .synch_mode = "off";
defparam \arr[2][5]~I .register_cascade_mode = "off";
defparam \arr[2][5]~I .sum_lutc_input = "datac";
defparam \arr[2][5]~I .lut_mask = "A0A0";
defparam \arr[2][5]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_A8
stratix_io \in2[6]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2[6]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in2[6]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in2[6]~I .operation_mode = "input";
defparam \in2[6]~I .ddio_mode = "none";
defparam \in2[6]~I .input_register_mode = "none";
defparam \in2[6]~I .output_register_mode = "none";
defparam \in2[6]~I .oe_register_mode = "none";
defparam \in2[6]~I .input_async_reset = "none";
defparam \in2[6]~I .output_async_reset = "none";
defparam \in2[6]~I .oe_async_reset = "none";
defparam \in2[6]~I .input_sync_reset = "none";
defparam \in2[6]~I .output_sync_reset = "none";
defparam \in2[6]~I .oe_sync_reset = "none";
defparam \in2[6]~I .input_power_up = "low";
defparam \in2[6]~I .output_power_up = "low";
defparam \in2[6]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y12_N8
stratix_lcell \arr[2][6]~I (
// Equation(s):
// \arr[2][6]  = DFFEAS(\ewr~combout  & \in2[6]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in2[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[2][6] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[2][6]~I .operation_mode = "normal";
defparam \arr[2][6]~I .synch_mode = "off";
defparam \arr[2][6]~I .register_cascade_mode = "off";
defparam \arr[2][6]~I .sum_lutc_input = "datac";
defparam \arr[2][6]~I .lut_mask = "F000";
defparam \arr[2][6]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_B6
stratix_io \in2[7]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2[7]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in2[7]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in2[7]~I .operation_mode = "input";
defparam \in2[7]~I .ddio_mode = "none";
defparam \in2[7]~I .input_register_mode = "none";
defparam \in2[7]~I .output_register_mode = "none";
defparam \in2[7]~I .oe_register_mode = "none";
defparam \in2[7]~I .input_async_reset = "none";
defparam \in2[7]~I .output_async_reset = "none";
defparam \in2[7]~I .oe_async_reset = "none";
defparam \in2[7]~I .input_sync_reset = "none";
defparam \in2[7]~I .output_sync_reset = "none";
defparam \in2[7]~I .oe_sync_reset = "none";
defparam \in2[7]~I .input_power_up = "low";
defparam \in2[7]~I .output_power_up = "low";
defparam \in2[7]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y12_N7
stratix_lcell \arr[2][7]~I (
// Equation(s):
// \arr[2][7]  = DFFEAS(\ewr~combout  & \in2[7]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in2[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[2][7] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[2][7]~I .operation_mode = "normal";
defparam \arr[2][7]~I .synch_mode = "off";
defparam \arr[2][7]~I .register_cascade_mode = "off";
defparam \arr[2][7]~I .sum_lutc_input = "datac";
defparam \arr[2][7]~I .lut_mask = "F000";
defparam \arr[2][7]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_C7
stratix_io \in2[8]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2[8]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in2[8]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in2[8]~I .operation_mode = "input";
defparam \in2[8]~I .ddio_mode = "none";
defparam \in2[8]~I .input_register_mode = "none";
defparam \in2[8]~I .output_register_mode = "none";
defparam \in2[8]~I .oe_register_mode = "none";
defparam \in2[8]~I .input_async_reset = "none";
defparam \in2[8]~I .output_async_reset = "none";
defparam \in2[8]~I .oe_async_reset = "none";
defparam \in2[8]~I .input_sync_reset = "none";
defparam \in2[8]~I .output_sync_reset = "none";
defparam \in2[8]~I .oe_sync_reset = "none";
defparam \in2[8]~I .input_power_up = "low";
defparam \in2[8]~I .output_power_up = "low";
defparam \in2[8]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y12_N5
stratix_lcell \arr[2][8]~I (
// Equation(s):
// \arr[2][8]  = DFFEAS(\ewr~combout  & \in2[8]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in2[8]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[2][8] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[2][8]~I .operation_mode = "normal";
defparam \arr[2][8]~I .synch_mode = "off";
defparam \arr[2][8]~I .register_cascade_mode = "off";
defparam \arr[2][8]~I .sum_lutc_input = "datac";
defparam \arr[2][8]~I .lut_mask = "F000";
defparam \arr[2][8]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_L6
stratix_io \in2[9]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2[9]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in2[9]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in2[9]~I .operation_mode = "input";
defparam \in2[9]~I .ddio_mode = "none";
defparam \in2[9]~I .input_register_mode = "none";
defparam \in2[9]~I .output_register_mode = "none";
defparam \in2[9]~I .oe_register_mode = "none";
defparam \in2[9]~I .input_async_reset = "none";
defparam \in2[9]~I .output_async_reset = "none";
defparam \in2[9]~I .oe_async_reset = "none";
defparam \in2[9]~I .input_sync_reset = "none";
defparam \in2[9]~I .output_sync_reset = "none";
defparam \in2[9]~I .oe_sync_reset = "none";
defparam \in2[9]~I .input_power_up = "low";
defparam \in2[9]~I .output_power_up = "low";
defparam \in2[9]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y12_N6
stratix_lcell \arr[2][9]~I (
// Equation(s):
// \arr[2][9]  = DFFEAS(\ewr~combout  & \in2[9]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in2[9]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[2][9] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[2][9]~I .operation_mode = "normal";
defparam \arr[2][9]~I .synch_mode = "off";
defparam \arr[2][9]~I .register_cascade_mode = "off";
defparam \arr[2][9]~I .sum_lutc_input = "datac";
defparam \arr[2][9]~I .lut_mask = "F000";
defparam \arr[2][9]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_AA6
stratix_io \in2[10]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2[10]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in2[10]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in2[10]~I .operation_mode = "input";
defparam \in2[10]~I .ddio_mode = "none";
defparam \in2[10]~I .input_register_mode = "none";
defparam \in2[10]~I .output_register_mode = "none";
defparam \in2[10]~I .oe_register_mode = "none";
defparam \in2[10]~I .input_async_reset = "none";
defparam \in2[10]~I .output_async_reset = "none";
defparam \in2[10]~I .oe_async_reset = "none";
defparam \in2[10]~I .input_sync_reset = "none";
defparam \in2[10]~I .output_sync_reset = "none";
defparam \in2[10]~I .oe_sync_reset = "none";
defparam \in2[10]~I .input_power_up = "low";
defparam \in2[10]~I .output_power_up = "low";
defparam \in2[10]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y5_N2
stratix_lcell \arr[2][10]~I (
// Equation(s):
// \arr[2][10]  = DFFEAS(\in2[10]~combout  & (\ewr~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\in2[10]~combout ),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[2][10] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[2][10]~I .operation_mode = "normal";
defparam \arr[2][10]~I .synch_mode = "off";
defparam \arr[2][10]~I .register_cascade_mode = "off";
defparam \arr[2][10]~I .sum_lutc_input = "datac";
defparam \arr[2][10]~I .lut_mask = "A0A0";
defparam \arr[2][10]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_N7
stratix_io \in2[11]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2[11]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in2[11]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in2[11]~I .operation_mode = "input";
defparam \in2[11]~I .ddio_mode = "none";
defparam \in2[11]~I .input_register_mode = "none";
defparam \in2[11]~I .output_register_mode = "none";
defparam \in2[11]~I .oe_register_mode = "none";
defparam \in2[11]~I .input_async_reset = "none";
defparam \in2[11]~I .output_async_reset = "none";
defparam \in2[11]~I .oe_async_reset = "none";
defparam \in2[11]~I .input_sync_reset = "none";
defparam \in2[11]~I .output_sync_reset = "none";
defparam \in2[11]~I .oe_sync_reset = "none";
defparam \in2[11]~I .input_power_up = "low";
defparam \in2[11]~I .output_power_up = "low";
defparam \in2[11]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y5_N1
stratix_lcell \arr[2][11]~I (
// Equation(s):
// \arr[2][11]  = DFFEAS(\in2[11]~combout  & \ewr~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\in2[11]~combout ),
	.datac(\ewr~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[2][11] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[2][11]~I .operation_mode = "normal";
defparam \arr[2][11]~I .synch_mode = "off";
defparam \arr[2][11]~I .register_cascade_mode = "off";
defparam \arr[2][11]~I .sum_lutc_input = "datac";
defparam \arr[2][11]~I .lut_mask = "C0C0";
defparam \arr[2][11]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_U5
stratix_io \in2[12]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2[12]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in2[12]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in2[12]~I .operation_mode = "input";
defparam \in2[12]~I .ddio_mode = "none";
defparam \in2[12]~I .input_register_mode = "none";
defparam \in2[12]~I .output_register_mode = "none";
defparam \in2[12]~I .oe_register_mode = "none";
defparam \in2[12]~I .input_async_reset = "none";
defparam \in2[12]~I .output_async_reset = "none";
defparam \in2[12]~I .oe_async_reset = "none";
defparam \in2[12]~I .input_sync_reset = "none";
defparam \in2[12]~I .output_sync_reset = "none";
defparam \in2[12]~I .oe_sync_reset = "none";
defparam \in2[12]~I .input_power_up = "low";
defparam \in2[12]~I .output_power_up = "low";
defparam \in2[12]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y5_N0
stratix_lcell \arr[2][12]~I (
// Equation(s):
// \arr[2][12]  = DFFEAS(\ewr~combout  & \in2[12]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in2[12]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[2][12] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[2][12]~I .operation_mode = "normal";
defparam \arr[2][12]~I .synch_mode = "off";
defparam \arr[2][12]~I .register_cascade_mode = "off";
defparam \arr[2][12]~I .sum_lutc_input = "datac";
defparam \arr[2][12]~I .lut_mask = "F000";
defparam \arr[2][12]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_U8
stratix_io \in2[13]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2[13]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in2[13]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in2[13]~I .operation_mode = "input";
defparam \in2[13]~I .ddio_mode = "none";
defparam \in2[13]~I .input_register_mode = "none";
defparam \in2[13]~I .output_register_mode = "none";
defparam \in2[13]~I .oe_register_mode = "none";
defparam \in2[13]~I .input_async_reset = "none";
defparam \in2[13]~I .output_async_reset = "none";
defparam \in2[13]~I .oe_async_reset = "none";
defparam \in2[13]~I .input_sync_reset = "none";
defparam \in2[13]~I .output_sync_reset = "none";
defparam \in2[13]~I .oe_sync_reset = "none";
defparam \in2[13]~I .input_power_up = "low";
defparam \in2[13]~I .output_power_up = "low";
defparam \in2[13]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y5_N3
stratix_lcell \arr[2][13]~I (
// Equation(s):
// \arr[2][13]  = DFFEAS(\ewr~combout  & (\in2[13]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\ewr~combout ),
	.datab(vcc),
	.datac(\in2[13]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[2][13] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[2][13]~I .operation_mode = "normal";
defparam \arr[2][13]~I .synch_mode = "off";
defparam \arr[2][13]~I .register_cascade_mode = "off";
defparam \arr[2][13]~I .sum_lutc_input = "datac";
defparam \arr[2][13]~I .lut_mask = "A0A0";
defparam \arr[2][13]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_Y6
stratix_io \in2[14]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2[14]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in2[14]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in2[14]~I .operation_mode = "input";
defparam \in2[14]~I .ddio_mode = "none";
defparam \in2[14]~I .input_register_mode = "none";
defparam \in2[14]~I .output_register_mode = "none";
defparam \in2[14]~I .oe_register_mode = "none";
defparam \in2[14]~I .input_async_reset = "none";
defparam \in2[14]~I .output_async_reset = "none";
defparam \in2[14]~I .oe_async_reset = "none";
defparam \in2[14]~I .input_sync_reset = "none";
defparam \in2[14]~I .output_sync_reset = "none";
defparam \in2[14]~I .oe_sync_reset = "none";
defparam \in2[14]~I .input_power_up = "low";
defparam \in2[14]~I .output_power_up = "low";
defparam \in2[14]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y5_N8
stratix_lcell \arr[2][14]~I (
// Equation(s):
// \arr[2][14]  = DFFEAS(\in2[14]~combout  & (\ewr~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\in2[14]~combout ),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[2][14] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[2][14]~I .operation_mode = "normal";
defparam \arr[2][14]~I .synch_mode = "off";
defparam \arr[2][14]~I .register_cascade_mode = "off";
defparam \arr[2][14]~I .sum_lutc_input = "datac";
defparam \arr[2][14]~I .lut_mask = "A0A0";
defparam \arr[2][14]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_AB5
stratix_io \in2[15]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2[15]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in2[15]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in2[15]~I .operation_mode = "input";
defparam \in2[15]~I .ddio_mode = "none";
defparam \in2[15]~I .input_register_mode = "none";
defparam \in2[15]~I .output_register_mode = "none";
defparam \in2[15]~I .oe_register_mode = "none";
defparam \in2[15]~I .input_async_reset = "none";
defparam \in2[15]~I .output_async_reset = "none";
defparam \in2[15]~I .oe_async_reset = "none";
defparam \in2[15]~I .input_sync_reset = "none";
defparam \in2[15]~I .output_sync_reset = "none";
defparam \in2[15]~I .oe_sync_reset = "none";
defparam \in2[15]~I .input_power_up = "low";
defparam \in2[15]~I .output_power_up = "low";
defparam \in2[15]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y5_N7
stratix_lcell \arr[2][15]~I (
// Equation(s):
// \arr[2][15]  = DFFEAS(\ewr~combout  & \in2[15]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in2[15]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[2][15] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[2][15]~I .operation_mode = "normal";
defparam \arr[2][15]~I .synch_mode = "off";
defparam \arr[2][15]~I .register_cascade_mode = "off";
defparam \arr[2][15]~I .sum_lutc_input = "datac";
defparam \arr[2][15]~I .lut_mask = "F000";
defparam \arr[2][15]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at DSPMULT_X42_Y5_N0
stratix_mac_mult \comb_5|mult_rtl_1|auto_generated|mac_mult2~I (
	.signa(gnd),
	.signb(gnd),
	.dataa({\arr[2][15] ,\arr[2][14] ,\arr[2][13] ,\arr[2][12] ,\arr[2][11] ,\arr[2][10] ,\arr[2][9] ,\arr[2][8] ,\arr[2][7] ,\arr[2][6] ,\arr[2][5] ,\arr[2][4] ,\arr[2][3] ,\arr[2][2] ,\arr[2][1] ,\arr[2][0] ,gnd,gnd}),
	.datab({\arr[6][15] ,\arr[6][14] ,\arr[6][13] ,\arr[6][12] ,\arr[6][11] ,\arr[6][10] ,\arr[6][9] ,\arr[6][8] ,\arr[6][7] ,\arr[6][6] ,\arr[6][5] ,\arr[6][4] ,\arr[6][3] ,\arr[6][2] ,\arr[6][1] ,\arr[6][0] ,gnd,gnd}),
	.clk({gnd,gnd,gnd,gnd}),
	.aclr({gnd,gnd,gnd,gnd}),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\comb_5|mult_rtl_1|auto_generated|mac_mult2~I_DATAOUT_bus ),
	.scanouta(),
	.scanoutb());
// synopsys translate_off
defparam \comb_5|mult_rtl_1|auto_generated|mac_mult2~I .dataa_width = 18;
defparam \comb_5|mult_rtl_1|auto_generated|mac_mult2~I .datab_width = 18;
defparam \comb_5|mult_rtl_1|auto_generated|mac_mult2~I .dataa_clock = "none";
defparam \comb_5|mult_rtl_1|auto_generated|mac_mult2~I .datab_clock = "none";
defparam \comb_5|mult_rtl_1|auto_generated|mac_mult2~I .signa_clock = "none";
defparam \comb_5|mult_rtl_1|auto_generated|mac_mult2~I .signb_clock = "none";
defparam \comb_5|mult_rtl_1|auto_generated|mac_mult2~I .output_clock = "none";
defparam \comb_5|mult_rtl_1|auto_generated|mac_mult2~I .dataa_clear = "none";
defparam \comb_5|mult_rtl_1|auto_generated|mac_mult2~I .datab_clear = "none";
defparam \comb_5|mult_rtl_1|auto_generated|mac_mult2~I .signa_clear = "none";
defparam \comb_5|mult_rtl_1|auto_generated|mac_mult2~I .signb_clear = "none";
defparam \comb_5|mult_rtl_1|auto_generated|mac_mult2~I .output_clear = "none";
defparam \comb_5|mult_rtl_1|auto_generated|mac_mult2~I .signa_internally_grounded = "false";
defparam \comb_5|mult_rtl_1|auto_generated|mac_mult2~I .signb_internally_grounded = "false";
// synopsys translate_on

// atom is at DSPOUT_X43_Y1_N2
stratix_mac_out \comb_5|mult_rtl_1|auto_generated|mac_out1 (
	.zeroacc(gnd),
	.addnsub0(vcc),
	.addnsub1(vcc),
	.signa(vcc),
	.signb(vcc),
	.dataa({\comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT31 ,\comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT30 ,\comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT29 ,\comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT28 ,
\comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT27 ,\comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT26 ,\comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT25 ,\comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT24 ,
\comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT23 ,\comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT22 ,\comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT21 ,\comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT20 ,
\comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT19 ,\comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT18 ,\comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT17 ,\comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT16 ,
\comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT15 ,\comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT14 ,\comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT13 ,\comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT12 ,
\comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT11 ,\comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT10 ,\comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT9 ,\comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT8 ,
\comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT7 ,\comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT6 ,\comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT5 ,\comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT4 ,
\comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT3 ,\comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT2 ,\comb_5|mult_rtl_1|auto_generated|mac_mult2~DATAOUT1 ,\comb_5|mult_rtl_1|auto_generated|mac_mult2 ,\comb_5|mult_rtl_1|auto_generated|mac_mult2~7 ,
\comb_5|mult_rtl_1|auto_generated|mac_mult2~6 ,\comb_5|mult_rtl_1|auto_generated|mac_mult2~5 ,\comb_5|mult_rtl_1|auto_generated|mac_mult2~4 }),
	.datab(),
	.datac(),
	.datad(),
	.clk({gnd,gnd,gnd,gnd}),
	.aclr({gnd,gnd,gnd,gnd}),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.accoverflow(),
	.dataout(\comb_5|mult_rtl_1|auto_generated|mac_out1_DATAOUT_bus ));
// synopsys translate_off
defparam \comb_5|mult_rtl_1|auto_generated|mac_out1 .operation_mode = "output_only";
defparam \comb_5|mult_rtl_1|auto_generated|mac_out1 .dataa_width = 36;
defparam \comb_5|mult_rtl_1|auto_generated|mac_out1 .addnsub0_clock = "none";
defparam \comb_5|mult_rtl_1|auto_generated|mac_out1 .addnsub1_clock = "none";
defparam \comb_5|mult_rtl_1|auto_generated|mac_out1 .zeroacc_clock = "none";
defparam \comb_5|mult_rtl_1|auto_generated|mac_out1 .signa_clock = "none";
defparam \comb_5|mult_rtl_1|auto_generated|mac_out1 .signb_clock = "none";
defparam \comb_5|mult_rtl_1|auto_generated|mac_out1 .output_clock = "none";
defparam \comb_5|mult_rtl_1|auto_generated|mac_out1 .addnsub0_pipeline_clock = "none";
defparam \comb_5|mult_rtl_1|auto_generated|mac_out1 .addnsub1_pipeline_clock = "none";
defparam \comb_5|mult_rtl_1|auto_generated|mac_out1 .zeroacc_pipeline_clock = "none";
defparam \comb_5|mult_rtl_1|auto_generated|mac_out1 .signa_pipeline_clock = "none";
defparam \comb_5|mult_rtl_1|auto_generated|mac_out1 .signb_pipeline_clock = "none";
defparam \comb_5|mult_rtl_1|auto_generated|mac_out1 .addnsub0_clear = "none";
defparam \comb_5|mult_rtl_1|auto_generated|mac_out1 .addnsub1_clear = "none";
defparam \comb_5|mult_rtl_1|auto_generated|mac_out1 .zeroacc_clear = "none";
defparam \comb_5|mult_rtl_1|auto_generated|mac_out1 .signa_clear = "none";
defparam \comb_5|mult_rtl_1|auto_generated|mac_out1 .signb_clear = "none";
defparam \comb_5|mult_rtl_1|auto_generated|mac_out1 .output_clear = "none";
defparam \comb_5|mult_rtl_1|auto_generated|mac_out1 .addnsub0_pipeline_clear = "none";
defparam \comb_5|mult_rtl_1|auto_generated|mac_out1 .addnsub1_pipeline_clear = "none";
defparam \comb_5|mult_rtl_1|auto_generated|mac_out1 .zeroacc_pipeline_clear = "none";
defparam \comb_5|mult_rtl_1|auto_generated|mac_out1 .signa_pipeline_clear = "none";
defparam \comb_5|mult_rtl_1|auto_generated|mac_out1 .signb_pipeline_clear = "none";
defparam \comb_5|mult_rtl_1|auto_generated|mac_out1 .dataout_width = 36;
defparam \comb_5|mult_rtl_1|auto_generated|mac_out1 .data_out_programmable_invert = 72'b000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// atom is at DSPMULT_X10_Y7_N0
stratix_mac_mult \add_rtl_0|auto_generated|mac_mult1~I (
	.signa(gnd),
	.signb(gnd),
	.dataa({\comb_5|mult_rtl_1|auto_generated|result[15] ,\comb_5|mult_rtl_1|auto_generated|result[14] ,\comb_5|mult_rtl_1|auto_generated|result[13] ,\comb_5|mult_rtl_1|auto_generated|result[12] ,\comb_5|mult_rtl_1|auto_generated|result[11] ,
\comb_5|mult_rtl_1|auto_generated|result[10] ,\comb_5|mult_rtl_1|auto_generated|result[9] ,\comb_5|mult_rtl_1|auto_generated|result[8] ,\comb_5|mult_rtl_1|auto_generated|result[7] ,\comb_5|mult_rtl_1|auto_generated|result[6] ,
\comb_5|mult_rtl_1|auto_generated|result[5] ,\comb_5|mult_rtl_1|auto_generated|result[4] ,\comb_5|mult_rtl_1|auto_generated|result[3] ,\comb_5|mult_rtl_1|auto_generated|result[2] ,\comb_5|mult_rtl_1|auto_generated|result[1] ,
\comb_5|mult_rtl_1|auto_generated|result[0] ,gnd,gnd}),
	.datab({\arr[7][15] ,\arr[7][14] ,\arr[7][13] ,\arr[7][12] ,\arr[7][11] ,\arr[7][10] ,\arr[7][9] ,\arr[7][8] ,\arr[7][7] ,\arr[7][6] ,\arr[7][5] ,\arr[7][4] ,\arr[7][3] ,\arr[7][2] ,\arr[7][1] ,\arr[7][0] ,gnd,gnd}),
	.clk({gnd,gnd,gnd,\clock~combout }),
	.aclr({gnd,gnd,gnd,gnd}),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\add_rtl_0|auto_generated|mac_mult1~I_DATAOUT_bus ),
	.scanouta(),
	.scanoutb());
// synopsys translate_off
defparam \add_rtl_0|auto_generated|mac_mult1~I .dataa_width = 18;
defparam \add_rtl_0|auto_generated|mac_mult1~I .datab_width = 18;
defparam \add_rtl_0|auto_generated|mac_mult1~I .dataa_clock = "none";
defparam \add_rtl_0|auto_generated|mac_mult1~I .datab_clock = "none";
defparam \add_rtl_0|auto_generated|mac_mult1~I .signa_clock = "none";
defparam \add_rtl_0|auto_generated|mac_mult1~I .signb_clock = "none";
defparam \add_rtl_0|auto_generated|mac_mult1~I .output_clock = "0";
defparam \add_rtl_0|auto_generated|mac_mult1~I .dataa_clear = "none";
defparam \add_rtl_0|auto_generated|mac_mult1~I .datab_clear = "none";
defparam \add_rtl_0|auto_generated|mac_mult1~I .signa_clear = "none";
defparam \add_rtl_0|auto_generated|mac_mult1~I .signb_clear = "none";
defparam \add_rtl_0|auto_generated|mac_mult1~I .output_clear = "0";
defparam \add_rtl_0|auto_generated|mac_mult1~I .signa_internally_grounded = "false";
defparam \add_rtl_0|auto_generated|mac_mult1~I .signb_internally_grounded = "false";
// synopsys translate_on

// atom is at DSPMULT_X10_Y11_N0
stratix_mac_mult \comb_4|mult_rtl_2|auto_generated|mac_mult2~I (
	.signa(gnd),
	.signb(gnd),
	.dataa({\arr[1][15] ,\arr[1][14] ,\arr[1][13] ,\arr[1][12] ,\arr[1][11] ,\arr[1][10] ,\arr[1][9] ,\arr[1][8] ,\arr[1][7] ,\arr[1][6] ,\arr[1][5] ,\arr[1][4] ,\arr[1][3] ,\arr[1][2] ,\arr[1][1] ,\arr[1][0] ,gnd,gnd}),
	.datab({\arr[5][15] ,\arr[5][14] ,\arr[5][13] ,\arr[5][12] ,\arr[5][11] ,\arr[5][10] ,\arr[5][9] ,\arr[5][8] ,\arr[5][7] ,\arr[5][6] ,\arr[5][5] ,\arr[5][4] ,\arr[5][3] ,\arr[5][2] ,\arr[5][1] ,\arr[5][0] ,gnd,gnd}),
	.clk({gnd,gnd,gnd,gnd}),
	.aclr({gnd,gnd,gnd,gnd}),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\comb_4|mult_rtl_2|auto_generated|mac_mult2~I_DATAOUT_bus ),
	.scanouta(),
	.scanoutb());
// synopsys translate_off
defparam \comb_4|mult_rtl_2|auto_generated|mac_mult2~I .dataa_width = 18;
defparam \comb_4|mult_rtl_2|auto_generated|mac_mult2~I .datab_width = 18;
defparam \comb_4|mult_rtl_2|auto_generated|mac_mult2~I .dataa_clock = "none";
defparam \comb_4|mult_rtl_2|auto_generated|mac_mult2~I .datab_clock = "none";
defparam \comb_4|mult_rtl_2|auto_generated|mac_mult2~I .signa_clock = "none";
defparam \comb_4|mult_rtl_2|auto_generated|mac_mult2~I .signb_clock = "none";
defparam \comb_4|mult_rtl_2|auto_generated|mac_mult2~I .output_clock = "none";
defparam \comb_4|mult_rtl_2|auto_generated|mac_mult2~I .dataa_clear = "none";
defparam \comb_4|mult_rtl_2|auto_generated|mac_mult2~I .datab_clear = "none";
defparam \comb_4|mult_rtl_2|auto_generated|mac_mult2~I .signa_clear = "none";
defparam \comb_4|mult_rtl_2|auto_generated|mac_mult2~I .signb_clear = "none";
defparam \comb_4|mult_rtl_2|auto_generated|mac_mult2~I .output_clear = "none";
defparam \comb_4|mult_rtl_2|auto_generated|mac_mult2~I .signa_internally_grounded = "false";
defparam \comb_4|mult_rtl_2|auto_generated|mac_mult2~I .signb_internally_grounded = "false";
// synopsys translate_on

// atom is at DSPOUT_X11_Y9_N4
stratix_mac_out \comb_4|mult_rtl_2|auto_generated|mac_out1 (
	.zeroacc(gnd),
	.addnsub0(vcc),
	.addnsub1(vcc),
	.signa(vcc),
	.signb(vcc),
	.dataa({\comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT31 ,\comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT30 ,\comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT29 ,\comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT28 ,
\comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT27 ,\comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT26 ,\comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT25 ,\comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT24 ,
\comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT23 ,\comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT22 ,\comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT21 ,\comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT20 ,
\comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT19 ,\comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT18 ,\comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT17 ,\comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT16 ,
\comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT15 ,\comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT14 ,\comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT13 ,\comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT12 ,
\comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT11 ,\comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT10 ,\comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT9 ,\comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT8 ,
\comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT7 ,\comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT6 ,\comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT5 ,\comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT4 ,
\comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT3 ,\comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT2 ,\comb_4|mult_rtl_2|auto_generated|mac_mult2~DATAOUT1 ,\comb_4|mult_rtl_2|auto_generated|mac_mult2 ,\comb_4|mult_rtl_2|auto_generated|mac_mult2~7 ,
\comb_4|mult_rtl_2|auto_generated|mac_mult2~6 ,\comb_4|mult_rtl_2|auto_generated|mac_mult2~5 ,\comb_4|mult_rtl_2|auto_generated|mac_mult2~4 }),
	.datab(),
	.datac(),
	.datad(),
	.clk({gnd,gnd,gnd,gnd}),
	.aclr({gnd,gnd,gnd,gnd}),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.accoverflow(),
	.dataout(\comb_4|mult_rtl_2|auto_generated|mac_out1_DATAOUT_bus ));
// synopsys translate_off
defparam \comb_4|mult_rtl_2|auto_generated|mac_out1 .operation_mode = "output_only";
defparam \comb_4|mult_rtl_2|auto_generated|mac_out1 .dataa_width = 36;
defparam \comb_4|mult_rtl_2|auto_generated|mac_out1 .addnsub0_clock = "none";
defparam \comb_4|mult_rtl_2|auto_generated|mac_out1 .addnsub1_clock = "none";
defparam \comb_4|mult_rtl_2|auto_generated|mac_out1 .zeroacc_clock = "none";
defparam \comb_4|mult_rtl_2|auto_generated|mac_out1 .signa_clock = "none";
defparam \comb_4|mult_rtl_2|auto_generated|mac_out1 .signb_clock = "none";
defparam \comb_4|mult_rtl_2|auto_generated|mac_out1 .output_clock = "none";
defparam \comb_4|mult_rtl_2|auto_generated|mac_out1 .addnsub0_pipeline_clock = "none";
defparam \comb_4|mult_rtl_2|auto_generated|mac_out1 .addnsub1_pipeline_clock = "none";
defparam \comb_4|mult_rtl_2|auto_generated|mac_out1 .zeroacc_pipeline_clock = "none";
defparam \comb_4|mult_rtl_2|auto_generated|mac_out1 .signa_pipeline_clock = "none";
defparam \comb_4|mult_rtl_2|auto_generated|mac_out1 .signb_pipeline_clock = "none";
defparam \comb_4|mult_rtl_2|auto_generated|mac_out1 .addnsub0_clear = "none";
defparam \comb_4|mult_rtl_2|auto_generated|mac_out1 .addnsub1_clear = "none";
defparam \comb_4|mult_rtl_2|auto_generated|mac_out1 .zeroacc_clear = "none";
defparam \comb_4|mult_rtl_2|auto_generated|mac_out1 .signa_clear = "none";
defparam \comb_4|mult_rtl_2|auto_generated|mac_out1 .signb_clear = "none";
defparam \comb_4|mult_rtl_2|auto_generated|mac_out1 .output_clear = "none";
defparam \comb_4|mult_rtl_2|auto_generated|mac_out1 .addnsub0_pipeline_clear = "none";
defparam \comb_4|mult_rtl_2|auto_generated|mac_out1 .addnsub1_pipeline_clear = "none";
defparam \comb_4|mult_rtl_2|auto_generated|mac_out1 .zeroacc_pipeline_clear = "none";
defparam \comb_4|mult_rtl_2|auto_generated|mac_out1 .signa_pipeline_clear = "none";
defparam \comb_4|mult_rtl_2|auto_generated|mac_out1 .signb_pipeline_clear = "none";
defparam \comb_4|mult_rtl_2|auto_generated|mac_out1 .dataout_width = 36;
defparam \comb_4|mult_rtl_2|auto_generated|mac_out1 .data_out_programmable_invert = 72'b000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// atom is at PIN_Y18
stratix_io \in9[0]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in9[0]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in9[0]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in9[0]~I .operation_mode = "input";
defparam \in9[0]~I .ddio_mode = "none";
defparam \in9[0]~I .input_register_mode = "none";
defparam \in9[0]~I .output_register_mode = "none";
defparam \in9[0]~I .oe_register_mode = "none";
defparam \in9[0]~I .input_async_reset = "none";
defparam \in9[0]~I .output_async_reset = "none";
defparam \in9[0]~I .oe_async_reset = "none";
defparam \in9[0]~I .input_sync_reset = "none";
defparam \in9[0]~I .output_sync_reset = "none";
defparam \in9[0]~I .oe_sync_reset = "none";
defparam \in9[0]~I .input_power_up = "low";
defparam \in9[0]~I .output_power_up = "low";
defparam \in9[0]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X14_Y5_N8
stratix_lcell \arr[9][0]~I (
// Equation(s):
// \arr[9][0]  = DFFEAS(\ewr~combout  & \in9[0]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\ewr~combout ),
	.datac(\in9[0]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[9][0] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[9][0]~I .operation_mode = "normal";
defparam \arr[9][0]~I .synch_mode = "off";
defparam \arr[9][0]~I .register_cascade_mode = "off";
defparam \arr[9][0]~I .sum_lutc_input = "datac";
defparam \arr[9][0]~I .lut_mask = "C0C0";
defparam \arr[9][0]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_V13
stratix_io \in9[1]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in9[1]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in9[1]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in9[1]~I .operation_mode = "input";
defparam \in9[1]~I .ddio_mode = "none";
defparam \in9[1]~I .input_register_mode = "none";
defparam \in9[1]~I .output_register_mode = "none";
defparam \in9[1]~I .oe_register_mode = "none";
defparam \in9[1]~I .input_async_reset = "none";
defparam \in9[1]~I .output_async_reset = "none";
defparam \in9[1]~I .oe_async_reset = "none";
defparam \in9[1]~I .input_sync_reset = "none";
defparam \in9[1]~I .output_sync_reset = "none";
defparam \in9[1]~I .oe_sync_reset = "none";
defparam \in9[1]~I .input_power_up = "low";
defparam \in9[1]~I .output_power_up = "low";
defparam \in9[1]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X14_Y5_N9
stratix_lcell \arr[9][1]~I (
// Equation(s):
// \arr[9][1]  = DFFEAS(\ewr~combout  & \in9[1]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in9[1]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[9][1] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[9][1]~I .operation_mode = "normal";
defparam \arr[9][1]~I .synch_mode = "off";
defparam \arr[9][1]~I .register_cascade_mode = "off";
defparam \arr[9][1]~I .sum_lutc_input = "datac";
defparam \arr[9][1]~I .lut_mask = "F000";
defparam \arr[9][1]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_U14
stratix_io \in9[2]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in9[2]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in9[2]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in9[2]~I .operation_mode = "input";
defparam \in9[2]~I .ddio_mode = "none";
defparam \in9[2]~I .input_register_mode = "none";
defparam \in9[2]~I .output_register_mode = "none";
defparam \in9[2]~I .oe_register_mode = "none";
defparam \in9[2]~I .input_async_reset = "none";
defparam \in9[2]~I .output_async_reset = "none";
defparam \in9[2]~I .oe_async_reset = "none";
defparam \in9[2]~I .input_sync_reset = "none";
defparam \in9[2]~I .output_sync_reset = "none";
defparam \in9[2]~I .oe_sync_reset = "none";
defparam \in9[2]~I .input_power_up = "low";
defparam \in9[2]~I .output_power_up = "low";
defparam \in9[2]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X14_Y6_N1
stratix_lcell \arr[9][2]~I (
// Equation(s):
// \arr[9][2]  = DFFEAS(\ewr~combout  & (\in9[2]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\ewr~combout ),
	.datac(vcc),
	.datad(\in9[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[9][2] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[9][2]~I .operation_mode = "normal";
defparam \arr[9][2]~I .synch_mode = "off";
defparam \arr[9][2]~I .register_cascade_mode = "off";
defparam \arr[9][2]~I .sum_lutc_input = "datac";
defparam \arr[9][2]~I .lut_mask = "CC00";
defparam \arr[9][2]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_AA15
stratix_io \in9[3]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in9[3]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in9[3]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in9[3]~I .operation_mode = "input";
defparam \in9[3]~I .ddio_mode = "none";
defparam \in9[3]~I .input_register_mode = "none";
defparam \in9[3]~I .output_register_mode = "none";
defparam \in9[3]~I .oe_register_mode = "none";
defparam \in9[3]~I .input_async_reset = "none";
defparam \in9[3]~I .output_async_reset = "none";
defparam \in9[3]~I .oe_async_reset = "none";
defparam \in9[3]~I .input_sync_reset = "none";
defparam \in9[3]~I .output_sync_reset = "none";
defparam \in9[3]~I .oe_sync_reset = "none";
defparam \in9[3]~I .input_power_up = "low";
defparam \in9[3]~I .output_power_up = "low";
defparam \in9[3]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X14_Y6_N0
stratix_lcell \arr[9][3]~I (
// Equation(s):
// \arr[9][3]  = DFFEAS(\ewr~combout  & \in9[3]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\ewr~combout ),
	.datac(\in9[3]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[9][3] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[9][3]~I .operation_mode = "normal";
defparam \arr[9][3]~I .synch_mode = "off";
defparam \arr[9][3]~I .register_cascade_mode = "off";
defparam \arr[9][3]~I .sum_lutc_input = "datac";
defparam \arr[9][3]~I .lut_mask = "C0C0";
defparam \arr[9][3]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_AB19
stratix_io \in9[4]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in9[4]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in9[4]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in9[4]~I .operation_mode = "input";
defparam \in9[4]~I .ddio_mode = "none";
defparam \in9[4]~I .input_register_mode = "none";
defparam \in9[4]~I .output_register_mode = "none";
defparam \in9[4]~I .oe_register_mode = "none";
defparam \in9[4]~I .input_async_reset = "none";
defparam \in9[4]~I .output_async_reset = "none";
defparam \in9[4]~I .oe_async_reset = "none";
defparam \in9[4]~I .input_sync_reset = "none";
defparam \in9[4]~I .output_sync_reset = "none";
defparam \in9[4]~I .oe_sync_reset = "none";
defparam \in9[4]~I .input_power_up = "low";
defparam \in9[4]~I .output_power_up = "low";
defparam \in9[4]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y9_N6
stratix_lcell \arr[9][4]~I (
// Equation(s):
// \arr[9][4]  = DFFEAS(\ewr~combout  & (\in9[4]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\ewr~combout ),
	.datac(vcc),
	.datad(\in9[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[9][4] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[9][4]~I .operation_mode = "normal";
defparam \arr[9][4]~I .synch_mode = "off";
defparam \arr[9][4]~I .register_cascade_mode = "off";
defparam \arr[9][4]~I .sum_lutc_input = "datac";
defparam \arr[9][4]~I .lut_mask = "CC00";
defparam \arr[9][4]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_Y19
stratix_io \in9[5]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in9[5]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in9[5]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in9[5]~I .operation_mode = "input";
defparam \in9[5]~I .ddio_mode = "none";
defparam \in9[5]~I .input_register_mode = "none";
defparam \in9[5]~I .output_register_mode = "none";
defparam \in9[5]~I .oe_register_mode = "none";
defparam \in9[5]~I .input_async_reset = "none";
defparam \in9[5]~I .output_async_reset = "none";
defparam \in9[5]~I .oe_async_reset = "none";
defparam \in9[5]~I .input_sync_reset = "none";
defparam \in9[5]~I .output_sync_reset = "none";
defparam \in9[5]~I .oe_sync_reset = "none";
defparam \in9[5]~I .input_power_up = "low";
defparam \in9[5]~I .output_power_up = "low";
defparam \in9[5]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y9_N4
stratix_lcell \arr[9][5]~I (
// Equation(s):
// \arr[9][5]  = DFFEAS(\ewr~combout  & \in9[5]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\ewr~combout ),
	.datac(\in9[5]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[9][5] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[9][5]~I .operation_mode = "normal";
defparam \arr[9][5]~I .synch_mode = "off";
defparam \arr[9][5]~I .register_cascade_mode = "off";
defparam \arr[9][5]~I .sum_lutc_input = "datac";
defparam \arr[9][5]~I .lut_mask = "C0C0";
defparam \arr[9][5]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_U17
stratix_io \in9[6]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in9[6]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in9[6]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in9[6]~I .operation_mode = "input";
defparam \in9[6]~I .ddio_mode = "none";
defparam \in9[6]~I .input_register_mode = "none";
defparam \in9[6]~I .output_register_mode = "none";
defparam \in9[6]~I .oe_register_mode = "none";
defparam \in9[6]~I .input_async_reset = "none";
defparam \in9[6]~I .output_async_reset = "none";
defparam \in9[6]~I .oe_async_reset = "none";
defparam \in9[6]~I .input_sync_reset = "none";
defparam \in9[6]~I .output_sync_reset = "none";
defparam \in9[6]~I .oe_sync_reset = "none";
defparam \in9[6]~I .input_power_up = "low";
defparam \in9[6]~I .output_power_up = "low";
defparam \in9[6]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y9_N0
stratix_lcell \arr[9][6]~I (
// Equation(s):
// \arr[9][6]  = DFFEAS(\ewr~combout  & (\in9[6]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\ewr~combout ),
	.datac(vcc),
	.datad(\in9[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[9][6] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[9][6]~I .operation_mode = "normal";
defparam \arr[9][6]~I .synch_mode = "off";
defparam \arr[9][6]~I .register_cascade_mode = "off";
defparam \arr[9][6]~I .sum_lutc_input = "datac";
defparam \arr[9][6]~I .lut_mask = "CC00";
defparam \arr[9][6]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_AA18
stratix_io \in9[7]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in9[7]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in9[7]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in9[7]~I .operation_mode = "input";
defparam \in9[7]~I .ddio_mode = "none";
defparam \in9[7]~I .input_register_mode = "none";
defparam \in9[7]~I .output_register_mode = "none";
defparam \in9[7]~I .oe_register_mode = "none";
defparam \in9[7]~I .input_async_reset = "none";
defparam \in9[7]~I .output_async_reset = "none";
defparam \in9[7]~I .oe_async_reset = "none";
defparam \in9[7]~I .input_sync_reset = "none";
defparam \in9[7]~I .output_sync_reset = "none";
defparam \in9[7]~I .oe_sync_reset = "none";
defparam \in9[7]~I .input_power_up = "low";
defparam \in9[7]~I .output_power_up = "low";
defparam \in9[7]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y9_N8
stratix_lcell \arr[9][7]~I (
// Equation(s):
// \arr[9][7]  = DFFEAS(\ewr~combout  & (\in9[7]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\ewr~combout ),
	.datac(vcc),
	.datad(\in9[7]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[9][7] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[9][7]~I .operation_mode = "normal";
defparam \arr[9][7]~I .synch_mode = "off";
defparam \arr[9][7]~I .register_cascade_mode = "off";
defparam \arr[9][7]~I .sum_lutc_input = "datac";
defparam \arr[9][7]~I .lut_mask = "CC00";
defparam \arr[9][7]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_P17
stratix_io \in9[8]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in9[8]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in9[8]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in9[8]~I .operation_mode = "input";
defparam \in9[8]~I .ddio_mode = "none";
defparam \in9[8]~I .input_register_mode = "none";
defparam \in9[8]~I .output_register_mode = "none";
defparam \in9[8]~I .oe_register_mode = "none";
defparam \in9[8]~I .input_async_reset = "none";
defparam \in9[8]~I .output_async_reset = "none";
defparam \in9[8]~I .oe_async_reset = "none";
defparam \in9[8]~I .input_sync_reset = "none";
defparam \in9[8]~I .output_sync_reset = "none";
defparam \in9[8]~I .oe_sync_reset = "none";
defparam \in9[8]~I .input_power_up = "low";
defparam \in9[8]~I .output_power_up = "low";
defparam \in9[8]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y9_N1
stratix_lcell \arr[9][8]~I (
// Equation(s):
// \arr[9][8]  = DFFEAS(\in9[8]~combout  & \ewr~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\in9[8]~combout ),
	.datad(\ewr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[9][8] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[9][8]~I .operation_mode = "normal";
defparam \arr[9][8]~I .synch_mode = "off";
defparam \arr[9][8]~I .register_cascade_mode = "off";
defparam \arr[9][8]~I .sum_lutc_input = "datac";
defparam \arr[9][8]~I .lut_mask = "F000";
defparam \arr[9][8]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_U18
stratix_io \in9[9]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in9[9]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in9[9]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in9[9]~I .operation_mode = "input";
defparam \in9[9]~I .ddio_mode = "none";
defparam \in9[9]~I .input_register_mode = "none";
defparam \in9[9]~I .output_register_mode = "none";
defparam \in9[9]~I .oe_register_mode = "none";
defparam \in9[9]~I .input_async_reset = "none";
defparam \in9[9]~I .output_async_reset = "none";
defparam \in9[9]~I .oe_async_reset = "none";
defparam \in9[9]~I .input_sync_reset = "none";
defparam \in9[9]~I .output_sync_reset = "none";
defparam \in9[9]~I .oe_sync_reset = "none";
defparam \in9[9]~I .input_power_up = "low";
defparam \in9[9]~I .output_power_up = "low";
defparam \in9[9]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y9_N3
stratix_lcell \arr[9][9]~I (
// Equation(s):
// \arr[9][9]  = DFFEAS(\in9[9]~combout  & \ewr~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\in9[9]~combout ),
	.datad(\ewr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[9][9] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[9][9]~I .operation_mode = "normal";
defparam \arr[9][9]~I .synch_mode = "off";
defparam \arr[9][9]~I .register_cascade_mode = "off";
defparam \arr[9][9]~I .sum_lutc_input = "datac";
defparam \arr[9][9]~I .lut_mask = "F000";
defparam \arr[9][9]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_W20
stratix_io \in9[10]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in9[10]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in9[10]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in9[10]~I .operation_mode = "input";
defparam \in9[10]~I .ddio_mode = "none";
defparam \in9[10]~I .input_register_mode = "none";
defparam \in9[10]~I .output_register_mode = "none";
defparam \in9[10]~I .oe_register_mode = "none";
defparam \in9[10]~I .input_async_reset = "none";
defparam \in9[10]~I .output_async_reset = "none";
defparam \in9[10]~I .oe_async_reset = "none";
defparam \in9[10]~I .input_sync_reset = "none";
defparam \in9[10]~I .output_sync_reset = "none";
defparam \in9[10]~I .oe_sync_reset = "none";
defparam \in9[10]~I .input_power_up = "low";
defparam \in9[10]~I .output_power_up = "low";
defparam \in9[10]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y9_N2
stratix_lcell \arr[9][10]~I (
// Equation(s):
// \arr[9][10]  = DFFEAS(\ewr~combout  & \in9[10]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\ewr~combout ),
	.datac(\in9[10]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[9][10] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[9][10]~I .operation_mode = "normal";
defparam \arr[9][10]~I .synch_mode = "off";
defparam \arr[9][10]~I .register_cascade_mode = "off";
defparam \arr[9][10]~I .sum_lutc_input = "datac";
defparam \arr[9][10]~I .lut_mask = "C0C0";
defparam \arr[9][10]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_U20
stratix_io \in9[11]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in9[11]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in9[11]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in9[11]~I .operation_mode = "input";
defparam \in9[11]~I .ddio_mode = "none";
defparam \in9[11]~I .input_register_mode = "none";
defparam \in9[11]~I .output_register_mode = "none";
defparam \in9[11]~I .oe_register_mode = "none";
defparam \in9[11]~I .input_async_reset = "none";
defparam \in9[11]~I .output_async_reset = "none";
defparam \in9[11]~I .oe_async_reset = "none";
defparam \in9[11]~I .input_sync_reset = "none";
defparam \in9[11]~I .output_sync_reset = "none";
defparam \in9[11]~I .oe_sync_reset = "none";
defparam \in9[11]~I .input_power_up = "low";
defparam \in9[11]~I .output_power_up = "low";
defparam \in9[11]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y9_N5
stratix_lcell \arr[9][11]~I (
// Equation(s):
// \arr[9][11]  = DFFEAS(\ewr~combout  & (\in9[11]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\ewr~combout ),
	.datac(vcc),
	.datad(\in9[11]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[9][11] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[9][11]~I .operation_mode = "normal";
defparam \arr[9][11]~I .synch_mode = "off";
defparam \arr[9][11]~I .register_cascade_mode = "off";
defparam \arr[9][11]~I .sum_lutc_input = "datac";
defparam \arr[9][11]~I .lut_mask = "CC00";
defparam \arr[9][11]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_W22
stratix_io \in9[12]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in9[12]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in9[12]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in9[12]~I .operation_mode = "input";
defparam \in9[12]~I .ddio_mode = "none";
defparam \in9[12]~I .input_register_mode = "none";
defparam \in9[12]~I .output_register_mode = "none";
defparam \in9[12]~I .oe_register_mode = "none";
defparam \in9[12]~I .input_async_reset = "none";
defparam \in9[12]~I .output_async_reset = "none";
defparam \in9[12]~I .oe_async_reset = "none";
defparam \in9[12]~I .input_sync_reset = "none";
defparam \in9[12]~I .output_sync_reset = "none";
defparam \in9[12]~I .oe_sync_reset = "none";
defparam \in9[12]~I .input_power_up = "low";
defparam \in9[12]~I .output_power_up = "low";
defparam \in9[12]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y9_N7
stratix_lcell \arr[9][12]~I (
// Equation(s):
// \arr[9][12]  = DFFEAS(\ewr~combout  & (\in9[12]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\ewr~combout ),
	.datac(vcc),
	.datad(\in9[12]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[9][12] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[9][12]~I .operation_mode = "normal";
defparam \arr[9][12]~I .synch_mode = "off";
defparam \arr[9][12]~I .register_cascade_mode = "off";
defparam \arr[9][12]~I .sum_lutc_input = "datac";
defparam \arr[9][12]~I .lut_mask = "CC00";
defparam \arr[9][12]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_M22
stratix_io \in9[13]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in9[13]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in9[13]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in9[13]~I .operation_mode = "input";
defparam \in9[13]~I .ddio_mode = "none";
defparam \in9[13]~I .input_register_mode = "none";
defparam \in9[13]~I .output_register_mode = "none";
defparam \in9[13]~I .oe_register_mode = "none";
defparam \in9[13]~I .input_async_reset = "none";
defparam \in9[13]~I .output_async_reset = "none";
defparam \in9[13]~I .oe_async_reset = "none";
defparam \in9[13]~I .input_sync_reset = "none";
defparam \in9[13]~I .output_sync_reset = "none";
defparam \in9[13]~I .oe_sync_reset = "none";
defparam \in9[13]~I .input_power_up = "low";
defparam \in9[13]~I .output_power_up = "low";
defparam \in9[13]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y12_N5
stratix_lcell \arr[9][13]~I (
// Equation(s):
// \arr[9][13]  = DFFEAS(\ewr~combout  & (\in9[13]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\ewr~combout ),
	.datac(vcc),
	.datad(\in9[13]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[9][13] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[9][13]~I .operation_mode = "normal";
defparam \arr[9][13]~I .synch_mode = "off";
defparam \arr[9][13]~I .register_cascade_mode = "off";
defparam \arr[9][13]~I .sum_lutc_input = "datac";
defparam \arr[9][13]~I .lut_mask = "CC00";
defparam \arr[9][13]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_M21
stratix_io \in9[14]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in9[14]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in9[14]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in9[14]~I .operation_mode = "input";
defparam \in9[14]~I .ddio_mode = "none";
defparam \in9[14]~I .input_register_mode = "none";
defparam \in9[14]~I .output_register_mode = "none";
defparam \in9[14]~I .oe_register_mode = "none";
defparam \in9[14]~I .input_async_reset = "none";
defparam \in9[14]~I .output_async_reset = "none";
defparam \in9[14]~I .oe_async_reset = "none";
defparam \in9[14]~I .input_sync_reset = "none";
defparam \in9[14]~I .output_sync_reset = "none";
defparam \in9[14]~I .oe_sync_reset = "none";
defparam \in9[14]~I .input_power_up = "low";
defparam \in9[14]~I .output_power_up = "low";
defparam \in9[14]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y12_N9
stratix_lcell \arr[9][14]~I (
// Equation(s):
// \arr[9][14]  = DFFEAS(\ewr~combout  & (\in9[14]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\ewr~combout ),
	.datac(vcc),
	.datad(\in9[14]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[9][14] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[9][14]~I .operation_mode = "normal";
defparam \arr[9][14]~I .synch_mode = "off";
defparam \arr[9][14]~I .register_cascade_mode = "off";
defparam \arr[9][14]~I .sum_lutc_input = "datac";
defparam \arr[9][14]~I .lut_mask = "CC00";
defparam \arr[9][14]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_L22
stratix_io \in9[15]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in9[15]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in9[15]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in9[15]~I .operation_mode = "input";
defparam \in9[15]~I .ddio_mode = "none";
defparam \in9[15]~I .input_register_mode = "none";
defparam \in9[15]~I .output_register_mode = "none";
defparam \in9[15]~I .oe_register_mode = "none";
defparam \in9[15]~I .input_async_reset = "none";
defparam \in9[15]~I .output_async_reset = "none";
defparam \in9[15]~I .oe_async_reset = "none";
defparam \in9[15]~I .input_sync_reset = "none";
defparam \in9[15]~I .output_sync_reset = "none";
defparam \in9[15]~I .oe_sync_reset = "none";
defparam \in9[15]~I .input_power_up = "low";
defparam \in9[15]~I .output_power_up = "low";
defparam \in9[15]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X9_Y12_N6
stratix_lcell \arr[9][15]~I (
// Equation(s):
// \arr[9][15]  = DFFEAS(\in9[15]~combout  & \ewr~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\in9[15]~combout ),
	.datad(\ewr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[9][15] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[9][15]~I .operation_mode = "normal";
defparam \arr[9][15]~I .synch_mode = "off";
defparam \arr[9][15]~I .register_cascade_mode = "off";
defparam \arr[9][15]~I .sum_lutc_input = "datac";
defparam \arr[9][15]~I .lut_mask = "F000";
defparam \arr[9][15]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at DSPMULT_X10_Y5_N0
stratix_mac_mult \add_rtl_0|auto_generated|mac_mult2~I (
	.signa(gnd),
	.signb(gnd),
	.dataa({\comb_4|mult_rtl_2|auto_generated|result[15] ,\comb_4|mult_rtl_2|auto_generated|result[14] ,\comb_4|mult_rtl_2|auto_generated|result[13] ,\comb_4|mult_rtl_2|auto_generated|result[12] ,\comb_4|mult_rtl_2|auto_generated|result[11] ,
\comb_4|mult_rtl_2|auto_generated|result[10] ,\comb_4|mult_rtl_2|auto_generated|result[9] ,\comb_4|mult_rtl_2|auto_generated|result[8] ,\comb_4|mult_rtl_2|auto_generated|result[7] ,\comb_4|mult_rtl_2|auto_generated|result[6] ,
\comb_4|mult_rtl_2|auto_generated|result[5] ,\comb_4|mult_rtl_2|auto_generated|result[4] ,\comb_4|mult_rtl_2|auto_generated|result[3] ,\comb_4|mult_rtl_2|auto_generated|result[2] ,\comb_4|mult_rtl_2|auto_generated|result[1] ,
\comb_4|mult_rtl_2|auto_generated|result[0] ,gnd,gnd}),
	.datab({\arr[9][15] ,\arr[9][14] ,\arr[9][13] ,\arr[9][12] ,\arr[9][11] ,\arr[9][10] ,\arr[9][9] ,\arr[9][8] ,\arr[9][7] ,\arr[9][6] ,\arr[9][5] ,\arr[9][4] ,\arr[9][3] ,\arr[9][2] ,\arr[9][1] ,\arr[9][0] ,gnd,gnd}),
	.clk({gnd,gnd,\clock~combout ,gnd}),
	.aclr({gnd,gnd,gnd,gnd}),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\add_rtl_0|auto_generated|mac_mult2~I_DATAOUT_bus ),
	.scanouta(),
	.scanoutb());
// synopsys translate_off
defparam \add_rtl_0|auto_generated|mac_mult2~I .dataa_width = 18;
defparam \add_rtl_0|auto_generated|mac_mult2~I .datab_width = 18;
defparam \add_rtl_0|auto_generated|mac_mult2~I .dataa_clock = "none";
defparam \add_rtl_0|auto_generated|mac_mult2~I .datab_clock = "none";
defparam \add_rtl_0|auto_generated|mac_mult2~I .signa_clock = "none";
defparam \add_rtl_0|auto_generated|mac_mult2~I .signb_clock = "none";
defparam \add_rtl_0|auto_generated|mac_mult2~I .output_clock = "1";
defparam \add_rtl_0|auto_generated|mac_mult2~I .dataa_clear = "none";
defparam \add_rtl_0|auto_generated|mac_mult2~I .datab_clear = "none";
defparam \add_rtl_0|auto_generated|mac_mult2~I .signa_clear = "none";
defparam \add_rtl_0|auto_generated|mac_mult2~I .signb_clear = "none";
defparam \add_rtl_0|auto_generated|mac_mult2~I .output_clear = "1";
defparam \add_rtl_0|auto_generated|mac_mult2~I .signa_internally_grounded = "false";
defparam \add_rtl_0|auto_generated|mac_mult2~I .signb_internally_grounded = "false";
// synopsys translate_on

// atom is at DSPOUT_X11_Y1_N0
stratix_mac_out \add_rtl_0|auto_generated|mac_out3 (
	.zeroacc(gnd),
	.addnsub0(vcc),
	.addnsub1(vcc),
	.signa(gnd),
	.signb(gnd),
	.dataa({\add_rtl_0|auto_generated|mac_mult1~DATAOUT31 ,\add_rtl_0|auto_generated|mac_mult1~DATAOUT30 ,\add_rtl_0|auto_generated|mac_mult1~DATAOUT29 ,\add_rtl_0|auto_generated|mac_mult1~DATAOUT28 ,\add_rtl_0|auto_generated|mac_mult1~DATAOUT27 ,
\add_rtl_0|auto_generated|mac_mult1~DATAOUT26 ,\add_rtl_0|auto_generated|mac_mult1~DATAOUT25 ,\add_rtl_0|auto_generated|mac_mult1~DATAOUT24 ,\add_rtl_0|auto_generated|mac_mult1~DATAOUT23 ,\add_rtl_0|auto_generated|mac_mult1~DATAOUT22 ,
\add_rtl_0|auto_generated|mac_mult1~DATAOUT21 ,\add_rtl_0|auto_generated|mac_mult1~DATAOUT20 ,\add_rtl_0|auto_generated|mac_mult1~DATAOUT19 ,\add_rtl_0|auto_generated|mac_mult1~DATAOUT18 ,\add_rtl_0|auto_generated|mac_mult1~DATAOUT17 ,
\add_rtl_0|auto_generated|mac_mult1~DATAOUT16 ,\add_rtl_0|auto_generated|mac_mult1~DATAOUT15 ,\add_rtl_0|auto_generated|mac_mult1~DATAOUT14 ,\add_rtl_0|auto_generated|mac_mult1~DATAOUT13 ,\add_rtl_0|auto_generated|mac_mult1~DATAOUT12 ,
\add_rtl_0|auto_generated|mac_mult1~DATAOUT11 ,\add_rtl_0|auto_generated|mac_mult1~DATAOUT10 ,\add_rtl_0|auto_generated|mac_mult1~DATAOUT9 ,\add_rtl_0|auto_generated|mac_mult1~DATAOUT8 ,\add_rtl_0|auto_generated|mac_mult1~DATAOUT7 ,
\add_rtl_0|auto_generated|mac_mult1~DATAOUT6 ,\add_rtl_0|auto_generated|mac_mult1~DATAOUT5 ,\add_rtl_0|auto_generated|mac_mult1~DATAOUT4 ,\add_rtl_0|auto_generated|mac_mult1~DATAOUT3 ,\add_rtl_0|auto_generated|mac_mult1~DATAOUT2 ,
\add_rtl_0|auto_generated|mac_mult1~DATAOUT1 ,\add_rtl_0|auto_generated|mac_mult1 ,\add_rtl_0|auto_generated|mac_mult1~7 ,\add_rtl_0|auto_generated|mac_mult1~6 ,\add_rtl_0|auto_generated|mac_mult1~5 ,\add_rtl_0|auto_generated|mac_mult1~4 }),
	.datab({\add_rtl_0|auto_generated|mac_mult2~DATAOUT31 ,\add_rtl_0|auto_generated|mac_mult2~DATAOUT30 ,\add_rtl_0|auto_generated|mac_mult2~DATAOUT29 ,\add_rtl_0|auto_generated|mac_mult2~DATAOUT28 ,\add_rtl_0|auto_generated|mac_mult2~DATAOUT27 ,
\add_rtl_0|auto_generated|mac_mult2~DATAOUT26 ,\add_rtl_0|auto_generated|mac_mult2~DATAOUT25 ,\add_rtl_0|auto_generated|mac_mult2~DATAOUT24 ,\add_rtl_0|auto_generated|mac_mult2~DATAOUT23 ,\add_rtl_0|auto_generated|mac_mult2~DATAOUT22 ,
\add_rtl_0|auto_generated|mac_mult2~DATAOUT21 ,\add_rtl_0|auto_generated|mac_mult2~DATAOUT20 ,\add_rtl_0|auto_generated|mac_mult2~DATAOUT19 ,\add_rtl_0|auto_generated|mac_mult2~DATAOUT18 ,\add_rtl_0|auto_generated|mac_mult2~DATAOUT17 ,
\add_rtl_0|auto_generated|mac_mult2~DATAOUT16 ,\add_rtl_0|auto_generated|mac_mult2~DATAOUT15 ,\add_rtl_0|auto_generated|mac_mult2~DATAOUT14 ,\add_rtl_0|auto_generated|mac_mult2~DATAOUT13 ,\add_rtl_0|auto_generated|mac_mult2~DATAOUT12 ,
\add_rtl_0|auto_generated|mac_mult2~DATAOUT11 ,\add_rtl_0|auto_generated|mac_mult2~DATAOUT10 ,\add_rtl_0|auto_generated|mac_mult2~DATAOUT9 ,\add_rtl_0|auto_generated|mac_mult2~DATAOUT8 ,\add_rtl_0|auto_generated|mac_mult2~DATAOUT7 ,
\add_rtl_0|auto_generated|mac_mult2~DATAOUT6 ,\add_rtl_0|auto_generated|mac_mult2~DATAOUT5 ,\add_rtl_0|auto_generated|mac_mult2~DATAOUT4 ,\add_rtl_0|auto_generated|mac_mult2~DATAOUT3 ,\add_rtl_0|auto_generated|mac_mult2~DATAOUT2 ,
\add_rtl_0|auto_generated|mac_mult2~DATAOUT1 ,\add_rtl_0|auto_generated|mac_mult2 ,\add_rtl_0|auto_generated|mac_mult2~7 ,\add_rtl_0|auto_generated|mac_mult2~6 ,\add_rtl_0|auto_generated|mac_mult2~5 ,\add_rtl_0|auto_generated|mac_mult2~4 }),
	.datac(),
	.datad(),
	.clk({gnd,gnd,gnd,gnd}),
	.aclr({gnd,gnd,gnd,gnd}),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.accoverflow(),
	.dataout(\add_rtl_0|auto_generated|mac_out3_DATAOUT_bus ));
// synopsys translate_off
defparam \add_rtl_0|auto_generated|mac_out3 .operation_mode = "one_level_adder";
defparam \add_rtl_0|auto_generated|mac_out3 .dataa_width = 36;
defparam \add_rtl_0|auto_generated|mac_out3 .datab_width = 36;
defparam \add_rtl_0|auto_generated|mac_out3 .addnsub0_clock = "none";
defparam \add_rtl_0|auto_generated|mac_out3 .addnsub1_clock = "none";
defparam \add_rtl_0|auto_generated|mac_out3 .zeroacc_clock = "none";
defparam \add_rtl_0|auto_generated|mac_out3 .signa_clock = "none";
defparam \add_rtl_0|auto_generated|mac_out3 .signb_clock = "none";
defparam \add_rtl_0|auto_generated|mac_out3 .output_clock = "none";
defparam \add_rtl_0|auto_generated|mac_out3 .addnsub0_pipeline_clock = "none";
defparam \add_rtl_0|auto_generated|mac_out3 .addnsub1_pipeline_clock = "none";
defparam \add_rtl_0|auto_generated|mac_out3 .zeroacc_pipeline_clock = "none";
defparam \add_rtl_0|auto_generated|mac_out3 .signa_pipeline_clock = "none";
defparam \add_rtl_0|auto_generated|mac_out3 .signb_pipeline_clock = "none";
defparam \add_rtl_0|auto_generated|mac_out3 .addnsub0_clear = "none";
defparam \add_rtl_0|auto_generated|mac_out3 .addnsub1_clear = "none";
defparam \add_rtl_0|auto_generated|mac_out3 .zeroacc_clear = "none";
defparam \add_rtl_0|auto_generated|mac_out3 .signa_clear = "none";
defparam \add_rtl_0|auto_generated|mac_out3 .signb_clear = "none";
defparam \add_rtl_0|auto_generated|mac_out3 .output_clear = "none";
defparam \add_rtl_0|auto_generated|mac_out3 .addnsub0_pipeline_clear = "none";
defparam \add_rtl_0|auto_generated|mac_out3 .addnsub1_pipeline_clear = "none";
defparam \add_rtl_0|auto_generated|mac_out3 .zeroacc_pipeline_clear = "none";
defparam \add_rtl_0|auto_generated|mac_out3 .signa_pipeline_clear = "none";
defparam \add_rtl_0|auto_generated|mac_out3 .signb_pipeline_clear = "none";
defparam \add_rtl_0|auto_generated|mac_out3 .dataout_width = 37;
defparam \add_rtl_0|auto_generated|mac_out3 .data_out_programmable_invert = 72'b000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// atom is at PIN_N3
stratix_io \in4[0]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in4[0]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in4[0]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in4[0]~I .operation_mode = "input";
defparam \in4[0]~I .ddio_mode = "none";
defparam \in4[0]~I .input_register_mode = "none";
defparam \in4[0]~I .output_register_mode = "none";
defparam \in4[0]~I .oe_register_mode = "none";
defparam \in4[0]~I .input_async_reset = "none";
defparam \in4[0]~I .output_async_reset = "none";
defparam \in4[0]~I .oe_async_reset = "none";
defparam \in4[0]~I .input_sync_reset = "none";
defparam \in4[0]~I .output_sync_reset = "none";
defparam \in4[0]~I .oe_sync_reset = "none";
defparam \in4[0]~I .input_power_up = "low";
defparam \in4[0]~I .output_power_up = "low";
defparam \in4[0]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y11_N3
stratix_lcell \arr[4][0]~I (
// Equation(s):
// \arr[4][0]  = DFFEAS(\ewr~combout  & \in4[0]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in4[0]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[4][0] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[4][0]~I .operation_mode = "normal";
defparam \arr[4][0]~I .synch_mode = "off";
defparam \arr[4][0]~I .register_cascade_mode = "off";
defparam \arr[4][0]~I .sum_lutc_input = "datac";
defparam \arr[4][0]~I .lut_mask = "F000";
defparam \arr[4][0]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_R2
stratix_io \in4[1]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in4[1]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in4[1]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in4[1]~I .operation_mode = "input";
defparam \in4[1]~I .ddio_mode = "none";
defparam \in4[1]~I .input_register_mode = "none";
defparam \in4[1]~I .output_register_mode = "none";
defparam \in4[1]~I .oe_register_mode = "none";
defparam \in4[1]~I .input_async_reset = "none";
defparam \in4[1]~I .output_async_reset = "none";
defparam \in4[1]~I .oe_async_reset = "none";
defparam \in4[1]~I .input_sync_reset = "none";
defparam \in4[1]~I .output_sync_reset = "none";
defparam \in4[1]~I .oe_sync_reset = "none";
defparam \in4[1]~I .input_power_up = "low";
defparam \in4[1]~I .output_power_up = "low";
defparam \in4[1]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y11_N4
stratix_lcell \arr[4][1]~I (
// Equation(s):
// \arr[4][1]  = DFFEAS(\ewr~combout  & (\in4[1]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\ewr~combout ),
	.datab(vcc),
	.datac(\in4[1]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[4][1] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[4][1]~I .operation_mode = "normal";
defparam \arr[4][1]~I .synch_mode = "off";
defparam \arr[4][1]~I .register_cascade_mode = "off";
defparam \arr[4][1]~I .sum_lutc_input = "datac";
defparam \arr[4][1]~I .lut_mask = "A0A0";
defparam \arr[4][1]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_E6
stratix_io \in4[2]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in4[2]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in4[2]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in4[2]~I .operation_mode = "input";
defparam \in4[2]~I .ddio_mode = "none";
defparam \in4[2]~I .input_register_mode = "none";
defparam \in4[2]~I .output_register_mode = "none";
defparam \in4[2]~I .oe_register_mode = "none";
defparam \in4[2]~I .input_async_reset = "none";
defparam \in4[2]~I .output_async_reset = "none";
defparam \in4[2]~I .oe_async_reset = "none";
defparam \in4[2]~I .input_sync_reset = "none";
defparam \in4[2]~I .output_sync_reset = "none";
defparam \in4[2]~I .oe_sync_reset = "none";
defparam \in4[2]~I .input_power_up = "low";
defparam \in4[2]~I .output_power_up = "low";
defparam \in4[2]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y11_N1
stratix_lcell \arr[4][2]~I (
// Equation(s):
// \arr[4][2]  = DFFEAS(\ewr~combout  & \in4[2]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in4[2]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[4][2] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[4][2]~I .operation_mode = "normal";
defparam \arr[4][2]~I .synch_mode = "off";
defparam \arr[4][2]~I .register_cascade_mode = "off";
defparam \arr[4][2]~I .sum_lutc_input = "datac";
defparam \arr[4][2]~I .lut_mask = "F000";
defparam \arr[4][2]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_N2
stratix_io \in4[3]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in4[3]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in4[3]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in4[3]~I .operation_mode = "input";
defparam \in4[3]~I .ddio_mode = "none";
defparam \in4[3]~I .input_register_mode = "none";
defparam \in4[3]~I .output_register_mode = "none";
defparam \in4[3]~I .oe_register_mode = "none";
defparam \in4[3]~I .input_async_reset = "none";
defparam \in4[3]~I .output_async_reset = "none";
defparam \in4[3]~I .oe_async_reset = "none";
defparam \in4[3]~I .input_sync_reset = "none";
defparam \in4[3]~I .output_sync_reset = "none";
defparam \in4[3]~I .oe_sync_reset = "none";
defparam \in4[3]~I .input_power_up = "low";
defparam \in4[3]~I .output_power_up = "low";
defparam \in4[3]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y11_N7
stratix_lcell \arr[4][3]~I (
// Equation(s):
// \arr[4][3]  = DFFEAS(\ewr~combout  & \in4[3]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in4[3]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[4][3] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[4][3]~I .operation_mode = "normal";
defparam \arr[4][3]~I .synch_mode = "off";
defparam \arr[4][3]~I .register_cascade_mode = "off";
defparam \arr[4][3]~I .sum_lutc_input = "datac";
defparam \arr[4][3]~I .lut_mask = "F000";
defparam \arr[4][3]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_M6
stratix_io \in4[4]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in4[4]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in4[4]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in4[4]~I .operation_mode = "input";
defparam \in4[4]~I .ddio_mode = "none";
defparam \in4[4]~I .input_register_mode = "none";
defparam \in4[4]~I .output_register_mode = "none";
defparam \in4[4]~I .oe_register_mode = "none";
defparam \in4[4]~I .input_async_reset = "none";
defparam \in4[4]~I .output_async_reset = "none";
defparam \in4[4]~I .oe_async_reset = "none";
defparam \in4[4]~I .input_sync_reset = "none";
defparam \in4[4]~I .output_sync_reset = "none";
defparam \in4[4]~I .oe_sync_reset = "none";
defparam \in4[4]~I .input_power_up = "low";
defparam \in4[4]~I .output_power_up = "low";
defparam \in4[4]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y11_N9
stratix_lcell \arr[4][4]~I (
// Equation(s):
// \arr[4][4]  = DFFEAS(\ewr~combout  & \in4[4]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in4[4]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[4][4] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[4][4]~I .operation_mode = "normal";
defparam \arr[4][4]~I .synch_mode = "off";
defparam \arr[4][4]~I .register_cascade_mode = "off";
defparam \arr[4][4]~I .sum_lutc_input = "datac";
defparam \arr[4][4]~I .lut_mask = "F000";
defparam \arr[4][4]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_A7
stratix_io \in4[5]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in4[5]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in4[5]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in4[5]~I .operation_mode = "input";
defparam \in4[5]~I .ddio_mode = "none";
defparam \in4[5]~I .input_register_mode = "none";
defparam \in4[5]~I .output_register_mode = "none";
defparam \in4[5]~I .oe_register_mode = "none";
defparam \in4[5]~I .input_async_reset = "none";
defparam \in4[5]~I .output_async_reset = "none";
defparam \in4[5]~I .oe_async_reset = "none";
defparam \in4[5]~I .input_sync_reset = "none";
defparam \in4[5]~I .output_sync_reset = "none";
defparam \in4[5]~I .oe_sync_reset = "none";
defparam \in4[5]~I .input_power_up = "low";
defparam \in4[5]~I .output_power_up = "low";
defparam \in4[5]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y14_N0
stratix_lcell \arr[4][5]~I (
// Equation(s):
// \arr[4][5]  = DFFEAS(\ewr~combout  & (\in4[5]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\ewr~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\in4[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[4][5] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[4][5]~I .operation_mode = "normal";
defparam \arr[4][5]~I .synch_mode = "off";
defparam \arr[4][5]~I .register_cascade_mode = "off";
defparam \arr[4][5]~I .sum_lutc_input = "datac";
defparam \arr[4][5]~I .lut_mask = "AA00";
defparam \arr[4][5]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_D7
stratix_io \in4[6]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in4[6]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in4[6]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in4[6]~I .operation_mode = "input";
defparam \in4[6]~I .ddio_mode = "none";
defparam \in4[6]~I .input_register_mode = "none";
defparam \in4[6]~I .output_register_mode = "none";
defparam \in4[6]~I .oe_register_mode = "none";
defparam \in4[6]~I .input_async_reset = "none";
defparam \in4[6]~I .output_async_reset = "none";
defparam \in4[6]~I .oe_async_reset = "none";
defparam \in4[6]~I .input_sync_reset = "none";
defparam \in4[6]~I .output_sync_reset = "none";
defparam \in4[6]~I .oe_sync_reset = "none";
defparam \in4[6]~I .input_power_up = "low";
defparam \in4[6]~I .output_power_up = "low";
defparam \in4[6]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y14_N7
stratix_lcell \arr[4][6]~I (
// Equation(s):
// \arr[4][6]  = DFFEAS(\ewr~combout  & (\in4[6]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\ewr~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\in4[6]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[4][6] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[4][6]~I .operation_mode = "normal";
defparam \arr[4][6]~I .synch_mode = "off";
defparam \arr[4][6]~I .register_cascade_mode = "off";
defparam \arr[4][6]~I .sum_lutc_input = "datac";
defparam \arr[4][6]~I .lut_mask = "AA00";
defparam \arr[4][6]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_F1
stratix_io \in4[7]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in4[7]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in4[7]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in4[7]~I .operation_mode = "input";
defparam \in4[7]~I .ddio_mode = "none";
defparam \in4[7]~I .input_register_mode = "none";
defparam \in4[7]~I .output_register_mode = "none";
defparam \in4[7]~I .oe_register_mode = "none";
defparam \in4[7]~I .input_async_reset = "none";
defparam \in4[7]~I .output_async_reset = "none";
defparam \in4[7]~I .oe_async_reset = "none";
defparam \in4[7]~I .input_sync_reset = "none";
defparam \in4[7]~I .output_sync_reset = "none";
defparam \in4[7]~I .oe_sync_reset = "none";
defparam \in4[7]~I .input_power_up = "low";
defparam \in4[7]~I .output_power_up = "low";
defparam \in4[7]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y14_N2
stratix_lcell \arr[4][7]~I (
// Equation(s):
// \arr[4][7]  = DFFEAS(\in4[7]~combout  & \ewr~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\in4[7]~combout ),
	.datad(\ewr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[4][7] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[4][7]~I .operation_mode = "normal";
defparam \arr[4][7]~I .synch_mode = "off";
defparam \arr[4][7]~I .register_cascade_mode = "off";
defparam \arr[4][7]~I .sum_lutc_input = "datac";
defparam \arr[4][7]~I .lut_mask = "F000";
defparam \arr[4][7]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_H8
stratix_io \in4[8]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in4[8]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in4[8]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in4[8]~I .operation_mode = "input";
defparam \in4[8]~I .ddio_mode = "none";
defparam \in4[8]~I .input_register_mode = "none";
defparam \in4[8]~I .output_register_mode = "none";
defparam \in4[8]~I .oe_register_mode = "none";
defparam \in4[8]~I .input_async_reset = "none";
defparam \in4[8]~I .output_async_reset = "none";
defparam \in4[8]~I .oe_async_reset = "none";
defparam \in4[8]~I .input_sync_reset = "none";
defparam \in4[8]~I .output_sync_reset = "none";
defparam \in4[8]~I .oe_sync_reset = "none";
defparam \in4[8]~I .input_power_up = "low";
defparam \in4[8]~I .output_power_up = "low";
defparam \in4[8]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y14_N9
stratix_lcell \arr[4][8]~I (
// Equation(s):
// \arr[4][8]  = DFFEAS(\ewr~combout  & (\in4[8]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\ewr~combout ),
	.datab(vcc),
	.datac(\in4[8]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[4][8] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[4][8]~I .operation_mode = "normal";
defparam \arr[4][8]~I .synch_mode = "off";
defparam \arr[4][8]~I .register_cascade_mode = "off";
defparam \arr[4][8]~I .sum_lutc_input = "datac";
defparam \arr[4][8]~I .lut_mask = "A0A0";
defparam \arr[4][8]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_H1
stratix_io \in4[9]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in4[9]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in4[9]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in4[9]~I .operation_mode = "input";
defparam \in4[9]~I .ddio_mode = "none";
defparam \in4[9]~I .input_register_mode = "none";
defparam \in4[9]~I .output_register_mode = "none";
defparam \in4[9]~I .oe_register_mode = "none";
defparam \in4[9]~I .input_async_reset = "none";
defparam \in4[9]~I .output_async_reset = "none";
defparam \in4[9]~I .oe_async_reset = "none";
defparam \in4[9]~I .input_sync_reset = "none";
defparam \in4[9]~I .output_sync_reset = "none";
defparam \in4[9]~I .oe_sync_reset = "none";
defparam \in4[9]~I .input_power_up = "low";
defparam \in4[9]~I .output_power_up = "low";
defparam \in4[9]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y14_N1
stratix_lcell \arr[4][9]~I (
// Equation(s):
// \arr[4][9]  = DFFEAS(\ewr~combout  & (\in4[9]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\ewr~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\in4[9]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[4][9] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[4][9]~I .operation_mode = "normal";
defparam \arr[4][9]~I .synch_mode = "off";
defparam \arr[4][9]~I .register_cascade_mode = "off";
defparam \arr[4][9]~I .sum_lutc_input = "datac";
defparam \arr[4][9]~I .lut_mask = "AA00";
defparam \arr[4][9]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_E8
stratix_io \in4[10]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in4[10]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in4[10]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in4[10]~I .operation_mode = "input";
defparam \in4[10]~I .ddio_mode = "none";
defparam \in4[10]~I .input_register_mode = "none";
defparam \in4[10]~I .output_register_mode = "none";
defparam \in4[10]~I .oe_register_mode = "none";
defparam \in4[10]~I .input_async_reset = "none";
defparam \in4[10]~I .output_async_reset = "none";
defparam \in4[10]~I .oe_async_reset = "none";
defparam \in4[10]~I .input_sync_reset = "none";
defparam \in4[10]~I .output_sync_reset = "none";
defparam \in4[10]~I .oe_sync_reset = "none";
defparam \in4[10]~I .input_power_up = "low";
defparam \in4[10]~I .output_power_up = "low";
defparam \in4[10]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y14_N8
stratix_lcell \arr[4][10]~I (
// Equation(s):
// \arr[4][10]  = DFFEAS(\ewr~combout  & (\in4[10]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\ewr~combout ),
	.datab(vcc),
	.datac(\in4[10]~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[4][10] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[4][10]~I .operation_mode = "normal";
defparam \arr[4][10]~I .synch_mode = "off";
defparam \arr[4][10]~I .register_cascade_mode = "off";
defparam \arr[4][10]~I .sum_lutc_input = "datac";
defparam \arr[4][10]~I .lut_mask = "A0A0";
defparam \arr[4][10]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_C8
stratix_io \in4[11]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in4[11]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in4[11]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in4[11]~I .operation_mode = "input";
defparam \in4[11]~I .ddio_mode = "none";
defparam \in4[11]~I .input_register_mode = "none";
defparam \in4[11]~I .output_register_mode = "none";
defparam \in4[11]~I .oe_register_mode = "none";
defparam \in4[11]~I .input_async_reset = "none";
defparam \in4[11]~I .output_async_reset = "none";
defparam \in4[11]~I .oe_async_reset = "none";
defparam \in4[11]~I .input_sync_reset = "none";
defparam \in4[11]~I .output_sync_reset = "none";
defparam \in4[11]~I .oe_sync_reset = "none";
defparam \in4[11]~I .input_power_up = "low";
defparam \in4[11]~I .output_power_up = "low";
defparam \in4[11]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y14_N4
stratix_lcell \arr[4][11]~I (
// Equation(s):
// \arr[4][11]  = DFFEAS(\ewr~combout  & (\in4[11]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\ewr~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\in4[11]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[4][11] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[4][11]~I .operation_mode = "normal";
defparam \arr[4][11]~I .synch_mode = "off";
defparam \arr[4][11]~I .register_cascade_mode = "off";
defparam \arr[4][11]~I .sum_lutc_input = "datac";
defparam \arr[4][11]~I .lut_mask = "AA00";
defparam \arr[4][11]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_L3
stratix_io \in4[12]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in4[12]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in4[12]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in4[12]~I .operation_mode = "input";
defparam \in4[12]~I .ddio_mode = "none";
defparam \in4[12]~I .input_register_mode = "none";
defparam \in4[12]~I .output_register_mode = "none";
defparam \in4[12]~I .oe_register_mode = "none";
defparam \in4[12]~I .input_async_reset = "none";
defparam \in4[12]~I .output_async_reset = "none";
defparam \in4[12]~I .oe_async_reset = "none";
defparam \in4[12]~I .input_sync_reset = "none";
defparam \in4[12]~I .output_sync_reset = "none";
defparam \in4[12]~I .oe_sync_reset = "none";
defparam \in4[12]~I .input_power_up = "low";
defparam \in4[12]~I .output_power_up = "low";
defparam \in4[12]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y14_N3
stratix_lcell \arr[4][12]~I (
// Equation(s):
// \arr[4][12]  = DFFEAS(\ewr~combout  & (\in4[12]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\ewr~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\in4[12]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[4][12] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[4][12]~I .operation_mode = "normal";
defparam \arr[4][12]~I .synch_mode = "off";
defparam \arr[4][12]~I .register_cascade_mode = "off";
defparam \arr[4][12]~I .sum_lutc_input = "datac";
defparam \arr[4][12]~I .lut_mask = "AA00";
defparam \arr[4][12]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_G8
stratix_io \in4[13]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in4[13]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in4[13]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in4[13]~I .operation_mode = "input";
defparam \in4[13]~I .ddio_mode = "none";
defparam \in4[13]~I .input_register_mode = "none";
defparam \in4[13]~I .output_register_mode = "none";
defparam \in4[13]~I .oe_register_mode = "none";
defparam \in4[13]~I .input_async_reset = "none";
defparam \in4[13]~I .output_async_reset = "none";
defparam \in4[13]~I .oe_async_reset = "none";
defparam \in4[13]~I .input_sync_reset = "none";
defparam \in4[13]~I .output_sync_reset = "none";
defparam \in4[13]~I .oe_sync_reset = "none";
defparam \in4[13]~I .input_power_up = "low";
defparam \in4[13]~I .output_power_up = "low";
defparam \in4[13]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y14_N6
stratix_lcell \arr[4][13]~I (
// Equation(s):
// \arr[4][13]  = DFFEAS(\ewr~combout  & (\in4[13]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\ewr~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\in4[13]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[4][13] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[4][13]~I .operation_mode = "normal";
defparam \arr[4][13]~I .synch_mode = "off";
defparam \arr[4][13]~I .register_cascade_mode = "off";
defparam \arr[4][13]~I .sum_lutc_input = "datac";
defparam \arr[4][13]~I .lut_mask = "AA00";
defparam \arr[4][13]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_E7
stratix_io \in4[14]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in4[14]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in4[14]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in4[14]~I .operation_mode = "input";
defparam \in4[14]~I .ddio_mode = "none";
defparam \in4[14]~I .input_register_mode = "none";
defparam \in4[14]~I .output_register_mode = "none";
defparam \in4[14]~I .oe_register_mode = "none";
defparam \in4[14]~I .input_async_reset = "none";
defparam \in4[14]~I .output_async_reset = "none";
defparam \in4[14]~I .oe_async_reset = "none";
defparam \in4[14]~I .input_sync_reset = "none";
defparam \in4[14]~I .output_sync_reset = "none";
defparam \in4[14]~I .oe_sync_reset = "none";
defparam \in4[14]~I .input_power_up = "low";
defparam \in4[14]~I .output_power_up = "low";
defparam \in4[14]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y14_N5
stratix_lcell \arr[4][14]~I (
// Equation(s):
// \arr[4][14]  = DFFEAS(\ewr~combout  & (\in4[14]~combout ), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(\ewr~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\in4[14]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[4][14] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[4][14]~I .operation_mode = "normal";
defparam \arr[4][14]~I .synch_mode = "off";
defparam \arr[4][14]~I .register_cascade_mode = "off";
defparam \arr[4][14]~I .sum_lutc_input = "datac";
defparam \arr[4][14]~I .lut_mask = "AA00";
defparam \arr[4][14]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at PIN_T1
stratix_io \in4[15]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in4[15]~combout ),
	.regout(),
	.ddioregout(),
	.padio(in4[15]),
	.dqsundelayedout());
// synopsys translate_off
defparam \in4[15]~I .operation_mode = "input";
defparam \in4[15]~I .ddio_mode = "none";
defparam \in4[15]~I .input_register_mode = "none";
defparam \in4[15]~I .output_register_mode = "none";
defparam \in4[15]~I .oe_register_mode = "none";
defparam \in4[15]~I .input_async_reset = "none";
defparam \in4[15]~I .output_async_reset = "none";
defparam \in4[15]~I .oe_async_reset = "none";
defparam \in4[15]~I .input_sync_reset = "none";
defparam \in4[15]~I .output_sync_reset = "none";
defparam \in4[15]~I .oe_sync_reset = "none";
defparam \in4[15]~I .input_power_up = "low";
defparam \in4[15]~I .output_power_up = "low";
defparam \in4[15]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at LC_X41_Y11_N6
stratix_lcell \arr[4][15]~I (
// Equation(s):
// \arr[4][15]  = DFFEAS(\ewr~combout  & \in4[15]~combout , GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ewr~combout ),
	.datad(\in4[15]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\arr[4][15] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \arr[4][15]~I .operation_mode = "normal";
defparam \arr[4][15]~I .synch_mode = "off";
defparam \arr[4][15]~I .register_cascade_mode = "off";
defparam \arr[4][15]~I .sum_lutc_input = "datac";
defparam \arr[4][15]~I .lut_mask = "F000";
defparam \arr[4][15]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at DSPMULT_X42_Y13_N0
stratix_mac_mult \comb_6|mult_rtl_5|auto_generated|mac_mult2~I (
	.signa(gnd),
	.signb(gnd),
	.dataa({\arr[4][15] ,\arr[4][14] ,\arr[4][13] ,\arr[4][12] ,\arr[4][11] ,\arr[4][10] ,\arr[4][9] ,\arr[4][8] ,\arr[4][7] ,\arr[4][6] ,\arr[4][5] ,\arr[4][4] ,\arr[4][3] ,\arr[4][2] ,\arr[4][1] ,\arr[4][0] ,gnd,gnd}),
	.datab({\arr[8][15] ,\arr[8][14] ,\arr[8][13] ,\arr[8][12] ,\arr[8][11] ,\arr[8][10] ,\arr[8][9] ,\arr[8][8] ,\arr[8][7] ,\arr[8][6] ,\arr[8][5] ,\arr[8][4] ,\arr[8][3] ,\arr[8][2] ,\arr[8][1] ,\arr[8][0] ,gnd,gnd}),
	.clk({gnd,gnd,gnd,gnd}),
	.aclr({gnd,gnd,gnd,gnd}),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\comb_6|mult_rtl_5|auto_generated|mac_mult2~I_DATAOUT_bus ),
	.scanouta(),
	.scanoutb());
// synopsys translate_off
defparam \comb_6|mult_rtl_5|auto_generated|mac_mult2~I .dataa_width = 18;
defparam \comb_6|mult_rtl_5|auto_generated|mac_mult2~I .datab_width = 18;
defparam \comb_6|mult_rtl_5|auto_generated|mac_mult2~I .dataa_clock = "none";
defparam \comb_6|mult_rtl_5|auto_generated|mac_mult2~I .datab_clock = "none";
defparam \comb_6|mult_rtl_5|auto_generated|mac_mult2~I .signa_clock = "none";
defparam \comb_6|mult_rtl_5|auto_generated|mac_mult2~I .signb_clock = "none";
defparam \comb_6|mult_rtl_5|auto_generated|mac_mult2~I .output_clock = "none";
defparam \comb_6|mult_rtl_5|auto_generated|mac_mult2~I .dataa_clear = "none";
defparam \comb_6|mult_rtl_5|auto_generated|mac_mult2~I .datab_clear = "none";
defparam \comb_6|mult_rtl_5|auto_generated|mac_mult2~I .signa_clear = "none";
defparam \comb_6|mult_rtl_5|auto_generated|mac_mult2~I .signb_clear = "none";
defparam \comb_6|mult_rtl_5|auto_generated|mac_mult2~I .output_clear = "none";
defparam \comb_6|mult_rtl_5|auto_generated|mac_mult2~I .signa_internally_grounded = "false";
defparam \comb_6|mult_rtl_5|auto_generated|mac_mult2~I .signb_internally_grounded = "false";
// synopsys translate_on

// atom is at DSPOUT_X43_Y9_N2
stratix_mac_out \comb_6|mult_rtl_5|auto_generated|mac_out1 (
	.zeroacc(gnd),
	.addnsub0(vcc),
	.addnsub1(vcc),
	.signa(vcc),
	.signb(vcc),
	.dataa({\comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT31 ,\comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT30 ,\comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT29 ,\comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT28 ,
\comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT27 ,\comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT26 ,\comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT25 ,\comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT24 ,
\comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT23 ,\comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT22 ,\comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT21 ,\comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT20 ,
\comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT19 ,\comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT18 ,\comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT17 ,\comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT16 ,
\comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT15 ,\comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT14 ,\comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT13 ,\comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT12 ,
\comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT11 ,\comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT10 ,\comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT9 ,\comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT8 ,
\comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT7 ,\comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT6 ,\comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT5 ,\comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT4 ,
\comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT3 ,\comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT2 ,\comb_6|mult_rtl_5|auto_generated|mac_mult2~DATAOUT1 ,\comb_6|mult_rtl_5|auto_generated|mac_mult2 ,\comb_6|mult_rtl_5|auto_generated|mac_mult2~7 ,
\comb_6|mult_rtl_5|auto_generated|mac_mult2~6 ,\comb_6|mult_rtl_5|auto_generated|mac_mult2~5 ,\comb_6|mult_rtl_5|auto_generated|mac_mult2~4 }),
	.datab(),
	.datac(),
	.datad(),
	.clk({gnd,gnd,gnd,gnd}),
	.aclr({gnd,gnd,gnd,gnd}),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.accoverflow(),
	.dataout(\comb_6|mult_rtl_5|auto_generated|mac_out1_DATAOUT_bus ));
// synopsys translate_off
defparam \comb_6|mult_rtl_5|auto_generated|mac_out1 .operation_mode = "output_only";
defparam \comb_6|mult_rtl_5|auto_generated|mac_out1 .dataa_width = 36;
defparam \comb_6|mult_rtl_5|auto_generated|mac_out1 .addnsub0_clock = "none";
defparam \comb_6|mult_rtl_5|auto_generated|mac_out1 .addnsub1_clock = "none";
defparam \comb_6|mult_rtl_5|auto_generated|mac_out1 .zeroacc_clock = "none";
defparam \comb_6|mult_rtl_5|auto_generated|mac_out1 .signa_clock = "none";
defparam \comb_6|mult_rtl_5|auto_generated|mac_out1 .signb_clock = "none";
defparam \comb_6|mult_rtl_5|auto_generated|mac_out1 .output_clock = "none";
defparam \comb_6|mult_rtl_5|auto_generated|mac_out1 .addnsub0_pipeline_clock = "none";
defparam \comb_6|mult_rtl_5|auto_generated|mac_out1 .addnsub1_pipeline_clock = "none";
defparam \comb_6|mult_rtl_5|auto_generated|mac_out1 .zeroacc_pipeline_clock = "none";
defparam \comb_6|mult_rtl_5|auto_generated|mac_out1 .signa_pipeline_clock = "none";
defparam \comb_6|mult_rtl_5|auto_generated|mac_out1 .signb_pipeline_clock = "none";
defparam \comb_6|mult_rtl_5|auto_generated|mac_out1 .addnsub0_clear = "none";
defparam \comb_6|mult_rtl_5|auto_generated|mac_out1 .addnsub1_clear = "none";
defparam \comb_6|mult_rtl_5|auto_generated|mac_out1 .zeroacc_clear = "none";
defparam \comb_6|mult_rtl_5|auto_generated|mac_out1 .signa_clear = "none";
defparam \comb_6|mult_rtl_5|auto_generated|mac_out1 .signb_clear = "none";
defparam \comb_6|mult_rtl_5|auto_generated|mac_out1 .output_clear = "none";
defparam \comb_6|mult_rtl_5|auto_generated|mac_out1 .addnsub0_pipeline_clear = "none";
defparam \comb_6|mult_rtl_5|auto_generated|mac_out1 .addnsub1_pipeline_clear = "none";
defparam \comb_6|mult_rtl_5|auto_generated|mac_out1 .zeroacc_pipeline_clear = "none";
defparam \comb_6|mult_rtl_5|auto_generated|mac_out1 .signa_pipeline_clear = "none";
defparam \comb_6|mult_rtl_5|auto_generated|mac_out1 .signb_pipeline_clear = "none";
defparam \comb_6|mult_rtl_5|auto_generated|mac_out1 .dataout_width = 36;
defparam \comb_6|mult_rtl_5|auto_generated|mac_out1 .data_out_programmable_invert = 72'b000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// atom is at DSPMULT_X42_Y15_N0
stratix_mac_mult \comb_6|mult_rtl_6|auto_generated|mac_mult2~I (
	.signa(gnd),
	.signb(gnd),
	.dataa({\comb_6|mult_rtl_5|auto_generated|result[15] ,\comb_6|mult_rtl_5|auto_generated|result[14] ,\comb_6|mult_rtl_5|auto_generated|result[13] ,\comb_6|mult_rtl_5|auto_generated|result[12] ,\comb_6|mult_rtl_5|auto_generated|result[11] ,
\comb_6|mult_rtl_5|auto_generated|result[10] ,\comb_6|mult_rtl_5|auto_generated|result[9] ,\comb_6|mult_rtl_5|auto_generated|result[8] ,\comb_6|mult_rtl_5|auto_generated|result[7] ,\comb_6|mult_rtl_5|auto_generated|result[6] ,
\comb_6|mult_rtl_5|auto_generated|result[5] ,\comb_6|mult_rtl_5|auto_generated|result[4] ,\comb_6|mult_rtl_5|auto_generated|result[3] ,\comb_6|mult_rtl_5|auto_generated|result[2] ,\comb_6|mult_rtl_5|auto_generated|result[1] ,
\comb_6|mult_rtl_5|auto_generated|result[0] ,gnd,gnd}),
	.datab({\arr[3][15] ,\arr[3][14] ,\arr[3][13] ,\arr[3][12] ,\arr[3][11] ,\arr[3][10] ,\arr[3][9] ,\arr[3][8] ,\arr[3][7] ,\arr[3][6] ,\arr[3][5] ,\arr[3][4] ,\arr[3][3] ,\arr[3][2] ,\arr[3][1] ,\arr[3][0] ,gnd,gnd}),
	.clk({gnd,gnd,gnd,gnd}),
	.aclr({gnd,gnd,gnd,gnd}),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\comb_6|mult_rtl_6|auto_generated|mac_mult2~I_DATAOUT_bus ),
	.scanouta(),
	.scanoutb());
// synopsys translate_off
defparam \comb_6|mult_rtl_6|auto_generated|mac_mult2~I .dataa_width = 18;
defparam \comb_6|mult_rtl_6|auto_generated|mac_mult2~I .datab_width = 18;
defparam \comb_6|mult_rtl_6|auto_generated|mac_mult2~I .dataa_clock = "none";
defparam \comb_6|mult_rtl_6|auto_generated|mac_mult2~I .datab_clock = "none";
defparam \comb_6|mult_rtl_6|auto_generated|mac_mult2~I .signa_clock = "none";
defparam \comb_6|mult_rtl_6|auto_generated|mac_mult2~I .signb_clock = "none";
defparam \comb_6|mult_rtl_6|auto_generated|mac_mult2~I .output_clock = "none";
defparam \comb_6|mult_rtl_6|auto_generated|mac_mult2~I .dataa_clear = "none";
defparam \comb_6|mult_rtl_6|auto_generated|mac_mult2~I .datab_clear = "none";
defparam \comb_6|mult_rtl_6|auto_generated|mac_mult2~I .signa_clear = "none";
defparam \comb_6|mult_rtl_6|auto_generated|mac_mult2~I .signb_clear = "none";
defparam \comb_6|mult_rtl_6|auto_generated|mac_mult2~I .output_clear = "none";
defparam \comb_6|mult_rtl_6|auto_generated|mac_mult2~I .signa_internally_grounded = "false";
defparam \comb_6|mult_rtl_6|auto_generated|mac_mult2~I .signb_internally_grounded = "false";
// synopsys translate_on

// atom is at DSPOUT_X43_Y9_N0
stratix_mac_out \comb_6|mult_rtl_6|auto_generated|mac_out1 (
	.zeroacc(gnd),
	.addnsub0(vcc),
	.addnsub1(vcc),
	.signa(vcc),
	.signb(vcc),
	.dataa({\comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT31 ,\comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT30 ,\comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT29 ,\comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT28 ,
\comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT27 ,\comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT26 ,\comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT25 ,\comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT24 ,
\comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT23 ,\comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT22 ,\comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT21 ,\comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT20 ,
\comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT19 ,\comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT18 ,\comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT17 ,\comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT16 ,
\comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT15 ,\comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT14 ,\comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT13 ,\comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT12 ,
\comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT11 ,\comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT10 ,\comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT9 ,\comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT8 ,
\comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT7 ,\comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT6 ,\comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT5 ,\comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT4 ,
\comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT3 ,\comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT2 ,\comb_6|mult_rtl_6|auto_generated|mac_mult2~DATAOUT1 ,\comb_6|mult_rtl_6|auto_generated|mac_mult2 ,\comb_6|mult_rtl_6|auto_generated|mac_mult2~7 ,
\comb_6|mult_rtl_6|auto_generated|mac_mult2~6 ,\comb_6|mult_rtl_6|auto_generated|mac_mult2~5 ,\comb_6|mult_rtl_6|auto_generated|mac_mult2~4 }),
	.datab(),
	.datac(),
	.datad(),
	.clk({gnd,gnd,gnd,\clock~combout }),
	.aclr({gnd,gnd,gnd,gnd}),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.accoverflow(),
	.dataout(\comb_6|mult_rtl_6|auto_generated|mac_out1_DATAOUT_bus ));
// synopsys translate_off
defparam \comb_6|mult_rtl_6|auto_generated|mac_out1 .operation_mode = "output_only";
defparam \comb_6|mult_rtl_6|auto_generated|mac_out1 .dataa_width = 36;
defparam \comb_6|mult_rtl_6|auto_generated|mac_out1 .addnsub0_clock = "none";
defparam \comb_6|mult_rtl_6|auto_generated|mac_out1 .addnsub1_clock = "none";
defparam \comb_6|mult_rtl_6|auto_generated|mac_out1 .zeroacc_clock = "none";
defparam \comb_6|mult_rtl_6|auto_generated|mac_out1 .signa_clock = "none";
defparam \comb_6|mult_rtl_6|auto_generated|mac_out1 .signb_clock = "none";
defparam \comb_6|mult_rtl_6|auto_generated|mac_out1 .output_clock = "0";
defparam \comb_6|mult_rtl_6|auto_generated|mac_out1 .addnsub0_pipeline_clock = "none";
defparam \comb_6|mult_rtl_6|auto_generated|mac_out1 .addnsub1_pipeline_clock = "none";
defparam \comb_6|mult_rtl_6|auto_generated|mac_out1 .zeroacc_pipeline_clock = "none";
defparam \comb_6|mult_rtl_6|auto_generated|mac_out1 .signa_pipeline_clock = "none";
defparam \comb_6|mult_rtl_6|auto_generated|mac_out1 .signb_pipeline_clock = "none";
defparam \comb_6|mult_rtl_6|auto_generated|mac_out1 .addnsub0_clear = "none";
defparam \comb_6|mult_rtl_6|auto_generated|mac_out1 .addnsub1_clear = "none";
defparam \comb_6|mult_rtl_6|auto_generated|mac_out1 .zeroacc_clear = "none";
defparam \comb_6|mult_rtl_6|auto_generated|mac_out1 .signa_clear = "none";
defparam \comb_6|mult_rtl_6|auto_generated|mac_out1 .signb_clear = "none";
defparam \comb_6|mult_rtl_6|auto_generated|mac_out1 .output_clear = "0";
defparam \comb_6|mult_rtl_6|auto_generated|mac_out1 .addnsub0_pipeline_clear = "none";
defparam \comb_6|mult_rtl_6|auto_generated|mac_out1 .addnsub1_pipeline_clear = "none";
defparam \comb_6|mult_rtl_6|auto_generated|mac_out1 .zeroacc_pipeline_clear = "none";
defparam \comb_6|mult_rtl_6|auto_generated|mac_out1 .signa_pipeline_clear = "none";
defparam \comb_6|mult_rtl_6|auto_generated|mac_out1 .signb_pipeline_clear = "none";
defparam \comb_6|mult_rtl_6|auto_generated|mac_out1 .dataout_width = 36;
defparam \comb_6|mult_rtl_6|auto_generated|mac_out1 .data_out_programmable_invert = 72'b000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// atom is at LC_X12_Y9_N2
stratix_lcell \add~1266_I (
// Equation(s):
// \add~1266  = \add_rtl_0|auto_generated|result[0]  $ \comb_6|product[0] 
// \add~1268  = CARRY(\add_rtl_0|auto_generated|result[0]  & \comb_6|product[0] )
// \add~1268COUT1_1371  = CARRY(\add_rtl_0|auto_generated|result[0]  & \comb_6|product[0] )

	.clk(gnd),
	.dataa(\add_rtl_0|auto_generated|result[0] ),
	.datab(\comb_6|product[0] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1266 ),
	.regout(),
	.cout(),
	.cout0(\add~1268 ),
	.cout1(\add~1268COUT1_1371 ));
// synopsys translate_off
defparam \add~1266_I .operation_mode = "arithmetic";
defparam \add~1266_I .synch_mode = "off";
defparam \add~1266_I .register_cascade_mode = "off";
defparam \add~1266_I .sum_lutc_input = "datac";
defparam \add~1266_I .lut_mask = "6688";
defparam \add~1266_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X13_Y9_N2
stratix_lcell \add~1186_I (
// Equation(s):
// \add~1186  = \comb_7|product[0]  $ \add~1266 
// \add~1188  = CARRY(\add~1266  # !\comb_7|product[0] )
// \add~1188COUT1_1359  = CARRY(\add~1266  # !\comb_7|product[0] )

	.clk(gnd),
	.dataa(\comb_7|product[0] ),
	.datab(\add~1266 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1186 ),
	.regout(),
	.cout(),
	.cout0(\add~1188 ),
	.cout1(\add~1188COUT1_1359 ));
// synopsys translate_off
defparam \add~1186_I .operation_mode = "arithmetic";
defparam \add~1186_I .synch_mode = "off";
defparam \add~1186_I .register_cascade_mode = "off";
defparam \add~1186_I .sum_lutc_input = "datac";
defparam \add~1186_I .lut_mask = "66DD";
defparam \add~1186_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at DSPMULT_X42_Y11_N0
stratix_mac_mult \comb_8|mult_rtl_9|auto_generated|mac_mult2~I (
	.signa(gnd),
	.signb(gnd),
	.dataa({\arr[2][15] ,\arr[2][14] ,\arr[2][13] ,\arr[2][12] ,\arr[2][11] ,\arr[2][10] ,\arr[2][9] ,\arr[2][8] ,\arr[2][7] ,\arr[2][6] ,\arr[2][5] ,\arr[2][4] ,\arr[2][3] ,\arr[2][2] ,\arr[2][1] ,\arr[2][0] ,gnd,gnd}),
	.datab({\arr[4][15] ,\arr[4][14] ,\arr[4][13] ,\arr[4][12] ,\arr[4][11] ,\arr[4][10] ,\arr[4][9] ,\arr[4][8] ,\arr[4][7] ,\arr[4][6] ,\arr[4][5] ,\arr[4][4] ,\arr[4][3] ,\arr[4][2] ,\arr[4][1] ,\arr[4][0] ,gnd,gnd}),
	.clk({gnd,gnd,gnd,gnd}),
	.aclr({gnd,gnd,gnd,gnd}),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\comb_8|mult_rtl_9|auto_generated|mac_mult2~I_DATAOUT_bus ),
	.scanouta(),
	.scanoutb());
// synopsys translate_off
defparam \comb_8|mult_rtl_9|auto_generated|mac_mult2~I .dataa_width = 18;
defparam \comb_8|mult_rtl_9|auto_generated|mac_mult2~I .datab_width = 18;
defparam \comb_8|mult_rtl_9|auto_generated|mac_mult2~I .dataa_clock = "none";
defparam \comb_8|mult_rtl_9|auto_generated|mac_mult2~I .datab_clock = "none";
defparam \comb_8|mult_rtl_9|auto_generated|mac_mult2~I .signa_clock = "none";
defparam \comb_8|mult_rtl_9|auto_generated|mac_mult2~I .signb_clock = "none";
defparam \comb_8|mult_rtl_9|auto_generated|mac_mult2~I .output_clock = "none";
defparam \comb_8|mult_rtl_9|auto_generated|mac_mult2~I .dataa_clear = "none";
defparam \comb_8|mult_rtl_9|auto_generated|mac_mult2~I .datab_clear = "none";
defparam \comb_8|mult_rtl_9|auto_generated|mac_mult2~I .signa_clear = "none";
defparam \comb_8|mult_rtl_9|auto_generated|mac_mult2~I .signb_clear = "none";
defparam \comb_8|mult_rtl_9|auto_generated|mac_mult2~I .output_clear = "none";
defparam \comb_8|mult_rtl_9|auto_generated|mac_mult2~I .signa_internally_grounded = "false";
defparam \comb_8|mult_rtl_9|auto_generated|mac_mult2~I .signb_internally_grounded = "false";
// synopsys translate_on

// atom is at DSPOUT_X43_Y9_N4
stratix_mac_out \comb_8|mult_rtl_9|auto_generated|mac_out1 (
	.zeroacc(gnd),
	.addnsub0(vcc),
	.addnsub1(vcc),
	.signa(vcc),
	.signb(vcc),
	.dataa({\comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT31 ,\comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT30 ,\comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT29 ,\comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT28 ,
\comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT27 ,\comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT26 ,\comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT25 ,\comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT24 ,
\comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT23 ,\comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT22 ,\comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT21 ,\comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT20 ,
\comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT19 ,\comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT18 ,\comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT17 ,\comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT16 ,
\comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT15 ,\comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT14 ,\comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT13 ,\comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT12 ,
\comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT11 ,\comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT10 ,\comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT9 ,\comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT8 ,
\comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT7 ,\comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT6 ,\comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT5 ,\comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT4 ,
\comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT3 ,\comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT2 ,\comb_8|mult_rtl_9|auto_generated|mac_mult2~DATAOUT1 ,\comb_8|mult_rtl_9|auto_generated|mac_mult2 ,\comb_8|mult_rtl_9|auto_generated|mac_mult2~7 ,
\comb_8|mult_rtl_9|auto_generated|mac_mult2~6 ,\comb_8|mult_rtl_9|auto_generated|mac_mult2~5 ,\comb_8|mult_rtl_9|auto_generated|mac_mult2~4 }),
	.datab(),
	.datac(),
	.datad(),
	.clk({gnd,gnd,gnd,gnd}),
	.aclr({gnd,gnd,gnd,gnd}),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.accoverflow(),
	.dataout(\comb_8|mult_rtl_9|auto_generated|mac_out1_DATAOUT_bus ));
// synopsys translate_off
defparam \comb_8|mult_rtl_9|auto_generated|mac_out1 .operation_mode = "output_only";
defparam \comb_8|mult_rtl_9|auto_generated|mac_out1 .dataa_width = 36;
defparam \comb_8|mult_rtl_9|auto_generated|mac_out1 .addnsub0_clock = "none";
defparam \comb_8|mult_rtl_9|auto_generated|mac_out1 .addnsub1_clock = "none";
defparam \comb_8|mult_rtl_9|auto_generated|mac_out1 .zeroacc_clock = "none";
defparam \comb_8|mult_rtl_9|auto_generated|mac_out1 .signa_clock = "none";
defparam \comb_8|mult_rtl_9|auto_generated|mac_out1 .signb_clock = "none";
defparam \comb_8|mult_rtl_9|auto_generated|mac_out1 .output_clock = "none";
defparam \comb_8|mult_rtl_9|auto_generated|mac_out1 .addnsub0_pipeline_clock = "none";
defparam \comb_8|mult_rtl_9|auto_generated|mac_out1 .addnsub1_pipeline_clock = "none";
defparam \comb_8|mult_rtl_9|auto_generated|mac_out1 .zeroacc_pipeline_clock = "none";
defparam \comb_8|mult_rtl_9|auto_generated|mac_out1 .signa_pipeline_clock = "none";
defparam \comb_8|mult_rtl_9|auto_generated|mac_out1 .signb_pipeline_clock = "none";
defparam \comb_8|mult_rtl_9|auto_generated|mac_out1 .addnsub0_clear = "none";
defparam \comb_8|mult_rtl_9|auto_generated|mac_out1 .addnsub1_clear = "none";
defparam \comb_8|mult_rtl_9|auto_generated|mac_out1 .zeroacc_clear = "none";
defparam \comb_8|mult_rtl_9|auto_generated|mac_out1 .signa_clear = "none";
defparam \comb_8|mult_rtl_9|auto_generated|mac_out1 .signb_clear = "none";
defparam \comb_8|mult_rtl_9|auto_generated|mac_out1 .output_clear = "none";
defparam \comb_8|mult_rtl_9|auto_generated|mac_out1 .addnsub0_pipeline_clear = "none";
defparam \comb_8|mult_rtl_9|auto_generated|mac_out1 .addnsub1_pipeline_clear = "none";
defparam \comb_8|mult_rtl_9|auto_generated|mac_out1 .zeroacc_pipeline_clear = "none";
defparam \comb_8|mult_rtl_9|auto_generated|mac_out1 .signa_pipeline_clear = "none";
defparam \comb_8|mult_rtl_9|auto_generated|mac_out1 .signb_pipeline_clear = "none";
defparam \comb_8|mult_rtl_9|auto_generated|mac_out1 .dataout_width = 36;
defparam \comb_8|mult_rtl_9|auto_generated|mac_out1 .data_out_programmable_invert = 72'b000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// atom is at DSPMULT_X42_Y9_N0
stratix_mac_mult \comb_8|mult_rtl_10|auto_generated|mac_mult2~I (
	.signa(gnd),
	.signb(gnd),
	.dataa({\comb_8|mult_rtl_9|auto_generated|result[15] ,\comb_8|mult_rtl_9|auto_generated|result[14] ,\comb_8|mult_rtl_9|auto_generated|result[13] ,\comb_8|mult_rtl_9|auto_generated|result[12] ,\comb_8|mult_rtl_9|auto_generated|result[11] ,
\comb_8|mult_rtl_9|auto_generated|result[10] ,\comb_8|mult_rtl_9|auto_generated|result[9] ,\comb_8|mult_rtl_9|auto_generated|result[8] ,\comb_8|mult_rtl_9|auto_generated|result[7] ,\comb_8|mult_rtl_9|auto_generated|result[6] ,
\comb_8|mult_rtl_9|auto_generated|result[5] ,\comb_8|mult_rtl_9|auto_generated|result[4] ,\comb_8|mult_rtl_9|auto_generated|result[3] ,\comb_8|mult_rtl_9|auto_generated|result[2] ,\comb_8|mult_rtl_9|auto_generated|result[1] ,
\comb_8|mult_rtl_9|auto_generated|result[0] ,gnd,gnd}),
	.datab({\arr[9][15] ,\arr[9][14] ,\arr[9][13] ,\arr[9][12] ,\arr[9][11] ,\arr[9][10] ,\arr[9][9] ,\arr[9][8] ,\arr[9][7] ,\arr[9][6] ,\arr[9][5] ,\arr[9][4] ,\arr[9][3] ,\arr[9][2] ,\arr[9][1] ,\arr[9][0] ,gnd,gnd}),
	.clk({gnd,gnd,gnd,gnd}),
	.aclr({gnd,gnd,gnd,gnd}),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\comb_8|mult_rtl_10|auto_generated|mac_mult2~I_DATAOUT_bus ),
	.scanouta(),
	.scanoutb());
// synopsys translate_off
defparam \comb_8|mult_rtl_10|auto_generated|mac_mult2~I .dataa_width = 18;
defparam \comb_8|mult_rtl_10|auto_generated|mac_mult2~I .datab_width = 18;
defparam \comb_8|mult_rtl_10|auto_generated|mac_mult2~I .dataa_clock = "none";
defparam \comb_8|mult_rtl_10|auto_generated|mac_mult2~I .datab_clock = "none";
defparam \comb_8|mult_rtl_10|auto_generated|mac_mult2~I .signa_clock = "none";
defparam \comb_8|mult_rtl_10|auto_generated|mac_mult2~I .signb_clock = "none";
defparam \comb_8|mult_rtl_10|auto_generated|mac_mult2~I .output_clock = "none";
defparam \comb_8|mult_rtl_10|auto_generated|mac_mult2~I .dataa_clear = "none";
defparam \comb_8|mult_rtl_10|auto_generated|mac_mult2~I .datab_clear = "none";
defparam \comb_8|mult_rtl_10|auto_generated|mac_mult2~I .signa_clear = "none";
defparam \comb_8|mult_rtl_10|auto_generated|mac_mult2~I .signb_clear = "none";
defparam \comb_8|mult_rtl_10|auto_generated|mac_mult2~I .output_clear = "none";
defparam \comb_8|mult_rtl_10|auto_generated|mac_mult2~I .signa_internally_grounded = "false";
defparam \comb_8|mult_rtl_10|auto_generated|mac_mult2~I .signb_internally_grounded = "false";
// synopsys translate_on

// atom is at DSPOUT_X43_Y9_N6
stratix_mac_out \comb_8|mult_rtl_10|auto_generated|mac_out1 (
	.zeroacc(gnd),
	.addnsub0(vcc),
	.addnsub1(vcc),
	.signa(vcc),
	.signb(vcc),
	.dataa({\comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT31 ,\comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT30 ,\comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT29 ,\comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT28 ,
\comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT27 ,\comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT26 ,\comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT25 ,\comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT24 ,
\comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT23 ,\comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT22 ,\comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT21 ,\comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT20 ,
\comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT19 ,\comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT18 ,\comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT17 ,\comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT16 ,
\comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT15 ,\comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT14 ,\comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT13 ,\comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT12 ,
\comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT11 ,\comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT10 ,\comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT9 ,\comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT8 ,
\comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT7 ,\comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT6 ,\comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT5 ,\comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT4 ,
\comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT3 ,\comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT2 ,\comb_8|mult_rtl_10|auto_generated|mac_mult2~DATAOUT1 ,\comb_8|mult_rtl_10|auto_generated|mac_mult2 ,\comb_8|mult_rtl_10|auto_generated|mac_mult2~7 ,
\comb_8|mult_rtl_10|auto_generated|mac_mult2~6 ,\comb_8|mult_rtl_10|auto_generated|mac_mult2~5 ,\comb_8|mult_rtl_10|auto_generated|mac_mult2~4 }),
	.datab(),
	.datac(),
	.datad(),
	.clk({gnd,gnd,gnd,\clock~combout }),
	.aclr({gnd,gnd,gnd,gnd}),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.accoverflow(),
	.dataout(\comb_8|mult_rtl_10|auto_generated|mac_out1_DATAOUT_bus ));
// synopsys translate_off
defparam \comb_8|mult_rtl_10|auto_generated|mac_out1 .operation_mode = "output_only";
defparam \comb_8|mult_rtl_10|auto_generated|mac_out1 .dataa_width = 36;
defparam \comb_8|mult_rtl_10|auto_generated|mac_out1 .addnsub0_clock = "none";
defparam \comb_8|mult_rtl_10|auto_generated|mac_out1 .addnsub1_clock = "none";
defparam \comb_8|mult_rtl_10|auto_generated|mac_out1 .zeroacc_clock = "none";
defparam \comb_8|mult_rtl_10|auto_generated|mac_out1 .signa_clock = "none";
defparam \comb_8|mult_rtl_10|auto_generated|mac_out1 .signb_clock = "none";
defparam \comb_8|mult_rtl_10|auto_generated|mac_out1 .output_clock = "0";
defparam \comb_8|mult_rtl_10|auto_generated|mac_out1 .addnsub0_pipeline_clock = "none";
defparam \comb_8|mult_rtl_10|auto_generated|mac_out1 .addnsub1_pipeline_clock = "none";
defparam \comb_8|mult_rtl_10|auto_generated|mac_out1 .zeroacc_pipeline_clock = "none";
defparam \comb_8|mult_rtl_10|auto_generated|mac_out1 .signa_pipeline_clock = "none";
defparam \comb_8|mult_rtl_10|auto_generated|mac_out1 .signb_pipeline_clock = "none";
defparam \comb_8|mult_rtl_10|auto_generated|mac_out1 .addnsub0_clear = "none";
defparam \comb_8|mult_rtl_10|auto_generated|mac_out1 .addnsub1_clear = "none";
defparam \comb_8|mult_rtl_10|auto_generated|mac_out1 .zeroacc_clear = "none";
defparam \comb_8|mult_rtl_10|auto_generated|mac_out1 .signa_clear = "none";
defparam \comb_8|mult_rtl_10|auto_generated|mac_out1 .signb_clear = "none";
defparam \comb_8|mult_rtl_10|auto_generated|mac_out1 .output_clear = "0";
defparam \comb_8|mult_rtl_10|auto_generated|mac_out1 .addnsub0_pipeline_clear = "none";
defparam \comb_8|mult_rtl_10|auto_generated|mac_out1 .addnsub1_pipeline_clear = "none";
defparam \comb_8|mult_rtl_10|auto_generated|mac_out1 .zeroacc_pipeline_clear = "none";
defparam \comb_8|mult_rtl_10|auto_generated|mac_out1 .signa_pipeline_clear = "none";
defparam \comb_8|mult_rtl_10|auto_generated|mac_out1 .signb_pipeline_clear = "none";
defparam \comb_8|mult_rtl_10|auto_generated|mac_out1 .dataout_width = 36;
defparam \comb_8|mult_rtl_10|auto_generated|mac_out1 .data_out_programmable_invert = 72'b000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// atom is at LC_X13_Y6_N2
stratix_lcell \add~1106_I (
// Equation(s):
// \add~1106  = \add~1186  $ \comb_8|product[0] 
// \add~1108  = CARRY(\add~1186  # !\comb_8|product[0] )
// \add~1108COUT1_1347  = CARRY(\add~1186  # !\comb_8|product[0] )

	.clk(gnd),
	.dataa(\add~1186 ),
	.datab(\comb_8|product[0] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1106 ),
	.regout(),
	.cout(),
	.cout0(\add~1108 ),
	.cout1(\add~1108COUT1_1347 ));
// synopsys translate_off
defparam \add~1106_I .operation_mode = "arithmetic";
defparam \add~1106_I .synch_mode = "off";
defparam \add~1106_I .register_cascade_mode = "off";
defparam \add~1106_I .sum_lutc_input = "datac";
defparam \add~1106_I .lut_mask = "66BB";
defparam \add~1106_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X14_Y6_N2
stratix_lcell \sumary[0]~I (
// Equation(s):
// \sumary[0]  = DFFEAS(\comb_9|product[0]  $ \add~1106 , GLOBAL(\clock~combout ), VCC, , \ewr~combout , , , , )
// \sumary[0]~141  = CARRY(\add~1106  # !\comb_9|product[0] )
// \sumary[0]~141COUT1_205  = CARRY(\add~1106  # !\comb_9|product[0] )

	.clk(\clock~combout ),
	.dataa(\comb_9|product[0] ),
	.datab(\add~1106 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ewr~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sumary[0] ),
	.cout(),
	.cout0(\sumary[0]~141 ),
	.cout1(\sumary[0]~141COUT1_205 ));
// synopsys translate_off
defparam \sumary[0]~I .operation_mode = "arithmetic";
defparam \sumary[0]~I .synch_mode = "off";
defparam \sumary[0]~I .register_cascade_mode = "off";
defparam \sumary[0]~I .sum_lutc_input = "datac";
defparam \sumary[0]~I .lut_mask = "66DD";
defparam \sumary[0]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X12_Y9_N3
stratix_lcell \add~1271_I (
// Equation(s):
// \add~1271  = \comb_6|product[1]  $ \add_rtl_0|auto_generated|result[1]  $ \add~1268 
// \add~1273  = CARRY(\comb_6|product[1]  & !\add_rtl_0|auto_generated|result[1]  & !\add~1268  # !\comb_6|product[1]  & (!\add~1268  # !\add_rtl_0|auto_generated|result[1] ))
// \add~1273COUT1_1372  = CARRY(\comb_6|product[1]  & !\add_rtl_0|auto_generated|result[1]  & !\add~1268COUT1_1371  # !\comb_6|product[1]  & (!\add~1268COUT1_1371  # !\add_rtl_0|auto_generated|result[1] ))

	.clk(gnd),
	.dataa(\comb_6|product[1] ),
	.datab(\add_rtl_0|auto_generated|result[1] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\add~1268 ),
	.cin1(\add~1268COUT1_1371 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1271 ),
	.regout(),
	.cout(),
	.cout0(\add~1273 ),
	.cout1(\add~1273COUT1_1372 ));
// synopsys translate_off
defparam \add~1271_I .operation_mode = "arithmetic";
defparam \add~1271_I .synch_mode = "off";
defparam \add~1271_I .register_cascade_mode = "off";
defparam \add~1271_I .sum_lutc_input = "cin";
defparam \add~1271_I .lut_mask = "9617";
defparam \add~1271_I .cin0_used = "true";
defparam \add~1271_I .cin1_used = "true";
defparam \add~1271_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X13_Y9_N3
stratix_lcell \add~1191_I (
// Equation(s):
// \add~1191  = \comb_7|product[1]  $ \add~1271  $ !\add~1188 
// \add~1193  = CARRY(\comb_7|product[1]  & (!\add~1188  # !\add~1271 ) # !\comb_7|product[1]  & !\add~1271  & !\add~1188 )
// \add~1193COUT1_1360  = CARRY(\comb_7|product[1]  & (!\add~1188COUT1_1359  # !\add~1271 ) # !\comb_7|product[1]  & !\add~1271  & !\add~1188COUT1_1359 )

	.clk(gnd),
	.dataa(\comb_7|product[1] ),
	.datab(\add~1271 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\add~1188 ),
	.cin1(\add~1188COUT1_1359 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1191 ),
	.regout(),
	.cout(),
	.cout0(\add~1193 ),
	.cout1(\add~1193COUT1_1360 ));
// synopsys translate_off
defparam \add~1191_I .operation_mode = "arithmetic";
defparam \add~1191_I .synch_mode = "off";
defparam \add~1191_I .register_cascade_mode = "off";
defparam \add~1191_I .sum_lutc_input = "cin";
defparam \add~1191_I .lut_mask = "692B";
defparam \add~1191_I .cin0_used = "true";
defparam \add~1191_I .cin1_used = "true";
defparam \add~1191_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X13_Y6_N3
stratix_lcell \add~1111_I (
// Equation(s):
// \add~1111  = \comb_8|product[1]  $ \add~1191  $ !\add~1108 
// \add~1113  = CARRY(\comb_8|product[1]  & (!\add~1108  # !\add~1191 ) # !\comb_8|product[1]  & !\add~1191  & !\add~1108 )
// \add~1113COUT1_1348  = CARRY(\comb_8|product[1]  & (!\add~1108COUT1_1347  # !\add~1191 ) # !\comb_8|product[1]  & !\add~1191  & !\add~1108COUT1_1347 )

	.clk(gnd),
	.dataa(\comb_8|product[1] ),
	.datab(\add~1191 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\add~1108 ),
	.cin1(\add~1108COUT1_1347 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1111 ),
	.regout(),
	.cout(),
	.cout0(\add~1113 ),
	.cout1(\add~1113COUT1_1348 ));
// synopsys translate_off
defparam \add~1111_I .operation_mode = "arithmetic";
defparam \add~1111_I .synch_mode = "off";
defparam \add~1111_I .register_cascade_mode = "off";
defparam \add~1111_I .sum_lutc_input = "cin";
defparam \add~1111_I .lut_mask = "692B";
defparam \add~1111_I .cin0_used = "true";
defparam \add~1111_I .cin1_used = "true";
defparam \add~1111_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X14_Y6_N3
stratix_lcell \sumary[1]~I (
// Equation(s):
// \sumary[1]  = DFFEAS(\comb_9|product[1]  $ \add~1111  $ !\sumary[0]~141 , GLOBAL(\clock~combout ), VCC, , \ewr~combout , , , , )
// \sumary[1]~145  = CARRY(\comb_9|product[1]  & (!\sumary[0]~141  # !\add~1111 ) # !\comb_9|product[1]  & !\add~1111  & !\sumary[0]~141 )
// \sumary[1]~145COUT1_206  = CARRY(\comb_9|product[1]  & (!\sumary[0]~141COUT1_205  # !\add~1111 ) # !\comb_9|product[1]  & !\add~1111  & !\sumary[0]~141COUT1_205 )

	.clk(\clock~combout ),
	.dataa(\comb_9|product[1] ),
	.datab(\add~1111 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ewr~combout ),
	.cin(gnd),
	.cin0(\sumary[0]~141 ),
	.cin1(\sumary[0]~141COUT1_205 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sumary[1] ),
	.cout(),
	.cout0(\sumary[1]~145 ),
	.cout1(\sumary[1]~145COUT1_206 ));
// synopsys translate_off
defparam \sumary[1]~I .operation_mode = "arithmetic";
defparam \sumary[1]~I .synch_mode = "off";
defparam \sumary[1]~I .register_cascade_mode = "off";
defparam \sumary[1]~I .sum_lutc_input = "cin";
defparam \sumary[1]~I .lut_mask = "692B";
defparam \sumary[1]~I .cin0_used = "true";
defparam \sumary[1]~I .cin1_used = "true";
defparam \sumary[1]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X12_Y9_N4
stratix_lcell \add~1276_I (
// Equation(s):
// \add~1276  = \comb_6|product[2]  $ \add_rtl_0|auto_generated|result[2]  $ !\add~1273 
// \add~1278  = CARRY(\comb_6|product[2]  & (\add_rtl_0|auto_generated|result[2]  # !\add~1273COUT1_1372 ) # !\comb_6|product[2]  & \add_rtl_0|auto_generated|result[2]  & !\add~1273COUT1_1372 )

	.clk(gnd),
	.dataa(\comb_6|product[2] ),
	.datab(\add_rtl_0|auto_generated|result[2] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\add~1273 ),
	.cin1(\add~1273COUT1_1372 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1276 ),
	.regout(),
	.cout(\add~1278 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \add~1276_I .operation_mode = "arithmetic";
defparam \add~1276_I .synch_mode = "off";
defparam \add~1276_I .register_cascade_mode = "off";
defparam \add~1276_I .sum_lutc_input = "cin";
defparam \add~1276_I .lut_mask = "698E";
defparam \add~1276_I .cin0_used = "true";
defparam \add~1276_I .cin1_used = "true";
defparam \add~1276_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X13_Y9_N4
stratix_lcell \add~1196_I (
// Equation(s):
// \add~1196  = \comb_7|product[2]  $ \add~1276  $ \add~1193 
// \add~1198  = CARRY(\comb_7|product[2]  & \add~1276  & !\add~1193COUT1_1360  # !\comb_7|product[2]  & (\add~1276  # !\add~1193COUT1_1360 ))

	.clk(gnd),
	.dataa(\comb_7|product[2] ),
	.datab(\add~1276 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\add~1193 ),
	.cin1(\add~1193COUT1_1360 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1196 ),
	.regout(),
	.cout(\add~1198 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \add~1196_I .operation_mode = "arithmetic";
defparam \add~1196_I .synch_mode = "off";
defparam \add~1196_I .register_cascade_mode = "off";
defparam \add~1196_I .sum_lutc_input = "cin";
defparam \add~1196_I .lut_mask = "964D";
defparam \add~1196_I .cin0_used = "true";
defparam \add~1196_I .cin1_used = "true";
defparam \add~1196_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X13_Y6_N4
stratix_lcell \add~1116_I (
// Equation(s):
// \add~1116  = \add~1196  $ \comb_8|product[2]  $ \add~1113 
// \add~1118  = CARRY(\add~1196  & (!\add~1113COUT1_1348  # !\comb_8|product[2] ) # !\add~1196  & !\comb_8|product[2]  & !\add~1113COUT1_1348 )

	.clk(gnd),
	.dataa(\add~1196 ),
	.datab(\comb_8|product[2] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\add~1113 ),
	.cin1(\add~1113COUT1_1348 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1116 ),
	.regout(),
	.cout(\add~1118 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \add~1116_I .operation_mode = "arithmetic";
defparam \add~1116_I .synch_mode = "off";
defparam \add~1116_I .register_cascade_mode = "off";
defparam \add~1116_I .sum_lutc_input = "cin";
defparam \add~1116_I .lut_mask = "962B";
defparam \add~1116_I .cin0_used = "true";
defparam \add~1116_I .cin1_used = "true";
defparam \add~1116_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X14_Y6_N4
stratix_lcell \sumary[2]~I (
// Equation(s):
// \sumary[2]  = DFFEAS(\comb_9|product[2]  $ \add~1116  $ \sumary[1]~145 , GLOBAL(\clock~combout ), VCC, , \ewr~combout , , , , )
// \sumary[2]~149  = CARRY(\comb_9|product[2]  & \add~1116  & !\sumary[1]~145COUT1_206  # !\comb_9|product[2]  & (\add~1116  # !\sumary[1]~145COUT1_206 ))

	.clk(\clock~combout ),
	.dataa(\comb_9|product[2] ),
	.datab(\add~1116 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ewr~combout ),
	.cin(gnd),
	.cin0(\sumary[1]~145 ),
	.cin1(\sumary[1]~145COUT1_206 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sumary[2] ),
	.cout(\sumary[2]~149 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sumary[2]~I .operation_mode = "arithmetic";
defparam \sumary[2]~I .synch_mode = "off";
defparam \sumary[2]~I .register_cascade_mode = "off";
defparam \sumary[2]~I .sum_lutc_input = "cin";
defparam \sumary[2]~I .lut_mask = "964D";
defparam \sumary[2]~I .cin0_used = "true";
defparam \sumary[2]~I .cin1_used = "true";
defparam \sumary[2]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X12_Y9_N5
stratix_lcell \add~1281_I (
// Equation(s):
// \add~1281  = \add_rtl_0|auto_generated|result[3]  $ \comb_6|product[3]  $ \add~1278 
// \add~1283  = CARRY(\add_rtl_0|auto_generated|result[3]  & !\comb_6|product[3]  & !\add~1278  # !\add_rtl_0|auto_generated|result[3]  & (!\add~1278  # !\comb_6|product[3] ))
// \add~1283COUT1_1373  = CARRY(\add_rtl_0|auto_generated|result[3]  & !\comb_6|product[3]  & !\add~1278  # !\add_rtl_0|auto_generated|result[3]  & (!\add~1278  # !\comb_6|product[3] ))

	.clk(gnd),
	.dataa(\add_rtl_0|auto_generated|result[3] ),
	.datab(\comb_6|product[3] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\add~1278 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1281 ),
	.regout(),
	.cout(),
	.cout0(\add~1283 ),
	.cout1(\add~1283COUT1_1373 ));
// synopsys translate_off
defparam \add~1281_I .operation_mode = "arithmetic";
defparam \add~1281_I .synch_mode = "off";
defparam \add~1281_I .register_cascade_mode = "off";
defparam \add~1281_I .sum_lutc_input = "cin";
defparam \add~1281_I .lut_mask = "9617";
defparam \add~1281_I .cin_used = "true";
defparam \add~1281_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X13_Y9_N5
stratix_lcell \add~1201_I (
// Equation(s):
// \add~1201  = \add~1281  $ \comb_7|product[3]  $ !\add~1198 
// \add~1203  = CARRY(\add~1281  & \comb_7|product[3]  & !\add~1198  # !\add~1281  & (\comb_7|product[3]  # !\add~1198 ))
// \add~1203COUT1_1361  = CARRY(\add~1281  & \comb_7|product[3]  & !\add~1198  # !\add~1281  & (\comb_7|product[3]  # !\add~1198 ))

	.clk(gnd),
	.dataa(\add~1281 ),
	.datab(\comb_7|product[3] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\add~1198 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1201 ),
	.regout(),
	.cout(),
	.cout0(\add~1203 ),
	.cout1(\add~1203COUT1_1361 ));
// synopsys translate_off
defparam \add~1201_I .operation_mode = "arithmetic";
defparam \add~1201_I .synch_mode = "off";
defparam \add~1201_I .register_cascade_mode = "off";
defparam \add~1201_I .sum_lutc_input = "cin";
defparam \add~1201_I .lut_mask = "694D";
defparam \add~1201_I .cin_used = "true";
defparam \add~1201_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X13_Y6_N5
stratix_lcell \add~1121_I (
// Equation(s):
// \add~1121  = \comb_8|product[3]  $ \add~1201  $ !\add~1118 
// \add~1123  = CARRY(\comb_8|product[3]  & (!\add~1118  # !\add~1201 ) # !\comb_8|product[3]  & !\add~1201  & !\add~1118 )
// \add~1123COUT1_1349  = CARRY(\comb_8|product[3]  & (!\add~1118  # !\add~1201 ) # !\comb_8|product[3]  & !\add~1201  & !\add~1118 )

	.clk(gnd),
	.dataa(\comb_8|product[3] ),
	.datab(\add~1201 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\add~1118 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1121 ),
	.regout(),
	.cout(),
	.cout0(\add~1123 ),
	.cout1(\add~1123COUT1_1349 ));
// synopsys translate_off
defparam \add~1121_I .operation_mode = "arithmetic";
defparam \add~1121_I .synch_mode = "off";
defparam \add~1121_I .register_cascade_mode = "off";
defparam \add~1121_I .sum_lutc_input = "cin";
defparam \add~1121_I .lut_mask = "692B";
defparam \add~1121_I .cin_used = "true";
defparam \add~1121_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X14_Y6_N5
stratix_lcell \sumary[3]~I (
// Equation(s):
// \sumary[3]  = DFFEAS(\add~1121  $ \comb_9|product[3]  $ !\sumary[2]~149 , GLOBAL(\clock~combout ), VCC, , \ewr~combout , , , , )
// \sumary[3]~153  = CARRY(\add~1121  & \comb_9|product[3]  & !\sumary[2]~149  # !\add~1121  & (\comb_9|product[3]  # !\sumary[2]~149 ))
// \sumary[3]~153COUT1_207  = CARRY(\add~1121  & \comb_9|product[3]  & !\sumary[2]~149  # !\add~1121  & (\comb_9|product[3]  # !\sumary[2]~149 ))

	.clk(\clock~combout ),
	.dataa(\add~1121 ),
	.datab(\comb_9|product[3] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ewr~combout ),
	.cin(\sumary[2]~149 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sumary[3] ),
	.cout(),
	.cout0(\sumary[3]~153 ),
	.cout1(\sumary[3]~153COUT1_207 ));
// synopsys translate_off
defparam \sumary[3]~I .operation_mode = "arithmetic";
defparam \sumary[3]~I .synch_mode = "off";
defparam \sumary[3]~I .register_cascade_mode = "off";
defparam \sumary[3]~I .sum_lutc_input = "cin";
defparam \sumary[3]~I .lut_mask = "694D";
defparam \sumary[3]~I .cin_used = "true";
defparam \sumary[3]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X12_Y9_N6
stratix_lcell \add~1286_I (
// Equation(s):
// \add~1286  = \comb_6|product[4]  $ \add_rtl_0|auto_generated|result[4]  $ !(!\add~1278  & \add~1283 ) # (\add~1278  & \add~1283COUT1_1373 )
// \add~1288  = CARRY(\comb_6|product[4]  & (\add_rtl_0|auto_generated|result[4]  # !\add~1283 ) # !\comb_6|product[4]  & \add_rtl_0|auto_generated|result[4]  & !\add~1283 )
// \add~1288COUT1_1374  = CARRY(\comb_6|product[4]  & (\add_rtl_0|auto_generated|result[4]  # !\add~1283COUT1_1373 ) # !\comb_6|product[4]  & \add_rtl_0|auto_generated|result[4]  & !\add~1283COUT1_1373 )

	.clk(gnd),
	.dataa(\comb_6|product[4] ),
	.datab(\add_rtl_0|auto_generated|result[4] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\add~1278 ),
	.cin0(\add~1283 ),
	.cin1(\add~1283COUT1_1373 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1286 ),
	.regout(),
	.cout(),
	.cout0(\add~1288 ),
	.cout1(\add~1288COUT1_1374 ));
// synopsys translate_off
defparam \add~1286_I .operation_mode = "arithmetic";
defparam \add~1286_I .synch_mode = "off";
defparam \add~1286_I .register_cascade_mode = "off";
defparam \add~1286_I .sum_lutc_input = "cin";
defparam \add~1286_I .lut_mask = "698E";
defparam \add~1286_I .cin_used = "true";
defparam \add~1286_I .cin0_used = "true";
defparam \add~1286_I .cin1_used = "true";
defparam \add~1286_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X13_Y9_N6
stratix_lcell \add~1206_I (
// Equation(s):
// \add~1206  = \comb_7|product[4]  $ \add~1286  $ (!\add~1198  & \add~1203 ) # (\add~1198  & \add~1203COUT1_1361 )
// \add~1208  = CARRY(\comb_7|product[4]  & \add~1286  & !\add~1203  # !\comb_7|product[4]  & (\add~1286  # !\add~1203 ))
// \add~1208COUT1_1362  = CARRY(\comb_7|product[4]  & \add~1286  & !\add~1203COUT1_1361  # !\comb_7|product[4]  & (\add~1286  # !\add~1203COUT1_1361 ))

	.clk(gnd),
	.dataa(\comb_7|product[4] ),
	.datab(\add~1286 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\add~1198 ),
	.cin0(\add~1203 ),
	.cin1(\add~1203COUT1_1361 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1206 ),
	.regout(),
	.cout(),
	.cout0(\add~1208 ),
	.cout1(\add~1208COUT1_1362 ));
// synopsys translate_off
defparam \add~1206_I .operation_mode = "arithmetic";
defparam \add~1206_I .synch_mode = "off";
defparam \add~1206_I .register_cascade_mode = "off";
defparam \add~1206_I .sum_lutc_input = "cin";
defparam \add~1206_I .lut_mask = "964D";
defparam \add~1206_I .cin_used = "true";
defparam \add~1206_I .cin0_used = "true";
defparam \add~1206_I .cin1_used = "true";
defparam \add~1206_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X13_Y6_N6
stratix_lcell \add~1126_I (
// Equation(s):
// \add~1126  = \comb_8|product[4]  $ \add~1206  $ (!\add~1118  & \add~1123 ) # (\add~1118  & \add~1123COUT1_1349 )
// \add~1128  = CARRY(\comb_8|product[4]  & \add~1206  & !\add~1123  # !\comb_8|product[4]  & (\add~1206  # !\add~1123 ))
// \add~1128COUT1_1350  = CARRY(\comb_8|product[4]  & \add~1206  & !\add~1123COUT1_1349  # !\comb_8|product[4]  & (\add~1206  # !\add~1123COUT1_1349 ))

	.clk(gnd),
	.dataa(\comb_8|product[4] ),
	.datab(\add~1206 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\add~1118 ),
	.cin0(\add~1123 ),
	.cin1(\add~1123COUT1_1349 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1126 ),
	.regout(),
	.cout(),
	.cout0(\add~1128 ),
	.cout1(\add~1128COUT1_1350 ));
// synopsys translate_off
defparam \add~1126_I .operation_mode = "arithmetic";
defparam \add~1126_I .synch_mode = "off";
defparam \add~1126_I .register_cascade_mode = "off";
defparam \add~1126_I .sum_lutc_input = "cin";
defparam \add~1126_I .lut_mask = "964D";
defparam \add~1126_I .cin_used = "true";
defparam \add~1126_I .cin0_used = "true";
defparam \add~1126_I .cin1_used = "true";
defparam \add~1126_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X14_Y6_N6
stratix_lcell \sumary[4]~I (
// Equation(s):
// \sumary[4]  = DFFEAS(\comb_9|product[4]  $ \add~1126  $ (!\sumary[2]~149  & \sumary[3]~153 ) # (\sumary[2]~149  & \sumary[3]~153COUT1_207 ), GLOBAL(\clock~combout ), VCC, , \ewr~combout , , , , )
// \sumary[4]~157  = CARRY(\comb_9|product[4]  & \add~1126  & !\sumary[3]~153  # !\comb_9|product[4]  & (\add~1126  # !\sumary[3]~153 ))
// \sumary[4]~157COUT1_208  = CARRY(\comb_9|product[4]  & \add~1126  & !\sumary[3]~153COUT1_207  # !\comb_9|product[4]  & (\add~1126  # !\sumary[3]~153COUT1_207 ))

	.clk(\clock~combout ),
	.dataa(\comb_9|product[4] ),
	.datab(\add~1126 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ewr~combout ),
	.cin(\sumary[2]~149 ),
	.cin0(\sumary[3]~153 ),
	.cin1(\sumary[3]~153COUT1_207 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sumary[4] ),
	.cout(),
	.cout0(\sumary[4]~157 ),
	.cout1(\sumary[4]~157COUT1_208 ));
// synopsys translate_off
defparam \sumary[4]~I .operation_mode = "arithmetic";
defparam \sumary[4]~I .synch_mode = "off";
defparam \sumary[4]~I .register_cascade_mode = "off";
defparam \sumary[4]~I .sum_lutc_input = "cin";
defparam \sumary[4]~I .lut_mask = "964D";
defparam \sumary[4]~I .cin_used = "true";
defparam \sumary[4]~I .cin0_used = "true";
defparam \sumary[4]~I .cin1_used = "true";
defparam \sumary[4]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X12_Y9_N7
stratix_lcell \add~1291_I (
// Equation(s):
// \add~1291  = \add_rtl_0|auto_generated|result[5]  $ \comb_6|product[5]  $ (!\add~1278  & \add~1288 ) # (\add~1278  & \add~1288COUT1_1374 )
// \add~1293  = CARRY(\add_rtl_0|auto_generated|result[5]  & !\comb_6|product[5]  & !\add~1288  # !\add_rtl_0|auto_generated|result[5]  & (!\add~1288  # !\comb_6|product[5] ))
// \add~1293COUT1_1375  = CARRY(\add_rtl_0|auto_generated|result[5]  & !\comb_6|product[5]  & !\add~1288COUT1_1374  # !\add_rtl_0|auto_generated|result[5]  & (!\add~1288COUT1_1374  # !\comb_6|product[5] ))

	.clk(gnd),
	.dataa(\add_rtl_0|auto_generated|result[5] ),
	.datab(\comb_6|product[5] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\add~1278 ),
	.cin0(\add~1288 ),
	.cin1(\add~1288COUT1_1374 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1291 ),
	.regout(),
	.cout(),
	.cout0(\add~1293 ),
	.cout1(\add~1293COUT1_1375 ));
// synopsys translate_off
defparam \add~1291_I .operation_mode = "arithmetic";
defparam \add~1291_I .synch_mode = "off";
defparam \add~1291_I .register_cascade_mode = "off";
defparam \add~1291_I .sum_lutc_input = "cin";
defparam \add~1291_I .lut_mask = "9617";
defparam \add~1291_I .cin_used = "true";
defparam \add~1291_I .cin0_used = "true";
defparam \add~1291_I .cin1_used = "true";
defparam \add~1291_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X13_Y9_N7
stratix_lcell \add~1211_I (
// Equation(s):
// \add~1211  = \add~1291  $ \comb_7|product[5]  $ !(!\add~1198  & \add~1208 ) # (\add~1198  & \add~1208COUT1_1362 )
// \add~1213  = CARRY(\add~1291  & \comb_7|product[5]  & !\add~1208  # !\add~1291  & (\comb_7|product[5]  # !\add~1208 ))
// \add~1213COUT1_1363  = CARRY(\add~1291  & \comb_7|product[5]  & !\add~1208COUT1_1362  # !\add~1291  & (\comb_7|product[5]  # !\add~1208COUT1_1362 ))

	.clk(gnd),
	.dataa(\add~1291 ),
	.datab(\comb_7|product[5] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\add~1198 ),
	.cin0(\add~1208 ),
	.cin1(\add~1208COUT1_1362 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1211 ),
	.regout(),
	.cout(),
	.cout0(\add~1213 ),
	.cout1(\add~1213COUT1_1363 ));
// synopsys translate_off
defparam \add~1211_I .operation_mode = "arithmetic";
defparam \add~1211_I .synch_mode = "off";
defparam \add~1211_I .register_cascade_mode = "off";
defparam \add~1211_I .sum_lutc_input = "cin";
defparam \add~1211_I .lut_mask = "694D";
defparam \add~1211_I .cin_used = "true";
defparam \add~1211_I .cin0_used = "true";
defparam \add~1211_I .cin1_used = "true";
defparam \add~1211_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X13_Y6_N7
stratix_lcell \add~1131_I (
// Equation(s):
// \add~1131  = \add~1211  $ \comb_8|product[5]  $ !(!\add~1118  & \add~1128 ) # (\add~1118  & \add~1128COUT1_1350 )
// \add~1133  = CARRY(\add~1211  & \comb_8|product[5]  & !\add~1128  # !\add~1211  & (\comb_8|product[5]  # !\add~1128 ))
// \add~1133COUT1_1351  = CARRY(\add~1211  & \comb_8|product[5]  & !\add~1128COUT1_1350  # !\add~1211  & (\comb_8|product[5]  # !\add~1128COUT1_1350 ))

	.clk(gnd),
	.dataa(\add~1211 ),
	.datab(\comb_8|product[5] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\add~1118 ),
	.cin0(\add~1128 ),
	.cin1(\add~1128COUT1_1350 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1131 ),
	.regout(),
	.cout(),
	.cout0(\add~1133 ),
	.cout1(\add~1133COUT1_1351 ));
// synopsys translate_off
defparam \add~1131_I .operation_mode = "arithmetic";
defparam \add~1131_I .synch_mode = "off";
defparam \add~1131_I .register_cascade_mode = "off";
defparam \add~1131_I .sum_lutc_input = "cin";
defparam \add~1131_I .lut_mask = "694D";
defparam \add~1131_I .cin_used = "true";
defparam \add~1131_I .cin0_used = "true";
defparam \add~1131_I .cin1_used = "true";
defparam \add~1131_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X14_Y6_N7
stratix_lcell \sumary[5]~I (
// Equation(s):
// \sumary[5]  = DFFEAS(\add~1131  $ \comb_9|product[5]  $ !(!\sumary[2]~149  & \sumary[4]~157 ) # (\sumary[2]~149  & \sumary[4]~157COUT1_208 ), GLOBAL(\clock~combout ), VCC, , \ewr~combout , , , , )
// \sumary[5]~161  = CARRY(\add~1131  & \comb_9|product[5]  & !\sumary[4]~157  # !\add~1131  & (\comb_9|product[5]  # !\sumary[4]~157 ))
// \sumary[5]~161COUT1_209  = CARRY(\add~1131  & \comb_9|product[5]  & !\sumary[4]~157COUT1_208  # !\add~1131  & (\comb_9|product[5]  # !\sumary[4]~157COUT1_208 ))

	.clk(\clock~combout ),
	.dataa(\add~1131 ),
	.datab(\comb_9|product[5] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ewr~combout ),
	.cin(\sumary[2]~149 ),
	.cin0(\sumary[4]~157 ),
	.cin1(\sumary[4]~157COUT1_208 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sumary[5] ),
	.cout(),
	.cout0(\sumary[5]~161 ),
	.cout1(\sumary[5]~161COUT1_209 ));
// synopsys translate_off
defparam \sumary[5]~I .operation_mode = "arithmetic";
defparam \sumary[5]~I .synch_mode = "off";
defparam \sumary[5]~I .register_cascade_mode = "off";
defparam \sumary[5]~I .sum_lutc_input = "cin";
defparam \sumary[5]~I .lut_mask = "694D";
defparam \sumary[5]~I .cin_used = "true";
defparam \sumary[5]~I .cin0_used = "true";
defparam \sumary[5]~I .cin1_used = "true";
defparam \sumary[5]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X12_Y9_N8
stratix_lcell \add~1296_I (
// Equation(s):
// \add~1296  = \comb_6|product[6]  $ \add_rtl_0|auto_generated|result[6]  $ !(!\add~1278  & \add~1293 ) # (\add~1278  & \add~1293COUT1_1375 )
// \add~1298  = CARRY(\comb_6|product[6]  & (\add_rtl_0|auto_generated|result[6]  # !\add~1293 ) # !\comb_6|product[6]  & \add_rtl_0|auto_generated|result[6]  & !\add~1293 )
// \add~1298COUT1_1376  = CARRY(\comb_6|product[6]  & (\add_rtl_0|auto_generated|result[6]  # !\add~1293COUT1_1375 ) # !\comb_6|product[6]  & \add_rtl_0|auto_generated|result[6]  & !\add~1293COUT1_1375 )

	.clk(gnd),
	.dataa(\comb_6|product[6] ),
	.datab(\add_rtl_0|auto_generated|result[6] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\add~1278 ),
	.cin0(\add~1293 ),
	.cin1(\add~1293COUT1_1375 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1296 ),
	.regout(),
	.cout(),
	.cout0(\add~1298 ),
	.cout1(\add~1298COUT1_1376 ));
// synopsys translate_off
defparam \add~1296_I .operation_mode = "arithmetic";
defparam \add~1296_I .synch_mode = "off";
defparam \add~1296_I .register_cascade_mode = "off";
defparam \add~1296_I .sum_lutc_input = "cin";
defparam \add~1296_I .lut_mask = "698E";
defparam \add~1296_I .cin_used = "true";
defparam \add~1296_I .cin0_used = "true";
defparam \add~1296_I .cin1_used = "true";
defparam \add~1296_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X13_Y9_N8
stratix_lcell \add~1216_I (
// Equation(s):
// \add~1216  = \comb_7|product[6]  $ \add~1296  $ (!\add~1198  & \add~1213 ) # (\add~1198  & \add~1213COUT1_1363 )
// \add~1218  = CARRY(\comb_7|product[6]  & \add~1296  & !\add~1213  # !\comb_7|product[6]  & (\add~1296  # !\add~1213 ))
// \add~1218COUT1_1364  = CARRY(\comb_7|product[6]  & \add~1296  & !\add~1213COUT1_1363  # !\comb_7|product[6]  & (\add~1296  # !\add~1213COUT1_1363 ))

	.clk(gnd),
	.dataa(\comb_7|product[6] ),
	.datab(\add~1296 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\add~1198 ),
	.cin0(\add~1213 ),
	.cin1(\add~1213COUT1_1363 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1216 ),
	.regout(),
	.cout(),
	.cout0(\add~1218 ),
	.cout1(\add~1218COUT1_1364 ));
// synopsys translate_off
defparam \add~1216_I .operation_mode = "arithmetic";
defparam \add~1216_I .synch_mode = "off";
defparam \add~1216_I .register_cascade_mode = "off";
defparam \add~1216_I .sum_lutc_input = "cin";
defparam \add~1216_I .lut_mask = "964D";
defparam \add~1216_I .cin_used = "true";
defparam \add~1216_I .cin0_used = "true";
defparam \add~1216_I .cin1_used = "true";
defparam \add~1216_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X13_Y6_N8
stratix_lcell \add~1136_I (
// Equation(s):
// \add~1136  = \comb_8|product[6]  $ \add~1216  $ (!\add~1118  & \add~1133 ) # (\add~1118  & \add~1133COUT1_1351 )
// \add~1138  = CARRY(\comb_8|product[6]  & \add~1216  & !\add~1133  # !\comb_8|product[6]  & (\add~1216  # !\add~1133 ))
// \add~1138COUT1_1352  = CARRY(\comb_8|product[6]  & \add~1216  & !\add~1133COUT1_1351  # !\comb_8|product[6]  & (\add~1216  # !\add~1133COUT1_1351 ))

	.clk(gnd),
	.dataa(\comb_8|product[6] ),
	.datab(\add~1216 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\add~1118 ),
	.cin0(\add~1133 ),
	.cin1(\add~1133COUT1_1351 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1136 ),
	.regout(),
	.cout(),
	.cout0(\add~1138 ),
	.cout1(\add~1138COUT1_1352 ));
// synopsys translate_off
defparam \add~1136_I .operation_mode = "arithmetic";
defparam \add~1136_I .synch_mode = "off";
defparam \add~1136_I .register_cascade_mode = "off";
defparam \add~1136_I .sum_lutc_input = "cin";
defparam \add~1136_I .lut_mask = "964D";
defparam \add~1136_I .cin_used = "true";
defparam \add~1136_I .cin0_used = "true";
defparam \add~1136_I .cin1_used = "true";
defparam \add~1136_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X14_Y6_N8
stratix_lcell \sumary[6]~I (
// Equation(s):
// \sumary[6]  = DFFEAS(\comb_9|product[6]  $ \add~1136  $ (!\sumary[2]~149  & \sumary[5]~161 ) # (\sumary[2]~149  & \sumary[5]~161COUT1_209 ), GLOBAL(\clock~combout ), VCC, , \ewr~combout , , , , )
// \sumary[6]~165  = CARRY(\comb_9|product[6]  & \add~1136  & !\sumary[5]~161  # !\comb_9|product[6]  & (\add~1136  # !\sumary[5]~161 ))
// \sumary[6]~165COUT1_210  = CARRY(\comb_9|product[6]  & \add~1136  & !\sumary[5]~161COUT1_209  # !\comb_9|product[6]  & (\add~1136  # !\sumary[5]~161COUT1_209 ))

	.clk(\clock~combout ),
	.dataa(\comb_9|product[6] ),
	.datab(\add~1136 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ewr~combout ),
	.cin(\sumary[2]~149 ),
	.cin0(\sumary[5]~161 ),
	.cin1(\sumary[5]~161COUT1_209 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sumary[6] ),
	.cout(),
	.cout0(\sumary[6]~165 ),
	.cout1(\sumary[6]~165COUT1_210 ));
// synopsys translate_off
defparam \sumary[6]~I .operation_mode = "arithmetic";
defparam \sumary[6]~I .synch_mode = "off";
defparam \sumary[6]~I .register_cascade_mode = "off";
defparam \sumary[6]~I .sum_lutc_input = "cin";
defparam \sumary[6]~I .lut_mask = "964D";
defparam \sumary[6]~I .cin_used = "true";
defparam \sumary[6]~I .cin0_used = "true";
defparam \sumary[6]~I .cin1_used = "true";
defparam \sumary[6]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X12_Y9_N9
stratix_lcell \add~1301_I (
// Equation(s):
// \add~1301  = \comb_6|product[7]  $ \add_rtl_0|auto_generated|result[7]  $ (!\add~1278  & \add~1298 ) # (\add~1278  & \add~1298COUT1_1376 )
// \add~1303  = CARRY(\comb_6|product[7]  & !\add_rtl_0|auto_generated|result[7]  & !\add~1298COUT1_1376  # !\comb_6|product[7]  & (!\add~1298COUT1_1376  # !\add_rtl_0|auto_generated|result[7] ))

	.clk(gnd),
	.dataa(\comb_6|product[7] ),
	.datab(\add_rtl_0|auto_generated|result[7] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\add~1278 ),
	.cin0(\add~1298 ),
	.cin1(\add~1298COUT1_1376 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1301 ),
	.regout(),
	.cout(\add~1303 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \add~1301_I .operation_mode = "arithmetic";
defparam \add~1301_I .synch_mode = "off";
defparam \add~1301_I .register_cascade_mode = "off";
defparam \add~1301_I .sum_lutc_input = "cin";
defparam \add~1301_I .lut_mask = "9617";
defparam \add~1301_I .cin_used = "true";
defparam \add~1301_I .cin0_used = "true";
defparam \add~1301_I .cin1_used = "true";
defparam \add~1301_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X13_Y9_N9
stratix_lcell \add~1221_I (
// Equation(s):
// \add~1221  = \comb_7|product[7]  $ \add~1301  $ !(!\add~1198  & \add~1218 ) # (\add~1198  & \add~1218COUT1_1364 )
// \add~1223  = CARRY(\comb_7|product[7]  & (!\add~1218COUT1_1364  # !\add~1301 ) # !\comb_7|product[7]  & !\add~1301  & !\add~1218COUT1_1364 )

	.clk(gnd),
	.dataa(\comb_7|product[7] ),
	.datab(\add~1301 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\add~1198 ),
	.cin0(\add~1218 ),
	.cin1(\add~1218COUT1_1364 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1221 ),
	.regout(),
	.cout(\add~1223 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \add~1221_I .operation_mode = "arithmetic";
defparam \add~1221_I .synch_mode = "off";
defparam \add~1221_I .register_cascade_mode = "off";
defparam \add~1221_I .sum_lutc_input = "cin";
defparam \add~1221_I .lut_mask = "692B";
defparam \add~1221_I .cin_used = "true";
defparam \add~1221_I .cin0_used = "true";
defparam \add~1221_I .cin1_used = "true";
defparam \add~1221_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X13_Y6_N9
stratix_lcell \add~1141_I (
// Equation(s):
// \add~1141  = \comb_8|product[7]  $ \add~1221  $ !(!\add~1118  & \add~1138 ) # (\add~1118  & \add~1138COUT1_1352 )
// \add~1143  = CARRY(\comb_8|product[7]  & (!\add~1138COUT1_1352  # !\add~1221 ) # !\comb_8|product[7]  & !\add~1221  & !\add~1138COUT1_1352 )

	.clk(gnd),
	.dataa(\comb_8|product[7] ),
	.datab(\add~1221 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\add~1118 ),
	.cin0(\add~1138 ),
	.cin1(\add~1138COUT1_1352 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1141 ),
	.regout(),
	.cout(\add~1143 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \add~1141_I .operation_mode = "arithmetic";
defparam \add~1141_I .synch_mode = "off";
defparam \add~1141_I .register_cascade_mode = "off";
defparam \add~1141_I .sum_lutc_input = "cin";
defparam \add~1141_I .lut_mask = "692B";
defparam \add~1141_I .cin_used = "true";
defparam \add~1141_I .cin0_used = "true";
defparam \add~1141_I .cin1_used = "true";
defparam \add~1141_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X14_Y6_N9
stratix_lcell \sumary[7]~I (
// Equation(s):
// \sumary[7]  = DFFEAS(\comb_9|product[7]  $ \add~1141  $ !(!\sumary[2]~149  & \sumary[6]~165 ) # (\sumary[2]~149  & \sumary[6]~165COUT1_210 ), GLOBAL(\clock~combout ), VCC, , \ewr~combout , , , , )
// \sumary[7]~169  = CARRY(\comb_9|product[7]  & (!\sumary[6]~165COUT1_210  # !\add~1141 ) # !\comb_9|product[7]  & !\add~1141  & !\sumary[6]~165COUT1_210 )

	.clk(\clock~combout ),
	.dataa(\comb_9|product[7] ),
	.datab(\add~1141 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ewr~combout ),
	.cin(\sumary[2]~149 ),
	.cin0(\sumary[6]~165 ),
	.cin1(\sumary[6]~165COUT1_210 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sumary[7] ),
	.cout(\sumary[7]~169 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sumary[7]~I .operation_mode = "arithmetic";
defparam \sumary[7]~I .synch_mode = "off";
defparam \sumary[7]~I .register_cascade_mode = "off";
defparam \sumary[7]~I .sum_lutc_input = "cin";
defparam \sumary[7]~I .lut_mask = "692B";
defparam \sumary[7]~I .cin_used = "true";
defparam \sumary[7]~I .cin0_used = "true";
defparam \sumary[7]~I .cin1_used = "true";
defparam \sumary[7]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X12_Y8_N0
stratix_lcell \add~1306_I (
// Equation(s):
// \add~1306  = \add_rtl_0|auto_generated|result[8]  $ \comb_6|product[8]  $ !\add~1303 
// \add~1308  = CARRY(\add_rtl_0|auto_generated|result[8]  & (\comb_6|product[8]  # !\add~1303 ) # !\add_rtl_0|auto_generated|result[8]  & \comb_6|product[8]  & !\add~1303 )
// \add~1308COUT1_1377  = CARRY(\add_rtl_0|auto_generated|result[8]  & (\comb_6|product[8]  # !\add~1303 ) # !\add_rtl_0|auto_generated|result[8]  & \comb_6|product[8]  & !\add~1303 )

	.clk(gnd),
	.dataa(\add_rtl_0|auto_generated|result[8] ),
	.datab(\comb_6|product[8] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\add~1303 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1306 ),
	.regout(),
	.cout(),
	.cout0(\add~1308 ),
	.cout1(\add~1308COUT1_1377 ));
// synopsys translate_off
defparam \add~1306_I .operation_mode = "arithmetic";
defparam \add~1306_I .synch_mode = "off";
defparam \add~1306_I .register_cascade_mode = "off";
defparam \add~1306_I .sum_lutc_input = "cin";
defparam \add~1306_I .lut_mask = "698E";
defparam \add~1306_I .cin_used = "true";
defparam \add~1306_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X13_Y8_N0
stratix_lcell \add~1226_I (
// Equation(s):
// \add~1226  = \add~1306  $ \comb_7|product[8]  $ \add~1223 
// \add~1228  = CARRY(\add~1306  & (!\add~1223  # !\comb_7|product[8] ) # !\add~1306  & !\comb_7|product[8]  & !\add~1223 )
// \add~1228COUT1_1365  = CARRY(\add~1306  & (!\add~1223  # !\comb_7|product[8] ) # !\add~1306  & !\comb_7|product[8]  & !\add~1223 )

	.clk(gnd),
	.dataa(\add~1306 ),
	.datab(\comb_7|product[8] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\add~1223 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1226 ),
	.regout(),
	.cout(),
	.cout0(\add~1228 ),
	.cout1(\add~1228COUT1_1365 ));
// synopsys translate_off
defparam \add~1226_I .operation_mode = "arithmetic";
defparam \add~1226_I .synch_mode = "off";
defparam \add~1226_I .register_cascade_mode = "off";
defparam \add~1226_I .sum_lutc_input = "cin";
defparam \add~1226_I .lut_mask = "962B";
defparam \add~1226_I .cin_used = "true";
defparam \add~1226_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X13_Y5_N0
stratix_lcell \add~1146_I (
// Equation(s):
// \add~1146  = \comb_8|product[8]  $ \add~1226  $ \add~1143 
// \add~1148  = CARRY(\comb_8|product[8]  & \add~1226  & !\add~1143  # !\comb_8|product[8]  & (\add~1226  # !\add~1143 ))
// \add~1148COUT1_1353  = CARRY(\comb_8|product[8]  & \add~1226  & !\add~1143  # !\comb_8|product[8]  & (\add~1226  # !\add~1143 ))

	.clk(gnd),
	.dataa(\comb_8|product[8] ),
	.datab(\add~1226 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\add~1143 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1146 ),
	.regout(),
	.cout(),
	.cout0(\add~1148 ),
	.cout1(\add~1148COUT1_1353 ));
// synopsys translate_off
defparam \add~1146_I .operation_mode = "arithmetic";
defparam \add~1146_I .synch_mode = "off";
defparam \add~1146_I .register_cascade_mode = "off";
defparam \add~1146_I .sum_lutc_input = "cin";
defparam \add~1146_I .lut_mask = "964D";
defparam \add~1146_I .cin_used = "true";
defparam \add~1146_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X14_Y5_N0
stratix_lcell \sumary[8]~I (
// Equation(s):
// \sumary[8]  = DFFEAS(\add~1146  $ \comb_9|product[8]  $ \sumary[7]~169 , GLOBAL(\clock~combout ), VCC, , \ewr~combout , , , , )
// \sumary[8]~173  = CARRY(\add~1146  & (!\sumary[7]~169  # !\comb_9|product[8] ) # !\add~1146  & !\comb_9|product[8]  & !\sumary[7]~169 )
// \sumary[8]~173COUT1_211  = CARRY(\add~1146  & (!\sumary[7]~169  # !\comb_9|product[8] ) # !\add~1146  & !\comb_9|product[8]  & !\sumary[7]~169 )

	.clk(\clock~combout ),
	.dataa(\add~1146 ),
	.datab(\comb_9|product[8] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ewr~combout ),
	.cin(\sumary[7]~169 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sumary[8] ),
	.cout(),
	.cout0(\sumary[8]~173 ),
	.cout1(\sumary[8]~173COUT1_211 ));
// synopsys translate_off
defparam \sumary[8]~I .operation_mode = "arithmetic";
defparam \sumary[8]~I .synch_mode = "off";
defparam \sumary[8]~I .register_cascade_mode = "off";
defparam \sumary[8]~I .sum_lutc_input = "cin";
defparam \sumary[8]~I .lut_mask = "962B";
defparam \sumary[8]~I .cin_used = "true";
defparam \sumary[8]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X12_Y8_N1
stratix_lcell \add~1311_I (
// Equation(s):
// \add~1311  = \add_rtl_0|auto_generated|result[9]  $ \comb_6|product[9]  $ (!\add~1303  & \add~1308 ) # (\add~1303  & \add~1308COUT1_1377 )
// \add~1313  = CARRY(\add_rtl_0|auto_generated|result[9]  & !\comb_6|product[9]  & !\add~1308  # !\add_rtl_0|auto_generated|result[9]  & (!\add~1308  # !\comb_6|product[9] ))
// \add~1313COUT1_1378  = CARRY(\add_rtl_0|auto_generated|result[9]  & !\comb_6|product[9]  & !\add~1308COUT1_1377  # !\add_rtl_0|auto_generated|result[9]  & (!\add~1308COUT1_1377  # !\comb_6|product[9] ))

	.clk(gnd),
	.dataa(\add_rtl_0|auto_generated|result[9] ),
	.datab(\comb_6|product[9] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\add~1303 ),
	.cin0(\add~1308 ),
	.cin1(\add~1308COUT1_1377 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1311 ),
	.regout(),
	.cout(),
	.cout0(\add~1313 ),
	.cout1(\add~1313COUT1_1378 ));
// synopsys translate_off
defparam \add~1311_I .operation_mode = "arithmetic";
defparam \add~1311_I .synch_mode = "off";
defparam \add~1311_I .register_cascade_mode = "off";
defparam \add~1311_I .sum_lutc_input = "cin";
defparam \add~1311_I .lut_mask = "9617";
defparam \add~1311_I .cin_used = "true";
defparam \add~1311_I .cin0_used = "true";
defparam \add~1311_I .cin1_used = "true";
defparam \add~1311_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X13_Y8_N1
stratix_lcell \add~1231_I (
// Equation(s):
// \add~1231  = \add~1311  $ \comb_7|product[9]  $ !(!\add~1223  & \add~1228 ) # (\add~1223  & \add~1228COUT1_1365 )
// \add~1233  = CARRY(\add~1311  & \comb_7|product[9]  & !\add~1228  # !\add~1311  & (\comb_7|product[9]  # !\add~1228 ))
// \add~1233COUT1_1366  = CARRY(\add~1311  & \comb_7|product[9]  & !\add~1228COUT1_1365  # !\add~1311  & (\comb_7|product[9]  # !\add~1228COUT1_1365 ))

	.clk(gnd),
	.dataa(\add~1311 ),
	.datab(\comb_7|product[9] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\add~1223 ),
	.cin0(\add~1228 ),
	.cin1(\add~1228COUT1_1365 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1231 ),
	.regout(),
	.cout(),
	.cout0(\add~1233 ),
	.cout1(\add~1233COUT1_1366 ));
// synopsys translate_off
defparam \add~1231_I .operation_mode = "arithmetic";
defparam \add~1231_I .synch_mode = "off";
defparam \add~1231_I .register_cascade_mode = "off";
defparam \add~1231_I .sum_lutc_input = "cin";
defparam \add~1231_I .lut_mask = "694D";
defparam \add~1231_I .cin_used = "true";
defparam \add~1231_I .cin0_used = "true";
defparam \add~1231_I .cin1_used = "true";
defparam \add~1231_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X13_Y5_N1
stratix_lcell \add~1151_I (
// Equation(s):
// \add~1151  = \add~1231  $ \comb_8|product[9]  $ !(!\add~1143  & \add~1148 ) # (\add~1143  & \add~1148COUT1_1353 )
// \add~1153  = CARRY(\add~1231  & \comb_8|product[9]  & !\add~1148  # !\add~1231  & (\comb_8|product[9]  # !\add~1148 ))
// \add~1153COUT1_1354  = CARRY(\add~1231  & \comb_8|product[9]  & !\add~1148COUT1_1353  # !\add~1231  & (\comb_8|product[9]  # !\add~1148COUT1_1353 ))

	.clk(gnd),
	.dataa(\add~1231 ),
	.datab(\comb_8|product[9] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\add~1143 ),
	.cin0(\add~1148 ),
	.cin1(\add~1148COUT1_1353 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1151 ),
	.regout(),
	.cout(),
	.cout0(\add~1153 ),
	.cout1(\add~1153COUT1_1354 ));
// synopsys translate_off
defparam \add~1151_I .operation_mode = "arithmetic";
defparam \add~1151_I .synch_mode = "off";
defparam \add~1151_I .register_cascade_mode = "off";
defparam \add~1151_I .sum_lutc_input = "cin";
defparam \add~1151_I .lut_mask = "694D";
defparam \add~1151_I .cin_used = "true";
defparam \add~1151_I .cin0_used = "true";
defparam \add~1151_I .cin1_used = "true";
defparam \add~1151_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X14_Y5_N1
stratix_lcell \sumary[9]~I (
// Equation(s):
// \sumary[9]  = DFFEAS(\add~1151  $ \comb_9|product[9]  $ !(!\sumary[7]~169  & \sumary[8]~173 ) # (\sumary[7]~169  & \sumary[8]~173COUT1_211 ), GLOBAL(\clock~combout ), VCC, , \ewr~combout , , , , )
// \sumary[9]~177  = CARRY(\add~1151  & \comb_9|product[9]  & !\sumary[8]~173  # !\add~1151  & (\comb_9|product[9]  # !\sumary[8]~173 ))
// \sumary[9]~177COUT1_212  = CARRY(\add~1151  & \comb_9|product[9]  & !\sumary[8]~173COUT1_211  # !\add~1151  & (\comb_9|product[9]  # !\sumary[8]~173COUT1_211 ))

	.clk(\clock~combout ),
	.dataa(\add~1151 ),
	.datab(\comb_9|product[9] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ewr~combout ),
	.cin(\sumary[7]~169 ),
	.cin0(\sumary[8]~173 ),
	.cin1(\sumary[8]~173COUT1_211 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sumary[9] ),
	.cout(),
	.cout0(\sumary[9]~177 ),
	.cout1(\sumary[9]~177COUT1_212 ));
// synopsys translate_off
defparam \sumary[9]~I .operation_mode = "arithmetic";
defparam \sumary[9]~I .synch_mode = "off";
defparam \sumary[9]~I .register_cascade_mode = "off";
defparam \sumary[9]~I .sum_lutc_input = "cin";
defparam \sumary[9]~I .lut_mask = "694D";
defparam \sumary[9]~I .cin_used = "true";
defparam \sumary[9]~I .cin0_used = "true";
defparam \sumary[9]~I .cin1_used = "true";
defparam \sumary[9]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X12_Y8_N2
stratix_lcell \add~1316_I (
// Equation(s):
// \add~1316  = \comb_6|product[10]  $ \add_rtl_0|auto_generated|result[10]  $ !(!\add~1303  & \add~1313 ) # (\add~1303  & \add~1313COUT1_1378 )
// \add~1318  = CARRY(\comb_6|product[10]  & (\add_rtl_0|auto_generated|result[10]  # !\add~1313 ) # !\comb_6|product[10]  & \add_rtl_0|auto_generated|result[10]  & !\add~1313 )
// \add~1318COUT1_1379  = CARRY(\comb_6|product[10]  & (\add_rtl_0|auto_generated|result[10]  # !\add~1313COUT1_1378 ) # !\comb_6|product[10]  & \add_rtl_0|auto_generated|result[10]  & !\add~1313COUT1_1378 )

	.clk(gnd),
	.dataa(\comb_6|product[10] ),
	.datab(\add_rtl_0|auto_generated|result[10] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\add~1303 ),
	.cin0(\add~1313 ),
	.cin1(\add~1313COUT1_1378 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1316 ),
	.regout(),
	.cout(),
	.cout0(\add~1318 ),
	.cout1(\add~1318COUT1_1379 ));
// synopsys translate_off
defparam \add~1316_I .operation_mode = "arithmetic";
defparam \add~1316_I .synch_mode = "off";
defparam \add~1316_I .register_cascade_mode = "off";
defparam \add~1316_I .sum_lutc_input = "cin";
defparam \add~1316_I .lut_mask = "698E";
defparam \add~1316_I .cin_used = "true";
defparam \add~1316_I .cin0_used = "true";
defparam \add~1316_I .cin1_used = "true";
defparam \add~1316_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X13_Y8_N2
stratix_lcell \add~1236_I (
// Equation(s):
// \add~1236  = \add~1316  $ \comb_7|product[10]  $ (!\add~1223  & \add~1233 ) # (\add~1223  & \add~1233COUT1_1366 )
// \add~1238  = CARRY(\add~1316  & (!\add~1233  # !\comb_7|product[10] ) # !\add~1316  & !\comb_7|product[10]  & !\add~1233 )
// \add~1238COUT1_1367  = CARRY(\add~1316  & (!\add~1233COUT1_1366  # !\comb_7|product[10] ) # !\add~1316  & !\comb_7|product[10]  & !\add~1233COUT1_1366 )

	.clk(gnd),
	.dataa(\add~1316 ),
	.datab(\comb_7|product[10] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\add~1223 ),
	.cin0(\add~1233 ),
	.cin1(\add~1233COUT1_1366 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1236 ),
	.regout(),
	.cout(),
	.cout0(\add~1238 ),
	.cout1(\add~1238COUT1_1367 ));
// synopsys translate_off
defparam \add~1236_I .operation_mode = "arithmetic";
defparam \add~1236_I .synch_mode = "off";
defparam \add~1236_I .register_cascade_mode = "off";
defparam \add~1236_I .sum_lutc_input = "cin";
defparam \add~1236_I .lut_mask = "962B";
defparam \add~1236_I .cin_used = "true";
defparam \add~1236_I .cin0_used = "true";
defparam \add~1236_I .cin1_used = "true";
defparam \add~1236_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X13_Y5_N2
stratix_lcell \add~1156_I (
// Equation(s):
// \add~1156  = \comb_8|product[10]  $ \add~1236  $ (!\add~1143  & \add~1153 ) # (\add~1143  & \add~1153COUT1_1354 )
// \add~1158  = CARRY(\comb_8|product[10]  & \add~1236  & !\add~1153  # !\comb_8|product[10]  & (\add~1236  # !\add~1153 ))
// \add~1158COUT1_1355  = CARRY(\comb_8|product[10]  & \add~1236  & !\add~1153COUT1_1354  # !\comb_8|product[10]  & (\add~1236  # !\add~1153COUT1_1354 ))

	.clk(gnd),
	.dataa(\comb_8|product[10] ),
	.datab(\add~1236 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\add~1143 ),
	.cin0(\add~1153 ),
	.cin1(\add~1153COUT1_1354 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1156 ),
	.regout(),
	.cout(),
	.cout0(\add~1158 ),
	.cout1(\add~1158COUT1_1355 ));
// synopsys translate_off
defparam \add~1156_I .operation_mode = "arithmetic";
defparam \add~1156_I .synch_mode = "off";
defparam \add~1156_I .register_cascade_mode = "off";
defparam \add~1156_I .sum_lutc_input = "cin";
defparam \add~1156_I .lut_mask = "964D";
defparam \add~1156_I .cin_used = "true";
defparam \add~1156_I .cin0_used = "true";
defparam \add~1156_I .cin1_used = "true";
defparam \add~1156_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X14_Y5_N2
stratix_lcell \sumary[10]~I (
// Equation(s):
// \sumary[10]  = DFFEAS(\comb_9|product[10]  $ \add~1156  $ (!\sumary[7]~169  & \sumary[9]~177 ) # (\sumary[7]~169  & \sumary[9]~177COUT1_212 ), GLOBAL(\clock~combout ), VCC, , \ewr~combout , , , , )
// \sumary[10]~181  = CARRY(\comb_9|product[10]  & \add~1156  & !\sumary[9]~177  # !\comb_9|product[10]  & (\add~1156  # !\sumary[9]~177 ))
// \sumary[10]~181COUT1_213  = CARRY(\comb_9|product[10]  & \add~1156  & !\sumary[9]~177COUT1_212  # !\comb_9|product[10]  & (\add~1156  # !\sumary[9]~177COUT1_212 ))

	.clk(\clock~combout ),
	.dataa(\comb_9|product[10] ),
	.datab(\add~1156 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ewr~combout ),
	.cin(\sumary[7]~169 ),
	.cin0(\sumary[9]~177 ),
	.cin1(\sumary[9]~177COUT1_212 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sumary[10] ),
	.cout(),
	.cout0(\sumary[10]~181 ),
	.cout1(\sumary[10]~181COUT1_213 ));
// synopsys translate_off
defparam \sumary[10]~I .operation_mode = "arithmetic";
defparam \sumary[10]~I .synch_mode = "off";
defparam \sumary[10]~I .register_cascade_mode = "off";
defparam \sumary[10]~I .sum_lutc_input = "cin";
defparam \sumary[10]~I .lut_mask = "964D";
defparam \sumary[10]~I .cin_used = "true";
defparam \sumary[10]~I .cin0_used = "true";
defparam \sumary[10]~I .cin1_used = "true";
defparam \sumary[10]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X12_Y8_N3
stratix_lcell \add~1321_I (
// Equation(s):
// \add~1321  = \comb_6|product[11]  $ \add_rtl_0|auto_generated|result[11]  $ (!\add~1303  & \add~1318 ) # (\add~1303  & \add~1318COUT1_1379 )
// \add~1323  = CARRY(\comb_6|product[11]  & !\add_rtl_0|auto_generated|result[11]  & !\add~1318  # !\comb_6|product[11]  & (!\add~1318  # !\add_rtl_0|auto_generated|result[11] ))
// \add~1323COUT1_1380  = CARRY(\comb_6|product[11]  & !\add_rtl_0|auto_generated|result[11]  & !\add~1318COUT1_1379  # !\comb_6|product[11]  & (!\add~1318COUT1_1379  # !\add_rtl_0|auto_generated|result[11] ))

	.clk(gnd),
	.dataa(\comb_6|product[11] ),
	.datab(\add_rtl_0|auto_generated|result[11] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\add~1303 ),
	.cin0(\add~1318 ),
	.cin1(\add~1318COUT1_1379 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1321 ),
	.regout(),
	.cout(),
	.cout0(\add~1323 ),
	.cout1(\add~1323COUT1_1380 ));
// synopsys translate_off
defparam \add~1321_I .operation_mode = "arithmetic";
defparam \add~1321_I .synch_mode = "off";
defparam \add~1321_I .register_cascade_mode = "off";
defparam \add~1321_I .sum_lutc_input = "cin";
defparam \add~1321_I .lut_mask = "9617";
defparam \add~1321_I .cin_used = "true";
defparam \add~1321_I .cin0_used = "true";
defparam \add~1321_I .cin1_used = "true";
defparam \add~1321_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X13_Y8_N3
stratix_lcell \add~1241_I (
// Equation(s):
// \add~1241  = \comb_7|product[11]  $ \add~1321  $ !(!\add~1223  & \add~1238 ) # (\add~1223  & \add~1238COUT1_1367 )
// \add~1243  = CARRY(\comb_7|product[11]  & (!\add~1238  # !\add~1321 ) # !\comb_7|product[11]  & !\add~1321  & !\add~1238 )
// \add~1243COUT1_1368  = CARRY(\comb_7|product[11]  & (!\add~1238COUT1_1367  # !\add~1321 ) # !\comb_7|product[11]  & !\add~1321  & !\add~1238COUT1_1367 )

	.clk(gnd),
	.dataa(\comb_7|product[11] ),
	.datab(\add~1321 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\add~1223 ),
	.cin0(\add~1238 ),
	.cin1(\add~1238COUT1_1367 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1241 ),
	.regout(),
	.cout(),
	.cout0(\add~1243 ),
	.cout1(\add~1243COUT1_1368 ));
// synopsys translate_off
defparam \add~1241_I .operation_mode = "arithmetic";
defparam \add~1241_I .synch_mode = "off";
defparam \add~1241_I .register_cascade_mode = "off";
defparam \add~1241_I .sum_lutc_input = "cin";
defparam \add~1241_I .lut_mask = "692B";
defparam \add~1241_I .cin_used = "true";
defparam \add~1241_I .cin0_used = "true";
defparam \add~1241_I .cin1_used = "true";
defparam \add~1241_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X13_Y5_N3
stratix_lcell \add~1161_I (
// Equation(s):
// \add~1161  = \add~1241  $ \comb_8|product[11]  $ !(!\add~1143  & \add~1158 ) # (\add~1143  & \add~1158COUT1_1355 )
// \add~1163  = CARRY(\add~1241  & \comb_8|product[11]  & !\add~1158  # !\add~1241  & (\comb_8|product[11]  # !\add~1158 ))
// \add~1163COUT1_1356  = CARRY(\add~1241  & \comb_8|product[11]  & !\add~1158COUT1_1355  # !\add~1241  & (\comb_8|product[11]  # !\add~1158COUT1_1355 ))

	.clk(gnd),
	.dataa(\add~1241 ),
	.datab(\comb_8|product[11] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\add~1143 ),
	.cin0(\add~1158 ),
	.cin1(\add~1158COUT1_1355 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1161 ),
	.regout(),
	.cout(),
	.cout0(\add~1163 ),
	.cout1(\add~1163COUT1_1356 ));
// synopsys translate_off
defparam \add~1161_I .operation_mode = "arithmetic";
defparam \add~1161_I .synch_mode = "off";
defparam \add~1161_I .register_cascade_mode = "off";
defparam \add~1161_I .sum_lutc_input = "cin";
defparam \add~1161_I .lut_mask = "694D";
defparam \add~1161_I .cin_used = "true";
defparam \add~1161_I .cin0_used = "true";
defparam \add~1161_I .cin1_used = "true";
defparam \add~1161_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X14_Y5_N3
stratix_lcell \sumary[11]~I (
// Equation(s):
// \sumary[11]  = DFFEAS(\comb_9|product[11]  $ \add~1161  $ !(!\sumary[7]~169  & \sumary[10]~181 ) # (\sumary[7]~169  & \sumary[10]~181COUT1_213 ), GLOBAL(\clock~combout ), VCC, , \ewr~combout , , , , )
// \sumary[11]~185  = CARRY(\comb_9|product[11]  & (!\sumary[10]~181  # !\add~1161 ) # !\comb_9|product[11]  & !\add~1161  & !\sumary[10]~181 )
// \sumary[11]~185COUT1_214  = CARRY(\comb_9|product[11]  & (!\sumary[10]~181COUT1_213  # !\add~1161 ) # !\comb_9|product[11]  & !\add~1161  & !\sumary[10]~181COUT1_213 )

	.clk(\clock~combout ),
	.dataa(\comb_9|product[11] ),
	.datab(\add~1161 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ewr~combout ),
	.cin(\sumary[7]~169 ),
	.cin0(\sumary[10]~181 ),
	.cin1(\sumary[10]~181COUT1_213 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sumary[11] ),
	.cout(),
	.cout0(\sumary[11]~185 ),
	.cout1(\sumary[11]~185COUT1_214 ));
// synopsys translate_off
defparam \sumary[11]~I .operation_mode = "arithmetic";
defparam \sumary[11]~I .synch_mode = "off";
defparam \sumary[11]~I .register_cascade_mode = "off";
defparam \sumary[11]~I .sum_lutc_input = "cin";
defparam \sumary[11]~I .lut_mask = "692B";
defparam \sumary[11]~I .cin_used = "true";
defparam \sumary[11]~I .cin0_used = "true";
defparam \sumary[11]~I .cin1_used = "true";
defparam \sumary[11]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X12_Y8_N4
stratix_lcell \add~1326_I (
// Equation(s):
// \add~1326  = \comb_6|product[12]  $ \add_rtl_0|auto_generated|result[12]  $ !(!\add~1303  & \add~1323 ) # (\add~1303  & \add~1323COUT1_1380 )
// \add~1328  = CARRY(\comb_6|product[12]  & (\add_rtl_0|auto_generated|result[12]  # !\add~1323COUT1_1380 ) # !\comb_6|product[12]  & \add_rtl_0|auto_generated|result[12]  & !\add~1323COUT1_1380 )

	.clk(gnd),
	.dataa(\comb_6|product[12] ),
	.datab(\add_rtl_0|auto_generated|result[12] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\add~1303 ),
	.cin0(\add~1323 ),
	.cin1(\add~1323COUT1_1380 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1326 ),
	.regout(),
	.cout(\add~1328 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \add~1326_I .operation_mode = "arithmetic";
defparam \add~1326_I .synch_mode = "off";
defparam \add~1326_I .register_cascade_mode = "off";
defparam \add~1326_I .sum_lutc_input = "cin";
defparam \add~1326_I .lut_mask = "698E";
defparam \add~1326_I .cin_used = "true";
defparam \add~1326_I .cin0_used = "true";
defparam \add~1326_I .cin1_used = "true";
defparam \add~1326_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X13_Y8_N4
stratix_lcell \add~1246_I (
// Equation(s):
// \add~1246  = \comb_7|product[12]  $ \add~1326  $ (!\add~1223  & \add~1243 ) # (\add~1223  & \add~1243COUT1_1368 )
// \add~1248  = CARRY(\comb_7|product[12]  & \add~1326  & !\add~1243COUT1_1368  # !\comb_7|product[12]  & (\add~1326  # !\add~1243COUT1_1368 ))

	.clk(gnd),
	.dataa(\comb_7|product[12] ),
	.datab(\add~1326 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\add~1223 ),
	.cin0(\add~1243 ),
	.cin1(\add~1243COUT1_1368 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1246 ),
	.regout(),
	.cout(\add~1248 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \add~1246_I .operation_mode = "arithmetic";
defparam \add~1246_I .synch_mode = "off";
defparam \add~1246_I .register_cascade_mode = "off";
defparam \add~1246_I .sum_lutc_input = "cin";
defparam \add~1246_I .lut_mask = "964D";
defparam \add~1246_I .cin_used = "true";
defparam \add~1246_I .cin0_used = "true";
defparam \add~1246_I .cin1_used = "true";
defparam \add~1246_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X13_Y5_N4
stratix_lcell \add~1166_I (
// Equation(s):
// \add~1166  = \comb_8|product[12]  $ \add~1246  $ (!\add~1143  & \add~1163 ) # (\add~1143  & \add~1163COUT1_1356 )
// \add~1168  = CARRY(\comb_8|product[12]  & \add~1246  & !\add~1163COUT1_1356  # !\comb_8|product[12]  & (\add~1246  # !\add~1163COUT1_1356 ))

	.clk(gnd),
	.dataa(\comb_8|product[12] ),
	.datab(\add~1246 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\add~1143 ),
	.cin0(\add~1163 ),
	.cin1(\add~1163COUT1_1356 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1166 ),
	.regout(),
	.cout(\add~1168 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \add~1166_I .operation_mode = "arithmetic";
defparam \add~1166_I .synch_mode = "off";
defparam \add~1166_I .register_cascade_mode = "off";
defparam \add~1166_I .sum_lutc_input = "cin";
defparam \add~1166_I .lut_mask = "964D";
defparam \add~1166_I .cin_used = "true";
defparam \add~1166_I .cin0_used = "true";
defparam \add~1166_I .cin1_used = "true";
defparam \add~1166_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X14_Y5_N4
stratix_lcell \sumary[12]~I (
// Equation(s):
// \sumary[12]  = DFFEAS(\comb_9|product[12]  $ \add~1166  $ (!\sumary[7]~169  & \sumary[11]~185 ) # (\sumary[7]~169  & \sumary[11]~185COUT1_214 ), GLOBAL(\clock~combout ), VCC, , \ewr~combout , , , , )
// \sumary[12]~189  = CARRY(\comb_9|product[12]  & \add~1166  & !\sumary[11]~185COUT1_214  # !\comb_9|product[12]  & (\add~1166  # !\sumary[11]~185COUT1_214 ))

	.clk(\clock~combout ),
	.dataa(\comb_9|product[12] ),
	.datab(\add~1166 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ewr~combout ),
	.cin(\sumary[7]~169 ),
	.cin0(\sumary[11]~185 ),
	.cin1(\sumary[11]~185COUT1_214 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sumary[12] ),
	.cout(\sumary[12]~189 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sumary[12]~I .operation_mode = "arithmetic";
defparam \sumary[12]~I .synch_mode = "off";
defparam \sumary[12]~I .register_cascade_mode = "off";
defparam \sumary[12]~I .sum_lutc_input = "cin";
defparam \sumary[12]~I .lut_mask = "964D";
defparam \sumary[12]~I .cin_used = "true";
defparam \sumary[12]~I .cin0_used = "true";
defparam \sumary[12]~I .cin1_used = "true";
defparam \sumary[12]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X12_Y8_N5
stratix_lcell \add~1331_I (
// Equation(s):
// \add~1331  = \comb_6|product[13]  $ \add_rtl_0|auto_generated|result[13]  $ \add~1328 
// \add~1333  = CARRY(\comb_6|product[13]  & !\add_rtl_0|auto_generated|result[13]  & !\add~1328  # !\comb_6|product[13]  & (!\add~1328  # !\add_rtl_0|auto_generated|result[13] ))
// \add~1333COUT1_1381  = CARRY(\comb_6|product[13]  & !\add_rtl_0|auto_generated|result[13]  & !\add~1328  # !\comb_6|product[13]  & (!\add~1328  # !\add_rtl_0|auto_generated|result[13] ))

	.clk(gnd),
	.dataa(\comb_6|product[13] ),
	.datab(\add_rtl_0|auto_generated|result[13] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\add~1328 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1331 ),
	.regout(),
	.cout(),
	.cout0(\add~1333 ),
	.cout1(\add~1333COUT1_1381 ));
// synopsys translate_off
defparam \add~1331_I .operation_mode = "arithmetic";
defparam \add~1331_I .synch_mode = "off";
defparam \add~1331_I .register_cascade_mode = "off";
defparam \add~1331_I .sum_lutc_input = "cin";
defparam \add~1331_I .lut_mask = "9617";
defparam \add~1331_I .cin_used = "true";
defparam \add~1331_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X13_Y8_N5
stratix_lcell \add~1251_I (
// Equation(s):
// \add~1251  = \add~1331  $ \comb_7|product[13]  $ !\add~1248 
// \add~1253  = CARRY(\add~1331  & \comb_7|product[13]  & !\add~1248  # !\add~1331  & (\comb_7|product[13]  # !\add~1248 ))
// \add~1253COUT1_1369  = CARRY(\add~1331  & \comb_7|product[13]  & !\add~1248  # !\add~1331  & (\comb_7|product[13]  # !\add~1248 ))

	.clk(gnd),
	.dataa(\add~1331 ),
	.datab(\comb_7|product[13] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\add~1248 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1251 ),
	.regout(),
	.cout(),
	.cout0(\add~1253 ),
	.cout1(\add~1253COUT1_1369 ));
// synopsys translate_off
defparam \add~1251_I .operation_mode = "arithmetic";
defparam \add~1251_I .synch_mode = "off";
defparam \add~1251_I .register_cascade_mode = "off";
defparam \add~1251_I .sum_lutc_input = "cin";
defparam \add~1251_I .lut_mask = "694D";
defparam \add~1251_I .cin_used = "true";
defparam \add~1251_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X13_Y5_N5
stratix_lcell \add~1171_I (
// Equation(s):
// \add~1171  = \comb_8|product[13]  $ \add~1251  $ !\add~1168 
// \add~1173  = CARRY(\comb_8|product[13]  & (!\add~1168  # !\add~1251 ) # !\comb_8|product[13]  & !\add~1251  & !\add~1168 )
// \add~1173COUT1_1357  = CARRY(\comb_8|product[13]  & (!\add~1168  # !\add~1251 ) # !\comb_8|product[13]  & !\add~1251  & !\add~1168 )

	.clk(gnd),
	.dataa(\comb_8|product[13] ),
	.datab(\add~1251 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\add~1168 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1171 ),
	.regout(),
	.cout(),
	.cout0(\add~1173 ),
	.cout1(\add~1173COUT1_1357 ));
// synopsys translate_off
defparam \add~1171_I .operation_mode = "arithmetic";
defparam \add~1171_I .synch_mode = "off";
defparam \add~1171_I .register_cascade_mode = "off";
defparam \add~1171_I .sum_lutc_input = "cin";
defparam \add~1171_I .lut_mask = "692B";
defparam \add~1171_I .cin_used = "true";
defparam \add~1171_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X14_Y5_N5
stratix_lcell \sumary[13]~I (
// Equation(s):
// \sumary[13]  = DFFEAS(\add~1171  $ \comb_9|product[13]  $ !\sumary[12]~189 , GLOBAL(\clock~combout ), VCC, , \ewr~combout , , , , )
// \sumary[13]~193  = CARRY(\add~1171  & \comb_9|product[13]  & !\sumary[12]~189  # !\add~1171  & (\comb_9|product[13]  # !\sumary[12]~189 ))
// \sumary[13]~193COUT1_215  = CARRY(\add~1171  & \comb_9|product[13]  & !\sumary[12]~189  # !\add~1171  & (\comb_9|product[13]  # !\sumary[12]~189 ))

	.clk(\clock~combout ),
	.dataa(\add~1171 ),
	.datab(\comb_9|product[13] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ewr~combout ),
	.cin(\sumary[12]~189 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sumary[13] ),
	.cout(),
	.cout0(\sumary[13]~193 ),
	.cout1(\sumary[13]~193COUT1_215 ));
// synopsys translate_off
defparam \sumary[13]~I .operation_mode = "arithmetic";
defparam \sumary[13]~I .synch_mode = "off";
defparam \sumary[13]~I .register_cascade_mode = "off";
defparam \sumary[13]~I .sum_lutc_input = "cin";
defparam \sumary[13]~I .lut_mask = "694D";
defparam \sumary[13]~I .cin_used = "true";
defparam \sumary[13]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X12_Y8_N6
stratix_lcell \add~1336_I (
// Equation(s):
// \add~1336  = \add_rtl_0|auto_generated|result[14]  $ \comb_6|product[14]  $ !(!\add~1328  & \add~1333 ) # (\add~1328  & \add~1333COUT1_1381 )
// \add~1338  = CARRY(\add_rtl_0|auto_generated|result[14]  & (\comb_6|product[14]  # !\add~1333 ) # !\add_rtl_0|auto_generated|result[14]  & \comb_6|product[14]  & !\add~1333 )
// \add~1338COUT1_1382  = CARRY(\add_rtl_0|auto_generated|result[14]  & (\comb_6|product[14]  # !\add~1333COUT1_1381 ) # !\add_rtl_0|auto_generated|result[14]  & \comb_6|product[14]  & !\add~1333COUT1_1381 )

	.clk(gnd),
	.dataa(\add_rtl_0|auto_generated|result[14] ),
	.datab(\comb_6|product[14] ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\add~1328 ),
	.cin0(\add~1333 ),
	.cin1(\add~1333COUT1_1381 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1336 ),
	.regout(),
	.cout(),
	.cout0(\add~1338 ),
	.cout1(\add~1338COUT1_1382 ));
// synopsys translate_off
defparam \add~1336_I .operation_mode = "arithmetic";
defparam \add~1336_I .synch_mode = "off";
defparam \add~1336_I .register_cascade_mode = "off";
defparam \add~1336_I .sum_lutc_input = "cin";
defparam \add~1336_I .lut_mask = "698E";
defparam \add~1336_I .cin_used = "true";
defparam \add~1336_I .cin0_used = "true";
defparam \add~1336_I .cin1_used = "true";
defparam \add~1336_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X13_Y8_N6
stratix_lcell \add~1256_I (
// Equation(s):
// \add~1256  = \comb_7|product[14]  $ \add~1336  $ (!\add~1248  & \add~1253 ) # (\add~1248  & \add~1253COUT1_1369 )
// \add~1258  = CARRY(\comb_7|product[14]  & \add~1336  & !\add~1253  # !\comb_7|product[14]  & (\add~1336  # !\add~1253 ))
// \add~1258COUT1_1370  = CARRY(\comb_7|product[14]  & \add~1336  & !\add~1253COUT1_1369  # !\comb_7|product[14]  & (\add~1336  # !\add~1253COUT1_1369 ))

	.clk(gnd),
	.dataa(\comb_7|product[14] ),
	.datab(\add~1336 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\add~1248 ),
	.cin0(\add~1253 ),
	.cin1(\add~1253COUT1_1369 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1256 ),
	.regout(),
	.cout(),
	.cout0(\add~1258 ),
	.cout1(\add~1258COUT1_1370 ));
// synopsys translate_off
defparam \add~1256_I .operation_mode = "arithmetic";
defparam \add~1256_I .synch_mode = "off";
defparam \add~1256_I .register_cascade_mode = "off";
defparam \add~1256_I .sum_lutc_input = "cin";
defparam \add~1256_I .lut_mask = "964D";
defparam \add~1256_I .cin_used = "true";
defparam \add~1256_I .cin0_used = "true";
defparam \add~1256_I .cin1_used = "true";
defparam \add~1256_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X13_Y5_N6
stratix_lcell \add~1176_I (
// Equation(s):
// \add~1176  = \comb_8|product[14]  $ \add~1256  $ (!\add~1168  & \add~1173 ) # (\add~1168  & \add~1173COUT1_1357 )
// \add~1178  = CARRY(\comb_8|product[14]  & \add~1256  & !\add~1173  # !\comb_8|product[14]  & (\add~1256  # !\add~1173 ))
// \add~1178COUT1_1358  = CARRY(\comb_8|product[14]  & \add~1256  & !\add~1173COUT1_1357  # !\comb_8|product[14]  & (\add~1256  # !\add~1173COUT1_1357 ))

	.clk(gnd),
	.dataa(\comb_8|product[14] ),
	.datab(\add~1256 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\add~1168 ),
	.cin0(\add~1173 ),
	.cin1(\add~1173COUT1_1357 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1176 ),
	.regout(),
	.cout(),
	.cout0(\add~1178 ),
	.cout1(\add~1178COUT1_1358 ));
// synopsys translate_off
defparam \add~1176_I .operation_mode = "arithmetic";
defparam \add~1176_I .synch_mode = "off";
defparam \add~1176_I .register_cascade_mode = "off";
defparam \add~1176_I .sum_lutc_input = "cin";
defparam \add~1176_I .lut_mask = "964D";
defparam \add~1176_I .cin_used = "true";
defparam \add~1176_I .cin0_used = "true";
defparam \add~1176_I .cin1_used = "true";
defparam \add~1176_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X14_Y5_N6
stratix_lcell \sumary[14]~I (
// Equation(s):
// \sumary[14]  = DFFEAS(\comb_9|product[14]  $ \add~1176  $ (!\sumary[12]~189  & \sumary[13]~193 ) # (\sumary[12]~189  & \sumary[13]~193COUT1_215 ), GLOBAL(\clock~combout ), VCC, , \ewr~combout , , , , )
// \sumary[14]~197  = CARRY(\comb_9|product[14]  & \add~1176  & !\sumary[13]~193  # !\comb_9|product[14]  & (\add~1176  # !\sumary[13]~193 ))
// \sumary[14]~197COUT1_216  = CARRY(\comb_9|product[14]  & \add~1176  & !\sumary[13]~193COUT1_215  # !\comb_9|product[14]  & (\add~1176  # !\sumary[13]~193COUT1_215 ))

	.clk(\clock~combout ),
	.dataa(\comb_9|product[14] ),
	.datab(\add~1176 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ewr~combout ),
	.cin(\sumary[12]~189 ),
	.cin0(\sumary[13]~193 ),
	.cin1(\sumary[13]~193COUT1_215 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sumary[14] ),
	.cout(),
	.cout0(\sumary[14]~197 ),
	.cout1(\sumary[14]~197COUT1_216 ));
// synopsys translate_off
defparam \sumary[14]~I .operation_mode = "arithmetic";
defparam \sumary[14]~I .synch_mode = "off";
defparam \sumary[14]~I .register_cascade_mode = "off";
defparam \sumary[14]~I .sum_lutc_input = "cin";
defparam \sumary[14]~I .lut_mask = "964D";
defparam \sumary[14]~I .cin_used = "true";
defparam \sumary[14]~I .cin0_used = "true";
defparam \sumary[14]~I .cin1_used = "true";
defparam \sumary[14]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at LC_X12_Y8_N7
stratix_lcell \add~1341_I (
// Equation(s):
// \add~1341  = \add_rtl_0|auto_generated|result[15]  $ (!\add~1328  & \add~1338 ) # (\add~1328  & \add~1338COUT1_1382 ) $ \comb_6|product[15] 

	.clk(gnd),
	.dataa(vcc),
	.datab(\add_rtl_0|auto_generated|result[15] ),
	.datac(vcc),
	.datad(\comb_6|product[15] ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\add~1328 ),
	.cin0(\add~1338 ),
	.cin1(\add~1338COUT1_1382 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1341 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \add~1341_I .operation_mode = "normal";
defparam \add~1341_I .synch_mode = "off";
defparam \add~1341_I .register_cascade_mode = "off";
defparam \add~1341_I .sum_lutc_input = "cin";
defparam \add~1341_I .lut_mask = "C33C";
defparam \add~1341_I .cin_used = "true";
defparam \add~1341_I .cin0_used = "true";
defparam \add~1341_I .cin1_used = "true";
defparam \add~1341_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X13_Y8_N7
stratix_lcell \add~1261_I (
// Equation(s):
// \add~1261  = \comb_7|product[15]  $ ((!\add~1248  & \add~1258 ) # (\add~1248  & \add~1258COUT1_1370 ) $ !\add~1341 )

	.clk(gnd),
	.dataa(\comb_7|product[15] ),
	.datab(vcc),
	.datac(vcc),
	.datad(\add~1341 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\add~1248 ),
	.cin0(\add~1258 ),
	.cin1(\add~1258COUT1_1370 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1261 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \add~1261_I .operation_mode = "normal";
defparam \add~1261_I .synch_mode = "off";
defparam \add~1261_I .register_cascade_mode = "off";
defparam \add~1261_I .sum_lutc_input = "cin";
defparam \add~1261_I .lut_mask = "5AA5";
defparam \add~1261_I .cin_used = "true";
defparam \add~1261_I .cin0_used = "true";
defparam \add~1261_I .cin1_used = "true";
defparam \add~1261_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X13_Y5_N7
stratix_lcell \add~1181_I (
// Equation(s):
// \add~1181  = \comb_8|product[15]  $ ((!\add~1168  & \add~1178 ) # (\add~1168  & \add~1178COUT1_1358 ) $ !\add~1261 )

	.clk(gnd),
	.dataa(\comb_8|product[15] ),
	.datab(vcc),
	.datac(vcc),
	.datad(\add~1261 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\add~1168 ),
	.cin0(\add~1178 ),
	.cin1(\add~1178COUT1_1358 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\add~1181 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \add~1181_I .operation_mode = "normal";
defparam \add~1181_I .synch_mode = "off";
defparam \add~1181_I .register_cascade_mode = "off";
defparam \add~1181_I .sum_lutc_input = "cin";
defparam \add~1181_I .lut_mask = "5AA5";
defparam \add~1181_I .cin_used = "true";
defparam \add~1181_I .cin0_used = "true";
defparam \add~1181_I .cin1_used = "true";
defparam \add~1181_I .output_mode = "comb_only";
// synopsys translate_on

// atom is at LC_X14_Y5_N7
stratix_lcell \sumary[15]~I (
// Equation(s):
// \sumary[15]  = DFFEAS(\comb_9|product[15]  $ ((!\sumary[12]~189  & \sumary[14]~197 ) # (\sumary[12]~189  & \sumary[14]~197COUT1_216 ) $ !\add~1181 ), GLOBAL(\clock~combout ), VCC, , \ewr~combout , , , , )

	.clk(\clock~combout ),
	.dataa(\comb_9|product[15] ),
	.datab(vcc),
	.datac(vcc),
	.datad(\add~1181 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ewr~combout ),
	.cin(\sumary[12]~189 ),
	.cin0(\sumary[14]~197 ),
	.cin1(\sumary[14]~197COUT1_216 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sumary[15] ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sumary[15]~I .operation_mode = "normal";
defparam \sumary[15]~I .synch_mode = "off";
defparam \sumary[15]~I .register_cascade_mode = "off";
defparam \sumary[15]~I .sum_lutc_input = "cin";
defparam \sumary[15]~I .lut_mask = "5AA5";
defparam \sumary[15]~I .cin_used = "true";
defparam \sumary[15]~I .cin0_used = "true";
defparam \sumary[15]~I .cin1_used = "true";
defparam \sumary[15]~I .output_mode = "reg_only";
// synopsys translate_on

// atom is at DSPMULT_X10_Y9_N0
stratix_mac_mult \comb_4|mult_rtl_3|auto_generated|mac_mult2~I (
	.signa(gnd),
	.signb(gnd),
	.dataa({\comb_4|mult_rtl_2|auto_generated|result[15] ,\comb_4|mult_rtl_2|auto_generated|result[14] ,\comb_4|mult_rtl_2|auto_generated|result[13] ,\comb_4|mult_rtl_2|auto_generated|result[12] ,\comb_4|mult_rtl_2|auto_generated|result[11] ,
\comb_4|mult_rtl_2|auto_generated|result[10] ,\comb_4|mult_rtl_2|auto_generated|result[9] ,\comb_4|mult_rtl_2|auto_generated|result[8] ,\comb_4|mult_rtl_2|auto_generated|result[7] ,\comb_4|mult_rtl_2|auto_generated|result[6] ,
\comb_4|mult_rtl_2|auto_generated|result[5] ,\comb_4|mult_rtl_2|auto_generated|result[4] ,\comb_4|mult_rtl_2|auto_generated|result[3] ,\comb_4|mult_rtl_2|auto_generated|result[2] ,\comb_4|mult_rtl_2|auto_generated|result[1] ,
\comb_4|mult_rtl_2|auto_generated|result[0] ,gnd,gnd}),
	.datab({\arr[9][15] ,\arr[9][14] ,\arr[9][13] ,\arr[9][12] ,\arr[9][11] ,\arr[9][10] ,\arr[9][9] ,\arr[9][8] ,\arr[9][7] ,\arr[9][6] ,\arr[9][5] ,\arr[9][4] ,\arr[9][3] ,\arr[9][2] ,\arr[9][1] ,\arr[9][0] ,gnd,gnd}),
	.clk({gnd,gnd,gnd,gnd}),
	.aclr({gnd,gnd,gnd,gnd}),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\comb_4|mult_rtl_3|auto_generated|mac_mult2~I_DATAOUT_bus ),
	.scanouta(),
	.scanoutb());
// synopsys translate_off
defparam \comb_4|mult_rtl_3|auto_generated|mac_mult2~I .dataa_width = 18;
defparam \comb_4|mult_rtl_3|auto_generated|mac_mult2~I .datab_width = 18;
defparam \comb_4|mult_rtl_3|auto_generated|mac_mult2~I .dataa_clock = "none";
defparam \comb_4|mult_rtl_3|auto_generated|mac_mult2~I .datab_clock = "none";
defparam \comb_4|mult_rtl_3|auto_generated|mac_mult2~I .signa_clock = "none";
defparam \comb_4|mult_rtl_3|auto_generated|mac_mult2~I .signb_clock = "none";
defparam \comb_4|mult_rtl_3|auto_generated|mac_mult2~I .output_clock = "none";
defparam \comb_4|mult_rtl_3|auto_generated|mac_mult2~I .dataa_clear = "none";
defparam \comb_4|mult_rtl_3|auto_generated|mac_mult2~I .datab_clear = "none";
defparam \comb_4|mult_rtl_3|auto_generated|mac_mult2~I .signa_clear = "none";
defparam \comb_4|mult_rtl_3|auto_generated|mac_mult2~I .signb_clear = "none";
defparam \comb_4|mult_rtl_3|auto_generated|mac_mult2~I .output_clear = "none";
defparam \comb_4|mult_rtl_3|auto_generated|mac_mult2~I .signa_internally_grounded = "false";
defparam \comb_4|mult_rtl_3|auto_generated|mac_mult2~I .signb_internally_grounded = "false";
// synopsys translate_on

// atom is at DSPOUT_X11_Y9_N6
stratix_mac_out \comb_4|mult_rtl_3|auto_generated|mac_out1 (
	.zeroacc(gnd),
	.addnsub0(vcc),
	.addnsub1(vcc),
	.signa(vcc),
	.signb(vcc),
	.dataa({\comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT31 ,\comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT30 ,\comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT29 ,\comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT28 ,
\comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT27 ,\comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT26 ,\comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT25 ,\comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT24 ,
\comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT23 ,\comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT22 ,\comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT21 ,\comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT20 ,
\comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT19 ,\comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT18 ,\comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT17 ,\comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT16 ,
\comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT15 ,\comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT14 ,\comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT13 ,\comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT12 ,
\comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT11 ,\comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT10 ,\comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT9 ,\comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT8 ,
\comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT7 ,\comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT6 ,\comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT5 ,\comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT4 ,
\comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT3 ,\comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT2 ,\comb_4|mult_rtl_3|auto_generated|mac_mult2~DATAOUT1 ,\comb_4|mult_rtl_3|auto_generated|mac_mult2 ,\comb_4|mult_rtl_3|auto_generated|mac_mult2~7 ,
\comb_4|mult_rtl_3|auto_generated|mac_mult2~6 ,\comb_4|mult_rtl_3|auto_generated|mac_mult2~5 ,\comb_4|mult_rtl_3|auto_generated|mac_mult2~4 }),
	.datab(),
	.datac(),
	.datad(),
	.clk({gnd,gnd,gnd,\clock~combout }),
	.aclr({gnd,gnd,gnd,gnd}),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.accoverflow(),
	.dataout(\comb_4|mult_rtl_3|auto_generated|mac_out1_DATAOUT_bus ));
// synopsys translate_off
defparam \comb_4|mult_rtl_3|auto_generated|mac_out1 .operation_mode = "output_only";
defparam \comb_4|mult_rtl_3|auto_generated|mac_out1 .dataa_width = 36;
defparam \comb_4|mult_rtl_3|auto_generated|mac_out1 .addnsub0_clock = "none";
defparam \comb_4|mult_rtl_3|auto_generated|mac_out1 .addnsub1_clock = "none";
defparam \comb_4|mult_rtl_3|auto_generated|mac_out1 .zeroacc_clock = "none";
defparam \comb_4|mult_rtl_3|auto_generated|mac_out1 .signa_clock = "none";
defparam \comb_4|mult_rtl_3|auto_generated|mac_out1 .signb_clock = "none";
defparam \comb_4|mult_rtl_3|auto_generated|mac_out1 .output_clock = "0";
defparam \comb_4|mult_rtl_3|auto_generated|mac_out1 .addnsub0_pipeline_clock = "none";
defparam \comb_4|mult_rtl_3|auto_generated|mac_out1 .addnsub1_pipeline_clock = "none";
defparam \comb_4|mult_rtl_3|auto_generated|mac_out1 .zeroacc_pipeline_clock = "none";
defparam \comb_4|mult_rtl_3|auto_generated|mac_out1 .signa_pipeline_clock = "none";
defparam \comb_4|mult_rtl_3|auto_generated|mac_out1 .signb_pipeline_clock = "none";
defparam \comb_4|mult_rtl_3|auto_generated|mac_out1 .addnsub0_clear = "none";
defparam \comb_4|mult_rtl_3|auto_generated|mac_out1 .addnsub1_clear = "none";
defparam \comb_4|mult_rtl_3|auto_generated|mac_out1 .zeroacc_clear = "none";
defparam \comb_4|mult_rtl_3|auto_generated|mac_out1 .signa_clear = "none";
defparam \comb_4|mult_rtl_3|auto_generated|mac_out1 .signb_clear = "none";
defparam \comb_4|mult_rtl_3|auto_generated|mac_out1 .output_clear = "0";
defparam \comb_4|mult_rtl_3|auto_generated|mac_out1 .addnsub0_pipeline_clear = "none";
defparam \comb_4|mult_rtl_3|auto_generated|mac_out1 .addnsub1_pipeline_clear = "none";
defparam \comb_4|mult_rtl_3|auto_generated|mac_out1 .zeroacc_pipeline_clear = "none";
defparam \comb_4|mult_rtl_3|auto_generated|mac_out1 .signa_pipeline_clear = "none";
defparam \comb_4|mult_rtl_3|auto_generated|mac_out1 .signb_pipeline_clear = "none";
defparam \comb_4|mult_rtl_3|auto_generated|mac_out1 .dataout_width = 36;
defparam \comb_4|mult_rtl_3|auto_generated|mac_out1 .data_out_programmable_invert = 72'b000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// atom is at DSPMULT_X42_Y7_N0
stratix_mac_mult \comb_5|mult_rtl_4|auto_generated|mac_mult2~I (
	.signa(gnd),
	.signb(gnd),
	.dataa({\comb_5|mult_rtl_1|auto_generated|result[15] ,\comb_5|mult_rtl_1|auto_generated|result[14] ,\comb_5|mult_rtl_1|auto_generated|result[13] ,\comb_5|mult_rtl_1|auto_generated|result[12] ,\comb_5|mult_rtl_1|auto_generated|result[11] ,
\comb_5|mult_rtl_1|auto_generated|result[10] ,\comb_5|mult_rtl_1|auto_generated|result[9] ,\comb_5|mult_rtl_1|auto_generated|result[8] ,\comb_5|mult_rtl_1|auto_generated|result[7] ,\comb_5|mult_rtl_1|auto_generated|result[6] ,
\comb_5|mult_rtl_1|auto_generated|result[5] ,\comb_5|mult_rtl_1|auto_generated|result[4] ,\comb_5|mult_rtl_1|auto_generated|result[3] ,\comb_5|mult_rtl_1|auto_generated|result[2] ,\comb_5|mult_rtl_1|auto_generated|result[1] ,
\comb_5|mult_rtl_1|auto_generated|result[0] ,gnd,gnd}),
	.datab({\arr[7][15] ,\arr[7][14] ,\arr[7][13] ,\arr[7][12] ,\arr[7][11] ,\arr[7][10] ,\arr[7][9] ,\arr[7][8] ,\arr[7][7] ,\arr[7][6] ,\arr[7][5] ,\arr[7][4] ,\arr[7][3] ,\arr[7][2] ,\arr[7][1] ,\arr[7][0] ,gnd,gnd}),
	.clk({gnd,gnd,gnd,gnd}),
	.aclr({gnd,gnd,gnd,gnd}),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\comb_5|mult_rtl_4|auto_generated|mac_mult2~I_DATAOUT_bus ),
	.scanouta(),
	.scanoutb());
// synopsys translate_off
defparam \comb_5|mult_rtl_4|auto_generated|mac_mult2~I .dataa_width = 18;
defparam \comb_5|mult_rtl_4|auto_generated|mac_mult2~I .datab_width = 18;
defparam \comb_5|mult_rtl_4|auto_generated|mac_mult2~I .dataa_clock = "none";
defparam \comb_5|mult_rtl_4|auto_generated|mac_mult2~I .datab_clock = "none";
defparam \comb_5|mult_rtl_4|auto_generated|mac_mult2~I .signa_clock = "none";
defparam \comb_5|mult_rtl_4|auto_generated|mac_mult2~I .signb_clock = "none";
defparam \comb_5|mult_rtl_4|auto_generated|mac_mult2~I .output_clock = "none";
defparam \comb_5|mult_rtl_4|auto_generated|mac_mult2~I .dataa_clear = "none";
defparam \comb_5|mult_rtl_4|auto_generated|mac_mult2~I .datab_clear = "none";
defparam \comb_5|mult_rtl_4|auto_generated|mac_mult2~I .signa_clear = "none";
defparam \comb_5|mult_rtl_4|auto_generated|mac_mult2~I .signb_clear = "none";
defparam \comb_5|mult_rtl_4|auto_generated|mac_mult2~I .output_clear = "none";
defparam \comb_5|mult_rtl_4|auto_generated|mac_mult2~I .signa_internally_grounded = "false";
defparam \comb_5|mult_rtl_4|auto_generated|mac_mult2~I .signb_internally_grounded = "false";
// synopsys translate_on

// atom is at DSPOUT_X43_Y1_N0
stratix_mac_out \comb_5|mult_rtl_4|auto_generated|mac_out1 (
	.zeroacc(gnd),
	.addnsub0(vcc),
	.addnsub1(vcc),
	.signa(vcc),
	.signb(vcc),
	.dataa({\comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT31 ,\comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT30 ,\comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT29 ,\comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT28 ,
\comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT27 ,\comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT26 ,\comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT25 ,\comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT24 ,
\comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT23 ,\comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT22 ,\comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT21 ,\comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT20 ,
\comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT19 ,\comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT18 ,\comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT17 ,\comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT16 ,
\comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT15 ,\comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT14 ,\comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT13 ,\comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT12 ,
\comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT11 ,\comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT10 ,\comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT9 ,\comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT8 ,
\comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT7 ,\comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT6 ,\comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT5 ,\comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT4 ,
\comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT3 ,\comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT2 ,\comb_5|mult_rtl_4|auto_generated|mac_mult2~DATAOUT1 ,\comb_5|mult_rtl_4|auto_generated|mac_mult2 ,\comb_5|mult_rtl_4|auto_generated|mac_mult2~7 ,
\comb_5|mult_rtl_4|auto_generated|mac_mult2~6 ,\comb_5|mult_rtl_4|auto_generated|mac_mult2~5 ,\comb_5|mult_rtl_4|auto_generated|mac_mult2~4 }),
	.datab(),
	.datac(),
	.datad(),
	.clk({gnd,gnd,gnd,\clock~combout }),
	.aclr({gnd,gnd,gnd,gnd}),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.accoverflow(),
	.dataout(\comb_5|mult_rtl_4|auto_generated|mac_out1_DATAOUT_bus ));
// synopsys translate_off
defparam \comb_5|mult_rtl_4|auto_generated|mac_out1 .operation_mode = "output_only";
defparam \comb_5|mult_rtl_4|auto_generated|mac_out1 .dataa_width = 36;
defparam \comb_5|mult_rtl_4|auto_generated|mac_out1 .addnsub0_clock = "none";
defparam \comb_5|mult_rtl_4|auto_generated|mac_out1 .addnsub1_clock = "none";
defparam \comb_5|mult_rtl_4|auto_generated|mac_out1 .zeroacc_clock = "none";
defparam \comb_5|mult_rtl_4|auto_generated|mac_out1 .signa_clock = "none";
defparam \comb_5|mult_rtl_4|auto_generated|mac_out1 .signb_clock = "none";
defparam \comb_5|mult_rtl_4|auto_generated|mac_out1 .output_clock = "0";
defparam \comb_5|mult_rtl_4|auto_generated|mac_out1 .addnsub0_pipeline_clock = "none";
defparam \comb_5|mult_rtl_4|auto_generated|mac_out1 .addnsub1_pipeline_clock = "none";
defparam \comb_5|mult_rtl_4|auto_generated|mac_out1 .zeroacc_pipeline_clock = "none";
defparam \comb_5|mult_rtl_4|auto_generated|mac_out1 .signa_pipeline_clock = "none";
defparam \comb_5|mult_rtl_4|auto_generated|mac_out1 .signb_pipeline_clock = "none";
defparam \comb_5|mult_rtl_4|auto_generated|mac_out1 .addnsub0_clear = "none";
defparam \comb_5|mult_rtl_4|auto_generated|mac_out1 .addnsub1_clear = "none";
defparam \comb_5|mult_rtl_4|auto_generated|mac_out1 .zeroacc_clear = "none";
defparam \comb_5|mult_rtl_4|auto_generated|mac_out1 .signa_clear = "none";
defparam \comb_5|mult_rtl_4|auto_generated|mac_out1 .signb_clear = "none";
defparam \comb_5|mult_rtl_4|auto_generated|mac_out1 .output_clear = "0";
defparam \comb_5|mult_rtl_4|auto_generated|mac_out1 .addnsub0_pipeline_clear = "none";
defparam \comb_5|mult_rtl_4|auto_generated|mac_out1 .addnsub1_pipeline_clear = "none";
defparam \comb_5|mult_rtl_4|auto_generated|mac_out1 .zeroacc_pipeline_clear = "none";
defparam \comb_5|mult_rtl_4|auto_generated|mac_out1 .signa_pipeline_clear = "none";
defparam \comb_5|mult_rtl_4|auto_generated|mac_out1 .signb_pipeline_clear = "none";
defparam \comb_5|mult_rtl_4|auto_generated|mac_out1 .dataout_width = 36;
defparam \comb_5|mult_rtl_4|auto_generated|mac_out1 .data_out_programmable_invert = 72'b000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// atom is at PIN_V17
stratix_io \result[0]~I (
	.datain(\sumary[0] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(result[0]),
	.dqsundelayedout());
// synopsys translate_off
defparam \result[0]~I .operation_mode = "output";
defparam \result[0]~I .ddio_mode = "none";
defparam \result[0]~I .input_register_mode = "none";
defparam \result[0]~I .output_register_mode = "none";
defparam \result[0]~I .oe_register_mode = "none";
defparam \result[0]~I .input_async_reset = "none";
defparam \result[0]~I .output_async_reset = "none";
defparam \result[0]~I .oe_async_reset = "none";
defparam \result[0]~I .input_sync_reset = "none";
defparam \result[0]~I .output_sync_reset = "none";
defparam \result[0]~I .oe_sync_reset = "none";
defparam \result[0]~I .input_power_up = "low";
defparam \result[0]~I .output_power_up = "low";
defparam \result[0]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_N13
stratix_io \result[1]~I (
	.datain(\sumary[1] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(result[1]),
	.dqsundelayedout());
// synopsys translate_off
defparam \result[1]~I .operation_mode = "output";
defparam \result[1]~I .ddio_mode = "none";
defparam \result[1]~I .input_register_mode = "none";
defparam \result[1]~I .output_register_mode = "none";
defparam \result[1]~I .oe_register_mode = "none";
defparam \result[1]~I .input_async_reset = "none";
defparam \result[1]~I .output_async_reset = "none";
defparam \result[1]~I .oe_async_reset = "none";
defparam \result[1]~I .input_sync_reset = "none";
defparam \result[1]~I .output_sync_reset = "none";
defparam \result[1]~I .oe_sync_reset = "none";
defparam \result[1]~I .input_power_up = "low";
defparam \result[1]~I .output_power_up = "low";
defparam \result[1]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_T19
stratix_io \result[2]~I (
	.datain(\sumary[2] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(result[2]),
	.dqsundelayedout());
// synopsys translate_off
defparam \result[2]~I .operation_mode = "output";
defparam \result[2]~I .ddio_mode = "none";
defparam \result[2]~I .input_register_mode = "none";
defparam \result[2]~I .output_register_mode = "none";
defparam \result[2]~I .oe_register_mode = "none";
defparam \result[2]~I .input_async_reset = "none";
defparam \result[2]~I .output_async_reset = "none";
defparam \result[2]~I .oe_async_reset = "none";
defparam \result[2]~I .input_sync_reset = "none";
defparam \result[2]~I .output_sync_reset = "none";
defparam \result[2]~I .oe_sync_reset = "none";
defparam \result[2]~I .input_power_up = "low";
defparam \result[2]~I .output_power_up = "low";
defparam \result[2]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_T15
stratix_io \result[3]~I (
	.datain(\sumary[3] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(result[3]),
	.dqsundelayedout());
// synopsys translate_off
defparam \result[3]~I .operation_mode = "output";
defparam \result[3]~I .ddio_mode = "none";
defparam \result[3]~I .input_register_mode = "none";
defparam \result[3]~I .output_register_mode = "none";
defparam \result[3]~I .oe_register_mode = "none";
defparam \result[3]~I .input_async_reset = "none";
defparam \result[3]~I .output_async_reset = "none";
defparam \result[3]~I .oe_async_reset = "none";
defparam \result[3]~I .input_sync_reset = "none";
defparam \result[3]~I .output_sync_reset = "none";
defparam \result[3]~I .oe_sync_reset = "none";
defparam \result[3]~I .input_power_up = "low";
defparam \result[3]~I .output_power_up = "low";
defparam \result[3]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_Y20
stratix_io \result[4]~I (
	.datain(\sumary[4] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(result[4]),
	.dqsundelayedout());
// synopsys translate_off
defparam \result[4]~I .operation_mode = "output";
defparam \result[4]~I .ddio_mode = "none";
defparam \result[4]~I .input_register_mode = "none";
defparam \result[4]~I .output_register_mode = "none";
defparam \result[4]~I .oe_register_mode = "none";
defparam \result[4]~I .input_async_reset = "none";
defparam \result[4]~I .output_async_reset = "none";
defparam \result[4]~I .oe_async_reset = "none";
defparam \result[4]~I .input_sync_reset = "none";
defparam \result[4]~I .output_sync_reset = "none";
defparam \result[4]~I .oe_sync_reset = "none";
defparam \result[4]~I .input_power_up = "low";
defparam \result[4]~I .output_power_up = "low";
defparam \result[4]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_AB18
stratix_io \result[5]~I (
	.datain(\sumary[5] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(result[5]),
	.dqsundelayedout());
// synopsys translate_off
defparam \result[5]~I .operation_mode = "output";
defparam \result[5]~I .ddio_mode = "none";
defparam \result[5]~I .input_register_mode = "none";
defparam \result[5]~I .output_register_mode = "none";
defparam \result[5]~I .oe_register_mode = "none";
defparam \result[5]~I .input_async_reset = "none";
defparam \result[5]~I .output_async_reset = "none";
defparam \result[5]~I .oe_async_reset = "none";
defparam \result[5]~I .input_sync_reset = "none";
defparam \result[5]~I .output_sync_reset = "none";
defparam \result[5]~I .oe_sync_reset = "none";
defparam \result[5]~I .input_power_up = "low";
defparam \result[5]~I .output_power_up = "low";
defparam \result[5]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_W16
stratix_io \result[6]~I (
	.datain(\sumary[6] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(result[6]),
	.dqsundelayedout());
// synopsys translate_off
defparam \result[6]~I .operation_mode = "output";
defparam \result[6]~I .ddio_mode = "none";
defparam \result[6]~I .input_register_mode = "none";
defparam \result[6]~I .output_register_mode = "none";
defparam \result[6]~I .oe_register_mode = "none";
defparam \result[6]~I .input_async_reset = "none";
defparam \result[6]~I .output_async_reset = "none";
defparam \result[6]~I .oe_async_reset = "none";
defparam \result[6]~I .input_sync_reset = "none";
defparam \result[6]~I .output_sync_reset = "none";
defparam \result[6]~I .oe_sync_reset = "none";
defparam \result[6]~I .input_power_up = "low";
defparam \result[6]~I .output_power_up = "low";
defparam \result[6]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_W14
stratix_io \result[7]~I (
	.datain(\sumary[7] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(result[7]),
	.dqsundelayedout());
// synopsys translate_off
defparam \result[7]~I .operation_mode = "output";
defparam \result[7]~I .ddio_mode = "none";
defparam \result[7]~I .input_register_mode = "none";
defparam \result[7]~I .output_register_mode = "none";
defparam \result[7]~I .oe_register_mode = "none";
defparam \result[7]~I .input_async_reset = "none";
defparam \result[7]~I .output_async_reset = "none";
defparam \result[7]~I .oe_async_reset = "none";
defparam \result[7]~I .input_sync_reset = "none";
defparam \result[7]~I .output_sync_reset = "none";
defparam \result[7]~I .oe_sync_reset = "none";
defparam \result[7]~I .input_power_up = "low";
defparam \result[7]~I .output_power_up = "low";
defparam \result[7]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_P16
stratix_io \result[8]~I (
	.datain(\sumary[8] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(result[8]),
	.dqsundelayedout());
// synopsys translate_off
defparam \result[8]~I .operation_mode = "output";
defparam \result[8]~I .ddio_mode = "none";
defparam \result[8]~I .input_register_mode = "none";
defparam \result[8]~I .output_register_mode = "none";
defparam \result[8]~I .oe_register_mode = "none";
defparam \result[8]~I .input_async_reset = "none";
defparam \result[8]~I .output_async_reset = "none";
defparam \result[8]~I .oe_async_reset = "none";
defparam \result[8]~I .input_sync_reset = "none";
defparam \result[8]~I .output_sync_reset = "none";
defparam \result[8]~I .oe_sync_reset = "none";
defparam \result[8]~I .input_power_up = "low";
defparam \result[8]~I .output_power_up = "low";
defparam \result[8]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_P19
stratix_io \result[9]~I (
	.datain(\sumary[9] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(result[9]),
	.dqsundelayedout());
// synopsys translate_off
defparam \result[9]~I .operation_mode = "output";
defparam \result[9]~I .ddio_mode = "none";
defparam \result[9]~I .input_register_mode = "none";
defparam \result[9]~I .output_register_mode = "none";
defparam \result[9]~I .oe_register_mode = "none";
defparam \result[9]~I .input_async_reset = "none";
defparam \result[9]~I .output_async_reset = "none";
defparam \result[9]~I .oe_async_reset = "none";
defparam \result[9]~I .input_sync_reset = "none";
defparam \result[9]~I .output_sync_reset = "none";
defparam \result[9]~I .oe_sync_reset = "none";
defparam \result[9]~I .input_power_up = "low";
defparam \result[9]~I .output_power_up = "low";
defparam \result[9]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_V15
stratix_io \result[10]~I (
	.datain(\sumary[10] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(result[10]),
	.dqsundelayedout());
// synopsys translate_off
defparam \result[10]~I .operation_mode = "output";
defparam \result[10]~I .ddio_mode = "none";
defparam \result[10]~I .input_register_mode = "none";
defparam \result[10]~I .output_register_mode = "none";
defparam \result[10]~I .oe_register_mode = "none";
defparam \result[10]~I .input_async_reset = "none";
defparam \result[10]~I .output_async_reset = "none";
defparam \result[10]~I .oe_async_reset = "none";
defparam \result[10]~I .input_sync_reset = "none";
defparam \result[10]~I .output_sync_reset = "none";
defparam \result[10]~I .oe_sync_reset = "none";
defparam \result[10]~I .input_power_up = "low";
defparam \result[10]~I .output_power_up = "low";
defparam \result[10]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_AB17
stratix_io \result[11]~I (
	.datain(\sumary[11] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(result[11]),
	.dqsundelayedout());
// synopsys translate_off
defparam \result[11]~I .operation_mode = "output";
defparam \result[11]~I .ddio_mode = "none";
defparam \result[11]~I .input_register_mode = "none";
defparam \result[11]~I .output_register_mode = "none";
defparam \result[11]~I .oe_register_mode = "none";
defparam \result[11]~I .input_async_reset = "none";
defparam \result[11]~I .output_async_reset = "none";
defparam \result[11]~I .oe_async_reset = "none";
defparam \result[11]~I .input_sync_reset = "none";
defparam \result[11]~I .output_sync_reset = "none";
defparam \result[11]~I .oe_sync_reset = "none";
defparam \result[11]~I .input_power_up = "low";
defparam \result[11]~I .output_power_up = "low";
defparam \result[11]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_R15
stratix_io \result[12]~I (
	.datain(\sumary[12] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(result[12]),
	.dqsundelayedout());
// synopsys translate_off
defparam \result[12]~I .operation_mode = "output";
defparam \result[12]~I .ddio_mode = "none";
defparam \result[12]~I .input_register_mode = "none";
defparam \result[12]~I .output_register_mode = "none";
defparam \result[12]~I .oe_register_mode = "none";
defparam \result[12]~I .input_async_reset = "none";
defparam \result[12]~I .output_async_reset = "none";
defparam \result[12]~I .oe_async_reset = "none";
defparam \result[12]~I .input_sync_reset = "none";
defparam \result[12]~I .output_sync_reset = "none";
defparam \result[12]~I .oe_sync_reset = "none";
defparam \result[12]~I .input_power_up = "low";
defparam \result[12]~I .output_power_up = "low";
defparam \result[12]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_AB15
stratix_io \result[13]~I (
	.datain(\sumary[13] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(result[13]),
	.dqsundelayedout());
// synopsys translate_off
defparam \result[13]~I .operation_mode = "output";
defparam \result[13]~I .ddio_mode = "none";
defparam \result[13]~I .input_register_mode = "none";
defparam \result[13]~I .output_register_mode = "none";
defparam \result[13]~I .oe_register_mode = "none";
defparam \result[13]~I .input_async_reset = "none";
defparam \result[13]~I .output_async_reset = "none";
defparam \result[13]~I .oe_async_reset = "none";
defparam \result[13]~I .input_sync_reset = "none";
defparam \result[13]~I .output_sync_reset = "none";
defparam \result[13]~I .oe_sync_reset = "none";
defparam \result[13]~I .input_power_up = "low";
defparam \result[13]~I .output_power_up = "low";
defparam \result[13]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_W21
stratix_io \result[14]~I (
	.datain(\sumary[14] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(result[14]),
	.dqsundelayedout());
// synopsys translate_off
defparam \result[14]~I .operation_mode = "output";
defparam \result[14]~I .ddio_mode = "none";
defparam \result[14]~I .input_register_mode = "none";
defparam \result[14]~I .output_register_mode = "none";
defparam \result[14]~I .oe_register_mode = "none";
defparam \result[14]~I .input_async_reset = "none";
defparam \result[14]~I .output_async_reset = "none";
defparam \result[14]~I .oe_async_reset = "none";
defparam \result[14]~I .input_sync_reset = "none";
defparam \result[14]~I .output_sync_reset = "none";
defparam \result[14]~I .oe_sync_reset = "none";
defparam \result[14]~I .input_power_up = "low";
defparam \result[14]~I .output_power_up = "low";
defparam \result[14]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_W15
stratix_io \result[15]~I (
	.datain(\sumary[15] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(result[15]),
	.dqsundelayedout());
// synopsys translate_off
defparam \result[15]~I .operation_mode = "output";
defparam \result[15]~I .ddio_mode = "none";
defparam \result[15]~I .input_register_mode = "none";
defparam \result[15]~I .output_register_mode = "none";
defparam \result[15]~I .oe_register_mode = "none";
defparam \result[15]~I .input_async_reset = "none";
defparam \result[15]~I .output_async_reset = "none";
defparam \result[15]~I .oe_async_reset = "none";
defparam \result[15]~I .input_sync_reset = "none";
defparam \result[15]~I .output_sync_reset = "none";
defparam \result[15]~I .oe_sync_reset = "none";
defparam \result[15]~I .input_power_up = "low";
defparam \result[15]~I .output_power_up = "low";
defparam \result[15]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_Y16
stratix_io \temp1[0]~I (
	.datain(\comb_4|product[0] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp1[0]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp1[0]~I .operation_mode = "output";
defparam \temp1[0]~I .ddio_mode = "none";
defparam \temp1[0]~I .input_register_mode = "none";
defparam \temp1[0]~I .output_register_mode = "none";
defparam \temp1[0]~I .oe_register_mode = "none";
defparam \temp1[0]~I .input_async_reset = "none";
defparam \temp1[0]~I .output_async_reset = "none";
defparam \temp1[0]~I .oe_async_reset = "none";
defparam \temp1[0]~I .input_sync_reset = "none";
defparam \temp1[0]~I .output_sync_reset = "none";
defparam \temp1[0]~I .oe_sync_reset = "none";
defparam \temp1[0]~I .input_power_up = "low";
defparam \temp1[0]~I .output_power_up = "low";
defparam \temp1[0]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_AA21
stratix_io \temp1[1]~I (
	.datain(\comb_4|product[1] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp1[1]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp1[1]~I .operation_mode = "output";
defparam \temp1[1]~I .ddio_mode = "none";
defparam \temp1[1]~I .input_register_mode = "none";
defparam \temp1[1]~I .output_register_mode = "none";
defparam \temp1[1]~I .oe_register_mode = "none";
defparam \temp1[1]~I .input_async_reset = "none";
defparam \temp1[1]~I .output_async_reset = "none";
defparam \temp1[1]~I .oe_async_reset = "none";
defparam \temp1[1]~I .input_sync_reset = "none";
defparam \temp1[1]~I .output_sync_reset = "none";
defparam \temp1[1]~I .oe_sync_reset = "none";
defparam \temp1[1]~I .input_power_up = "low";
defparam \temp1[1]~I .output_power_up = "low";
defparam \temp1[1]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_U19
stratix_io \temp1[2]~I (
	.datain(\comb_4|product[2] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp1[2]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp1[2]~I .operation_mode = "output";
defparam \temp1[2]~I .ddio_mode = "none";
defparam \temp1[2]~I .input_register_mode = "none";
defparam \temp1[2]~I .output_register_mode = "none";
defparam \temp1[2]~I .oe_register_mode = "none";
defparam \temp1[2]~I .input_async_reset = "none";
defparam \temp1[2]~I .output_async_reset = "none";
defparam \temp1[2]~I .oe_async_reset = "none";
defparam \temp1[2]~I .input_sync_reset = "none";
defparam \temp1[2]~I .output_sync_reset = "none";
defparam \temp1[2]~I .oe_sync_reset = "none";
defparam \temp1[2]~I .input_power_up = "low";
defparam \temp1[2]~I .output_power_up = "low";
defparam \temp1[2]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_V22
stratix_io \temp1[3]~I (
	.datain(\comb_4|product[3] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp1[3]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp1[3]~I .operation_mode = "output";
defparam \temp1[3]~I .ddio_mode = "none";
defparam \temp1[3]~I .input_register_mode = "none";
defparam \temp1[3]~I .output_register_mode = "none";
defparam \temp1[3]~I .oe_register_mode = "none";
defparam \temp1[3]~I .input_async_reset = "none";
defparam \temp1[3]~I .output_async_reset = "none";
defparam \temp1[3]~I .oe_async_reset = "none";
defparam \temp1[3]~I .input_sync_reset = "none";
defparam \temp1[3]~I .output_sync_reset = "none";
defparam \temp1[3]~I .oe_sync_reset = "none";
defparam \temp1[3]~I .input_power_up = "low";
defparam \temp1[3]~I .output_power_up = "low";
defparam \temp1[3]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_M17
stratix_io \temp1[4]~I (
	.datain(\comb_4|product[4] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp1[4]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp1[4]~I .operation_mode = "output";
defparam \temp1[4]~I .ddio_mode = "none";
defparam \temp1[4]~I .input_register_mode = "none";
defparam \temp1[4]~I .output_register_mode = "none";
defparam \temp1[4]~I .oe_register_mode = "none";
defparam \temp1[4]~I .input_async_reset = "none";
defparam \temp1[4]~I .output_async_reset = "none";
defparam \temp1[4]~I .oe_async_reset = "none";
defparam \temp1[4]~I .input_sync_reset = "none";
defparam \temp1[4]~I .output_sync_reset = "none";
defparam \temp1[4]~I .oe_sync_reset = "none";
defparam \temp1[4]~I .input_power_up = "low";
defparam \temp1[4]~I .output_power_up = "low";
defparam \temp1[4]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_T16
stratix_io \temp1[5]~I (
	.datain(\comb_4|product[5] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp1[5]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp1[5]~I .operation_mode = "output";
defparam \temp1[5]~I .ddio_mode = "none";
defparam \temp1[5]~I .input_register_mode = "none";
defparam \temp1[5]~I .output_register_mode = "none";
defparam \temp1[5]~I .oe_register_mode = "none";
defparam \temp1[5]~I .input_async_reset = "none";
defparam \temp1[5]~I .output_async_reset = "none";
defparam \temp1[5]~I .oe_async_reset = "none";
defparam \temp1[5]~I .input_sync_reset = "none";
defparam \temp1[5]~I .output_sync_reset = "none";
defparam \temp1[5]~I .oe_sync_reset = "none";
defparam \temp1[5]~I .input_power_up = "low";
defparam \temp1[5]~I .output_power_up = "low";
defparam \temp1[5]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_T22
stratix_io \temp1[6]~I (
	.datain(\comb_4|product[6] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp1[6]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp1[6]~I .operation_mode = "output";
defparam \temp1[6]~I .ddio_mode = "none";
defparam \temp1[6]~I .input_register_mode = "none";
defparam \temp1[6]~I .output_register_mode = "none";
defparam \temp1[6]~I .oe_register_mode = "none";
defparam \temp1[6]~I .input_async_reset = "none";
defparam \temp1[6]~I .output_async_reset = "none";
defparam \temp1[6]~I .oe_async_reset = "none";
defparam \temp1[6]~I .input_sync_reset = "none";
defparam \temp1[6]~I .output_sync_reset = "none";
defparam \temp1[6]~I .oe_sync_reset = "none";
defparam \temp1[6]~I .input_power_up = "low";
defparam \temp1[6]~I .output_power_up = "low";
defparam \temp1[6]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_V21
stratix_io \temp1[7]~I (
	.datain(\comb_4|product[7] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp1[7]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp1[7]~I .operation_mode = "output";
defparam \temp1[7]~I .ddio_mode = "none";
defparam \temp1[7]~I .input_register_mode = "none";
defparam \temp1[7]~I .output_register_mode = "none";
defparam \temp1[7]~I .oe_register_mode = "none";
defparam \temp1[7]~I .input_async_reset = "none";
defparam \temp1[7]~I .output_async_reset = "none";
defparam \temp1[7]~I .oe_async_reset = "none";
defparam \temp1[7]~I .input_sync_reset = "none";
defparam \temp1[7]~I .output_sync_reset = "none";
defparam \temp1[7]~I .oe_sync_reset = "none";
defparam \temp1[7]~I .input_power_up = "low";
defparam \temp1[7]~I .output_power_up = "low";
defparam \temp1[7]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_U16
stratix_io \temp1[8]~I (
	.datain(\comb_4|product[8] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp1[8]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp1[8]~I .operation_mode = "output";
defparam \temp1[8]~I .ddio_mode = "none";
defparam \temp1[8]~I .input_register_mode = "none";
defparam \temp1[8]~I .output_register_mode = "none";
defparam \temp1[8]~I .oe_register_mode = "none";
defparam \temp1[8]~I .input_async_reset = "none";
defparam \temp1[8]~I .output_async_reset = "none";
defparam \temp1[8]~I .oe_async_reset = "none";
defparam \temp1[8]~I .input_sync_reset = "none";
defparam \temp1[8]~I .output_sync_reset = "none";
defparam \temp1[8]~I .oe_sync_reset = "none";
defparam \temp1[8]~I .input_power_up = "low";
defparam \temp1[8]~I .output_power_up = "low";
defparam \temp1[8]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_A16
stratix_io \temp1[9]~I (
	.datain(\comb_4|product[9] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp1[9]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp1[9]~I .operation_mode = "output";
defparam \temp1[9]~I .ddio_mode = "none";
defparam \temp1[9]~I .input_register_mode = "none";
defparam \temp1[9]~I .output_register_mode = "none";
defparam \temp1[9]~I .oe_register_mode = "none";
defparam \temp1[9]~I .input_async_reset = "none";
defparam \temp1[9]~I .output_async_reset = "none";
defparam \temp1[9]~I .oe_async_reset = "none";
defparam \temp1[9]~I .input_sync_reset = "none";
defparam \temp1[9]~I .output_sync_reset = "none";
defparam \temp1[9]~I .oe_sync_reset = "none";
defparam \temp1[9]~I .input_power_up = "low";
defparam \temp1[9]~I .output_power_up = "low";
defparam \temp1[9]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_T18
stratix_io \temp1[10]~I (
	.datain(\comb_4|product[10] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp1[10]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp1[10]~I .operation_mode = "output";
defparam \temp1[10]~I .ddio_mode = "none";
defparam \temp1[10]~I .input_register_mode = "none";
defparam \temp1[10]~I .output_register_mode = "none";
defparam \temp1[10]~I .oe_register_mode = "none";
defparam \temp1[10]~I .input_async_reset = "none";
defparam \temp1[10]~I .output_async_reset = "none";
defparam \temp1[10]~I .oe_async_reset = "none";
defparam \temp1[10]~I .input_sync_reset = "none";
defparam \temp1[10]~I .output_sync_reset = "none";
defparam \temp1[10]~I .oe_sync_reset = "none";
defparam \temp1[10]~I .input_power_up = "low";
defparam \temp1[10]~I .output_power_up = "low";
defparam \temp1[10]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_D17
stratix_io \temp1[11]~I (
	.datain(\comb_4|product[11] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp1[11]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp1[11]~I .operation_mode = "output";
defparam \temp1[11]~I .ddio_mode = "none";
defparam \temp1[11]~I .input_register_mode = "none";
defparam \temp1[11]~I .output_register_mode = "none";
defparam \temp1[11]~I .oe_register_mode = "none";
defparam \temp1[11]~I .input_async_reset = "none";
defparam \temp1[11]~I .output_async_reset = "none";
defparam \temp1[11]~I .oe_async_reset = "none";
defparam \temp1[11]~I .input_sync_reset = "none";
defparam \temp1[11]~I .output_sync_reset = "none";
defparam \temp1[11]~I .oe_sync_reset = "none";
defparam \temp1[11]~I .input_power_up = "low";
defparam \temp1[11]~I .output_power_up = "low";
defparam \temp1[11]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_AA19
stratix_io \temp1[12]~I (
	.datain(\comb_4|product[12] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp1[12]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp1[12]~I .operation_mode = "output";
defparam \temp1[12]~I .ddio_mode = "none";
defparam \temp1[12]~I .input_register_mode = "none";
defparam \temp1[12]~I .output_register_mode = "none";
defparam \temp1[12]~I .oe_register_mode = "none";
defparam \temp1[12]~I .input_async_reset = "none";
defparam \temp1[12]~I .output_async_reset = "none";
defparam \temp1[12]~I .oe_async_reset = "none";
defparam \temp1[12]~I .input_sync_reset = "none";
defparam \temp1[12]~I .output_sync_reset = "none";
defparam \temp1[12]~I .oe_sync_reset = "none";
defparam \temp1[12]~I .input_power_up = "low";
defparam \temp1[12]~I .output_power_up = "low";
defparam \temp1[12]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_W17
stratix_io \temp1[13]~I (
	.datain(\comb_4|product[13] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp1[13]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp1[13]~I .operation_mode = "output";
defparam \temp1[13]~I .ddio_mode = "none";
defparam \temp1[13]~I .input_register_mode = "none";
defparam \temp1[13]~I .output_register_mode = "none";
defparam \temp1[13]~I .oe_register_mode = "none";
defparam \temp1[13]~I .input_async_reset = "none";
defparam \temp1[13]~I .output_async_reset = "none";
defparam \temp1[13]~I .oe_async_reset = "none";
defparam \temp1[13]~I .input_sync_reset = "none";
defparam \temp1[13]~I .output_sync_reset = "none";
defparam \temp1[13]~I .oe_sync_reset = "none";
defparam \temp1[13]~I .input_power_up = "low";
defparam \temp1[13]~I .output_power_up = "low";
defparam \temp1[13]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_Y17
stratix_io \temp1[14]~I (
	.datain(\comb_4|product[14] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp1[14]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp1[14]~I .operation_mode = "output";
defparam \temp1[14]~I .ddio_mode = "none";
defparam \temp1[14]~I .input_register_mode = "none";
defparam \temp1[14]~I .output_register_mode = "none";
defparam \temp1[14]~I .oe_register_mode = "none";
defparam \temp1[14]~I .input_async_reset = "none";
defparam \temp1[14]~I .output_async_reset = "none";
defparam \temp1[14]~I .oe_async_reset = "none";
defparam \temp1[14]~I .input_sync_reset = "none";
defparam \temp1[14]~I .output_sync_reset = "none";
defparam \temp1[14]~I .oe_sync_reset = "none";
defparam \temp1[14]~I .input_power_up = "low";
defparam \temp1[14]~I .output_power_up = "low";
defparam \temp1[14]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_R20
stratix_io \temp1[15]~I (
	.datain(\comb_4|product[15] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp1[15]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp1[15]~I .operation_mode = "output";
defparam \temp1[15]~I .ddio_mode = "none";
defparam \temp1[15]~I .input_register_mode = "none";
defparam \temp1[15]~I .output_register_mode = "none";
defparam \temp1[15]~I .oe_register_mode = "none";
defparam \temp1[15]~I .input_async_reset = "none";
defparam \temp1[15]~I .output_async_reset = "none";
defparam \temp1[15]~I .oe_async_reset = "none";
defparam \temp1[15]~I .input_sync_reset = "none";
defparam \temp1[15]~I .output_sync_reset = "none";
defparam \temp1[15]~I .oe_sync_reset = "none";
defparam \temp1[15]~I .input_power_up = "low";
defparam \temp1[15]~I .output_power_up = "low";
defparam \temp1[15]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_V4
stratix_io \temp2[0]~I (
	.datain(\comb_5|product[0] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp2[0]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp2[0]~I .operation_mode = "output";
defparam \temp2[0]~I .ddio_mode = "none";
defparam \temp2[0]~I .input_register_mode = "none";
defparam \temp2[0]~I .output_register_mode = "none";
defparam \temp2[0]~I .oe_register_mode = "none";
defparam \temp2[0]~I .input_async_reset = "none";
defparam \temp2[0]~I .output_async_reset = "none";
defparam \temp2[0]~I .oe_async_reset = "none";
defparam \temp2[0]~I .input_sync_reset = "none";
defparam \temp2[0]~I .output_sync_reset = "none";
defparam \temp2[0]~I .oe_sync_reset = "none";
defparam \temp2[0]~I .input_power_up = "low";
defparam \temp2[0]~I .output_power_up = "low";
defparam \temp2[0]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_W5
stratix_io \temp2[1]~I (
	.datain(\comb_5|product[1] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp2[1]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp2[1]~I .operation_mode = "output";
defparam \temp2[1]~I .ddio_mode = "none";
defparam \temp2[1]~I .input_register_mode = "none";
defparam \temp2[1]~I .output_register_mode = "none";
defparam \temp2[1]~I .oe_register_mode = "none";
defparam \temp2[1]~I .input_async_reset = "none";
defparam \temp2[1]~I .output_async_reset = "none";
defparam \temp2[1]~I .oe_async_reset = "none";
defparam \temp2[1]~I .input_sync_reset = "none";
defparam \temp2[1]~I .output_sync_reset = "none";
defparam \temp2[1]~I .oe_sync_reset = "none";
defparam \temp2[1]~I .input_power_up = "low";
defparam \temp2[1]~I .output_power_up = "low";
defparam \temp2[1]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_AB6
stratix_io \temp2[2]~I (
	.datain(\comb_5|product[2] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp2[2]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp2[2]~I .operation_mode = "output";
defparam \temp2[2]~I .ddio_mode = "none";
defparam \temp2[2]~I .input_register_mode = "none";
defparam \temp2[2]~I .output_register_mode = "none";
defparam \temp2[2]~I .oe_register_mode = "none";
defparam \temp2[2]~I .input_async_reset = "none";
defparam \temp2[2]~I .output_async_reset = "none";
defparam \temp2[2]~I .oe_async_reset = "none";
defparam \temp2[2]~I .input_sync_reset = "none";
defparam \temp2[2]~I .output_sync_reset = "none";
defparam \temp2[2]~I .oe_sync_reset = "none";
defparam \temp2[2]~I .input_power_up = "low";
defparam \temp2[2]~I .output_power_up = "low";
defparam \temp2[2]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_T5
stratix_io \temp2[3]~I (
	.datain(\comb_5|product[3] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp2[3]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp2[3]~I .operation_mode = "output";
defparam \temp2[3]~I .ddio_mode = "none";
defparam \temp2[3]~I .input_register_mode = "none";
defparam \temp2[3]~I .output_register_mode = "none";
defparam \temp2[3]~I .oe_register_mode = "none";
defparam \temp2[3]~I .input_async_reset = "none";
defparam \temp2[3]~I .output_async_reset = "none";
defparam \temp2[3]~I .oe_async_reset = "none";
defparam \temp2[3]~I .input_sync_reset = "none";
defparam \temp2[3]~I .output_sync_reset = "none";
defparam \temp2[3]~I .oe_sync_reset = "none";
defparam \temp2[3]~I .input_power_up = "low";
defparam \temp2[3]~I .output_power_up = "low";
defparam \temp2[3]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_AA5
stratix_io \temp2[4]~I (
	.datain(\comb_5|product[4] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp2[4]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp2[4]~I .operation_mode = "output";
defparam \temp2[4]~I .ddio_mode = "none";
defparam \temp2[4]~I .input_register_mode = "none";
defparam \temp2[4]~I .output_register_mode = "none";
defparam \temp2[4]~I .oe_register_mode = "none";
defparam \temp2[4]~I .input_async_reset = "none";
defparam \temp2[4]~I .output_async_reset = "none";
defparam \temp2[4]~I .oe_async_reset = "none";
defparam \temp2[4]~I .input_sync_reset = "none";
defparam \temp2[4]~I .output_sync_reset = "none";
defparam \temp2[4]~I .oe_sync_reset = "none";
defparam \temp2[4]~I .input_power_up = "low";
defparam \temp2[4]~I .output_power_up = "low";
defparam \temp2[4]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_V5
stratix_io \temp2[5]~I (
	.datain(\comb_5|product[5] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp2[5]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp2[5]~I .operation_mode = "output";
defparam \temp2[5]~I .ddio_mode = "none";
defparam \temp2[5]~I .input_register_mode = "none";
defparam \temp2[5]~I .output_register_mode = "none";
defparam \temp2[5]~I .oe_register_mode = "none";
defparam \temp2[5]~I .input_async_reset = "none";
defparam \temp2[5]~I .output_async_reset = "none";
defparam \temp2[5]~I .oe_async_reset = "none";
defparam \temp2[5]~I .input_sync_reset = "none";
defparam \temp2[5]~I .output_sync_reset = "none";
defparam \temp2[5]~I .oe_sync_reset = "none";
defparam \temp2[5]~I .input_power_up = "low";
defparam \temp2[5]~I .output_power_up = "low";
defparam \temp2[5]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_T3
stratix_io \temp2[6]~I (
	.datain(\comb_5|product[6] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp2[6]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp2[6]~I .operation_mode = "output";
defparam \temp2[6]~I .ddio_mode = "none";
defparam \temp2[6]~I .input_register_mode = "none";
defparam \temp2[6]~I .output_register_mode = "none";
defparam \temp2[6]~I .oe_register_mode = "none";
defparam \temp2[6]~I .input_async_reset = "none";
defparam \temp2[6]~I .output_async_reset = "none";
defparam \temp2[6]~I .oe_async_reset = "none";
defparam \temp2[6]~I .input_sync_reset = "none";
defparam \temp2[6]~I .output_sync_reset = "none";
defparam \temp2[6]~I .oe_sync_reset = "none";
defparam \temp2[6]~I .input_power_up = "low";
defparam \temp2[6]~I .output_power_up = "low";
defparam \temp2[6]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_N6
stratix_io \temp2[7]~I (
	.datain(\comb_5|product[7] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp2[7]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp2[7]~I .operation_mode = "output";
defparam \temp2[7]~I .ddio_mode = "none";
defparam \temp2[7]~I .input_register_mode = "none";
defparam \temp2[7]~I .output_register_mode = "none";
defparam \temp2[7]~I .oe_register_mode = "none";
defparam \temp2[7]~I .input_async_reset = "none";
defparam \temp2[7]~I .output_async_reset = "none";
defparam \temp2[7]~I .oe_async_reset = "none";
defparam \temp2[7]~I .input_sync_reset = "none";
defparam \temp2[7]~I .output_sync_reset = "none";
defparam \temp2[7]~I .oe_sync_reset = "none";
defparam \temp2[7]~I .input_power_up = "low";
defparam \temp2[7]~I .output_power_up = "low";
defparam \temp2[7]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_Y2
stratix_io \temp2[8]~I (
	.datain(\comb_5|product[8] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp2[8]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp2[8]~I .operation_mode = "output";
defparam \temp2[8]~I .ddio_mode = "none";
defparam \temp2[8]~I .input_register_mode = "none";
defparam \temp2[8]~I .output_register_mode = "none";
defparam \temp2[8]~I .oe_register_mode = "none";
defparam \temp2[8]~I .input_async_reset = "none";
defparam \temp2[8]~I .output_async_reset = "none";
defparam \temp2[8]~I .oe_async_reset = "none";
defparam \temp2[8]~I .input_sync_reset = "none";
defparam \temp2[8]~I .output_sync_reset = "none";
defparam \temp2[8]~I .oe_sync_reset = "none";
defparam \temp2[8]~I .input_power_up = "low";
defparam \temp2[8]~I .output_power_up = "low";
defparam \temp2[8]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_U6
stratix_io \temp2[9]~I (
	.datain(\comb_5|product[9] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp2[9]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp2[9]~I .operation_mode = "output";
defparam \temp2[9]~I .ddio_mode = "none";
defparam \temp2[9]~I .input_register_mode = "none";
defparam \temp2[9]~I .output_register_mode = "none";
defparam \temp2[9]~I .oe_register_mode = "none";
defparam \temp2[9]~I .input_async_reset = "none";
defparam \temp2[9]~I .output_async_reset = "none";
defparam \temp2[9]~I .oe_async_reset = "none";
defparam \temp2[9]~I .input_sync_reset = "none";
defparam \temp2[9]~I .output_sync_reset = "none";
defparam \temp2[9]~I .oe_sync_reset = "none";
defparam \temp2[9]~I .input_power_up = "low";
defparam \temp2[9]~I .output_power_up = "low";
defparam \temp2[9]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_U2
stratix_io \temp2[10]~I (
	.datain(\comb_5|product[10] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp2[10]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp2[10]~I .operation_mode = "output";
defparam \temp2[10]~I .ddio_mode = "none";
defparam \temp2[10]~I .input_register_mode = "none";
defparam \temp2[10]~I .output_register_mode = "none";
defparam \temp2[10]~I .oe_register_mode = "none";
defparam \temp2[10]~I .input_async_reset = "none";
defparam \temp2[10]~I .output_async_reset = "none";
defparam \temp2[10]~I .oe_async_reset = "none";
defparam \temp2[10]~I .input_sync_reset = "none";
defparam \temp2[10]~I .output_sync_reset = "none";
defparam \temp2[10]~I .oe_sync_reset = "none";
defparam \temp2[10]~I .input_power_up = "low";
defparam \temp2[10]~I .output_power_up = "low";
defparam \temp2[10]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_R3
stratix_io \temp2[11]~I (
	.datain(\comb_5|product[11] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp2[11]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp2[11]~I .operation_mode = "output";
defparam \temp2[11]~I .ddio_mode = "none";
defparam \temp2[11]~I .input_register_mode = "none";
defparam \temp2[11]~I .output_register_mode = "none";
defparam \temp2[11]~I .oe_register_mode = "none";
defparam \temp2[11]~I .input_async_reset = "none";
defparam \temp2[11]~I .output_async_reset = "none";
defparam \temp2[11]~I .oe_async_reset = "none";
defparam \temp2[11]~I .input_sync_reset = "none";
defparam \temp2[11]~I .output_sync_reset = "none";
defparam \temp2[11]~I .oe_sync_reset = "none";
defparam \temp2[11]~I .input_power_up = "low";
defparam \temp2[11]~I .output_power_up = "low";
defparam \temp2[11]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_W1
stratix_io \temp2[12]~I (
	.datain(\comb_5|product[12] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp2[12]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp2[12]~I .operation_mode = "output";
defparam \temp2[12]~I .ddio_mode = "none";
defparam \temp2[12]~I .input_register_mode = "none";
defparam \temp2[12]~I .output_register_mode = "none";
defparam \temp2[12]~I .oe_register_mode = "none";
defparam \temp2[12]~I .input_async_reset = "none";
defparam \temp2[12]~I .output_async_reset = "none";
defparam \temp2[12]~I .oe_async_reset = "none";
defparam \temp2[12]~I .input_sync_reset = "none";
defparam \temp2[12]~I .output_sync_reset = "none";
defparam \temp2[12]~I .oe_sync_reset = "none";
defparam \temp2[12]~I .input_power_up = "low";
defparam \temp2[12]~I .output_power_up = "low";
defparam \temp2[12]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_U1
stratix_io \temp2[13]~I (
	.datain(\comb_5|product[13] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp2[13]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp2[13]~I .operation_mode = "output";
defparam \temp2[13]~I .ddio_mode = "none";
defparam \temp2[13]~I .input_register_mode = "none";
defparam \temp2[13]~I .output_register_mode = "none";
defparam \temp2[13]~I .oe_register_mode = "none";
defparam \temp2[13]~I .input_async_reset = "none";
defparam \temp2[13]~I .output_async_reset = "none";
defparam \temp2[13]~I .oe_async_reset = "none";
defparam \temp2[13]~I .input_sync_reset = "none";
defparam \temp2[13]~I .output_sync_reset = "none";
defparam \temp2[13]~I .oe_sync_reset = "none";
defparam \temp2[13]~I .input_power_up = "low";
defparam \temp2[13]~I .output_power_up = "low";
defparam \temp2[13]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_AA4
stratix_io \temp2[14]~I (
	.datain(\comb_5|product[14] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp2[14]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp2[14]~I .operation_mode = "output";
defparam \temp2[14]~I .ddio_mode = "none";
defparam \temp2[14]~I .input_register_mode = "none";
defparam \temp2[14]~I .output_register_mode = "none";
defparam \temp2[14]~I .oe_register_mode = "none";
defparam \temp2[14]~I .input_async_reset = "none";
defparam \temp2[14]~I .output_async_reset = "none";
defparam \temp2[14]~I .oe_async_reset = "none";
defparam \temp2[14]~I .input_sync_reset = "none";
defparam \temp2[14]~I .output_sync_reset = "none";
defparam \temp2[14]~I .oe_sync_reset = "none";
defparam \temp2[14]~I .input_power_up = "low";
defparam \temp2[14]~I .output_power_up = "low";
defparam \temp2[14]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_R4
stratix_io \temp2[15]~I (
	.datain(\comb_5|product[15] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp2[15]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp2[15]~I .operation_mode = "output";
defparam \temp2[15]~I .ddio_mode = "none";
defparam \temp2[15]~I .input_register_mode = "none";
defparam \temp2[15]~I .output_register_mode = "none";
defparam \temp2[15]~I .oe_register_mode = "none";
defparam \temp2[15]~I .input_async_reset = "none";
defparam \temp2[15]~I .output_async_reset = "none";
defparam \temp2[15]~I .oe_async_reset = "none";
defparam \temp2[15]~I .input_sync_reset = "none";
defparam \temp2[15]~I .output_sync_reset = "none";
defparam \temp2[15]~I .oe_sync_reset = "none";
defparam \temp2[15]~I .input_power_up = "low";
defparam \temp2[15]~I .output_power_up = "low";
defparam \temp2[15]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_G9
stratix_io \temp3[0]~I (
	.datain(\comb_6|product[0] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp3[0]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp3[0]~I .operation_mode = "output";
defparam \temp3[0]~I .ddio_mode = "none";
defparam \temp3[0]~I .input_register_mode = "none";
defparam \temp3[0]~I .output_register_mode = "none";
defparam \temp3[0]~I .oe_register_mode = "none";
defparam \temp3[0]~I .input_async_reset = "none";
defparam \temp3[0]~I .output_async_reset = "none";
defparam \temp3[0]~I .oe_async_reset = "none";
defparam \temp3[0]~I .input_sync_reset = "none";
defparam \temp3[0]~I .output_sync_reset = "none";
defparam \temp3[0]~I .oe_sync_reset = "none";
defparam \temp3[0]~I .input_power_up = "low";
defparam \temp3[0]~I .output_power_up = "low";
defparam \temp3[0]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_J2
stratix_io \temp3[1]~I (
	.datain(\comb_6|product[1] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp3[1]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp3[1]~I .operation_mode = "output";
defparam \temp3[1]~I .ddio_mode = "none";
defparam \temp3[1]~I .input_register_mode = "none";
defparam \temp3[1]~I .output_register_mode = "none";
defparam \temp3[1]~I .oe_register_mode = "none";
defparam \temp3[1]~I .input_async_reset = "none";
defparam \temp3[1]~I .output_async_reset = "none";
defparam \temp3[1]~I .oe_async_reset = "none";
defparam \temp3[1]~I .input_sync_reset = "none";
defparam \temp3[1]~I .output_sync_reset = "none";
defparam \temp3[1]~I .oe_sync_reset = "none";
defparam \temp3[1]~I .input_power_up = "low";
defparam \temp3[1]~I .output_power_up = "low";
defparam \temp3[1]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_L7
stratix_io \temp3[2]~I (
	.datain(\comb_6|product[2] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp3[2]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp3[2]~I .operation_mode = "output";
defparam \temp3[2]~I .ddio_mode = "none";
defparam \temp3[2]~I .input_register_mode = "none";
defparam \temp3[2]~I .output_register_mode = "none";
defparam \temp3[2]~I .oe_register_mode = "none";
defparam \temp3[2]~I .input_async_reset = "none";
defparam \temp3[2]~I .output_async_reset = "none";
defparam \temp3[2]~I .oe_async_reset = "none";
defparam \temp3[2]~I .input_sync_reset = "none";
defparam \temp3[2]~I .output_sync_reset = "none";
defparam \temp3[2]~I .oe_sync_reset = "none";
defparam \temp3[2]~I .input_power_up = "low";
defparam \temp3[2]~I .output_power_up = "low";
defparam \temp3[2]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_C9
stratix_io \temp3[3]~I (
	.datain(\comb_6|product[3] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp3[3]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp3[3]~I .operation_mode = "output";
defparam \temp3[3]~I .ddio_mode = "none";
defparam \temp3[3]~I .input_register_mode = "none";
defparam \temp3[3]~I .output_register_mode = "none";
defparam \temp3[3]~I .oe_register_mode = "none";
defparam \temp3[3]~I .input_async_reset = "none";
defparam \temp3[3]~I .output_async_reset = "none";
defparam \temp3[3]~I .oe_async_reset = "none";
defparam \temp3[3]~I .input_sync_reset = "none";
defparam \temp3[3]~I .output_sync_reset = "none";
defparam \temp3[3]~I .oe_sync_reset = "none";
defparam \temp3[3]~I .input_power_up = "low";
defparam \temp3[3]~I .output_power_up = "low";
defparam \temp3[3]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_B12
stratix_io \temp3[4]~I (
	.datain(\comb_6|product[4] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp3[4]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp3[4]~I .operation_mode = "output";
defparam \temp3[4]~I .ddio_mode = "none";
defparam \temp3[4]~I .input_register_mode = "none";
defparam \temp3[4]~I .output_register_mode = "none";
defparam \temp3[4]~I .oe_register_mode = "none";
defparam \temp3[4]~I .input_async_reset = "none";
defparam \temp3[4]~I .output_async_reset = "none";
defparam \temp3[4]~I .oe_async_reset = "none";
defparam \temp3[4]~I .input_sync_reset = "none";
defparam \temp3[4]~I .output_sync_reset = "none";
defparam \temp3[4]~I .oe_sync_reset = "none";
defparam \temp3[4]~I .input_power_up = "low";
defparam \temp3[4]~I .output_power_up = "low";
defparam \temp3[4]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_D12
stratix_io \temp3[5]~I (
	.datain(\comb_6|product[5] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp3[5]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp3[5]~I .operation_mode = "output";
defparam \temp3[5]~I .ddio_mode = "none";
defparam \temp3[5]~I .input_register_mode = "none";
defparam \temp3[5]~I .output_register_mode = "none";
defparam \temp3[5]~I .oe_register_mode = "none";
defparam \temp3[5]~I .input_async_reset = "none";
defparam \temp3[5]~I .output_async_reset = "none";
defparam \temp3[5]~I .oe_async_reset = "none";
defparam \temp3[5]~I .input_sync_reset = "none";
defparam \temp3[5]~I .output_sync_reset = "none";
defparam \temp3[5]~I .oe_sync_reset = "none";
defparam \temp3[5]~I .input_power_up = "low";
defparam \temp3[5]~I .output_power_up = "low";
defparam \temp3[5]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_K8
stratix_io \temp3[6]~I (
	.datain(\comb_6|product[6] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp3[6]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp3[6]~I .operation_mode = "output";
defparam \temp3[6]~I .ddio_mode = "none";
defparam \temp3[6]~I .input_register_mode = "none";
defparam \temp3[6]~I .output_register_mode = "none";
defparam \temp3[6]~I .oe_register_mode = "none";
defparam \temp3[6]~I .input_async_reset = "none";
defparam \temp3[6]~I .output_async_reset = "none";
defparam \temp3[6]~I .oe_async_reset = "none";
defparam \temp3[6]~I .input_sync_reset = "none";
defparam \temp3[6]~I .output_sync_reset = "none";
defparam \temp3[6]~I .oe_sync_reset = "none";
defparam \temp3[6]~I .input_power_up = "low";
defparam \temp3[6]~I .output_power_up = "low";
defparam \temp3[6]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_K10
stratix_io \temp3[7]~I (
	.datain(\comb_6|product[7] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp3[7]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp3[7]~I .operation_mode = "output";
defparam \temp3[7]~I .ddio_mode = "none";
defparam \temp3[7]~I .input_register_mode = "none";
defparam \temp3[7]~I .output_register_mode = "none";
defparam \temp3[7]~I .oe_register_mode = "none";
defparam \temp3[7]~I .input_async_reset = "none";
defparam \temp3[7]~I .output_async_reset = "none";
defparam \temp3[7]~I .oe_async_reset = "none";
defparam \temp3[7]~I .input_sync_reset = "none";
defparam \temp3[7]~I .output_sync_reset = "none";
defparam \temp3[7]~I .oe_sync_reset = "none";
defparam \temp3[7]~I .input_power_up = "low";
defparam \temp3[7]~I .output_power_up = "low";
defparam \temp3[7]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_A12
stratix_io \temp3[8]~I (
	.datain(\comb_6|product[8] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp3[8]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp3[8]~I .operation_mode = "output";
defparam \temp3[8]~I .ddio_mode = "none";
defparam \temp3[8]~I .input_register_mode = "none";
defparam \temp3[8]~I .output_register_mode = "none";
defparam \temp3[8]~I .oe_register_mode = "none";
defparam \temp3[8]~I .input_async_reset = "none";
defparam \temp3[8]~I .output_async_reset = "none";
defparam \temp3[8]~I .oe_async_reset = "none";
defparam \temp3[8]~I .input_sync_reset = "none";
defparam \temp3[8]~I .output_sync_reset = "none";
defparam \temp3[8]~I .oe_sync_reset = "none";
defparam \temp3[8]~I .input_power_up = "low";
defparam \temp3[8]~I .output_power_up = "low";
defparam \temp3[8]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_W13
stratix_io \temp3[9]~I (
	.datain(\comb_6|product[9] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp3[9]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp3[9]~I .operation_mode = "output";
defparam \temp3[9]~I .ddio_mode = "none";
defparam \temp3[9]~I .input_register_mode = "none";
defparam \temp3[9]~I .output_register_mode = "none";
defparam \temp3[9]~I .oe_register_mode = "none";
defparam \temp3[9]~I .input_async_reset = "none";
defparam \temp3[9]~I .output_async_reset = "none";
defparam \temp3[9]~I .oe_async_reset = "none";
defparam \temp3[9]~I .input_sync_reset = "none";
defparam \temp3[9]~I .output_sync_reset = "none";
defparam \temp3[9]~I .oe_sync_reset = "none";
defparam \temp3[9]~I .input_power_up = "low";
defparam \temp3[9]~I .output_power_up = "low";
defparam \temp3[9]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_F9
stratix_io \temp3[10]~I (
	.datain(\comb_6|product[10] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp3[10]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp3[10]~I .operation_mode = "output";
defparam \temp3[10]~I .ddio_mode = "none";
defparam \temp3[10]~I .input_register_mode = "none";
defparam \temp3[10]~I .output_register_mode = "none";
defparam \temp3[10]~I .oe_register_mode = "none";
defparam \temp3[10]~I .input_async_reset = "none";
defparam \temp3[10]~I .output_async_reset = "none";
defparam \temp3[10]~I .oe_async_reset = "none";
defparam \temp3[10]~I .input_sync_reset = "none";
defparam \temp3[10]~I .output_sync_reset = "none";
defparam \temp3[10]~I .oe_sync_reset = "none";
defparam \temp3[10]~I .input_power_up = "low";
defparam \temp3[10]~I .output_power_up = "low";
defparam \temp3[10]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_T9
stratix_io \temp3[11]~I (
	.datain(\comb_6|product[11] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp3[11]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp3[11]~I .operation_mode = "output";
defparam \temp3[11]~I .ddio_mode = "none";
defparam \temp3[11]~I .input_register_mode = "none";
defparam \temp3[11]~I .output_register_mode = "none";
defparam \temp3[11]~I .oe_register_mode = "none";
defparam \temp3[11]~I .input_async_reset = "none";
defparam \temp3[11]~I .output_async_reset = "none";
defparam \temp3[11]~I .oe_async_reset = "none";
defparam \temp3[11]~I .input_sync_reset = "none";
defparam \temp3[11]~I .output_sync_reset = "none";
defparam \temp3[11]~I .oe_sync_reset = "none";
defparam \temp3[11]~I .input_power_up = "low";
defparam \temp3[11]~I .output_power_up = "low";
defparam \temp3[11]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_T2
stratix_io \temp3[12]~I (
	.datain(\comb_6|product[12] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp3[12]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp3[12]~I .operation_mode = "output";
defparam \temp3[12]~I .ddio_mode = "none";
defparam \temp3[12]~I .input_register_mode = "none";
defparam \temp3[12]~I .output_register_mode = "none";
defparam \temp3[12]~I .oe_register_mode = "none";
defparam \temp3[12]~I .input_async_reset = "none";
defparam \temp3[12]~I .output_async_reset = "none";
defparam \temp3[12]~I .oe_async_reset = "none";
defparam \temp3[12]~I .input_sync_reset = "none";
defparam \temp3[12]~I .output_sync_reset = "none";
defparam \temp3[12]~I .oe_sync_reset = "none";
defparam \temp3[12]~I .input_power_up = "low";
defparam \temp3[12]~I .output_power_up = "low";
defparam \temp3[12]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_T14
stratix_io \temp3[13]~I (
	.datain(\comb_6|product[13] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp3[13]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp3[13]~I .operation_mode = "output";
defparam \temp3[13]~I .ddio_mode = "none";
defparam \temp3[13]~I .input_register_mode = "none";
defparam \temp3[13]~I .output_register_mode = "none";
defparam \temp3[13]~I .oe_register_mode = "none";
defparam \temp3[13]~I .input_async_reset = "none";
defparam \temp3[13]~I .output_async_reset = "none";
defparam \temp3[13]~I .oe_async_reset = "none";
defparam \temp3[13]~I .input_sync_reset = "none";
defparam \temp3[13]~I .output_sync_reset = "none";
defparam \temp3[13]~I .oe_sync_reset = "none";
defparam \temp3[13]~I .input_power_up = "low";
defparam \temp3[13]~I .output_power_up = "low";
defparam \temp3[13]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_H10
stratix_io \temp3[14]~I (
	.datain(\comb_6|product[14] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp3[14]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp3[14]~I .operation_mode = "output";
defparam \temp3[14]~I .ddio_mode = "none";
defparam \temp3[14]~I .input_register_mode = "none";
defparam \temp3[14]~I .output_register_mode = "none";
defparam \temp3[14]~I .oe_register_mode = "none";
defparam \temp3[14]~I .input_async_reset = "none";
defparam \temp3[14]~I .output_async_reset = "none";
defparam \temp3[14]~I .oe_async_reset = "none";
defparam \temp3[14]~I .input_sync_reset = "none";
defparam \temp3[14]~I .output_sync_reset = "none";
defparam \temp3[14]~I .oe_sync_reset = "none";
defparam \temp3[14]~I .input_power_up = "low";
defparam \temp3[14]~I .output_power_up = "low";
defparam \temp3[14]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_J8
stratix_io \temp3[15]~I (
	.datain(\comb_6|product[15] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp3[15]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp3[15]~I .operation_mode = "output";
defparam \temp3[15]~I .ddio_mode = "none";
defparam \temp3[15]~I .input_register_mode = "none";
defparam \temp3[15]~I .output_register_mode = "none";
defparam \temp3[15]~I .oe_register_mode = "none";
defparam \temp3[15]~I .input_async_reset = "none";
defparam \temp3[15]~I .output_async_reset = "none";
defparam \temp3[15]~I .oe_async_reset = "none";
defparam \temp3[15]~I .input_sync_reset = "none";
defparam \temp3[15]~I .output_sync_reset = "none";
defparam \temp3[15]~I .oe_sync_reset = "none";
defparam \temp3[15]~I .input_power_up = "low";
defparam \temp3[15]~I .output_power_up = "low";
defparam \temp3[15]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_K21
stratix_io \temp4[0]~I (
	.datain(\comb_7|product[0] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp4[0]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp4[0]~I .operation_mode = "output";
defparam \temp4[0]~I .ddio_mode = "none";
defparam \temp4[0]~I .input_register_mode = "none";
defparam \temp4[0]~I .output_register_mode = "none";
defparam \temp4[0]~I .oe_register_mode = "none";
defparam \temp4[0]~I .input_async_reset = "none";
defparam \temp4[0]~I .output_async_reset = "none";
defparam \temp4[0]~I .oe_async_reset = "none";
defparam \temp4[0]~I .input_sync_reset = "none";
defparam \temp4[0]~I .output_sync_reset = "none";
defparam \temp4[0]~I .oe_sync_reset = "none";
defparam \temp4[0]~I .input_power_up = "low";
defparam \temp4[0]~I .output_power_up = "low";
defparam \temp4[0]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_N16
stratix_io \temp4[1]~I (
	.datain(\comb_7|product[1] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp4[1]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp4[1]~I .operation_mode = "output";
defparam \temp4[1]~I .ddio_mode = "none";
defparam \temp4[1]~I .input_register_mode = "none";
defparam \temp4[1]~I .output_register_mode = "none";
defparam \temp4[1]~I .oe_register_mode = "none";
defparam \temp4[1]~I .input_async_reset = "none";
defparam \temp4[1]~I .output_async_reset = "none";
defparam \temp4[1]~I .oe_async_reset = "none";
defparam \temp4[1]~I .input_sync_reset = "none";
defparam \temp4[1]~I .output_sync_reset = "none";
defparam \temp4[1]~I .oe_sync_reset = "none";
defparam \temp4[1]~I .input_power_up = "low";
defparam \temp4[1]~I .output_power_up = "low";
defparam \temp4[1]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_T21
stratix_io \temp4[2]~I (
	.datain(\comb_7|product[2] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp4[2]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp4[2]~I .operation_mode = "output";
defparam \temp4[2]~I .ddio_mode = "none";
defparam \temp4[2]~I .input_register_mode = "none";
defparam \temp4[2]~I .output_register_mode = "none";
defparam \temp4[2]~I .oe_register_mode = "none";
defparam \temp4[2]~I .input_async_reset = "none";
defparam \temp4[2]~I .output_async_reset = "none";
defparam \temp4[2]~I .oe_async_reset = "none";
defparam \temp4[2]~I .input_sync_reset = "none";
defparam \temp4[2]~I .output_sync_reset = "none";
defparam \temp4[2]~I .oe_sync_reset = "none";
defparam \temp4[2]~I .input_power_up = "low";
defparam \temp4[2]~I .output_power_up = "low";
defparam \temp4[2]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_R19
stratix_io \temp4[3]~I (
	.datain(\comb_7|product[3] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp4[3]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp4[3]~I .operation_mode = "output";
defparam \temp4[3]~I .ddio_mode = "none";
defparam \temp4[3]~I .input_register_mode = "none";
defparam \temp4[3]~I .output_register_mode = "none";
defparam \temp4[3]~I .oe_register_mode = "none";
defparam \temp4[3]~I .input_async_reset = "none";
defparam \temp4[3]~I .output_async_reset = "none";
defparam \temp4[3]~I .oe_async_reset = "none";
defparam \temp4[3]~I .input_sync_reset = "none";
defparam \temp4[3]~I .output_sync_reset = "none";
defparam \temp4[3]~I .oe_sync_reset = "none";
defparam \temp4[3]~I .input_power_up = "low";
defparam \temp4[3]~I .output_power_up = "low";
defparam \temp4[3]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_N21
stratix_io \temp4[4]~I (
	.datain(\comb_7|product[4] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp4[4]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp4[4]~I .operation_mode = "output";
defparam \temp4[4]~I .ddio_mode = "none";
defparam \temp4[4]~I .input_register_mode = "none";
defparam \temp4[4]~I .output_register_mode = "none";
defparam \temp4[4]~I .oe_register_mode = "none";
defparam \temp4[4]~I .input_async_reset = "none";
defparam \temp4[4]~I .output_async_reset = "none";
defparam \temp4[4]~I .oe_async_reset = "none";
defparam \temp4[4]~I .input_sync_reset = "none";
defparam \temp4[4]~I .output_sync_reset = "none";
defparam \temp4[4]~I .oe_sync_reset = "none";
defparam \temp4[4]~I .input_power_up = "low";
defparam \temp4[4]~I .output_power_up = "low";
defparam \temp4[4]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_J20
stratix_io \temp4[5]~I (
	.datain(\comb_7|product[5] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp4[5]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp4[5]~I .operation_mode = "output";
defparam \temp4[5]~I .ddio_mode = "none";
defparam \temp4[5]~I .input_register_mode = "none";
defparam \temp4[5]~I .output_register_mode = "none";
defparam \temp4[5]~I .oe_register_mode = "none";
defparam \temp4[5]~I .input_async_reset = "none";
defparam \temp4[5]~I .output_async_reset = "none";
defparam \temp4[5]~I .oe_async_reset = "none";
defparam \temp4[5]~I .input_sync_reset = "none";
defparam \temp4[5]~I .output_sync_reset = "none";
defparam \temp4[5]~I .oe_sync_reset = "none";
defparam \temp4[5]~I .input_power_up = "low";
defparam \temp4[5]~I .output_power_up = "low";
defparam \temp4[5]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_H22
stratix_io \temp4[6]~I (
	.datain(\comb_7|product[6] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp4[6]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp4[6]~I .operation_mode = "output";
defparam \temp4[6]~I .ddio_mode = "none";
defparam \temp4[6]~I .input_register_mode = "none";
defparam \temp4[6]~I .output_register_mode = "none";
defparam \temp4[6]~I .oe_register_mode = "none";
defparam \temp4[6]~I .input_async_reset = "none";
defparam \temp4[6]~I .output_async_reset = "none";
defparam \temp4[6]~I .oe_async_reset = "none";
defparam \temp4[6]~I .input_sync_reset = "none";
defparam \temp4[6]~I .output_sync_reset = "none";
defparam \temp4[6]~I .oe_sync_reset = "none";
defparam \temp4[6]~I .input_power_up = "low";
defparam \temp4[6]~I .output_power_up = "low";
defparam \temp4[6]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_E16
stratix_io \temp4[7]~I (
	.datain(\comb_7|product[7] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp4[7]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp4[7]~I .operation_mode = "output";
defparam \temp4[7]~I .ddio_mode = "none";
defparam \temp4[7]~I .input_register_mode = "none";
defparam \temp4[7]~I .output_register_mode = "none";
defparam \temp4[7]~I .oe_register_mode = "none";
defparam \temp4[7]~I .input_async_reset = "none";
defparam \temp4[7]~I .output_async_reset = "none";
defparam \temp4[7]~I .oe_async_reset = "none";
defparam \temp4[7]~I .input_sync_reset = "none";
defparam \temp4[7]~I .output_sync_reset = "none";
defparam \temp4[7]~I .oe_sync_reset = "none";
defparam \temp4[7]~I .input_power_up = "low";
defparam \temp4[7]~I .output_power_up = "low";
defparam \temp4[7]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_U22
stratix_io \temp4[8]~I (
	.datain(\comb_7|product[8] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp4[8]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp4[8]~I .operation_mode = "output";
defparam \temp4[8]~I .ddio_mode = "none";
defparam \temp4[8]~I .input_register_mode = "none";
defparam \temp4[8]~I .output_register_mode = "none";
defparam \temp4[8]~I .oe_register_mode = "none";
defparam \temp4[8]~I .input_async_reset = "none";
defparam \temp4[8]~I .output_async_reset = "none";
defparam \temp4[8]~I .oe_async_reset = "none";
defparam \temp4[8]~I .input_sync_reset = "none";
defparam \temp4[8]~I .output_sync_reset = "none";
defparam \temp4[8]~I .oe_sync_reset = "none";
defparam \temp4[8]~I .input_power_up = "low";
defparam \temp4[8]~I .output_power_up = "low";
defparam \temp4[8]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_N17
stratix_io \temp4[9]~I (
	.datain(\comb_7|product[9] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp4[9]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp4[9]~I .operation_mode = "output";
defparam \temp4[9]~I .ddio_mode = "none";
defparam \temp4[9]~I .input_register_mode = "none";
defparam \temp4[9]~I .output_register_mode = "none";
defparam \temp4[9]~I .oe_register_mode = "none";
defparam \temp4[9]~I .input_async_reset = "none";
defparam \temp4[9]~I .output_async_reset = "none";
defparam \temp4[9]~I .oe_async_reset = "none";
defparam \temp4[9]~I .input_sync_reset = "none";
defparam \temp4[9]~I .output_sync_reset = "none";
defparam \temp4[9]~I .oe_sync_reset = "none";
defparam \temp4[9]~I .input_power_up = "low";
defparam \temp4[9]~I .output_power_up = "low";
defparam \temp4[9]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_AB16
stratix_io \temp4[10]~I (
	.datain(\comb_7|product[10] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp4[10]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp4[10]~I .operation_mode = "output";
defparam \temp4[10]~I .ddio_mode = "none";
defparam \temp4[10]~I .input_register_mode = "none";
defparam \temp4[10]~I .output_register_mode = "none";
defparam \temp4[10]~I .oe_register_mode = "none";
defparam \temp4[10]~I .input_async_reset = "none";
defparam \temp4[10]~I .output_async_reset = "none";
defparam \temp4[10]~I .oe_async_reset = "none";
defparam \temp4[10]~I .input_sync_reset = "none";
defparam \temp4[10]~I .output_sync_reset = "none";
defparam \temp4[10]~I .oe_sync_reset = "none";
defparam \temp4[10]~I .input_power_up = "low";
defparam \temp4[10]~I .output_power_up = "low";
defparam \temp4[10]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_C16
stratix_io \temp4[11]~I (
	.datain(\comb_7|product[11] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp4[11]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp4[11]~I .operation_mode = "output";
defparam \temp4[11]~I .ddio_mode = "none";
defparam \temp4[11]~I .input_register_mode = "none";
defparam \temp4[11]~I .output_register_mode = "none";
defparam \temp4[11]~I .oe_register_mode = "none";
defparam \temp4[11]~I .input_async_reset = "none";
defparam \temp4[11]~I .output_async_reset = "none";
defparam \temp4[11]~I .oe_async_reset = "none";
defparam \temp4[11]~I .input_sync_reset = "none";
defparam \temp4[11]~I .output_sync_reset = "none";
defparam \temp4[11]~I .oe_sync_reset = "none";
defparam \temp4[11]~I .input_power_up = "low";
defparam \temp4[11]~I .output_power_up = "low";
defparam \temp4[11]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_E17
stratix_io \temp4[12]~I (
	.datain(\comb_7|product[12] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp4[12]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp4[12]~I .operation_mode = "output";
defparam \temp4[12]~I .ddio_mode = "none";
defparam \temp4[12]~I .input_register_mode = "none";
defparam \temp4[12]~I .output_register_mode = "none";
defparam \temp4[12]~I .oe_register_mode = "none";
defparam \temp4[12]~I .input_async_reset = "none";
defparam \temp4[12]~I .output_async_reset = "none";
defparam \temp4[12]~I .oe_async_reset = "none";
defparam \temp4[12]~I .input_sync_reset = "none";
defparam \temp4[12]~I .output_sync_reset = "none";
defparam \temp4[12]~I .oe_sync_reset = "none";
defparam \temp4[12]~I .input_power_up = "low";
defparam \temp4[12]~I .output_power_up = "low";
defparam \temp4[12]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_J15
stratix_io \temp4[13]~I (
	.datain(\comb_7|product[13] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp4[13]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp4[13]~I .operation_mode = "output";
defparam \temp4[13]~I .ddio_mode = "none";
defparam \temp4[13]~I .input_register_mode = "none";
defparam \temp4[13]~I .output_register_mode = "none";
defparam \temp4[13]~I .oe_register_mode = "none";
defparam \temp4[13]~I .input_async_reset = "none";
defparam \temp4[13]~I .output_async_reset = "none";
defparam \temp4[13]~I .oe_async_reset = "none";
defparam \temp4[13]~I .input_sync_reset = "none";
defparam \temp4[13]~I .output_sync_reset = "none";
defparam \temp4[13]~I .oe_sync_reset = "none";
defparam \temp4[13]~I .input_power_up = "low";
defparam \temp4[13]~I .output_power_up = "low";
defparam \temp4[13]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_Y15
stratix_io \temp4[14]~I (
	.datain(\comb_7|product[14] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp4[14]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp4[14]~I .operation_mode = "output";
defparam \temp4[14]~I .ddio_mode = "none";
defparam \temp4[14]~I .input_register_mode = "none";
defparam \temp4[14]~I .output_register_mode = "none";
defparam \temp4[14]~I .oe_register_mode = "none";
defparam \temp4[14]~I .input_async_reset = "none";
defparam \temp4[14]~I .output_async_reset = "none";
defparam \temp4[14]~I .oe_async_reset = "none";
defparam \temp4[14]~I .input_sync_reset = "none";
defparam \temp4[14]~I .output_sync_reset = "none";
defparam \temp4[14]~I .oe_sync_reset = "none";
defparam \temp4[14]~I .input_power_up = "low";
defparam \temp4[14]~I .output_power_up = "low";
defparam \temp4[14]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_AA16
stratix_io \temp4[15]~I (
	.datain(\comb_7|product[15] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp4[15]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp4[15]~I .operation_mode = "output";
defparam \temp4[15]~I .ddio_mode = "none";
defparam \temp4[15]~I .input_register_mode = "none";
defparam \temp4[15]~I .output_register_mode = "none";
defparam \temp4[15]~I .oe_register_mode = "none";
defparam \temp4[15]~I .input_async_reset = "none";
defparam \temp4[15]~I .output_async_reset = "none";
defparam \temp4[15]~I .oe_async_reset = "none";
defparam \temp4[15]~I .input_sync_reset = "none";
defparam \temp4[15]~I .output_sync_reset = "none";
defparam \temp4[15]~I .oe_sync_reset = "none";
defparam \temp4[15]~I .input_power_up = "low";
defparam \temp4[15]~I .output_power_up = "low";
defparam \temp4[15]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_Y7
stratix_io \temp5[0]~I (
	.datain(\comb_8|product[0] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp5[0]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp5[0]~I .operation_mode = "output";
defparam \temp5[0]~I .ddio_mode = "none";
defparam \temp5[0]~I .input_register_mode = "none";
defparam \temp5[0]~I .output_register_mode = "none";
defparam \temp5[0]~I .oe_register_mode = "none";
defparam \temp5[0]~I .input_async_reset = "none";
defparam \temp5[0]~I .output_async_reset = "none";
defparam \temp5[0]~I .oe_async_reset = "none";
defparam \temp5[0]~I .input_sync_reset = "none";
defparam \temp5[0]~I .output_sync_reset = "none";
defparam \temp5[0]~I .oe_sync_reset = "none";
defparam \temp5[0]~I .input_power_up = "low";
defparam \temp5[0]~I .output_power_up = "low";
defparam \temp5[0]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_V14
stratix_io \temp5[1]~I (
	.datain(\comb_8|product[1] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp5[1]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp5[1]~I .operation_mode = "output";
defparam \temp5[1]~I .ddio_mode = "none";
defparam \temp5[1]~I .input_register_mode = "none";
defparam \temp5[1]~I .output_register_mode = "none";
defparam \temp5[1]~I .oe_register_mode = "none";
defparam \temp5[1]~I .input_async_reset = "none";
defparam \temp5[1]~I .output_async_reset = "none";
defparam \temp5[1]~I .oe_async_reset = "none";
defparam \temp5[1]~I .input_sync_reset = "none";
defparam \temp5[1]~I .output_sync_reset = "none";
defparam \temp5[1]~I .oe_sync_reset = "none";
defparam \temp5[1]~I .input_power_up = "low";
defparam \temp5[1]~I .output_power_up = "low";
defparam \temp5[1]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_AB7
stratix_io \temp5[2]~I (
	.datain(\comb_8|product[2] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp5[2]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp5[2]~I .operation_mode = "output";
defparam \temp5[2]~I .ddio_mode = "none";
defparam \temp5[2]~I .input_register_mode = "none";
defparam \temp5[2]~I .output_register_mode = "none";
defparam \temp5[2]~I .oe_register_mode = "none";
defparam \temp5[2]~I .input_async_reset = "none";
defparam \temp5[2]~I .output_async_reset = "none";
defparam \temp5[2]~I .oe_async_reset = "none";
defparam \temp5[2]~I .input_sync_reset = "none";
defparam \temp5[2]~I .output_sync_reset = "none";
defparam \temp5[2]~I .oe_sync_reset = "none";
defparam \temp5[2]~I .input_power_up = "low";
defparam \temp5[2]~I .output_power_up = "low";
defparam \temp5[2]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_V6
stratix_io \temp5[3]~I (
	.datain(\comb_8|product[3] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp5[3]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp5[3]~I .operation_mode = "output";
defparam \temp5[3]~I .ddio_mode = "none";
defparam \temp5[3]~I .input_register_mode = "none";
defparam \temp5[3]~I .output_register_mode = "none";
defparam \temp5[3]~I .oe_register_mode = "none";
defparam \temp5[3]~I .input_async_reset = "none";
defparam \temp5[3]~I .output_async_reset = "none";
defparam \temp5[3]~I .oe_async_reset = "none";
defparam \temp5[3]~I .input_sync_reset = "none";
defparam \temp5[3]~I .output_sync_reset = "none";
defparam \temp5[3]~I .oe_sync_reset = "none";
defparam \temp5[3]~I .input_power_up = "low";
defparam \temp5[3]~I .output_power_up = "low";
defparam \temp5[3]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_T10
stratix_io \temp5[4]~I (
	.datain(\comb_8|product[4] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp5[4]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp5[4]~I .operation_mode = "output";
defparam \temp5[4]~I .ddio_mode = "none";
defparam \temp5[4]~I .input_register_mode = "none";
defparam \temp5[4]~I .output_register_mode = "none";
defparam \temp5[4]~I .oe_register_mode = "none";
defparam \temp5[4]~I .input_async_reset = "none";
defparam \temp5[4]~I .output_async_reset = "none";
defparam \temp5[4]~I .oe_async_reset = "none";
defparam \temp5[4]~I .input_sync_reset = "none";
defparam \temp5[4]~I .output_sync_reset = "none";
defparam \temp5[4]~I .oe_sync_reset = "none";
defparam \temp5[4]~I .input_power_up = "low";
defparam \temp5[4]~I .output_power_up = "low";
defparam \temp5[4]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_W12
stratix_io \temp5[5]~I (
	.datain(\comb_8|product[5] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp5[5]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp5[5]~I .operation_mode = "output";
defparam \temp5[5]~I .ddio_mode = "none";
defparam \temp5[5]~I .input_register_mode = "none";
defparam \temp5[5]~I .output_register_mode = "none";
defparam \temp5[5]~I .oe_register_mode = "none";
defparam \temp5[5]~I .input_async_reset = "none";
defparam \temp5[5]~I .output_async_reset = "none";
defparam \temp5[5]~I .oe_async_reset = "none";
defparam \temp5[5]~I .input_sync_reset = "none";
defparam \temp5[5]~I .output_sync_reset = "none";
defparam \temp5[5]~I .oe_sync_reset = "none";
defparam \temp5[5]~I .input_power_up = "low";
defparam \temp5[5]~I .output_power_up = "low";
defparam \temp5[5]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_P4
stratix_io \temp5[6]~I (
	.datain(\comb_8|product[6] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp5[6]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp5[6]~I .operation_mode = "output";
defparam \temp5[6]~I .ddio_mode = "none";
defparam \temp5[6]~I .input_register_mode = "none";
defparam \temp5[6]~I .output_register_mode = "none";
defparam \temp5[6]~I .oe_register_mode = "none";
defparam \temp5[6]~I .input_async_reset = "none";
defparam \temp5[6]~I .output_async_reset = "none";
defparam \temp5[6]~I .oe_async_reset = "none";
defparam \temp5[6]~I .input_sync_reset = "none";
defparam \temp5[6]~I .output_sync_reset = "none";
defparam \temp5[6]~I .oe_sync_reset = "none";
defparam \temp5[6]~I .input_power_up = "low";
defparam \temp5[6]~I .output_power_up = "low";
defparam \temp5[6]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_U15
stratix_io \temp5[7]~I (
	.datain(\comb_8|product[7] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp5[7]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp5[7]~I .operation_mode = "output";
defparam \temp5[7]~I .ddio_mode = "none";
defparam \temp5[7]~I .input_register_mode = "none";
defparam \temp5[7]~I .output_register_mode = "none";
defparam \temp5[7]~I .oe_register_mode = "none";
defparam \temp5[7]~I .input_async_reset = "none";
defparam \temp5[7]~I .output_async_reset = "none";
defparam \temp5[7]~I .oe_async_reset = "none";
defparam \temp5[7]~I .input_sync_reset = "none";
defparam \temp5[7]~I .output_sync_reset = "none";
defparam \temp5[7]~I .oe_sync_reset = "none";
defparam \temp5[7]~I .input_power_up = "low";
defparam \temp5[7]~I .output_power_up = "low";
defparam \temp5[7]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_P15
stratix_io \temp5[8]~I (
	.datain(\comb_8|product[8] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp5[8]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp5[8]~I .operation_mode = "output";
defparam \temp5[8]~I .ddio_mode = "none";
defparam \temp5[8]~I .input_register_mode = "none";
defparam \temp5[8]~I .output_register_mode = "none";
defparam \temp5[8]~I .oe_register_mode = "none";
defparam \temp5[8]~I .input_async_reset = "none";
defparam \temp5[8]~I .output_async_reset = "none";
defparam \temp5[8]~I .oe_async_reset = "none";
defparam \temp5[8]~I .input_sync_reset = "none";
defparam \temp5[8]~I .output_sync_reset = "none";
defparam \temp5[8]~I .oe_sync_reset = "none";
defparam \temp5[8]~I .input_power_up = "low";
defparam \temp5[8]~I .output_power_up = "low";
defparam \temp5[8]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_AB12
stratix_io \temp5[9]~I (
	.datain(\comb_8|product[9] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp5[9]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp5[9]~I .operation_mode = "output";
defparam \temp5[9]~I .ddio_mode = "none";
defparam \temp5[9]~I .input_register_mode = "none";
defparam \temp5[9]~I .output_register_mode = "none";
defparam \temp5[9]~I .oe_register_mode = "none";
defparam \temp5[9]~I .input_async_reset = "none";
defparam \temp5[9]~I .output_async_reset = "none";
defparam \temp5[9]~I .oe_async_reset = "none";
defparam \temp5[9]~I .input_sync_reset = "none";
defparam \temp5[9]~I .output_sync_reset = "none";
defparam \temp5[9]~I .oe_sync_reset = "none";
defparam \temp5[9]~I .input_power_up = "low";
defparam \temp5[9]~I .output_power_up = "low";
defparam \temp5[9]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_P14
stratix_io \temp5[10]~I (
	.datain(\comb_8|product[10] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp5[10]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp5[10]~I .operation_mode = "output";
defparam \temp5[10]~I .ddio_mode = "none";
defparam \temp5[10]~I .input_register_mode = "none";
defparam \temp5[10]~I .output_register_mode = "none";
defparam \temp5[10]~I .oe_register_mode = "none";
defparam \temp5[10]~I .input_async_reset = "none";
defparam \temp5[10]~I .output_async_reset = "none";
defparam \temp5[10]~I .oe_async_reset = "none";
defparam \temp5[10]~I .input_sync_reset = "none";
defparam \temp5[10]~I .output_sync_reset = "none";
defparam \temp5[10]~I .oe_sync_reset = "none";
defparam \temp5[10]~I .input_power_up = "low";
defparam \temp5[10]~I .output_power_up = "low";
defparam \temp5[10]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_P13
stratix_io \temp5[11]~I (
	.datain(\comb_8|product[11] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp5[11]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp5[11]~I .operation_mode = "output";
defparam \temp5[11]~I .ddio_mode = "none";
defparam \temp5[11]~I .input_register_mode = "none";
defparam \temp5[11]~I .output_register_mode = "none";
defparam \temp5[11]~I .oe_register_mode = "none";
defparam \temp5[11]~I .input_async_reset = "none";
defparam \temp5[11]~I .output_async_reset = "none";
defparam \temp5[11]~I .oe_async_reset = "none";
defparam \temp5[11]~I .input_sync_reset = "none";
defparam \temp5[11]~I .output_sync_reset = "none";
defparam \temp5[11]~I .oe_sync_reset = "none";
defparam \temp5[11]~I .input_power_up = "low";
defparam \temp5[11]~I .output_power_up = "low";
defparam \temp5[11]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_V9
stratix_io \temp5[12]~I (
	.datain(\comb_8|product[12] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp5[12]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp5[12]~I .operation_mode = "output";
defparam \temp5[12]~I .ddio_mode = "none";
defparam \temp5[12]~I .input_register_mode = "none";
defparam \temp5[12]~I .output_register_mode = "none";
defparam \temp5[12]~I .oe_register_mode = "none";
defparam \temp5[12]~I .input_async_reset = "none";
defparam \temp5[12]~I .output_async_reset = "none";
defparam \temp5[12]~I .oe_async_reset = "none";
defparam \temp5[12]~I .input_sync_reset = "none";
defparam \temp5[12]~I .output_sync_reset = "none";
defparam \temp5[12]~I .oe_sync_reset = "none";
defparam \temp5[12]~I .input_power_up = "low";
defparam \temp5[12]~I .output_power_up = "low";
defparam \temp5[12]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_AA8
stratix_io \temp5[13]~I (
	.datain(\comb_8|product[13] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp5[13]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp5[13]~I .operation_mode = "output";
defparam \temp5[13]~I .ddio_mode = "none";
defparam \temp5[13]~I .input_register_mode = "none";
defparam \temp5[13]~I .output_register_mode = "none";
defparam \temp5[13]~I .oe_register_mode = "none";
defparam \temp5[13]~I .input_async_reset = "none";
defparam \temp5[13]~I .output_async_reset = "none";
defparam \temp5[13]~I .oe_async_reset = "none";
defparam \temp5[13]~I .input_sync_reset = "none";
defparam \temp5[13]~I .output_sync_reset = "none";
defparam \temp5[13]~I .oe_sync_reset = "none";
defparam \temp5[13]~I .input_power_up = "low";
defparam \temp5[13]~I .output_power_up = "low";
defparam \temp5[13]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_AA13
stratix_io \temp5[14]~I (
	.datain(\comb_8|product[14] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp5[14]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp5[14]~I .operation_mode = "output";
defparam \temp5[14]~I .ddio_mode = "none";
defparam \temp5[14]~I .input_register_mode = "none";
defparam \temp5[14]~I .output_register_mode = "none";
defparam \temp5[14]~I .oe_register_mode = "none";
defparam \temp5[14]~I .input_async_reset = "none";
defparam \temp5[14]~I .output_async_reset = "none";
defparam \temp5[14]~I .oe_async_reset = "none";
defparam \temp5[14]~I .input_sync_reset = "none";
defparam \temp5[14]~I .output_sync_reset = "none";
defparam \temp5[14]~I .oe_sync_reset = "none";
defparam \temp5[14]~I .input_power_up = "low";
defparam \temp5[14]~I .output_power_up = "low";
defparam \temp5[14]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_P9
stratix_io \temp5[15]~I (
	.datain(\comb_8|product[15] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp5[15]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp5[15]~I .operation_mode = "output";
defparam \temp5[15]~I .ddio_mode = "none";
defparam \temp5[15]~I .input_register_mode = "none";
defparam \temp5[15]~I .output_register_mode = "none";
defparam \temp5[15]~I .oe_register_mode = "none";
defparam \temp5[15]~I .input_async_reset = "none";
defparam \temp5[15]~I .output_async_reset = "none";
defparam \temp5[15]~I .oe_async_reset = "none";
defparam \temp5[15]~I .input_sync_reset = "none";
defparam \temp5[15]~I .output_sync_reset = "none";
defparam \temp5[15]~I .oe_sync_reset = "none";
defparam \temp5[15]~I .input_power_up = "low";
defparam \temp5[15]~I .output_power_up = "low";
defparam \temp5[15]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_M8
stratix_io \temp6[0]~I (
	.datain(\comb_9|product[0] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp6[0]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp6[0]~I .operation_mode = "output";
defparam \temp6[0]~I .ddio_mode = "none";
defparam \temp6[0]~I .input_register_mode = "none";
defparam \temp6[0]~I .output_register_mode = "none";
defparam \temp6[0]~I .oe_register_mode = "none";
defparam \temp6[0]~I .input_async_reset = "none";
defparam \temp6[0]~I .output_async_reset = "none";
defparam \temp6[0]~I .oe_async_reset = "none";
defparam \temp6[0]~I .input_sync_reset = "none";
defparam \temp6[0]~I .output_sync_reset = "none";
defparam \temp6[0]~I .oe_sync_reset = "none";
defparam \temp6[0]~I .input_power_up = "low";
defparam \temp6[0]~I .output_power_up = "low";
defparam \temp6[0]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_N8
stratix_io \temp6[1]~I (
	.datain(\comb_9|product[1] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp6[1]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp6[1]~I .operation_mode = "output";
defparam \temp6[1]~I .ddio_mode = "none";
defparam \temp6[1]~I .input_register_mode = "none";
defparam \temp6[1]~I .output_register_mode = "none";
defparam \temp6[1]~I .oe_register_mode = "none";
defparam \temp6[1]~I .input_async_reset = "none";
defparam \temp6[1]~I .output_async_reset = "none";
defparam \temp6[1]~I .oe_async_reset = "none";
defparam \temp6[1]~I .input_sync_reset = "none";
defparam \temp6[1]~I .output_sync_reset = "none";
defparam \temp6[1]~I .oe_sync_reset = "none";
defparam \temp6[1]~I .input_power_up = "low";
defparam \temp6[1]~I .output_power_up = "low";
defparam \temp6[1]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_U9
stratix_io \temp6[2]~I (
	.datain(\comb_9|product[2] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp6[2]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp6[2]~I .operation_mode = "output";
defparam \temp6[2]~I .ddio_mode = "none";
defparam \temp6[2]~I .input_register_mode = "none";
defparam \temp6[2]~I .output_register_mode = "none";
defparam \temp6[2]~I .oe_register_mode = "none";
defparam \temp6[2]~I .input_async_reset = "none";
defparam \temp6[2]~I .output_async_reset = "none";
defparam \temp6[2]~I .oe_async_reset = "none";
defparam \temp6[2]~I .input_sync_reset = "none";
defparam \temp6[2]~I .output_sync_reset = "none";
defparam \temp6[2]~I .oe_sync_reset = "none";
defparam \temp6[2]~I .input_power_up = "low";
defparam \temp6[2]~I .output_power_up = "low";
defparam \temp6[2]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_N15
stratix_io \temp6[3]~I (
	.datain(\comb_9|product[3] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp6[3]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp6[3]~I .operation_mode = "output";
defparam \temp6[3]~I .ddio_mode = "none";
defparam \temp6[3]~I .input_register_mode = "none";
defparam \temp6[3]~I .output_register_mode = "none";
defparam \temp6[3]~I .oe_register_mode = "none";
defparam \temp6[3]~I .input_async_reset = "none";
defparam \temp6[3]~I .output_async_reset = "none";
defparam \temp6[3]~I .oe_async_reset = "none";
defparam \temp6[3]~I .input_sync_reset = "none";
defparam \temp6[3]~I .output_sync_reset = "none";
defparam \temp6[3]~I .oe_sync_reset = "none";
defparam \temp6[3]~I .input_power_up = "low";
defparam \temp6[3]~I .output_power_up = "low";
defparam \temp6[3]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_P10
stratix_io \temp6[4]~I (
	.datain(\comb_9|product[4] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp6[4]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp6[4]~I .operation_mode = "output";
defparam \temp6[4]~I .ddio_mode = "none";
defparam \temp6[4]~I .input_register_mode = "none";
defparam \temp6[4]~I .output_register_mode = "none";
defparam \temp6[4]~I .oe_register_mode = "none";
defparam \temp6[4]~I .input_async_reset = "none";
defparam \temp6[4]~I .output_async_reset = "none";
defparam \temp6[4]~I .oe_async_reset = "none";
defparam \temp6[4]~I .input_sync_reset = "none";
defparam \temp6[4]~I .output_sync_reset = "none";
defparam \temp6[4]~I .oe_sync_reset = "none";
defparam \temp6[4]~I .input_power_up = "low";
defparam \temp6[4]~I .output_power_up = "low";
defparam \temp6[4]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_Y12
stratix_io \temp6[5]~I (
	.datain(\comb_9|product[5] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp6[5]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp6[5]~I .operation_mode = "output";
defparam \temp6[5]~I .ddio_mode = "none";
defparam \temp6[5]~I .input_register_mode = "none";
defparam \temp6[5]~I .output_register_mode = "none";
defparam \temp6[5]~I .oe_register_mode = "none";
defparam \temp6[5]~I .input_async_reset = "none";
defparam \temp6[5]~I .output_async_reset = "none";
defparam \temp6[5]~I .oe_async_reset = "none";
defparam \temp6[5]~I .input_sync_reset = "none";
defparam \temp6[5]~I .output_sync_reset = "none";
defparam \temp6[5]~I .oe_sync_reset = "none";
defparam \temp6[5]~I .input_power_up = "low";
defparam \temp6[5]~I .output_power_up = "low";
defparam \temp6[5]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_AA12
stratix_io \temp6[6]~I (
	.datain(\comb_9|product[6] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp6[6]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp6[6]~I .operation_mode = "output";
defparam \temp6[6]~I .ddio_mode = "none";
defparam \temp6[6]~I .input_register_mode = "none";
defparam \temp6[6]~I .output_register_mode = "none";
defparam \temp6[6]~I .oe_register_mode = "none";
defparam \temp6[6]~I .input_async_reset = "none";
defparam \temp6[6]~I .output_async_reset = "none";
defparam \temp6[6]~I .oe_async_reset = "none";
defparam \temp6[6]~I .input_sync_reset = "none";
defparam \temp6[6]~I .output_sync_reset = "none";
defparam \temp6[6]~I .oe_sync_reset = "none";
defparam \temp6[6]~I .input_power_up = "low";
defparam \temp6[6]~I .output_power_up = "low";
defparam \temp6[6]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_Y14
stratix_io \temp6[7]~I (
	.datain(\comb_9|product[7] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp6[7]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp6[7]~I .operation_mode = "output";
defparam \temp6[7]~I .ddio_mode = "none";
defparam \temp6[7]~I .input_register_mode = "none";
defparam \temp6[7]~I .output_register_mode = "none";
defparam \temp6[7]~I .oe_register_mode = "none";
defparam \temp6[7]~I .input_async_reset = "none";
defparam \temp6[7]~I .output_async_reset = "none";
defparam \temp6[7]~I .oe_async_reset = "none";
defparam \temp6[7]~I .input_sync_reset = "none";
defparam \temp6[7]~I .output_sync_reset = "none";
defparam \temp6[7]~I .oe_sync_reset = "none";
defparam \temp6[7]~I .input_power_up = "low";
defparam \temp6[7]~I .output_power_up = "low";
defparam \temp6[7]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_Y13
stratix_io \temp6[8]~I (
	.datain(\comb_9|product[8] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp6[8]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp6[8]~I .operation_mode = "output";
defparam \temp6[8]~I .ddio_mode = "none";
defparam \temp6[8]~I .input_register_mode = "none";
defparam \temp6[8]~I .output_register_mode = "none";
defparam \temp6[8]~I .oe_register_mode = "none";
defparam \temp6[8]~I .input_async_reset = "none";
defparam \temp6[8]~I .output_async_reset = "none";
defparam \temp6[8]~I .oe_async_reset = "none";
defparam \temp6[8]~I .input_sync_reset = "none";
defparam \temp6[8]~I .output_sync_reset = "none";
defparam \temp6[8]~I .oe_sync_reset = "none";
defparam \temp6[8]~I .input_power_up = "low";
defparam \temp6[8]~I .output_power_up = "low";
defparam \temp6[8]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_Y9
stratix_io \temp6[9]~I (
	.datain(\comb_9|product[9] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp6[9]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp6[9]~I .operation_mode = "output";
defparam \temp6[9]~I .ddio_mode = "none";
defparam \temp6[9]~I .input_register_mode = "none";
defparam \temp6[9]~I .output_register_mode = "none";
defparam \temp6[9]~I .oe_register_mode = "none";
defparam \temp6[9]~I .input_async_reset = "none";
defparam \temp6[9]~I .output_async_reset = "none";
defparam \temp6[9]~I .oe_async_reset = "none";
defparam \temp6[9]~I .input_sync_reset = "none";
defparam \temp6[9]~I .output_sync_reset = "none";
defparam \temp6[9]~I .oe_sync_reset = "none";
defparam \temp6[9]~I .input_power_up = "low";
defparam \temp6[9]~I .output_power_up = "low";
defparam \temp6[9]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_AA7
stratix_io \temp6[10]~I (
	.datain(\comb_9|product[10] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp6[10]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp6[10]~I .operation_mode = "output";
defparam \temp6[10]~I .ddio_mode = "none";
defparam \temp6[10]~I .input_register_mode = "none";
defparam \temp6[10]~I .output_register_mode = "none";
defparam \temp6[10]~I .oe_register_mode = "none";
defparam \temp6[10]~I .input_async_reset = "none";
defparam \temp6[10]~I .output_async_reset = "none";
defparam \temp6[10]~I .oe_async_reset = "none";
defparam \temp6[10]~I .input_sync_reset = "none";
defparam \temp6[10]~I .output_sync_reset = "none";
defparam \temp6[10]~I .oe_sync_reset = "none";
defparam \temp6[10]~I .input_power_up = "low";
defparam \temp6[10]~I .output_power_up = "low";
defparam \temp6[10]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_N14
stratix_io \temp6[11]~I (
	.datain(\comb_9|product[11] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp6[11]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp6[11]~I .operation_mode = "output";
defparam \temp6[11]~I .ddio_mode = "none";
defparam \temp6[11]~I .input_register_mode = "none";
defparam \temp6[11]~I .output_register_mode = "none";
defparam \temp6[11]~I .oe_register_mode = "none";
defparam \temp6[11]~I .input_async_reset = "none";
defparam \temp6[11]~I .output_async_reset = "none";
defparam \temp6[11]~I .oe_async_reset = "none";
defparam \temp6[11]~I .input_sync_reset = "none";
defparam \temp6[11]~I .output_sync_reset = "none";
defparam \temp6[11]~I .oe_sync_reset = "none";
defparam \temp6[11]~I .input_power_up = "low";
defparam \temp6[11]~I .output_power_up = "low";
defparam \temp6[11]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_N10
stratix_io \temp6[12]~I (
	.datain(\comb_9|product[12] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp6[12]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp6[12]~I .operation_mode = "output";
defparam \temp6[12]~I .ddio_mode = "none";
defparam \temp6[12]~I .input_register_mode = "none";
defparam \temp6[12]~I .output_register_mode = "none";
defparam \temp6[12]~I .oe_register_mode = "none";
defparam \temp6[12]~I .input_async_reset = "none";
defparam \temp6[12]~I .output_async_reset = "none";
defparam \temp6[12]~I .oe_async_reset = "none";
defparam \temp6[12]~I .input_sync_reset = "none";
defparam \temp6[12]~I .output_sync_reset = "none";
defparam \temp6[12]~I .oe_sync_reset = "none";
defparam \temp6[12]~I .input_power_up = "low";
defparam \temp6[12]~I .output_power_up = "low";
defparam \temp6[12]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_R8
stratix_io \temp6[13]~I (
	.datain(\comb_9|product[13] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp6[13]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp6[13]~I .operation_mode = "output";
defparam \temp6[13]~I .ddio_mode = "none";
defparam \temp6[13]~I .input_register_mode = "none";
defparam \temp6[13]~I .output_register_mode = "none";
defparam \temp6[13]~I .oe_register_mode = "none";
defparam \temp6[13]~I .input_async_reset = "none";
defparam \temp6[13]~I .output_async_reset = "none";
defparam \temp6[13]~I .oe_async_reset = "none";
defparam \temp6[13]~I .input_sync_reset = "none";
defparam \temp6[13]~I .output_sync_reset = "none";
defparam \temp6[13]~I .oe_sync_reset = "none";
defparam \temp6[13]~I .input_power_up = "low";
defparam \temp6[13]~I .output_power_up = "low";
defparam \temp6[13]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_P8
stratix_io \temp6[14]~I (
	.datain(\comb_9|product[14] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp6[14]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp6[14]~I .operation_mode = "output";
defparam \temp6[14]~I .ddio_mode = "none";
defparam \temp6[14]~I .input_register_mode = "none";
defparam \temp6[14]~I .output_register_mode = "none";
defparam \temp6[14]~I .oe_register_mode = "none";
defparam \temp6[14]~I .input_async_reset = "none";
defparam \temp6[14]~I .output_async_reset = "none";
defparam \temp6[14]~I .oe_async_reset = "none";
defparam \temp6[14]~I .input_sync_reset = "none";
defparam \temp6[14]~I .output_sync_reset = "none";
defparam \temp6[14]~I .oe_sync_reset = "none";
defparam \temp6[14]~I .input_power_up = "low";
defparam \temp6[14]~I .output_power_up = "low";
defparam \temp6[14]~I .oe_power_up = "low";
// synopsys translate_on

// atom is at PIN_Y8
stratix_io \temp6[15]~I (
	.datain(\comb_9|product[15] ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.delayctrlin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.ddioregout(),
	.padio(temp6[15]),
	.dqsundelayedout());
// synopsys translate_off
defparam \temp6[15]~I .operation_mode = "output";
defparam \temp6[15]~I .ddio_mode = "none";
defparam \temp6[15]~I .input_register_mode = "none";
defparam \temp6[15]~I .output_register_mode = "none";
defparam \temp6[15]~I .oe_register_mode = "none";
defparam \temp6[15]~I .input_async_reset = "none";
defparam \temp6[15]~I .output_async_reset = "none";
defparam \temp6[15]~I .oe_async_reset = "none";
defparam \temp6[15]~I .input_sync_reset = "none";
defparam \temp6[15]~I .output_sync_reset = "none";
defparam \temp6[15]~I .oe_sync_reset = "none";
defparam \temp6[15]~I .input_power_up = "low";
defparam \temp6[15]~I .output_power_up = "low";
defparam \temp6[15]~I .oe_power_up = "low";
// synopsys translate_on

endmodule
