#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Thu Jul 05 17:32:08 2018
# Process ID: 12520
# Current directory: C:/Users/lenovo10/Desktop/frame-compression/frame-compression
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12904 C:\Users\lenovo10\Desktop\frame-compression\frame-compression\frame-compression.xpr
# Log file: C:/Users/lenovo10/Desktop/frame-compression/frame-compression/vivado.log
# Journal file: C:/Users/lenovo10/Desktop/frame-compression/frame-compression\vivado.jou
#-----------------------------------------------------------
start_guiopen_project C:/Users/lenovo10/Desktop/frame-compression/frame-compression/frame-compression.xpr
SScanning sources...Finished scanning sources
INFO: [IP_Flow 19-23****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilioopen_project: Time (s): cpu = 00:00:41 ; elapsed = 00:01:42 . Memory (MB): peak = 735.855 ; gain = 90.336
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lenovo10/Desktop/frame-compression/frame-compression/frame-compression.srcs/sources_1/new/IBP.v" into library work [C:/Users/lenovo10/Desktop/frame-compression/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lenovo10/Desktop/frame-compression/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v" into library work [C:/Users/lenovo10/Desktop/frame-compression/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lenovo10/Desktop/frame-compression/frame-compression/frame-compression.srcs/sources_1/new/TBT.v" into library work [C:/Users/lenovo10/Desktop/frame-compression/frame-compression/frame-compression.srcs/sources_1/new/TBT.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lenovo10/Desktop/frame-compression/frame-compression/frame-compression.srcs/sources_1/new/Top.v" into library work [C:/Users/lenovo10/Desktop/frame-compression/frame-compression/frame-compression.srcs/sources_1/new/Top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/lenovo10/Desktop/frame-compression/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library work [C:/Users/lenovo10/Desktop/frame-compression/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:1]
[Thu Jul 05 17:36:38 2018] Launched synth_2...
Run output will be captured here: C:/Users/lenovo10/Desktop/frame-compression/frame-compression/frame-compression.runs/synth_2/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 783.094 ; gain = 0.000
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1157-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lenovo10/Desktop/frame-compression/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/Residual_BRAM.dcp' for cell 'b'
INFO: [Netlist 29-17] Analyzing 1572 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/lenovo10/Desktop/frame-compression/frame-compression/frame-compression.srcs/constrs_1/new/implementation1.xdc]
Finished Parsing XDC File [C:/Users/lenovo10/Desktop/frame-compression/frame-compression/frame-compression.srcs/constrs_1/new/implementation1.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/lenovo10/Desktop/frame-compression/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/Residual_BRAM.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:01:27 ; elapsed = 00:02:17 . Memory (MB): peak = 1337.777 ; gain = 548.352
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1874.559 ; gain = 105.824
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 05 19:14:40 2018...
