Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.2 (lin64) Build 3118627 Tue Feb  9 05:13:49 MST 2021
| Date         : Wed Jun 16 09:52:51 2021
| Host         : encilinux running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file pipetop_timing_summary_routed.rpt -pb pipetop_timing_summary_routed.pb -rpx pipetop_timing_summary_routed.rpx -warn_on_violation
| Design       : pipetop
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.003        0.000                      0                 2767        0.054        0.000                      0                 2727        2.321        0.000                       0                   964  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
sys_clk_pin                {0.000 5.000}        10.000          100.000         
  clkfbout_masterclock     {0.000 5.000}        10.000          100.000         
  masterclock_masterclock  {0.000 3.571}        7.143           140.000         
  uartbase_masterclock     {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                  3.000        0.000                       0                     2  
  clkfbout_masterclock                                                                                                                                                       7.845        0.000                       0                     3  
  masterclock_masterclock        0.003        0.000                      0                 2196        0.075        0.000                      0                 2196        2.321        0.000                       0                   697  
  uartbase_masterclock          94.808        0.000                      0                  388        0.054        0.000                      0                  388       49.500        0.000                       0                   262  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
uartbase_masterclock     masterclock_masterclock       98.298        0.000                      0                   20                                                                        
masterclock_masterclock  uartbase_masterclock           5.834        0.000                      0                   20                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               ----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**        masterclock_masterclock  masterclock_masterclock        4.130        0.000                      0                   76        0.415        0.000                      0                   76  
**async_default**        uartbase_masterclock     uartbase_masterclock          96.938        0.000                      0                   67        0.401        0.000                      0                   67  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   systemclock/inst/clkin1_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  systemclock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  systemclock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  systemclock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  systemclock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  systemclock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  systemclock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_masterclock
  To Clock:  clkfbout_masterclock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_masterclock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { systemclock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    systemclock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  systemclock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  systemclock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  systemclock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  systemclock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  masterclock_masterclock
  To Clock:  masterclock_masterclock

Setup :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.321ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 nekoni/rv32dispatch/rs2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            nekoni/rv32dispatch/rdatain_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             masterclock_masterclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (masterclock_masterclock rise@7.143ns - masterclock_masterclock rise@0.000ns)
  Data Path Delay:        7.071ns  (logic 2.931ns (41.454%)  route 4.140ns (58.546%))
  Logic Levels:           12  (CARRY4=6 LUT4=1 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 12.228 - 7.143 ) 
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         1.778     5.383    nekoni/rv32dispatch/masterclock
    SLICE_X55Y26         FDRE                                         r  nekoni/rv32dispatch/rs2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.456     5.839 r  nekoni/rv32dispatch/rs2_reg[0]/Q
                         net (fo=36, routed)          1.321     7.159    nekoni/rv32intregs/registers_reg_r2_0_15_0_5/ADDRA0
    SLICE_X54Y26         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.309 r  nekoni/rv32intregs/registers_reg_r2_0_15_0_5/RAMA/O
                         net (fo=19, routed)          0.636     7.945    nekoni/rv32intregs/rval2[0]
    SLICE_X57Y26         LUT4 (Prop_lut4_I1_O)        0.328     8.273 r  nekoni/rv32intregs/i__carry_i_4__5/O
                         net (fo=1, routed)           0.000     8.273    nekoni/rv32dispatch/rv32integeralu/rdatain[0]_i_18_1[0]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.805 r  nekoni/rv32dispatch/rv32integeralu/aluout0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.805    nekoni/rv32dispatch/rv32integeralu/aluout0_inferred__0/i__carry_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.919 r  nekoni/rv32dispatch/rv32integeralu/aluout0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.919    nekoni/rv32dispatch/rv32integeralu/aluout0_inferred__0/i__carry__0_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.033 r  nekoni/rv32dispatch/rv32integeralu/aluout0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.033    nekoni/rv32dispatch/rv32integeralu/aluout0_inferred__0/i__carry__1_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.147 r  nekoni/rv32dispatch/rv32integeralu/aluout0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.147    nekoni/rv32dispatch/rv32integeralu/aluout0_inferred__0/i__carry__2_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.261 r  nekoni/rv32dispatch/rv32integeralu/aluout0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.261    nekoni/rv32dispatch/rv32integeralu/aluout0_inferred__0/i__carry__3_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.595 r  nekoni/rv32dispatch/rv32integeralu/aluout0_inferred__0/i__carry__4/O[1]
                         net (fo=1, routed)           0.786    10.381    nekoni/rv32dispatch/rv32integeralu/data1[21]
    SLICE_X58Y27         LUT6 (Prop_lut6_I0_O)        0.303    10.684 r  nekoni/rv32dispatch/rv32integeralu/rdatain[21]_i_13/O
                         net (fo=1, routed)           0.299    10.984    nekoni/rv32dispatch/rv32integeralu/rdatain[21]_i_13_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.108 r  nekoni/rv32dispatch/rv32integeralu/rdatain[21]_i_7/O
                         net (fo=1, routed)           0.530    11.638    nekoni/rv32dispatch/rv32integeralu/rdatain[21]_i_7_n_0
    SLICE_X65Y27         LUT5 (Prop_lut5_I2_O)        0.124    11.762 f  nekoni/rv32dispatch/rv32integeralu/rdatain[21]_i_3/O
                         net (fo=1, routed)           0.567    12.329    nekoni/rv32dispatch/rv32integeralu_n_37
    SLICE_X67Y27         LUT5 (Prop_lut5_I2_O)        0.124    12.453 r  nekoni/rv32dispatch/rdatain[21]_i_1/O
                         net (fo=1, routed)           0.000    12.453    nekoni/rv32dispatch/rdatain[21]_i_1_n_0
    SLICE_X67Y27         FDRE                                         r  nekoni/rv32dispatch/rdatain_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock masterclock_masterclock rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK_I (IN)
                         net (fo=0)                   0.000     7.143    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    10.474    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.565 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    12.248    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     8.554 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    10.477    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.568 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         1.660    12.228    nekoni/rv32dispatch/masterclock
    SLICE_X67Y27         FDRE                                         r  nekoni/rv32dispatch/rdatain_reg[21]/C
                         clock pessimism              0.267    12.496    
                         clock uncertainty           -0.068    12.427    
    SLICE_X67Y27         FDRE (Setup_fdre_C_D)        0.029    12.456    nekoni/rv32dispatch/rdatain_reg[21]
  -------------------------------------------------------------------
                         required time                         12.456    
                         arrival time                         -12.453    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.022ns  (required time - arrival time)
  Source:                 nekoni/rv32dispatch/rs2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            nekoni/rv32dispatch/branchtarget_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             masterclock_masterclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (masterclock_masterclock rise@7.143ns - masterclock_masterclock rise@0.000ns)
  Data Path Delay:        6.989ns  (logic 1.932ns (27.644%)  route 5.057ns (72.356%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 12.235 - 7.143 ) 
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         1.778     5.383    nekoni/rv32dispatch/masterclock
    SLICE_X55Y26         FDRE                                         r  nekoni/rv32dispatch/rs2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.456     5.839 r  nekoni/rv32dispatch/rs2_reg[0]/Q
                         net (fo=36, routed)          1.354     7.193    nekoni/rv32intregs/registers_reg_r2_0_15_12_17/ADDRA0
    SLICE_X56Y29         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.343 r  nekoni/rv32intregs/registers_reg_r2_0_15_12_17/RAMA/O
                         net (fo=16, routed)          1.485     8.827    nekoni/rv32intregs/rval2[12]
    SLICE_X44Y27         LUT4 (Prop_lut4_I0_O)        0.328     9.155 r  nekoni/rv32intregs/i__carry__0_i_6__1/O
                         net (fo=1, routed)           0.000     9.155    nekoni/rv32dispatch/rv32branchalu/branchout0_inferred__2/i__carry__1_1[2]
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.553 r  nekoni/rv32dispatch/rv32branchalu/branchout0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.553    nekoni/rv32dispatch/rv32branchalu/branchout0_inferred__2/i__carry__0_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.667 r  nekoni/rv32dispatch/rv32branchalu/branchout0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.667    nekoni/rv32dispatch/rv32branchalu/branchout0_inferred__2/i__carry__1_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.781 r  nekoni/rv32dispatch/rv32branchalu/branchout0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           1.022    10.803    nekoni/rv32dispatch/data3
    SLICE_X48Y31         LUT6 (Prop_lut6_I2_O)        0.124    10.927 f  nekoni/rv32dispatch/branchtarget[31]_i_8/O
                         net (fo=2, routed)           0.307    11.234    nekoni/rv32dispatch/branchtarget[31]_i_8_n_0
    SLICE_X49Y32         LUT5 (Prop_lut5_I1_O)        0.124    11.358 f  nekoni/rv32dispatch/branchtarget[31]_i_4/O
                         net (fo=32, routed)          0.889    12.248    nekoni/rv32dispatch/branchtarget[31]_i_4_n_0
    SLICE_X45Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.372 r  nekoni/rv32dispatch/branchtarget[21]_i_1/O
                         net (fo=1, routed)           0.000    12.372    nekoni/rv32dispatch/branchtarget[21]_i_1_n_0
    SLICE_X45Y31         FDRE                                         r  nekoni/rv32dispatch/branchtarget_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock masterclock_masterclock rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK_I (IN)
                         net (fo=0)                   0.000     7.143    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    10.474    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.565 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    12.248    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     8.554 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    10.477    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.568 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         1.667    12.235    nekoni/rv32dispatch/masterclock
    SLICE_X45Y31         FDRE                                         r  nekoni/rv32dispatch/branchtarget_reg[21]/C
                         clock pessimism              0.195    12.431    
                         clock uncertainty           -0.068    12.362    
    SLICE_X45Y31         FDRE (Setup_fdre_C_D)        0.031    12.393    nekoni/rv32dispatch/branchtarget_reg[21]
  -------------------------------------------------------------------
                         required time                         12.393    
                         arrival time                         -12.372    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 nekoni/rv32dispatch/rs2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            nekoni/rv32dispatch/branchtarget_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             masterclock_masterclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (masterclock_masterclock rise@7.143ns - masterclock_masterclock rise@0.000ns)
  Data Path Delay:        6.985ns  (logic 1.932ns (27.660%)  route 5.053ns (72.340%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 12.235 - 7.143 ) 
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         1.778     5.383    nekoni/rv32dispatch/masterclock
    SLICE_X55Y26         FDRE                                         r  nekoni/rv32dispatch/rs2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.456     5.839 r  nekoni/rv32dispatch/rs2_reg[0]/Q
                         net (fo=36, routed)          1.354     7.193    nekoni/rv32intregs/registers_reg_r2_0_15_12_17/ADDRA0
    SLICE_X56Y29         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.343 r  nekoni/rv32intregs/registers_reg_r2_0_15_12_17/RAMA/O
                         net (fo=16, routed)          1.485     8.827    nekoni/rv32intregs/rval2[12]
    SLICE_X44Y27         LUT4 (Prop_lut4_I0_O)        0.328     9.155 r  nekoni/rv32intregs/i__carry__0_i_6__1/O
                         net (fo=1, routed)           0.000     9.155    nekoni/rv32dispatch/rv32branchalu/branchout0_inferred__2/i__carry__1_1[2]
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.553 r  nekoni/rv32dispatch/rv32branchalu/branchout0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.553    nekoni/rv32dispatch/rv32branchalu/branchout0_inferred__2/i__carry__0_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.667 r  nekoni/rv32dispatch/rv32branchalu/branchout0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.667    nekoni/rv32dispatch/rv32branchalu/branchout0_inferred__2/i__carry__1_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.781 r  nekoni/rv32dispatch/rv32branchalu/branchout0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           1.022    10.803    nekoni/rv32dispatch/data3
    SLICE_X48Y31         LUT6 (Prop_lut6_I2_O)        0.124    10.927 f  nekoni/rv32dispatch/branchtarget[31]_i_8/O
                         net (fo=2, routed)           0.307    11.234    nekoni/rv32dispatch/branchtarget[31]_i_8_n_0
    SLICE_X49Y32         LUT5 (Prop_lut5_I1_O)        0.124    11.358 f  nekoni/rv32dispatch/branchtarget[31]_i_4/O
                         net (fo=32, routed)          0.885    12.244    nekoni/rv32dispatch/branchtarget[31]_i_4_n_0
    SLICE_X45Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.368 r  nekoni/rv32dispatch/branchtarget[10]_i_1/O
                         net (fo=1, routed)           0.000    12.368    nekoni/rv32dispatch/branchtarget[10]_i_1_n_0
    SLICE_X45Y31         FDRE                                         r  nekoni/rv32dispatch/branchtarget_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock masterclock_masterclock rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK_I (IN)
                         net (fo=0)                   0.000     7.143    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    10.474    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.565 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    12.248    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     8.554 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    10.477    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.568 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         1.667    12.235    nekoni/rv32dispatch/masterclock
    SLICE_X45Y31         FDRE                                         r  nekoni/rv32dispatch/branchtarget_reg[10]/C
                         clock pessimism              0.195    12.431    
                         clock uncertainty           -0.068    12.362    
    SLICE_X45Y31         FDRE (Setup_fdre_C_D)        0.029    12.391    nekoni/rv32dispatch/branchtarget_reg[10]
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                         -12.368    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 nekoni/rv32dispatch/rs2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            nekoni/rv32dispatch/branchtarget_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             masterclock_masterclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (masterclock_masterclock rise@7.143ns - masterclock_masterclock rise@0.000ns)
  Data Path Delay:        7.031ns  (logic 2.391ns (34.006%)  route 4.640ns (65.994%))
  Logic Levels:           8  (CARRY4=3 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 12.236 - 7.143 ) 
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         1.778     5.383    nekoni/rv32dispatch/masterclock
    SLICE_X55Y26         FDRE                                         r  nekoni/rv32dispatch/rs2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.456     5.839 r  nekoni/rv32dispatch/rs2_reg[0]/Q
                         net (fo=36, routed)          1.311     7.149    nekoni/rv32intregs/registers_reg_r2_0_15_0_5/ADDRB0
    SLICE_X54Y26         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.301 r  nekoni/rv32intregs/registers_reg_r2_0_15_0_5/RAMB/O
                         net (fo=29, routed)          1.285     8.586    nekoni/rv32intregs/rval2[2]
    SLICE_X47Y28         LUT6 (Prop_lut6_I1_O)        0.348     8.934 r  nekoni/rv32intregs/branchtarget[31]_i_35/O
                         net (fo=1, routed)           0.000     8.934    nekoni/rv32intregs/branchtarget[31]_i_35_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.466 r  nekoni/rv32intregs/branchtarget_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.466    nekoni/rv32intregs/branchtarget_reg[31]_i_22_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.580 r  nekoni/rv32intregs/branchtarget_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.580    nekoni/rv32intregs/branchtarget_reg[31]_i_14_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.808 f  nekoni/rv32intregs/branchtarget_reg[31]_i_9/CO[2]
                         net (fo=1, routed)           0.552    10.360    nekoni/rv32dispatch/branchtarget[31]_i_4_0[0]
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.313    10.673 f  nekoni/rv32dispatch/branchtarget[31]_i_7/O
                         net (fo=2, routed)           0.573    11.246    nekoni/rv32dispatch/branchtarget[31]_i_7_n_0
    SLICE_X46Y31         LUT5 (Prop_lut5_I2_O)        0.124    11.370 f  nekoni/rv32dispatch/branchtarget[31]_i_6/O
                         net (fo=32, routed)          0.919    12.290    nekoni/rv32dispatch/branchtarget[31]_i_6_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I3_O)        0.124    12.414 r  nekoni/rv32dispatch/branchtarget[28]_i_1/O
                         net (fo=1, routed)           0.000    12.414    nekoni/rv32dispatch/branchtarget[28]_i_1_n_0
    SLICE_X46Y33         FDRE                                         r  nekoni/rv32dispatch/branchtarget_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock masterclock_masterclock rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK_I (IN)
                         net (fo=0)                   0.000     7.143    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    10.474    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.565 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    12.248    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     8.554 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    10.477    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.568 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         1.668    12.236    nekoni/rv32dispatch/masterclock
    SLICE_X46Y33         FDRE                                         r  nekoni/rv32dispatch/branchtarget_reg[28]/C
                         clock pessimism              0.195    12.432    
                         clock uncertainty           -0.068    12.363    
    SLICE_X46Y33         FDRE (Setup_fdre_C_D)        0.077    12.440    nekoni/rv32dispatch/branchtarget_reg[28]
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                         -12.414    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.065ns  (required time - arrival time)
  Source:                 nekoni/rv32dispatch/rs2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            nekoni/rv32dispatch/rdatain_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             masterclock_masterclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (masterclock_masterclock rise@7.143ns - masterclock_masterclock rise@0.000ns)
  Data Path Delay:        7.012ns  (logic 3.043ns (43.394%)  route 3.969ns (56.606%))
  Logic Levels:           14  (CARRY4=8 LUT4=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.087ns = ( 12.230 - 7.143 ) 
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         1.778     5.383    nekoni/rv32dispatch/masterclock
    SLICE_X55Y26         FDRE                                         r  nekoni/rv32dispatch/rs2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.456     5.839 r  nekoni/rv32dispatch/rs2_reg[0]/Q
                         net (fo=36, routed)          1.321     7.159    nekoni/rv32intregs/registers_reg_r2_0_15_0_5/ADDRA0
    SLICE_X54Y26         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.309 r  nekoni/rv32intregs/registers_reg_r2_0_15_0_5/RAMA/O
                         net (fo=19, routed)          0.709     8.018    nekoni/rv32dispatch/rv32integeralu/rval2[0]
    SLICE_X55Y26         LUT4 (Prop_lut4_I2_O)        0.328     8.346 r  nekoni/rv32dispatch/rv32integeralu/aluout0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.346    nekoni/rv32dispatch/rv32integeralu/aluout0_carry_i_4_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.878 r  nekoni/rv32dispatch/rv32integeralu/aluout0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.878    nekoni/rv32dispatch/rv32integeralu/aluout0_carry_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.992 r  nekoni/rv32dispatch/rv32integeralu/aluout0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.992    nekoni/rv32dispatch/rv32integeralu/aluout0_carry__0_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.106 r  nekoni/rv32dispatch/rv32integeralu/aluout0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.106    nekoni/rv32dispatch/rv32integeralu/aluout0_carry__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.220 r  nekoni/rv32dispatch/rv32integeralu/aluout0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.220    nekoni/rv32dispatch/rv32integeralu/aluout0_carry__2_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.334 r  nekoni/rv32dispatch/rv32integeralu/aluout0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.334    nekoni/rv32dispatch/rv32integeralu/aluout0_carry__3_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.448 r  nekoni/rv32dispatch/rv32integeralu/aluout0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.448    nekoni/rv32dispatch/rv32integeralu/aluout0_carry__4_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.562 r  nekoni/rv32dispatch/rv32integeralu/aluout0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.562    nekoni/rv32dispatch/rv32integeralu/aluout0_carry__5_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.784 r  nekoni/rv32dispatch/rv32integeralu/aluout0_carry__6/O[0]
                         net (fo=1, routed)           0.472    10.256    nekoni/rv32dispatch/rv32integeralu/data0[28]
    SLICE_X56Y33         LUT6 (Prop_lut6_I5_O)        0.299    10.555 r  nekoni/rv32dispatch/rv32integeralu/rdatain[28]_i_18/O
                         net (fo=1, routed)           0.579    11.134    nekoni/rv32dispatch/rv32integeralu/rdatain[28]_i_18_n_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124    11.258 r  nekoni/rv32dispatch/rv32integeralu/rdatain[28]_i_10/O
                         net (fo=1, routed)           0.301    11.559    nekoni/rv32dispatch/rv32integeralu/rdatain[28]_i_10_n_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I2_O)        0.124    11.683 r  nekoni/rv32dispatch/rv32integeralu/rdatain[28]_i_5/O
                         net (fo=1, routed)           0.588    12.271    nekoni/rv32dispatch/rv32integeralu_n_33
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.124    12.395 r  nekoni/rv32dispatch/rdatain[28]_i_1/O
                         net (fo=1, routed)           0.000    12.395    nekoni/rv32dispatch/rdatain[28]_i_1_n_0
    SLICE_X64Y28         FDRE                                         r  nekoni/rv32dispatch/rdatain_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock masterclock_masterclock rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK_I (IN)
                         net (fo=0)                   0.000     7.143    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    10.474    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.565 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    12.248    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     8.554 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    10.477    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.568 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         1.662    12.230    nekoni/rv32dispatch/masterclock
    SLICE_X64Y28         FDRE                                         r  nekoni/rv32dispatch/rdatain_reg[28]/C
                         clock pessimism              0.267    12.498    
                         clock uncertainty           -0.068    12.429    
    SLICE_X64Y28         FDRE (Setup_fdre_C_D)        0.031    12.460    nekoni/rv32dispatch/rdatain_reg[28]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                         -12.395    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 nekoni/rv32dispatch/rs2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            nekoni/rv32dispatch/rdatain_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             masterclock_masterclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (masterclock_masterclock rise@7.143ns - masterclock_masterclock rise@0.000ns)
  Data Path Delay:        6.979ns  (logic 1.324ns (18.972%)  route 5.655ns (81.028%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.087ns = ( 12.230 - 7.143 ) 
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         1.778     5.383    nekoni/rv32dispatch/masterclock
    SLICE_X55Y26         FDRE                                         r  nekoni/rv32dispatch/rs2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.456     5.839 r  nekoni/rv32dispatch/rs2_reg[0]/Q
                         net (fo=36, routed)          1.311     7.149    nekoni/rv32intregs/registers_reg_r2_0_15_0_5/ADDRB0
    SLICE_X54Y26         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     7.273 r  nekoni/rv32intregs/registers_reg_r2_0_15_0_5/RAMB_D1/O
                         net (fo=28, routed)          0.669     7.943    nekoni/rv32dispatch/rval2[3]
    SLICE_X52Y27         LUT3 (Prop_lut3_I2_O)        0.124     8.067 r  nekoni/rv32dispatch/rdatain[30]_i_23/O
                         net (fo=18, routed)          0.856     8.923    nekoni/rv32intregs/aluout2_inferred__0/i__carry__2[3]
    SLICE_X59Y27         LUT6 (Prop_lut6_I3_O)        0.124     9.047 r  nekoni/rv32intregs/rdatain[27]_i_13/O
                         net (fo=3, routed)           1.254    10.301    nekoni/rv32intregs/rdatain[27]_i_13_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I2_O)        0.124    10.425 f  nekoni/rv32intregs/rdatain[25]_i_16/O
                         net (fo=2, routed)           0.610    11.035    nekoni/rv32intregs/rdatain[25]_i_16_n_0
    SLICE_X67Y28         LUT4 (Prop_lut4_I0_O)        0.124    11.159 r  nekoni/rv32intregs/rdatain[25]_i_9/O
                         net (fo=1, routed)           0.669    11.828    nekoni/rv32dispatch/rv32integeralu/rdatain_reg[25]_1
    SLICE_X66Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.952 f  nekoni/rv32dispatch/rv32integeralu/rdatain[25]_i_4/O
                         net (fo=1, routed)           0.285    12.237    nekoni/rv32dispatch/rv32integeralu_n_20
    SLICE_X65Y28         LUT6 (Prop_lut6_I4_O)        0.124    12.361 r  nekoni/rv32dispatch/rdatain[25]_i_1/O
                         net (fo=1, routed)           0.000    12.361    nekoni/rv32dispatch/rdatain[25]_i_1_n_0
    SLICE_X65Y28         FDRE                                         r  nekoni/rv32dispatch/rdatain_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock masterclock_masterclock rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK_I (IN)
                         net (fo=0)                   0.000     7.143    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    10.474    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.565 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    12.248    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     8.554 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    10.477    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.568 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         1.662    12.230    nekoni/rv32dispatch/masterclock
    SLICE_X65Y28         FDRE                                         r  nekoni/rv32dispatch/rdatain_reg[25]/C
                         clock pessimism              0.267    12.498    
                         clock uncertainty           -0.068    12.429    
    SLICE_X65Y28         FDRE (Setup_fdre_C_D)        0.031    12.460    nekoni/rv32dispatch/rdatain_reg[25]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                         -12.361    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 nekoni/rv32dispatch/rs2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            nekoni/rv32dispatch/rdatain_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             masterclock_masterclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (masterclock_masterclock rise@7.143ns - masterclock_masterclock rise@0.000ns)
  Data Path Delay:        6.975ns  (logic 3.159ns (45.289%)  route 3.816ns (54.711%))
  Logic Levels:           14  (CARRY4=8 LUT4=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 12.227 - 7.143 ) 
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         1.778     5.383    nekoni/rv32dispatch/masterclock
    SLICE_X55Y26         FDRE                                         r  nekoni/rv32dispatch/rs2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.456     5.839 r  nekoni/rv32dispatch/rs2_reg[0]/Q
                         net (fo=36, routed)          1.321     7.159    nekoni/rv32intregs/registers_reg_r2_0_15_0_5/ADDRA0
    SLICE_X54Y26         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.309 r  nekoni/rv32intregs/registers_reg_r2_0_15_0_5/RAMA/O
                         net (fo=19, routed)          0.709     8.018    nekoni/rv32dispatch/rv32integeralu/rval2[0]
    SLICE_X55Y26         LUT4 (Prop_lut4_I2_O)        0.328     8.346 r  nekoni/rv32dispatch/rv32integeralu/aluout0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.346    nekoni/rv32dispatch/rv32integeralu/aluout0_carry_i_4_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.878 r  nekoni/rv32dispatch/rv32integeralu/aluout0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.878    nekoni/rv32dispatch/rv32integeralu/aluout0_carry_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.992 r  nekoni/rv32dispatch/rv32integeralu/aluout0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.992    nekoni/rv32dispatch/rv32integeralu/aluout0_carry__0_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.106 r  nekoni/rv32dispatch/rv32integeralu/aluout0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.106    nekoni/rv32dispatch/rv32integeralu/aluout0_carry__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.220 r  nekoni/rv32dispatch/rv32integeralu/aluout0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.220    nekoni/rv32dispatch/rv32integeralu/aluout0_carry__2_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.334 r  nekoni/rv32dispatch/rv32integeralu/aluout0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.334    nekoni/rv32dispatch/rv32integeralu/aluout0_carry__3_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.448 r  nekoni/rv32dispatch/rv32integeralu/aluout0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.448    nekoni/rv32dispatch/rv32integeralu/aluout0_carry__4_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.562 r  nekoni/rv32dispatch/rv32integeralu/aluout0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.562    nekoni/rv32dispatch/rv32integeralu/aluout0_carry__5_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.896 r  nekoni/rv32dispatch/rv32integeralu/aluout0_carry__6/O[1]
                         net (fo=1, routed)           0.848    10.745    nekoni/rv32dispatch/rv32integeralu/data0[29]
    SLICE_X65Y32         LUT6 (Prop_lut6_I0_O)        0.303    11.048 r  nekoni/rv32dispatch/rv32integeralu/rdatain[29]_i_12/O
                         net (fo=1, routed)           0.154    11.202    nekoni/rv32dispatch/rv32integeralu/rdatain[29]_i_12_n_0
    SLICE_X65Y32         LUT5 (Prop_lut5_I1_O)        0.124    11.326 r  nekoni/rv32dispatch/rv32integeralu/rdatain[29]_i_8/O
                         net (fo=1, routed)           0.500    11.826    nekoni/rv32dispatch/rv32integeralu/rdatain[29]_i_8_n_0
    SLICE_X66Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.950 r  nekoni/rv32dispatch/rv32integeralu/rdatain[29]_i_4/O
                         net (fo=1, routed)           0.284    12.234    nekoni/rv32dispatch/rv32integeralu_n_34
    SLICE_X65Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.358 r  nekoni/rv32dispatch/rdatain[29]_i_1/O
                         net (fo=1, routed)           0.000    12.358    nekoni/rv32dispatch/rdatain[29]_i_1_n_0
    SLICE_X65Y26         FDRE                                         r  nekoni/rv32dispatch/rdatain_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock masterclock_masterclock rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK_I (IN)
                         net (fo=0)                   0.000     7.143    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    10.474    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.565 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    12.248    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     8.554 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    10.477    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.568 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         1.659    12.227    nekoni/rv32dispatch/masterclock
    SLICE_X65Y26         FDRE                                         r  nekoni/rv32dispatch/rdatain_reg[29]/C
                         clock pessimism              0.267    12.495    
                         clock uncertainty           -0.068    12.426    
    SLICE_X65Y26         FDRE (Setup_fdre_C_D)        0.031    12.457    nekoni/rv32dispatch/rdatain_reg[29]
  -------------------------------------------------------------------
                         required time                         12.457    
                         arrival time                         -12.358    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 nekoni/rv32dispatch/rs2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            nekoni/rv32dispatch/rdatain_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             masterclock_masterclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (masterclock_masterclock rise@7.143ns - masterclock_masterclock rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 3.063ns (43.917%)  route 3.911ns (56.083%))
  Logic Levels:           14  (CARRY4=8 LUT4=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 12.228 - 7.143 ) 
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         1.778     5.383    nekoni/rv32dispatch/masterclock
    SLICE_X55Y26         FDRE                                         r  nekoni/rv32dispatch/rs2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.456     5.839 r  nekoni/rv32dispatch/rs2_reg[0]/Q
                         net (fo=36, routed)          1.321     7.159    nekoni/rv32intregs/registers_reg_r2_0_15_0_5/ADDRA0
    SLICE_X54Y26         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.309 r  nekoni/rv32intregs/registers_reg_r2_0_15_0_5/RAMA/O
                         net (fo=19, routed)          0.709     8.018    nekoni/rv32dispatch/rv32integeralu/rval2[0]
    SLICE_X55Y26         LUT4 (Prop_lut4_I2_O)        0.328     8.346 r  nekoni/rv32dispatch/rv32integeralu/aluout0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.346    nekoni/rv32dispatch/rv32integeralu/aluout0_carry_i_4_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.878 r  nekoni/rv32dispatch/rv32integeralu/aluout0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.878    nekoni/rv32dispatch/rv32integeralu/aluout0_carry_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.992 r  nekoni/rv32dispatch/rv32integeralu/aluout0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.992    nekoni/rv32dispatch/rv32integeralu/aluout0_carry__0_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.106 r  nekoni/rv32dispatch/rv32integeralu/aluout0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.106    nekoni/rv32dispatch/rv32integeralu/aluout0_carry__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.220 r  nekoni/rv32dispatch/rv32integeralu/aluout0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.220    nekoni/rv32dispatch/rv32integeralu/aluout0_carry__2_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.334 r  nekoni/rv32dispatch/rv32integeralu/aluout0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.334    nekoni/rv32dispatch/rv32integeralu/aluout0_carry__3_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.448 r  nekoni/rv32dispatch/rv32integeralu/aluout0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.448    nekoni/rv32dispatch/rv32integeralu/aluout0_carry__4_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.562 r  nekoni/rv32dispatch/rv32integeralu/aluout0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.562    nekoni/rv32dispatch/rv32integeralu/aluout0_carry__5_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.801 r  nekoni/rv32dispatch/rv32integeralu/aluout0_carry__6/O[2]
                         net (fo=1, routed)           0.853    10.654    nekoni/rv32dispatch/rv32integeralu/data0[30]
    SLICE_X65Y33         LUT6 (Prop_lut6_I5_O)        0.302    10.956 r  nekoni/rv32dispatch/rv32integeralu/rdatain[30]_i_28/O
                         net (fo=1, routed)           0.149    11.105    nekoni/rv32dispatch/rv32integeralu/rdatain[30]_i_28_n_0
    SLICE_X65Y33         LUT5 (Prop_lut5_I1_O)        0.124    11.229 r  nekoni/rv32dispatch/rv32integeralu/rdatain[30]_i_16/O
                         net (fo=1, routed)           0.292    11.522    nekoni/rv32dispatch/rv32integeralu/rdatain[30]_i_16_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.124    11.646 r  nekoni/rv32dispatch/rv32integeralu/rdatain[30]_i_5/O
                         net (fo=1, routed)           0.588    12.233    nekoni/rv32dispatch/rv32integeralu_n_35
    SLICE_X64Y27         LUT6 (Prop_lut6_I3_O)        0.124    12.357 r  nekoni/rv32dispatch/rdatain[30]_i_1/O
                         net (fo=1, routed)           0.000    12.357    nekoni/rv32dispatch/rdatain[30]_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  nekoni/rv32dispatch/rdatain_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock masterclock_masterclock rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK_I (IN)
                         net (fo=0)                   0.000     7.143    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    10.474    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.565 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    12.248    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     8.554 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    10.477    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.568 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         1.660    12.228    nekoni/rv32dispatch/masterclock
    SLICE_X64Y27         FDRE                                         r  nekoni/rv32dispatch/rdatain_reg[30]/C
                         clock pessimism              0.267    12.496    
                         clock uncertainty           -0.068    12.427    
    SLICE_X64Y27         FDRE (Setup_fdre_C_D)        0.031    12.458    nekoni/rv32dispatch/rdatain_reg[30]
  -------------------------------------------------------------------
                         required time                         12.458    
                         arrival time                         -12.357    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 nekoni/rv32dispatch/rs2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            nekoni/rv32dispatch/rdatain_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             masterclock_masterclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (masterclock_masterclock rise@7.143ns - masterclock_masterclock rise@0.000ns)
  Data Path Delay:        6.967ns  (logic 1.324ns (19.003%)  route 5.643ns (80.997%))
  Logic Levels:           7  (LUT3=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.082ns = ( 12.225 - 7.143 ) 
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         1.778     5.383    nekoni/rv32dispatch/masterclock
    SLICE_X55Y26         FDRE                                         r  nekoni/rv32dispatch/rs2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.456     5.839 r  nekoni/rv32dispatch/rs2_reg[0]/Q
                         net (fo=36, routed)          1.311     7.149    nekoni/rv32intregs/registers_reg_r2_0_15_0_5/ADDRB0
    SLICE_X54Y26         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     7.273 r  nekoni/rv32intregs/registers_reg_r2_0_15_0_5/RAMB_D1/O
                         net (fo=28, routed)          0.669     7.943    nekoni/rv32dispatch/rval2[3]
    SLICE_X52Y27         LUT3 (Prop_lut3_I2_O)        0.124     8.067 r  nekoni/rv32dispatch/rdatain[30]_i_23/O
                         net (fo=18, routed)          0.946     9.013    nekoni/rv32intregs/aluout2_inferred__0/i__carry__2[3]
    SLICE_X52Y25         LUT6 (Prop_lut6_I3_O)        0.124     9.137 f  nekoni/rv32intregs/rdatain[6]_i_16/O
                         net (fo=5, routed)           0.802     9.939    nekoni/rv32dispatch/rdatain[2]_i_12_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124    10.063 r  nekoni/rv32dispatch/rdatain[2]_i_19/O
                         net (fo=4, routed)           0.732    10.794    nekoni/rv32dispatch/rdatain[2]_i_19_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I0_O)        0.124    10.918 f  nekoni/rv32dispatch/rdatain[2]_i_14/O
                         net (fo=1, routed)           0.279    11.198    nekoni/rv32dispatch/rdatain[2]_i_14_n_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I2_O)        0.124    11.322 r  nekoni/rv32dispatch/rdatain[2]_i_6/O
                         net (fo=1, routed)           0.904    12.226    nekoni/rv32dispatch/rdatain[2]_i_6_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I4_O)        0.124    12.350 r  nekoni/rv32dispatch/rdatain[2]_i_1/O
                         net (fo=1, routed)           0.000    12.350    nekoni/rv32dispatch/rdatain[2]_i_1_n_0
    SLICE_X61Y22         FDRE                                         r  nekoni/rv32dispatch/rdatain_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock masterclock_masterclock rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK_I (IN)
                         net (fo=0)                   0.000     7.143    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    10.474    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.565 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    12.248    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     8.554 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    10.477    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.568 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         1.657    12.225    nekoni/rv32dispatch/masterclock
    SLICE_X61Y22         FDRE                                         r  nekoni/rv32dispatch/rdatain_reg[2]/C
                         clock pessimism              0.267    12.493    
                         clock uncertainty           -0.068    12.424    
    SLICE_X61Y22         FDRE (Setup_fdre_C_D)        0.029    12.453    nekoni/rv32dispatch/rdatain_reg[2]
  -------------------------------------------------------------------
                         required time                         12.453    
                         arrival time                         -12.350    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 nekoni/rv32dispatch/rs2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            nekoni/rv32dispatch/branchtarget_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             masterclock_masterclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (masterclock_masterclock rise@7.143ns - masterclock_masterclock rise@0.000ns)
  Data Path Delay:        6.905ns  (logic 1.932ns (27.982%)  route 4.973ns (72.018%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 12.234 - 7.143 ) 
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         1.778     5.383    nekoni/rv32dispatch/masterclock
    SLICE_X55Y26         FDRE                                         r  nekoni/rv32dispatch/rs2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.456     5.839 r  nekoni/rv32dispatch/rs2_reg[0]/Q
                         net (fo=36, routed)          1.354     7.193    nekoni/rv32intregs/registers_reg_r2_0_15_12_17/ADDRA0
    SLICE_X56Y29         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.343 r  nekoni/rv32intregs/registers_reg_r2_0_15_12_17/RAMA/O
                         net (fo=16, routed)          1.485     8.827    nekoni/rv32intregs/rval2[12]
    SLICE_X44Y27         LUT4 (Prop_lut4_I0_O)        0.328     9.155 r  nekoni/rv32intregs/i__carry__0_i_6__1/O
                         net (fo=1, routed)           0.000     9.155    nekoni/rv32dispatch/rv32branchalu/branchout0_inferred__2/i__carry__1_1[2]
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.553 r  nekoni/rv32dispatch/rv32branchalu/branchout0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.553    nekoni/rv32dispatch/rv32branchalu/branchout0_inferred__2/i__carry__0_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.667 r  nekoni/rv32dispatch/rv32branchalu/branchout0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.667    nekoni/rv32dispatch/rv32branchalu/branchout0_inferred__2/i__carry__1_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.781 r  nekoni/rv32dispatch/rv32branchalu/branchout0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           1.022    10.803    nekoni/rv32dispatch/data3
    SLICE_X48Y31         LUT6 (Prop_lut6_I2_O)        0.124    10.927 f  nekoni/rv32dispatch/branchtarget[31]_i_8/O
                         net (fo=2, routed)           0.307    11.234    nekoni/rv32dispatch/branchtarget[31]_i_8_n_0
    SLICE_X49Y32         LUT5 (Prop_lut5_I1_O)        0.124    11.358 f  nekoni/rv32dispatch/branchtarget[31]_i_4/O
                         net (fo=32, routed)          0.805    12.163    nekoni/rv32dispatch/branchtarget[31]_i_4_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I0_O)        0.124    12.287 r  nekoni/rv32dispatch/branchtarget[8]_i_1/O
                         net (fo=1, routed)           0.000    12.287    nekoni/rv32dispatch/branchtarget[8]_i_1_n_0
    SLICE_X45Y30         FDRE                                         r  nekoni/rv32dispatch/branchtarget_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock masterclock_masterclock rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK_I (IN)
                         net (fo=0)                   0.000     7.143    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    10.474    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.565 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    12.248    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     8.554 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    10.477    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.568 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         1.666    12.234    nekoni/rv32dispatch/masterclock
    SLICE_X45Y30         FDRE                                         r  nekoni/rv32dispatch/branchtarget_reg[8]/C
                         clock pessimism              0.195    12.430    
                         clock uncertainty           -0.068    12.361    
    SLICE_X45Y30         FDRE (Setup_fdre_C_D)        0.031    12.392    nekoni/rv32dispatch/branchtarget_reg[8]
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                         -12.287    
  -------------------------------------------------------------------
                         slack                                  0.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 nekoni/rv32dispatch/rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            nekoni/rv32intregs/registers_reg_r2_0_15_30_31/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             masterclock_masterclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (masterclock_masterclock rise@0.000ns - masterclock_masterclock rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.685%)  route 0.206ns (59.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         0.622     1.544    nekoni/rv32dispatch/masterclock
    SLICE_X49Y30         FDRE                                         r  nekoni/rv32dispatch/rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141     1.685 r  nekoni/rv32dispatch/rd_reg[3]/Q
                         net (fo=97, routed)          0.206     1.890    nekoni/rv32intregs/registers_reg_r2_0_15_30_31/ADDRD3
    SLICE_X50Y29         RAMD32                                       r  nekoni/rv32intregs/registers_reg_r2_0_15_30_31/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         0.892     2.059    nekoni/rv32intregs/registers_reg_r2_0_15_30_31/WCLK
    SLICE_X50Y29         RAMD32                                       r  nekoni/rv32intregs/registers_reg_r2_0_15_30_31/RAMA/CLK
                         clock pessimism             -0.483     1.576    
    SLICE_X50Y29         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.816    nekoni/rv32intregs/registers_reg_r2_0_15_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 nekoni/rv32dispatch/rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            nekoni/rv32intregs/registers_reg_r2_0_15_30_31/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             masterclock_masterclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (masterclock_masterclock rise@0.000ns - masterclock_masterclock rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.685%)  route 0.206ns (59.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         0.622     1.544    nekoni/rv32dispatch/masterclock
    SLICE_X49Y30         FDRE                                         r  nekoni/rv32dispatch/rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141     1.685 r  nekoni/rv32dispatch/rd_reg[3]/Q
                         net (fo=97, routed)          0.206     1.890    nekoni/rv32intregs/registers_reg_r2_0_15_30_31/ADDRD3
    SLICE_X50Y29         RAMD32                                       r  nekoni/rv32intregs/registers_reg_r2_0_15_30_31/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         0.892     2.059    nekoni/rv32intregs/registers_reg_r2_0_15_30_31/WCLK
    SLICE_X50Y29         RAMD32                                       r  nekoni/rv32intregs/registers_reg_r2_0_15_30_31/RAMA_D1/CLK
                         clock pessimism             -0.483     1.576    
    SLICE_X50Y29         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.816    nekoni/rv32intregs/registers_reg_r2_0_15_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 nekoni/rv32dispatch/rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            nekoni/rv32intregs/registers_reg_r2_0_15_30_31/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             masterclock_masterclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (masterclock_masterclock rise@0.000ns - masterclock_masterclock rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.685%)  route 0.206ns (59.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         0.622     1.544    nekoni/rv32dispatch/masterclock
    SLICE_X49Y30         FDRE                                         r  nekoni/rv32dispatch/rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141     1.685 r  nekoni/rv32dispatch/rd_reg[3]/Q
                         net (fo=97, routed)          0.206     1.890    nekoni/rv32intregs/registers_reg_r2_0_15_30_31/ADDRD3
    SLICE_X50Y29         RAMD32                                       r  nekoni/rv32intregs/registers_reg_r2_0_15_30_31/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         0.892     2.059    nekoni/rv32intregs/registers_reg_r2_0_15_30_31/WCLK
    SLICE_X50Y29         RAMD32                                       r  nekoni/rv32intregs/registers_reg_r2_0_15_30_31/RAMB/CLK
                         clock pessimism             -0.483     1.576    
    SLICE_X50Y29         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.816    nekoni/rv32intregs/registers_reg_r2_0_15_30_31/RAMB
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 nekoni/rv32dispatch/rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            nekoni/rv32intregs/registers_reg_r2_0_15_30_31/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             masterclock_masterclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (masterclock_masterclock rise@0.000ns - masterclock_masterclock rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.685%)  route 0.206ns (59.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         0.622     1.544    nekoni/rv32dispatch/masterclock
    SLICE_X49Y30         FDRE                                         r  nekoni/rv32dispatch/rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141     1.685 r  nekoni/rv32dispatch/rd_reg[3]/Q
                         net (fo=97, routed)          0.206     1.890    nekoni/rv32intregs/registers_reg_r2_0_15_30_31/ADDRD3
    SLICE_X50Y29         RAMD32                                       r  nekoni/rv32intregs/registers_reg_r2_0_15_30_31/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         0.892     2.059    nekoni/rv32intregs/registers_reg_r2_0_15_30_31/WCLK
    SLICE_X50Y29         RAMD32                                       r  nekoni/rv32intregs/registers_reg_r2_0_15_30_31/RAMB_D1/CLK
                         clock pessimism             -0.483     1.576    
    SLICE_X50Y29         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.816    nekoni/rv32intregs/registers_reg_r2_0_15_30_31/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 nekoni/rv32dispatch/rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            nekoni/rv32intregs/registers_reg_r2_0_15_30_31/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             masterclock_masterclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (masterclock_masterclock rise@0.000ns - masterclock_masterclock rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.685%)  route 0.206ns (59.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         0.622     1.544    nekoni/rv32dispatch/masterclock
    SLICE_X49Y30         FDRE                                         r  nekoni/rv32dispatch/rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141     1.685 r  nekoni/rv32dispatch/rd_reg[3]/Q
                         net (fo=97, routed)          0.206     1.890    nekoni/rv32intregs/registers_reg_r2_0_15_30_31/ADDRD3
    SLICE_X50Y29         RAMD32                                       r  nekoni/rv32intregs/registers_reg_r2_0_15_30_31/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         0.892     2.059    nekoni/rv32intregs/registers_reg_r2_0_15_30_31/WCLK
    SLICE_X50Y29         RAMD32                                       r  nekoni/rv32intregs/registers_reg_r2_0_15_30_31/RAMC/CLK
                         clock pessimism             -0.483     1.576    
    SLICE_X50Y29         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.816    nekoni/rv32intregs/registers_reg_r2_0_15_30_31/RAMC
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 nekoni/rv32dispatch/rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            nekoni/rv32intregs/registers_reg_r2_0_15_30_31/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             masterclock_masterclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (masterclock_masterclock rise@0.000ns - masterclock_masterclock rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.685%)  route 0.206ns (59.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         0.622     1.544    nekoni/rv32dispatch/masterclock
    SLICE_X49Y30         FDRE                                         r  nekoni/rv32dispatch/rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141     1.685 r  nekoni/rv32dispatch/rd_reg[3]/Q
                         net (fo=97, routed)          0.206     1.890    nekoni/rv32intregs/registers_reg_r2_0_15_30_31/ADDRD3
    SLICE_X50Y29         RAMD32                                       r  nekoni/rv32intregs/registers_reg_r2_0_15_30_31/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         0.892     2.059    nekoni/rv32intregs/registers_reg_r2_0_15_30_31/WCLK
    SLICE_X50Y29         RAMD32                                       r  nekoni/rv32intregs/registers_reg_r2_0_15_30_31/RAMC_D1/CLK
                         clock pessimism             -0.483     1.576    
    SLICE_X50Y29         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.816    nekoni/rv32intregs/registers_reg_r2_0_15_30_31/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 nekoni/rv32dispatch/rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            nekoni/rv32intregs/registers_reg_r2_0_15_30_31/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             masterclock_masterclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (masterclock_masterclock rise@0.000ns - masterclock_masterclock rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.685%)  route 0.206ns (59.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         0.622     1.544    nekoni/rv32dispatch/masterclock
    SLICE_X49Y30         FDRE                                         r  nekoni/rv32dispatch/rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141     1.685 r  nekoni/rv32dispatch/rd_reg[3]/Q
                         net (fo=97, routed)          0.206     1.890    nekoni/rv32intregs/registers_reg_r2_0_15_30_31/ADDRD3
    SLICE_X50Y29         RAMS32                                       r  nekoni/rv32intregs/registers_reg_r2_0_15_30_31/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         0.892     2.059    nekoni/rv32intregs/registers_reg_r2_0_15_30_31/WCLK
    SLICE_X50Y29         RAMS32                                       r  nekoni/rv32intregs/registers_reg_r2_0_15_30_31/RAMD/CLK
                         clock pessimism             -0.483     1.576    
    SLICE_X50Y29         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.816    nekoni/rv32intregs/registers_reg_r2_0_15_30_31/RAMD
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 nekoni/rv32dispatch/rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            nekoni/rv32intregs/registers_reg_r2_0_15_30_31/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             masterclock_masterclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (masterclock_masterclock rise@0.000ns - masterclock_masterclock rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.685%)  route 0.206ns (59.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         0.622     1.544    nekoni/rv32dispatch/masterclock
    SLICE_X49Y30         FDRE                                         r  nekoni/rv32dispatch/rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141     1.685 r  nekoni/rv32dispatch/rd_reg[3]/Q
                         net (fo=97, routed)          0.206     1.890    nekoni/rv32intregs/registers_reg_r2_0_15_30_31/ADDRD3
    SLICE_X50Y29         RAMS32                                       r  nekoni/rv32intregs/registers_reg_r2_0_15_30_31/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         0.892     2.059    nekoni/rv32intregs/registers_reg_r2_0_15_30_31/WCLK
    SLICE_X50Y29         RAMS32                                       r  nekoni/rv32intregs/registers_reg_r2_0_15_30_31/RAMD_D1/CLK
                         clock pessimism             -0.483     1.576    
    SLICE_X50Y29         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.816    nekoni/rv32intregs/registers_reg_r2_0_15_30_31/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 nekoni/rv32dispatch/rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            nekoni/rv32intregs/registers_reg_r2_0_15_30_31/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             masterclock_masterclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (masterclock_masterclock rise@0.000ns - masterclock_masterclock rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.725%)  route 0.290ns (67.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         0.622     1.544    nekoni/rv32dispatch/masterclock
    SLICE_X49Y30         FDRE                                         r  nekoni/rv32dispatch/rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141     1.685 r  nekoni/rv32dispatch/rd_reg[0]/Q
                         net (fo=97, routed)          0.290     1.975    nekoni/rv32intregs/registers_reg_r2_0_15_30_31/ADDRD0
    SLICE_X50Y29         RAMD32                                       r  nekoni/rv32intregs/registers_reg_r2_0_15_30_31/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         0.892     2.059    nekoni/rv32intregs/registers_reg_r2_0_15_30_31/WCLK
    SLICE_X50Y29         RAMD32                                       r  nekoni/rv32intregs/registers_reg_r2_0_15_30_31/RAMA/CLK
                         clock pessimism             -0.483     1.576    
    SLICE_X50Y29         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.886    nekoni/rv32intregs/registers_reg_r2_0_15_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 nekoni/rv32dispatch/rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            nekoni/rv32intregs/registers_reg_r2_0_15_30_31/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             masterclock_masterclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (masterclock_masterclock rise@0.000ns - masterclock_masterclock rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.725%)  route 0.290ns (67.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         0.622     1.544    nekoni/rv32dispatch/masterclock
    SLICE_X49Y30         FDRE                                         r  nekoni/rv32dispatch/rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141     1.685 r  nekoni/rv32dispatch/rd_reg[0]/Q
                         net (fo=97, routed)          0.290     1.975    nekoni/rv32intregs/registers_reg_r2_0_15_30_31/ADDRD0
    SLICE_X50Y29         RAMD32                                       r  nekoni/rv32intregs/registers_reg_r2_0_15_30_31/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         0.892     2.059    nekoni/rv32intregs/registers_reg_r2_0_15_30_31/WCLK
    SLICE_X50Y29         RAMD32                                       r  nekoni/rv32intregs/registers_reg_r2_0_15_30_31/RAMA_D1/CLK
                         clock pessimism             -0.483     1.576    
    SLICE_X50Y29         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.886    nekoni/rv32intregs/registers_reg_r2_0_15_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         masterclock_masterclock
Waveform(ns):       { 0.000 3.571 }
Period(ns):         7.143
Sources:            { systemclock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.143       4.199      RAMB36_X0Y7      nekoni/rv32instructionfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         7.143       4.199      RAMB36_X0Y7      nekoni/rv32instructionfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.143       4.567      RAMB36_X1Y2      rv32iram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         7.143       4.567      RAMB36_X1Y2      rv32iram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.143       4.567      RAMB36_X2Y5      rv32iram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         7.143       4.567      RAMB36_X2Y5      rv32iram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.143       4.567      RAMB36_X2Y6      rv32iram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         7.143       4.567      RAMB36_X2Y6      rv32iram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.143       4.567      RAMB36_X1Y1      rv32iram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         7.143       4.567      RAMB36_X1Y1      rv32iram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.143       206.217    MMCME2_ADV_X0Y0  systemclock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.571       2.321      SLICE_X50Y28     nekoni/rv32intregs/registers_reg_r1_0_15_30_31/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.571       2.321      SLICE_X50Y28     nekoni/rv32intregs/registers_reg_r1_0_15_30_31/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.571       2.321      SLICE_X50Y28     nekoni/rv32intregs/registers_reg_r1_0_15_30_31/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.571       2.321      SLICE_X50Y28     nekoni/rv32intregs/registers_reg_r1_0_15_30_31/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.571       2.321      SLICE_X50Y28     nekoni/rv32intregs/registers_reg_r1_0_15_30_31/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.571       2.321      SLICE_X50Y28     nekoni/rv32intregs/registers_reg_r1_0_15_30_31/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.571       2.321      SLICE_X50Y28     nekoni/rv32intregs/registers_reg_r1_0_15_30_31/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.571       2.321      SLICE_X50Y28     nekoni/rv32intregs/registers_reg_r1_0_15_30_31/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.571       2.321      SLICE_X56Y29     nekoni/rv32intregs/registers_reg_r2_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.571       2.321      SLICE_X56Y29     nekoni/rv32intregs/registers_reg_r2_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.571       2.321      SLICE_X56Y28     nekoni/rv32intregs/registers_reg_r1_0_15_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.571       2.321      SLICE_X56Y28     nekoni/rv32intregs/registers_reg_r1_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.571       2.321      SLICE_X56Y28     nekoni/rv32intregs/registers_reg_r1_0_15_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.571       2.321      SLICE_X56Y28     nekoni/rv32intregs/registers_reg_r1_0_15_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.571       2.321      SLICE_X56Y28     nekoni/rv32intregs/registers_reg_r1_0_15_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.571       2.321      SLICE_X56Y28     nekoni/rv32intregs/registers_reg_r1_0_15_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.571       2.321      SLICE_X56Y28     nekoni/rv32intregs/registers_reg_r1_0_15_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.571       2.321      SLICE_X56Y28     nekoni/rv32intregs/registers_reg_r1_0_15_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.571       2.321      SLICE_X54Y28     nekoni/rv32intregs/registers_reg_r2_0_15_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.571       2.321      SLICE_X54Y28     nekoni/rv32intregs/registers_reg_r2_0_15_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  uartbase_masterclock
  To Clock:  uartbase_masterclock

Setup :            0  Failing Endpoints,  Worst Slack       94.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.808ns  (required time - arrival time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uartbase_masterclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uartbase_masterclock rise@100.000ns - uartbase_masterclock rise@0.000ns)
  Data Path Delay:        4.907ns  (logic 1.625ns (33.113%)  route 3.282ns (66.887%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 105.093 - 100.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         1.785     5.390    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y18         FDRE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.456     5.846 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[7]/Q
                         net (fo=2, routed)           1.151     6.997    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_wr[7]
    SLICE_X53Y16         LUT4 (Prop_lut4_I2_O)        0.124     7.121 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gmux.gm[3].gms.ms_i_1/O
                         net (fo=1, routed)           0.000     7.121    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[3]
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.522 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.522    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.793 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           1.465     9.259    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/comp1
    SLICE_X48Y33         LUT5 (Prop_lut5_I3_O)        0.373     9.632 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1/O
                         net (fo=2, routed)           0.666    10.297    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2_n_0
    SLICE_X47Y33         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uartbase_masterclock rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   100.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683   105.105    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   101.411 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   103.334    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         1.668   105.093    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X47Y33         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.195   105.289    
                         clock uncertainty           -0.103   105.186    
    SLICE_X47Y33         FDPE (Setup_fdpe_C_D)       -0.081   105.105    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                        105.105    
                         arrival time                         -10.297    
  -------------------------------------------------------------------
                         slack                                 94.808    

Slack (MET) :             95.011ns  (required time - arrival time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uartbase_masterclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uartbase_masterclock rise@100.000ns - uartbase_masterclock rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 1.625ns (34.442%)  route 3.093ns (65.559%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 105.093 - 100.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         1.785     5.390    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y18         FDRE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.456     5.846 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[7]/Q
                         net (fo=2, routed)           1.151     6.997    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_wr[7]
    SLICE_X53Y16         LUT4 (Prop_lut4_I2_O)        0.124     7.121 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gmux.gm[3].gms.ms_i_1/O
                         net (fo=1, routed)           0.000     7.121    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[3]
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.522 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.522    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.793 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           1.465     9.259    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/comp1
    SLICE_X48Y33         LUT5 (Prop_lut5_I3_O)        0.373     9.632 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1/O
                         net (fo=2, routed)           0.476    10.108    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2_n_0
    SLICE_X47Y33         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uartbase_masterclock rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   100.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683   105.105    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   101.411 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   103.334    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         1.668   105.093    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X47Y33         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.195   105.289    
                         clock uncertainty           -0.103   105.186    
    SLICE_X47Y33         FDPE (Setup_fdpe_C_D)       -0.067   105.119    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                        105.119    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                 95.011    

Slack (MET) :             95.186ns  (required time - arrival time)
  Source:                 UART_transmit/FSM_onehot_TxD_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_transmit/TxD_shift_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uartbase_masterclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uartbase_masterclock rise@100.000ns - uartbase_masterclock rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 0.918ns (21.434%)  route 3.365ns (78.566%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 104.945 - 100.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         1.639     5.244    UART_transmit/CLK
    SLICE_X8Y63          FDRE                                         r  UART_transmit/FSM_onehot_TxD_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.518     5.762 r  UART_transmit/FSM_onehot_TxD_state_reg[9]/Q
                         net (fo=2, routed)           0.871     6.632    UART_transmit/FSM_onehot_TxD_state_reg_n_0_[9]
    SLICE_X8Y63          LUT4 (Prop_lut4_I2_O)        0.124     6.756 r  UART_transmit/uart_rxd_out_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.827     7.583    UART_transmit/uart_rxd_out_OBUF_inst_i_3_n_0
    SLICE_X10Y63         LUT5 (Prop_lut5_I4_O)        0.124     7.707 r  UART_transmit/uart_rxd_out_OBUF_inst_i_2/O
                         net (fo=3, routed)           1.129     8.837    UART_transmit/tickgen/FSM_onehot_TxD_state_reg[0]_0
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.152     8.989 r  UART_transmit/tickgen/TxD_shift[7]_i_1/O
                         net (fo=8, routed)           0.538     9.527    UART_transmit/tickgen_n_1
    SLICE_X9Y60          FDRE                                         r  UART_transmit/TxD_shift_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uartbase_masterclock rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   100.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683   105.105    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   101.411 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   103.334    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         1.519   104.945    UART_transmit/CLK
    SLICE_X9Y60          FDRE                                         r  UART_transmit/TxD_shift_reg[7]/C
                         clock pessimism              0.277   105.222    
                         clock uncertainty           -0.103   105.119    
    SLICE_X9Y60          FDRE (Setup_fdre_C_CE)      -0.407   104.712    UART_transmit/TxD_shift_reg[7]
  -------------------------------------------------------------------
                         required time                        104.712    
                         arrival time                          -9.527    
  -------------------------------------------------------------------
                         slack                                 95.186    

Slack (MET) :             95.329ns  (required time - arrival time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uartbase_masterclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uartbase_masterclock rise@100.000ns - uartbase_masterclock rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.606ns (16.078%)  route 3.163ns (83.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 105.141 - 100.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         1.797     5.402    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X47Y33         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.858 f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.578     6.436    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X48Y33         LUT2 (Prop_lut2_I1_O)        0.150     6.586 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=33, routed)          2.585     9.171    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X1Y1          RAMB18E1                                     r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock uartbase_masterclock rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   100.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683   105.105    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   101.411 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   103.334    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         1.715   105.141    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y1          RAMB18E1                                     r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.195   105.336    
                         clock uncertainty           -0.103   105.234    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.734   104.500    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        104.500    
                         arrival time                          -9.171    
  -------------------------------------------------------------------
                         slack                                 95.329    

Slack (MET) :             95.360ns  (required time - arrival time)
  Source:                 UART_transmit/FSM_onehot_TxD_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_transmit/TxD_shift_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uartbase_masterclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uartbase_masterclock rise@100.000ns - uartbase_masterclock rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 0.918ns (22.158%)  route 3.225ns (77.842%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 104.944 - 100.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         1.639     5.244    UART_transmit/CLK
    SLICE_X8Y63          FDRE                                         r  UART_transmit/FSM_onehot_TxD_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.518     5.762 r  UART_transmit/FSM_onehot_TxD_state_reg[9]/Q
                         net (fo=2, routed)           0.871     6.632    UART_transmit/FSM_onehot_TxD_state_reg_n_0_[9]
    SLICE_X8Y63          LUT4 (Prop_lut4_I2_O)        0.124     6.756 r  UART_transmit/uart_rxd_out_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.827     7.583    UART_transmit/uart_rxd_out_OBUF_inst_i_3_n_0
    SLICE_X10Y63         LUT5 (Prop_lut5_I4_O)        0.124     7.707 r  UART_transmit/uart_rxd_out_OBUF_inst_i_2/O
                         net (fo=3, routed)           1.129     8.837    UART_transmit/tickgen/FSM_onehot_TxD_state_reg[0]_0
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.152     8.989 r  UART_transmit/tickgen/TxD_shift[7]_i_1/O
                         net (fo=8, routed)           0.398     9.387    UART_transmit/tickgen_n_1
    SLICE_X8Y61          FDRE                                         r  UART_transmit/TxD_shift_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uartbase_masterclock rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   100.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683   105.105    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   101.411 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   103.334    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         1.518   104.944    UART_transmit/CLK
    SLICE_X8Y61          FDRE                                         r  UART_transmit/TxD_shift_reg[0]/C
                         clock pessimism              0.277   105.221    
                         clock uncertainty           -0.103   105.118    
    SLICE_X8Y61          FDRE (Setup_fdre_C_CE)      -0.371   104.747    UART_transmit/TxD_shift_reg[0]
  -------------------------------------------------------------------
                         required time                        104.747    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                 95.360    

Slack (MET) :             95.360ns  (required time - arrival time)
  Source:                 UART_transmit/FSM_onehot_TxD_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_transmit/TxD_shift_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uartbase_masterclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uartbase_masterclock rise@100.000ns - uartbase_masterclock rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 0.918ns (22.158%)  route 3.225ns (77.842%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 104.944 - 100.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         1.639     5.244    UART_transmit/CLK
    SLICE_X8Y63          FDRE                                         r  UART_transmit/FSM_onehot_TxD_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.518     5.762 r  UART_transmit/FSM_onehot_TxD_state_reg[9]/Q
                         net (fo=2, routed)           0.871     6.632    UART_transmit/FSM_onehot_TxD_state_reg_n_0_[9]
    SLICE_X8Y63          LUT4 (Prop_lut4_I2_O)        0.124     6.756 r  UART_transmit/uart_rxd_out_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.827     7.583    UART_transmit/uart_rxd_out_OBUF_inst_i_3_n_0
    SLICE_X10Y63         LUT5 (Prop_lut5_I4_O)        0.124     7.707 r  UART_transmit/uart_rxd_out_OBUF_inst_i_2/O
                         net (fo=3, routed)           1.129     8.837    UART_transmit/tickgen/FSM_onehot_TxD_state_reg[0]_0
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.152     8.989 r  UART_transmit/tickgen/TxD_shift[7]_i_1/O
                         net (fo=8, routed)           0.398     9.387    UART_transmit/tickgen_n_1
    SLICE_X8Y61          FDRE                                         r  UART_transmit/TxD_shift_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uartbase_masterclock rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   100.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683   105.105    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   101.411 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   103.334    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         1.518   104.944    UART_transmit/CLK
    SLICE_X8Y61          FDRE                                         r  UART_transmit/TxD_shift_reg[1]/C
                         clock pessimism              0.277   105.221    
                         clock uncertainty           -0.103   105.118    
    SLICE_X8Y61          FDRE (Setup_fdre_C_CE)      -0.371   104.747    UART_transmit/TxD_shift_reg[1]
  -------------------------------------------------------------------
                         required time                        104.747    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                 95.360    

Slack (MET) :             95.360ns  (required time - arrival time)
  Source:                 UART_transmit/FSM_onehot_TxD_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_transmit/TxD_shift_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uartbase_masterclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uartbase_masterclock rise@100.000ns - uartbase_masterclock rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 0.918ns (22.158%)  route 3.225ns (77.842%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 104.944 - 100.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         1.639     5.244    UART_transmit/CLK
    SLICE_X8Y63          FDRE                                         r  UART_transmit/FSM_onehot_TxD_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.518     5.762 r  UART_transmit/FSM_onehot_TxD_state_reg[9]/Q
                         net (fo=2, routed)           0.871     6.632    UART_transmit/FSM_onehot_TxD_state_reg_n_0_[9]
    SLICE_X8Y63          LUT4 (Prop_lut4_I2_O)        0.124     6.756 r  UART_transmit/uart_rxd_out_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.827     7.583    UART_transmit/uart_rxd_out_OBUF_inst_i_3_n_0
    SLICE_X10Y63         LUT5 (Prop_lut5_I4_O)        0.124     7.707 r  UART_transmit/uart_rxd_out_OBUF_inst_i_2/O
                         net (fo=3, routed)           1.129     8.837    UART_transmit/tickgen/FSM_onehot_TxD_state_reg[0]_0
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.152     8.989 r  UART_transmit/tickgen/TxD_shift[7]_i_1/O
                         net (fo=8, routed)           0.398     9.387    UART_transmit/tickgen_n_1
    SLICE_X8Y61          FDRE                                         r  UART_transmit/TxD_shift_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uartbase_masterclock rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   100.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683   105.105    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   101.411 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   103.334    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         1.518   104.944    UART_transmit/CLK
    SLICE_X8Y61          FDRE                                         r  UART_transmit/TxD_shift_reg[2]/C
                         clock pessimism              0.277   105.221    
                         clock uncertainty           -0.103   105.118    
    SLICE_X8Y61          FDRE (Setup_fdre_C_CE)      -0.371   104.747    UART_transmit/TxD_shift_reg[2]
  -------------------------------------------------------------------
                         required time                        104.747    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                 95.360    

Slack (MET) :             95.411ns  (required time - arrival time)
  Source:                 UART_transmit/FSM_onehot_TxD_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_transmit/TxD_shift_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uartbase_masterclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uartbase_masterclock rise@100.000ns - uartbase_masterclock rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 0.918ns (22.425%)  route 3.176ns (77.575%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 104.945 - 100.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         1.639     5.244    UART_transmit/CLK
    SLICE_X8Y63          FDRE                                         r  UART_transmit/FSM_onehot_TxD_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.518     5.762 r  UART_transmit/FSM_onehot_TxD_state_reg[9]/Q
                         net (fo=2, routed)           0.871     6.632    UART_transmit/FSM_onehot_TxD_state_reg_n_0_[9]
    SLICE_X8Y63          LUT4 (Prop_lut4_I2_O)        0.124     6.756 r  UART_transmit/uart_rxd_out_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.827     7.583    UART_transmit/uart_rxd_out_OBUF_inst_i_3_n_0
    SLICE_X10Y63         LUT5 (Prop_lut5_I4_O)        0.124     7.707 r  UART_transmit/uart_rxd_out_OBUF_inst_i_2/O
                         net (fo=3, routed)           1.129     8.837    UART_transmit/tickgen/FSM_onehot_TxD_state_reg[0]_0
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.152     8.989 r  UART_transmit/tickgen/TxD_shift[7]_i_1/O
                         net (fo=8, routed)           0.349     9.337    UART_transmit/tickgen_n_1
    SLICE_X8Y60          FDRE                                         r  UART_transmit/TxD_shift_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uartbase_masterclock rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   100.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683   105.105    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   101.411 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   103.334    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         1.519   104.945    UART_transmit/CLK
    SLICE_X8Y60          FDRE                                         r  UART_transmit/TxD_shift_reg[3]/C
                         clock pessimism              0.277   105.222    
                         clock uncertainty           -0.103   105.119    
    SLICE_X8Y60          FDRE (Setup_fdre_C_CE)      -0.371   104.748    UART_transmit/TxD_shift_reg[3]
  -------------------------------------------------------------------
                         required time                        104.748    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                 95.411    

Slack (MET) :             95.411ns  (required time - arrival time)
  Source:                 UART_transmit/FSM_onehot_TxD_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_transmit/TxD_shift_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uartbase_masterclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uartbase_masterclock rise@100.000ns - uartbase_masterclock rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 0.918ns (22.425%)  route 3.176ns (77.575%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 104.945 - 100.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         1.639     5.244    UART_transmit/CLK
    SLICE_X8Y63          FDRE                                         r  UART_transmit/FSM_onehot_TxD_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.518     5.762 r  UART_transmit/FSM_onehot_TxD_state_reg[9]/Q
                         net (fo=2, routed)           0.871     6.632    UART_transmit/FSM_onehot_TxD_state_reg_n_0_[9]
    SLICE_X8Y63          LUT4 (Prop_lut4_I2_O)        0.124     6.756 r  UART_transmit/uart_rxd_out_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.827     7.583    UART_transmit/uart_rxd_out_OBUF_inst_i_3_n_0
    SLICE_X10Y63         LUT5 (Prop_lut5_I4_O)        0.124     7.707 r  UART_transmit/uart_rxd_out_OBUF_inst_i_2/O
                         net (fo=3, routed)           1.129     8.837    UART_transmit/tickgen/FSM_onehot_TxD_state_reg[0]_0
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.152     8.989 r  UART_transmit/tickgen/TxD_shift[7]_i_1/O
                         net (fo=8, routed)           0.349     9.337    UART_transmit/tickgen_n_1
    SLICE_X8Y60          FDRE                                         r  UART_transmit/TxD_shift_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uartbase_masterclock rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   100.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683   105.105    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   101.411 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   103.334    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         1.519   104.945    UART_transmit/CLK
    SLICE_X8Y60          FDRE                                         r  UART_transmit/TxD_shift_reg[4]/C
                         clock pessimism              0.277   105.222    
                         clock uncertainty           -0.103   105.119    
    SLICE_X8Y60          FDRE (Setup_fdre_C_CE)      -0.371   104.748    UART_transmit/TxD_shift_reg[4]
  -------------------------------------------------------------------
                         required time                        104.748    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                 95.411    

Slack (MET) :             95.411ns  (required time - arrival time)
  Source:                 UART_transmit/FSM_onehot_TxD_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_transmit/TxD_shift_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uartbase_masterclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uartbase_masterclock rise@100.000ns - uartbase_masterclock rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 0.918ns (22.425%)  route 3.176ns (77.575%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 104.945 - 100.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         1.639     5.244    UART_transmit/CLK
    SLICE_X8Y63          FDRE                                         r  UART_transmit/FSM_onehot_TxD_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.518     5.762 r  UART_transmit/FSM_onehot_TxD_state_reg[9]/Q
                         net (fo=2, routed)           0.871     6.632    UART_transmit/FSM_onehot_TxD_state_reg_n_0_[9]
    SLICE_X8Y63          LUT4 (Prop_lut4_I2_O)        0.124     6.756 r  UART_transmit/uart_rxd_out_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.827     7.583    UART_transmit/uart_rxd_out_OBUF_inst_i_3_n_0
    SLICE_X10Y63         LUT5 (Prop_lut5_I4_O)        0.124     7.707 r  UART_transmit/uart_rxd_out_OBUF_inst_i_2/O
                         net (fo=3, routed)           1.129     8.837    UART_transmit/tickgen/FSM_onehot_TxD_state_reg[0]_0
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.152     8.989 r  UART_transmit/tickgen/TxD_shift[7]_i_1/O
                         net (fo=8, routed)           0.349     9.337    UART_transmit/tickgen_n_1
    SLICE_X8Y60          FDRE                                         r  UART_transmit/TxD_shift_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uartbase_masterclock rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   100.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683   105.105    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   101.411 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   103.334    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         1.519   104.945    UART_transmit/CLK
    SLICE_X8Y60          FDRE                                         r  UART_transmit/TxD_shift_reg[5]/C
                         clock pessimism              0.277   105.222    
                         clock uncertainty           -0.103   105.119    
    SLICE_X8Y60          FDRE (Setup_fdre_C_CE)      -0.371   104.748    UART_transmit/TxD_shift_reg[5]
  -------------------------------------------------------------------
                         required time                        104.748    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                 95.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uartbase_masterclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartbase_masterclock rise@0.000ns - uartbase_masterclock rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.246ns (60.340%)  route 0.162ns (39.660%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         0.621     1.543    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X50Y19         FDRE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.148     1.691 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/Q
                         net (fo=2, routed)           0.162     1.853    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][5]
    SLICE_X53Y18         LUT5 (Prop_lut5_I0_O)        0.098     1.951 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[5]_i_1/O
                         net (fo=1, routed)           0.000     1.951    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[5]
    SLICE_X53Y18         FDRE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         0.893     2.060    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y18         FDRE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]/C
                         clock pessimism             -0.254     1.806    
    SLICE_X53Y18         FDRE (Hold_fdre_C_D)         0.091     1.897    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 UART_receive/RxD_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inuartbyte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uartbase_masterclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartbase_masterclock rise@0.000ns - uartbase_masterclock rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.051%)  route 0.245ns (59.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         0.626     1.548    UART_receive/CLK
    SLICE_X50Y37         FDRE                                         r  UART_receive/RxD_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDRE (Prop_fdre_C_Q)         0.164     1.712 r  UART_receive/RxD_data_reg[6]/Q
                         net (fo=2, routed)           0.245     1.957    RxD_data[6]
    SLICE_X52Y35         FDRE                                         r  inuartbyte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         0.897     2.064    uartbase
    SLICE_X52Y35         FDRE                                         r  inuartbyte_reg[6]/C
                         clock pessimism             -0.254     1.810    
    SLICE_X52Y35         FDRE (Hold_fdre_C_D)         0.066     1.876    inuartbyte_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 UART_receive/RxD_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inuartbyte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uartbase_masterclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartbase_masterclock rise@0.000ns - uartbase_masterclock rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.275%)  route 0.254ns (60.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         0.626     1.548    UART_receive/CLK
    SLICE_X50Y37         FDRE                                         r  UART_receive/RxD_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDRE (Prop_fdre_C_Q)         0.164     1.712 r  UART_receive/RxD_data_reg[5]/Q
                         net (fo=2, routed)           0.254     1.966    RxD_data[5]
    SLICE_X52Y35         FDRE                                         r  inuartbyte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         0.897     2.064    uartbase
    SLICE_X52Y35         FDRE                                         r  inuartbyte_reg[5]/C
                         clock pessimism             -0.254     1.810    
    SLICE_X52Y35         FDRE (Hold_fdre_C_D)         0.070     1.880    inuartbyte_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uartbase_masterclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartbase_masterclock rise@0.000ns - uartbase_masterclock rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.246ns (55.721%)  route 0.195ns (44.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         0.621     1.543    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X50Y19         FDRE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.148     1.691 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/Q
                         net (fo=3, routed)           0.195     1.886    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][2]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.098     1.984 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[2]_i_1/O
                         net (fo=1, routed)           0.000     1.984    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[2]
    SLICE_X52Y18         FDRE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         0.893     2.060    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X52Y18         FDRE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/C
                         clock pessimism             -0.254     1.806    
    SLICE_X52Y18         FDRE (Hold_fdre_C_D)         0.092     1.898    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uartbase_masterclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartbase_masterclock rise@0.000ns - uartbase_masterclock rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.246ns (55.595%)  route 0.196ns (44.405%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         0.621     1.543    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X50Y19         FDRE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.148     1.691 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/Q
                         net (fo=3, routed)           0.196     1.887    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][2]
    SLICE_X52Y18         LUT4 (Prop_lut4_I3_O)        0.098     1.985 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=1, routed)           0.000     1.985    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[1]
    SLICE_X52Y18         FDRE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         0.893     2.060    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X52Y18         FDRE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism             -0.254     1.806    
    SLICE_X52Y18         FDRE (Hold_fdre_C_D)         0.091     1.897    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/RSTRAMB
                            (rising edge-triggered cell RAMB18E1 clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uartbase_masterclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartbase_masterclock rise@0.000ns - uartbase_masterclock rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.590%)  route 0.224ns (61.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         0.573     1.494    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y56          FDPE                                         r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDPE (Prop_fdpe_C_Q)         0.141     1.635 r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=27, routed)          0.224     1.860    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/AR[0]
    RAMB18_X0Y22         RAMB18E1                                     r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         0.886     2.053    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y22         RAMB18E1                                     r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.553    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_RSTRAMB)
                                                      0.189     1.742    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uartbase_masterclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartbase_masterclock rise@0.000ns - uartbase_masterclock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         0.618     1.540    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y21         FDRE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y21         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     1.737    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X53Y21         FDRE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         0.890     2.057    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y21         FDRE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X53Y21         FDRE (Hold_fdre_C_D)         0.075     1.615    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uartbase_masterclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartbase_masterclock rise@0.000ns - uartbase_masterclock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         0.626     1.548    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y34         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDPE (Prop_fdpe_C_Q)         0.141     1.689 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.056     1.745    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X47Y34         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         0.899     2.066    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y34         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.518     1.548    
    SLICE_X47Y34         FDPE (Hold_fdpe_C_D)         0.075     1.623    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uartbase_masterclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartbase_masterclock rise@0.000ns - uartbase_masterclock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         0.602     1.523    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y51          FDRE                                         r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     1.720    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X7Y51          FDRE                                         r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         0.873     2.040    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y51          FDRE                                         r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X7Y51          FDRE (Hold_fdre_C_D)         0.075     1.598    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uartbase_masterclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartbase_masterclock rise@0.000ns - uartbase_masterclock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         0.602     1.523    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y52          FDRE                                         r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     1.720    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X7Y52          FDRE                                         r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         0.873     2.040    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y52          FDRE                                         r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X7Y52          FDRE (Hold_fdre_C_D)         0.075     1.598    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uartbase_masterclock
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { systemclock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y22     UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y1      UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1    systemclock/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  systemclock/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X6Y59      transmitbyte_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X52Y19     UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X52Y19     UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y19     UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X52Y19     UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y19     UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  systemclock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y20     UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y20     UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y16     UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y20     UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y16     UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y16     UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y16     UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y16     UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y16     UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X58Y13     UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y15     UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y15     UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y20     UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y15     UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y15     UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y20     UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y17     UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[9]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X8Y56      UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X8Y56      UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X9Y56      UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  uartbase_masterclock
  To Clock:  masterclock_masterclock

Setup :            0  Failing Endpoints,  Worst Slack       98.298ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.298ns  (required time - arrival time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             masterclock_masterclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        1.436ns  (logic 0.478ns (33.298%)  route 0.958ns (66.702%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15                                      0.000     0.000 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.958     1.436    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X32Y17         FDRE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X32Y17         FDRE (Setup_fdre_C_D)       -0.266    99.734    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         99.734    
                         arrival time                          -1.436    
  -------------------------------------------------------------------
                         slack                                 98.298    

Slack (MET) :             98.350ns  (required time - arrival time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             masterclock_masterclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        1.382ns  (logic 0.419ns (30.326%)  route 0.963ns (69.674%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13                                      0.000     0.000 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.963     1.382    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X32Y15         FDRE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X32Y15         FDRE (Setup_fdre_C_D)       -0.268    99.732    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         99.732    
                         arrival time                          -1.382    
  -------------------------------------------------------------------
                         slack                                 98.350    

Slack (MET) :             98.355ns  (required time - arrival time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             masterclock_masterclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        1.430ns  (logic 0.419ns (29.306%)  route 1.011ns (70.694%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13                                      0.000     0.000 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           1.011     1.430    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X34Y19         FDRE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X34Y19         FDRE (Setup_fdre_C_D)       -0.215    99.785    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         99.785    
                         arrival time                          -1.430    
  -------------------------------------------------------------------
                         slack                                 98.355    

Slack (MET) :             98.433ns  (required time - arrival time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             masterclock_masterclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        1.520ns  (logic 0.456ns (29.999%)  route 1.064ns (70.001%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13                                      0.000     0.000 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           1.064     1.520    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X34Y19         FDRE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X34Y19         FDRE (Setup_fdre_C_D)       -0.047    99.953    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         99.953    
                         arrival time                          -1.520    
  -------------------------------------------------------------------
                         slack                                 98.433    

Slack (MET) :             98.475ns  (required time - arrival time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             masterclock_masterclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        1.430ns  (logic 0.456ns (31.878%)  route 0.974ns (68.122%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13                                      0.000     0.000 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.974     1.430    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X32Y15         FDRE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X32Y15         FDRE (Setup_fdre_C_D)       -0.095    99.905    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         99.905    
                         arrival time                          -1.430    
  -------------------------------------------------------------------
                         slack                                 98.475    

Slack (MET) :             98.576ns  (required time - arrival time)
  Source:                 UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             masterclock_masterclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        1.329ns  (logic 0.518ns (38.980%)  route 0.811ns (61.020%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55                                       0.000     0.000 r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X8Y55          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.811     1.329    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X9Y51          FDRE                                         r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X9Y51          FDRE (Setup_fdre_C_D)       -0.095    99.905    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         99.905    
                         arrival time                          -1.329    
  -------------------------------------------------------------------
                         slack                                 98.576    

Slack (MET) :             98.605ns  (required time - arrival time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             masterclock_masterclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        1.302ns  (logic 0.518ns (39.784%)  route 0.784ns (60.216%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y15                                      0.000     0.000 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X46Y15         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.784     1.302    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X32Y17         FDRE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X32Y17         FDRE (Setup_fdre_C_D)       -0.093    99.907    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         99.907    
                         arrival time                          -1.302    
  -------------------------------------------------------------------
                         slack                                 98.605    

Slack (MET) :             98.618ns  (required time - arrival time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             masterclock_masterclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        1.337ns  (logic 0.518ns (38.739%)  route 0.819ns (61.261%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15                                      0.000     0.000 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.819     1.337    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X34Y19         FDRE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X34Y19         FDRE (Setup_fdre_C_D)       -0.045    99.955    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         99.955    
                         arrival time                          -1.337    
  -------------------------------------------------------------------
                         slack                                 98.618    

Slack (MET) :             98.702ns  (required time - arrival time)
  Source:                 UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             masterclock_masterclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        1.074ns  (logic 0.478ns (44.509%)  route 0.596ns (55.491%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54                                       0.000     0.000 r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.596     1.074    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X10Y52         FDRE                                         r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X10Y52         FDRE (Setup_fdre_C_D)       -0.224    99.776    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         99.776    
                         arrival time                          -1.074    
  -------------------------------------------------------------------
                         slack                                 98.702    

Slack (MET) :             98.702ns  (required time - arrival time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             masterclock_masterclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        1.084ns  (logic 0.478ns (44.100%)  route 0.606ns (55.900%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7                                       0.000     0.000 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.606     1.084    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X62Y8          FDRE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X62Y8          FDRE (Setup_fdre_C_D)       -0.214    99.786    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         99.786    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                 98.702    





---------------------------------------------------------------------------------------------------
From Clock:  masterclock_masterclock
  To Clock:  uartbase_masterclock

Setup :            0  Failing Endpoints,  Worst Slack        5.834ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.834ns  (required time - arrival time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uartbase_masterclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (MaxDelay Path 7.143ns)
  Data Path Delay:        1.041ns  (logic 0.419ns (40.266%)  route 0.622ns (59.734%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.143ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14                                      0.000     0.000 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.622     1.041    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X52Y15         FDRE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.143     7.143    
    SLICE_X52Y15         FDRE (Setup_fdre_C_D)       -0.268     6.875    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.875    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                  5.834    

Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uartbase_masterclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (MaxDelay Path 7.143ns)
  Data Path Delay:        1.026ns  (logic 0.478ns (46.588%)  route 0.548ns (53.412%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.143ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52                                       0.000     0.000 r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.548     1.026    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X7Y52          FDRE                                         r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.143     7.143    
    SLICE_X7Y52          FDRE (Setup_fdre_C_D)       -0.272     6.871    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.871    
                         arrival time                          -1.026    
  -------------------------------------------------------------------
                         slack                                  5.845    

Slack (MET) :             5.862ns  (required time - arrival time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uartbase_masterclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (MaxDelay Path 7.143ns)
  Data Path Delay:        1.013ns  (logic 0.419ns (41.366%)  route 0.594ns (58.634%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.143ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19                                      0.000     0.000 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.594     1.013    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X52Y19         FDRE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.143     7.143    
    SLICE_X52Y19         FDRE (Setup_fdre_C_D)       -0.268     6.875    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.875    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                  5.862    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uartbase_masterclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (MaxDelay Path 7.143ns)
  Data Path Delay:        1.065ns  (logic 0.478ns (44.898%)  route 0.587ns (55.102%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.143ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52                                       0.000     0.000 r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.587     1.065    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X8Y53          FDRE                                         r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.143     7.143    
    SLICE_X8Y53          FDRE (Setup_fdre_C_D)       -0.215     6.928    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.928    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             5.867ns  (required time - arrival time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uartbase_masterclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (MaxDelay Path 7.143ns)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.565%)  route 0.589ns (58.435%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.143ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19                                      0.000     0.000 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.589     1.008    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X52Y19         FDRE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.143     7.143    
    SLICE_X52Y19         FDRE (Setup_fdre_C_D)       -0.268     6.875    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.875    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                  5.867    

Slack (MET) :             5.869ns  (required time - arrival time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uartbase_masterclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (MaxDelay Path 7.143ns)
  Data Path Delay:        1.004ns  (logic 0.419ns (41.746%)  route 0.585ns (58.254%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.143ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21                                      0.000     0.000 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.585     1.004    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X53Y21         FDRE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.143     7.143    
    SLICE_X53Y21         FDRE (Setup_fdre_C_D)       -0.270     6.873    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.873    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                  5.869    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uartbase_masterclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (MaxDelay Path 7.143ns)
  Data Path Delay:        1.028ns  (logic 0.419ns (40.751%)  route 0.609ns (59.249%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.143ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19                                      0.000     0.000 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.609     1.028    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X50Y19         FDRE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.143     7.143    
    SLICE_X50Y19         FDRE (Setup_fdre_C_D)       -0.217     6.926    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.926    
                         arrival time                          -1.028    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             5.904ns  (required time - arrival time)
  Source:                 UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uartbase_masterclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (MaxDelay Path 7.143ns)
  Data Path Delay:        1.019ns  (logic 0.419ns (41.105%)  route 0.600ns (58.895%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.143ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53                                       0.000     0.000 r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.600     1.019    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X8Y53          FDRE                                         r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.143     7.143    
    SLICE_X8Y53          FDRE (Setup_fdre_C_D)       -0.220     6.923    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.923    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                  5.904    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uartbase_masterclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (MaxDelay Path 7.143ns)
  Data Path Delay:        1.135ns  (logic 0.518ns (45.624%)  route 0.617ns (54.376%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.143ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55                                       0.000     0.000 r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.617     1.135    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X5Y55          FDRE                                         r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.143     7.143    
    SLICE_X5Y55          FDRE (Setup_fdre_C_D)       -0.095     7.048    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.048    
                         arrival time                          -1.135    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uartbase_masterclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (MaxDelay Path 7.143ns)
  Data Path Delay:        0.935ns  (logic 0.419ns (44.800%)  route 0.516ns (55.200%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.143ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51                                       0.000     0.000 r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.516     0.935    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X7Y51          FDRE                                         r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.143     7.143    
    SLICE_X7Y51          FDRE (Setup_fdre_C_D)       -0.268     6.875    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.875    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                  5.940    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  masterclock_masterclock
  To Clock:  masterclock_masterclock

Setup :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.415ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.130ns  (required time - arrival time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (masterclock_masterclock rise@7.143ns - masterclock_masterclock rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.456ns (17.942%)  route 2.086ns (82.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 12.241 - 7.143 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         1.805     5.410    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y35         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDPE (Prop_fdpe_C_Q)         0.456     5.866 f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          2.086     7.951    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X26Y21         FDPE                                         f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock masterclock_masterclock rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK_I (IN)
                         net (fo=0)                   0.000     7.143    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    10.474    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.565 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    12.248    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     8.554 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    10.477    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.568 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         1.673    12.241    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X26Y21         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.267    12.509    
                         clock uncertainty           -0.068    12.440    
    SLICE_X26Y21         FDPE (Recov_fdpe_C_PRE)     -0.359    12.081    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.081    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                  4.130    

Slack (MET) :             4.130ns  (required time - arrival time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (masterclock_masterclock rise@7.143ns - masterclock_masterclock rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.456ns (17.942%)  route 2.086ns (82.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 12.241 - 7.143 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         1.805     5.410    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y35         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDPE (Prop_fdpe_C_Q)         0.456     5.866 f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          2.086     7.951    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X26Y21         FDPE                                         f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock masterclock_masterclock rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK_I (IN)
                         net (fo=0)                   0.000     7.143    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    10.474    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.565 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    12.248    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     8.554 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    10.477    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.568 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         1.673    12.241    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X26Y21         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.267    12.509    
                         clock uncertainty           -0.068    12.440    
    SLICE_X26Y21         FDPE (Recov_fdpe_C_PRE)     -0.359    12.081    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         12.081    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                  4.130    

Slack (MET) :             4.364ns  (required time - arrival time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (masterclock_masterclock rise@7.143ns - masterclock_masterclock rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 0.456ns (20.157%)  route 1.806ns (79.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 12.242 - 7.143 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         1.805     5.410    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y35         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDPE (Prop_fdpe_C_Q)         0.456     5.866 f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          1.806     7.672    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X26Y19         FDCE                                         f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock masterclock_masterclock rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK_I (IN)
                         net (fo=0)                   0.000     7.143    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    10.474    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.565 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    12.248    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     8.554 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    10.477    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.568 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         1.674    12.242    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X26Y19         FDCE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.267    12.510    
                         clock uncertainty           -0.068    12.441    
    SLICE_X26Y19         FDCE (Recov_fdce_C_CLR)     -0.405    12.036    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.036    
                         arrival time                          -7.672    
  -------------------------------------------------------------------
                         slack                                  4.364    

Slack (MET) :             4.364ns  (required time - arrival time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (masterclock_masterclock rise@7.143ns - masterclock_masterclock rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 0.456ns (20.157%)  route 1.806ns (79.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 12.242 - 7.143 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         1.805     5.410    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y35         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDPE (Prop_fdpe_C_Q)         0.456     5.866 f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          1.806     7.672    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X26Y19         FDCE                                         f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock masterclock_masterclock rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK_I (IN)
                         net (fo=0)                   0.000     7.143    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    10.474    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.565 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    12.248    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     8.554 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    10.477    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.568 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         1.674    12.242    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X26Y19         FDCE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.267    12.510    
                         clock uncertainty           -0.068    12.441    
    SLICE_X26Y19         FDCE (Recov_fdce_C_CLR)     -0.405    12.036    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.036    
                         arrival time                          -7.672    
  -------------------------------------------------------------------
                         slack                                  4.364    

Slack (MET) :             4.364ns  (required time - arrival time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (masterclock_masterclock rise@7.143ns - masterclock_masterclock rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 0.456ns (20.157%)  route 1.806ns (79.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 12.242 - 7.143 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         1.805     5.410    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y35         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDPE (Prop_fdpe_C_Q)         0.456     5.866 f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          1.806     7.672    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X26Y19         FDCE                                         f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock masterclock_masterclock rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK_I (IN)
                         net (fo=0)                   0.000     7.143    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    10.474    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.565 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    12.248    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     8.554 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    10.477    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.568 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         1.674    12.242    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X26Y19         FDCE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.267    12.510    
                         clock uncertainty           -0.068    12.441    
    SLICE_X26Y19         FDCE (Recov_fdce_C_CLR)     -0.405    12.036    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.036    
                         arrival time                          -7.672    
  -------------------------------------------------------------------
                         slack                                  4.364    

Slack (MET) :             4.364ns  (required time - arrival time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (masterclock_masterclock rise@7.143ns - masterclock_masterclock rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 0.456ns (20.157%)  route 1.806ns (79.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 12.242 - 7.143 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         1.805     5.410    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y35         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDPE (Prop_fdpe_C_Q)         0.456     5.866 f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          1.806     7.672    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X26Y19         FDCE                                         f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock masterclock_masterclock rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK_I (IN)
                         net (fo=0)                   0.000     7.143    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    10.474    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.565 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    12.248    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     8.554 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    10.477    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.568 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         1.674    12.242    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X26Y19         FDCE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.267    12.510    
                         clock uncertainty           -0.068    12.441    
    SLICE_X26Y19         FDCE (Recov_fdce_C_CLR)     -0.405    12.036    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.036    
                         arrival time                          -7.672    
  -------------------------------------------------------------------
                         slack                                  4.364    

Slack (MET) :             4.364ns  (required time - arrival time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
                            (recovery check against rising-edge clock masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (masterclock_masterclock rise@7.143ns - masterclock_masterclock rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 0.456ns (20.157%)  route 1.806ns (79.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 12.242 - 7.143 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         1.805     5.410    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y35         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDPE (Prop_fdpe_C_Q)         0.456     5.866 f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          1.806     7.672    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X26Y19         FDCE                                         f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock masterclock_masterclock rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK_I (IN)
                         net (fo=0)                   0.000     7.143    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    10.474    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.565 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    12.248    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     8.554 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    10.477    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.568 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         1.674    12.242    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X26Y19         FDCE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.267    12.510    
                         clock uncertainty           -0.068    12.441    
    SLICE_X26Y19         FDCE (Recov_fdce_C_CLR)     -0.405    12.036    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.036    
                         arrival time                          -7.672    
  -------------------------------------------------------------------
                         slack                                  4.364    

Slack (MET) :             4.369ns  (required time - arrival time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (masterclock_masterclock rise@7.143ns - masterclock_masterclock rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.456ns (20.196%)  route 1.802ns (79.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 12.242 - 7.143 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         1.805     5.410    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y35         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDPE (Prop_fdpe_C_Q)         0.456     5.866 f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          1.802     7.668    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X27Y19         FDCE                                         f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock masterclock_masterclock rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK_I (IN)
                         net (fo=0)                   0.000     7.143    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    10.474    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.565 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    12.248    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     8.554 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    10.477    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.568 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         1.674    12.242    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X27Y19         FDCE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.267    12.510    
                         clock uncertainty           -0.068    12.441    
    SLICE_X27Y19         FDCE (Recov_fdce_C_CLR)     -0.405    12.036    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.036    
                         arrival time                          -7.668    
  -------------------------------------------------------------------
                         slack                                  4.369    

Slack (MET) :             4.369ns  (required time - arrival time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (masterclock_masterclock rise@7.143ns - masterclock_masterclock rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.456ns (20.196%)  route 1.802ns (79.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 12.242 - 7.143 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         1.805     5.410    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y35         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDPE (Prop_fdpe_C_Q)         0.456     5.866 f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          1.802     7.668    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X27Y19         FDCE                                         f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock masterclock_masterclock rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK_I (IN)
                         net (fo=0)                   0.000     7.143    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    10.474    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.565 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    12.248    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     8.554 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    10.477    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.568 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         1.674    12.242    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X27Y19         FDCE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.267    12.510    
                         clock uncertainty           -0.068    12.441    
    SLICE_X27Y19         FDCE (Recov_fdce_C_CLR)     -0.405    12.036    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.036    
                         arrival time                          -7.668    
  -------------------------------------------------------------------
                         slack                                  4.369    

Slack (MET) :             4.369ns  (required time - arrival time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.143ns  (masterclock_masterclock rise@7.143ns - masterclock_masterclock rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.456ns (20.196%)  route 1.802ns (79.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 12.242 - 7.143 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         1.805     5.410    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y35         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDPE (Prop_fdpe_C_Q)         0.456     5.866 f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          1.802     7.668    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X27Y19         FDCE                                         f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock masterclock_masterclock rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK_I (IN)
                         net (fo=0)                   0.000     7.143    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.554 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    10.474    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.565 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    12.248    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     8.554 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    10.477    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.568 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         1.674    12.242    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X27Y19         FDCE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.267    12.510    
                         clock uncertainty           -0.068    12.441    
    SLICE_X27Y19         FDCE (Recov_fdce_C_CLR)     -0.405    12.036    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.036    
                         arrival time                          -7.668    
  -------------------------------------------------------------------
                         slack                                  4.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (masterclock_masterclock rise@0.000ns - masterclock_masterclock rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.868%)  route 0.178ns (58.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         0.573     1.494    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y53         FDPE                                         r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         FDPE (Prop_fdpe_C_Q)         0.128     1.622 f  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.178     1.800    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X14Y53         FDPE                                         f  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         0.844     2.011    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X14Y53         FDPE                                         r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.500     1.510    
    SLICE_X14Y53         FDPE (Remov_fdpe_C_PRE)     -0.125     1.385    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (masterclock_masterclock rise@0.000ns - masterclock_masterclock rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.868%)  route 0.178ns (58.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         0.573     1.494    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y53         FDPE                                         r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         FDPE (Prop_fdpe_C_Q)         0.128     1.622 f  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.178     1.800    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X14Y53         FDPE                                         f  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         0.844     2.011    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X14Y53         FDPE                                         r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.500     1.510    
    SLICE_X14Y53         FDPE (Remov_fdpe_C_PRE)     -0.125     1.385    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (masterclock_masterclock rise@0.000ns - masterclock_masterclock rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.640%)  route 0.165ns (56.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         0.628     1.550    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X40Y35         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDPE (Prop_fdpe_C_Q)         0.128     1.678 f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.165     1.843    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X39Y35         FDCE                                         f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         0.903     2.070    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y35         FDCE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.505     1.565    
    SLICE_X39Y35         FDCE (Remov_fdce_C_CLR)     -0.146     1.419    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (masterclock_masterclock rise@0.000ns - masterclock_masterclock rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.640%)  route 0.165ns (56.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         0.628     1.550    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X40Y35         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDPE (Prop_fdpe_C_Q)         0.128     1.678 f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.165     1.843    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X39Y35         FDCE                                         f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         0.903     2.070    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y35         FDCE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.505     1.565    
    SLICE_X39Y35         FDCE (Remov_fdce_C_CLR)     -0.146     1.419    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (masterclock_masterclock rise@0.000ns - masterclock_masterclock rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.640%)  route 0.165ns (56.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         0.628     1.550    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X40Y35         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDPE (Prop_fdpe_C_Q)         0.128     1.678 f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.165     1.843    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X39Y35         FDPE                                         f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         0.903     2.070    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y35         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.505     1.565    
    SLICE_X39Y35         FDPE (Remov_fdpe_C_PRE)     -0.149     1.416    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
                            (removal check against rising-edge clock masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (masterclock_masterclock rise@0.000ns - masterclock_masterclock rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.225%)  route 0.215ns (56.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         0.573     1.494    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y54         FDPE                                         r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDPE (Prop_fdpe_C_Q)         0.164     1.658 f  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.215     1.874    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y52         FDCE                                         f  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         0.845     2.012    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X12Y52         FDCE                                         r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X12Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.444    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
                            (removal check against rising-edge clock masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (masterclock_masterclock rise@0.000ns - masterclock_masterclock rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.225%)  route 0.215ns (56.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         0.573     1.494    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y54         FDPE                                         r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDPE (Prop_fdpe_C_Q)         0.164     1.658 f  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.215     1.874    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y52         FDCE                                         f  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         0.845     2.012    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X12Y52         FDCE                                         r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X12Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.444    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
                            (removal check against rising-edge clock masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (masterclock_masterclock rise@0.000ns - masterclock_masterclock rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.225%)  route 0.215ns (56.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         0.573     1.494    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y54         FDPE                                         r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDPE (Prop_fdpe_C_Q)         0.164     1.658 f  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.215     1.874    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y52         FDCE                                         f  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         0.845     2.012    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X12Y52         FDCE                                         r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X12Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.444    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/CLR
                            (removal check against rising-edge clock masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (masterclock_masterclock rise@0.000ns - masterclock_masterclock rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.225%)  route 0.215ns (56.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         0.573     1.494    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y54         FDPE                                         r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDPE (Prop_fdpe_C_Q)         0.164     1.658 f  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.215     1.874    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y52         FDCE                                         f  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         0.845     2.012    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X12Y52         FDCE                                         r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X12Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.444    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock masterclock_masterclock  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (masterclock_masterclock rise@0.000ns - masterclock_masterclock rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.482%)  route 0.188ns (59.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         0.573     1.494    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y54         FDPE                                         r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDPE (Prop_fdpe_C_Q)         0.128     1.622 f  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.188     1.811    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y53         FDPE                                         f  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock masterclock_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  systemclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    systemclock/inst/masterclock_masterclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  systemclock/inst/clkout1_buf/O
                         net (fo=695, routed)         0.844     2.011    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y53         FDPE                                         r  UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.500     1.510    
    SLICE_X13Y53         FDPE (Remov_fdpe_C_PRE)     -0.149     1.361    UART_out_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.449    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  uartbase_masterclock
  To Clock:  uartbase_masterclock

Setup :            0  Failing Endpoints,  Worst Slack       96.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.401ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.938ns  (required time - arrival time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
                            (recovery check against rising-edge clock uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (uartbase_masterclock rise@100.000ns - uartbase_masterclock rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.456ns (18.753%)  route 1.976ns (81.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 105.084 - 100.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         1.798     5.403    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y34         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.859 f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.976     7.834    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y16         FDCE                                         f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uartbase_masterclock rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   100.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683   105.105    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   101.411 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   103.334    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         1.659   105.084    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X55Y16         FDCE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                         clock pessimism              0.195   105.280    
                         clock uncertainty           -0.103   105.177    
    SLICE_X55Y16         FDCE (Recov_fdce_C_CLR)     -0.405   104.772    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                        104.772    
                         arrival time                          -7.834    
  -------------------------------------------------------------------
                         slack                                 96.938    

Slack (MET) :             96.938ns  (required time - arrival time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
                            (recovery check against rising-edge clock uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (uartbase_masterclock rise@100.000ns - uartbase_masterclock rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.456ns (18.753%)  route 1.976ns (81.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 105.084 - 100.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         1.798     5.403    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y34         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.859 f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.976     7.834    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y16         FDCE                                         f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uartbase_masterclock rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   100.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683   105.105    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   101.411 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   103.334    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         1.659   105.084    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X55Y16         FDCE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
                         clock pessimism              0.195   105.280    
                         clock uncertainty           -0.103   105.177    
    SLICE_X55Y16         FDCE (Recov_fdce_C_CLR)     -0.405   104.772    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                        104.772    
                         arrival time                          -7.834    
  -------------------------------------------------------------------
                         slack                                 96.938    

Slack (MET) :             96.938ns  (required time - arrival time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
                            (recovery check against rising-edge clock uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (uartbase_masterclock rise@100.000ns - uartbase_masterclock rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.456ns (18.753%)  route 1.976ns (81.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 105.084 - 100.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         1.798     5.403    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y34         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.859 f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.976     7.834    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y16         FDCE                                         f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uartbase_masterclock rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   100.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683   105.105    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   101.411 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   103.334    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         1.659   105.084    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X55Y16         FDCE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
                         clock pessimism              0.195   105.280    
                         clock uncertainty           -0.103   105.177    
    SLICE_X55Y16         FDCE (Recov_fdce_C_CLR)     -0.405   104.772    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                        104.772    
                         arrival time                          -7.834    
  -------------------------------------------------------------------
                         slack                                 96.938    

Slack (MET) :             96.938ns  (required time - arrival time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/CLR
                            (recovery check against rising-edge clock uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (uartbase_masterclock rise@100.000ns - uartbase_masterclock rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.456ns (18.753%)  route 1.976ns (81.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 105.084 - 100.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         1.798     5.403    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y34         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.859 f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.976     7.834    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y16         FDCE                                         f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uartbase_masterclock rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   100.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683   105.105    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   101.411 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   103.334    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         1.659   105.084    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X55Y16         FDCE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/C
                         clock pessimism              0.195   105.280    
                         clock uncertainty           -0.103   105.177    
    SLICE_X55Y16         FDCE (Recov_fdce_C_CLR)     -0.405   104.772    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                        104.772    
                         arrival time                          -7.834    
  -------------------------------------------------------------------
                         slack                                 96.938    

Slack (MET) :             96.982ns  (required time - arrival time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
                            (recovery check against rising-edge clock uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (uartbase_masterclock rise@100.000ns - uartbase_masterclock rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.456ns (18.753%)  route 1.976ns (81.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 105.084 - 100.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         1.798     5.403    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y34         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.859 f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.976     7.834    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X54Y16         FDCE                                         f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uartbase_masterclock rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   100.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683   105.105    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   101.411 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   103.334    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         1.659   105.084    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y16         FDCE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.195   105.280    
                         clock uncertainty           -0.103   105.177    
    SLICE_X54Y16         FDCE (Recov_fdce_C_CLR)     -0.361   104.816    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                        104.816    
                         arrival time                          -7.834    
  -------------------------------------------------------------------
                         slack                                 96.982    

Slack (MET) :             96.982ns  (required time - arrival time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (uartbase_masterclock rise@100.000ns - uartbase_masterclock rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.456ns (18.753%)  route 1.976ns (81.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 105.084 - 100.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         1.798     5.403    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y34         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.859 f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.976     7.834    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X54Y16         FDPE                                         f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock uartbase_masterclock rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   100.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683   105.105    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   101.411 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   103.334    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         1.659   105.084    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y16         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.195   105.280    
                         clock uncertainty           -0.103   105.177    
    SLICE_X54Y16         FDPE (Recov_fdpe_C_PRE)     -0.361   104.816    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                        104.816    
                         arrival time                          -7.834    
  -------------------------------------------------------------------
                         slack                                 96.982    

Slack (MET) :             96.982ns  (required time - arrival time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (uartbase_masterclock rise@100.000ns - uartbase_masterclock rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.456ns (18.753%)  route 1.976ns (81.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 105.084 - 100.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         1.798     5.403    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y34         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.859 f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.976     7.834    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X54Y16         FDCE                                         f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uartbase_masterclock rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   100.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683   105.105    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   101.411 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   103.334    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         1.659   105.084    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y16         FDCE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism              0.195   105.280    
                         clock uncertainty           -0.103   105.177    
    SLICE_X54Y16         FDCE (Recov_fdce_C_CLR)     -0.361   104.816    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                        104.816    
                         arrival time                          -7.834    
  -------------------------------------------------------------------
                         slack                                 96.982    

Slack (MET) :             97.024ns  (required time - arrival time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (uartbase_masterclock rise@100.000ns - uartbase_masterclock rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.456ns (18.753%)  route 1.976ns (81.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 105.084 - 100.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         1.798     5.403    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y34         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.859 f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.976     7.834    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X54Y16         FDCE                                         f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uartbase_masterclock rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   100.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683   105.105    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   101.411 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   103.334    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         1.659   105.084    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y16         FDCE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.195   105.280    
                         clock uncertainty           -0.103   105.177    
    SLICE_X54Y16         FDCE (Recov_fdce_C_CLR)     -0.319   104.858    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                        104.858    
                         arrival time                          -7.834    
  -------------------------------------------------------------------
                         slack                                 97.024    

Slack (MET) :             97.024ns  (required time - arrival time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
                            (recovery check against rising-edge clock uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (uartbase_masterclock rise@100.000ns - uartbase_masterclock rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.456ns (18.753%)  route 1.976ns (81.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 105.084 - 100.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         1.798     5.403    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y34         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.859 f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.976     7.834    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X54Y16         FDCE                                         f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uartbase_masterclock rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   100.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683   105.105    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   101.411 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   103.334    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         1.659   105.084    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y16         FDCE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/C
                         clock pessimism              0.195   105.280    
                         clock uncertainty           -0.103   105.177    
    SLICE_X54Y16         FDCE (Recov_fdce_C_CLR)     -0.319   104.858    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                        104.858    
                         arrival time                          -7.834    
  -------------------------------------------------------------------
                         slack                                 97.024    

Slack (MET) :             97.129ns  (required time - arrival time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (uartbase_masterclock rise@100.000ns - uartbase_masterclock rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.456ns (19.949%)  route 1.830ns (80.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 105.085 - 100.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         1.798     5.403    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y34         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDPE (Prop_fdpe_C_Q)         0.456     5.859 f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.830     7.689    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X54Y15         FDPE                                         f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock uartbase_masterclock rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK_I (IN)
                         net (fo=0)                   0.000   100.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683   105.105    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   101.411 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   103.334    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         1.660   105.085    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y15         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.195   105.281    
                         clock uncertainty           -0.103   105.178    
    SLICE_X54Y15         FDPE (Recov_fdpe_C_PRE)     -0.361   104.817    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                        104.817    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                 97.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartbase_masterclock rise@0.000ns - uartbase_masterclock rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.958%)  route 0.185ns (59.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         0.628     1.550    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X44Y34         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDPE (Prop_fdpe_C_Q)         0.128     1.678 f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.185     1.862    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X46Y34         FDCE                                         f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         0.899     2.066    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y34         FDCE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.483     1.583    
    SLICE_X46Y34         FDCE (Remov_fdce_C_CLR)     -0.121     1.462    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartbase_masterclock rise@0.000ns - uartbase_masterclock rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.958%)  route 0.185ns (59.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         0.628     1.550    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X44Y34         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDPE (Prop_fdpe_C_Q)         0.128     1.678 f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.185     1.862    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X46Y34         FDCE                                         f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         0.899     2.066    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y34         FDCE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.483     1.583    
    SLICE_X46Y34         FDCE (Remov_fdce_C_CLR)     -0.121     1.462    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartbase_masterclock rise@0.000ns - uartbase_masterclock rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.958%)  route 0.185ns (59.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         0.628     1.550    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X44Y34         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDPE (Prop_fdpe_C_Q)         0.128     1.678 f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.185     1.862    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X46Y34         FDCE                                         f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         0.899     2.066    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y34         FDCE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.483     1.583    
    SLICE_X46Y34         FDCE (Remov_fdce_C_CLR)     -0.121     1.462    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartbase_masterclock rise@0.000ns - uartbase_masterclock rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.958%)  route 0.185ns (59.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         0.628     1.550    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X44Y34         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDPE (Prop_fdpe_C_Q)         0.128     1.678 f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.185     1.862    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X46Y34         FDCE                                         f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         0.899     2.066    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y34         FDCE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.483     1.583    
    SLICE_X46Y34         FDCE (Remov_fdce_C_CLR)     -0.121     1.462    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartbase_masterclock rise@0.000ns - uartbase_masterclock rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.958%)  route 0.185ns (59.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         0.628     1.550    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X44Y34         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDPE (Prop_fdpe_C_Q)         0.128     1.678 f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.185     1.862    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X47Y34         FDPE                                         f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         0.899     2.066    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y34         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.483     1.583    
    SLICE_X47Y34         FDPE (Remov_fdpe_C_PRE)     -0.149     1.434    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartbase_masterclock rise@0.000ns - uartbase_masterclock rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.958%)  route 0.185ns (59.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         0.628     1.550    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X44Y34         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDPE (Prop_fdpe_C_Q)         0.128     1.678 f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.185     1.862    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X47Y34         FDPE                                         f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         0.899     2.066    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y34         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.483     1.583    
    SLICE_X47Y34         FDPE (Remov_fdpe_C_PRE)     -0.149     1.434    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartbase_masterclock rise@0.000ns - uartbase_masterclock rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.958%)  route 0.185ns (59.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         0.628     1.550    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X44Y34         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDPE (Prop_fdpe_C_Q)         0.128     1.678 f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.185     1.862    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X47Y34         FDPE                                         f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         0.899     2.066    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y34         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.483     1.583    
    SLICE_X47Y34         FDPE (Remov_fdpe_C_PRE)     -0.149     1.434    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartbase_masterclock rise@0.000ns - uartbase_masterclock rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.958%)  route 0.185ns (59.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         0.628     1.550    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X44Y34         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDPE (Prop_fdpe_C_Q)         0.128     1.678 f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.185     1.862    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X47Y34         FDPE                                         f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         0.899     2.066    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y34         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.483     1.583    
    SLICE_X47Y34         FDPE (Remov_fdpe_C_PRE)     -0.149     1.434    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartbase_masterclock rise@0.000ns - uartbase_masterclock rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.958%)  route 0.185ns (59.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         0.628     1.550    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X44Y34         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDPE (Prop_fdpe_C_Q)         0.128     1.678 f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.185     1.862    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X47Y34         FDPE                                         f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         0.899     2.066    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y34         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.483     1.583    
    SLICE_X47Y34         FDPE (Remov_fdpe_C_PRE)     -0.149     1.434    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock uartbase_masterclock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartbase_masterclock rise@0.000ns - uartbase_masterclock rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.141ns (22.719%)  route 0.480ns (77.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         0.626     1.548    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y34         FDPE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDPE (Prop_fdpe_C_Q)         0.141     1.689 f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.480     2.169    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X53Y16         FDCE                                         f  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uartbase_masterclock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    systemclock/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  systemclock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    systemclock/inst/clk_in1_masterclock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  systemclock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    systemclock/inst/uartbase_masterclock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  systemclock/inst/clkout2_buf/O
                         net (fo=260, routed)         0.895     2.062    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y16         FDCE                                         r  UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.254     1.808    
    SLICE_X53Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.716    UART_in_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.453    





