{
  "module_name": "amlogic,meson-axg-reset.h",
  "hash_id": "78a604c57d6c1f914146a90be7e02bed794886f0560a97c52c494dd8130919f1",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/reset/amlogic,meson-axg-reset.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_AMLOGIC_MESON_AXG_RESET_H\n#define _DT_BINDINGS_AMLOGIC_MESON_AXG_RESET_H\n\n \n#define RESET_HIU\t\t\t0\n#define RESET_PCIE_A\t\t\t1\n#define RESET_PCIE_B\t\t\t2\n#define RESET_DDR_TOP\t\t\t3\n \n#define RESET_VIU\t\t\t5\n#define RESET_PCIE_PHY\t\t\t6\n#define RESET_PCIE_APB\t\t\t7\n \n \n#define RESET_VENC\t\t\t10\n#define RESET_ASSIST\t\t\t11\n \n#define RESET_VCBUS\t\t\t13\n \n \n#define RESET_GIC\t\t\t16\n#define RESET_CAPB3_DECODE\t\t17\n \n#define RESET_SYS_CPU_CAPB3\t\t22\n#define RESET_CBUS_CAPB3\t\t23\n#define RESET_AHB_CNTL\t\t\t24\n#define RESET_AHB_DATA\t\t\t25\n#define RESET_VCBUS_CLK81\t\t26\n#define RESET_MMC\t\t\t27\n \n \n \n \n#define RESET_USB_OTG\t\t\t34\n#define RESET_DDR\t\t\t35\n#define RESET_AO_RESET\t\t\t36\n \n#define RESET_AHB_SRAM\t\t\t38\n \n \n#define RESET_DMA\t\t\t41\n#define RESET_ISA\t\t\t42\n#define RESET_ETHERNET\t\t\t43\n \n#define RESET_SD_EMMC_B\t\t\t45\n#define RESET_SD_EMMC_C\t\t\t46\n#define RESET_ROM_BOOT\t\t\t47\n#define RESET_SYS_CPU_0\t\t\t48\n#define RESET_SYS_CPU_1\t\t\t49\n#define RESET_SYS_CPU_2\t\t\t50\n#define RESET_SYS_CPU_3\t\t\t51\n#define RESET_SYS_CPU_CORE_0\t\t52\n#define RESET_SYS_CPU_CORE_1\t\t53\n#define RESET_SYS_CPU_CORE_2\t\t54\n#define RESET_SYS_CPU_CORE_3\t\t55\n#define RESET_SYS_PLL_DIV\t\t56\n#define RESET_SYS_CPU_AXI\t\t57\n#define RESET_SYS_CPU_L2\t\t58\n#define RESET_SYS_CPU_P\t\t\t59\n#define RESET_SYS_CPU_MBIST\t\t60\n \n \n \n \n#define RESET_AUDIO\t\t\t66\n \n#define RESET_MIPI_HOST\t\t\t68\n#define RESET_AUDIO_LOCKER\t\t69\n#define RESET_GE2D\t\t\t70\n \n#define RESET_AO_CPU_RESET\t\t77\n \n \n#define RESET_RING_OSCILLATOR\t\t96\n \n \n \n \n#define RESET_MIPI_PHY\t\t\t130\n \n#define RESET_VENCL\t\t\t141\n#define RESET_I2C_MASTER_2\t\t142\n#define RESET_I2C_MASTER_1\t\t143\n \n \n \n \n#define RESET_PERIPHS_GENERAL\t\t192\n#define RESET_PERIPHS_SPICC\t\t193\n \n \n#define RESET_PERIPHS_I2C_MASTER_0\t196\n \n#define RESET_PERIPHS_UART_0\t\t201\n#define RESET_PERIPHS_UART_1\t\t202\n \n#define RESET_PERIPHS_SPI_0\t\t205\n#define RESET_PERIPHS_I2C_MASTER_3\t206\n \n \n#define RESET_USB_DDR_0\t\t\t224\n#define RESET_USB_DDR_1\t\t\t225\n#define RESET_USB_DDR_2\t\t\t226\n#define RESET_USB_DDR_3\t\t\t227\n \n#define RESET_DEVICE_MMC_ARB\t\t229\n \n#define RESET_VID_LOCK\t\t\t231\n#define RESET_A9_DMC_PIPEL\t\t232\n#define RESET_DMC_VPU_PIPEL\t\t233\n \n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}