{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1475436247987 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1475436247992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 02 14:24:07 2016 " "Processing started: Sun Oct 02 14:24:07 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1475436247992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1475436247992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SLC_1 -c SLC_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SLC_1 -c SLC_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1475436247992 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1475436248370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475436256947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LDREG LDReg registerFIle.sv(22) " "Verilog HDL Declaration information at registerFIle.sv(22): object \"LDREG\" differs only in case from object \"LDReg\" in the same scope" {  } { { "../lab06_2/registerFIle.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/registerFIle.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1475436256947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/university of illinois/ece 385/ece_385/lab06_2/registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /school/university of illinois/ece 385/ece_385/lab06_2/registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "../lab06_2/registerFIle.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/registerFIle.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475436256947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/university of illinois/ece 385/ece_385/lab06_2/data_path_modules.sv 5 5 " "Found 5 design units, including 5 entities, in source file /school/university of illinois/ece 385/ece_385/lab06_2/data_path_modules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADDR2MUX " "Found entity 1: ADDR2MUX" {  } { { "../lab06_2/data_path_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/data_path_modules.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADDR1MUX " "Found entity 2: ADDR1MUX" {  } { { "../lab06_2/data_path_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/data_path_modules.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""} { "Info" "ISGN_ENTITY_NAME" "3 Adder " "Found entity 3: Adder" {  } { { "../lab06_2/data_path_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/data_path_modules.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""} { "Info" "ISGN_ENTITY_NAME" "4 SR2MUX " "Found entity 4: SR2MUX" {  } { { "../lab06_2/data_path_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/data_path_modules.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""} { "Info" "ISGN_ENTITY_NAME" "5 ALU " "Found entity 5: ALU" {  } { { "../lab06_2/data_path_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/data_path_modules.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/university of illinois/ece 385/ece_385/lab06_2/breaknzp.sv 1 1 " "Found 1 design units, including 1 entities, in source file /school/university of illinois/ece 385/ece_385/lab06_2/breaknzp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BR_NZP " "Found entity 1: BR_NZP" {  } { { "../lab06_2/breakNZP.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/breakNZP.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 test_memory.sv(45) " "Verilog HDL Expression warning at test_memory.sv(45): truncated literal to match 6 bits" {  } { { "test_memory.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/test_memory.sv" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1475436256963 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 test_memory.sv(46) " "Verilog HDL Expression warning at test_memory.sv(46): truncated literal to match 6 bits" {  } { { "test_memory.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/test_memory.sv" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1475436256963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 2 1 " "Found 2 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/SLC3_2.sv" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/test_memory.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 0 0 " "Found 0 design units, including 0 entities, in source file slc3_2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Mem2IO.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ISDU.sv(68) " "Verilog HDL information at ISDU.sv(68): always construct contains both blocking and non-blocking assignments" {  } { { "ISDU.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/ISDU.sv" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1475436256963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/ISDU.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 Test_Bench.sv(82) " "Verilog HDL Expression warning at Test_Bench.sv(82): truncated literal to match 16 bits" {  } { { "Test_Bench.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Test_Bench.sv" 82 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1475436256963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_bench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile_testbench " "Found entity 1: RegFile_testbench" {  } { { "Test_Bench.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Test_Bench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "standard_modules.sv(62) " "Verilog HDL information at standard_modules.sv(62): always construct contains both blocking and non-blocking assignments" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1475436256979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "standard_modules.sv 7 7 " "Found 7 design units, including 7 entities, in source file standard_modules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TwoInputMux " "Found entity 1: TwoInputMux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""} { "Info" "ISGN_ENTITY_NAME" "2 FourInputMux " "Found entity 2: FourInputMux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""} { "Info" "ISGN_ENTITY_NAME" "3 FullAdder " "Found entity 3: FullAdder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""} { "Info" "ISGN_ENTITY_NAME" "4 FlipFlop " "Found entity 4: FlipFlop" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""} { "Info" "ISGN_ENTITY_NAME" "5 SixteenBitShiftRegister " "Found entity 5: SixteenBitShiftRegister" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""} { "Info" "ISGN_ENTITY_NAME" "6 SixteenBitRippleAdder " "Found entity 6: SixteenBitRippleAdder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""} { "Info" "ISGN_ENTITY_NAME" "7 four_ripple_adder " "Found entity 7: four_ripple_adder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorymodules.sv 7 7 " "Found 7 design units, including 7 entities, in source file memorymodules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""} { "Info" "ISGN_ENTITY_NAME" "2 MAR " "Found entity 2: MAR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""} { "Info" "ISGN_ENTITY_NAME" "3 PCR " "Found entity 3: PCR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""} { "Info" "ISGN_ENTITY_NAME" "4 IR " "Found entity 4: IR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""} { "Info" "ISGN_ENTITY_NAME" "5 PC_INC " "Found entity 5: PC_INC" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""} { "Info" "ISGN_ENTITY_NAME" "6 MIO_MUX " "Found entity 6: MIO_MUX" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""} { "Info" "ISGN_ENTITY_NAME" "7 PC_MUX " "Found entity 7: PC_MUX" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"FFFF\";  expecting \"(\" TestBench.sv(44) " "Verilog HDL syntax error at TestBench.sv(44) near text \"FFFF\";  expecting \"(\"" {  } { { "../lab06_2/TestBench.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/TestBench.sv" 44 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "testbench TestBench.sv(1) " "Ignored design unit \"testbench\" at TestBench.sv(1) due to previous errors" {  } { { "../lab06_2/TestBench.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/TestBench.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1475436256979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/university of illinois/ece 385/ece_385/lab06_2/testbench.sv 0 0 " "Found 0 design units, including 0 entities, in source file /school/university of illinois/ece 385/ece_385/lab06_2/testbench.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.map.smsg " "Generated suppressed messages file E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1475436257001 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "666 " "Peak virtual memory: 666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1475436257199 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 02 14:24:17 2016 " "Processing ended: Sun Oct 02 14:24:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1475436257199 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1475436257199 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1475436257199 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1475436257199 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1475436247987 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1475436247992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 02 14:24:07 2016 " "Processing started: Sun Oct 02 14:24:07 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1475436247992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1475436247992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SLC_1 -c SLC_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SLC_1 -c SLC_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1475436247992 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1475436248370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475436256947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LDREG LDReg registerFIle.sv(22) " "Verilog HDL Declaration information at registerFIle.sv(22): object \"LDREG\" differs only in case from object \"LDReg\" in the same scope" {  } { { "../lab06_2/registerFIle.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/registerFIle.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1475436256947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/university of illinois/ece 385/ece_385/lab06_2/registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /school/university of illinois/ece 385/ece_385/lab06_2/registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "../lab06_2/registerFIle.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/registerFIle.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475436256947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/university of illinois/ece 385/ece_385/lab06_2/data_path_modules.sv 5 5 " "Found 5 design units, including 5 entities, in source file /school/university of illinois/ece 385/ece_385/lab06_2/data_path_modules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADDR2MUX " "Found entity 1: ADDR2MUX" {  } { { "../lab06_2/data_path_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/data_path_modules.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADDR1MUX " "Found entity 2: ADDR1MUX" {  } { { "../lab06_2/data_path_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/data_path_modules.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""} { "Info" "ISGN_ENTITY_NAME" "3 Adder " "Found entity 3: Adder" {  } { { "../lab06_2/data_path_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/data_path_modules.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""} { "Info" "ISGN_ENTITY_NAME" "4 SR2MUX " "Found entity 4: SR2MUX" {  } { { "../lab06_2/data_path_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/data_path_modules.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""} { "Info" "ISGN_ENTITY_NAME" "5 ALU " "Found entity 5: ALU" {  } { { "../lab06_2/data_path_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/data_path_modules.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/university of illinois/ece 385/ece_385/lab06_2/breaknzp.sv 1 1 " "Found 1 design units, including 1 entities, in source file /school/university of illinois/ece 385/ece_385/lab06_2/breaknzp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BR_NZP " "Found entity 1: BR_NZP" {  } { { "../lab06_2/breakNZP.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/breakNZP.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 test_memory.sv(45) " "Verilog HDL Expression warning at test_memory.sv(45): truncated literal to match 6 bits" {  } { { "test_memory.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/test_memory.sv" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1475436256963 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 test_memory.sv(46) " "Verilog HDL Expression warning at test_memory.sv(46): truncated literal to match 6 bits" {  } { { "test_memory.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/test_memory.sv" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1475436256963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 2 1 " "Found 2 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/SLC3_2.sv" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/test_memory.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 0 0 " "Found 0 design units, including 0 entities, in source file slc3_2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Mem2IO.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ISDU.sv(68) " "Verilog HDL information at ISDU.sv(68): always construct contains both blocking and non-blocking assignments" {  } { { "ISDU.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/ISDU.sv" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1475436256963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/ISDU.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 Test_Bench.sv(82) " "Verilog HDL Expression warning at Test_Bench.sv(82): truncated literal to match 16 bits" {  } { { "Test_Bench.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Test_Bench.sv" 82 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1475436256963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_bench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile_testbench " "Found entity 1: RegFile_testbench" {  } { { "Test_Bench.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Test_Bench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "standard_modules.sv(62) " "Verilog HDL information at standard_modules.sv(62): always construct contains both blocking and non-blocking assignments" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1475436256979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "standard_modules.sv 7 7 " "Found 7 design units, including 7 entities, in source file standard_modules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TwoInputMux " "Found entity 1: TwoInputMux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""} { "Info" "ISGN_ENTITY_NAME" "2 FourInputMux " "Found entity 2: FourInputMux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""} { "Info" "ISGN_ENTITY_NAME" "3 FullAdder " "Found entity 3: FullAdder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""} { "Info" "ISGN_ENTITY_NAME" "4 FlipFlop " "Found entity 4: FlipFlop" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""} { "Info" "ISGN_ENTITY_NAME" "5 SixteenBitShiftRegister " "Found entity 5: SixteenBitShiftRegister" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""} { "Info" "ISGN_ENTITY_NAME" "6 SixteenBitRippleAdder " "Found entity 6: SixteenBitRippleAdder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""} { "Info" "ISGN_ENTITY_NAME" "7 four_ripple_adder " "Found entity 7: four_ripple_adder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorymodules.sv 7 7 " "Found 7 design units, including 7 entities, in source file memorymodules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""} { "Info" "ISGN_ENTITY_NAME" "2 MAR " "Found entity 2: MAR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""} { "Info" "ISGN_ENTITY_NAME" "3 PCR " "Found entity 3: PCR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""} { "Info" "ISGN_ENTITY_NAME" "4 IR " "Found entity 4: IR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""} { "Info" "ISGN_ENTITY_NAME" "5 PC_INC " "Found entity 5: PC_INC" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""} { "Info" "ISGN_ENTITY_NAME" "6 MIO_MUX " "Found entity 6: MIO_MUX" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""} { "Info" "ISGN_ENTITY_NAME" "7 PC_MUX " "Found entity 7: PC_MUX" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"FFFF\";  expecting \"(\" TestBench.sv(44) " "Verilog HDL syntax error at TestBench.sv(44) near text \"FFFF\";  expecting \"(\"" {  } { { "../lab06_2/TestBench.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/TestBench.sv" 44 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "testbench TestBench.sv(1) " "Ignored design unit \"testbench\" at TestBench.sv(1) due to previous errors" {  } { { "../lab06_2/TestBench.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/TestBench.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1475436256979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/university of illinois/ece 385/ece_385/lab06_2/testbench.sv 0 0 " "Found 0 design units, including 0 entities, in source file /school/university of illinois/ece 385/ece_385/lab06_2/testbench.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.map.smsg " "Generated suppressed messages file E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1475436257001 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "666 " "Peak virtual memory: 666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1475436257199 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 02 14:24:17 2016 " "Processing ended: Sun Oct 02 14:24:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1475436257199 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1475436257199 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1475436257199 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1475436257199 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Quartus II" 0 -1 1475436247987 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1475436247992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 02 14:24:07 2016 " "Processing started: Sun Oct 02 14:24:07 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1475436247992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Quartus II" 0 -1 1475436247992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SLC_1 -c SLC_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SLC_1 -c SLC_1" {  } {  } 0 0 "Command: %1!s!" 1 0 "Quartus II" 0 -1 1475436247992 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1475436248370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1475436256947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LDREG LDReg registerFIle.sv(22) " "Verilog HDL Declaration information at registerFIle.sv(22): object \"LDREG\" differs only in case from object \"LDReg\" in the same scope" {  } { { "../lab06_2/registerFIle.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/registerFIle.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Quartus II" 0 -1 1475436256947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/university of illinois/ece 385/ece_385/lab06_2/registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /school/university of illinois/ece 385/ece_385/lab06_2/registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "../lab06_2/registerFIle.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/registerFIle.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1475436256947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/university of illinois/ece 385/ece_385/lab06_2/data_path_modules.sv 5 5 " "Found 5 design units, including 5 entities, in source file /school/university of illinois/ece 385/ece_385/lab06_2/data_path_modules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADDR2MUX " "Found entity 1: ADDR2MUX" {  } { { "../lab06_2/data_path_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/data_path_modules.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADDR1MUX " "Found entity 2: ADDR1MUX" {  } { { "../lab06_2/data_path_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/data_path_modules.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""} { "Info" "ISGN_ENTITY_NAME" "3 Adder " "Found entity 3: Adder" {  } { { "../lab06_2/data_path_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/data_path_modules.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""} { "Info" "ISGN_ENTITY_NAME" "4 SR2MUX " "Found entity 4: SR2MUX" {  } { { "../lab06_2/data_path_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/data_path_modules.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""} { "Info" "ISGN_ENTITY_NAME" "5 ALU " "Found entity 5: ALU" {  } { { "../lab06_2/data_path_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/data_path_modules.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1475436256963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/university of illinois/ece 385/ece_385/lab06_2/breaknzp.sv 1 1 " "Found 1 design units, including 1 entities, in source file /school/university of illinois/ece 385/ece_385/lab06_2/breaknzp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BR_NZP " "Found entity 1: BR_NZP" {  } { { "../lab06_2/breakNZP.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/breakNZP.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1475436256963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1475436256963 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 test_memory.sv(45) " "Verilog HDL Expression warning at test_memory.sv(45): truncated literal to match 6 bits" {  } { { "test_memory.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/test_memory.sv" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 1 0 "Quartus II" 0 -1 1475436256963 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 test_memory.sv(46) " "Verilog HDL Expression warning at test_memory.sv(46): truncated literal to match 6 bits" {  } { { "test_memory.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/test_memory.sv" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 1 0 "Quartus II" 0 -1 1475436256963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 2 1 " "Found 2 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/SLC3_2.sv" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/test_memory.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1475436256963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 0 0 " "Found 0 design units, including 0 entities, in source file slc3_2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1475436256963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1475436256963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Mem2IO.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1475436256963 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ISDU.sv(68) " "Verilog HDL information at ISDU.sv(68): always construct contains both blocking and non-blocking assignments" {  } { { "ISDU.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/ISDU.sv" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 0 0 "Quartus II" 0 -1 1475436256963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/ISDU.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1475436256963 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 Test_Bench.sv(82) " "Verilog HDL Expression warning at Test_Bench.sv(82): truncated literal to match 16 bits" {  } { { "Test_Bench.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Test_Bench.sv" 82 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 1 0 "Quartus II" 0 -1 1475436256963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_bench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile_testbench " "Found entity 1: RegFile_testbench" {  } { { "Test_Bench.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Test_Bench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1475436256963 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "standard_modules.sv(62) " "Verilog HDL information at standard_modules.sv(62): always construct contains both blocking and non-blocking assignments" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 0 0 "Quartus II" 0 -1 1475436256979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "standard_modules.sv 7 7 " "Found 7 design units, including 7 entities, in source file standard_modules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TwoInputMux " "Found entity 1: TwoInputMux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""} { "Info" "ISGN_ENTITY_NAME" "2 FourInputMux " "Found entity 2: FourInputMux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""} { "Info" "ISGN_ENTITY_NAME" "3 FullAdder " "Found entity 3: FullAdder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""} { "Info" "ISGN_ENTITY_NAME" "4 FlipFlop " "Found entity 4: FlipFlop" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""} { "Info" "ISGN_ENTITY_NAME" "5 SixteenBitShiftRegister " "Found entity 5: SixteenBitShiftRegister" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""} { "Info" "ISGN_ENTITY_NAME" "6 SixteenBitRippleAdder " "Found entity 6: SixteenBitRippleAdder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""} { "Info" "ISGN_ENTITY_NAME" "7 four_ripple_adder " "Found entity 7: four_ripple_adder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1475436256979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorymodules.sv 7 7 " "Found 7 design units, including 7 entities, in source file memorymodules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""} { "Info" "ISGN_ENTITY_NAME" "2 MAR " "Found entity 2: MAR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""} { "Info" "ISGN_ENTITY_NAME" "3 PCR " "Found entity 3: PCR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""} { "Info" "ISGN_ENTITY_NAME" "4 IR " "Found entity 4: IR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""} { "Info" "ISGN_ENTITY_NAME" "5 PC_INC " "Found entity 5: PC_INC" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""} { "Info" "ISGN_ENTITY_NAME" "6 MIO_MUX " "Found entity 6: MIO_MUX" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""} { "Info" "ISGN_ENTITY_NAME" "7 PC_MUX " "Found entity 7: PC_MUX" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1475436256979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475436256979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1475436256979 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"FFFF\";  expecting \"(\" TestBench.sv(44) " "Verilog HDL syntax error at TestBench.sv(44) near text \"FFFF\";  expecting \"(\"" {  } { { "../lab06_2/TestBench.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/TestBench.sv" 44 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 1 0 "Quartus II" 0 -1 1475436256979 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "testbench TestBench.sv(1) " "Ignored design unit \"testbench\" at TestBench.sv(1) due to previous errors" {  } { { "../lab06_2/TestBench.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/TestBench.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 1 0 "Quartus II" 0 -1 1475436256979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/university of illinois/ece 385/ece_385/lab06_2/testbench.sv 0 0 " "Found 0 design units, including 0 entities, in source file /school/university of illinois/ece 385/ece_385/lab06_2/testbench.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1475436256979 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.map.smsg " "Generated suppressed messages file E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 1 0 "Quartus II" 0 -1 1475436257001 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "666 " "Peak virtual memory: 666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1475436257199 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 02 14:24:17 2016 " "Processing ended: Sun Oct 02 14:24:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1475436257199 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1475436257199 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1475436257199 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Quartus II" 0 -1 1475436257199 ""}
