+tb_rc_dir+./xcelium.d/run.lnx86.23.03.d/xmsc_run
+tb_run_dir+/home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab20-simpledpi
+tb_trans_record
