<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/AArch64RegisterBankInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">AArch64RegisterBankInfo.cpp</div></div>
</div><!--header-->
<div class="contents">
<a href="AArch64RegisterBankInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===- AArch64RegisterBankInfo.cpp ----------------------------------------===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">/// \file</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/// This file implements the targeting of the RegisterBankInfo class for</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">/// AArch64.</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">/// \todo This should be generated by TableGen.</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#include &quot;<a class="code" href="AArch64RegisterBankInfo_8h.html">AArch64RegisterBankInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &quot;<a class="code" href="AArch64InstrInfo_8h.html">AArch64InstrInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="RegisterBank_8h.html">llvm/CodeGen/GlobalISel/RegisterBank.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="RegisterBankInfo_8h.html">llvm/CodeGen/GlobalISel/RegisterBankInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="LowLevelType_8h.html">llvm/CodeGen/LowLevelType.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="TargetOpcodes_8h.html">llvm/CodeGen/TargetOpcodes.h</a>&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#include &quot;<a class="code" href="TargetSubtargetInfo_8h.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &quot;<a class="code" href="llvm_2Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &lt;algorithm&gt;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#include &lt;cassert&gt;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="AArch64RegisterBankInfo_8cpp.html#a3184bd75cc7f72f64f0ed5364ba90b08">   31</a></span><span class="preprocessor">#define GET_TARGET_REGBANK_IMPL</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#include &quot;AArch64GenRegisterBank.inc&quot;</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">// This file will be TableGen&#39;ed at some point.</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#include &quot;AArch64GenRegisterBankInfo.def&quot;</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64RegisterBankInfo.html#a8c46e5a35a9df5b131a85976d8d70af0">   39</a></span><a class="code hl_function" href="classllvm_1_1AArch64RegisterBankInfo.html#a8c46e5a35a9df5b131a85976d8d70af0">AArch64RegisterBankInfo::AArch64RegisterBankInfo</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>    : <a class="code hl_class" href="classllvm_1_1AArch64GenRegisterBankInfo.html">AArch64GenRegisterBankInfo</a>() {</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> AlreadyInit = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>  <span class="comment">// We have only one set of register banks, whatever the subtarget</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>  <span class="comment">// is. Therefore, the initialization of the RegBanks table should be</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>  <span class="comment">// done only once. Indeed the table of all register banks</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>  <span class="comment">// (AArch64::RegBanks) is unique in the compiler. At some point, it</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>  <span class="comment">// will get tablegen&#39;ed and the whole constructor becomes empty.</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>  <span class="keywordflow">if</span> (AlreadyInit)</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>  AlreadyInit = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RBGPR = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(AArch64::GPRRegBankID);</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>  (void)RBGPR;</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(&amp;AArch64::GPRRegBank == &amp;RBGPR &amp;&amp;</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>         <span class="stringliteral">&quot;The order in RegBanks is messed up&quot;</span>);</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span> </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RBFPR = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(AArch64::FPRRegBankID);</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>  (void)RBFPR;</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(&amp;AArch64::FPRRegBank == &amp;RBFPR &amp;&amp;</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>         <span class="stringliteral">&quot;The order in RegBanks is messed up&quot;</span>);</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RBCCR = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(AArch64::CCRegBankID);</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>  (void)RBCCR;</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(&amp;AArch64::CCRegBank == &amp;RBCCR &amp;&amp; <span class="stringliteral">&quot;The order in RegBanks is messed up&quot;</span>);</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>  <span class="comment">// The GPR register bank is fully defined by all the registers in</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>  <span class="comment">// GR64all + its subclasses.</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RBGPR.<a class="code hl_function" href="classllvm_1_1RegisterBank.html#aa0393eeb48bb9235b4fc40b19ebb52f1">covers</a>(*<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getRegClass(AArch64::GPR32RegClassID)) &amp;&amp;</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>         <span class="stringliteral">&quot;Subclass not added?&quot;</span>);</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RBGPR.<a class="code hl_function" href="classllvm_1_1RegisterBank.html#a92cdfea40c9dcc4eacc9bf32ea03d50e">getSize</a>() == 64 &amp;&amp; <span class="stringliteral">&quot;GPRs should hold up to 64-bit&quot;</span>);</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>  <span class="comment">// The FPR register bank is fully defined by all the registers in</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>  <span class="comment">// GR64all + its subclasses.</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RBFPR.<a class="code hl_function" href="classllvm_1_1RegisterBank.html#aa0393eeb48bb9235b4fc40b19ebb52f1">covers</a>(*<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getRegClass(AArch64::QQRegClassID)) &amp;&amp;</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>         <span class="stringliteral">&quot;Subclass not added?&quot;</span>);</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RBFPR.<a class="code hl_function" href="classllvm_1_1RegisterBank.html#aa0393eeb48bb9235b4fc40b19ebb52f1">covers</a>(*<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getRegClass(AArch64::FPR64RegClassID)) &amp;&amp;</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>         <span class="stringliteral">&quot;Subclass not added?&quot;</span>);</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RBFPR.<a class="code hl_function" href="classllvm_1_1RegisterBank.html#a92cdfea40c9dcc4eacc9bf32ea03d50e">getSize</a>() == 512 &amp;&amp;</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>         <span class="stringliteral">&quot;FPRs should hold up to 512-bit via QQQQ sequence&quot;</span>);</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RBCCR.<a class="code hl_function" href="classllvm_1_1RegisterBank.html#aa0393eeb48bb9235b4fc40b19ebb52f1">covers</a>(*<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getRegClass(AArch64::CCRRegClassID)) &amp;&amp;</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>         <span class="stringliteral">&quot;Class not added?&quot;</span>);</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RBCCR.<a class="code hl_function" href="classllvm_1_1RegisterBank.html#a92cdfea40c9dcc4eacc9bf32ea03d50e">getSize</a>() == 32 &amp;&amp; <span class="stringliteral">&quot;CCR should hold up to 32-bit&quot;</span>);</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>  <span class="comment">// Check that the TableGen&#39;ed like file is in sync we our expectations.</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>  <span class="comment">// First, the Idx.</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_function" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5815052cc039d0e029b6aebf81614419">checkPartialMappingIdx</a>(<a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947">PMI_FirstGPR</a>, <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9abd8d169cb7433122c1b4bfbbbe835b9a">PMI_LastGPR</a>,</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>                                {<a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a3affacb0ea6b477fc5b6a5331ae1a0dc">PMI_GPR32</a>, <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a15443bb0e40040577432ba71db504125">PMI_GPR64</a>}) &amp;&amp;</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>         <span class="stringliteral">&quot;PartialMappingIdx&#39;s are incorrectly ordered&quot;</span>);</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_function" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5815052cc039d0e029b6aebf81614419">checkPartialMappingIdx</a>(<a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>, <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9af741e39026b897179f21ab69f6fd83ea">PMI_LastFPR</a>,</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>                                {<a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a7d0f4c1015d1380e8813dd5b6a07d5be">PMI_FPR16</a>, <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a57ade2e8c7009c5b3daa35e6373c2dea">PMI_FPR32</a>, <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a0b8bca96f9b583cbfaf7448edc60ef89">PMI_FPR64</a>, <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a74b3fe0416b1909c5f09e250e80e4443">PMI_FPR128</a>,</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>                                 <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a9a036a733dc1c145a8f3607b799b87d8">PMI_FPR256</a>, <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9aebf52e13aa4d38c631d9e5376578b4b3">PMI_FPR512</a>}) &amp;&amp;</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>         <span class="stringliteral">&quot;PartialMappingIdx&#39;s are incorrectly ordered&quot;</span>);</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">// Now, the content.</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">// Check partial mapping.</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">#define CHECK_PARTIALMAP(Idx, ValStartIdx, ValLength, RB)                      \</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">  do {                                                                         \</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">    assert(                                                                    \</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">        checkPartialMap(PartialMappingIdx::Idx, ValStartIdx, ValLength, RB) &amp;&amp; \</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">        #Idx &quot; is incorrectly initialized&quot;</span>);                                   \</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>  } while (false)</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span> </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>  <a class="code hl_define" href="AArch64RegisterBankInfo_8cpp.html#a7ee08f92cb230b0868894e79f73d0826">CHECK_PARTIALMAP</a>(<a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a3affacb0ea6b477fc5b6a5331ae1a0dc">PMI_GPR32</a>, 0, 32, RBGPR);</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>  <a class="code hl_define" href="AArch64RegisterBankInfo_8cpp.html#a7ee08f92cb230b0868894e79f73d0826">CHECK_PARTIALMAP</a>(<a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a15443bb0e40040577432ba71db504125">PMI_GPR64</a>, 0, 64, RBGPR);</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>  <a class="code hl_define" href="AArch64RegisterBankInfo_8cpp.html#a7ee08f92cb230b0868894e79f73d0826">CHECK_PARTIALMAP</a>(<a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a7d0f4c1015d1380e8813dd5b6a07d5be">PMI_FPR16</a>, 0, 16, RBFPR);</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>  <a class="code hl_define" href="AArch64RegisterBankInfo_8cpp.html#a7ee08f92cb230b0868894e79f73d0826">CHECK_PARTIALMAP</a>(<a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a57ade2e8c7009c5b3daa35e6373c2dea">PMI_FPR32</a>, 0, 32, RBFPR);</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>  <a class="code hl_define" href="AArch64RegisterBankInfo_8cpp.html#a7ee08f92cb230b0868894e79f73d0826">CHECK_PARTIALMAP</a>(<a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a0b8bca96f9b583cbfaf7448edc60ef89">PMI_FPR64</a>, 0, 64, RBFPR);</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>  <a class="code hl_define" href="AArch64RegisterBankInfo_8cpp.html#a7ee08f92cb230b0868894e79f73d0826">CHECK_PARTIALMAP</a>(<a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a74b3fe0416b1909c5f09e250e80e4443">PMI_FPR128</a>, 0, 128, RBFPR);</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>  <a class="code hl_define" href="AArch64RegisterBankInfo_8cpp.html#a7ee08f92cb230b0868894e79f73d0826">CHECK_PARTIALMAP</a>(<a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a9a036a733dc1c145a8f3607b799b87d8">PMI_FPR256</a>, 0, 256, RBFPR);</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>  <a class="code hl_define" href="AArch64RegisterBankInfo_8cpp.html#a7ee08f92cb230b0868894e79f73d0826">CHECK_PARTIALMAP</a>(<a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9aebf52e13aa4d38c631d9e5376578b4b3">PMI_FPR512</a>, 0, 512, RBFPR);</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span> </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">// Check value mapping.</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">#define CHECK_VALUEMAP_IMPL(RBName, Size, Offset)                              \</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">  do {                                                                         \</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">    assert(checkValueMapImpl(PartialMappingIdx::PMI_##RBName##Size,            \</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">                             PartialMappingIdx::PMI_First##RBName, Size,       \</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">                             Offset) &amp;&amp;                                        \</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="preprocessor">           #RBName #Size &quot; &quot;</span> #Offset &quot; is incorrectly initialized&quot;);           \</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>  } while (false)</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span> </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">#define CHECK_VALUEMAP(RBName, Size) CHECK_VALUEMAP_IMPL(RBName, Size, 0)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span> </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>  <a class="code hl_define" href="AArch64RegisterBankInfo_8cpp.html#a1082f58d2ba0dc63586bb64672ce70ed">CHECK_VALUEMAP</a>(GPR, 32);</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>  <a class="code hl_define" href="AArch64RegisterBankInfo_8cpp.html#a1082f58d2ba0dc63586bb64672ce70ed">CHECK_VALUEMAP</a>(GPR, 64);</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>  <a class="code hl_define" href="AArch64RegisterBankInfo_8cpp.html#a1082f58d2ba0dc63586bb64672ce70ed">CHECK_VALUEMAP</a>(<a class="code hl_variable" href="PPCISelLowering_8cpp.html#a587c39adeaa08f2c374d7bc55731513a">FPR</a>, 16);</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>  <a class="code hl_define" href="AArch64RegisterBankInfo_8cpp.html#a1082f58d2ba0dc63586bb64672ce70ed">CHECK_VALUEMAP</a>(<a class="code hl_variable" href="PPCISelLowering_8cpp.html#a587c39adeaa08f2c374d7bc55731513a">FPR</a>, 32);</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>  <a class="code hl_define" href="AArch64RegisterBankInfo_8cpp.html#a1082f58d2ba0dc63586bb64672ce70ed">CHECK_VALUEMAP</a>(<a class="code hl_variable" href="PPCISelLowering_8cpp.html#a587c39adeaa08f2c374d7bc55731513a">FPR</a>, 64);</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>  <a class="code hl_define" href="AArch64RegisterBankInfo_8cpp.html#a1082f58d2ba0dc63586bb64672ce70ed">CHECK_VALUEMAP</a>(<a class="code hl_variable" href="PPCISelLowering_8cpp.html#a587c39adeaa08f2c374d7bc55731513a">FPR</a>, 128);</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>  <a class="code hl_define" href="AArch64RegisterBankInfo_8cpp.html#a1082f58d2ba0dc63586bb64672ce70ed">CHECK_VALUEMAP</a>(<a class="code hl_variable" href="PPCISelLowering_8cpp.html#a587c39adeaa08f2c374d7bc55731513a">FPR</a>, 256);</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>  <a class="code hl_define" href="AArch64RegisterBankInfo_8cpp.html#a1082f58d2ba0dc63586bb64672ce70ed">CHECK_VALUEMAP</a>(<a class="code hl_variable" href="PPCISelLowering_8cpp.html#a587c39adeaa08f2c374d7bc55731513a">FPR</a>, 512);</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">// Check the value mapping for 3-operands instructions where all the operands</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">// map to the same value mapping.</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">#define CHECK_VALUEMAP_3OPS(RBName, Size)                                      \</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">  do {                                                                         \</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">    CHECK_VALUEMAP_IMPL(RBName, Size, 0);                                      \</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">    CHECK_VALUEMAP_IMPL(RBName, Size, 1);                                      \</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="preprocessor">    CHECK_VALUEMAP_IMPL(RBName, Size, 2);                                      \</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">  } while (false)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>  <a class="code hl_define" href="AArch64RegisterBankInfo_8cpp.html#a34ab22f7d8d6c0e402b18475af142aa8">CHECK_VALUEMAP_3OPS</a>(GPR, 32);</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>  <a class="code hl_define" href="AArch64RegisterBankInfo_8cpp.html#a34ab22f7d8d6c0e402b18475af142aa8">CHECK_VALUEMAP_3OPS</a>(GPR, 64);</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>  <a class="code hl_define" href="AArch64RegisterBankInfo_8cpp.html#a34ab22f7d8d6c0e402b18475af142aa8">CHECK_VALUEMAP_3OPS</a>(<a class="code hl_variable" href="PPCISelLowering_8cpp.html#a587c39adeaa08f2c374d7bc55731513a">FPR</a>, 32);</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>  <a class="code hl_define" href="AArch64RegisterBankInfo_8cpp.html#a34ab22f7d8d6c0e402b18475af142aa8">CHECK_VALUEMAP_3OPS</a>(<a class="code hl_variable" href="PPCISelLowering_8cpp.html#a587c39adeaa08f2c374d7bc55731513a">FPR</a>, 64);</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>  <a class="code hl_define" href="AArch64RegisterBankInfo_8cpp.html#a34ab22f7d8d6c0e402b18475af142aa8">CHECK_VALUEMAP_3OPS</a>(<a class="code hl_variable" href="PPCISelLowering_8cpp.html#a587c39adeaa08f2c374d7bc55731513a">FPR</a>, 128);</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>  <a class="code hl_define" href="AArch64RegisterBankInfo_8cpp.html#a34ab22f7d8d6c0e402b18475af142aa8">CHECK_VALUEMAP_3OPS</a>(<a class="code hl_variable" href="PPCISelLowering_8cpp.html#a587c39adeaa08f2c374d7bc55731513a">FPR</a>, 256);</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>  <a class="code hl_define" href="AArch64RegisterBankInfo_8cpp.html#a34ab22f7d8d6c0e402b18475af142aa8">CHECK_VALUEMAP_3OPS</a>(<a class="code hl_variable" href="PPCISelLowering_8cpp.html#a587c39adeaa08f2c374d7bc55731513a">FPR</a>, 512);</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span> </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">#define CHECK_VALUEMAP_CROSSREGCPY(RBNameDst, RBNameSrc, Size)                 \</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">  do {                                                                         \</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">    unsigned PartialMapDstIdx = PMI_##RBNameDst##Size - PMI_Min;               \</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">    unsigned PartialMapSrcIdx = PMI_##RBNameSrc##Size - PMI_Min;               \</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">    (void)PartialMapDstIdx;                                                    \</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">    (void)PartialMapSrcIdx;                                                    \</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">    const ValueMapping *Map = getCopyMapping(                                  \</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">        AArch64::RBNameDst##RegBankID, AArch64::RBNameSrc##RegBankID, Size);  \</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">    (void)Map;                                                                 \</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">    assert(Map[0].BreakDown ==                                                 \</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">               &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapDstIdx] &amp;&amp;  \</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">           Map[0].NumBreakDowns == 1 &amp;&amp; #RBNameDst #Size                       \</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">           &quot; Dst is incorrectly initialized&quot;</span>);                                 \</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>    assert(Map[1].BreakDown ==                                                 \</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>               &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapSrcIdx] &amp;&amp;  \</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>           Map[1].NumBreakDowns == 1 &amp;&amp; #RBNameSrc #Size                       \</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>           &quot; Src is incorrectly initialized&quot;);                                 \</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>                                                                               \</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>  } while (false)</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span> </div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>  <a class="code hl_define" href="AArch64RegisterBankInfo_8cpp.html#a9eb5f0fd303482e35fa61ddecf7d8c91">CHECK_VALUEMAP_CROSSREGCPY</a>(GPR, GPR, 32);</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>  <a class="code hl_define" href="AArch64RegisterBankInfo_8cpp.html#a9eb5f0fd303482e35fa61ddecf7d8c91">CHECK_VALUEMAP_CROSSREGCPY</a>(GPR, <a class="code hl_variable" href="PPCISelLowering_8cpp.html#a587c39adeaa08f2c374d7bc55731513a">FPR</a>, 32);</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>  <a class="code hl_define" href="AArch64RegisterBankInfo_8cpp.html#a9eb5f0fd303482e35fa61ddecf7d8c91">CHECK_VALUEMAP_CROSSREGCPY</a>(GPR, GPR, 64);</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>  <a class="code hl_define" href="AArch64RegisterBankInfo_8cpp.html#a9eb5f0fd303482e35fa61ddecf7d8c91">CHECK_VALUEMAP_CROSSREGCPY</a>(GPR, <a class="code hl_variable" href="PPCISelLowering_8cpp.html#a587c39adeaa08f2c374d7bc55731513a">FPR</a>, 64);</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>  <a class="code hl_define" href="AArch64RegisterBankInfo_8cpp.html#a9eb5f0fd303482e35fa61ddecf7d8c91">CHECK_VALUEMAP_CROSSREGCPY</a>(<a class="code hl_variable" href="PPCISelLowering_8cpp.html#a587c39adeaa08f2c374d7bc55731513a">FPR</a>, <a class="code hl_variable" href="PPCISelLowering_8cpp.html#a587c39adeaa08f2c374d7bc55731513a">FPR</a>, 32);</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>  <a class="code hl_define" href="AArch64RegisterBankInfo_8cpp.html#a9eb5f0fd303482e35fa61ddecf7d8c91">CHECK_VALUEMAP_CROSSREGCPY</a>(<a class="code hl_variable" href="PPCISelLowering_8cpp.html#a587c39adeaa08f2c374d7bc55731513a">FPR</a>, GPR, 32);</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>  <a class="code hl_define" href="AArch64RegisterBankInfo_8cpp.html#a9eb5f0fd303482e35fa61ddecf7d8c91">CHECK_VALUEMAP_CROSSREGCPY</a>(<a class="code hl_variable" href="PPCISelLowering_8cpp.html#a587c39adeaa08f2c374d7bc55731513a">FPR</a>, <a class="code hl_variable" href="PPCISelLowering_8cpp.html#a587c39adeaa08f2c374d7bc55731513a">FPR</a>, 64);</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>  <a class="code hl_define" href="AArch64RegisterBankInfo_8cpp.html#a9eb5f0fd303482e35fa61ddecf7d8c91">CHECK_VALUEMAP_CROSSREGCPY</a>(<a class="code hl_variable" href="PPCISelLowering_8cpp.html#a587c39adeaa08f2c374d7bc55731513a">FPR</a>, GPR, 64);</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span> </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">#define CHECK_VALUEMAP_FPEXT(DstSize, SrcSize)                                 \</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">  do {                                                                         \</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">    unsigned PartialMapDstIdx = PMI_FPR##DstSize - PMI_Min;                    \</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">    unsigned PartialMapSrcIdx = PMI_FPR##SrcSize - PMI_Min;                    \</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="preprocessor">    (void)PartialMapDstIdx;                                                    \</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">    (void)PartialMapSrcIdx;                                                    \</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">    const ValueMapping *Map = getFPExtMapping(DstSize, SrcSize);               \</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">    (void)Map;                                                                 \</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">    assert(Map[0].BreakDown ==                                                 \</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="preprocessor">               &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapDstIdx] &amp;&amp;  \</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">           Map[0].NumBreakDowns == 1 &amp;&amp; &quot;FPR&quot;</span> #DstSize                         \</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>                                        &quot; Dst is incorrectly initialized&quot;);    \</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>    assert(Map[1].BreakDown ==                                                 \</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>               &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapSrcIdx] &amp;&amp;  \</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>           Map[1].NumBreakDowns == 1 &amp;&amp; &quot;FPR&quot; #SrcSize                         \</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>                                        &quot; Src is incorrectly initialized&quot;);    \</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>                                                                               \</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>  } while (false)</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>  <a class="code hl_define" href="AArch64RegisterBankInfo_8cpp.html#ac078ca3a2ab72240bc9925d17c35d2f5">CHECK_VALUEMAP_FPEXT</a>(32, 16);</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>  <a class="code hl_define" href="AArch64RegisterBankInfo_8cpp.html#ac078ca3a2ab72240bc9925d17c35d2f5">CHECK_VALUEMAP_FPEXT</a>(64, 16);</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>  <a class="code hl_define" href="AArch64RegisterBankInfo_8cpp.html#ac078ca3a2ab72240bc9925d17c35d2f5">CHECK_VALUEMAP_FPEXT</a>(64, 32);</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>  <a class="code hl_define" href="AArch64RegisterBankInfo_8cpp.html#ac078ca3a2ab72240bc9925d17c35d2f5">CHECK_VALUEMAP_FPEXT</a>(128, 64);</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span> </div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="PPCCTRLoops_8cpp.html#a593cc2f204f7b2edc16ee222c37c3196">verify</a>(<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) &amp;&amp; <span class="stringliteral">&quot;Invalid register bank information&quot;</span>);</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>}</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64RegisterBankInfo.html#ac00671458a7620360e55079d120c222d">  204</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AArch64RegisterBankInfo.html#ac00671458a7620360e55079d120c222d">AArch64RegisterBankInfo::copyCost</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>,</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>                                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>,</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>                                           <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>  <span class="comment">// What do we do with different size?</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>  <span class="comment">// copy are same size.</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>  <span class="comment">// Will introduce other hooks for different size:</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>  <span class="comment">// * extract cost.</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>  <span class="comment">// * build_sequence cost.</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>  <span class="comment">// Copy from (resp. to) GPR to (resp. from) FPR involves FMOV.</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>  <span class="comment">// FIXME: This should be deduced from the scheduling model.</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>  <span class="keywordflow">if</span> (&amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a> == &amp;AArch64::GPRRegBank &amp;&amp; &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a> == &amp;AArch64::FPRRegBank)</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>    <span class="comment">// FMOVXDr or FMOVWSr.</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>    <span class="keywordflow">return</span> 5;</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>  <span class="keywordflow">if</span> (&amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a> == &amp;AArch64::FPRRegBank &amp;&amp; &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a> == &amp;AArch64::GPRRegBank)</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>    <span class="comment">// FMOVDXr or FMOVSWr.</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>    <span class="keywordflow">return</span> 4;</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span> </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a763f1412a7100772aa0a6db69fdcec6f">RegisterBankInfo::copyCost</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>}</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span> </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64RegisterBankInfo.html#a2f9a1738400308122ba6d45fa1b3545c">  225</a></span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_function" href="classllvm_1_1AArch64RegisterBankInfo.html#a2f9a1738400308122ba6d45fa1b3545c">AArch64RegisterBankInfo::getRegBankFromRegClass</a>(</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>  <span class="keywordflow">switch</span> (RC.<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>()) {</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>  <span class="keywordflow">case</span> AArch64::FPR8RegClassID:</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>  <span class="keywordflow">case</span> AArch64::FPR16RegClassID:</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>  <span class="keywordflow">case</span> AArch64::FPR32RegClassID:</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>  <span class="keywordflow">case</span> AArch64::FPR64RegClassID:</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>  <span class="keywordflow">case</span> AArch64::FPR128RegClassID:</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>  <span class="keywordflow">case</span> AArch64::FPR128_loRegClassID:</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>  <span class="keywordflow">case</span> AArch64::DDRegClassID:</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>  <span class="keywordflow">case</span> AArch64::DDDRegClassID:</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>  <span class="keywordflow">case</span> AArch64::DDDDRegClassID:</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>  <span class="keywordflow">case</span> AArch64::QQRegClassID:</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>  <span class="keywordflow">case</span> AArch64::QQQRegClassID:</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>  <span class="keywordflow">case</span> AArch64::QQQQRegClassID:</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(AArch64::FPRRegBankID);</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>  <span class="keywordflow">case</span> AArch64::GPR32commonRegClassID:</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>  <span class="keywordflow">case</span> AArch64::GPR32RegClassID:</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>  <span class="keywordflow">case</span> AArch64::GPR32spRegClassID:</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>  <span class="keywordflow">case</span> AArch64::GPR32sponlyRegClassID:</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>  <span class="keywordflow">case</span> AArch64::GPR32argRegClassID:</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>  <span class="keywordflow">case</span> AArch64::GPR32allRegClassID:</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>  <span class="keywordflow">case</span> AArch64::GPR64commonRegClassID:</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>  <span class="keywordflow">case</span> AArch64::GPR64RegClassID:</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>  <span class="keywordflow">case</span> AArch64::GPR64spRegClassID:</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>  <span class="keywordflow">case</span> AArch64::GPR64sponlyRegClassID:</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>  <span class="keywordflow">case</span> AArch64::GPR64argRegClassID:</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>  <span class="keywordflow">case</span> AArch64::GPR64allRegClassID:</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>  <span class="keywordflow">case</span> AArch64::GPR64noipRegClassID:</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>  <span class="keywordflow">case</span> AArch64::GPR64common_and_GPR64noipRegClassID:</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>  <span class="keywordflow">case</span> AArch64::GPR64noip_and_tcGPR64RegClassID:</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>  <span class="keywordflow">case</span> AArch64::tcGPR64RegClassID:</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>  <span class="keywordflow">case</span> AArch64::WSeqPairsClassRegClassID:</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>  <span class="keywordflow">case</span> AArch64::XSeqPairsClassRegClassID:</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(AArch64::GPRRegBankID);</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>  <span class="keywordflow">case</span> AArch64::CCRRegClassID:</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(AArch64::CCRegBankID);</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Register class not supported&quot;</span>);</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>  }</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>}</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span> </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><a class="code hl_class" href="classllvm_1_1SmallVector.html">RegisterBankInfo::InstructionMappings</a></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64RegisterBankInfo.html#a3f4bf9736903f31820c978bdb1b6810f">  268</a></span><a class="code hl_function" href="classllvm_1_1AArch64RegisterBankInfo.html#a3f4bf9736903f31820c978bdb1b6810f">AArch64RegisterBankInfo::getInstrAlternativeMappings</a>(</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;STI = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>();</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = *STI.<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a43c530c830206ecf5ad3359364634c75">getRegisterInfo</a>();</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span> </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) {</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>  <span class="keywordflow">case</span> TargetOpcode::G_OR: {</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>    <span class="comment">// 32 and 64-bit or can be mapped on either FPR or</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>    <span class="comment">// GPR for the same cost.</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> != 32 &amp;&amp; <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> != 64)</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span> </div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>    <span class="comment">// If the instruction has any implicit-defs or uses,</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>    <span class="comment">// do not mess with it.</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() != 3)</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>    <a class="code hl_class" href="classllvm_1_1SmallVector.html">InstructionMappings</a> AltMappings;</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;GPRMapping = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>        <span class="comment">/*ID*/</span> 1, <span class="comment">/*Cost*/</span> 1, <a class="code hl_function" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a3d95a6c054e4d79925414c8f3424f174">getValueMapping</a>(<a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947">PMI_FirstGPR</a>, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>        <span class="comment">/*NumOperands*/</span> 3);</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;FPRMapping = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>        <span class="comment">/*ID*/</span> 2, <span class="comment">/*Cost*/</span> 1, <a class="code hl_function" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a3d95a6c054e4d79925414c8f3424f174">getValueMapping</a>(<a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>        <span class="comment">/*NumOperands*/</span> 3);</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span> </div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>    AltMappings.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;GPRMapping);</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>    AltMappings.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;FPRMapping);</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>    <span class="keywordflow">return</span> AltMappings;</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>  }</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>  <span class="keywordflow">case</span> TargetOpcode::G_BITCAST: {</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> != 32 &amp;&amp; <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> != 64)</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span> </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>    <span class="comment">// If the instruction has any implicit-defs or uses,</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>    <span class="comment">// do not mess with it.</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() != 2)</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span> </div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>    <a class="code hl_class" href="classllvm_1_1SmallVector.html">InstructionMappings</a> AltMappings;</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;GPRMapping = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>        <span class="comment">/*ID*/</span> 1, <span class="comment">/*Cost*/</span> 1,</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>        <a class="code hl_function" href="classllvm_1_1AArch64GenRegisterBankInfo.html#ac56aba025621eeb3a6511db00cb3ad6b">getCopyMapping</a>(AArch64::GPRRegBankID, AArch64::GPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>        <span class="comment">/*NumOperands*/</span> 2);</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;FPRMapping = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>        <span class="comment">/*ID*/</span> 2, <span class="comment">/*Cost*/</span> 1,</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>        <a class="code hl_function" href="classllvm_1_1AArch64GenRegisterBankInfo.html#ac56aba025621eeb3a6511db00cb3ad6b">getCopyMapping</a>(AArch64::FPRRegBankID, AArch64::FPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>        <span class="comment">/*NumOperands*/</span> 2);</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;GPRToFPRMapping = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>        <span class="comment">/*ID*/</span> 3,</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>        <span class="comment">/*Cost*/</span> <a class="code hl_function" href="classllvm_1_1AArch64RegisterBankInfo.html#ac00671458a7620360e55079d120c222d">copyCost</a>(AArch64::GPRRegBank, AArch64::FPRRegBank, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>        <a class="code hl_function" href="classllvm_1_1AArch64GenRegisterBankInfo.html#ac56aba025621eeb3a6511db00cb3ad6b">getCopyMapping</a>(AArch64::FPRRegBankID, AArch64::GPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>        <span class="comment">/*NumOperands*/</span> 2);</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;FPRToGPRMapping = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>        <span class="comment">/*ID*/</span> 3,</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>        <span class="comment">/*Cost*/</span> <a class="code hl_function" href="classllvm_1_1AArch64RegisterBankInfo.html#ac00671458a7620360e55079d120c222d">copyCost</a>(AArch64::GPRRegBank, AArch64::FPRRegBank, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>        <a class="code hl_function" href="classllvm_1_1AArch64GenRegisterBankInfo.html#ac56aba025621eeb3a6511db00cb3ad6b">getCopyMapping</a>(AArch64::GPRRegBankID, AArch64::FPRRegBankID, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>        <span class="comment">/*NumOperands*/</span> 2);</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span> </div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>    AltMappings.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;GPRMapping);</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>    AltMappings.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;FPRMapping);</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>    AltMappings.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;GPRToFPRMapping);</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>    AltMappings.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;FPRToGPRMapping);</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>    <span class="keywordflow">return</span> AltMappings;</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>  }</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>  <span class="keywordflow">case</span> TargetOpcode::G_LOAD: {</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> != 64)</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span> </div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>    <span class="comment">// If the instruction has any implicit-defs or uses,</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>    <span class="comment">// do not mess with it.</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() != 2)</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span> </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>    <a class="code hl_class" href="classllvm_1_1SmallVector.html">InstructionMappings</a> AltMappings;</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;GPRMapping = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>        <span class="comment">/*ID*/</span> 1, <span class="comment">/*Cost*/</span> 1,</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>        <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({<a class="code hl_function" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a3d95a6c054e4d79925414c8f3424f174">getValueMapping</a>(<a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947">PMI_FirstGPR</a>, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>                            <span class="comment">// Addresses are GPR 64-bit.</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>                            <a class="code hl_function" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a3d95a6c054e4d79925414c8f3424f174">getValueMapping</a>(<a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947">PMI_FirstGPR</a>, 64)}),</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>        <span class="comment">/*NumOperands*/</span> 2);</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;FPRMapping = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>        <span class="comment">/*ID*/</span> 2, <span class="comment">/*Cost*/</span> 1,</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>        <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({<a class="code hl_function" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a3d95a6c054e4d79925414c8f3424f174">getValueMapping</a>(<a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>                            <span class="comment">// Addresses are GPR 64-bit.</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>                            <a class="code hl_function" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a3d95a6c054e4d79925414c8f3424f174">getValueMapping</a>(<a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947">PMI_FirstGPR</a>, 64)}),</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>        <span class="comment">/*NumOperands*/</span> 2);</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span> </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>    AltMappings.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;GPRMapping);</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>    AltMappings.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;FPRMapping);</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>    <span class="keywordflow">return</span> AltMappings;</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>  }</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>  }</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a104c33de0485a9518a9cae99b7023c84">RegisterBankInfo::getInstrAlternativeMappings</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>}</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span> </div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="keywordtype">void</span> AArch64RegisterBankInfo::applyMappingImpl(</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>    <span class="keyword">const</span> OperandsMapper &amp;OpdMapper)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>  <span class="keywordflow">switch</span> (OpdMapper.getMI().getOpcode()) {</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>  <span class="keywordflow">case</span> TargetOpcode::G_OR:</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>  <span class="keywordflow">case</span> TargetOpcode::G_BITCAST:</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>  <span class="keywordflow">case</span> TargetOpcode::G_LOAD:</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>    <span class="comment">// Those ID must match getInstrAlternativeMappings.</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((OpdMapper.getInstrMapping().getID() &gt;= 1 &amp;&amp;</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>            OpdMapper.getInstrMapping().getID() &lt;= 4) &amp;&amp;</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>           <span class="stringliteral">&quot;Don&#39;t know how to handle that ID&quot;</span>);</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(OpdMapper);</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Don&#39;t know how to handle that operation&quot;</span>);</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>  }</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>}</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="comment"></span> </div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment">/// Returns whether opcode \p Opc is a pre-isel generic floating-point opcode,</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment">/// having only floating-point operands.</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="AArch64RegisterBankInfo_8cpp.html#a6eb6327390a42d7bd1efb4b4631c120b">  387</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AArch64RegisterBankInfo_8cpp.html#a6eb6327390a42d7bd1efb4b4631c120b">isPreISelGenericFloatingPointOpcode</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>  <span class="keywordflow">case</span> TargetOpcode::G_FADD:</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>  <span class="keywordflow">case</span> TargetOpcode::G_FSUB:</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>  <span class="keywordflow">case</span> TargetOpcode::G_FMUL:</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>  <span class="keywordflow">case</span> TargetOpcode::G_FMA:</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>  <span class="keywordflow">case</span> TargetOpcode::G_FDIV:</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>  <span class="keywordflow">case</span> TargetOpcode::G_FCONSTANT:</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>  <span class="keywordflow">case</span> TargetOpcode::G_FPEXT:</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>  <span class="keywordflow">case</span> TargetOpcode::G_FPTRUNC:</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>  <span class="keywordflow">case</span> TargetOpcode::G_FCEIL:</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>  <span class="keywordflow">case</span> TargetOpcode::G_FFLOOR:</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>  <span class="keywordflow">case</span> TargetOpcode::G_FNEARBYINT:</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>  <span class="keywordflow">case</span> TargetOpcode::G_FNEG:</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>  <span class="keywordflow">case</span> TargetOpcode::G_FCOS:</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>  <span class="keywordflow">case</span> TargetOpcode::G_FSIN:</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>  <span class="keywordflow">case</span> TargetOpcode::G_FLOG10:</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>  <span class="keywordflow">case</span> TargetOpcode::G_FLOG:</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>  <span class="keywordflow">case</span> TargetOpcode::G_FLOG2:</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>  <span class="keywordflow">case</span> TargetOpcode::G_FSQRT:</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>  <span class="keywordflow">case</span> TargetOpcode::G_FABS:</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>  <span class="keywordflow">case</span> TargetOpcode::G_FEXP:</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>  <span class="keywordflow">case</span> TargetOpcode::G_FRINT:</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>  <span class="keywordflow">case</span> TargetOpcode::G_INTRINSIC_TRUNC:</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>  <span class="keywordflow">case</span> TargetOpcode::G_INTRINSIC_ROUND:</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>  }</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>}</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span> </div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>AArch64RegisterBankInfo::getSameKindOfOperandsMapping(</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Opc = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span> </div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>  <span class="keywordtype">unsigned</span> NumOperands = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands();</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NumOperands &lt;= 3 &amp;&amp;</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>         <span class="stringliteral">&quot;This code is for instructions with 3 or less operands&quot;</span>);</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span> </div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg());</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = Ty.<a class="code hl_function" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>  <span class="keywordtype">bool</span> IsFPR = Ty.<a class="code hl_function" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() || <a class="code hl_function" href="AArch64RegisterBankInfo_8cpp.html#a6eb6327390a42d7bd1efb4b4631c120b">isPreISelGenericFloatingPointOpcode</a>(Opc);</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span> </div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>  <a class="code hl_enumeration" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9">PartialMappingIdx</a> RBIdx = IsFPR ? <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a> : <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947">PMI_FirstGPR</a>;</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span> </div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>  <span class="comment">// Make sure all the operands are using similar size and type.</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>  <span class="comment">// Should probably be checked by the machine verifier.</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>  <span class="comment">// This code won&#39;t catch cases where the number of lanes is</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>  <span class="comment">// different between the operands.</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>  <span class="comment">// If we want to go to that level of details, it is probably</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>  <span class="comment">// best to check that the types are the same, period.</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>  <span class="comment">// Currently, we just check that the register banks are the same</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>  <span class="comment">// for each types.</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> = 1; <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> != NumOperands; ++<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>) {</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> OpTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>).getReg());</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>        <a class="code hl_function" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a82f50f4b78cf4e28509aeefebdc986e5">AArch64GenRegisterBankInfo::getRegBankBaseIdxOffset</a>(</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>            RBIdx, OpTy.<a class="code hl_function" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>()) ==</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>            <a class="code hl_function" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a82f50f4b78cf4e28509aeefebdc986e5">AArch64GenRegisterBankInfo::getRegBankBaseIdxOffset</a>(RBIdx, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>) &amp;&amp;</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>        <span class="stringliteral">&quot;Operand has incompatible size&quot;</span>);</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>    <span class="keywordtype">bool</span> OpIsFPR = OpTy.<a class="code hl_function" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() || <a class="code hl_function" href="AArch64RegisterBankInfo_8cpp.html#a6eb6327390a42d7bd1efb4b4631c120b">isPreISelGenericFloatingPointOpcode</a>(Opc);</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>    (void)OpIsFPR;</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(IsFPR == OpIsFPR &amp;&amp; <span class="stringliteral">&quot;Operand has incompatible type&quot;</span>);</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>  }</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="preprocessor">#endif </span><span class="comment">// End NDEBUG.</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span> </div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(<a class="code hl_variable" href="classllvm_1_1RegisterBankInfo.html#abe7d332de484fcc6cdc4c2a5e7bdd31b">DefaultMappingID</a>, 1,</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>                               <a class="code hl_function" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a3d95a6c054e4d79925414c8f3424f174">getValueMapping</a>(RBIdx, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>), NumOperands);</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>}</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span> </div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="keywordtype">bool</span> AArch64RegisterBankInfo::hasFPConstraints(</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>  <span class="keywordtype">unsigned</span> <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span> </div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>  <span class="comment">// Do we have an explicit floating point instruction?</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64RegisterBankInfo_8cpp.html#a6eb6327390a42d7bd1efb4b4631c120b">isPreISelGenericFloatingPointOpcode</a>(Op))</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span> </div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>  <span class="comment">// No. Check if we have a copy-like instruction. If we do, then we could</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>  <span class="comment">// still be fed by floating point instructions.</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>  <span class="keywordflow">if</span> (Op != TargetOpcode::COPY &amp;&amp; !<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isPHI())</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span> </div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>  <span class="comment">// MI is copy-like. Return true if it outputs an FPR.</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) ==</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>         &amp;AArch64::FPRRegBank;</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>}</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span> </div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="keywordtype">bool</span> AArch64RegisterBankInfo::onlyUsesFP(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>                                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>                                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) {</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>  <span class="keywordflow">case</span> TargetOpcode::G_FPTOSI:</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>  <span class="keywordflow">case</span> TargetOpcode::G_FPTOUI:</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>  <span class="keywordflow">case</span> TargetOpcode::G_FCMP:</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>  }</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>  <span class="keywordflow">return</span> hasFPConstraints(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>}</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span> </div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="keywordtype">bool</span> AArch64RegisterBankInfo::onlyDefinesFP(</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) {</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>  <span class="keywordflow">case</span> TargetOpcode::G_SITOFP:</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>  <span class="keywordflow">case</span> TargetOpcode::G_UITOFP:</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>  <span class="keywordflow">case</span> TargetOpcode::G_EXTRACT_VECTOR_ELT:</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>  <span class="keywordflow">case</span> TargetOpcode::G_INSERT_VECTOR_ELT:</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>  }</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>  <span class="keywordflow">return</span> hasFPConstraints(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>}</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span> </div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64RegisterBankInfo.html#ab3d2615f7c9c9159d1e883ba8dd8eab7">  509</a></span><a class="code hl_function" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a08b29851bd7d2ce50c53e87b9043532a">AArch64RegisterBankInfo::getInstrMapping</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Opc = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span> </div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>  <span class="comment">// Try the default logic for non-generic instructions that are either copies</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>  <span class="comment">// or already have some operands assigned to banks.</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>  <span class="keywordflow">if</span> ((Opc != TargetOpcode::COPY &amp;&amp; !<a class="code hl_function" href="namespacellvm.html#a2cdb63ce3baf9ea9a1f86aed27f40fe8">isPreISelGenericOpcode</a>(Opc)) ||</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>      Opc == TargetOpcode::G_PHI) {</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;Mapping =</div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>        <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#af5535a05921d5db8486cc4ce527b066f">getInstrMappingImpl</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>    <span class="keywordflow">if</span> (Mapping.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html#af484a43d5e4fa2ff1f1790d06f2ca94d">isValid</a>())</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>      <span class="keywordflow">return</span> Mapping;</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>  }</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span> </div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;STI = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>();</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = *STI.<a class="code hl_function" href="classllvm_1_1TargetSubtargetInfo.html#a43c530c830206ecf5ad3359364634c75">getRegisterInfo</a>();</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span> </div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>    <span class="comment">// G_{F|S|U}REM are not listed because they are not legal.</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>    <span class="comment">// Arithmetic ops.</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>  <span class="keywordflow">case</span> TargetOpcode::G_ADD:</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>  <span class="keywordflow">case</span> TargetOpcode::G_SUB:</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>  <span class="keywordflow">case</span> TargetOpcode::G_GEP:</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>  <span class="keywordflow">case</span> TargetOpcode::G_MUL:</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>  <span class="keywordflow">case</span> TargetOpcode::G_SDIV:</div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>  <span class="keywordflow">case</span> TargetOpcode::G_UDIV:</div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>    <span class="comment">// Bitwise ops.</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>  <span class="keywordflow">case</span> TargetOpcode::G_AND:</div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>  <span class="keywordflow">case</span> TargetOpcode::G_OR:</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>  <span class="keywordflow">case</span> TargetOpcode::G_XOR:</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>    <span class="comment">// Floating point ops.</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>  <span class="keywordflow">case</span> TargetOpcode::G_FADD:</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>  <span class="keywordflow">case</span> TargetOpcode::G_FSUB:</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>  <span class="keywordflow">case</span> TargetOpcode::G_FMUL:</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>  <span class="keywordflow">case</span> TargetOpcode::G_FDIV:</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>    <span class="keywordflow">return</span> getSameKindOfOperandsMapping(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>  <span class="keywordflow">case</span> TargetOpcode::G_FPEXT: {</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> DstTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg());</div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> SrcTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg());</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>        <a class="code hl_variable" href="classllvm_1_1RegisterBankInfo.html#abe7d332de484fcc6cdc4c2a5e7bdd31b">DefaultMappingID</a>, <span class="comment">/*Cost*/</span> 1,</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>        <a class="code hl_function" href="classllvm_1_1AArch64GenRegisterBankInfo.html#aa2c869b663eb82158eb929290dd29f67">getFPExtMapping</a>(DstTy.<a class="code hl_function" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>(), SrcTy.<a class="code hl_function" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>()),</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>        <span class="comment">/*NumOperands*/</span> 2);</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>  }</div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>    <span class="comment">// Shifts.</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>  <span class="keywordflow">case</span> TargetOpcode::G_SHL:</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>  <span class="keywordflow">case</span> TargetOpcode::G_LSHR:</div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>  <span class="keywordflow">case</span> TargetOpcode::G_ASHR: {</div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> ShiftAmtTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg());</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> SrcTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg());</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>    <span class="keywordflow">if</span> (ShiftAmtTy.<a class="code hl_function" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 64 &amp;&amp; SrcTy.<a class="code hl_function" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 32)</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(<a class="code hl_variable" href="classllvm_1_1RegisterBankInfo.html#abe7d332de484fcc6cdc4c2a5e7bdd31b">DefaultMappingID</a>, 1,</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>                                   &amp;<a class="code hl_variable" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5ea8db880449f17d7c5edc2abf2b66e0">ValMappings</a>[<a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaaa633b88dcc41c33fb9989f39237c1b8a">Shift64Imm</a>], 3);</div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>    <span class="keywordflow">return</span> getSameKindOfOperandsMapping(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>  }</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>  <span class="keywordflow">case</span> TargetOpcode::COPY: {</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>    <span class="keywordtype">unsigned</span> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>    <span class="keywordtype">unsigned</span> SrcReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>    <span class="comment">// Check if one of the register is not a generic register.</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>    <span class="keywordflow">if</span> ((<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">TargetRegisterInfo::isPhysicalRegister</a>(DstReg) ||</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>         !<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DstReg).isValid()) ||</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>        (<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">TargetRegisterInfo::isPhysicalRegister</a>(SrcReg) ||</div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>         !<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(SrcReg).isValid())) {</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstRB = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(DstReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *SrcRB = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(SrcReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>      <span class="keywordflow">if</span> (!DstRB)</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>        DstRB = SrcRB;</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!SrcRB)</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>        SrcRB = DstRB;</div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>      <span class="comment">// If both RB are null that means both registers are generic.</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>      <span class="comment">// We shouldn&#39;t be here.</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DstRB &amp;&amp; SrcRB &amp;&amp; <span class="stringliteral">&quot;Both RegBank were nullptr&quot;</span>);</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>      <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(DstReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>          <a class="code hl_variable" href="classllvm_1_1RegisterBankInfo.html#abe7d332de484fcc6cdc4c2a5e7bdd31b">DefaultMappingID</a>, <a class="code hl_function" href="classllvm_1_1AArch64RegisterBankInfo.html#ac00671458a7620360e55079d120c222d">copyCost</a>(*DstRB, *SrcRB, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>          <a class="code hl_function" href="classllvm_1_1AArch64GenRegisterBankInfo.html#ac56aba025621eeb3a6511db00cb3ad6b">getCopyMapping</a>(DstRB-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>(), SrcRB-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>(), <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>          <span class="comment">// We only care about the mapping of the destination.</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>          <span class="comment">/*NumOperands*/</span> 1);</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>    }</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>    <span class="comment">// Both registers are generic, use G_BITCAST.</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>    <a class="code hl_define" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>  }</div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>  <span class="keywordflow">case</span> TargetOpcode::G_BITCAST: {</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> DstTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg());</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> SrcTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg());</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = DstTy.<a class="code hl_function" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>    <span class="keywordtype">bool</span> DstIsGPR = !DstTy.<a class="code hl_function" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() &amp;&amp; DstTy.<a class="code hl_function" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &lt;= 64;</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>    <span class="keywordtype">bool</span> SrcIsGPR = !SrcTy.<a class="code hl_function" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() &amp;&amp; SrcTy.<a class="code hl_function" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &lt;= 64;</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;DstRB =</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>        DstIsGPR ? AArch64::GPRRegBank : AArch64::FPRRegBank;</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;SrcRB =</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>        SrcIsGPR ? AArch64::GPRRegBank : AArch64::FPRRegBank;</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>        <a class="code hl_variable" href="classllvm_1_1RegisterBankInfo.html#abe7d332de484fcc6cdc4c2a5e7bdd31b">DefaultMappingID</a>, <a class="code hl_function" href="classllvm_1_1AArch64RegisterBankInfo.html#ac00671458a7620360e55079d120c222d">copyCost</a>(DstRB, SrcRB, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>        <a class="code hl_function" href="classllvm_1_1AArch64GenRegisterBankInfo.html#ac56aba025621eeb3a6511db00cb3ad6b">getCopyMapping</a>(DstRB.<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>(), SrcRB.<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>(), <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>        <span class="comment">// We only care about the mapping of the destination for COPY.</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>        <span class="comment">/*NumOperands*/</span> Opc == TargetOpcode::G_BITCAST ? 2 : 1);</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>  }</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>  }</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span> </div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>  <span class="keywordtype">unsigned</span> NumOperands = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands();</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span> </div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>  <span class="comment">// Track the size and bank of each register.  We don&#39;t do partial mappings.</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 4&gt;</a> OpSize(NumOperands);</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;PartialMappingIdx, 4&gt;</a> OpRegBankIdx(NumOperands);</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> = 0; <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> &lt; NumOperands; ++<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>) {</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>    <span class="keyword">auto</span> &amp;MO = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>);</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>    <span class="keywordflow">if</span> (!MO.isReg() || !MO.getReg())</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span> </div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(MO.getReg());</div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>    OpSize[<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>] = Ty.<a class="code hl_function" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span> </div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>    <span class="comment">// As a top-level guess, vectors go in FPRs, scalars and pointers in GPRs.</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>    <span class="comment">// For floating-point instructions, scalars go in FPRs.</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>    <span class="keywordflow">if</span> (Ty.<a class="code hl_function" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() || <a class="code hl_function" href="AArch64RegisterBankInfo_8cpp.html#a6eb6327390a42d7bd1efb4b4631c120b">isPreISelGenericFloatingPointOpcode</a>(Opc) ||</div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>        Ty.<a class="code hl_function" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &gt; 64)</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>      OpRegBankIdx[<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>] = <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>;</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>      OpRegBankIdx[<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>] = <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947">PMI_FirstGPR</a>;</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>  }</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span> </div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>  <span class="keywordtype">unsigned</span> Cost = 1;</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>  <span class="comment">// Some of the floating-point instructions have mixed GPR and FPR operands:</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>  <span class="comment">// fine-tune the computed mapping.</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>  <span class="keywordflow">case</span> TargetOpcode::G_SITOFP:</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>  <span class="keywordflow">case</span> TargetOpcode::G_UITOFP:</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).isVector())</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>    OpRegBankIdx = {<a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>, <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947">PMI_FirstGPR</a>};</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>  <span class="keywordflow">case</span> TargetOpcode::G_FPTOSI:</div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>  <span class="keywordflow">case</span> TargetOpcode::G_FPTOUI:</div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).isVector())</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>    OpRegBankIdx = {<a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947">PMI_FirstGPR</a>, <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>};</div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>  <span class="keywordflow">case</span> TargetOpcode::G_FCMP:</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>    OpRegBankIdx = {<a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947">PMI_FirstGPR</a>,</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>                    <span class="comment">/* Predicate */</span> <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9ada6aa4fc496e081101afcb7ca2c8a373">PMI_None</a>, <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>, <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>};</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>  <span class="keywordflow">case</span> TargetOpcode::G_BITCAST:</div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>    <span class="comment">// This is going to be a cross register bank copy and this is expensive.</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>    <span class="keywordflow">if</span> (OpRegBankIdx[0] != OpRegBankIdx[1])</div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>      Cost = <a class="code hl_function" href="classllvm_1_1AArch64RegisterBankInfo.html#ac00671458a7620360e55079d120c222d">copyCost</a>(</div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>          *<a class="code hl_variable" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a3409710ebedaf53716f1d839ac91abe2">AArch64GenRegisterBankInfo::PartMappings</a>[OpRegBankIdx[0]].RegBank,</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>          *<a class="code hl_variable" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a3409710ebedaf53716f1d839ac91abe2">AArch64GenRegisterBankInfo::PartMappings</a>[OpRegBankIdx[1]].RegBank,</div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>          OpSize[0]);</div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>  <span class="keywordflow">case</span> TargetOpcode::G_LOAD:</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>    <span class="comment">// Loading in vector unit is slightly more expensive.</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>    <span class="comment">// This is actually only true for the LD1R and co instructions,</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>    <span class="comment">// but anyway for the fast mode this number does not matter and</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>    <span class="comment">// for the greedy mode the cost of the cross bank copy will</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>    <span class="comment">// offset this number.</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>    <span class="comment">// FIXME: Should be derived from the scheduling model.</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>    <span class="keywordflow">if</span> (OpRegBankIdx[0] != <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947">PMI_FirstGPR</a>)</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>      Cost = 2;</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>      <span class="comment">// Check if that load feeds fp instructions.</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>      <span class="comment">// In that case, we want the default mapping to be on FPR</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>      <span class="comment">// instead of blind map every scalar to GPR.</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>      <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a> :</div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span>           <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.use_instructions(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg())) {</div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>        <span class="comment">// If we have at least one direct use in a FP instruction,</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>        <span class="comment">// assume this was a floating point load in the IR.</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>        <span class="comment">// If it was not, we would have had a bitcast before</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>        <span class="comment">// reaching that instruction.</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>        <span class="keywordflow">if</span> (onlyUsesFP(<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)) {</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>          OpRegBankIdx[0] = <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>;</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>        }</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>      }</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>  <span class="keywordflow">case</span> TargetOpcode::G_STORE:</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>    <span class="comment">// Check if that store is fed by fp instructions.</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>    <span class="keywordflow">if</span> (OpRegBankIdx[0] == <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947">PMI_FirstGPR</a>) {</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>      <span class="keywordtype">unsigned</span> VReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>      <span class="keywordflow">if</span> (!VReg)</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>      <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(VReg);</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>      <span class="keywordflow">if</span> (onlyDefinesFP(*<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>))</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>        OpRegBankIdx[0] = <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>;</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>    }</div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>  <span class="keywordflow">case</span> TargetOpcode::G_SELECT: {</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>    <span class="comment">// If the destination is FPR, preserve that.</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>    <span class="keywordflow">if</span> (OpRegBankIdx[0] != <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947">PMI_FirstGPR</a>)</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span> </div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>    <span class="comment">// If we&#39;re taking in vectors, we have no choice but to put everything on</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>    <span class="comment">// FPRs.</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> SrcTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg());</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>    <span class="keywordflow">if</span> (SrcTy.<a class="code hl_function" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>()) {</div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> = 0; <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> &lt; 4; ++<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>)</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>        OpRegBankIdx[<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>] = <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>;</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>    }</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span> </div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span>    <span class="comment">// Try to minimize the number of copies. If we have more floating point</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>    <span class="comment">// constrained values than not, then we&#39;ll put everything on FPR. Otherwise,</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>    <span class="comment">// everything has to be on GPR.</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>    <span class="keywordtype">unsigned</span> NumFP = 0;</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span> </div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>    <span class="comment">// Check if the uses of the result always produce floating point values.</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>    <span class="comment">//</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>    <span class="comment">// For example:</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>    <span class="comment">//</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span>    <span class="comment">// %z = G_SELECT %cond %x %y</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>    <span class="comment">// fpr = G_FOO %z ...</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">any_of</a>(</div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>            <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.use_instructions(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()),</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>            [&amp;](<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) { return onlyUsesFP(MI, MRI, TRI); }))</div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>      ++NumFP;</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span> </div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>    <span class="comment">// Check if the defs of the source values always produce floating point</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>    <span class="comment">// values.</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>    <span class="comment">//</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>    <span class="comment">// For example:</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>    <span class="comment">//</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>    <span class="comment">// %x = G_SOMETHING_ALWAYS_FLOAT %a ...</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>    <span class="comment">// %z = G_SELECT %cond %x %y</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>    <span class="comment">//</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>    <span class="comment">// Also check whether or not the sources have already been decided to be</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>    <span class="comment">// FPR. Keep track of this.</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>    <span class="comment">//</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>    <span class="comment">// This doesn&#39;t check the condition, since it&#39;s just whatever is in NZCV.</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>    <span class="comment">// This isn&#39;t passed explicitly in a register to fcsel/csel.</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> = 2; <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> &lt; 4; ++<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>) {</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>      <span class="keywordtype">unsigned</span> VReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>).getReg();</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>      <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(VReg);</div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>      <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(VReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) == &amp;AArch64::FPRRegBank ||</div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>          onlyDefinesFP(*<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>))</div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>        ++NumFP;</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>    }</div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span> </div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>    <span class="comment">// If we have more FP constraints than not, then move everything over to</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>    <span class="comment">// FPR.</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>    <span class="keywordflow">if</span> (NumFP &gt;= 2)</div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> = 0; <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> &lt; 4; ++<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>)</div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>        OpRegBankIdx[<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>] = <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>;</div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span> </div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>  }</div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>  <span class="keywordflow">case</span> TargetOpcode::G_UNMERGE_VALUES: {</div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>    <span class="comment">// If the first operand belongs to a FPR register bank, then make sure that</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>    <span class="comment">// we preserve that.</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>    <span class="keywordflow">if</span> (OpRegBankIdx[0] != <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947">PMI_FirstGPR</a>)</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span> </div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> SrcTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands()-1).getReg());</div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>    <span class="comment">// UNMERGE into scalars from a vector should always use FPR.</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>    <span class="comment">// Likewise if any of the uses are FP instructions.</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>    <span class="keywordflow">if</span> (SrcTy.<a class="code hl_function" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() ||</div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>        <a class="code hl_function" href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">any_of</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.use_instructions(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()),</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>               [&amp;](<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) { return onlyUsesFP(MI, MRI, TRI); })) {</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>      <span class="comment">// Set the register bank of every operand to FPR.</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> = 0, NumOperands = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands();</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>           <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> &lt; NumOperands; ++<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>)</div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>        OpRegBankIdx[<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>] = <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>;</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>    }</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>  }</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>  <span class="keywordflow">case</span> TargetOpcode::G_EXTRACT_VECTOR_ELT:</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>    <span class="comment">// Destination and source need to be FPRs.</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>    OpRegBankIdx[0] = <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>;</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>    OpRegBankIdx[1] = <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>;</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span> </div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>    <span class="comment">// Index needs to be a GPR.</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>    OpRegBankIdx[2] = <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947">PMI_FirstGPR</a>;</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span>  <span class="keywordflow">case</span> TargetOpcode::G_INSERT_VECTOR_ELT:</div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>    OpRegBankIdx[0] = <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>;</div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>    OpRegBankIdx[1] = <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>;</div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span> </div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>    <span class="comment">// The element may be either a GPR or FPR. Preserve that behaviour.</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) == &amp;AArch64::FPRRegBank)</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>      OpRegBankIdx[2] = <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>;</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>      OpRegBankIdx[2] = <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947">PMI_FirstGPR</a>;</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span> </div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>    <span class="comment">// Index needs to be a GPR.</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>    OpRegBankIdx[3] = <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947">PMI_FirstGPR</a>;</div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span>  <span class="keywordflow">case</span> TargetOpcode::G_BUILD_VECTOR:</div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>    <span class="comment">// If the first source operand belongs to a FPR register bank, then make</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>    <span class="comment">// sure that we preserve that.</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span>    <span class="keywordflow">if</span> (OpRegBankIdx[1] != <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947">PMI_FirstGPR</a>)</div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>    <span class="keywordtype">unsigned</span> VReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>    <span class="keywordflow">if</span> (!VReg)</div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span> </div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>    <span class="comment">// Get the instruction that defined the source operand reg, and check if</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>    <span class="comment">// it&#39;s a floating point operation. Or, if it&#39;s a type like s16 which</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>    <span class="comment">// doesn&#39;t have a exact size gpr register class.</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(VReg);</div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>    <span class="keywordtype">unsigned</span> DefOpc = <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> SrcTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(VReg);</div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AArch64RegisterBankInfo_8cpp.html#a6eb6327390a42d7bd1efb4b4631c120b">isPreISelGenericFloatingPointOpcode</a>(DefOpc) ||</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span>        SrcTy.<a class="code hl_function" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &lt; 32) {</div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>      <span class="comment">// Have a floating point op.</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>      <span class="comment">// Make sure every operand gets mapped to a FPR register class.</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>      <span class="keywordtype">unsigned</span> NumOperands = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands();</div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span>      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> = 0; <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> &lt; NumOperands; ++<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>)</div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span>        OpRegBankIdx[<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>] = <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>;</div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>    }</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>  }</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span> </div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>  <span class="comment">// Finally construct the computed mapping.</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;const ValueMapping *, 8&gt;</a> OpdsMapping(NumOperands);</div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> = 0; <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> &lt; NumOperands; ++<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>) {</div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>).isReg() &amp;&amp; <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>).getReg()) {</div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>      <span class="keyword">auto</span> Mapping = <a class="code hl_function" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a3d95a6c054e4d79925414c8f3424f174">getValueMapping</a>(OpRegBankIdx[<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>], OpSize[<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>]);</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span>      <span class="keywordflow">if</span> (!Mapping-&gt;isValid())</div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>        <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a640c554d91abd68270b79cdef71b99a2">getInvalidInstructionMapping</a>();</div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span> </div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>      OpdsMapping[<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>] = Mapping;</div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>    }</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>  }</div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span> </div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a>(<a class="code hl_variable" href="classllvm_1_1RegisterBankInfo.html#abe7d332de484fcc6cdc4c2a5e7bdd31b">DefaultMappingID</a>, Cost,</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>                               <a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(OpdsMapping), NumOperands);</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>}</div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_a6cf2f8996b1e9aaf2d7a435aaa62382f"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a></div><div class="ttdeci">MachineInstrBuilder &amp; UseMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00092">AArch64ExpandPseudoInsts.cpp:92</a></div></div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_ad3ece0ac2421637044624c9b01c42466"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a></div><div class="ttdeci">MachineInstrBuilder MachineInstrBuilder &amp; DefMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00093">AArch64ExpandPseudoInsts.cpp:93</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8h_html"><div class="ttname"><a href="AArch64InstrInfo_8h.html">AArch64InstrInfo.h</a></div></div>
<div class="ttc" id="aAArch64RegisterBankInfo_8cpp_html_a1082f58d2ba0dc63586bb64672ce70ed"><div class="ttname"><a href="AArch64RegisterBankInfo_8cpp.html#a1082f58d2ba0dc63586bb64672ce70ed">CHECK_VALUEMAP</a></div><div class="ttdeci">#define CHECK_VALUEMAP(RBName, Size)</div></div>
<div class="ttc" id="aAArch64RegisterBankInfo_8cpp_html_a34ab22f7d8d6c0e402b18475af142aa8"><div class="ttname"><a href="AArch64RegisterBankInfo_8cpp.html#a34ab22f7d8d6c0e402b18475af142aa8">CHECK_VALUEMAP_3OPS</a></div><div class="ttdeci">#define CHECK_VALUEMAP_3OPS(RBName, Size)</div></div>
<div class="ttc" id="aAArch64RegisterBankInfo_8cpp_html_a6eb6327390a42d7bd1efb4b4631c120b"><div class="ttname"><a href="AArch64RegisterBankInfo_8cpp.html#a6eb6327390a42d7bd1efb4b4631c120b">isPreISelGenericFloatingPointOpcode</a></div><div class="ttdeci">static bool isPreISelGenericFloatingPointOpcode(unsigned Opc)</div><div class="ttdoc">Returns whether opcode Opc is a pre-isel generic floating-point opcode, having only floating-point op...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8cpp_source.html#l00387">AArch64RegisterBankInfo.cpp:387</a></div></div>
<div class="ttc" id="aAArch64RegisterBankInfo_8cpp_html_a7ee08f92cb230b0868894e79f73d0826"><div class="ttname"><a href="AArch64RegisterBankInfo_8cpp.html#a7ee08f92cb230b0868894e79f73d0826">CHECK_PARTIALMAP</a></div><div class="ttdeci">#define CHECK_PARTIALMAP(Idx, ValStartIdx, ValLength, RB)</div></div>
<div class="ttc" id="aAArch64RegisterBankInfo_8cpp_html_a9eb5f0fd303482e35fa61ddecf7d8c91"><div class="ttname"><a href="AArch64RegisterBankInfo_8cpp.html#a9eb5f0fd303482e35fa61ddecf7d8c91">CHECK_VALUEMAP_CROSSREGCPY</a></div><div class="ttdeci">#define CHECK_VALUEMAP_CROSSREGCPY(RBNameDst, RBNameSrc, Size)</div></div>
<div class="ttc" id="aAArch64RegisterBankInfo_8cpp_html_ac078ca3a2ab72240bc9925d17c35d2f5"><div class="ttname"><a href="AArch64RegisterBankInfo_8cpp.html#ac078ca3a2ab72240bc9925d17c35d2f5">CHECK_VALUEMAP_FPEXT</a></div><div class="ttdeci">#define CHECK_VALUEMAP_FPEXT(DstSize, SrcSize)</div></div>
<div class="ttc" id="aAArch64RegisterBankInfo_8h_html"><div class="ttname"><a href="AArch64RegisterBankInfo_8h.html">AArch64RegisterBankInfo.h</a></div><div class="ttdoc">This file declares the targeting of the RegisterBankInfo class for AArch64.</div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a11d755651840a5529d15260aacde92f3"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a3545a9491d4dcf823feb79f6eb37e3ee"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a></div><div class="ttdeci">static GCRegistry::Add&lt; ErlangGC &gt; A(&quot;erlang&quot;, &quot;erlang-compatible garbage collector&quot;)</div></div>
<div class="ttc" id="aCompiler_8h_html_a9579881de06b1560d242d15171ca1b86"><div class="ttname"><a href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a></div><div class="ttdeci">#define LLVM_FALLTHROUGH</div><div class="ttdoc">LLVM_FALLTHROUGH - Mark fallthrough cases in switch statements.</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00250">Compiler.h:250</a></div></div>
<div class="ttc" id="aDeadArgumentElimination_8cpp_html_a39a491a969849f634027f20be70a5c57"><div class="ttname"><a href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a></div><div class="ttdeci">Returns the sub type a function will return at a given Idx Should correspond to the result type of an ExtractValue instruction executed with just that one unsigned Idx</div><div class="ttdef"><b>Definition:</b> <a href="DeadArgumentElimination_8cpp_source.html#l00342">DeadArgumentElimination.cpp:342</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00091">IRTranslator.cpp:91</a></div></div>
<div class="ttc" id="aLowLevelType_8h_html"><div class="ttname"><a href="LowLevelType_8h.html">LowLevelType.h</a></div></div>
<div class="ttc" id="aMachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="aMachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="aMachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="aMachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l00978">MachineSink.cpp:978</a></div></div>
<div class="ttc" id="aPPCCTRLoops_8cpp_html_a593cc2f204f7b2edc16ee222c37c3196"><div class="ttname"><a href="PPCCTRLoops_8cpp.html#a593cc2f204f7b2edc16ee222c37c3196">verify</a></div><div class="ttdeci">ppc ctr loops verify</div><div class="ttdef"><b>Definition:</b> <a href="PPCCTRLoops_8cpp_source.html#l00104">PPCCTRLoops.cpp:104</a></div></div>
<div class="ttc" id="aPPCISelLowering_8cpp_html_a587c39adeaa08f2c374d7bc55731513a"><div class="ttname"><a href="PPCISelLowering_8cpp.html#a587c39adeaa08f2c374d7bc55731513a">FPR</a></div><div class="ttdeci">static const MCPhysReg FPR[]</div><div class="ttdoc">FPR - The set of FP registers that should be allocated for arguments, on Darwin.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l03240">PPCISelLowering.cpp:3240</a></div></div>
<div class="ttc" id="aProfile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="aRegisterBankInfo_8h_html"><div class="ttname"><a href="RegisterBankInfo_8h.html">RegisterBankInfo.h</a></div></div>
<div class="ttc" id="aRegisterBank_8h_html"><div class="ttname"><a href="RegisterBank_8h.html">RegisterBank.h</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aSmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="aTargetOpcodes_8h_html"><div class="ttname"><a href="TargetOpcodes_8h.html">TargetOpcodes.h</a></div></div>
<div class="ttc" id="aTargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="aTargetSubtargetInfo_8h_html"><div class="ttname"><a href="TargetSubtargetInfo_8h.html">TargetSubtargetInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00025">AArch64RegisterBankInfo.h:25</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9">llvm::AArch64GenRegisterBankInfo::PartialMappingIdx</a></div><div class="ttdeci">PartialMappingIdx</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00027">AArch64RegisterBankInfo.h:27</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9a0b8bca96f9b583cbfaf7448edc60ef89"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a0b8bca96f9b583cbfaf7448edc60ef89">llvm::AArch64GenRegisterBankInfo::PMI_FPR64</a></div><div class="ttdeci">@ PMI_FPR64</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00031">AArch64RegisterBankInfo.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9a15443bb0e40040577432ba71db504125"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a15443bb0e40040577432ba71db504125">llvm::AArch64GenRegisterBankInfo::PMI_GPR64</a></div><div class="ttdeci">@ PMI_GPR64</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00036">AArch64RegisterBankInfo.h:36</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9a3affacb0ea6b477fc5b6a5331ae1a0dc"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a3affacb0ea6b477fc5b6a5331ae1a0dc">llvm::AArch64GenRegisterBankInfo::PMI_GPR32</a></div><div class="ttdeci">@ PMI_GPR32</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00035">AArch64RegisterBankInfo.h:35</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">llvm::AArch64GenRegisterBankInfo::PMI_FirstFPR</a></div><div class="ttdeci">@ PMI_FirstFPR</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00039">AArch64RegisterBankInfo.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9a57ade2e8c7009c5b3daa35e6373c2dea"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a57ade2e8c7009c5b3daa35e6373c2dea">llvm::AArch64GenRegisterBankInfo::PMI_FPR32</a></div><div class="ttdeci">@ PMI_FPR32</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00030">AArch64RegisterBankInfo.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947">llvm::AArch64GenRegisterBankInfo::PMI_FirstGPR</a></div><div class="ttdeci">@ PMI_FirstGPR</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00037">AArch64RegisterBankInfo.h:37</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9a74b3fe0416b1909c5f09e250e80e4443"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a74b3fe0416b1909c5f09e250e80e4443">llvm::AArch64GenRegisterBankInfo::PMI_FPR128</a></div><div class="ttdeci">@ PMI_FPR128</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00032">AArch64RegisterBankInfo.h:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9a7d0f4c1015d1380e8813dd5b6a07d5be"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a7d0f4c1015d1380e8813dd5b6a07d5be">llvm::AArch64GenRegisterBankInfo::PMI_FPR16</a></div><div class="ttdeci">@ PMI_FPR16</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00029">AArch64RegisterBankInfo.h:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9a9a036a733dc1c145a8f3607b799b87d8"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a9a036a733dc1c145a8f3607b799b87d8">llvm::AArch64GenRegisterBankInfo::PMI_FPR256</a></div><div class="ttdeci">@ PMI_FPR256</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00033">AArch64RegisterBankInfo.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9abd8d169cb7433122c1b4bfbbbe835b9a"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9abd8d169cb7433122c1b4bfbbbe835b9a">llvm::AArch64GenRegisterBankInfo::PMI_LastGPR</a></div><div class="ttdeci">@ PMI_LastGPR</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00038">AArch64RegisterBankInfo.h:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9ada6aa4fc496e081101afcb7ca2c8a373"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9ada6aa4fc496e081101afcb7ca2c8a373">llvm::AArch64GenRegisterBankInfo::PMI_None</a></div><div class="ttdeci">@ PMI_None</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00028">AArch64RegisterBankInfo.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9aebf52e13aa4d38c631d9e5376578b4b3"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9aebf52e13aa4d38c631d9e5376578b4b3">llvm::AArch64GenRegisterBankInfo::PMI_FPR512</a></div><div class="ttdeci">@ PMI_FPR512</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00034">AArch64RegisterBankInfo.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9af741e39026b897179f21ab69f6fd83ea"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9af741e39026b897179f21ab69f6fd83ea">llvm::AArch64GenRegisterBankInfo::PMI_LastFPR</a></div><div class="ttdeci">@ PMI_LastFPR</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00040">AArch64RegisterBankInfo.h:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a3409710ebedaf53716f1d839ac91abe2"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a3409710ebedaf53716f1d839ac91abe2">llvm::AArch64GenRegisterBankInfo::PartMappings</a></div><div class="ttdeci">static RegisterBankInfo::PartialMapping PartMappings[]</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00044">AArch64RegisterBankInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a3d95a6c054e4d79925414c8f3424f174"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a3d95a6c054e4d79925414c8f3424f174">llvm::AArch64GenRegisterBankInfo::getValueMapping</a></div><div class="ttdeci">static const RegisterBankInfo::ValueMapping * getValueMapping(PartialMappingIdx RBIdx, unsigned Size)</div><div class="ttdoc">Get the pointer to the ValueMapping representing the RegisterBank at RBIdx with a size of Size.</div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a5815052cc039d0e029b6aebf81614419"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5815052cc039d0e029b6aebf81614419">llvm::AArch64GenRegisterBankInfo::checkPartialMappingIdx</a></div><div class="ttdeci">static bool checkPartialMappingIdx(PartialMappingIdx FirstAlias, PartialMappingIdx LastAlias, ArrayRef&lt; PartialMappingIdx &gt; Order)</div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a5bc25a8a7793e62e97276637b1f5bfcaaa633b88dcc41c33fb9989f39237c1b8a"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaaa633b88dcc41c33fb9989f39237c1b8a">llvm::AArch64GenRegisterBankInfo::Shift64Imm</a></div><div class="ttdeci">@ Shift64Imm</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00061">AArch64RegisterBankInfo.h:60</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a5ea8db880449f17d7c5edc2abf2b66e0"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5ea8db880449f17d7c5edc2abf2b66e0">llvm::AArch64GenRegisterBankInfo::ValMappings</a></div><div class="ttdeci">static RegisterBankInfo::ValueMapping ValMappings[]</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00045">AArch64RegisterBankInfo.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a82f50f4b78cf4e28509aeefebdc986e5"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a82f50f4b78cf4e28509aeefebdc986e5">llvm::AArch64GenRegisterBankInfo::getRegBankBaseIdxOffset</a></div><div class="ttdeci">static unsigned getRegBankBaseIdxOffset(unsigned RBIdx, unsigned Size)</div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_aa2c869b663eb82158eb929290dd29f67"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#aa2c869b663eb82158eb929290dd29f67">llvm::AArch64GenRegisterBankInfo::getFPExtMapping</a></div><div class="ttdeci">static const RegisterBankInfo::ValueMapping * getFPExtMapping(unsigned DstSize, unsigned SrcSize)</div><div class="ttdoc">Get the instruction mapping for G_FPEXT.</div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_ac56aba025621eeb3a6511db00cb3ad6b"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#ac56aba025621eeb3a6511db00cb3ad6b">llvm::AArch64GenRegisterBankInfo::getCopyMapping</a></div><div class="ttdeci">static const RegisterBankInfo::ValueMapping * getCopyMapping(unsigned DstBankID, unsigned SrcBankID, unsigned Size)</div><div class="ttdoc">Get the pointer to the ValueMapping of the operands of a copy instruction from the SrcBankID register...</div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterBankInfo_html_a2f9a1738400308122ba6d45fa1b3545c"><div class="ttname"><a href="classllvm_1_1AArch64RegisterBankInfo.html#a2f9a1738400308122ba6d45fa1b3545c">llvm::AArch64RegisterBankInfo::getRegBankFromRegClass</a></div><div class="ttdeci">const RegisterBank &amp; getRegBankFromRegClass(const TargetRegisterClass &amp;RC) const override</div><div class="ttdoc">Get a register bank that covers RC.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8cpp_source.html#l00225">AArch64RegisterBankInfo.cpp:225</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterBankInfo_html_a3f4bf9736903f31820c978bdb1b6810f"><div class="ttname"><a href="classllvm_1_1AArch64RegisterBankInfo.html#a3f4bf9736903f31820c978bdb1b6810f">llvm::AArch64RegisterBankInfo::getInstrAlternativeMappings</a></div><div class="ttdeci">InstructionMappings getInstrAlternativeMappings(const MachineInstr &amp;MI) const override</div><div class="ttdoc">Get the alternative mappings for MI.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8cpp_source.html#l00268">AArch64RegisterBankInfo.cpp:268</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterBankInfo_html_a8c46e5a35a9df5b131a85976d8d70af0"><div class="ttname"><a href="classllvm_1_1AArch64RegisterBankInfo.html#a8c46e5a35a9df5b131a85976d8d70af0">llvm::AArch64RegisterBankInfo::AArch64RegisterBankInfo</a></div><div class="ttdeci">AArch64RegisterBankInfo(const TargetRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8cpp_source.html#l00039">AArch64RegisterBankInfo.cpp:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterBankInfo_html_ac00671458a7620360e55079d120c222d"><div class="ttname"><a href="classllvm_1_1AArch64RegisterBankInfo.html#ac00671458a7620360e55079d120c222d">llvm::AArch64RegisterBankInfo::copyCost</a></div><div class="ttdeci">unsigned copyCost(const RegisterBank &amp;A, const RegisterBank &amp;B, unsigned Size) const override</div><div class="ttdoc">Get the cost of a copy from B to A, or put differently, get the cost of A = COPY B.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8cpp_source.html#l00204">AArch64RegisterBankInfo.cpp:204</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_ad6731c7dd02dcf37c9fd46141a31bb42"><div class="ttname"><a href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">llvm::LLT::isVector</a></div><div class="ttdeci">bool isVector() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00095">LowLevelTypeImpl.h:95</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_aed5a9e2fb06e721479c6334077116c33"><div class="ttname"><a href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">llvm::LLT::getSizeInBits</a></div><div class="ttdeci">unsigned getSizeInBits() const</div><div class="ttdoc">Returns the total size of the type. Must only be called on sized types.</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00108">LowLevelTypeImpl.h:108</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00222">MachineFunction.h:222</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a3825368aca2bc1550d173660df4da6a6"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00464">MachineFunction.h:464</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a810234b6b3d223b7c74a4253fcc5ea5e"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00474">MachineFunction.h:474</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00064">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00427">MachineInstr.h:427</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_1_1InstructionMapping_html"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">llvm::RegisterBankInfo::InstructionMapping</a></div><div class="ttdoc">Helper class that represents how the value of an instruction may be mapped and what is the related co...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00187">RegisterBankInfo.h:187</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_1_1InstructionMapping_html_af484a43d5e4fa2ff1f1790d06f2ca94d"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html#af484a43d5e4fa2ff1f1790d06f2ca94d">llvm::RegisterBankInfo::InstructionMapping::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Check whether this object is valid.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00252">RegisterBankInfo.h:252</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_1_1OperandsMapper_html_a08b29851bd7d2ce50c53e87b9043532a"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a08b29851bd7d2ce50c53e87b9043532a">llvm::RegisterBankInfo::OperandsMapper::getInstrMapping</a></div><div class="ttdeci">const InstructionMapping &amp; getInstrMapping() const</div><div class="ttdoc">The final mapping of the instruction.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00330">RegisterBankInfo.h:330</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_a03400563b62282df90443c4893d1f0e9"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">llvm::RegisterBankInfo::getSizeInBits</a></div><div class="ttdeci">unsigned getSizeInBits(Register Reg, const MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI) const</div><div class="ttdoc">Get the size in bits of Reg.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00489">RegisterBankInfo.cpp:489</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_a104c33de0485a9518a9cae99b7023c84"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a104c33de0485a9518a9cae99b7023c84">llvm::RegisterBankInfo::getInstrAlternativeMappings</a></div><div class="ttdeci">virtual InstructionMappings getInstrAlternativeMappings(const MachineInstr &amp;MI) const</div><div class="ttdoc">Get the alternative mappings for MI.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00429">RegisterBankInfo.cpp:429</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_a5b7e84a2ea3cdb118f44543cdb33f670"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">llvm::RegisterBankInfo::getInstructionMapping</a></div><div class="ttdeci">const InstructionMapping &amp; getInstructionMapping(unsigned ID, unsigned Cost, const ValueMapping *OperandsMapping, unsigned NumOperands) const</div><div class="ttdoc">Method to get a uniquely generated InstructionMapping.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00524">RegisterBankInfo.h:524</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_a5c8b942e0a2e8ebef5a138c8d3c4462c"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">llvm::RegisterBankInfo::applyDefaultMapping</a></div><div class="ttdeci">static void applyDefaultMapping(const OperandsMapper &amp;OpdMapper)</div><div class="ttdoc">Helper method to apply something that is like the default mapping.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00434">RegisterBankInfo.cpp:434</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_a640c554d91abd68270b79cdef71b99a2"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a640c554d91abd68270b79cdef71b99a2">llvm::RegisterBankInfo::getInvalidInstructionMapping</a></div><div class="ttdeci">const InstructionMapping &amp; getInvalidInstructionMapping() const</div><div class="ttdoc">Method to get a uniquely generated invalid InstructionMapping.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00532">RegisterBankInfo.h:532</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_a763f1412a7100772aa0a6db69fdcec6f"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a763f1412a7100772aa0a6db69fdcec6f">llvm::RegisterBankInfo::copyCost</a></div><div class="ttdeci">virtual unsigned copyCost(const RegisterBank &amp;A, const RegisterBank &amp;B, unsigned Size) const</div><div class="ttdoc">Get the cost of a copy from B to A, or put differently, get the cost of A = COPY B.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00612">RegisterBankInfo.h:612</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_ab5092c9e3173624b66ddbec3e360101d"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">llvm::RegisterBankInfo::getRegBank</a></div><div class="ttdeci">RegisterBank &amp; getRegBank(unsigned ID)</div><div class="ttdoc">Get the register bank identified by ID.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00430">RegisterBankInfo.h:430</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_ab899ee374f95aa9e56c35eae354f8188"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">llvm::RegisterBankInfo::getOperandsMapping</a></div><div class="ttdeci">const ValueMapping * getOperandsMapping(Iterator Begin, Iterator End) const</div><div class="ttdoc">Get the uniquely generated array of ValueMapping for the elements of between Begin and End.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00327">RegisterBankInfo.cpp:327</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_abe7d332de484fcc6cdc4c2a5e7bdd31b"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#abe7d332de484fcc6cdc4c2a5e7bdd31b">llvm::RegisterBankInfo::DefaultMappingID</a></div><div class="ttdeci">static const unsigned DefaultMappingID</div><div class="ttdoc">Identifier used when the related instruction mapping instance is generated by target independent code...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00650">RegisterBankInfo.h:650</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_af5535a05921d5db8486cc4ce527b066f"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#af5535a05921d5db8486cc4ce527b066f">llvm::RegisterBankInfo::getInstrMappingImpl</a></div><div class="ttdeci">const InstructionMapping &amp; getInstrMappingImpl(const MachineInstr &amp;MI) const</div><div class="ttdoc">Try to get the mapping of MI.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00157">RegisterBankInfo.cpp:157</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBank_html"><div class="ttname"><a href="classllvm_1_1RegisterBank.html">llvm::RegisterBank</a></div><div class="ttdoc">This class implements the register bank concept.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00028">RegisterBank.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBank_html_a92cdfea40c9dcc4eacc9bf32ea03d50e"><div class="ttname"><a href="classllvm_1_1RegisterBank.html#a92cdfea40c9dcc4eacc9bf32ea03d50e">llvm::RegisterBank::getSize</a></div><div class="ttdeci">unsigned getSize() const</div><div class="ttdoc">Get the maximal size in bits that fits in this register bank.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00054">RegisterBank.h:54</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBank_html_aa0393eeb48bb9235b4fc40b19ebb52f1"><div class="ttname"><a href="classllvm_1_1RegisterBank.html#aa0393eeb48bb9235b4fc40b19ebb52f1">llvm::RegisterBank::covers</a></div><div class="ttdeci">bool covers(const TargetRegisterClass &amp;RC) const</div><div class="ttdoc">Check whether this register bank covers RC.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8cpp_source.html#l00059">RegisterBank.cpp:59</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBank_html_abea60948498472cef86d66586ded919e"><div class="ttname"><a href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">llvm::RegisterBank::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Get the identifier of this register bank.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00047">RegisterBank.h:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a 'vector' (really, a variable-sized array), optimized for the case when the array is small.</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_a32a8b65536822d50171455a6baa81da7"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">llvm::TargetRegisterClass::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Return the register class ID number.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00067">TargetRegisterInfo.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00219">TargetRegisterInfo.h:219</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a055858b14215864ed367a8db6c19d6f6"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">llvm::TargetRegisterInfo::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00287">TargetRegisterInfo.h:287</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html">llvm::TargetSubtargetInfo</a></div><div class="ttdoc">TargetSubtargetInfo - Generic base class for all target subtargets.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00062">TargetSubtargetInfo.h:62</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a43c530c830206ecf5ad3359364634c75"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a43c530c830206ecf5ad3359364634c75">llvm::TargetSubtargetInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const TargetRegisterInfo * getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - If register information is available, return it.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00125">TargetSubtargetInfo.h:125</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition:</b> <a href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00275">SIDefines.h:275</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a2cdb63ce3baf9ea9a1f86aed27f40fe8"><div class="ttname"><a href="namespacellvm.html#a2cdb63ce3baf9ea9a1f86aed27f40fe8">llvm::isPreISelGenericOpcode</a></div><div class="ttdeci">bool isPreISelGenericOpcode(unsigned Opcode)</div><div class="ttdoc">Check whether the given Opcode is a generic opcode that is not supposed to appear after ISel.</div><div class="ttdef"><b>Definition:</b> <a href="TargetOpcodes_8h_source.html#l00030">TargetOpcodes.h:30</a></div></div>
<div class="ttc" id="anamespacellvm_html_a61d13d6824ec46c31260a4fd0997eda0"><div class="ttname"><a href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">llvm::any_of</a></div><div class="ttdeci">bool any_of(R &amp;&amp;range, UnaryPredicate P)</div><div class="ttdoc">Provide wrappers to std::any_of which take ranges instead of having to pass begin/end explicitly.</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01199">STLExtras.h:1199</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:23:34 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
