INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/blk_mem_gen_0_ex/imports/bmg_tb_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/blk_mem_gen_0_ex/imports/axi_checker.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_CHECKER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/blk_mem_gen_0_ex/imports/blk_mem_gen_0_exdes.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_exdes'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/blk_mem_gen_0_ex/imports/blk_mem_gen_0_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/blk_mem_gen_0_ex/imports/bmg_axi_protocol_chkr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BMG_AXI_FULL_PROTOCOL_CHKR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/blk_mem_gen_0_ex/imports/bmg_stim_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BMG_STIM_GEN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/blk_mem_gen_0_ex/imports/data_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DATA_GEN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/blk_mem_gen_0_ex/imports/random.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RANDOM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/blk_mem_gen_0_ex/imports/blk_mem_gen_0_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_tb'
