<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
should_fail: 0
tags: basejump
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_dmc
top_module: 
files: <a href="../../../../third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dmc/bsg_dmc.v</a>
time_elapsed: 0.115s
</pre>
<pre class="log">
user_time: 0.099178
system_time: 0.015867
ram_usage: 11404

module bsg_dmc (
	dmc_p_i,
	sys_rst_i,
	app_addr_i,
	app_cmd_i,
	app_en_i,
	app_rdy_o,
	app_wdf_wren_i,
	app_wdf_data_i,
	app_wdf_mask_i,
	app_wdf_end_i,
	app_wdf_rdy_o,
	app_rd_data_valid_o,
	app_rd_data_o,
	app_rd_data_end_o,
	app_ref_req_i,
	app_ref_ack_o,
	app_zq_req_i,
	app_zq_ack_o,
	app_sr_req_i,
	app_sr_active_o,
	init_calib_complete_o,
	ddr_ck_p_o,
	ddr_ck_n_o,
	ddr_cke_o,
	ddr_ba_o,
	ddr_addr_o,
	ddr_cs_n_o,
	ddr_ras_n_o,
	ddr_cas_n_o,
	ddr_we_n_o,
	ddr_reset_n_o,
	ddr_odt_o,
	ddr_dm_oen_o,
	ddr_dm_o,
	ddr_dqs_p_oen_o,
	ddr_dqs_p_ien_o,
	ddr_dqs_p_o,
	ddr_dqs_p_i,
	ddr_dqs_n_oen_o,
	ddr_dqs_n_ien_o,
	ddr_dqs_n_o,
	ddr_dqs_n_i,
	ddr_dq_oen_o,
	ddr_dq_o,
	ddr_dq_i,
	ui_clk_i,
	dfi_clk_2x_i,
	dfi_clk_i,
	ui_clk_sync_rst_o,
	device_temp_o
);
	import bsg_dmc_pkg::bsg_dmc_s;
	parameter ui_addr_width_p = &#34;inv&#34;;
	parameter ui_data_width_p = &#34;inv&#34;;
	parameter burst_data_width_p = &#34;inv&#34;;
	parameter dq_data_width_p = &#34;inv&#34;;
	localparam ui_mask_width_lp = (ui_data_width_p &gt;&gt; 3);
	localparam dfi_data_width_lp = (dq_data_width_p &lt;&lt; 1);
	localparam dfi_mask_width_lp = ((dq_data_width_p &gt;&gt; 3) &lt;&lt; 1);
	localparam dq_group_lp = (dq_data_width_p &gt;&gt; 3);
	input bsg_dmc_s dmc_p_i;
	input sys_rst_i;
	input [(ui_addr_width_p - 1):0] app_addr_i;
	input [2:0] app_cmd_i;
	input app_en_i;
	output app_rdy_o;
	input app_wdf_wren_i;
	input [(ui_data_width_p - 1):0] app_wdf_data_i;
	input [(ui_mask_width_lp - 1):0] app_wdf_mask_i;
	input app_wdf_end_i;
	output app_wdf_rdy_o;
	output app_rd_data_valid_o;
	output [(ui_data_width_p - 1):0] app_rd_data_o;
	output app_rd_data_end_o;
	input app_ref_req_i;
	output app_ref_ack_o;
	input app_zq_req_i;
	output app_zq_ack_o;
	input app_sr_req_i;
	output app_sr_active_o;
	output init_calib_complete_o;
	output ddr_ck_p_o;
	output ddr_ck_n_o;
	output ddr_cke_o;
	output [2:0] ddr_ba_o;
	output [15:0] ddr_addr_o;
	output ddr_cs_n_o;
	output ddr_ras_n_o;
	output ddr_cas_n_o;
	output ddr_we_n_o;
	output ddr_reset_n_o;
	output ddr_odt_o;
	output [(dq_group_lp - 1):0] ddr_dm_oen_o;
	output [(dq_group_lp - 1):0] ddr_dm_o;
	output [(dq_group_lp - 1):0] ddr_dqs_p_oen_o;
	output [(dq_group_lp - 1):0] ddr_dqs_p_ien_o;
	output [(dq_group_lp - 1):0] ddr_dqs_p_o;
	input [(dq_group_lp - 1):0] ddr_dqs_p_i;
	output [(dq_group_lp - 1):0] ddr_dqs_n_oen_o;
	output [(dq_group_lp - 1):0] ddr_dqs_n_ien_o;
	output [(dq_group_lp - 1):0] ddr_dqs_n_o;
	input [(dq_group_lp - 1):0] ddr_dqs_n_i;
	output [(dq_data_width_p - 1):0] ddr_dq_oen_o;
	output [(dq_data_width_p - 1):0] ddr_dq_o;
	input [(dq_data_width_p - 1):0] ddr_dq_i;
	input ui_clk_i;
	input dfi_clk_2x_i;
	input dfi_clk_i;
	output ui_clk_sync_rst_o;
	output [11:0] device_temp_o;
	wire ui_reset;
	wire dfi_reset;
	wire [2:0] dfi_bank;
	wire [15:0] dfi_address;
	wire dfi_cke;
	wire dfi_cs_n;
	wire dfi_ras_n;
	wire dfi_cas_n;
	wire dfi_we_n;
	wire dfi_reset_n;
	wire dfi_odt;
	wire dfi_wrdata_en;
	wire [(dfi_data_width_lp - 1):0] dfi_wrdata;
	wire [(dfi_mask_width_lp - 1):0] dfi_wrdata_mask;
	wire dfi_rddata_en;
	wire [(dfi_data_width_lp - 1):0] dfi_rddata;
	wire dfi_rddata_valid;
	assign device_temp_o = 12&#39;d0;
	bsg_sync_sync #(.width_p(1)) ui_reset_inst(
		.oclk_i(ui_clk_i),
		.iclk_data_i(sys_rst_i),
		.oclk_data_o(ui_reset)
	);
	bsg_sync_sync #(.width_p(1)) dfi_reset_inst(
		.oclk_i(dfi_clk_i),
		.iclk_data_i(sys_rst_i),
		.oclk_data_o(dfi_reset)
	);
	assign ui_clk_sync_rst_o = ui_reset;
	bsg_dmc_controller #(
		.ui_addr_width_p(ui_addr_width_p),
		.ui_data_width_p(ui_data_width_p),
		.burst_data_width_p(burst_data_width_p),
		.dfi_data_width_p(dfi_data_width_lp)
	) dmc_controller(
		.ui_clk_i(ui_clk_i),
		.ui_clk_sync_rst_i(ui_reset),
		.app_addr_i(app_addr_i),
		.app_cmd_i(app_cmd_i),
		.app_en_i(app_en_i),
		.app_rdy_o(app_rdy_o),
		.app_wdf_wren_i(app_wdf_wren_i),
		.app_wdf_data_i(app_wdf_data_i),
		.app_wdf_mask_i(app_wdf_mask_i),
		.app_wdf_end_i(app_wdf_end_i),
		.app_wdf_rdy_o(app_wdf_rdy_o),
		.app_rd_data_valid_o(app_rd_data_valid_o),
		.app_rd_data_o(app_rd_data_o),
		.app_rd_data_end_o(app_rd_data_end_o),
		.app_ref_req_i(app_ref_req_i),
		.app_ref_ack_o(app_ref_ack_o),
		.app_zq_req_i(app_zq_req_i),
		.app_zq_ack_o(app_zq_ack_o),
		.app_sr_req_i(app_sr_req_i),
		.app_sr_active_o(app_sr_active_o),
		.dfi_clk_i(dfi_clk_i),
		.dfi_clk_sync_rst_i(dfi_reset),
		.dfi_bank_o(dfi_bank),
		.dfi_address_o(dfi_address),
		.dfi_cke_o(dfi_cke),
		.dfi_cs_n_o(dfi_cs_n),
		.dfi_ras_n_o(dfi_ras_n),
		.dfi_cas_n_o(dfi_cas_n),
		.dfi_we_n_o(dfi_we_n),
		.dfi_reset_n_o(dfi_reset_n),
		.dfi_odt_o(dfi_odt),
		.dfi_wrdata_en_o(dfi_wrdata_en),
		.dfi_wrdata_o(dfi_wrdata),
		.dfi_wrdata_mask_o(dfi_wrdata_mask),
		.dfi_rddata_en_o(dfi_rddata_en),
		.dfi_rddata_i(dfi_rddata),
		.dfi_rddata_valid_i(dfi_rddata_valid),
		.dmc_p_i(dmc_p_i),
		.init_calib_complete_o(init_calib_complete_o)
	);
	wire [3:0] dqs_90;
	wire [3:0] dqs_270;
	assign dqs_90 = ddr_dqs_p_i;
	assign dqs_270 = ddr_dqs_n_i;
	bsg_dmc_phy #(.dq_data_width_p(dq_data_width_p)) dmc_phy(
		.dfi_clk_i(dfi_clk_i),
		.dfi_clk_2x_i(dfi_clk_2x_i),
		.dfi_rst_i(dfi_reset),
		.dfi_bank_i(dfi_bank),
		.dfi_address_i(dfi_address),
		.dfi_cke_i(dfi_cke),
		.dfi_cs_n_i(dfi_cs_n),
		.dfi_ras_n_i(dfi_ras_n),
		.dfi_cas_n_i(dfi_cas_n),
		.dfi_we_n_i(dfi_we_n),
		.dfi_reset_n_i(dfi_reset_n),
		.dfi_odt_i(dfi_odt),
		.dfi_wrdata_en_i(dfi_wrdata_en),
		.dfi_wrdata_i(dfi_wrdata),
		.dfi_wrdata_mask_i(dfi_wrdata_mask),
		.dfi_rddata_en_i(dfi_rddata_en),
		.dfi_rddata_o(dfi_rddata),
		.dfi_rddata_valid_o(dfi_rddata_valid),
		.ck_p_o(ddr_ck_p_o),
		.ck_n_o(ddr_ck_n_o),
		.cke_o(ddr_cke_o),
		.ba_o(ddr_ba_o),
		.a_o(ddr_addr_o),
		.cs_n_o(ddr_cs_n_o),
		.ras_n_o(ddr_ras_n_o),
		.cas_n_o(ddr_cas_n_o),
		.we_n_o(ddr_we_n_o),
		.reset_o(ddr_reset_n_o),
		.odt_o(ddr_odt_o),
		.dm_oe_n_o(ddr_dm_oen_o),
		.dm_o(ddr_dm_o),
		.dqs_p_oe_n_o(ddr_dqs_p_oen_o),
		.dqs_p_ie_n_o(ddr_dqs_p_ien_o),
		.dqs_p_o(ddr_dqs_p_o),
		.dqs_p_i(ddr_dqs_p_i),
		.dqs_n_oe_n_o(ddr_dqs_n_oen_o),
		.dqs_n_ie_n_o(ddr_dqs_n_ien_o),
		.dqs_n_o(ddr_dqs_n_o),
		.dqs_n_i(~ddr_dqs_p_i),
		.dq_oe_n_o(ddr_dq_oen_o),
		.dq_o(ddr_dq_o),
		.dq_i(ddr_dq_i),
		.dqs_sel_cal(dmc_p_i.dqs_sel_cal)
	);
endmodule

</pre>
</body>