{"&cites=17937630295489571847&as_sdt=2005&sciodt=0,5&hl=en":[{"title":"Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including interactive system …","url":"https://patents.google.com/patent/US5801958A/en","authors":["C Dangelo","C Dangelo D Watkins","C Dangelo D Watkins D Mintz"],"year":1998,"numCitations":359,"citationUrl":"http://scholar.google.com/scholar?cites=503393867912597321&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:SU8KRw5q_AYJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=503393867912597321&hl=en&as_sdt=2005&sciodt=0,5","publication":"Google Patents","p":1,"exp":1596365013634},{"title":"Method and system for creating, deriving and validating structural description of electronic system from higher level, behavior-oriented description, including …","url":"https://patents.google.com/patent/US5544067A/en","authors":["MD Rostoker","MD Rostoker C Dangelo","MD Rostoker C Dangelo DR Watkins"],"year":1996,"numCitations":281,"pdf":"https://patentimages.storage.googleapis.com/40/4c/d8/8e65f5d1c82f1f/US5544067.pdf","citationUrl":"http://scholar.google.com/scholar?cites=3107187024484224520&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:CM4V3SLyHisJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=3107187024484224520&hl=en&as_sdt=2005&sciodt=0,5","publication":"Google Patents"},{"title":"Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including interactive system …","url":"https://patents.google.com/patent/US5555201A/en","authors":["C Dangelo","C Dangelo D Watkins","C Dangelo D Watkins D Mintz"],"year":1996,"numCitations":245,"citationUrl":"http://scholar.google.com/scholar?cites=3308635721222277369&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:-Uiflqii6i0J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=3308635721222277369&hl=en&as_sdt=2005&sciodt=0,5","publication":"Google Patents"},{"title":"System and method for creating and validating structural description of electronic system from higher-level and behavior-oriented description","url":"https://patents.google.com/patent/US5867399A/en","authors":["MD Rostoker","MD Rostoker DR Watkins"],"year":1999,"numCitations":232,"pdf":"https://patentimages.storage.googleapis.com/d8/09/a8/994bb47d4bc2d6/US5867399.pdf","citationUrl":"http://scholar.google.com/scholar?cites=11956282684515441446&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:JluyJME_7aUJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=11956282684515441446&hl=en&as_sdt=2005&sciodt=0,5","publication":"Google Patents"},{"title":"Method and system for creating, validating, and scaling structural description of electronic device","url":"https://patents.google.com/patent/US6216252B1/en","authors":["C Dangelo","C Dangelo D Mintz","C Dangelo D Mintz M Vafai"],"year":2001,"numCitations":228,"pdf":"https://patentimages.storage.googleapis.com/41/7b/55/69f043c64a9b9f/US6216252.pdf","citationUrl":"http://scholar.google.com/scholar?cites=7239682112572529633&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:4ZuiHoaEeGQJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=7239682112572529633&hl=en&as_sdt=2005&sciodt=0,5","publication":"Google Patents"},{"title":"Graphic editor for block diagram level design of circuits","url":"https://patents.google.com/patent/US6110223A/en","authors":["TJ Southgate","TJ Southgate M Wenzler"],"year":2000,"numCitations":225,"pdf":"https://patentimages.storage.googleapis.com/pdfs/US6110223.pdf","citationUrl":"http://scholar.google.com/scholar?cites=14998392643747128979&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:kyZhBKX-JNAJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=14998392643747128979&hl=en&as_sdt=2005&sciodt=0,5","publication":"Google Patents"},{"title":"Compiler-oriented apparatus for parallel compilation, simulation and execution of computer programs and hardware models","url":"https://patents.google.com/patent/US5999734A/en","authors":["JC Willis","JC Willis RN Newshutz"],"year":1999,"numCitations":217,"pdf":"https://patentimages.storage.googleapis.com/90/6d/37/190f4e0861e37f/US5999734.pdf","citationUrl":"http://scholar.google.com/scholar?cites=13683952836612921753&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:mRmDrZoq570J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=13683952836612921753&hl=en&as_sdt=2005&sciodt=0,5","publication":"Google Patents"},{"title":"System and method for creating and validating structural description of electronic system","url":"https://patents.google.com/patent/US5623418A/en","authors":["MD Rostoker","MD Rostoker DR Watkins"],"year":1997,"numCitations":206,"pdf":"https://patentimages.storage.googleapis.com/b0/02/69/74e7117bebc307/US5623418.pdf","citationUrl":"http://scholar.google.com/scholar?cites=13782999226220002313&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:CbxTUsUMR78J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=13782999226220002313&hl=en&as_sdt=2005&sciodt=0,5","publication":"Google Patents"},{"title":"Method and system for creating and verifying structural logic model of electronic design from behavioral description, including generation of logic and timing models","url":"https://patents.google.com/patent/US5933356A/en","authors":["MD Rostoker","MD Rostoker C Dangelo","MD Rostoker C Dangelo OS Bair"],"year":1999,"numCitations":202,"pdf":"https://patentimages.storage.googleapis.com/b8/46/28/852270ca2064f7/US5933356.pdf","citationUrl":"http://scholar.google.com/scholar?cites=13472797888231050173&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:vQulIkz--LoJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=13472797888231050173&hl=en&as_sdt=2005&sciodt=0,5","publication":"Google Patents"},{"title":"Method and system for creating and validating low level description of electronic design","url":"https://patents.google.com/patent/US6324678B1/en","authors":["C Dangelo","C Dangelo R Deeley","C Dangelo R Deeley V Nagasamy","C Dangelo R Deeley V Nagasamy M Vafai"],"year":2001,"numCitations":185,"pdf":"https://patentimages.storage.googleapis.com/70/cc/b1/7c7c83378ba4ce/US6324678.pdf","citationUrl":"http://scholar.google.com/scholar?cites=17750748562110731940&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:pNbiDcVTV_YJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=17750748562110731940&hl=en&as_sdt=2005&sciodt=0,5","publication":"Google Patents"}]}