[
 {
  "InstFile" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/BitmapFramebuffer/src/charbuf_80x60/charbuf_mono_80x60.v",
  "InstLine" : 10,
  "InstName" : "charbuf_mono_80x60",
  "ModuleFile" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/BitmapFramebuffer/src/charbuf_80x60/charbuf_mono_80x60.v",
  "ModuleLine" : 10,
  "ModuleName" : "charbuf_mono_80x60"
 },
 {
  "InstFile" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/BitmapFramebuffer/src/rom_font_1bit/rom_font_1bit.v",
  "InstLine" : 10,
  "InstName" : "rom_font_1bit",
  "ModuleFile" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/BitmapFramebuffer/src/rom_font_1bit/rom_font_1bit.v",
  "ModuleLine" : 10,
  "ModuleName" : "rom_font_1bit"
 },
 {
  "InstFile" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/BitmapFramebuffer/src/top.v",
  "InstLine" : 1,
  "InstName" : "top",
  "ModuleFile" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/BitmapFramebuffer/src/top.v",
  "ModuleLine" : 1,
  "ModuleName" : "top",
  "SubInsts" : [
   {
    "InstFile" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/BitmapFramebuffer/src/top.v",
    "InstLine" : 12,
    "InstName" : "uartRXSF",
    "ModuleFile" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/BitmapFramebuffer/src/shift_register.v",
    "ModuleLine" : 1,
    "ModuleName" : "shift_register"
   },
   {
    "InstFile" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/BitmapFramebuffer/src/top.v",
    "InstLine" : 16,
    "InstName" : "uartTXSF",
    "ModuleFile" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/BitmapFramebuffer/src/shift_register.v",
    "ModuleLine" : 1,
    "ModuleName" : "shift_register"
   },
   {
    "InstFile" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/BitmapFramebuffer/src/top.v",
    "InstLine" : 38,
    "InstName" : "dvi_rPLL",
    "ModuleFile" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/BitmapFramebuffer/src/gowin_rpll/gowin_rpll.v",
    "ModuleLine" : 10,
    "ModuleName" : "Gowin_rPLL"
   },
   {
    "InstFile" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/BitmapFramebuffer/src/top.v",
    "InstLine" : 45,
    "InstName" : "display_inst",
    "ModuleFile" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/BitmapFramebuffer/src/display480p.v",
    "ModuleLine" : 1,
    "ModuleName" : "display_480p"
   },
   {
    "InstFile" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/BitmapFramebuffer/src/top.v",
    "InstLine" : 88,
    "InstName" : "rx",
    "ModuleFile" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/BitmapFramebuffer/src/uart_rx.v",
    "ModuleLine" : 1,
    "ModuleName" : "uart_rx"
   },
   {
    "InstFile" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/BitmapFramebuffer/src/top.v",
    "InstLine" : 89,
    "InstName" : "tx",
    "ModuleFile" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/BitmapFramebuffer/src/uart_tx.v",
    "ModuleLine" : 1,
    "ModuleName" : "uart_tx"
   },
   {
    "InstFile" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/BitmapFramebuffer/src/top.v",
    "InstLine" : 144,
    "InstName" : "text_to_VGA",
    "ModuleFile" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/BitmapFramebuffer/src/demo.v",
    "ModuleLine" : 1,
    "ModuleName" : "text_to_VGA"
   },
   {
    "InstFile" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/BitmapFramebuffer/src/top.v",
    "InstLine" : 159,
    "InstName" : "charbuf",
    "ModuleFile" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/BitmapFramebuffer/src/charbuf/charbuf.v",
    "ModuleLine" : 10,
    "ModuleName" : "charbuf"
   },
   {
    "InstFile" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/BitmapFramebuffer/src/top.v",
    "InstLine" : 181,
    "InstName" : "font_rom",
    "ModuleFile" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/BitmapFramebuffer/src/gowin_prom/gowin_prom.v",
    "ModuleLine" : 10,
    "ModuleName" : "Gowin_pROM"
   },
   {
    "InstFile" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/BitmapFramebuffer/src/top.v",
    "InstLine" : 196,
    "InstName" : "DVI_out",
    "ModuleFile" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/BitmapFramebuffer/src/dvi_tx/dvi_tx.v",
    "ModuleLine" : 1044,
    "ModuleName" : "DVI_TX_Top",
    "SubInsts" : [
     {
      "InstFile" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/BitmapFramebuffer/src/dvi_tx/dvi_tx.v",
      "InstLine" : 1075,
      "InstName" : "rgb2dvi_inst",
      "ModuleFile" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/BitmapFramebuffer/src/dvi_tx/dvi_tx.v",
      "ModuleLine" : 1,
      "ModuleName" : "~rgb2dvi.DVI_TX_Top"
     }
    ]
   }
  ]
 },
 {
  "InstFile" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/BitmapFramebuffer/src/charbuf_uart/charbuf_uart.v",
  "InstLine" : 10,
  "InstName" : "charbuf_uart",
  "ModuleFile" : "C:/Users/Petr/Documents/FPGA/projectSOC/alfaCopy(2)CopyCopy/BitmapFramebuffer/src/charbuf_uart/charbuf_uart.v",
  "ModuleLine" : 10,
  "ModuleName" : "charbuf_uart"
 }
]