
lb3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b74  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c0  08008c84  08008c84  00009c84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009144  08009144  0000b068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08009144  08009144  0000b068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08009144  08009144  0000b068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  08009144  08009144  0000a144  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009150  08009150  0000a150  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08009154  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002148  20000068  080091bc  0000b068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200021b0  080091bc  0000b1b0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001afac  00000000  00000000  0000b091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004739  00000000  00000000  0002603d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018a0  00000000  00000000  0002a778  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012f6  00000000  00000000  0002c018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d959  00000000  00000000  0002d30e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020ba6  00000000  00000000  0004ac67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097caf  00000000  00000000  0006b80d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001034bc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006a04  00000000  00000000  00103500  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  00109f04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000068 	.word	0x20000068
 800012c:	00000000 	.word	0x00000000
 8000130:	08008c6c 	.word	0x08008c6c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000006c 	.word	0x2000006c
 800014c:	08008c6c 	.word	0x08008c6c

08000150 <display_init>:
// --- C-Обгортки (Точка входу) ---
extern "C" {

// Ця функція викликається ОДИН РАЗ перед запуском RTOS
void display_init(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	af00      	add	r7, sp, #0
    // (Більше не створюємо g_display тут, він вже створений)
    g_i2c_tx_done_sem = xSemaphoreCreateBinary();
 8000154:	2203      	movs	r2, #3
 8000156:	2100      	movs	r1, #0
 8000158:	2001      	movs	r0, #1
 800015a:	f005 fa7c 	bl	8005656 <xQueueGenericCreate>
 800015e:	4603      	mov	r3, r0
 8000160:	4a01      	ldr	r2, [pc, #4]	@ (8000168 <display_init+0x18>)
 8000162:	6013      	str	r3, [r2, #0]
}
 8000164:	bf00      	nop
 8000166:	bd80      	pop	{r7, pc}
 8000168:	20000084 	.word	0x20000084

0800016c <display_task_entry>:

// Цю функцію викликає freertos.c для запуску нашого потоку
void display_task_entry(void *argument)
{
 800016c:	b580      	push	{r7, lr}
 800016e:	b082      	sub	sp, #8
 8000170:	af00      	add	r7, sp, #0
 8000172:	6078      	str	r0, [r7, #4]
    // Просто передаємо керування нашому C++ об'єкту
    g_display.task();
 8000174:	4803      	ldr	r0, [pc, #12]	@ (8000184 <display_task_entry+0x18>)
 8000176:	f000 f899 	bl	80002ac <_ZN9MyDisplay4taskEv>
}
 800017a:	bf00      	nop
 800017c:	3708      	adds	r7, #8
 800017e:	46bd      	mov	sp, r7
 8000180:	bd80      	pop	{r7, pc}
 8000182:	bf00      	nop
 8000184:	20000088 	.word	0x20000088

08000188 <_ZN9MyDisplayC1EP17I2C_HandleTypeDef>:

} // extern "C"

// --- Реалізація C++ класу MyDisplay ---

MyDisplay::MyDisplay(I2C_HandleTypeDef *hi2c)
 8000188:	b480      	push	{r7}
 800018a:	b083      	sub	sp, #12
 800018c:	af00      	add	r7, sp, #0
 800018e:	6078      	str	r0, [r7, #4]
 8000190:	6039      	str	r1, [r7, #0]
{
    // Ініціалізуємо приватні змінні
    this->hi2c = hi2c;
 8000192:	687b      	ldr	r3, [r7, #4]
 8000194:	683a      	ldr	r2, [r7, #0]
 8000196:	601a      	str	r2, [r3, #0]
    this->current_key = 0;
 8000198:	687b      	ldr	r3, [r7, #4]
 800019a:	2200      	movs	r2, #0
 800019c:	711a      	strb	r2, [r3, #4]
    this->needs_update = true; // Оновити екран при першому запуску
 800019e:	687b      	ldr	r3, [r7, #4]
 80001a0:	2201      	movs	r2, #1
 80001a2:	715a      	strb	r2, [r3, #5]
}
 80001a4:	687b      	ldr	r3, [r7, #4]
 80001a6:	4618      	mov	r0, r3
 80001a8:	370c      	adds	r7, #12
 80001aa:	46bd      	mov	sp, r7
 80001ac:	bc80      	pop	{r7}
 80001ae:	4770      	bx	lr

080001b0 <_ZN9MyDisplay4initEv>:

/**
 * @brief Приватний метод ініціалізації I2C
 */
bool MyDisplay::init(void)
{
 80001b0:	b580      	push	{r7, lr}
 80001b2:	b082      	sub	sp, #8
 80001b4:	af00      	add	r7, sp, #0
 80001b6:	6078      	str	r0, [r7, #4]
    vTaskDelay(pdMS_TO_TICKS(100)); // Затримка на "прокидання"
 80001b8:	2064      	movs	r0, #100	@ 0x64
 80001ba:	f006 fa83 	bl	80066c4 <vTaskDelay>
    return ssd1306_Init();
 80001be:	f000 fd03 	bl	8000bc8 <ssd1306_Init>
 80001c2:	4603      	mov	r3, r0
 80001c4:	2b00      	cmp	r3, #0
 80001c6:	bf14      	ite	ne
 80001c8:	2301      	movne	r3, #1
 80001ca:	2300      	moveq	r3, #0
 80001cc:	b2db      	uxtb	r3, r3
}
 80001ce:	4618      	mov	r0, r3
 80001d0:	3708      	adds	r7, #8
 80001d2:	46bd      	mov	sp, r7
 80001d4:	bd80      	pop	{r7, pc}

080001d6 <_ZN9MyDisplay12on_key_pressEc>:

/**
 * @brief Публічний метод, який викликає keypad_task
 */
void MyDisplay::on_key_press(char key)
{
 80001d6:	b480      	push	{r7}
 80001d8:	b085      	sub	sp, #20
 80001da:	af00      	add	r7, sp, #0
 80001dc:	6078      	str	r0, [r7, #4]
 80001de:	460b      	mov	r3, r1
 80001e0:	70fb      	strb	r3, [r7, #3]
    char new_key_state = (key == '*') ? 0 : key;
 80001e2:	78fb      	ldrb	r3, [r7, #3]
 80001e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80001e6:	d001      	beq.n	80001ec <_ZN9MyDisplay12on_key_pressEc+0x16>
 80001e8:	78fb      	ldrb	r3, [r7, #3]
 80001ea:	e000      	b.n	80001ee <_ZN9MyDisplay12on_key_pressEc+0x18>
 80001ec:	2300      	movs	r3, #0
 80001ee:	73fb      	strb	r3, [r7, #15]
    if (this->current_key != new_key_state) {
 80001f0:	687b      	ldr	r3, [r7, #4]
 80001f2:	791b      	ldrb	r3, [r3, #4]
 80001f4:	7bfa      	ldrb	r2, [r7, #15]
 80001f6:	429a      	cmp	r2, r3
 80001f8:	d005      	beq.n	8000206 <_ZN9MyDisplay12on_key_pressEc+0x30>
        // Стан змінився!
        this->current_key = new_key_state;
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	7bfa      	ldrb	r2, [r7, #15]
 80001fe:	711a      	strb	r2, [r3, #4]
        this->needs_update = true; // Встановлюємо прапорець
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	2201      	movs	r2, #1
 8000204:	715a      	strb	r2, [r3, #5]
    }
}
 8000206:	bf00      	nop
 8000208:	3714      	adds	r7, #20
 800020a:	46bd      	mov	sp, r7
 800020c:	bc80      	pop	{r7}
 800020e:	4770      	bx	lr

08000210 <_ZN9MyDisplay13update_screenEv>:

/**
 * @brief Приватний метод оновлення екрану (викликається з task())
 */
void MyDisplay::update_screen(void)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	b086      	sub	sp, #24
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
    ssd1306_Fill(Black);
 8000218:	2000      	movs	r0, #0
 800021a:	f000 fdbf 	bl	8000d9c <ssd1306_Fill>
    ssd1306_SetCursor(0, 0);
 800021e:	2100      	movs	r1, #0
 8000220:	2000      	movs	r0, #0
 8000222:	f000 fe31 	bl	8000e88 <ssd1306_SetCursor>

    if (this->current_key != 0) {
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	791b      	ldrb	r3, [r3, #4]
 800022a:	2b00      	cmp	r3, #0
 800022c:	d00f      	beq.n	800024e <_ZN9MyDisplay13update_screenEv+0x3e>
        char str[10];
        snprintf(str, 10, "Key: %c", this->current_key);
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	791b      	ldrb	r3, [r3, #4]
 8000232:	f107 000c 	add.w	r0, r7, #12
 8000236:	4a19      	ldr	r2, [pc, #100]	@ (800029c <_ZN9MyDisplay13update_screenEv+0x8c>)
 8000238:	210a      	movs	r1, #10
 800023a:	f007 fff5 	bl	8008228 <sniprintf>
        ssd1306_WriteString(str, &Font_6x8, White);
 800023e:	f107 030c 	add.w	r3, r7, #12
 8000242:	2201      	movs	r2, #1
 8000244:	4916      	ldr	r1, [pc, #88]	@ (80002a0 <_ZN9MyDisplay13update_screenEv+0x90>)
 8000246:	4618      	mov	r0, r3
 8000248:	f000 feb6 	bl	8000fb8 <ssd1306_WriteString>
 800024c:	e004      	b.n	8000258 <_ZN9MyDisplay13update_screenEv+0x48>
    } else {
        ssd1306_WriteString("Hello RTOS!", &Font_6x8, White);
 800024e:	2201      	movs	r2, #1
 8000250:	4913      	ldr	r1, [pc, #76]	@ (80002a0 <_ZN9MyDisplay13update_screenEv+0x90>)
 8000252:	4814      	ldr	r0, [pc, #80]	@ (80002a4 <_ZN9MyDisplay13update_screenEv+0x94>)
 8000254:	f000 feb0 	bl	8000fb8 <ssd1306_WriteString>
    }

    // Запускаємо DMA
    ssd1306_UpdateScreenDMA(g_i2c_tx_done_sem);
 8000258:	4b13      	ldr	r3, [pc, #76]	@ (80002a8 <_ZN9MyDisplay13update_screenEv+0x98>)
 800025a:	681b      	ldr	r3, [r3, #0]
 800025c:	4618      	mov	r0, r3
 800025e:	f000 fefb 	bl	8001058 <ssd1306_UpdateScreenDMA>

    // Чекаємо на семафор АБО ТАЙМАУТ
    if (xSemaphoreTake(g_i2c_tx_done_sem, pdMS_TO_TICKS(100)) == pdFALSE)
 8000262:	4b11      	ldr	r3, [pc, #68]	@ (80002a8 <_ZN9MyDisplay13update_screenEv+0x98>)
 8000264:	681b      	ldr	r3, [r3, #0]
 8000266:	2164      	movs	r1, #100	@ 0x64
 8000268:	4618      	mov	r0, r3
 800026a:	f005 fd65 	bl	8005d38 <xQueueSemaphoreTake>
 800026e:	4603      	mov	r3, r0
 8000270:	2b00      	cmp	r3, #0
 8000272:	bf0c      	ite	eq
 8000274:	2301      	moveq	r3, #1
 8000276:	2300      	movne	r3, #0
 8000278:	b2db      	uxtb	r3, r3
 800027a:	2b00      	cmp	r3, #0
 800027c:	d006      	beq.n	800028c <_ZN9MyDisplay13update_screenEv+0x7c>
    {
        // ТАЙМАУТ! (Колбеки не спрацювали)
        // Це наш "аварійний" фікс, який ми довели
        HAL_I2C_DeInit(this->hi2c);
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	681b      	ldr	r3, [r3, #0]
 8000282:	4618      	mov	r0, r3
 8000284:	f002 fb46 	bl	8002914 <HAL_I2C_DeInit>
        MX_I2C1_Init();
 8000288:	f000 f93e 	bl	8000508 <MX_I2C1_Init>
    }

    this->needs_update = false; // Скидаємо прапорець
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	2200      	movs	r2, #0
 8000290:	715a      	strb	r2, [r3, #5]
}
 8000292:	bf00      	nop
 8000294:	3718      	adds	r7, #24
 8000296:	46bd      	mov	sp, r7
 8000298:	bd80      	pop	{r7, pc}
 800029a:	bf00      	nop
 800029c:	08008c84 	.word	0x08008c84
 80002a0:	20000000 	.word	0x20000000
 80002a4:	08008c8c 	.word	0x08008c8c
 80002a8:	20000084 	.word	0x20000084

080002ac <_ZN9MyDisplay4taskEv>:

/**
 * @brief ГОЛОВНИЙ ЦИКЛ ПОТОКУ ДИСПЛЕЯ
 */
void MyDisplay::task(void)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b082      	sub	sp, #8
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	6078      	str	r0, [r7, #4]
    // 1. Гасимо діод
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80002b4:	2201      	movs	r2, #1
 80002b6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80002ba:	480d      	ldr	r0, [pc, #52]	@ (80002f0 <_ZN9MyDisplay4taskEv+0x44>)
 80002bc:	f002 f93c 	bl	8002538 <HAL_GPIO_WritePin>

    if (!this->init()) { vTaskDelete(NULL); } // Ініціалізуємо себе
 80002c0:	6878      	ldr	r0, [r7, #4]
 80002c2:	f7ff ff75 	bl	80001b0 <_ZN9MyDisplay4initEv>
 80002c6:	4603      	mov	r3, r0
 80002c8:	f083 0301 	eor.w	r3, r3, #1
 80002cc:	b2db      	uxtb	r3, r3
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d002      	beq.n	80002d8 <_ZN9MyDisplay4taskEv+0x2c>
 80002d2:	2000      	movs	r0, #0
 80002d4:	f006 f982 	bl	80065dc <vTaskDelete>
    while (1)
    {
        // Ми більше не читаємо клавіатуру тут

        // Оновлюємо, ТІЛЬКИ якщо keypad_task попросив
        if (this->needs_update)
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	795b      	ldrb	r3, [r3, #5]
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d002      	beq.n	80002e6 <_ZN9MyDisplay4taskEv+0x3a>
        {
            this->update_screen();
 80002e0:	6878      	ldr	r0, [r7, #4]
 80002e2:	f7ff ff95 	bl	8000210 <_ZN9MyDisplay13update_screenEv>
        }

        // Просто спимо і чекаємо
        vTaskDelay(pdMS_TO_TICKS(50));
 80002e6:	2032      	movs	r0, #50	@ 0x32
 80002e8:	f006 f9ec 	bl	80066c4 <vTaskDelay>
        if (this->needs_update)
 80002ec:	e7f4      	b.n	80002d8 <_ZN9MyDisplay4taskEv+0x2c>
 80002ee:	bf00      	nop
 80002f0:	40011000 	.word	0x40011000

080002f4 <_Z41__static_initialization_and_destruction_0v>:
    }
}
 80002f4:	b580      	push	{r7, lr}
 80002f6:	af00      	add	r7, sp, #0
MyDisplay g_display(&hi2c1);
 80002f8:	4902      	ldr	r1, [pc, #8]	@ (8000304 <_Z41__static_initialization_and_destruction_0v+0x10>)
 80002fa:	4803      	ldr	r0, [pc, #12]	@ (8000308 <_Z41__static_initialization_and_destruction_0v+0x14>)
 80002fc:	f7ff ff44 	bl	8000188 <_ZN9MyDisplayC1EP17I2C_HandleTypeDef>
}
 8000300:	bf00      	nop
 8000302:	bd80      	pop	{r7, pc}
 8000304:	20000094 	.word	0x20000094
 8000308:	20000088 	.word	0x20000088

0800030c <_GLOBAL__sub_I_g_i2c_tx_done_sem>:
 800030c:	b580      	push	{r7, lr}
 800030e:	af00      	add	r7, sp, #0
 8000310:	f7ff fff0 	bl	80002f4 <_Z41__static_initialization_and_destruction_0v>
 8000314:	bd80      	pop	{r7, pc}
	...

08000318 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000318:	b580      	push	{r7, lr}
 800031a:	b082      	sub	sp, #8
 800031c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800031e:	4b14      	ldr	r3, [pc, #80]	@ (8000370 <MX_DMA_Init+0x58>)
 8000320:	695b      	ldr	r3, [r3, #20]
 8000322:	4a13      	ldr	r2, [pc, #76]	@ (8000370 <MX_DMA_Init+0x58>)
 8000324:	f043 0301 	orr.w	r3, r3, #1
 8000328:	6153      	str	r3, [r2, #20]
 800032a:	4b11      	ldr	r3, [pc, #68]	@ (8000370 <MX_DMA_Init+0x58>)
 800032c:	695b      	ldr	r3, [r3, #20]
 800032e:	f003 0301 	and.w	r3, r3, #1
 8000332:	607b      	str	r3, [r7, #4]
 8000334:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8000336:	2200      	movs	r2, #0
 8000338:	2105      	movs	r1, #5
 800033a:	200c      	movs	r0, #12
 800033c:	f001 f980 	bl	8001640 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000340:	200c      	movs	r0, #12
 8000342:	f001 f9a9 	bl	8001698 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8000346:	2200      	movs	r2, #0
 8000348:	2105      	movs	r1, #5
 800034a:	200d      	movs	r0, #13
 800034c:	f001 f978 	bl	8001640 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000350:	200d      	movs	r0, #13
 8000352:	f001 f9a1 	bl	8001698 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 8000356:	2200      	movs	r2, #0
 8000358:	2105      	movs	r1, #5
 800035a:	2010      	movs	r0, #16
 800035c:	f001 f970 	bl	8001640 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000360:	2010      	movs	r0, #16
 8000362:	f001 f999 	bl	8001698 <HAL_NVIC_EnableIRQ>

}
 8000366:	bf00      	nop
 8000368:	3708      	adds	r7, #8
 800036a:	46bd      	mov	sp, r7
 800036c:	bd80      	pop	{r7, pc}
 800036e:	bf00      	nop
 8000370:	40021000 	.word	0x40021000

08000374 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000374:	b580      	push	{r7, lr}
 8000376:	b082      	sub	sp, #8
 8000378:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN Init */
	// Створюємо нашу задачу дисплея
	  xTaskCreate(display_task_entry,        // Функція задачі
 800037a:	2300      	movs	r3, #0
 800037c:	9301      	str	r3, [sp, #4]
 800037e:	2318      	movs	r3, #24
 8000380:	9300      	str	r3, [sp, #0]
 8000382:	2300      	movs	r3, #0
 8000384:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000388:	490c      	ldr	r1, [pc, #48]	@ (80003bc <MX_FREERTOS_Init+0x48>)
 800038a:	480d      	ldr	r0, [pc, #52]	@ (80003c0 <MX_FREERTOS_Init+0x4c>)
 800038c:	f005 ffc8 	bl	8006320 <xTaskCreate>
	              "DisplayTask",       // Ім'я
	              256,                 // Розмір стеку (256 * 4 = 1024 байти)
	              NULL,                // Аргумент
	              osPriorityNormal,    // Пріоритет
	              NULL);               // Хендл (не потрібен)
	  xTaskCreate(keypad_task,         // Функція задачі
 8000390:	2300      	movs	r3, #0
 8000392:	9301      	str	r3, [sp, #4]
 8000394:	2318      	movs	r3, #24
 8000396:	9300      	str	r3, [sp, #0]
 8000398:	2300      	movs	r3, #0
 800039a:	2280      	movs	r2, #128	@ 0x80
 800039c:	4909      	ldr	r1, [pc, #36]	@ (80003c4 <MX_FREERTOS_Init+0x50>)
 800039e:	480a      	ldr	r0, [pc, #40]	@ (80003c8 <MX_FREERTOS_Init+0x54>)
 80003a0:	f005 ffbe 	bl	8006320 <xTaskCreate>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80003a4:	4a09      	ldr	r2, [pc, #36]	@ (80003cc <MX_FREERTOS_Init+0x58>)
 80003a6:	2100      	movs	r1, #0
 80003a8:	4809      	ldr	r0, [pc, #36]	@ (80003d0 <MX_FREERTOS_Init+0x5c>)
 80003aa:	f004 fedd 	bl	8005168 <osThreadNew>
 80003ae:	4603      	mov	r3, r0
 80003b0:	4a08      	ldr	r2, [pc, #32]	@ (80003d4 <MX_FREERTOS_Init+0x60>)
 80003b2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80003b4:	bf00      	nop
 80003b6:	46bd      	mov	sp, r7
 80003b8:	bd80      	pop	{r7, pc}
 80003ba:	bf00      	nop
 80003bc:	08008ca4 	.word	0x08008ca4
 80003c0:	0800016d 	.word	0x0800016d
 80003c4:	08008cb0 	.word	0x08008cb0
 80003c8:	080007ed 	.word	0x080007ed
 80003cc:	080090c0 	.word	0x080090c0
 80003d0:	080003d9 	.word	0x080003d9
 80003d4:	20000090 	.word	0x20000090

080003d8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80003d8:	b580      	push	{r7, lr}
 80003da:	b082      	sub	sp, #8
 80003dc:	af00      	add	r7, sp, #0
 80003de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80003e0:	2001      	movs	r0, #1
 80003e2:	f004 ff53 	bl	800528c <osDelay>
 80003e6:	e7fb      	b.n	80003e0 <StartDefaultTask+0x8>

080003e8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80003e8:	b580      	push	{r7, lr}
 80003ea:	b088      	sub	sp, #32
 80003ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003ee:	f107 0310 	add.w	r3, r7, #16
 80003f2:	2200      	movs	r2, #0
 80003f4:	601a      	str	r2, [r3, #0]
 80003f6:	605a      	str	r2, [r3, #4]
 80003f8:	609a      	str	r2, [r3, #8]
 80003fa:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003fc:	4b3e      	ldr	r3, [pc, #248]	@ (80004f8 <MX_GPIO_Init+0x110>)
 80003fe:	699b      	ldr	r3, [r3, #24]
 8000400:	4a3d      	ldr	r2, [pc, #244]	@ (80004f8 <MX_GPIO_Init+0x110>)
 8000402:	f043 0310 	orr.w	r3, r3, #16
 8000406:	6193      	str	r3, [r2, #24]
 8000408:	4b3b      	ldr	r3, [pc, #236]	@ (80004f8 <MX_GPIO_Init+0x110>)
 800040a:	699b      	ldr	r3, [r3, #24]
 800040c:	f003 0310 	and.w	r3, r3, #16
 8000410:	60fb      	str	r3, [r7, #12]
 8000412:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000414:	4b38      	ldr	r3, [pc, #224]	@ (80004f8 <MX_GPIO_Init+0x110>)
 8000416:	699b      	ldr	r3, [r3, #24]
 8000418:	4a37      	ldr	r2, [pc, #220]	@ (80004f8 <MX_GPIO_Init+0x110>)
 800041a:	f043 0320 	orr.w	r3, r3, #32
 800041e:	6193      	str	r3, [r2, #24]
 8000420:	4b35      	ldr	r3, [pc, #212]	@ (80004f8 <MX_GPIO_Init+0x110>)
 8000422:	699b      	ldr	r3, [r3, #24]
 8000424:	f003 0320 	and.w	r3, r3, #32
 8000428:	60bb      	str	r3, [r7, #8]
 800042a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800042c:	4b32      	ldr	r3, [pc, #200]	@ (80004f8 <MX_GPIO_Init+0x110>)
 800042e:	699b      	ldr	r3, [r3, #24]
 8000430:	4a31      	ldr	r2, [pc, #196]	@ (80004f8 <MX_GPIO_Init+0x110>)
 8000432:	f043 0304 	orr.w	r3, r3, #4
 8000436:	6193      	str	r3, [r2, #24]
 8000438:	4b2f      	ldr	r3, [pc, #188]	@ (80004f8 <MX_GPIO_Init+0x110>)
 800043a:	699b      	ldr	r3, [r3, #24]
 800043c:	f003 0304 	and.w	r3, r3, #4
 8000440:	607b      	str	r3, [r7, #4]
 8000442:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000444:	4b2c      	ldr	r3, [pc, #176]	@ (80004f8 <MX_GPIO_Init+0x110>)
 8000446:	699b      	ldr	r3, [r3, #24]
 8000448:	4a2b      	ldr	r2, [pc, #172]	@ (80004f8 <MX_GPIO_Init+0x110>)
 800044a:	f043 0308 	orr.w	r3, r3, #8
 800044e:	6193      	str	r3, [r2, #24]
 8000450:	4b29      	ldr	r3, [pc, #164]	@ (80004f8 <MX_GPIO_Init+0x110>)
 8000452:	699b      	ldr	r3, [r3, #24]
 8000454:	f003 0308 	and.w	r3, r3, #8
 8000458:	603b      	str	r3, [r7, #0]
 800045a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_BUILTIN_Pin|GPIO_PIN_15, GPIO_PIN_RESET);
 800045c:	2200      	movs	r2, #0
 800045e:	f44f 4120 	mov.w	r1, #40960	@ 0xa000
 8000462:	4826      	ldr	r0, [pc, #152]	@ (80004fc <MX_GPIO_Init+0x114>)
 8000464:	f002 f868 	bl	8002538 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000468:	2200      	movs	r2, #0
 800046a:	2110      	movs	r1, #16
 800046c:	4824      	ldr	r0, [pc, #144]	@ (8000500 <MX_GPIO_Init+0x118>)
 800046e:	f002 f863 	bl	8002538 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, KEY_COL_0_Pin|KEY_COL_1_Pin|KEY_COL_2_Pin|KEY_COL_3_Pin, GPIO_PIN_RESET);
 8000472:	2200      	movs	r2, #0
 8000474:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8000478:	4822      	ldr	r0, [pc, #136]	@ (8000504 <MX_GPIO_Init+0x11c>)
 800047a:	f002 f85d 	bl	8002538 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_BUILTIN_Pin PC15 */
  GPIO_InitStruct.Pin = LED_BUILTIN_Pin|GPIO_PIN_15;
 800047e:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8000482:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000484:	2301      	movs	r3, #1
 8000486:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000488:	2300      	movs	r3, #0
 800048a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800048c:	2302      	movs	r3, #2
 800048e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000490:	f107 0310 	add.w	r3, r7, #16
 8000494:	4619      	mov	r1, r3
 8000496:	4819      	ldr	r0, [pc, #100]	@ (80004fc <MX_GPIO_Init+0x114>)
 8000498:	f001 fcda 	bl	8001e50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800049c:	2310      	movs	r3, #16
 800049e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004a0:	2301      	movs	r3, #1
 80004a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004a4:	2300      	movs	r3, #0
 80004a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004a8:	2302      	movs	r3, #2
 80004aa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004ac:	f107 0310 	add.w	r3, r7, #16
 80004b0:	4619      	mov	r1, r3
 80004b2:	4813      	ldr	r0, [pc, #76]	@ (8000500 <MX_GPIO_Init+0x118>)
 80004b4:	f001 fccc 	bl	8001e50 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY_COL_0_Pin KEY_COL_1_Pin KEY_COL_2_Pin KEY_COL_3_Pin */
  GPIO_InitStruct.Pin = KEY_COL_0_Pin|KEY_COL_1_Pin|KEY_COL_2_Pin|KEY_COL_3_Pin;
 80004b8:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80004bc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004be:	2301      	movs	r3, #1
 80004c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004c2:	2300      	movs	r3, #0
 80004c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004c6:	2302      	movs	r3, #2
 80004c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004ca:	f107 0310 	add.w	r3, r7, #16
 80004ce:	4619      	mov	r1, r3
 80004d0:	480c      	ldr	r0, [pc, #48]	@ (8000504 <MX_GPIO_Init+0x11c>)
 80004d2:	f001 fcbd 	bl	8001e50 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY_ROW_0_Pin KEY_ROW_1_Pin KEY_ROW_2_Pin KEY_ROW_3_Pin */
  GPIO_InitStruct.Pin = KEY_ROW_0_Pin|KEY_ROW_1_Pin|KEY_ROW_2_Pin|KEY_ROW_3_Pin;
 80004d6:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 80004da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004dc:	2300      	movs	r3, #0
 80004de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80004e0:	2301      	movs	r3, #1
 80004e2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004e4:	f107 0310 	add.w	r3, r7, #16
 80004e8:	4619      	mov	r1, r3
 80004ea:	4805      	ldr	r0, [pc, #20]	@ (8000500 <MX_GPIO_Init+0x118>)
 80004ec:	f001 fcb0 	bl	8001e50 <HAL_GPIO_Init>

}
 80004f0:	bf00      	nop
 80004f2:	3720      	adds	r7, #32
 80004f4:	46bd      	mov	sp, r7
 80004f6:	bd80      	pop	{r7, pc}
 80004f8:	40021000 	.word	0x40021000
 80004fc:	40011000 	.word	0x40011000
 8000500:	40010800 	.word	0x40010800
 8000504:	40010c00 	.word	0x40010c00

08000508 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800050c:	4b12      	ldr	r3, [pc, #72]	@ (8000558 <MX_I2C1_Init+0x50>)
 800050e:	4a13      	ldr	r2, [pc, #76]	@ (800055c <MX_I2C1_Init+0x54>)
 8000510:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000512:	4b11      	ldr	r3, [pc, #68]	@ (8000558 <MX_I2C1_Init+0x50>)
 8000514:	4a12      	ldr	r2, [pc, #72]	@ (8000560 <MX_I2C1_Init+0x58>)
 8000516:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000518:	4b0f      	ldr	r3, [pc, #60]	@ (8000558 <MX_I2C1_Init+0x50>)
 800051a:	2200      	movs	r2, #0
 800051c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800051e:	4b0e      	ldr	r3, [pc, #56]	@ (8000558 <MX_I2C1_Init+0x50>)
 8000520:	2200      	movs	r2, #0
 8000522:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000524:	4b0c      	ldr	r3, [pc, #48]	@ (8000558 <MX_I2C1_Init+0x50>)
 8000526:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800052a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800052c:	4b0a      	ldr	r3, [pc, #40]	@ (8000558 <MX_I2C1_Init+0x50>)
 800052e:	2200      	movs	r2, #0
 8000530:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000532:	4b09      	ldr	r3, [pc, #36]	@ (8000558 <MX_I2C1_Init+0x50>)
 8000534:	2200      	movs	r2, #0
 8000536:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000538:	4b07      	ldr	r3, [pc, #28]	@ (8000558 <MX_I2C1_Init+0x50>)
 800053a:	2200      	movs	r2, #0
 800053c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800053e:	4b06      	ldr	r3, [pc, #24]	@ (8000558 <MX_I2C1_Init+0x50>)
 8000540:	2200      	movs	r2, #0
 8000542:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000544:	4804      	ldr	r0, [pc, #16]	@ (8000558 <MX_I2C1_Init+0x50>)
 8000546:	f002 f823 	bl	8002590 <HAL_I2C_Init>
 800054a:	4603      	mov	r3, r0
 800054c:	2b00      	cmp	r3, #0
 800054e:	d001      	beq.n	8000554 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000550:	f000 fa3e 	bl	80009d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000554:	bf00      	nop
 8000556:	bd80      	pop	{r7, pc}
 8000558:	20000094 	.word	0x20000094
 800055c:	40005400 	.word	0x40005400
 8000560:	000186a0 	.word	0x000186a0

08000564 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b088      	sub	sp, #32
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800056c:	f107 0310 	add.w	r3, r7, #16
 8000570:	2200      	movs	r2, #0
 8000572:	601a      	str	r2, [r3, #0]
 8000574:	605a      	str	r2, [r3, #4]
 8000576:	609a      	str	r2, [r3, #8]
 8000578:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	4a2c      	ldr	r2, [pc, #176]	@ (8000630 <HAL_I2C_MspInit+0xcc>)
 8000580:	4293      	cmp	r3, r2
 8000582:	d151      	bne.n	8000628 <HAL_I2C_MspInit+0xc4>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000584:	4b2b      	ldr	r3, [pc, #172]	@ (8000634 <HAL_I2C_MspInit+0xd0>)
 8000586:	699b      	ldr	r3, [r3, #24]
 8000588:	4a2a      	ldr	r2, [pc, #168]	@ (8000634 <HAL_I2C_MspInit+0xd0>)
 800058a:	f043 0308 	orr.w	r3, r3, #8
 800058e:	6193      	str	r3, [r2, #24]
 8000590:	4b28      	ldr	r3, [pc, #160]	@ (8000634 <HAL_I2C_MspInit+0xd0>)
 8000592:	699b      	ldr	r3, [r3, #24]
 8000594:	f003 0308 	and.w	r3, r3, #8
 8000598:	60fb      	str	r3, [r7, #12]
 800059a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800059c:	23c0      	movs	r3, #192	@ 0xc0
 800059e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80005a0:	2312      	movs	r3, #18
 80005a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005a4:	2303      	movs	r3, #3
 80005a6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005a8:	f107 0310 	add.w	r3, r7, #16
 80005ac:	4619      	mov	r1, r3
 80005ae:	4822      	ldr	r0, [pc, #136]	@ (8000638 <HAL_I2C_MspInit+0xd4>)
 80005b0:	f001 fc4e 	bl	8001e50 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80005b4:	4b1f      	ldr	r3, [pc, #124]	@ (8000634 <HAL_I2C_MspInit+0xd0>)
 80005b6:	69db      	ldr	r3, [r3, #28]
 80005b8:	4a1e      	ldr	r2, [pc, #120]	@ (8000634 <HAL_I2C_MspInit+0xd0>)
 80005ba:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80005be:	61d3      	str	r3, [r2, #28]
 80005c0:	4b1c      	ldr	r3, [pc, #112]	@ (8000634 <HAL_I2C_MspInit+0xd0>)
 80005c2:	69db      	ldr	r3, [r3, #28]
 80005c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80005c8:	60bb      	str	r3, [r7, #8]
 80005ca:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 80005cc:	4b1b      	ldr	r3, [pc, #108]	@ (800063c <HAL_I2C_MspInit+0xd8>)
 80005ce:	4a1c      	ldr	r2, [pc, #112]	@ (8000640 <HAL_I2C_MspInit+0xdc>)
 80005d0:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80005d2:	4b1a      	ldr	r3, [pc, #104]	@ (800063c <HAL_I2C_MspInit+0xd8>)
 80005d4:	2210      	movs	r2, #16
 80005d6:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80005d8:	4b18      	ldr	r3, [pc, #96]	@ (800063c <HAL_I2C_MspInit+0xd8>)
 80005da:	2200      	movs	r2, #0
 80005dc:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80005de:	4b17      	ldr	r3, [pc, #92]	@ (800063c <HAL_I2C_MspInit+0xd8>)
 80005e0:	2280      	movs	r2, #128	@ 0x80
 80005e2:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80005e4:	4b15      	ldr	r3, [pc, #84]	@ (800063c <HAL_I2C_MspInit+0xd8>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80005ea:	4b14      	ldr	r3, [pc, #80]	@ (800063c <HAL_I2C_MspInit+0xd8>)
 80005ec:	2200      	movs	r2, #0
 80005ee:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 80005f0:	4b12      	ldr	r3, [pc, #72]	@ (800063c <HAL_I2C_MspInit+0xd8>)
 80005f2:	2200      	movs	r2, #0
 80005f4:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80005f6:	4b11      	ldr	r3, [pc, #68]	@ (800063c <HAL_I2C_MspInit+0xd8>)
 80005f8:	2200      	movs	r2, #0
 80005fa:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80005fc:	480f      	ldr	r0, [pc, #60]	@ (800063c <HAL_I2C_MspInit+0xd8>)
 80005fe:	f001 f87b 	bl	80016f8 <HAL_DMA_Init>
 8000602:	4603      	mov	r3, r0
 8000604:	2b00      	cmp	r3, #0
 8000606:	d001      	beq.n	800060c <HAL_I2C_MspInit+0xa8>
    {
      Error_Handler();
 8000608:	f000 f9e2 	bl	80009d0 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	4a0b      	ldr	r2, [pc, #44]	@ (800063c <HAL_I2C_MspInit+0xd8>)
 8000610:	635a      	str	r2, [r3, #52]	@ 0x34
 8000612:	4a0a      	ldr	r2, [pc, #40]	@ (800063c <HAL_I2C_MspInit+0xd8>)
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 8000618:	2200      	movs	r2, #0
 800061a:	2105      	movs	r1, #5
 800061c:	2020      	movs	r0, #32
 800061e:	f001 f80f 	bl	8001640 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8000622:	2020      	movs	r0, #32
 8000624:	f001 f838 	bl	8001698 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000628:	bf00      	nop
 800062a:	3720      	adds	r7, #32
 800062c:	46bd      	mov	sp, r7
 800062e:	bd80      	pop	{r7, pc}
 8000630:	40005400 	.word	0x40005400
 8000634:	40021000 	.word	0x40021000
 8000638:	40010c00 	.word	0x40010c00
 800063c:	200000e8 	.word	0x200000e8
 8000640:	4002006c 	.word	0x4002006c

08000644 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b082      	sub	sp, #8
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	4a0e      	ldr	r2, [pc, #56]	@ (800068c <HAL_I2C_MspDeInit+0x48>)
 8000652:	4293      	cmp	r3, r2
 8000654:	d115      	bne.n	8000682 <HAL_I2C_MspDeInit+0x3e>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8000656:	4b0e      	ldr	r3, [pc, #56]	@ (8000690 <HAL_I2C_MspDeInit+0x4c>)
 8000658:	69db      	ldr	r3, [r3, #28]
 800065a:	4a0d      	ldr	r2, [pc, #52]	@ (8000690 <HAL_I2C_MspDeInit+0x4c>)
 800065c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8000660:	61d3      	str	r3, [r2, #28]

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8000662:	2140      	movs	r1, #64	@ 0x40
 8000664:	480b      	ldr	r0, [pc, #44]	@ (8000694 <HAL_I2C_MspDeInit+0x50>)
 8000666:	f001 fe61 	bl	800232c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 800066a:	2180      	movs	r1, #128	@ 0x80
 800066c:	4809      	ldr	r0, [pc, #36]	@ (8000694 <HAL_I2C_MspDeInit+0x50>)
 800066e:	f001 fe5d 	bl	800232c <HAL_GPIO_DeInit>

    /* I2C1 DMA DeInit */
    HAL_DMA_DeInit(i2cHandle->hdmatx);
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000676:	4618      	mov	r0, r3
 8000678:	f001 f93e 	bl	80018f8 <HAL_DMA_DeInit>

    /* I2C1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 800067c:	2020      	movs	r0, #32
 800067e:	f001 f823 	bl	80016c8 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
}
 8000682:	bf00      	nop
 8000684:	3708      	adds	r7, #8
 8000686:	46bd      	mov	sp, r7
 8000688:	bd80      	pop	{r7, pc}
 800068a:	bf00      	nop
 800068c:	40005400 	.word	0x40005400
 8000690:	40021000 	.word	0x40021000
 8000694:	40010c00 	.word	0x40010c00

08000698 <_ZN8MyKeypadC1Ev>:
static MyKeypad g_keypad;
// (g_last_key and keypad_get_key видалені)

// --- Реалізація C++ класу MyKeypad ---

MyKeypad::MyKeypad() {}
 8000698:	b4b0      	push	{r4, r5, r7}
 800069a:	b083      	sub	sp, #12
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	4a0f      	ldr	r2, [pc, #60]	@ (80006e0 <_ZN8MyKeypadC1Ev+0x48>)
 80006a4:	461c      	mov	r4, r3
 80006a6:	4615      	mov	r5, r2
 80006a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006aa:	6020      	str	r0, [r4, #0]
 80006ac:	6061      	str	r1, [r4, #4]
 80006ae:	60a2      	str	r2, [r4, #8]
 80006b0:	60e3      	str	r3, [r4, #12]
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	490b      	ldr	r1, [pc, #44]	@ (80006e4 <_ZN8MyKeypadC1Ev+0x4c>)
 80006b6:	f103 0210 	add.w	r2, r3, #16
 80006ba:	460b      	mov	r3, r1
 80006bc:	cb03      	ldmia	r3!, {r0, r1}
 80006be:	6010      	str	r0, [r2, #0]
 80006c0:	6051      	str	r1, [r2, #4]
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	4908      	ldr	r1, [pc, #32]	@ (80006e8 <_ZN8MyKeypadC1Ev+0x50>)
 80006c6:	f103 0218 	add.w	r2, r3, #24
 80006ca:	460b      	mov	r3, r1
 80006cc:	cb03      	ldmia	r3!, {r0, r1}
 80006ce:	6010      	str	r0, [r2, #0]
 80006d0:	6051      	str	r1, [r2, #4]
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	4618      	mov	r0, r3
 80006d6:	370c      	adds	r7, #12
 80006d8:	46bd      	mov	sp, r7
 80006da:	bcb0      	pop	{r4, r5, r7}
 80006dc:	4770      	bx	lr
 80006de:	bf00      	nop
 80006e0:	08008cbc 	.word	0x08008cbc
 80006e4:	08008ccc 	.word	0x08008ccc
 80006e8:	08008cd4 	.word	0x08008cd4

080006ec <_ZN8MyKeypad4initEv>:

void MyKeypad::init(void) {
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b082      	sub	sp, #8
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80006f4:	2200      	movs	r2, #0
 80006f6:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80006fa:	4803      	ldr	r0, [pc, #12]	@ (8000708 <_ZN8MyKeypad4initEv+0x1c>)
 80006fc:	f001 ff1c 	bl	8002538 <HAL_GPIO_WritePin>
}
 8000700:	bf00      	nop
 8000702:	3708      	adds	r7, #8
 8000704:	46bd      	mov	sp, r7
 8000706:	bd80      	pop	{r7, pc}
 8000708:	40010c00 	.word	0x40010c00

0800070c <_ZN8MyKeypad13scan_no_delayEv>:

/**
 * @brief Це ВАШ 100% РОБОЧИЙ КОД сканування, перенесений у клас
 * @return Символ клавіші або '\0'
 */
char MyKeypad::scan_no_delay(void) {
 800070c:	b580      	push	{r7, lr}
 800070e:	b086      	sub	sp, #24
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_SET);
 8000714:	2201      	movs	r2, #1
 8000716:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 800071a:	4832      	ldr	r0, [pc, #200]	@ (80007e4 <_ZN8MyKeypad13scan_no_delayEv+0xd8>)
 800071c:	f001 ff0c 	bl	8002538 <HAL_GPIO_WritePin>

    // Мікро-затримка для стабілізації, яку ми додали раніше
    for(volatile int i=0; i<500; i++);
 8000720:	2300      	movs	r3, #0
 8000722:	60bb      	str	r3, [r7, #8]
 8000724:	e002      	b.n	800072c <_ZN8MyKeypad13scan_no_delayEv+0x20>
 8000726:	68bb      	ldr	r3, [r7, #8]
 8000728:	3301      	adds	r3, #1
 800072a:	60bb      	str	r3, [r7, #8]
 800072c:	68bb      	ldr	r3, [r7, #8]
 800072e:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8000732:	4293      	cmp	r3, r2
 8000734:	bfd4      	ite	le
 8000736:	2301      	movle	r3, #1
 8000738:	2300      	movgt	r3, #0
 800073a:	b2db      	uxtb	r3, r3
 800073c:	2b00      	cmp	r3, #0
 800073e:	d1f2      	bne.n	8000726 <_ZN8MyKeypad13scan_no_delayEv+0x1a>

    for (int c = 0; c < 4; c++) {
 8000740:	2300      	movs	r3, #0
 8000742:	617b      	str	r3, [r7, #20]
 8000744:	e040      	b.n	80007c8 <_ZN8MyKeypad13scan_no_delayEv+0xbc>
        HAL_GPIO_WritePin(GPIOB, col_pins[c], GPIO_PIN_RESET);
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	697a      	ldr	r2, [r7, #20]
 800074a:	320c      	adds	r2, #12
 800074c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000750:	2200      	movs	r2, #0
 8000752:	4619      	mov	r1, r3
 8000754:	4823      	ldr	r0, [pc, #140]	@ (80007e4 <_ZN8MyKeypad13scan_no_delayEv+0xd8>)
 8000756:	f001 feef 	bl	8002538 <HAL_GPIO_WritePin>
        for (int r = 0; r < 4; r++) {
 800075a:	2300      	movs	r3, #0
 800075c:	613b      	str	r3, [r7, #16]
 800075e:	e023      	b.n	80007a8 <_ZN8MyKeypad13scan_no_delayEv+0x9c>
            if (HAL_GPIO_ReadPin(GPIOA, row_pins[r]) == GPIO_PIN_RESET) {
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	693a      	ldr	r2, [r7, #16]
 8000764:	3208      	adds	r2, #8
 8000766:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800076a:	4619      	mov	r1, r3
 800076c:	481e      	ldr	r0, [pc, #120]	@ (80007e8 <_ZN8MyKeypad13scan_no_delayEv+0xdc>)
 800076e:	f001 fec3 	bl	80024f8 <HAL_GPIO_ReadPin>
 8000772:	4603      	mov	r3, r0
 8000774:	2b00      	cmp	r3, #0
 8000776:	bf0c      	ite	eq
 8000778:	2301      	moveq	r3, #1
 800077a:	2300      	movne	r3, #0
 800077c:	b2db      	uxtb	r3, r3
 800077e:	2b00      	cmp	r3, #0
 8000780:	d00f      	beq.n	80007a2 <_ZN8MyKeypad13scan_no_delayEv+0x96>
                char key = key_map[r][c];
 8000782:	687a      	ldr	r2, [r7, #4]
 8000784:	693b      	ldr	r3, [r7, #16]
 8000786:	009b      	lsls	r3, r3, #2
 8000788:	441a      	add	r2, r3
 800078a:	697b      	ldr	r3, [r7, #20]
 800078c:	4413      	add	r3, r2
 800078e:	781b      	ldrb	r3, [r3, #0]
 8000790:	73fb      	strb	r3, [r7, #15]
                // Повертаємо стовпці в стан очікування
                HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000792:	2200      	movs	r2, #0
 8000794:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8000798:	4812      	ldr	r0, [pc, #72]	@ (80007e4 <_ZN8MyKeypad13scan_no_delayEv+0xd8>)
 800079a:	f001 fecd 	bl	8002538 <HAL_GPIO_WritePin>
                return key;
 800079e:	7bfb      	ldrb	r3, [r7, #15]
 80007a0:	e01c      	b.n	80007dc <_ZN8MyKeypad13scan_no_delayEv+0xd0>
        for (int r = 0; r < 4; r++) {
 80007a2:	693b      	ldr	r3, [r7, #16]
 80007a4:	3301      	adds	r3, #1
 80007a6:	613b      	str	r3, [r7, #16]
 80007a8:	693b      	ldr	r3, [r7, #16]
 80007aa:	2b03      	cmp	r3, #3
 80007ac:	ddd8      	ble.n	8000760 <_ZN8MyKeypad13scan_no_delayEv+0x54>
            }
        }
        // Деактивуємо поточний стовпець
        HAL_GPIO_WritePin(GPIOB, col_pins[c], GPIO_PIN_SET);
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	697a      	ldr	r2, [r7, #20]
 80007b2:	320c      	adds	r2, #12
 80007b4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80007b8:	2201      	movs	r2, #1
 80007ba:	4619      	mov	r1, r3
 80007bc:	4809      	ldr	r0, [pc, #36]	@ (80007e4 <_ZN8MyKeypad13scan_no_delayEv+0xd8>)
 80007be:	f001 febb 	bl	8002538 <HAL_GPIO_WritePin>
    for (int c = 0; c < 4; c++) {
 80007c2:	697b      	ldr	r3, [r7, #20]
 80007c4:	3301      	adds	r3, #1
 80007c6:	617b      	str	r3, [r7, #20]
 80007c8:	697b      	ldr	r3, [r7, #20]
 80007ca:	2b03      	cmp	r3, #3
 80007cc:	ddbb      	ble.n	8000746 <_ZN8MyKeypad13scan_no_delayEv+0x3a>
    }

    // Повертаємо всі стовпці в стан очікування
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80007ce:	2200      	movs	r2, #0
 80007d0:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80007d4:	4803      	ldr	r0, [pc, #12]	@ (80007e4 <_ZN8MyKeypad13scan_no_delayEv+0xd8>)
 80007d6:	f001 feaf 	bl	8002538 <HAL_GPIO_WritePin>
    return '\0';
 80007da:	2300      	movs	r3, #0
}
 80007dc:	4618      	mov	r0, r3
 80007de:	3718      	adds	r7, #24
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bd80      	pop	{r7, pc}
 80007e4:	40010c00 	.word	0x40010c00
 80007e8:	40010800 	.word	0x40010800

080007ec <keypad_task>:

/**
 * @brief Функція RTOS-задачі з ПРАВИЛЬНИM debounce
 */
void keypad_task(void* argument)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b088      	sub	sp, #32
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
    g_keypad.init();
 80007f4:	481e      	ldr	r0, [pc, #120]	@ (8000870 <keypad_task+0x84>)
 80007f6:	f7ff ff79 	bl	80006ec <_ZN8MyKeypad4initEv>

    char last_key_seen = 0;
 80007fa:	2300      	movs	r3, #0
 80007fc:	77fb      	strb	r3, [r7, #31]
    uint32_t press_time = 0;
 80007fe:	2300      	movs	r3, #0
 8000800:	61bb      	str	r3, [r7, #24]
    bool key_reported = false; // Прапорець, що ми вже відправили клавішу
 8000802:	2300      	movs	r3, #0
 8000804:	75fb      	strb	r3, [r7, #23]

    const uint32_t DEBOUNCE_TIME_MS = 50; // 50 мс на debounce
 8000806:	2332      	movs	r3, #50	@ 0x32
 8000808:	613b      	str	r3, [r7, #16]

    while (1)
    {
        char key = g_keypad.scan_no_delay(); // Скануємо
 800080a:	4819      	ldr	r0, [pc, #100]	@ (8000870 <keypad_task+0x84>)
 800080c:	f7ff ff7e 	bl	800070c <_ZN8MyKeypad13scan_no_delayEv>
 8000810:	4603      	mov	r3, r0
 8000812:	73fb      	strb	r3, [r7, #15]
        uint32_t now = xTaskGetTickCount() * portTICK_PERIOD_MS;
 8000814:	f006 f8a8 	bl	8006968 <xTaskGetTickCount>
 8000818:	60b8      	str	r0, [r7, #8]

        if (key != 0) {
 800081a:	7bfb      	ldrb	r3, [r7, #15]
 800081c:	2b00      	cmp	r3, #0
 800081e:	d01f      	beq.n	8000860 <keypad_task+0x74>
            // Кнопка натиснута
            if (key != last_key_seen) {
 8000820:	7bfa      	ldrb	r2, [r7, #15]
 8000822:	7ffb      	ldrb	r3, [r7, #31]
 8000824:	429a      	cmp	r2, r3
 8000826:	d006      	beq.n	8000836 <keypad_task+0x4a>
                // Це нова кнопка
                last_key_seen = key;
 8000828:	7bfb      	ldrb	r3, [r7, #15]
 800082a:	77fb      	strb	r3, [r7, #31]
                press_time = now;
 800082c:	68bb      	ldr	r3, [r7, #8]
 800082e:	61bb      	str	r3, [r7, #24]
                key_reported = false; // Скидаємо прапорець
 8000830:	2300      	movs	r3, #0
 8000832:	75fb      	strb	r3, [r7, #23]
 8000834:	e018      	b.n	8000868 <keypad_task+0x7c>
            } else if (now - press_time > DEBOUNCE_TIME_MS && !key_reported) {
 8000836:	68ba      	ldr	r2, [r7, #8]
 8000838:	69bb      	ldr	r3, [r7, #24]
 800083a:	1ad3      	subs	r3, r2, r3
 800083c:	2b32      	cmp	r3, #50	@ 0x32
 800083e:	d913      	bls.n	8000868 <keypad_task+0x7c>
 8000840:	7dfb      	ldrb	r3, [r7, #23]
 8000842:	f083 0301 	eor.w	r3, r3, #1
 8000846:	b2db      	uxtb	r3, r3
 8000848:	2b00      	cmp	r3, #0
 800084a:	d00d      	beq.n	8000868 <keypad_task+0x7c>
                // Кнопка утримується > 50 мс і ми її ще не відправляли

                // === ГОЛОВНА ЛОГІКА ===
                // Передаємо натискання об'єкту дисплея
                g_display.on_key_press(key);
 800084c:	7bfb      	ldrb	r3, [r7, #15]
 800084e:	4619      	mov	r1, r3
 8000850:	4808      	ldr	r0, [pc, #32]	@ (8000874 <keypad_task+0x88>)
 8000852:	f7ff fcc0 	bl	80001d6 <_ZN9MyDisplay12on_key_pressEc>
                key_reported = true; // Встановлюємо прапорець
 8000856:	2301      	movs	r3, #1
 8000858:	75fb      	strb	r3, [r7, #23]
                UI_Blink_Once();
 800085a:	f000 fd7b 	bl	8001354 <UI_Blink_Once>
 800085e:	e003      	b.n	8000868 <keypad_task+0x7c>
            }
        } else {
            // Кнопку відпустили
            last_key_seen = 0;
 8000860:	2300      	movs	r3, #0
 8000862:	77fb      	strb	r3, [r7, #31]
            key_reported = false;
 8000864:	2300      	movs	r3, #0
 8000866:	75fb      	strb	r3, [r7, #23]
        }

        vTaskDelay(pdMS_TO_TICKS(10)); // Опитуємо кожні 10 мс
 8000868:	200a      	movs	r0, #10
 800086a:	f005 ff2b 	bl	80066c4 <vTaskDelay>
    }
 800086e:	e7cc      	b.n	800080a <keypad_task+0x1e>
 8000870:	2000012c 	.word	0x2000012c
 8000874:	20000088 	.word	0x20000088

08000878 <_Z41__static_initialization_and_destruction_0v>:
}


} // extern "C"
 8000878:	b580      	push	{r7, lr}
 800087a:	af00      	add	r7, sp, #0
static MyKeypad g_keypad;
 800087c:	4802      	ldr	r0, [pc, #8]	@ (8000888 <_Z41__static_initialization_and_destruction_0v+0x10>)
 800087e:	f7ff ff0b 	bl	8000698 <_ZN8MyKeypadC1Ev>
} // extern "C"
 8000882:	bf00      	nop
 8000884:	bd80      	pop	{r7, pc}
 8000886:	bf00      	nop
 8000888:	2000012c 	.word	0x2000012c

0800088c <_GLOBAL__sub_I__ZN8MyKeypadC2Ev>:
 800088c:	b580      	push	{r7, lr}
 800088e:	af00      	add	r7, sp, #0
 8000890:	f7ff fff2 	bl	8000878 <_Z41__static_initialization_and_destruction_0v>
 8000894:	bd80      	pop	{r7, pc}

08000896 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000896:	b580      	push	{r7, lr}
 8000898:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800089a:	f000 fd8d 	bl	80013b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800089e:	f000 f812 	bl	80008c6 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008a2:	f7ff fda1 	bl	80003e8 <MX_GPIO_Init>
  MX_DMA_Init();
 80008a6:	f7ff fd37 	bl	8000318 <MX_DMA_Init>
  MX_I2C1_Init();
 80008aa:	f7ff fe2d 	bl	8000508 <MX_I2C1_Init>
  MX_SPI1_Init();
 80008ae:	f000 f89f 	bl	80009f0 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  display_init();
 80008b2:	f7ff fc4d 	bl	8000150 <display_init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 80008b6:	f004 fc0f 	bl	80050d8 <osKernelInitialize>
  MX_FREERTOS_Init();
 80008ba:	f7ff fd5b 	bl	8000374 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80008be:	f004 fc2d 	bl	800511c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80008c2:	bf00      	nop
 80008c4:	e7fd      	b.n	80008c2 <main+0x2c>

080008c6 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008c6:	b580      	push	{r7, lr}
 80008c8:	b090      	sub	sp, #64	@ 0x40
 80008ca:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008cc:	f107 0318 	add.w	r3, r7, #24
 80008d0:	2228      	movs	r2, #40	@ 0x28
 80008d2:	2100      	movs	r1, #0
 80008d4:	4618      	mov	r0, r3
 80008d6:	f007 fcdd 	bl	8008294 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008da:	1d3b      	adds	r3, r7, #4
 80008dc:	2200      	movs	r2, #0
 80008de:	601a      	str	r2, [r3, #0]
 80008e0:	605a      	str	r2, [r3, #4]
 80008e2:	609a      	str	r2, [r3, #8]
 80008e4:	60da      	str	r2, [r3, #12]
 80008e6:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008e8:	2301      	movs	r3, #1
 80008ea:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008ec:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80008f0:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80008f2:	2300      	movs	r3, #0
 80008f4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008f6:	2301      	movs	r3, #1
 80008f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008fa:	2302      	movs	r3, #2
 80008fc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008fe:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000902:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000904:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000908:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800090a:	f107 0318 	add.w	r3, r7, #24
 800090e:	4618      	mov	r0, r3
 8000910:	f003 f97a 	bl	8003c08 <HAL_RCC_OscConfig>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d001      	beq.n	800091e <SystemClock_Config+0x58>
  {
    Error_Handler();
 800091a:	f000 f859 	bl	80009d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800091e:	230f      	movs	r3, #15
 8000920:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000922:	2302      	movs	r3, #2
 8000924:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000926:	2300      	movs	r3, #0
 8000928:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800092a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800092e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000930:	2300      	movs	r3, #0
 8000932:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000934:	1d3b      	adds	r3, r7, #4
 8000936:	2102      	movs	r1, #2
 8000938:	4618      	mov	r0, r3
 800093a:	f003 fcd3 	bl	80042e4 <HAL_RCC_ClockConfig>
 800093e:	4603      	mov	r3, r0
 8000940:	2b00      	cmp	r3, #0
 8000942:	d001      	beq.n	8000948 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000944:	f000 f844 	bl	80009d0 <Error_Handler>
  }
}
 8000948:	bf00      	nop
 800094a:	3740      	adds	r7, #64	@ 0x40
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}

08000950 <HAL_I2C_ErrorCallback>:
    // негайно перемикаємо контекст
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
  }
}
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b084      	sub	sp, #16
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
  if (hi2c->Instance == hi2c1.Instance)
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	681a      	ldr	r2, [r3, #0]
 800095c:	4b10      	ldr	r3, [pc, #64]	@ (80009a0 <HAL_I2C_ErrorCallback+0x50>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	429a      	cmp	r2, r3
 8000962:	d118      	bne.n	8000996 <HAL_I2C_ErrorCallback+0x46>
  {
    // 1. Примусово скидаємо стан HAL, щоб уникнути HAL_BUSY
    hi2c->State = HAL_I2C_STATE_READY;
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	2220      	movs	r2, #32
 8000968:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    // 2. "Віддаємо" семафор, щоб розблокувати display_task
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800096c:	2300      	movs	r3, #0
 800096e:	60fb      	str	r3, [r7, #12]
    xSemaphoreGiveFromISR(g_i2c_tx_done_sem, &xHigherPriorityTaskWoken);
 8000970:	4b0c      	ldr	r3, [pc, #48]	@ (80009a4 <HAL_I2C_ErrorCallback+0x54>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	f107 020c 	add.w	r2, r7, #12
 8000978:	4611      	mov	r1, r2
 800097a:	4618      	mov	r0, r3
 800097c:	f005 f86a 	bl	8005a54 <xQueueGiveFromISR>
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	2b00      	cmp	r3, #0
 8000984:	d007      	beq.n	8000996 <HAL_I2C_ErrorCallback+0x46>
 8000986:	4b08      	ldr	r3, [pc, #32]	@ (80009a8 <HAL_I2C_ErrorCallback+0x58>)
 8000988:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800098c:	601a      	str	r2, [r3, #0]
 800098e:	f3bf 8f4f 	dsb	sy
 8000992:	f3bf 8f6f 	isb	sy
  }
}
 8000996:	bf00      	nop
 8000998:	3710      	adds	r7, #16
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	20000094 	.word	0x20000094
 80009a4:	20000084 	.word	0x20000084
 80009a8:	e000ed04 	.word	0xe000ed04

080009ac <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b082      	sub	sp, #8
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	4a04      	ldr	r2, [pc, #16]	@ (80009cc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80009ba:	4293      	cmp	r3, r2
 80009bc:	d101      	bne.n	80009c2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80009be:	f000 fd11 	bl	80013e4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80009c2:	bf00      	nop
 80009c4:	3708      	adds	r7, #8
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	40012c00 	.word	0x40012c00

080009d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009d4:	b672      	cpsid	i
}
 80009d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009d8:	bf00      	nop
 80009da:	e7fd      	b.n	80009d8 <Error_Handler+0x8>

080009dc <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 80009dc:	b480      	push	{r7}
 80009de:	b083      	sub	sp, #12
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
 80009e4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 80009e6:	bf00      	nop
 80009e8:	370c      	adds	r7, #12
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bc80      	pop	{r7}
 80009ee:	4770      	bx	lr

080009f0 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_tx;
DMA_HandleTypeDef hdma_spi1_rx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80009f4:	4b17      	ldr	r3, [pc, #92]	@ (8000a54 <MX_SPI1_Init+0x64>)
 80009f6:	4a18      	ldr	r2, [pc, #96]	@ (8000a58 <MX_SPI1_Init+0x68>)
 80009f8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80009fa:	4b16      	ldr	r3, [pc, #88]	@ (8000a54 <MX_SPI1_Init+0x64>)
 80009fc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000a00:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000a02:	4b14      	ldr	r3, [pc, #80]	@ (8000a54 <MX_SPI1_Init+0x64>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a08:	4b12      	ldr	r3, [pc, #72]	@ (8000a54 <MX_SPI1_Init+0x64>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a0e:	4b11      	ldr	r3, [pc, #68]	@ (8000a54 <MX_SPI1_Init+0x64>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a14:	4b0f      	ldr	r3, [pc, #60]	@ (8000a54 <MX_SPI1_Init+0x64>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000a1a:	4b0e      	ldr	r3, [pc, #56]	@ (8000a54 <MX_SPI1_Init+0x64>)
 8000a1c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a20:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000a22:	4b0c      	ldr	r3, [pc, #48]	@ (8000a54 <MX_SPI1_Init+0x64>)
 8000a24:	2210      	movs	r2, #16
 8000a26:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a28:	4b0a      	ldr	r3, [pc, #40]	@ (8000a54 <MX_SPI1_Init+0x64>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a2e:	4b09      	ldr	r3, [pc, #36]	@ (8000a54 <MX_SPI1_Init+0x64>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a34:	4b07      	ldr	r3, [pc, #28]	@ (8000a54 <MX_SPI1_Init+0x64>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000a3a:	4b06      	ldr	r3, [pc, #24]	@ (8000a54 <MX_SPI1_Init+0x64>)
 8000a3c:	220a      	movs	r2, #10
 8000a3e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000a40:	4804      	ldr	r0, [pc, #16]	@ (8000a54 <MX_SPI1_Init+0x64>)
 8000a42:	f003 fec5 	bl	80047d0 <HAL_SPI_Init>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d001      	beq.n	8000a50 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000a4c:	f7ff ffc0 	bl	80009d0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000a50:	bf00      	nop
 8000a52:	bd80      	pop	{r7, pc}
 8000a54:	2000014c 	.word	0x2000014c
 8000a58:	40013000 	.word	0x40013000

08000a5c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b088      	sub	sp, #32
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a64:	f107 0310 	add.w	r3, r7, #16
 8000a68:	2200      	movs	r2, #0
 8000a6a:	601a      	str	r2, [r3, #0]
 8000a6c:	605a      	str	r2, [r3, #4]
 8000a6e:	609a      	str	r2, [r3, #8]
 8000a70:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	4a41      	ldr	r2, [pc, #260]	@ (8000b7c <HAL_SPI_MspInit+0x120>)
 8000a78:	4293      	cmp	r3, r2
 8000a7a:	d17b      	bne.n	8000b74 <HAL_SPI_MspInit+0x118>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000a7c:	4b40      	ldr	r3, [pc, #256]	@ (8000b80 <HAL_SPI_MspInit+0x124>)
 8000a7e:	699b      	ldr	r3, [r3, #24]
 8000a80:	4a3f      	ldr	r2, [pc, #252]	@ (8000b80 <HAL_SPI_MspInit+0x124>)
 8000a82:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000a86:	6193      	str	r3, [r2, #24]
 8000a88:	4b3d      	ldr	r3, [pc, #244]	@ (8000b80 <HAL_SPI_MspInit+0x124>)
 8000a8a:	699b      	ldr	r3, [r3, #24]
 8000a8c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000a90:	60fb      	str	r3, [r7, #12]
 8000a92:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a94:	4b3a      	ldr	r3, [pc, #232]	@ (8000b80 <HAL_SPI_MspInit+0x124>)
 8000a96:	699b      	ldr	r3, [r3, #24]
 8000a98:	4a39      	ldr	r2, [pc, #228]	@ (8000b80 <HAL_SPI_MspInit+0x124>)
 8000a9a:	f043 0304 	orr.w	r3, r3, #4
 8000a9e:	6193      	str	r3, [r2, #24]
 8000aa0:	4b37      	ldr	r3, [pc, #220]	@ (8000b80 <HAL_SPI_MspInit+0x124>)
 8000aa2:	699b      	ldr	r3, [r3, #24]
 8000aa4:	f003 0304 	and.w	r3, r3, #4
 8000aa8:	60bb      	str	r3, [r7, #8]
 8000aaa:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000aac:	23a0      	movs	r3, #160	@ 0xa0
 8000aae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ab0:	2302      	movs	r3, #2
 8000ab2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ab4:	2303      	movs	r3, #3
 8000ab6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ab8:	f107 0310 	add.w	r3, r7, #16
 8000abc:	4619      	mov	r1, r3
 8000abe:	4831      	ldr	r0, [pc, #196]	@ (8000b84 <HAL_SPI_MspInit+0x128>)
 8000ac0:	f001 f9c6 	bl	8001e50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000ac4:	2340      	movs	r3, #64	@ 0x40
 8000ac6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000acc:	2300      	movs	r3, #0
 8000ace:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ad0:	f107 0310 	add.w	r3, r7, #16
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	482b      	ldr	r0, [pc, #172]	@ (8000b84 <HAL_SPI_MspInit+0x128>)
 8000ad8:	f001 f9ba 	bl	8001e50 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8000adc:	4b2a      	ldr	r3, [pc, #168]	@ (8000b88 <HAL_SPI_MspInit+0x12c>)
 8000ade:	4a2b      	ldr	r2, [pc, #172]	@ (8000b8c <HAL_SPI_MspInit+0x130>)
 8000ae0:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000ae2:	4b29      	ldr	r3, [pc, #164]	@ (8000b88 <HAL_SPI_MspInit+0x12c>)
 8000ae4:	2210      	movs	r2, #16
 8000ae6:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ae8:	4b27      	ldr	r3, [pc, #156]	@ (8000b88 <HAL_SPI_MspInit+0x12c>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000aee:	4b26      	ldr	r3, [pc, #152]	@ (8000b88 <HAL_SPI_MspInit+0x12c>)
 8000af0:	2280      	movs	r2, #128	@ 0x80
 8000af2:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000af4:	4b24      	ldr	r3, [pc, #144]	@ (8000b88 <HAL_SPI_MspInit+0x12c>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000afa:	4b23      	ldr	r3, [pc, #140]	@ (8000b88 <HAL_SPI_MspInit+0x12c>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8000b00:	4b21      	ldr	r3, [pc, #132]	@ (8000b88 <HAL_SPI_MspInit+0x12c>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000b06:	4b20      	ldr	r3, [pc, #128]	@ (8000b88 <HAL_SPI_MspInit+0x12c>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8000b0c:	481e      	ldr	r0, [pc, #120]	@ (8000b88 <HAL_SPI_MspInit+0x12c>)
 8000b0e:	f000 fdf3 	bl	80016f8 <HAL_DMA_Init>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d001      	beq.n	8000b1c <HAL_SPI_MspInit+0xc0>
    {
      Error_Handler();
 8000b18:	f7ff ff5a 	bl	80009d0 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	4a1a      	ldr	r2, [pc, #104]	@ (8000b88 <HAL_SPI_MspInit+0x12c>)
 8000b20:	649a      	str	r2, [r3, #72]	@ 0x48
 8000b22:	4a19      	ldr	r2, [pc, #100]	@ (8000b88 <HAL_SPI_MspInit+0x12c>)
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8000b28:	4b19      	ldr	r3, [pc, #100]	@ (8000b90 <HAL_SPI_MspInit+0x134>)
 8000b2a:	4a1a      	ldr	r2, [pc, #104]	@ (8000b94 <HAL_SPI_MspInit+0x138>)
 8000b2c:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b2e:	4b18      	ldr	r3, [pc, #96]	@ (8000b90 <HAL_SPI_MspInit+0x134>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b34:	4b16      	ldr	r3, [pc, #88]	@ (8000b90 <HAL_SPI_MspInit+0x134>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000b3a:	4b15      	ldr	r3, [pc, #84]	@ (8000b90 <HAL_SPI_MspInit+0x134>)
 8000b3c:	2280      	movs	r2, #128	@ 0x80
 8000b3e:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b40:	4b13      	ldr	r3, [pc, #76]	@ (8000b90 <HAL_SPI_MspInit+0x134>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b46:	4b12      	ldr	r3, [pc, #72]	@ (8000b90 <HAL_SPI_MspInit+0x134>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8000b4c:	4b10      	ldr	r3, [pc, #64]	@ (8000b90 <HAL_SPI_MspInit+0x134>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000b52:	4b0f      	ldr	r3, [pc, #60]	@ (8000b90 <HAL_SPI_MspInit+0x134>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8000b58:	480d      	ldr	r0, [pc, #52]	@ (8000b90 <HAL_SPI_MspInit+0x134>)
 8000b5a:	f000 fdcd 	bl	80016f8 <HAL_DMA_Init>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d001      	beq.n	8000b68 <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8000b64:	f7ff ff34 	bl	80009d0 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	4a09      	ldr	r2, [pc, #36]	@ (8000b90 <HAL_SPI_MspInit+0x134>)
 8000b6c:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000b6e:	4a08      	ldr	r2, [pc, #32]	@ (8000b90 <HAL_SPI_MspInit+0x134>)
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000b74:	bf00      	nop
 8000b76:	3720      	adds	r7, #32
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	40013000 	.word	0x40013000
 8000b80:	40021000 	.word	0x40021000
 8000b84:	40010800 	.word	0x40010800
 8000b88:	200001a4 	.word	0x200001a4
 8000b8c:	40020030 	.word	0x40020030
 8000b90:	200001e8 	.word	0x200001e8
 8000b94:	4002001c 	.word	0x4002001c

08000b98 <ssd1306_WriteCommand>:
// [1..512] = наш буфер
static uint8_t SSD1306_DMATransmitBuffer[sizeof(SSD1306_Buffer) + 1];

// Приватна функція для відправки команд (блокуюча)
static HAL_StatusTypeDef ssd1306_WriteCommand(uint8_t cmd)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b086      	sub	sp, #24
 8000b9c:	af04      	add	r7, sp, #16
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	71fb      	strb	r3, [r7, #7]
    // Використовуємо короткий таймаут, а не HAL_MAX_DELAY
    return HAL_I2C_Mem_Write(&hi2c1, (SSD1306_I2C_ADDR << 1), 0x00, 1, &cmd, 1, 100);
 8000ba2:	2364      	movs	r3, #100	@ 0x64
 8000ba4:	9302      	str	r3, [sp, #8]
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	9301      	str	r3, [sp, #4]
 8000baa:	1dfb      	adds	r3, r7, #7
 8000bac:	9300      	str	r3, [sp, #0]
 8000bae:	2301      	movs	r3, #1
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	2178      	movs	r1, #120	@ 0x78
 8000bb4:	4803      	ldr	r0, [pc, #12]	@ (8000bc4 <ssd1306_WriteCommand+0x2c>)
 8000bb6:	f001 ff05 	bl	80029c4 <HAL_I2C_Mem_Write>
 8000bba:	4603      	mov	r3, r0
}
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	3708      	adds	r7, #8
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	20000094 	.word	0x20000094

08000bc8 <ssd1306_Init>:

// Ініціалізація
uint8_t ssd1306_Init(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0
    // Затримка на ввімкнення
    HAL_Delay(100);
 8000bcc:	2064      	movs	r0, #100	@ 0x64
 8000bce:	f000 fc25 	bl	800141c <HAL_Delay>

    // Послідовність ініціалізації для 128x32
    if (ssd1306_WriteCommand(0xAE) != HAL_OK) return 0; // Display OFF
 8000bd2:	20ae      	movs	r0, #174	@ 0xae
 8000bd4:	f7ff ffe0 	bl	8000b98 <ssd1306_WriteCommand>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d001      	beq.n	8000be2 <ssd1306_Init+0x1a>
 8000bde:	2300      	movs	r3, #0
 8000be0:	e0d8      	b.n	8000d94 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x20) != HAL_OK) return 0; // Set Memory Addressing Mode
 8000be2:	2020      	movs	r0, #32
 8000be4:	f7ff ffd8 	bl	8000b98 <ssd1306_WriteCommand>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d001      	beq.n	8000bf2 <ssd1306_Init+0x2a>
 8000bee:	2300      	movs	r3, #0
 8000bf0:	e0d0      	b.n	8000d94 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x00) != HAL_OK) return 0; // 00 = Horizontal
 8000bf2:	2000      	movs	r0, #0
 8000bf4:	f7ff ffd0 	bl	8000b98 <ssd1306_WriteCommand>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d001      	beq.n	8000c02 <ssd1306_Init+0x3a>
 8000bfe:	2300      	movs	r3, #0
 8000c00:	e0c8      	b.n	8000d94 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xB0) != HAL_OK) return 0; // Set Page Start Address (0xB0-B7)
 8000c02:	20b0      	movs	r0, #176	@ 0xb0
 8000c04:	f7ff ffc8 	bl	8000b98 <ssd1306_WriteCommand>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d001      	beq.n	8000c12 <ssd1306_Init+0x4a>
 8000c0e:	2300      	movs	r3, #0
 8000c10:	e0c0      	b.n	8000d94 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xC8) != HAL_OK) return 0; // Set COM Output Scan Direction
 8000c12:	20c8      	movs	r0, #200	@ 0xc8
 8000c14:	f7ff ffc0 	bl	8000b98 <ssd1306_WriteCommand>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d001      	beq.n	8000c22 <ssd1306_Init+0x5a>
 8000c1e:	2300      	movs	r3, #0
 8000c20:	e0b8      	b.n	8000d94 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x00) != HAL_OK) return 0; // ---set low column address
 8000c22:	2000      	movs	r0, #0
 8000c24:	f7ff ffb8 	bl	8000b98 <ssd1306_WriteCommand>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d001      	beq.n	8000c32 <ssd1306_Init+0x6a>
 8000c2e:	2300      	movs	r3, #0
 8000c30:	e0b0      	b.n	8000d94 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x10) != HAL_OK) return 0; // ---set high column address
 8000c32:	2010      	movs	r0, #16
 8000c34:	f7ff ffb0 	bl	8000b98 <ssd1306_WriteCommand>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d001      	beq.n	8000c42 <ssd1306_Init+0x7a>
 8000c3e:	2300      	movs	r3, #0
 8000c40:	e0a8      	b.n	8000d94 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x40) != HAL_OK) return 0; // --set start line address
 8000c42:	2040      	movs	r0, #64	@ 0x40
 8000c44:	f7ff ffa8 	bl	8000b98 <ssd1306_WriteCommand>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d001      	beq.n	8000c52 <ssd1306_Init+0x8a>
 8000c4e:	2300      	movs	r3, #0
 8000c50:	e0a0      	b.n	8000d94 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x81) != HAL_OK) return 0; // Set contrast
 8000c52:	2081      	movs	r0, #129	@ 0x81
 8000c54:	f7ff ffa0 	bl	8000b98 <ssd1306_WriteCommand>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d001      	beq.n	8000c62 <ssd1306_Init+0x9a>
 8000c5e:	2300      	movs	r3, #0
 8000c60:	e098      	b.n	8000d94 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xFF) != HAL_OK) return 0;
 8000c62:	20ff      	movs	r0, #255	@ 0xff
 8000c64:	f7ff ff98 	bl	8000b98 <ssd1306_WriteCommand>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d001      	beq.n	8000c72 <ssd1306_Init+0xaa>
 8000c6e:	2300      	movs	r3, #0
 8000c70:	e090      	b.n	8000d94 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xA1) != HAL_OK) return 0; // Set segment re-map 0 to 127
 8000c72:	20a1      	movs	r0, #161	@ 0xa1
 8000c74:	f7ff ff90 	bl	8000b98 <ssd1306_WriteCommand>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d001      	beq.n	8000c82 <ssd1306_Init+0xba>
 8000c7e:	2300      	movs	r3, #0
 8000c80:	e088      	b.n	8000d94 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xA6) != HAL_OK) return 0; // Set normal display
 8000c82:	20a6      	movs	r0, #166	@ 0xa6
 8000c84:	f7ff ff88 	bl	8000b98 <ssd1306_WriteCommand>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d001      	beq.n	8000c92 <ssd1306_Init+0xca>
 8000c8e:	2300      	movs	r3, #0
 8000c90:	e080      	b.n	8000d94 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xA8) != HAL_OK) return 0; // Set multiplex ratio
 8000c92:	20a8      	movs	r0, #168	@ 0xa8
 8000c94:	f7ff ff80 	bl	8000b98 <ssd1306_WriteCommand>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d001      	beq.n	8000ca2 <ssd1306_Init+0xda>
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	e078      	b.n	8000d94 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x1F) != HAL_OK) return 0; // 1/32 duty (for 128x32)
 8000ca2:	201f      	movs	r0, #31
 8000ca4:	f7ff ff78 	bl	8000b98 <ssd1306_WriteCommand>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d001      	beq.n	8000cb2 <ssd1306_Init+0xea>
 8000cae:	2300      	movs	r3, #0
 8000cb0:	e070      	b.n	8000d94 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xD3) != HAL_OK) return 0; // Set display offset
 8000cb2:	20d3      	movs	r0, #211	@ 0xd3
 8000cb4:	f7ff ff70 	bl	8000b98 <ssd1306_WriteCommand>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d001      	beq.n	8000cc2 <ssd1306_Init+0xfa>
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	e068      	b.n	8000d94 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x00) != HAL_OK) return 0; // no offset
 8000cc2:	2000      	movs	r0, #0
 8000cc4:	f7ff ff68 	bl	8000b98 <ssd1306_WriteCommand>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <ssd1306_Init+0x10a>
 8000cce:	2300      	movs	r3, #0
 8000cd0:	e060      	b.n	8000d94 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xD5) != HAL_OK) return 0; // Set display clock divide ratio
 8000cd2:	20d5      	movs	r0, #213	@ 0xd5
 8000cd4:	f7ff ff60 	bl	8000b98 <ssd1306_WriteCommand>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d001      	beq.n	8000ce2 <ssd1306_Init+0x11a>
 8000cde:	2300      	movs	r3, #0
 8000ce0:	e058      	b.n	8000d94 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x80) != HAL_OK) return 0; //
 8000ce2:	2080      	movs	r0, #128	@ 0x80
 8000ce4:	f7ff ff58 	bl	8000b98 <ssd1306_WriteCommand>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d001      	beq.n	8000cf2 <ssd1306_Init+0x12a>
 8000cee:	2300      	movs	r3, #0
 8000cf0:	e050      	b.n	8000d94 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xD9) != HAL_OK) return 0; // Set pre-charge period
 8000cf2:	20d9      	movs	r0, #217	@ 0xd9
 8000cf4:	f7ff ff50 	bl	8000b98 <ssd1306_WriteCommand>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d001      	beq.n	8000d02 <ssd1306_Init+0x13a>
 8000cfe:	2300      	movs	r3, #0
 8000d00:	e048      	b.n	8000d94 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xF1) != HAL_OK) return 0;
 8000d02:	20f1      	movs	r0, #241	@ 0xf1
 8000d04:	f7ff ff48 	bl	8000b98 <ssd1306_WriteCommand>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d001      	beq.n	8000d12 <ssd1306_Init+0x14a>
 8000d0e:	2300      	movs	r3, #0
 8000d10:	e040      	b.n	8000d94 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xDA) != HAL_OK) return 0; // Set com pins hardware config
 8000d12:	20da      	movs	r0, #218	@ 0xda
 8000d14:	f7ff ff40 	bl	8000b98 <ssd1306_WriteCommand>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d001      	beq.n	8000d22 <ssd1306_Init+0x15a>
 8000d1e:	2300      	movs	r3, #0
 8000d20:	e038      	b.n	8000d94 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x02) != HAL_OK) return 0; // (for 128x32)
 8000d22:	2002      	movs	r0, #2
 8000d24:	f7ff ff38 	bl	8000b98 <ssd1306_WriteCommand>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d001      	beq.n	8000d32 <ssd1306_Init+0x16a>
 8000d2e:	2300      	movs	r3, #0
 8000d30:	e030      	b.n	8000d94 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xDB) != HAL_OK) return 0; // Set vcomh
 8000d32:	20db      	movs	r0, #219	@ 0xdb
 8000d34:	f7ff ff30 	bl	8000b98 <ssd1306_WriteCommand>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d001      	beq.n	8000d42 <ssd1306_Init+0x17a>
 8000d3e:	2300      	movs	r3, #0
 8000d40:	e028      	b.n	8000d94 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x40) != HAL_OK) return 0;
 8000d42:	2040      	movs	r0, #64	@ 0x40
 8000d44:	f7ff ff28 	bl	8000b98 <ssd1306_WriteCommand>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d001      	beq.n	8000d52 <ssd1306_Init+0x18a>
 8000d4e:	2300      	movs	r3, #0
 8000d50:	e020      	b.n	8000d94 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x8D) != HAL_OK) return 0; // Set Charge Pump
 8000d52:	208d      	movs	r0, #141	@ 0x8d
 8000d54:	f7ff ff20 	bl	8000b98 <ssd1306_WriteCommand>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d001      	beq.n	8000d62 <ssd1306_Init+0x19a>
 8000d5e:	2300      	movs	r3, #0
 8000d60:	e018      	b.n	8000d94 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x14) != HAL_OK) return 0; // Enabled
 8000d62:	2014      	movs	r0, #20
 8000d64:	f7ff ff18 	bl	8000b98 <ssd1306_WriteCommand>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d001      	beq.n	8000d72 <ssd1306_Init+0x1aa>
 8000d6e:	2300      	movs	r3, #0
 8000d70:	e010      	b.n	8000d94 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xAF) != HAL_OK) return 0; // Display ON
 8000d72:	20af      	movs	r0, #175	@ 0xaf
 8000d74:	f7ff ff10 	bl	8000b98 <ssd1306_WriteCommand>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d001      	beq.n	8000d82 <ssd1306_Init+0x1ba>
 8000d7e:	2300      	movs	r3, #0
 8000d80:	e008      	b.n	8000d94 <ssd1306_Init+0x1cc>

    // Очищуємо буфер
    ssd1306_Fill(Black);
 8000d82:	2000      	movs	r0, #0
 8000d84:	f000 f80a 	bl	8000d9c <ssd1306_Fill>
    // Оновлюємо екран (блокуючим методом, 1 раз)
    ssd1306_UpdateScreen();
 8000d88:	f000 f93c 	bl	8001004 <ssd1306_UpdateScreen>

    // Перший байт DMA-буфера - це завжди "Control Byte"
    // 0x40 = "я зараз буду надсилати дані"
    SSD1306_DMATransmitBuffer[0] = 0x40;
 8000d8c:	4b02      	ldr	r3, [pc, #8]	@ (8000d98 <ssd1306_Init+0x1d0>)
 8000d8e:	2240      	movs	r2, #64	@ 0x40
 8000d90:	701a      	strb	r2, [r3, #0]

    return 1; // Успіх
 8000d92:	2301      	movs	r3, #1
}
 8000d94:	4618      	mov	r0, r3
 8000d96:	bd80      	pop	{r7, pc}
 8000d98:	2000042c 	.word	0x2000042c

08000d9c <ssd1306_Fill>:

// Заповнення буфера
void ssd1306_Fill(uint8_t color)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	b085      	sub	sp, #20
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	4603      	mov	r3, r0
 8000da4:	71fb      	strb	r3, [r7, #7]
    uint8_t fill_val = (color == Black) ? 0x00 : 0xFF;
 8000da6:	79fb      	ldrb	r3, [r7, #7]
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d101      	bne.n	8000db0 <ssd1306_Fill+0x14>
 8000dac:	2300      	movs	r3, #0
 8000dae:	e000      	b.n	8000db2 <ssd1306_Fill+0x16>
 8000db0:	23ff      	movs	r3, #255	@ 0xff
 8000db2:	72fb      	strb	r3, [r7, #11]
    for (uint32_t i = 0; i < sizeof(SSD1306_Buffer); i++)
 8000db4:	2300      	movs	r3, #0
 8000db6:	60fb      	str	r3, [r7, #12]
 8000db8:	e007      	b.n	8000dca <ssd1306_Fill+0x2e>
    {
        SSD1306_Buffer[i] = fill_val;
 8000dba:	4a09      	ldr	r2, [pc, #36]	@ (8000de0 <ssd1306_Fill+0x44>)
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	4413      	add	r3, r2
 8000dc0:	7afa      	ldrb	r2, [r7, #11]
 8000dc2:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < sizeof(SSD1306_Buffer); i++)
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	3301      	adds	r3, #1
 8000dc8:	60fb      	str	r3, [r7, #12]
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000dd0:	d3f3      	bcc.n	8000dba <ssd1306_Fill+0x1e>
    }
}
 8000dd2:	bf00      	nop
 8000dd4:	bf00      	nop
 8000dd6:	3714      	adds	r7, #20
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bc80      	pop	{r7}
 8000ddc:	4770      	bx	lr
 8000dde:	bf00      	nop
 8000de0:	2000022c 	.word	0x2000022c

08000de4 <ssd1306_DrawPixel>:

// Малювання пікселя у буфер
void ssd1306_DrawPixel(uint8_t x, uint8_t y, uint8_t color)
{
 8000de4:	b480      	push	{r7}
 8000de6:	b083      	sub	sp, #12
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	4603      	mov	r3, r0
 8000dec:	71fb      	strb	r3, [r7, #7]
 8000dee:	460b      	mov	r3, r1
 8000df0:	71bb      	strb	r3, [r7, #6]
 8000df2:	4613      	mov	r3, r2
 8000df4:	717b      	strb	r3, [r7, #5]
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8000df6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	db3d      	blt.n	8000e7a <ssd1306_DrawPixel+0x96>
 8000dfe:	79bb      	ldrb	r3, [r7, #6]
 8000e00:	2b1f      	cmp	r3, #31
 8000e02:	d83a      	bhi.n	8000e7a <ssd1306_DrawPixel+0x96>
        return;
    }

    if (color == White) {
 8000e04:	797b      	ldrb	r3, [r7, #5]
 8000e06:	2b01      	cmp	r3, #1
 8000e08:	d11a      	bne.n	8000e40 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= (1 << (y % 8));
 8000e0a:	79fa      	ldrb	r2, [r7, #7]
 8000e0c:	79bb      	ldrb	r3, [r7, #6]
 8000e0e:	08db      	lsrs	r3, r3, #3
 8000e10:	b2d8      	uxtb	r0, r3
 8000e12:	4603      	mov	r3, r0
 8000e14:	01db      	lsls	r3, r3, #7
 8000e16:	4413      	add	r3, r2
 8000e18:	4a1a      	ldr	r2, [pc, #104]	@ (8000e84 <ssd1306_DrawPixel+0xa0>)
 8000e1a:	5cd3      	ldrb	r3, [r2, r3]
 8000e1c:	b25a      	sxtb	r2, r3
 8000e1e:	79bb      	ldrb	r3, [r7, #6]
 8000e20:	f003 0307 	and.w	r3, r3, #7
 8000e24:	2101      	movs	r1, #1
 8000e26:	fa01 f303 	lsl.w	r3, r1, r3
 8000e2a:	b25b      	sxtb	r3, r3
 8000e2c:	4313      	orrs	r3, r2
 8000e2e:	b259      	sxtb	r1, r3
 8000e30:	79fa      	ldrb	r2, [r7, #7]
 8000e32:	4603      	mov	r3, r0
 8000e34:	01db      	lsls	r3, r3, #7
 8000e36:	4413      	add	r3, r2
 8000e38:	b2c9      	uxtb	r1, r1
 8000e3a:	4a12      	ldr	r2, [pc, #72]	@ (8000e84 <ssd1306_DrawPixel+0xa0>)
 8000e3c:	54d1      	strb	r1, [r2, r3]
 8000e3e:	e01d      	b.n	8000e7c <ssd1306_DrawPixel+0x98>
    } else {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8000e40:	79fa      	ldrb	r2, [r7, #7]
 8000e42:	79bb      	ldrb	r3, [r7, #6]
 8000e44:	08db      	lsrs	r3, r3, #3
 8000e46:	b2d8      	uxtb	r0, r3
 8000e48:	4603      	mov	r3, r0
 8000e4a:	01db      	lsls	r3, r3, #7
 8000e4c:	4413      	add	r3, r2
 8000e4e:	4a0d      	ldr	r2, [pc, #52]	@ (8000e84 <ssd1306_DrawPixel+0xa0>)
 8000e50:	5cd3      	ldrb	r3, [r2, r3]
 8000e52:	b25a      	sxtb	r2, r3
 8000e54:	79bb      	ldrb	r3, [r7, #6]
 8000e56:	f003 0307 	and.w	r3, r3, #7
 8000e5a:	2101      	movs	r1, #1
 8000e5c:	fa01 f303 	lsl.w	r3, r1, r3
 8000e60:	b25b      	sxtb	r3, r3
 8000e62:	43db      	mvns	r3, r3
 8000e64:	b25b      	sxtb	r3, r3
 8000e66:	4013      	ands	r3, r2
 8000e68:	b259      	sxtb	r1, r3
 8000e6a:	79fa      	ldrb	r2, [r7, #7]
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	01db      	lsls	r3, r3, #7
 8000e70:	4413      	add	r3, r2
 8000e72:	b2c9      	uxtb	r1, r1
 8000e74:	4a03      	ldr	r2, [pc, #12]	@ (8000e84 <ssd1306_DrawPixel+0xa0>)
 8000e76:	54d1      	strb	r1, [r2, r3]
 8000e78:	e000      	b.n	8000e7c <ssd1306_DrawPixel+0x98>
        return;
 8000e7a:	bf00      	nop
    }
}
 8000e7c:	370c      	adds	r7, #12
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bc80      	pop	{r7}
 8000e82:	4770      	bx	lr
 8000e84:	2000022c 	.word	0x2000022c

08000e88 <ssd1306_SetCursor>:
// Встановлення курсора (потрібно для виводу тексту)
static uint8_t current_x = 0;
static uint8_t current_y = 0;

void ssd1306_SetCursor(uint8_t x, uint8_t y)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	b083      	sub	sp, #12
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	4603      	mov	r3, r0
 8000e90:	460a      	mov	r2, r1
 8000e92:	71fb      	strb	r3, [r7, #7]
 8000e94:	4613      	mov	r3, r2
 8000e96:	71bb      	strb	r3, [r7, #6]
    current_x = x;
 8000e98:	4a05      	ldr	r2, [pc, #20]	@ (8000eb0 <ssd1306_SetCursor+0x28>)
 8000e9a:	79fb      	ldrb	r3, [r7, #7]
 8000e9c:	7013      	strb	r3, [r2, #0]
    current_y = y;
 8000e9e:	4a05      	ldr	r2, [pc, #20]	@ (8000eb4 <ssd1306_SetCursor+0x2c>)
 8000ea0:	79bb      	ldrb	r3, [r7, #6]
 8000ea2:	7013      	strb	r3, [r2, #0]
}
 8000ea4:	bf00      	nop
 8000ea6:	370c      	adds	r7, #12
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bc80      	pop	{r7}
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop
 8000eb0:	2000062d 	.word	0x2000062d
 8000eb4:	2000062e 	.word	0x2000062e

08000eb8 <ssd1306_WriteChar>:

// Вивід символу у буфер
// Вивід символу у буфер (оновлено для 8-бітного шрифту)
// Вивід символу у буфер (16-бітний шрифт)
static char ssd1306_WriteChar(char ch, FontDef_8bit_t* Font, uint8_t color)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b086      	sub	sp, #24
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	6039      	str	r1, [r7, #0]
 8000ec2:	71fb      	strb	r3, [r7, #7]
 8000ec4:	4613      	mov	r3, r2
 8000ec6:	71bb      	strb	r3, [r7, #6]
    uint32_t i, j;

    if (SSD1306_WIDTH <= (current_x + Font->FontWidth) ||
 8000ec8:	4b39      	ldr	r3, [pc, #228]	@ (8000fb0 <ssd1306_WriteChar+0xf8>)
 8000eca:	781b      	ldrb	r3, [r3, #0]
 8000ecc:	461a      	mov	r2, r3
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	781b      	ldrb	r3, [r3, #0]
 8000ed2:	4413      	add	r3, r2
 8000ed4:	2b7f      	cmp	r3, #127	@ 0x7f
 8000ed6:	dc07      	bgt.n	8000ee8 <ssd1306_WriteChar+0x30>
        SSD1306_HEIGHT <= (current_y + Font->FontHeight))
 8000ed8:	4b36      	ldr	r3, [pc, #216]	@ (8000fb4 <ssd1306_WriteChar+0xfc>)
 8000eda:	781b      	ldrb	r3, [r3, #0]
 8000edc:	461a      	mov	r2, r3
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	785b      	ldrb	r3, [r3, #1]
 8000ee2:	4413      	add	r3, r2
    if (SSD1306_WIDTH <= (current_x + Font->FontWidth) ||
 8000ee4:	2b1f      	cmp	r3, #31
 8000ee6:	dd01      	ble.n	8000eec <ssd1306_WriteChar+0x34>
    {
        return 0;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	e05c      	b.n	8000fa6 <ssd1306_WriteChar+0xee>
    }

    for (i = 0; i < Font->FontWidth; i++) {
 8000eec:	2300      	movs	r3, #0
 8000eee:	617b      	str	r3, [r7, #20]
 8000ef0:	e04a      	b.n	8000f88 <ssd1306_WriteChar+0xd0>
        uint8_t b = Font->data[(ch - 32) * Font->FontWidth + i];
 8000ef2:	683b      	ldr	r3, [r7, #0]
 8000ef4:	685a      	ldr	r2, [r3, #4]
 8000ef6:	79fb      	ldrb	r3, [r7, #7]
 8000ef8:	3b20      	subs	r3, #32
 8000efa:	6839      	ldr	r1, [r7, #0]
 8000efc:	7809      	ldrb	r1, [r1, #0]
 8000efe:	fb01 f303 	mul.w	r3, r1, r3
 8000f02:	4619      	mov	r1, r3
 8000f04:	697b      	ldr	r3, [r7, #20]
 8000f06:	440b      	add	r3, r1
 8000f08:	4413      	add	r3, r2
 8000f0a:	781b      	ldrb	r3, [r3, #0]
 8000f0c:	73fb      	strb	r3, [r7, #15]
        for (j = 0; j < Font->FontHeight; j++) {
 8000f0e:	2300      	movs	r3, #0
 8000f10:	613b      	str	r3, [r7, #16]
 8000f12:	e030      	b.n	8000f76 <ssd1306_WriteChar+0xbe>
            if ((b >> j) & 0x01) {
 8000f14:	7bfa      	ldrb	r2, [r7, #15]
 8000f16:	693b      	ldr	r3, [r7, #16]
 8000f18:	fa42 f303 	asr.w	r3, r2, r3
 8000f1c:	f003 0301 	and.w	r3, r3, #1
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d010      	beq.n	8000f46 <ssd1306_WriteChar+0x8e>
                ssd1306_DrawPixel(current_x + i, current_y + j, (uint8_t)color);
 8000f24:	697b      	ldr	r3, [r7, #20]
 8000f26:	b2da      	uxtb	r2, r3
 8000f28:	4b21      	ldr	r3, [pc, #132]	@ (8000fb0 <ssd1306_WriteChar+0xf8>)
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	4413      	add	r3, r2
 8000f2e:	b2d8      	uxtb	r0, r3
 8000f30:	693b      	ldr	r3, [r7, #16]
 8000f32:	b2da      	uxtb	r2, r3
 8000f34:	4b1f      	ldr	r3, [pc, #124]	@ (8000fb4 <ssd1306_WriteChar+0xfc>)
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	4413      	add	r3, r2
 8000f3a:	b2db      	uxtb	r3, r3
 8000f3c:	79ba      	ldrb	r2, [r7, #6]
 8000f3e:	4619      	mov	r1, r3
 8000f40:	f7ff ff50 	bl	8000de4 <ssd1306_DrawPixel>
 8000f44:	e014      	b.n	8000f70 <ssd1306_WriteChar+0xb8>
            } else {
                ssd1306_DrawPixel(current_x + i, current_y + j, (uint8_t)!color);
 8000f46:	697b      	ldr	r3, [r7, #20]
 8000f48:	b2da      	uxtb	r2, r3
 8000f4a:	4b19      	ldr	r3, [pc, #100]	@ (8000fb0 <ssd1306_WriteChar+0xf8>)
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	4413      	add	r3, r2
 8000f50:	b2d8      	uxtb	r0, r3
 8000f52:	693b      	ldr	r3, [r7, #16]
 8000f54:	b2da      	uxtb	r2, r3
 8000f56:	4b17      	ldr	r3, [pc, #92]	@ (8000fb4 <ssd1306_WriteChar+0xfc>)
 8000f58:	781b      	ldrb	r3, [r3, #0]
 8000f5a:	4413      	add	r3, r2
 8000f5c:	b2d9      	uxtb	r1, r3
 8000f5e:	79bb      	ldrb	r3, [r7, #6]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	bf0c      	ite	eq
 8000f64:	2301      	moveq	r3, #1
 8000f66:	2300      	movne	r3, #0
 8000f68:	b2db      	uxtb	r3, r3
 8000f6a:	461a      	mov	r2, r3
 8000f6c:	f7ff ff3a 	bl	8000de4 <ssd1306_DrawPixel>
        for (j = 0; j < Font->FontHeight; j++) {
 8000f70:	693b      	ldr	r3, [r7, #16]
 8000f72:	3301      	adds	r3, #1
 8000f74:	613b      	str	r3, [r7, #16]
 8000f76:	683b      	ldr	r3, [r7, #0]
 8000f78:	785b      	ldrb	r3, [r3, #1]
 8000f7a:	461a      	mov	r2, r3
 8000f7c:	693b      	ldr	r3, [r7, #16]
 8000f7e:	4293      	cmp	r3, r2
 8000f80:	d3c8      	bcc.n	8000f14 <ssd1306_WriteChar+0x5c>
    for (i = 0; i < Font->FontWidth; i++) {
 8000f82:	697b      	ldr	r3, [r7, #20]
 8000f84:	3301      	adds	r3, #1
 8000f86:	617b      	str	r3, [r7, #20]
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	461a      	mov	r2, r3
 8000f8e:	697b      	ldr	r3, [r7, #20]
 8000f90:	4293      	cmp	r3, r2
 8000f92:	d3ae      	bcc.n	8000ef2 <ssd1306_WriteChar+0x3a>
            }
        }
    }

    current_x += Font->FontWidth;
 8000f94:	683b      	ldr	r3, [r7, #0]
 8000f96:	781a      	ldrb	r2, [r3, #0]
 8000f98:	4b05      	ldr	r3, [pc, #20]	@ (8000fb0 <ssd1306_WriteChar+0xf8>)
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	4413      	add	r3, r2
 8000f9e:	b2da      	uxtb	r2, r3
 8000fa0:	4b03      	ldr	r3, [pc, #12]	@ (8000fb0 <ssd1306_WriteChar+0xf8>)
 8000fa2:	701a      	strb	r2, [r3, #0]
    return ch;
 8000fa4:	79fb      	ldrb	r3, [r7, #7]
}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	3718      	adds	r7, #24
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	2000062d 	.word	0x2000062d
 8000fb4:	2000062e 	.word	0x2000062e

08000fb8 <ssd1306_WriteString>:

// Вивід рядка у буфер (оновлено для 8-бітного шрифту)
char ssd1306_WriteString(const char* str, FontDef_8bit_t* Font, uint8_t color)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b084      	sub	sp, #16
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	60f8      	str	r0, [r7, #12]
 8000fc0:	60b9      	str	r1, [r7, #8]
 8000fc2:	4613      	mov	r3, r2
 8000fc4:	71fb      	strb	r3, [r7, #7]
    while (*str) {
 8000fc6:	e012      	b.n	8000fee <ssd1306_WriteString+0x36>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	79fa      	ldrb	r2, [r7, #7]
 8000fce:	68b9      	ldr	r1, [r7, #8]
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f7ff ff71 	bl	8000eb8 <ssd1306_WriteChar>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	461a      	mov	r2, r3
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	781b      	ldrb	r3, [r3, #0]
 8000fde:	429a      	cmp	r2, r3
 8000fe0:	d002      	beq.n	8000fe8 <ssd1306_WriteString+0x30>
            return *str;
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	e008      	b.n	8000ffa <ssd1306_WriteString+0x42>
        }
        str++;
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	3301      	adds	r3, #1
 8000fec:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	781b      	ldrb	r3, [r3, #0]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d1e8      	bne.n	8000fc8 <ssd1306_WriteString+0x10>
    }
    return *str;
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	781b      	ldrb	r3, [r3, #0]
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	3710      	adds	r7, #16
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
	...

08001004 <ssd1306_UpdateScreen>:

// Блокуюча функція оновлення екрану (використовується в Init)
void ssd1306_UpdateScreen(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b084      	sub	sp, #16
 8001008:	af04      	add	r7, sp, #16
    ssd1306_WriteCommand(0x21); // Set column address
 800100a:	2021      	movs	r0, #33	@ 0x21
 800100c:	f7ff fdc4 	bl	8000b98 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0);    // Start
 8001010:	2000      	movs	r0, #0
 8001012:	f7ff fdc1 	bl	8000b98 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(SSD1306_WIDTH - 1); // End
 8001016:	207f      	movs	r0, #127	@ 0x7f
 8001018:	f7ff fdbe 	bl	8000b98 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x22); // Set page address
 800101c:	2022      	movs	r0, #34	@ 0x22
 800101e:	f7ff fdbb 	bl	8000b98 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0);    // Start
 8001022:	2000      	movs	r0, #0
 8001024:	f7ff fdb8 	bl	8000b98 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(SSD1306_HEIGHT/8 - 1); // End (4 сторінки для 32px)
 8001028:	2003      	movs	r0, #3
 800102a:	f7ff fdb5 	bl	8000b98 <ssd1306_WriteCommand>

    // Відправляємо буфер (блокуючим методом)
    HAL_I2C_Mem_Write(&hi2c1, (SSD1306_I2C_ADDR << 1), 0x40, 1,
 800102e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001032:	9302      	str	r3, [sp, #8]
 8001034:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001038:	9301      	str	r3, [sp, #4]
 800103a:	4b05      	ldr	r3, [pc, #20]	@ (8001050 <ssd1306_UpdateScreen+0x4c>)
 800103c:	9300      	str	r3, [sp, #0]
 800103e:	2301      	movs	r3, #1
 8001040:	2240      	movs	r2, #64	@ 0x40
 8001042:	2178      	movs	r1, #120	@ 0x78
 8001044:	4803      	ldr	r0, [pc, #12]	@ (8001054 <ssd1306_UpdateScreen+0x50>)
 8001046:	f001 fcbd 	bl	80029c4 <HAL_I2C_Mem_Write>
                      SSD1306_Buffer, sizeof(SSD1306_Buffer), 1000);
}
 800104a:	bf00      	nop
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}
 8001050:	2000022c 	.word	0x2000022c
 8001054:	20000094 	.word	0x20000094

08001058 <ssd1306_UpdateScreenDMA>:

// *** НАША ГОЛОВНА ФУНКЦІЯ ***
// Неблокуюча функція оновлення через DMA
void ssd1306_UpdateScreenDMA(SemaphoreHandle_t sem)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b086      	sub	sp, #24
 800105c:	af02      	add	r7, sp, #8
 800105e:	6078      	str	r0, [r7, #4]
    // 1. Встановлюємо адресацію
    ssd1306_WriteCommand(0x21); // Set column address
 8001060:	2021      	movs	r0, #33	@ 0x21
 8001062:	f7ff fd99 	bl	8000b98 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0);    // Start
 8001066:	2000      	movs	r0, #0
 8001068:	f7ff fd96 	bl	8000b98 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(SSD1306_WIDTH - 1); // End
 800106c:	207f      	movs	r0, #127	@ 0x7f
 800106e:	f7ff fd93 	bl	8000b98 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x22); // Set page address
 8001072:	2022      	movs	r0, #34	@ 0x22
 8001074:	f7ff fd90 	bl	8000b98 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0);    // Start
 8001078:	2000      	movs	r0, #0
 800107a:	f7ff fd8d 	bl	8000b98 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(SSD1306_HEIGHT/8 - 1); // End
 800107e:	2003      	movs	r0, #3
 8001080:	f7ff fd8a 	bl	8000b98 <ssd1306_WriteCommand>

    // 2. Запускаємо ПРАВИЛЬНУ DMA передачу
    // Ми передаємо наш головний буфер SSD1306_Buffer,
    // а HAL сам надсилає команду 0x40 (D/C# = 1)
    HAL_StatusTypeDef status = HAL_I2C_Mem_Write_DMA(&hi2c1, (SSD1306_I2C_ADDR << 1),
 8001084:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001088:	9301      	str	r3, [sp, #4]
 800108a:	4b0b      	ldr	r3, [pc, #44]	@ (80010b8 <ssd1306_UpdateScreenDMA+0x60>)
 800108c:	9300      	str	r3, [sp, #0]
 800108e:	2301      	movs	r3, #1
 8001090:	2240      	movs	r2, #64	@ 0x40
 8001092:	2178      	movs	r1, #120	@ 0x78
 8001094:	4809      	ldr	r0, [pc, #36]	@ (80010bc <ssd1306_UpdateScreenDMA+0x64>)
 8001096:	f001 fd9b 	bl	8002bd0 <HAL_I2C_Mem_Write_DMA>
 800109a:	4603      	mov	r3, r0
 800109c:	73fb      	strb	r3, [r7, #15]
                                    0x40, // "Адреса пам'яті" = "це дані"
                                    I2C_MEMADD_SIZE_8BIT,
                                    SSD1306_Buffer, // Наш буфер
                                    sizeof(SSD1306_Buffer));

    if (status != HAL_OK)
 800109e:	7bfb      	ldrb	r3, [r7, #15]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d005      	beq.n	80010b0 <ssd1306_UpdateScreenDMA+0x58>
    {
        // Якщо DMA не зміг стартувати, віддаємо семафор
        xSemaphoreGive(sem);
 80010a4:	2300      	movs	r3, #0
 80010a6:	2200      	movs	r2, #0
 80010a8:	2100      	movs	r1, #0
 80010aa:	6878      	ldr	r0, [r7, #4]
 80010ac:	f004 fb32 	bl	8005714 <xQueueGenericSend>
    }
}
 80010b0:	bf00      	nop
 80010b2:	3710      	adds	r7, #16
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	2000022c 	.word	0x2000022c
 80010bc:	20000094 	.word	0x20000094

080010c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b084      	sub	sp, #16
 80010c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80010c6:	4b18      	ldr	r3, [pc, #96]	@ (8001128 <HAL_MspInit+0x68>)
 80010c8:	699b      	ldr	r3, [r3, #24]
 80010ca:	4a17      	ldr	r2, [pc, #92]	@ (8001128 <HAL_MspInit+0x68>)
 80010cc:	f043 0301 	orr.w	r3, r3, #1
 80010d0:	6193      	str	r3, [r2, #24]
 80010d2:	4b15      	ldr	r3, [pc, #84]	@ (8001128 <HAL_MspInit+0x68>)
 80010d4:	699b      	ldr	r3, [r3, #24]
 80010d6:	f003 0301 	and.w	r3, r3, #1
 80010da:	60bb      	str	r3, [r7, #8]
 80010dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010de:	4b12      	ldr	r3, [pc, #72]	@ (8001128 <HAL_MspInit+0x68>)
 80010e0:	69db      	ldr	r3, [r3, #28]
 80010e2:	4a11      	ldr	r2, [pc, #68]	@ (8001128 <HAL_MspInit+0x68>)
 80010e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010e8:	61d3      	str	r3, [r2, #28]
 80010ea:	4b0f      	ldr	r3, [pc, #60]	@ (8001128 <HAL_MspInit+0x68>)
 80010ec:	69db      	ldr	r3, [r3, #28]
 80010ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010f2:	607b      	str	r3, [r7, #4]
 80010f4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80010f6:	2200      	movs	r2, #0
 80010f8:	210f      	movs	r1, #15
 80010fa:	f06f 0001 	mvn.w	r0, #1
 80010fe:	f000 fa9f 	bl	8001640 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001102:	4b0a      	ldr	r3, [pc, #40]	@ (800112c <HAL_MspInit+0x6c>)
 8001104:	685b      	ldr	r3, [r3, #4]
 8001106:	60fb      	str	r3, [r7, #12]
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800110e:	60fb      	str	r3, [r7, #12]
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001116:	60fb      	str	r3, [r7, #12]
 8001118:	4a04      	ldr	r2, [pc, #16]	@ (800112c <HAL_MspInit+0x6c>)
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800111e:	bf00      	nop
 8001120:	3710      	adds	r7, #16
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	40021000 	.word	0x40021000
 800112c:	40010000 	.word	0x40010000

08001130 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b08c      	sub	sp, #48	@ 0x30
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001138:	2300      	movs	r3, #0
 800113a:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 800113c:	2300      	movs	r3, #0
 800113e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001140:	2300      	movs	r3, #0
 8001142:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001146:	4b2e      	ldr	r3, [pc, #184]	@ (8001200 <HAL_InitTick+0xd0>)
 8001148:	699b      	ldr	r3, [r3, #24]
 800114a:	4a2d      	ldr	r2, [pc, #180]	@ (8001200 <HAL_InitTick+0xd0>)
 800114c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001150:	6193      	str	r3, [r2, #24]
 8001152:	4b2b      	ldr	r3, [pc, #172]	@ (8001200 <HAL_InitTick+0xd0>)
 8001154:	699b      	ldr	r3, [r3, #24]
 8001156:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800115a:	60bb      	str	r3, [r7, #8]
 800115c:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800115e:	f107 020c 	add.w	r2, r7, #12
 8001162:	f107 0310 	add.w	r3, r7, #16
 8001166:	4611      	mov	r1, r2
 8001168:	4618      	mov	r0, r3
 800116a:	f003 fad1 	bl	8004710 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 800116e:	f003 fabb 	bl	80046e8 <HAL_RCC_GetPCLK2Freq>
 8001172:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001174:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001176:	4a23      	ldr	r2, [pc, #140]	@ (8001204 <HAL_InitTick+0xd4>)
 8001178:	fba2 2303 	umull	r2, r3, r2, r3
 800117c:	0c9b      	lsrs	r3, r3, #18
 800117e:	3b01      	subs	r3, #1
 8001180:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001182:	4b21      	ldr	r3, [pc, #132]	@ (8001208 <HAL_InitTick+0xd8>)
 8001184:	4a21      	ldr	r2, [pc, #132]	@ (800120c <HAL_InitTick+0xdc>)
 8001186:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001188:	4b1f      	ldr	r3, [pc, #124]	@ (8001208 <HAL_InitTick+0xd8>)
 800118a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800118e:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001190:	4a1d      	ldr	r2, [pc, #116]	@ (8001208 <HAL_InitTick+0xd8>)
 8001192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001194:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001196:	4b1c      	ldr	r3, [pc, #112]	@ (8001208 <HAL_InitTick+0xd8>)
 8001198:	2200      	movs	r2, #0
 800119a:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800119c:	4b1a      	ldr	r3, [pc, #104]	@ (8001208 <HAL_InitTick+0xd8>)
 800119e:	2200      	movs	r2, #0
 80011a0:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011a2:	4b19      	ldr	r3, [pc, #100]	@ (8001208 <HAL_InitTick+0xd8>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80011a8:	4817      	ldr	r0, [pc, #92]	@ (8001208 <HAL_InitTick+0xd8>)
 80011aa:	f003 fc8f 	bl	8004acc <HAL_TIM_Base_Init>
 80011ae:	4603      	mov	r3, r0
 80011b0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80011b4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d11b      	bne.n	80011f4 <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80011bc:	4812      	ldr	r0, [pc, #72]	@ (8001208 <HAL_InitTick+0xd8>)
 80011be:	f003 fd47 	bl	8004c50 <HAL_TIM_Base_Start_IT>
 80011c2:	4603      	mov	r3, r0
 80011c4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80011c8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d111      	bne.n	80011f4 <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80011d0:	2019      	movs	r0, #25
 80011d2:	f000 fa61 	bl	8001698 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	2b0f      	cmp	r3, #15
 80011da:	d808      	bhi.n	80011ee <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 80011dc:	2200      	movs	r2, #0
 80011de:	6879      	ldr	r1, [r7, #4]
 80011e0:	2019      	movs	r0, #25
 80011e2:	f000 fa2d 	bl	8001640 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80011e6:	4a0a      	ldr	r2, [pc, #40]	@ (8001210 <HAL_InitTick+0xe0>)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	6013      	str	r3, [r2, #0]
 80011ec:	e002      	b.n	80011f4 <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 80011ee:	2301      	movs	r3, #1
 80011f0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80011f4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80011f8:	4618      	mov	r0, r3
 80011fa:	3730      	adds	r7, #48	@ 0x30
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	40021000 	.word	0x40021000
 8001204:	431bde83 	.word	0x431bde83
 8001208:	20000630 	.word	0x20000630
 800120c:	40012c00 	.word	0x40012c00
 8001210:	2000000c 	.word	0x2000000c

08001214 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001218:	bf00      	nop
 800121a:	e7fd      	b.n	8001218 <NMI_Handler+0x4>

0800121c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001220:	bf00      	nop
 8001222:	e7fd      	b.n	8001220 <HardFault_Handler+0x4>

08001224 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001228:	bf00      	nop
 800122a:	e7fd      	b.n	8001228 <MemManage_Handler+0x4>

0800122c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001230:	bf00      	nop
 8001232:	e7fd      	b.n	8001230 <BusFault_Handler+0x4>

08001234 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001234:	b480      	push	{r7}
 8001236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001238:	bf00      	nop
 800123a:	e7fd      	b.n	8001238 <UsageFault_Handler+0x4>

0800123c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001240:	bf00      	nop
 8001242:	46bd      	mov	sp, r7
 8001244:	bc80      	pop	{r7}
 8001246:	4770      	bx	lr

08001248 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 800124c:	4802      	ldr	r0, [pc, #8]	@ (8001258 <DMA1_Channel2_IRQHandler+0x10>)
 800124e:	f000 fccb 	bl	8001be8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001252:	bf00      	nop
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	200001e8 	.word	0x200001e8

0800125c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001260:	4802      	ldr	r0, [pc, #8]	@ (800126c <DMA1_Channel3_IRQHandler+0x10>)
 8001262:	f000 fcc1 	bl	8001be8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001266:	bf00      	nop
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	200001a4 	.word	0x200001a4

08001270 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8001274:	4802      	ldr	r0, [pc, #8]	@ (8001280 <DMA1_Channel6_IRQHandler+0x10>)
 8001276:	f000 fcb7 	bl	8001be8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800127a:	bf00      	nop
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	200000e8 	.word	0x200000e8

08001284 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001288:	4802      	ldr	r0, [pc, #8]	@ (8001294 <TIM1_UP_IRQHandler+0x10>)
 800128a:	f003 fd4d 	bl	8004d28 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800128e:	bf00      	nop
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	20000630 	.word	0x20000630

08001298 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 800129c:	4802      	ldr	r0, [pc, #8]	@ (80012a8 <I2C1_ER_IRQHandler+0x10>)
 800129e:	f001 fdfb 	bl	8002e98 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80012a2:	bf00      	nop
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	20000094 	.word	0x20000094

080012ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b086      	sub	sp, #24
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012b4:	4a14      	ldr	r2, [pc, #80]	@ (8001308 <_sbrk+0x5c>)
 80012b6:	4b15      	ldr	r3, [pc, #84]	@ (800130c <_sbrk+0x60>)
 80012b8:	1ad3      	subs	r3, r2, r3
 80012ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012bc:	697b      	ldr	r3, [r7, #20]
 80012be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012c0:	4b13      	ldr	r3, [pc, #76]	@ (8001310 <_sbrk+0x64>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d102      	bne.n	80012ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012c8:	4b11      	ldr	r3, [pc, #68]	@ (8001310 <_sbrk+0x64>)
 80012ca:	4a12      	ldr	r2, [pc, #72]	@ (8001314 <_sbrk+0x68>)
 80012cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012ce:	4b10      	ldr	r3, [pc, #64]	@ (8001310 <_sbrk+0x64>)
 80012d0:	681a      	ldr	r2, [r3, #0]
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	4413      	add	r3, r2
 80012d6:	693a      	ldr	r2, [r7, #16]
 80012d8:	429a      	cmp	r2, r3
 80012da:	d207      	bcs.n	80012ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012dc:	f007 f840 	bl	8008360 <__errno>
 80012e0:	4603      	mov	r3, r0
 80012e2:	220c      	movs	r2, #12
 80012e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012e6:	f04f 33ff 	mov.w	r3, #4294967295
 80012ea:	e009      	b.n	8001300 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012ec:	4b08      	ldr	r3, [pc, #32]	@ (8001310 <_sbrk+0x64>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012f2:	4b07      	ldr	r3, [pc, #28]	@ (8001310 <_sbrk+0x64>)
 80012f4:	681a      	ldr	r2, [r3, #0]
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	4413      	add	r3, r2
 80012fa:	4a05      	ldr	r2, [pc, #20]	@ (8001310 <_sbrk+0x64>)
 80012fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012fe:	68fb      	ldr	r3, [r7, #12]
}
 8001300:	4618      	mov	r0, r3
 8001302:	3718      	adds	r7, #24
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	20005000 	.word	0x20005000
 800130c:	00000400 	.word	0x00000400
 8001310:	20000678 	.word	0x20000678
 8001314:	200021b0 	.word	0x200021b0

08001318 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800131c:	bf00      	nop
 800131e:	46bd      	mov	sp, r7
 8001320:	bc80      	pop	{r7}
 8001322:	4770      	bx	lr

08001324 <UI_Blink_Start>:
/**
 * @brief Вмикає світлодіод для зворотного зв'язку (початок блимання).
 */

static void UI_Blink_Start(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	af00      	add	r7, sp, #0
  // Увімкнути світлодіод (встановити пін в '0' для Blue Pill)
  HAL_GPIO_WritePin(LED_BUILTIN_GPIO_Port, LED_BUILTIN_Pin, GPIO_PIN_RESET);
 8001328:	2200      	movs	r2, #0
 800132a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800132e:	4802      	ldr	r0, [pc, #8]	@ (8001338 <UI_Blink_Start+0x14>)
 8001330:	f001 f902 	bl	8002538 <HAL_GPIO_WritePin>
}
 8001334:	bf00      	nop
 8001336:	bd80      	pop	{r7, pc}
 8001338:	40011000 	.word	0x40011000

0800133c <UI_Blink_End>:
/**
 * @brief Перевіряє, чи час блимання вийшов, і вимикає світлодіод.
 * Викликати у головному циклі.
 */
static void UI_Blink_End(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	af00      	add	r7, sp, #0
    // Вимкнути світлодіод (встановити пін в '1' для Blue Pill)
    HAL_GPIO_WritePin(LED_BUILTIN_GPIO_Port, LED_BUILTIN_Pin, GPIO_PIN_SET);
 8001340:	2201      	movs	r2, #1
 8001342:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001346:	4802      	ldr	r0, [pc, #8]	@ (8001350 <UI_Blink_End+0x14>)
 8001348:	f001 f8f6 	bl	8002538 <HAL_GPIO_WritePin>
}
 800134c:	bf00      	nop
 800134e:	bd80      	pop	{r7, pc}
 8001350:	40011000 	.word	0x40011000

08001354 <UI_Blink_Once>:

void UI_Blink_Once(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
	UI_Blink_Start();
 8001358:	f7ff ffe4 	bl	8001324 <UI_Blink_Start>
	vTaskDelay(pdMS_TO_TICKS(50));
 800135c:	2032      	movs	r0, #50	@ 0x32
 800135e:	f005 f9b1 	bl	80066c4 <vTaskDelay>
	UI_Blink_End();
 8001362:	f7ff ffeb 	bl	800133c <UI_Blink_End>
}
 8001366:	bf00      	nop
 8001368:	bd80      	pop	{r7, pc}
	...

0800136c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800136c:	f7ff ffd4 	bl	8001318 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001370:	480b      	ldr	r0, [pc, #44]	@ (80013a0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001372:	490c      	ldr	r1, [pc, #48]	@ (80013a4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001374:	4a0c      	ldr	r2, [pc, #48]	@ (80013a8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001376:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001378:	e002      	b.n	8001380 <LoopCopyDataInit>

0800137a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800137a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800137c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800137e:	3304      	adds	r3, #4

08001380 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001380:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001382:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001384:	d3f9      	bcc.n	800137a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001386:	4a09      	ldr	r2, [pc, #36]	@ (80013ac <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001388:	4c09      	ldr	r4, [pc, #36]	@ (80013b0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800138a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800138c:	e001      	b.n	8001392 <LoopFillZerobss>

0800138e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800138e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001390:	3204      	adds	r2, #4

08001392 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001392:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001394:	d3fb      	bcc.n	800138e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001396:	f006 ffe9 	bl	800836c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800139a:	f7ff fa7c 	bl	8000896 <main>
  bx lr
 800139e:	4770      	bx	lr
  ldr r0, =_sdata
 80013a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013a4:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80013a8:	08009154 	.word	0x08009154
  ldr r2, =_sbss
 80013ac:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80013b0:	200021b0 	.word	0x200021b0

080013b4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80013b4:	e7fe      	b.n	80013b4 <ADC1_2_IRQHandler>
	...

080013b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013bc:	4b08      	ldr	r3, [pc, #32]	@ (80013e0 <HAL_Init+0x28>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4a07      	ldr	r2, [pc, #28]	@ (80013e0 <HAL_Init+0x28>)
 80013c2:	f043 0310 	orr.w	r3, r3, #16
 80013c6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013c8:	2003      	movs	r0, #3
 80013ca:	f000 f919 	bl	8001600 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013ce:	200f      	movs	r0, #15
 80013d0:	f7ff feae 	bl	8001130 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013d4:	f7ff fe74 	bl	80010c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013d8:	2300      	movs	r3, #0
}
 80013da:	4618      	mov	r0, r3
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	40022000 	.word	0x40022000

080013e4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013e4:	b480      	push	{r7}
 80013e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013e8:	4b05      	ldr	r3, [pc, #20]	@ (8001400 <HAL_IncTick+0x1c>)
 80013ea:	781b      	ldrb	r3, [r3, #0]
 80013ec:	461a      	mov	r2, r3
 80013ee:	4b05      	ldr	r3, [pc, #20]	@ (8001404 <HAL_IncTick+0x20>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	4413      	add	r3, r2
 80013f4:	4a03      	ldr	r2, [pc, #12]	@ (8001404 <HAL_IncTick+0x20>)
 80013f6:	6013      	str	r3, [r2, #0]
}
 80013f8:	bf00      	nop
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bc80      	pop	{r7}
 80013fe:	4770      	bx	lr
 8001400:	20000010 	.word	0x20000010
 8001404:	2000067c 	.word	0x2000067c

08001408 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
  return uwTick;
 800140c:	4b02      	ldr	r3, [pc, #8]	@ (8001418 <HAL_GetTick+0x10>)
 800140e:	681b      	ldr	r3, [r3, #0]
}
 8001410:	4618      	mov	r0, r3
 8001412:	46bd      	mov	sp, r7
 8001414:	bc80      	pop	{r7}
 8001416:	4770      	bx	lr
 8001418:	2000067c 	.word	0x2000067c

0800141c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b084      	sub	sp, #16
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001424:	f7ff fff0 	bl	8001408 <HAL_GetTick>
 8001428:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001434:	d005      	beq.n	8001442 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001436:	4b0a      	ldr	r3, [pc, #40]	@ (8001460 <HAL_Delay+0x44>)
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	461a      	mov	r2, r3
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	4413      	add	r3, r2
 8001440:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001442:	bf00      	nop
 8001444:	f7ff ffe0 	bl	8001408 <HAL_GetTick>
 8001448:	4602      	mov	r2, r0
 800144a:	68bb      	ldr	r3, [r7, #8]
 800144c:	1ad3      	subs	r3, r2, r3
 800144e:	68fa      	ldr	r2, [r7, #12]
 8001450:	429a      	cmp	r2, r3
 8001452:	d8f7      	bhi.n	8001444 <HAL_Delay+0x28>
  {
  }
}
 8001454:	bf00      	nop
 8001456:	bf00      	nop
 8001458:	3710      	adds	r7, #16
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	20000010 	.word	0x20000010

08001464 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001464:	b480      	push	{r7}
 8001466:	b085      	sub	sp, #20
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	f003 0307 	and.w	r3, r3, #7
 8001472:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001474:	4b0c      	ldr	r3, [pc, #48]	@ (80014a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001476:	68db      	ldr	r3, [r3, #12]
 8001478:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800147a:	68ba      	ldr	r2, [r7, #8]
 800147c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001480:	4013      	ands	r3, r2
 8001482:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001488:	68bb      	ldr	r3, [r7, #8]
 800148a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800148c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001490:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001494:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001496:	4a04      	ldr	r2, [pc, #16]	@ (80014a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001498:	68bb      	ldr	r3, [r7, #8]
 800149a:	60d3      	str	r3, [r2, #12]
}
 800149c:	bf00      	nop
 800149e:	3714      	adds	r7, #20
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bc80      	pop	{r7}
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	e000ed00 	.word	0xe000ed00

080014ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014b0:	4b04      	ldr	r3, [pc, #16]	@ (80014c4 <__NVIC_GetPriorityGrouping+0x18>)
 80014b2:	68db      	ldr	r3, [r3, #12]
 80014b4:	0a1b      	lsrs	r3, r3, #8
 80014b6:	f003 0307 	and.w	r3, r3, #7
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	46bd      	mov	sp, r7
 80014be:	bc80      	pop	{r7}
 80014c0:	4770      	bx	lr
 80014c2:	bf00      	nop
 80014c4:	e000ed00 	.word	0xe000ed00

080014c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	4603      	mov	r3, r0
 80014d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	db0b      	blt.n	80014f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014da:	79fb      	ldrb	r3, [r7, #7]
 80014dc:	f003 021f 	and.w	r2, r3, #31
 80014e0:	4906      	ldr	r1, [pc, #24]	@ (80014fc <__NVIC_EnableIRQ+0x34>)
 80014e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014e6:	095b      	lsrs	r3, r3, #5
 80014e8:	2001      	movs	r0, #1
 80014ea:	fa00 f202 	lsl.w	r2, r0, r2
 80014ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80014f2:	bf00      	nop
 80014f4:	370c      	adds	r7, #12
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bc80      	pop	{r7}
 80014fa:	4770      	bx	lr
 80014fc:	e000e100 	.word	0xe000e100

08001500 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001500:	b480      	push	{r7}
 8001502:	b083      	sub	sp, #12
 8001504:	af00      	add	r7, sp, #0
 8001506:	4603      	mov	r3, r0
 8001508:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800150a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800150e:	2b00      	cmp	r3, #0
 8001510:	db12      	blt.n	8001538 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001512:	79fb      	ldrb	r3, [r7, #7]
 8001514:	f003 021f 	and.w	r2, r3, #31
 8001518:	490a      	ldr	r1, [pc, #40]	@ (8001544 <__NVIC_DisableIRQ+0x44>)
 800151a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800151e:	095b      	lsrs	r3, r3, #5
 8001520:	2001      	movs	r0, #1
 8001522:	fa00 f202 	lsl.w	r2, r0, r2
 8001526:	3320      	adds	r3, #32
 8001528:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800152c:	f3bf 8f4f 	dsb	sy
}
 8001530:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001532:	f3bf 8f6f 	isb	sy
}
 8001536:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001538:	bf00      	nop
 800153a:	370c      	adds	r7, #12
 800153c:	46bd      	mov	sp, r7
 800153e:	bc80      	pop	{r7}
 8001540:	4770      	bx	lr
 8001542:	bf00      	nop
 8001544:	e000e100 	.word	0xe000e100

08001548 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001548:	b480      	push	{r7}
 800154a:	b083      	sub	sp, #12
 800154c:	af00      	add	r7, sp, #0
 800154e:	4603      	mov	r3, r0
 8001550:	6039      	str	r1, [r7, #0]
 8001552:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001554:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001558:	2b00      	cmp	r3, #0
 800155a:	db0a      	blt.n	8001572 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	b2da      	uxtb	r2, r3
 8001560:	490c      	ldr	r1, [pc, #48]	@ (8001594 <__NVIC_SetPriority+0x4c>)
 8001562:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001566:	0112      	lsls	r2, r2, #4
 8001568:	b2d2      	uxtb	r2, r2
 800156a:	440b      	add	r3, r1
 800156c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001570:	e00a      	b.n	8001588 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	b2da      	uxtb	r2, r3
 8001576:	4908      	ldr	r1, [pc, #32]	@ (8001598 <__NVIC_SetPriority+0x50>)
 8001578:	79fb      	ldrb	r3, [r7, #7]
 800157a:	f003 030f 	and.w	r3, r3, #15
 800157e:	3b04      	subs	r3, #4
 8001580:	0112      	lsls	r2, r2, #4
 8001582:	b2d2      	uxtb	r2, r2
 8001584:	440b      	add	r3, r1
 8001586:	761a      	strb	r2, [r3, #24]
}
 8001588:	bf00      	nop
 800158a:	370c      	adds	r7, #12
 800158c:	46bd      	mov	sp, r7
 800158e:	bc80      	pop	{r7}
 8001590:	4770      	bx	lr
 8001592:	bf00      	nop
 8001594:	e000e100 	.word	0xe000e100
 8001598:	e000ed00 	.word	0xe000ed00

0800159c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800159c:	b480      	push	{r7}
 800159e:	b089      	sub	sp, #36	@ 0x24
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	60f8      	str	r0, [r7, #12]
 80015a4:	60b9      	str	r1, [r7, #8]
 80015a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	f003 0307 	and.w	r3, r3, #7
 80015ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015b0:	69fb      	ldr	r3, [r7, #28]
 80015b2:	f1c3 0307 	rsb	r3, r3, #7
 80015b6:	2b04      	cmp	r3, #4
 80015b8:	bf28      	it	cs
 80015ba:	2304      	movcs	r3, #4
 80015bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015be:	69fb      	ldr	r3, [r7, #28]
 80015c0:	3304      	adds	r3, #4
 80015c2:	2b06      	cmp	r3, #6
 80015c4:	d902      	bls.n	80015cc <NVIC_EncodePriority+0x30>
 80015c6:	69fb      	ldr	r3, [r7, #28]
 80015c8:	3b03      	subs	r3, #3
 80015ca:	e000      	b.n	80015ce <NVIC_EncodePriority+0x32>
 80015cc:	2300      	movs	r3, #0
 80015ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015d0:	f04f 32ff 	mov.w	r2, #4294967295
 80015d4:	69bb      	ldr	r3, [r7, #24]
 80015d6:	fa02 f303 	lsl.w	r3, r2, r3
 80015da:	43da      	mvns	r2, r3
 80015dc:	68bb      	ldr	r3, [r7, #8]
 80015de:	401a      	ands	r2, r3
 80015e0:	697b      	ldr	r3, [r7, #20]
 80015e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015e4:	f04f 31ff 	mov.w	r1, #4294967295
 80015e8:	697b      	ldr	r3, [r7, #20]
 80015ea:	fa01 f303 	lsl.w	r3, r1, r3
 80015ee:	43d9      	mvns	r1, r3
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015f4:	4313      	orrs	r3, r2
         );
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	3724      	adds	r7, #36	@ 0x24
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bc80      	pop	{r7}
 80015fe:	4770      	bx	lr

08001600 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2b07      	cmp	r3, #7
 800160c:	d00f      	beq.n	800162e <HAL_NVIC_SetPriorityGrouping+0x2e>
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2b06      	cmp	r3, #6
 8001612:	d00c      	beq.n	800162e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	2b05      	cmp	r3, #5
 8001618:	d009      	beq.n	800162e <HAL_NVIC_SetPriorityGrouping+0x2e>
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	2b04      	cmp	r3, #4
 800161e:	d006      	beq.n	800162e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	2b03      	cmp	r3, #3
 8001624:	d003      	beq.n	800162e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001626:	2191      	movs	r1, #145	@ 0x91
 8001628:	4804      	ldr	r0, [pc, #16]	@ (800163c <HAL_NVIC_SetPriorityGrouping+0x3c>)
 800162a:	f7ff f9d7 	bl	80009dc <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800162e:	6878      	ldr	r0, [r7, #4]
 8001630:	f7ff ff18 	bl	8001464 <__NVIC_SetPriorityGrouping>
}
 8001634:	bf00      	nop
 8001636:	3708      	adds	r7, #8
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}
 800163c:	08008cdc 	.word	0x08008cdc

08001640 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001640:	b580      	push	{r7, lr}
 8001642:	b086      	sub	sp, #24
 8001644:	af00      	add	r7, sp, #0
 8001646:	4603      	mov	r3, r0
 8001648:	60b9      	str	r1, [r7, #8]
 800164a:	607a      	str	r2, [r7, #4]
 800164c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800164e:	2300      	movs	r3, #0
 8001650:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	2b0f      	cmp	r3, #15
 8001656:	d903      	bls.n	8001660 <HAL_NVIC_SetPriority+0x20>
 8001658:	21a9      	movs	r1, #169	@ 0xa9
 800165a:	480e      	ldr	r0, [pc, #56]	@ (8001694 <HAL_NVIC_SetPriority+0x54>)
 800165c:	f7ff f9be 	bl	80009dc <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8001660:	68bb      	ldr	r3, [r7, #8]
 8001662:	2b0f      	cmp	r3, #15
 8001664:	d903      	bls.n	800166e <HAL_NVIC_SetPriority+0x2e>
 8001666:	21aa      	movs	r1, #170	@ 0xaa
 8001668:	480a      	ldr	r0, [pc, #40]	@ (8001694 <HAL_NVIC_SetPriority+0x54>)
 800166a:	f7ff f9b7 	bl	80009dc <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800166e:	f7ff ff1d 	bl	80014ac <__NVIC_GetPriorityGrouping>
 8001672:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001674:	687a      	ldr	r2, [r7, #4]
 8001676:	68b9      	ldr	r1, [r7, #8]
 8001678:	6978      	ldr	r0, [r7, #20]
 800167a:	f7ff ff8f 	bl	800159c <NVIC_EncodePriority>
 800167e:	4602      	mov	r2, r0
 8001680:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001684:	4611      	mov	r1, r2
 8001686:	4618      	mov	r0, r3
 8001688:	f7ff ff5e 	bl	8001548 <__NVIC_SetPriority>
}
 800168c:	bf00      	nop
 800168e:	3718      	adds	r7, #24
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	08008cdc 	.word	0x08008cdc

08001698 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b082      	sub	sp, #8
 800169c:	af00      	add	r7, sp, #0
 800169e:	4603      	mov	r3, r0
 80016a0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80016a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	da03      	bge.n	80016b2 <HAL_NVIC_EnableIRQ+0x1a>
 80016aa:	21bd      	movs	r1, #189	@ 0xbd
 80016ac:	4805      	ldr	r0, [pc, #20]	@ (80016c4 <HAL_NVIC_EnableIRQ+0x2c>)
 80016ae:	f7ff f995 	bl	80009dc <assert_failed>

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016b6:	4618      	mov	r0, r3
 80016b8:	f7ff ff06 	bl	80014c8 <__NVIC_EnableIRQ>
}
 80016bc:	bf00      	nop
 80016be:	3708      	adds	r7, #8
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	08008cdc 	.word	0x08008cdc

080016c8 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b082      	sub	sp, #8
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	4603      	mov	r3, r0
 80016d0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80016d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	da03      	bge.n	80016e2 <HAL_NVIC_DisableIRQ+0x1a>
 80016da:	21cd      	movs	r1, #205	@ 0xcd
 80016dc:	4805      	ldr	r0, [pc, #20]	@ (80016f4 <HAL_NVIC_DisableIRQ+0x2c>)
 80016de:	f7ff f97d 	bl	80009dc <assert_failed>

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80016e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016e6:	4618      	mov	r0, r3
 80016e8:	f7ff ff0a 	bl	8001500 <__NVIC_DisableIRQ>
}
 80016ec:	bf00      	nop
 80016ee:	3708      	adds	r7, #8
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	08008cdc 	.word	0x08008cdc

080016f8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b084      	sub	sp, #16
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001700:	2300      	movs	r3, #0
 8001702:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d101      	bne.n	800170e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800170a:	2301      	movs	r3, #1
 800170c:	e0da      	b.n	80018c4 <HAL_DMA_Init+0x1cc>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4a6e      	ldr	r2, [pc, #440]	@ (80018cc <HAL_DMA_Init+0x1d4>)
 8001714:	4293      	cmp	r3, r2
 8001716:	d021      	beq.n	800175c <HAL_DMA_Init+0x64>
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4a6c      	ldr	r2, [pc, #432]	@ (80018d0 <HAL_DMA_Init+0x1d8>)
 800171e:	4293      	cmp	r3, r2
 8001720:	d01c      	beq.n	800175c <HAL_DMA_Init+0x64>
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	4a6b      	ldr	r2, [pc, #428]	@ (80018d4 <HAL_DMA_Init+0x1dc>)
 8001728:	4293      	cmp	r3, r2
 800172a:	d017      	beq.n	800175c <HAL_DMA_Init+0x64>
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	4a69      	ldr	r2, [pc, #420]	@ (80018d8 <HAL_DMA_Init+0x1e0>)
 8001732:	4293      	cmp	r3, r2
 8001734:	d012      	beq.n	800175c <HAL_DMA_Init+0x64>
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	4a68      	ldr	r2, [pc, #416]	@ (80018dc <HAL_DMA_Init+0x1e4>)
 800173c:	4293      	cmp	r3, r2
 800173e:	d00d      	beq.n	800175c <HAL_DMA_Init+0x64>
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a66      	ldr	r2, [pc, #408]	@ (80018e0 <HAL_DMA_Init+0x1e8>)
 8001746:	4293      	cmp	r3, r2
 8001748:	d008      	beq.n	800175c <HAL_DMA_Init+0x64>
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	4a65      	ldr	r2, [pc, #404]	@ (80018e4 <HAL_DMA_Init+0x1ec>)
 8001750:	4293      	cmp	r3, r2
 8001752:	d003      	beq.n	800175c <HAL_DMA_Init+0x64>
 8001754:	2199      	movs	r1, #153	@ 0x99
 8001756:	4864      	ldr	r0, [pc, #400]	@ (80018e8 <HAL_DMA_Init+0x1f0>)
 8001758:	f7ff f940 	bl	80009dc <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d00c      	beq.n	800177e <HAL_DMA_Init+0x86>
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	685b      	ldr	r3, [r3, #4]
 8001768:	2b10      	cmp	r3, #16
 800176a:	d008      	beq.n	800177e <HAL_DMA_Init+0x86>
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001774:	d003      	beq.n	800177e <HAL_DMA_Init+0x86>
 8001776:	219a      	movs	r1, #154	@ 0x9a
 8001778:	485b      	ldr	r0, [pc, #364]	@ (80018e8 <HAL_DMA_Init+0x1f0>)
 800177a:	f7ff f92f 	bl	80009dc <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	689b      	ldr	r3, [r3, #8]
 8001782:	2b40      	cmp	r3, #64	@ 0x40
 8001784:	d007      	beq.n	8001796 <HAL_DMA_Init+0x9e>
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	689b      	ldr	r3, [r3, #8]
 800178a:	2b00      	cmp	r3, #0
 800178c:	d003      	beq.n	8001796 <HAL_DMA_Init+0x9e>
 800178e:	219b      	movs	r1, #155	@ 0x9b
 8001790:	4855      	ldr	r0, [pc, #340]	@ (80018e8 <HAL_DMA_Init+0x1f0>)
 8001792:	f7ff f923 	bl	80009dc <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	68db      	ldr	r3, [r3, #12]
 800179a:	2b80      	cmp	r3, #128	@ 0x80
 800179c:	d007      	beq.n	80017ae <HAL_DMA_Init+0xb6>
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	68db      	ldr	r3, [r3, #12]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d003      	beq.n	80017ae <HAL_DMA_Init+0xb6>
 80017a6:	219c      	movs	r1, #156	@ 0x9c
 80017a8:	484f      	ldr	r0, [pc, #316]	@ (80018e8 <HAL_DMA_Init+0x1f0>)
 80017aa:	f7ff f917 	bl	80009dc <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	691b      	ldr	r3, [r3, #16]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d00d      	beq.n	80017d2 <HAL_DMA_Init+0xda>
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	691b      	ldr	r3, [r3, #16]
 80017ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80017be:	d008      	beq.n	80017d2 <HAL_DMA_Init+0xda>
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	691b      	ldr	r3, [r3, #16]
 80017c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80017c8:	d003      	beq.n	80017d2 <HAL_DMA_Init+0xda>
 80017ca:	219d      	movs	r1, #157	@ 0x9d
 80017cc:	4846      	ldr	r0, [pc, #280]	@ (80018e8 <HAL_DMA_Init+0x1f0>)
 80017ce:	f7ff f905 	bl	80009dc <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	695b      	ldr	r3, [r3, #20]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d00d      	beq.n	80017f6 <HAL_DMA_Init+0xfe>
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	695b      	ldr	r3, [r3, #20]
 80017de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80017e2:	d008      	beq.n	80017f6 <HAL_DMA_Init+0xfe>
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	695b      	ldr	r3, [r3, #20]
 80017e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80017ec:	d003      	beq.n	80017f6 <HAL_DMA_Init+0xfe>
 80017ee:	219e      	movs	r1, #158	@ 0x9e
 80017f0:	483d      	ldr	r0, [pc, #244]	@ (80018e8 <HAL_DMA_Init+0x1f0>)
 80017f2:	f7ff f8f3 	bl	80009dc <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	699b      	ldr	r3, [r3, #24]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d007      	beq.n	800180e <HAL_DMA_Init+0x116>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	699b      	ldr	r3, [r3, #24]
 8001802:	2b20      	cmp	r3, #32
 8001804:	d003      	beq.n	800180e <HAL_DMA_Init+0x116>
 8001806:	219f      	movs	r1, #159	@ 0x9f
 8001808:	4837      	ldr	r0, [pc, #220]	@ (80018e8 <HAL_DMA_Init+0x1f0>)
 800180a:	f7ff f8e7 	bl	80009dc <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	69db      	ldr	r3, [r3, #28]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d012      	beq.n	800183c <HAL_DMA_Init+0x144>
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	69db      	ldr	r3, [r3, #28]
 800181a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800181e:	d00d      	beq.n	800183c <HAL_DMA_Init+0x144>
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	69db      	ldr	r3, [r3, #28]
 8001824:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001828:	d008      	beq.n	800183c <HAL_DMA_Init+0x144>
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	69db      	ldr	r3, [r3, #28]
 800182e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8001832:	d003      	beq.n	800183c <HAL_DMA_Init+0x144>
 8001834:	21a0      	movs	r1, #160	@ 0xa0
 8001836:	482c      	ldr	r0, [pc, #176]	@ (80018e8 <HAL_DMA_Init+0x1f0>)
 8001838:	f7ff f8d0 	bl	80009dc <assert_failed>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	461a      	mov	r2, r3
 8001842:	4b2a      	ldr	r3, [pc, #168]	@ (80018ec <HAL_DMA_Init+0x1f4>)
 8001844:	4413      	add	r3, r2
 8001846:	4a2a      	ldr	r2, [pc, #168]	@ (80018f0 <HAL_DMA_Init+0x1f8>)
 8001848:	fba2 2303 	umull	r2, r3, r2, r3
 800184c:	091b      	lsrs	r3, r3, #4
 800184e:	009a      	lsls	r2, r3, #2
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	4a27      	ldr	r2, [pc, #156]	@ (80018f4 <HAL_DMA_Init+0x1fc>)
 8001858:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	2202      	movs	r2, #2
 800185e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001870:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001874:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800187e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	68db      	ldr	r3, [r3, #12]
 8001884:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800188a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	695b      	ldr	r3, [r3, #20]
 8001890:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001896:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	69db      	ldr	r3, [r3, #28]
 800189c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800189e:	68fa      	ldr	r2, [r7, #12]
 80018a0:	4313      	orrs	r3, r2
 80018a2:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	68fa      	ldr	r2, [r7, #12]
 80018aa:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2200      	movs	r2, #0
 80018b0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	2201      	movs	r2, #1
 80018b6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	2200      	movs	r2, #0
 80018be:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80018c2:	2300      	movs	r3, #0
}
 80018c4:	4618      	mov	r0, r3
 80018c6:	3710      	adds	r7, #16
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	40020008 	.word	0x40020008
 80018d0:	4002001c 	.word	0x4002001c
 80018d4:	40020030 	.word	0x40020030
 80018d8:	40020044 	.word	0x40020044
 80018dc:	40020058 	.word	0x40020058
 80018e0:	4002006c 	.word	0x4002006c
 80018e4:	40020080 	.word	0x40020080
 80018e8:	08008d18 	.word	0x08008d18
 80018ec:	bffdfff8 	.word	0xbffdfff8
 80018f0:	cccccccd 	.word	0xcccccccd
 80018f4:	40020000 	.word	0x40020000

080018f8 <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d101      	bne.n	800190a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8001906:	2301      	movs	r3, #1
 8001908:	e06d      	b.n	80019e6 <HAL_DMA_DeInit+0xee>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4a38      	ldr	r2, [pc, #224]	@ (80019f0 <HAL_DMA_DeInit+0xf8>)
 8001910:	4293      	cmp	r3, r2
 8001912:	d021      	beq.n	8001958 <HAL_DMA_DeInit+0x60>
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4a36      	ldr	r2, [pc, #216]	@ (80019f4 <HAL_DMA_DeInit+0xfc>)
 800191a:	4293      	cmp	r3, r2
 800191c:	d01c      	beq.n	8001958 <HAL_DMA_DeInit+0x60>
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	4a35      	ldr	r2, [pc, #212]	@ (80019f8 <HAL_DMA_DeInit+0x100>)
 8001924:	4293      	cmp	r3, r2
 8001926:	d017      	beq.n	8001958 <HAL_DMA_DeInit+0x60>
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4a33      	ldr	r2, [pc, #204]	@ (80019fc <HAL_DMA_DeInit+0x104>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d012      	beq.n	8001958 <HAL_DMA_DeInit+0x60>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4a32      	ldr	r2, [pc, #200]	@ (8001a00 <HAL_DMA_DeInit+0x108>)
 8001938:	4293      	cmp	r3, r2
 800193a:	d00d      	beq.n	8001958 <HAL_DMA_DeInit+0x60>
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a30      	ldr	r2, [pc, #192]	@ (8001a04 <HAL_DMA_DeInit+0x10c>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d008      	beq.n	8001958 <HAL_DMA_DeInit+0x60>
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4a2f      	ldr	r2, [pc, #188]	@ (8001a08 <HAL_DMA_DeInit+0x110>)
 800194c:	4293      	cmp	r3, r2
 800194e:	d003      	beq.n	8001958 <HAL_DMA_DeInit+0x60>
 8001950:	21e4      	movs	r1, #228	@ 0xe4
 8001952:	482e      	ldr	r0, [pc, #184]	@ (8001a0c <HAL_DMA_DeInit+0x114>)
 8001954:	f7ff f842 	bl	80009dc <assert_failed>

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	681a      	ldr	r2, [r3, #0]
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f022 0201 	bic.w	r2, r2, #1
 8001966:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0U;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	2200      	movs	r2, #0
 800196e:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel Number of Data to Transfer register */
  hdma->Instance->CNDTR = 0U;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	2200      	movs	r2, #0
 8001976:	605a      	str	r2, [r3, #4]

  /* Reset DMA Channel peripheral address register */
  hdma->Instance->CPAR  = 0U;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	2200      	movs	r2, #0
 800197e:	609a      	str	r2, [r3, #8]

  /* Reset DMA Channel memory address register */
  hdma->Instance->CMAR = 0U;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	2200      	movs	r2, #0
 8001986:	60da      	str	r2, [r3, #12]
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	461a      	mov	r2, r3
 800198e:	4b20      	ldr	r3, [pc, #128]	@ (8001a10 <HAL_DMA_DeInit+0x118>)
 8001990:	4413      	add	r3, r2
 8001992:	4a20      	ldr	r2, [pc, #128]	@ (8001a14 <HAL_DMA_DeInit+0x11c>)
 8001994:	fba2 2303 	umull	r2, r3, r2, r3
 8001998:	091b      	lsrs	r3, r3, #4
 800199a:	009a      	lsls	r2, r3, #2
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	4a1d      	ldr	r2, [pc, #116]	@ (8001a18 <HAL_DMA_DeInit+0x120>)
 80019a4:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80019ae:	2101      	movs	r1, #1
 80019b0:	fa01 f202 	lsl.w	r2, r1, r2
 80019b4:	605a      	str	r2, [r3, #4]

  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2200      	movs	r2, #0
 80019ba:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma->XferHalfCpltCallback = NULL;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	2200      	movs	r2, #0
 80019c0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferErrorCallback = NULL;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	2200      	movs	r2, #0
 80019c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferAbortCallback = NULL;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2200      	movs	r2, #0
 80019cc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	2200      	movs	r2, #0
 80019d2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2200      	movs	r2, #0
 80019d8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	2200      	movs	r2, #0
 80019e0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80019e4:	2300      	movs	r3, #0
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	3708      	adds	r7, #8
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	40020008 	.word	0x40020008
 80019f4:	4002001c 	.word	0x4002001c
 80019f8:	40020030 	.word	0x40020030
 80019fc:	40020044 	.word	0x40020044
 8001a00:	40020058 	.word	0x40020058
 8001a04:	4002006c 	.word	0x4002006c
 8001a08:	40020080 	.word	0x40020080
 8001a0c:	08008d18 	.word	0x08008d18
 8001a10:	bffdfff8 	.word	0xbffdfff8
 8001a14:	cccccccd 	.word	0xcccccccd
 8001a18:	40020000 	.word	0x40020000

08001a1c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b086      	sub	sp, #24
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	60f8      	str	r0, [r7, #12]
 8001a24:	60b9      	str	r1, [r7, #8]
 8001a26:	607a      	str	r2, [r7, #4]
 8001a28:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d003      	beq.n	8001a3c <HAL_DMA_Start_IT+0x20>
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a3a:	d304      	bcc.n	8001a46 <HAL_DMA_Start_IT+0x2a>
 8001a3c:	f44f 71b7 	mov.w	r1, #366	@ 0x16e
 8001a40:	482c      	ldr	r0, [pc, #176]	@ (8001af4 <HAL_DMA_Start_IT+0xd8>)
 8001a42:	f7fe ffcb 	bl	80009dc <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a4c:	2b01      	cmp	r3, #1
 8001a4e:	d101      	bne.n	8001a54 <HAL_DMA_Start_IT+0x38>
 8001a50:	2302      	movs	r3, #2
 8001a52:	e04b      	b.n	8001aec <HAL_DMA_Start_IT+0xd0>
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	2201      	movs	r2, #1
 8001a58:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001a62:	b2db      	uxtb	r3, r3
 8001a64:	2b01      	cmp	r3, #1
 8001a66:	d13a      	bne.n	8001ade <HAL_DMA_Start_IT+0xc2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	2202      	movs	r2, #2
 8001a6c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	2200      	movs	r2, #0
 8001a74:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	681a      	ldr	r2, [r3, #0]
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f022 0201 	bic.w	r2, r2, #1
 8001a84:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	687a      	ldr	r2, [r7, #4]
 8001a8a:	68b9      	ldr	r1, [r7, #8]
 8001a8c:	68f8      	ldr	r0, [r7, #12]
 8001a8e:	f000 f9b1 	bl	8001df4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d008      	beq.n	8001aac <HAL_DMA_Start_IT+0x90>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	681a      	ldr	r2, [r3, #0]
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f042 020e 	orr.w	r2, r2, #14
 8001aa8:	601a      	str	r2, [r3, #0]
 8001aaa:	e00f      	b.n	8001acc <HAL_DMA_Start_IT+0xb0>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	681a      	ldr	r2, [r3, #0]
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f022 0204 	bic.w	r2, r2, #4
 8001aba:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	681a      	ldr	r2, [r3, #0]
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f042 020a 	orr.w	r2, r2, #10
 8001aca:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	681a      	ldr	r2, [r3, #0]
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f042 0201 	orr.w	r2, r2, #1
 8001ada:	601a      	str	r2, [r3, #0]
 8001adc:	e005      	b.n	8001aea <HAL_DMA_Start_IT+0xce>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001ae6:	2302      	movs	r3, #2
 8001ae8:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001aea:	7dfb      	ldrb	r3, [r7, #23]
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	3718      	adds	r7, #24
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	08008d18 	.word	0x08008d18

08001af8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b084      	sub	sp, #16
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b00:	2300      	movs	r3, #0
 8001b02:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001b0a:	b2db      	uxtb	r3, r3
 8001b0c:	2b02      	cmp	r3, #2
 8001b0e:	d005      	beq.n	8001b1c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2204      	movs	r2, #4
 8001b14:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001b16:	2301      	movs	r3, #1
 8001b18:	73fb      	strb	r3, [r7, #15]
 8001b1a:	e051      	b.n	8001bc0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	681a      	ldr	r2, [r3, #0]
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f022 020e 	bic.w	r2, r2, #14
 8001b2a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	681a      	ldr	r2, [r3, #0]
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f022 0201 	bic.w	r2, r2, #1
 8001b3a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a22      	ldr	r2, [pc, #136]	@ (8001bcc <HAL_DMA_Abort_IT+0xd4>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d029      	beq.n	8001b9a <HAL_DMA_Abort_IT+0xa2>
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4a21      	ldr	r2, [pc, #132]	@ (8001bd0 <HAL_DMA_Abort_IT+0xd8>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d022      	beq.n	8001b96 <HAL_DMA_Abort_IT+0x9e>
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a1f      	ldr	r2, [pc, #124]	@ (8001bd4 <HAL_DMA_Abort_IT+0xdc>)
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d01a      	beq.n	8001b90 <HAL_DMA_Abort_IT+0x98>
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4a1e      	ldr	r2, [pc, #120]	@ (8001bd8 <HAL_DMA_Abort_IT+0xe0>)
 8001b60:	4293      	cmp	r3, r2
 8001b62:	d012      	beq.n	8001b8a <HAL_DMA_Abort_IT+0x92>
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4a1c      	ldr	r2, [pc, #112]	@ (8001bdc <HAL_DMA_Abort_IT+0xe4>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d00a      	beq.n	8001b84 <HAL_DMA_Abort_IT+0x8c>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4a1b      	ldr	r2, [pc, #108]	@ (8001be0 <HAL_DMA_Abort_IT+0xe8>)
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d102      	bne.n	8001b7e <HAL_DMA_Abort_IT+0x86>
 8001b78:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001b7c:	e00e      	b.n	8001b9c <HAL_DMA_Abort_IT+0xa4>
 8001b7e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001b82:	e00b      	b.n	8001b9c <HAL_DMA_Abort_IT+0xa4>
 8001b84:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001b88:	e008      	b.n	8001b9c <HAL_DMA_Abort_IT+0xa4>
 8001b8a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b8e:	e005      	b.n	8001b9c <HAL_DMA_Abort_IT+0xa4>
 8001b90:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b94:	e002      	b.n	8001b9c <HAL_DMA_Abort_IT+0xa4>
 8001b96:	2310      	movs	r3, #16
 8001b98:	e000      	b.n	8001b9c <HAL_DMA_Abort_IT+0xa4>
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	4a11      	ldr	r2, [pc, #68]	@ (8001be4 <HAL_DMA_Abort_IT+0xec>)
 8001b9e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2200      	movs	r2, #0
 8001bac:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d003      	beq.n	8001bc0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bbc:	6878      	ldr	r0, [r7, #4]
 8001bbe:	4798      	blx	r3
    } 
  }
  return status;
 8001bc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3710      	adds	r7, #16
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	40020008 	.word	0x40020008
 8001bd0:	4002001c 	.word	0x4002001c
 8001bd4:	40020030 	.word	0x40020030
 8001bd8:	40020044 	.word	0x40020044
 8001bdc:	40020058 	.word	0x40020058
 8001be0:	4002006c 	.word	0x4002006c
 8001be4:	40020000 	.word	0x40020000

08001be8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b084      	sub	sp, #16
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c04:	2204      	movs	r2, #4
 8001c06:	409a      	lsls	r2, r3
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d04f      	beq.n	8001cb0 <HAL_DMA_IRQHandler+0xc8>
 8001c10:	68bb      	ldr	r3, [r7, #8]
 8001c12:	f003 0304 	and.w	r3, r3, #4
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d04a      	beq.n	8001cb0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f003 0320 	and.w	r3, r3, #32
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d107      	bne.n	8001c38 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	681a      	ldr	r2, [r3, #0]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f022 0204 	bic.w	r2, r2, #4
 8001c36:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4a66      	ldr	r2, [pc, #408]	@ (8001dd8 <HAL_DMA_IRQHandler+0x1f0>)
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d029      	beq.n	8001c96 <HAL_DMA_IRQHandler+0xae>
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4a65      	ldr	r2, [pc, #404]	@ (8001ddc <HAL_DMA_IRQHandler+0x1f4>)
 8001c48:	4293      	cmp	r3, r2
 8001c4a:	d022      	beq.n	8001c92 <HAL_DMA_IRQHandler+0xaa>
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a63      	ldr	r2, [pc, #396]	@ (8001de0 <HAL_DMA_IRQHandler+0x1f8>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d01a      	beq.n	8001c8c <HAL_DMA_IRQHandler+0xa4>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	4a62      	ldr	r2, [pc, #392]	@ (8001de4 <HAL_DMA_IRQHandler+0x1fc>)
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	d012      	beq.n	8001c86 <HAL_DMA_IRQHandler+0x9e>
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a60      	ldr	r2, [pc, #384]	@ (8001de8 <HAL_DMA_IRQHandler+0x200>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d00a      	beq.n	8001c80 <HAL_DMA_IRQHandler+0x98>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	4a5f      	ldr	r2, [pc, #380]	@ (8001dec <HAL_DMA_IRQHandler+0x204>)
 8001c70:	4293      	cmp	r3, r2
 8001c72:	d102      	bne.n	8001c7a <HAL_DMA_IRQHandler+0x92>
 8001c74:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001c78:	e00e      	b.n	8001c98 <HAL_DMA_IRQHandler+0xb0>
 8001c7a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001c7e:	e00b      	b.n	8001c98 <HAL_DMA_IRQHandler+0xb0>
 8001c80:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001c84:	e008      	b.n	8001c98 <HAL_DMA_IRQHandler+0xb0>
 8001c86:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001c8a:	e005      	b.n	8001c98 <HAL_DMA_IRQHandler+0xb0>
 8001c8c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c90:	e002      	b.n	8001c98 <HAL_DMA_IRQHandler+0xb0>
 8001c92:	2340      	movs	r3, #64	@ 0x40
 8001c94:	e000      	b.n	8001c98 <HAL_DMA_IRQHandler+0xb0>
 8001c96:	2304      	movs	r3, #4
 8001c98:	4a55      	ldr	r2, [pc, #340]	@ (8001df0 <HAL_DMA_IRQHandler+0x208>)
 8001c9a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	f000 8094 	beq.w	8001dce <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001caa:	6878      	ldr	r0, [r7, #4]
 8001cac:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001cae:	e08e      	b.n	8001dce <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cb4:	2202      	movs	r2, #2
 8001cb6:	409a      	lsls	r2, r3
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	4013      	ands	r3, r2
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d056      	beq.n	8001d6e <HAL_DMA_IRQHandler+0x186>
 8001cc0:	68bb      	ldr	r3, [r7, #8]
 8001cc2:	f003 0302 	and.w	r3, r3, #2
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d051      	beq.n	8001d6e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f003 0320 	and.w	r3, r3, #32
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d10b      	bne.n	8001cf0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	681a      	ldr	r2, [r3, #0]
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f022 020a 	bic.w	r2, r2, #10
 8001ce6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2201      	movs	r2, #1
 8001cec:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a38      	ldr	r2, [pc, #224]	@ (8001dd8 <HAL_DMA_IRQHandler+0x1f0>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d029      	beq.n	8001d4e <HAL_DMA_IRQHandler+0x166>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	4a37      	ldr	r2, [pc, #220]	@ (8001ddc <HAL_DMA_IRQHandler+0x1f4>)
 8001d00:	4293      	cmp	r3, r2
 8001d02:	d022      	beq.n	8001d4a <HAL_DMA_IRQHandler+0x162>
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a35      	ldr	r2, [pc, #212]	@ (8001de0 <HAL_DMA_IRQHandler+0x1f8>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d01a      	beq.n	8001d44 <HAL_DMA_IRQHandler+0x15c>
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a34      	ldr	r2, [pc, #208]	@ (8001de4 <HAL_DMA_IRQHandler+0x1fc>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d012      	beq.n	8001d3e <HAL_DMA_IRQHandler+0x156>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a32      	ldr	r2, [pc, #200]	@ (8001de8 <HAL_DMA_IRQHandler+0x200>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d00a      	beq.n	8001d38 <HAL_DMA_IRQHandler+0x150>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a31      	ldr	r2, [pc, #196]	@ (8001dec <HAL_DMA_IRQHandler+0x204>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d102      	bne.n	8001d32 <HAL_DMA_IRQHandler+0x14a>
 8001d2c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001d30:	e00e      	b.n	8001d50 <HAL_DMA_IRQHandler+0x168>
 8001d32:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001d36:	e00b      	b.n	8001d50 <HAL_DMA_IRQHandler+0x168>
 8001d38:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d3c:	e008      	b.n	8001d50 <HAL_DMA_IRQHandler+0x168>
 8001d3e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d42:	e005      	b.n	8001d50 <HAL_DMA_IRQHandler+0x168>
 8001d44:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d48:	e002      	b.n	8001d50 <HAL_DMA_IRQHandler+0x168>
 8001d4a:	2320      	movs	r3, #32
 8001d4c:	e000      	b.n	8001d50 <HAL_DMA_IRQHandler+0x168>
 8001d4e:	2302      	movs	r3, #2
 8001d50:	4a27      	ldr	r2, [pc, #156]	@ (8001df0 <HAL_DMA_IRQHandler+0x208>)
 8001d52:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2200      	movs	r2, #0
 8001d58:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d034      	beq.n	8001dce <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d68:	6878      	ldr	r0, [r7, #4]
 8001d6a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001d6c:	e02f      	b.n	8001dce <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d72:	2208      	movs	r2, #8
 8001d74:	409a      	lsls	r2, r3
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	4013      	ands	r3, r2
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d028      	beq.n	8001dd0 <HAL_DMA_IRQHandler+0x1e8>
 8001d7e:	68bb      	ldr	r3, [r7, #8]
 8001d80:	f003 0308 	and.w	r3, r3, #8
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d023      	beq.n	8001dd0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	681a      	ldr	r2, [r3, #0]
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f022 020e 	bic.w	r2, r2, #14
 8001d96:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001da0:	2101      	movs	r1, #1
 8001da2:	fa01 f202 	lsl.w	r2, r1, r2
 8001da6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2201      	movs	r2, #1
 8001dac:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2201      	movs	r2, #1
 8001db2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2200      	movs	r2, #0
 8001dba:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d004      	beq.n	8001dd0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dca:	6878      	ldr	r0, [r7, #4]
 8001dcc:	4798      	blx	r3
    }
  }
  return;
 8001dce:	bf00      	nop
 8001dd0:	bf00      	nop
}
 8001dd2:	3710      	adds	r7, #16
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	40020008 	.word	0x40020008
 8001ddc:	4002001c 	.word	0x4002001c
 8001de0:	40020030 	.word	0x40020030
 8001de4:	40020044 	.word	0x40020044
 8001de8:	40020058 	.word	0x40020058
 8001dec:	4002006c 	.word	0x4002006c
 8001df0:	40020000 	.word	0x40020000

08001df4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b085      	sub	sp, #20
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	60f8      	str	r0, [r7, #12]
 8001dfc:	60b9      	str	r1, [r7, #8]
 8001dfe:	607a      	str	r2, [r7, #4]
 8001e00:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e0a:	2101      	movs	r1, #1
 8001e0c:	fa01 f202 	lsl.w	r2, r1, r2
 8001e10:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	683a      	ldr	r2, [r7, #0]
 8001e18:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	2b10      	cmp	r3, #16
 8001e20:	d108      	bne.n	8001e34 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	687a      	ldr	r2, [r7, #4]
 8001e28:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	68ba      	ldr	r2, [r7, #8]
 8001e30:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001e32:	e007      	b.n	8001e44 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	68ba      	ldr	r2, [r7, #8]
 8001e3a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	687a      	ldr	r2, [r7, #4]
 8001e42:	60da      	str	r2, [r3, #12]
}
 8001e44:	bf00      	nop
 8001e46:	3714      	adds	r7, #20
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bc80      	pop	{r7}
 8001e4c:	4770      	bx	lr
	...

08001e50 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b08a      	sub	sp, #40	@ 0x28
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
 8001e58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset;       /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	4a96      	ldr	r2, [pc, #600]	@ (80020c0 <HAL_GPIO_Init+0x270>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d013      	beq.n	8001e92 <HAL_GPIO_Init+0x42>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	4a95      	ldr	r2, [pc, #596]	@ (80020c4 <HAL_GPIO_Init+0x274>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d00f      	beq.n	8001e92 <HAL_GPIO_Init+0x42>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	4a94      	ldr	r2, [pc, #592]	@ (80020c8 <HAL_GPIO_Init+0x278>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d00b      	beq.n	8001e92 <HAL_GPIO_Init+0x42>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	4a93      	ldr	r2, [pc, #588]	@ (80020cc <HAL_GPIO_Init+0x27c>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d007      	beq.n	8001e92 <HAL_GPIO_Init+0x42>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	4a92      	ldr	r2, [pc, #584]	@ (80020d0 <HAL_GPIO_Init+0x280>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d003      	beq.n	8001e92 <HAL_GPIO_Init+0x42>
 8001e8a:	21bd      	movs	r1, #189	@ 0xbd
 8001e8c:	4891      	ldr	r0, [pc, #580]	@ (80020d4 <HAL_GPIO_Init+0x284>)
 8001e8e:	f7fe fda5 	bl	80009dc <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	b29b      	uxth	r3, r3
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d004      	beq.n	8001ea6 <HAL_GPIO_Init+0x56>
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ea4:	d303      	bcc.n	8001eae <HAL_GPIO_Init+0x5e>
 8001ea6:	21be      	movs	r1, #190	@ 0xbe
 8001ea8:	488a      	ldr	r0, [pc, #552]	@ (80020d4 <HAL_GPIO_Init+0x284>)
 8001eaa:	f7fe fd97 	bl	80009dc <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	f000 821d 	beq.w	80022f2 <HAL_GPIO_Init+0x4a2>
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	2b01      	cmp	r3, #1
 8001ebe:	f000 8218 	beq.w	80022f2 <HAL_GPIO_Init+0x4a2>
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	685b      	ldr	r3, [r3, #4]
 8001ec6:	2b11      	cmp	r3, #17
 8001ec8:	f000 8213 	beq.w	80022f2 <HAL_GPIO_Init+0x4a2>
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	2b02      	cmp	r3, #2
 8001ed2:	f000 820e 	beq.w	80022f2 <HAL_GPIO_Init+0x4a2>
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	2b12      	cmp	r3, #18
 8001edc:	f000 8209 	beq.w	80022f2 <HAL_GPIO_Init+0x4a2>
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	4a7c      	ldr	r2, [pc, #496]	@ (80020d8 <HAL_GPIO_Init+0x288>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	f000 8203 	beq.w	80022f2 <HAL_GPIO_Init+0x4a2>
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	4a7a      	ldr	r2, [pc, #488]	@ (80020dc <HAL_GPIO_Init+0x28c>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	f000 81fd 	beq.w	80022f2 <HAL_GPIO_Init+0x4a2>
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	4a78      	ldr	r2, [pc, #480]	@ (80020e0 <HAL_GPIO_Init+0x290>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	f000 81f7 	beq.w	80022f2 <HAL_GPIO_Init+0x4a2>
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	4a76      	ldr	r2, [pc, #472]	@ (80020e4 <HAL_GPIO_Init+0x294>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	f000 81f1 	beq.w	80022f2 <HAL_GPIO_Init+0x4a2>
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	4a74      	ldr	r2, [pc, #464]	@ (80020e8 <HAL_GPIO_Init+0x298>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	f000 81eb 	beq.w	80022f2 <HAL_GPIO_Init+0x4a2>
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	4a72      	ldr	r2, [pc, #456]	@ (80020ec <HAL_GPIO_Init+0x29c>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	f000 81e5 	beq.w	80022f2 <HAL_GPIO_Init+0x4a2>
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	2b03      	cmp	r3, #3
 8001f2e:	f000 81e0 	beq.w	80022f2 <HAL_GPIO_Init+0x4a2>
 8001f32:	21bf      	movs	r1, #191	@ 0xbf
 8001f34:	4867      	ldr	r0, [pc, #412]	@ (80020d4 <HAL_GPIO_Init+0x284>)
 8001f36:	f7fe fd51 	bl	80009dc <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f3a:	e1da      	b.n	80022f2 <HAL_GPIO_Init+0x4a2>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f40:	fa02 f303 	lsl.w	r3, r2, r3
 8001f44:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	69fa      	ldr	r2, [r7, #28]
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001f50:	69ba      	ldr	r2, [r7, #24]
 8001f52:	69fb      	ldr	r3, [r7, #28]
 8001f54:	429a      	cmp	r2, r3
 8001f56:	f040 81c9 	bne.w	80022ec <HAL_GPIO_Init+0x49c>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	4a58      	ldr	r2, [pc, #352]	@ (80020c0 <HAL_GPIO_Init+0x270>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d013      	beq.n	8001f8a <HAL_GPIO_Init+0x13a>
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	4a57      	ldr	r2, [pc, #348]	@ (80020c4 <HAL_GPIO_Init+0x274>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d00f      	beq.n	8001f8a <HAL_GPIO_Init+0x13a>
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	4a56      	ldr	r2, [pc, #344]	@ (80020c8 <HAL_GPIO_Init+0x278>)
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d00b      	beq.n	8001f8a <HAL_GPIO_Init+0x13a>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	4a55      	ldr	r2, [pc, #340]	@ (80020cc <HAL_GPIO_Init+0x27c>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d007      	beq.n	8001f8a <HAL_GPIO_Init+0x13a>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	4a54      	ldr	r2, [pc, #336]	@ (80020d0 <HAL_GPIO_Init+0x280>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d003      	beq.n	8001f8a <HAL_GPIO_Init+0x13a>
 8001f82:	21cd      	movs	r1, #205	@ 0xcd
 8001f84:	4853      	ldr	r0, [pc, #332]	@ (80020d4 <HAL_GPIO_Init+0x284>)
 8001f86:	f7fe fd29 	bl	80009dc <assert_failed>

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	4a57      	ldr	r2, [pc, #348]	@ (80020ec <HAL_GPIO_Init+0x29c>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	f000 80c2 	beq.w	800211a <HAL_GPIO_Init+0x2ca>
 8001f96:	4a55      	ldr	r2, [pc, #340]	@ (80020ec <HAL_GPIO_Init+0x29c>)
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	f200 80e8 	bhi.w	800216e <HAL_GPIO_Init+0x31e>
 8001f9e:	4a50      	ldr	r2, [pc, #320]	@ (80020e0 <HAL_GPIO_Init+0x290>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	f000 80ba 	beq.w	800211a <HAL_GPIO_Init+0x2ca>
 8001fa6:	4a4e      	ldr	r2, [pc, #312]	@ (80020e0 <HAL_GPIO_Init+0x290>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	f200 80e0 	bhi.w	800216e <HAL_GPIO_Init+0x31e>
 8001fae:	4a4e      	ldr	r2, [pc, #312]	@ (80020e8 <HAL_GPIO_Init+0x298>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	f000 80b2 	beq.w	800211a <HAL_GPIO_Init+0x2ca>
 8001fb6:	4a4c      	ldr	r2, [pc, #304]	@ (80020e8 <HAL_GPIO_Init+0x298>)
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	f200 80d8 	bhi.w	800216e <HAL_GPIO_Init+0x31e>
 8001fbe:	4a47      	ldr	r2, [pc, #284]	@ (80020dc <HAL_GPIO_Init+0x28c>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	f000 80aa 	beq.w	800211a <HAL_GPIO_Init+0x2ca>
 8001fc6:	4a45      	ldr	r2, [pc, #276]	@ (80020dc <HAL_GPIO_Init+0x28c>)
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	f200 80d0 	bhi.w	800216e <HAL_GPIO_Init+0x31e>
 8001fce:	4a45      	ldr	r2, [pc, #276]	@ (80020e4 <HAL_GPIO_Init+0x294>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	f000 80a2 	beq.w	800211a <HAL_GPIO_Init+0x2ca>
 8001fd6:	4a43      	ldr	r2, [pc, #268]	@ (80020e4 <HAL_GPIO_Init+0x294>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	f200 80c8 	bhi.w	800216e <HAL_GPIO_Init+0x31e>
 8001fde:	2b12      	cmp	r3, #18
 8001fe0:	d82c      	bhi.n	800203c <HAL_GPIO_Init+0x1ec>
 8001fe2:	2b12      	cmp	r3, #18
 8001fe4:	f200 80c3 	bhi.w	800216e <HAL_GPIO_Init+0x31e>
 8001fe8:	a201      	add	r2, pc, #4	@ (adr r2, 8001ff0 <HAL_GPIO_Init+0x1a0>)
 8001fea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fee:	bf00      	nop
 8001ff0:	0800211b 	.word	0x0800211b
 8001ff4:	08002045 	.word	0x08002045
 8001ff8:	08002097 	.word	0x08002097
 8001ffc:	08002169 	.word	0x08002169
 8002000:	0800216f 	.word	0x0800216f
 8002004:	0800216f 	.word	0x0800216f
 8002008:	0800216f 	.word	0x0800216f
 800200c:	0800216f 	.word	0x0800216f
 8002010:	0800216f 	.word	0x0800216f
 8002014:	0800216f 	.word	0x0800216f
 8002018:	0800216f 	.word	0x0800216f
 800201c:	0800216f 	.word	0x0800216f
 8002020:	0800216f 	.word	0x0800216f
 8002024:	0800216f 	.word	0x0800216f
 8002028:	0800216f 	.word	0x0800216f
 800202c:	0800216f 	.word	0x0800216f
 8002030:	0800216f 	.word	0x0800216f
 8002034:	0800206d 	.word	0x0800206d
 8002038:	080020f1 	.word	0x080020f1
 800203c:	4a26      	ldr	r2, [pc, #152]	@ (80020d8 <HAL_GPIO_Init+0x288>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d06b      	beq.n	800211a <HAL_GPIO_Init+0x2ca>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002042:	e094      	b.n	800216e <HAL_GPIO_Init+0x31e>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	68db      	ldr	r3, [r3, #12]
 8002048:	2b02      	cmp	r3, #2
 800204a:	d00b      	beq.n	8002064 <HAL_GPIO_Init+0x214>
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	68db      	ldr	r3, [r3, #12]
 8002050:	2b01      	cmp	r3, #1
 8002052:	d007      	beq.n	8002064 <HAL_GPIO_Init+0x214>
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	68db      	ldr	r3, [r3, #12]
 8002058:	2b03      	cmp	r3, #3
 800205a:	d003      	beq.n	8002064 <HAL_GPIO_Init+0x214>
 800205c:	21d5      	movs	r1, #213	@ 0xd5
 800205e:	481d      	ldr	r0, [pc, #116]	@ (80020d4 <HAL_GPIO_Init+0x284>)
 8002060:	f7fe fcbc 	bl	80009dc <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	68db      	ldr	r3, [r3, #12]
 8002068:	623b      	str	r3, [r7, #32]
          break;
 800206a:	e081      	b.n	8002170 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	68db      	ldr	r3, [r3, #12]
 8002070:	2b02      	cmp	r3, #2
 8002072:	d00b      	beq.n	800208c <HAL_GPIO_Init+0x23c>
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	68db      	ldr	r3, [r3, #12]
 8002078:	2b01      	cmp	r3, #1
 800207a:	d007      	beq.n	800208c <HAL_GPIO_Init+0x23c>
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	68db      	ldr	r3, [r3, #12]
 8002080:	2b03      	cmp	r3, #3
 8002082:	d003      	beq.n	800208c <HAL_GPIO_Init+0x23c>
 8002084:	21dc      	movs	r1, #220	@ 0xdc
 8002086:	4813      	ldr	r0, [pc, #76]	@ (80020d4 <HAL_GPIO_Init+0x284>)
 8002088:	f7fe fca8 	bl	80009dc <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	68db      	ldr	r3, [r3, #12]
 8002090:	3304      	adds	r3, #4
 8002092:	623b      	str	r3, [r7, #32]
          break;
 8002094:	e06c      	b.n	8002170 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	68db      	ldr	r3, [r3, #12]
 800209a:	2b02      	cmp	r3, #2
 800209c:	d00b      	beq.n	80020b6 <HAL_GPIO_Init+0x266>
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	68db      	ldr	r3, [r3, #12]
 80020a2:	2b01      	cmp	r3, #1
 80020a4:	d007      	beq.n	80020b6 <HAL_GPIO_Init+0x266>
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	68db      	ldr	r3, [r3, #12]
 80020aa:	2b03      	cmp	r3, #3
 80020ac:	d003      	beq.n	80020b6 <HAL_GPIO_Init+0x266>
 80020ae:	21e3      	movs	r1, #227	@ 0xe3
 80020b0:	4808      	ldr	r0, [pc, #32]	@ (80020d4 <HAL_GPIO_Init+0x284>)
 80020b2:	f7fe fc93 	bl	80009dc <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	68db      	ldr	r3, [r3, #12]
 80020ba:	3308      	adds	r3, #8
 80020bc:	623b      	str	r3, [r7, #32]
          break;
 80020be:	e057      	b.n	8002170 <HAL_GPIO_Init+0x320>
 80020c0:	40010800 	.word	0x40010800
 80020c4:	40010c00 	.word	0x40010c00
 80020c8:	40011000 	.word	0x40011000
 80020cc:	40011400 	.word	0x40011400
 80020d0:	40011800 	.word	0x40011800
 80020d4:	08008d50 	.word	0x08008d50
 80020d8:	10110000 	.word	0x10110000
 80020dc:	10210000 	.word	0x10210000
 80020e0:	10310000 	.word	0x10310000
 80020e4:	10120000 	.word	0x10120000
 80020e8:	10220000 	.word	0x10220000
 80020ec:	10320000 	.word	0x10320000
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	68db      	ldr	r3, [r3, #12]
 80020f4:	2b02      	cmp	r3, #2
 80020f6:	d00b      	beq.n	8002110 <HAL_GPIO_Init+0x2c0>
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	68db      	ldr	r3, [r3, #12]
 80020fc:	2b01      	cmp	r3, #1
 80020fe:	d007      	beq.n	8002110 <HAL_GPIO_Init+0x2c0>
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	68db      	ldr	r3, [r3, #12]
 8002104:	2b03      	cmp	r3, #3
 8002106:	d003      	beq.n	8002110 <HAL_GPIO_Init+0x2c0>
 8002108:	21ea      	movs	r1, #234	@ 0xea
 800210a:	4880      	ldr	r0, [pc, #512]	@ (800230c <HAL_GPIO_Init+0x4bc>)
 800210c:	f7fe fc66 	bl	80009dc <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	68db      	ldr	r3, [r3, #12]
 8002114:	330c      	adds	r3, #12
 8002116:	623b      	str	r3, [r7, #32]
          break;
 8002118:	e02a      	b.n	8002170 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	689b      	ldr	r3, [r3, #8]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d00b      	beq.n	800213a <HAL_GPIO_Init+0x2ea>
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	689b      	ldr	r3, [r3, #8]
 8002126:	2b01      	cmp	r3, #1
 8002128:	d007      	beq.n	800213a <HAL_GPIO_Init+0x2ea>
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	689b      	ldr	r3, [r3, #8]
 800212e:	2b02      	cmp	r3, #2
 8002130:	d003      	beq.n	800213a <HAL_GPIO_Init+0x2ea>
 8002132:	21f7      	movs	r1, #247	@ 0xf7
 8002134:	4875      	ldr	r0, [pc, #468]	@ (800230c <HAL_GPIO_Init+0x4bc>)
 8002136:	f7fe fc51 	bl	80009dc <assert_failed>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	689b      	ldr	r3, [r3, #8]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d102      	bne.n	8002148 <HAL_GPIO_Init+0x2f8>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002142:	2304      	movs	r3, #4
 8002144:	623b      	str	r3, [r7, #32]
          break;
 8002146:	e013      	b.n	8002170 <HAL_GPIO_Init+0x320>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	689b      	ldr	r3, [r3, #8]
 800214c:	2b01      	cmp	r3, #1
 800214e:	d105      	bne.n	800215c <HAL_GPIO_Init+0x30c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002150:	2308      	movs	r3, #8
 8002152:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	69fa      	ldr	r2, [r7, #28]
 8002158:	611a      	str	r2, [r3, #16]
          break;
 800215a:	e009      	b.n	8002170 <HAL_GPIO_Init+0x320>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800215c:	2308      	movs	r3, #8
 800215e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	69fa      	ldr	r2, [r7, #28]
 8002164:	615a      	str	r2, [r3, #20]
          break;
 8002166:	e003      	b.n	8002170 <HAL_GPIO_Init+0x320>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002168:	2300      	movs	r3, #0
 800216a:	623b      	str	r3, [r7, #32]
          break;
 800216c:	e000      	b.n	8002170 <HAL_GPIO_Init+0x320>
          break;
 800216e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002170:	69bb      	ldr	r3, [r7, #24]
 8002172:	2bff      	cmp	r3, #255	@ 0xff
 8002174:	d801      	bhi.n	800217a <HAL_GPIO_Init+0x32a>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	e001      	b.n	800217e <HAL_GPIO_Init+0x32e>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	3304      	adds	r3, #4
 800217e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002180:	69bb      	ldr	r3, [r7, #24]
 8002182:	2bff      	cmp	r3, #255	@ 0xff
 8002184:	d802      	bhi.n	800218c <HAL_GPIO_Init+0x33c>
 8002186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002188:	009b      	lsls	r3, r3, #2
 800218a:	e002      	b.n	8002192 <HAL_GPIO_Init+0x342>
 800218c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800218e:	3b08      	subs	r3, #8
 8002190:	009b      	lsls	r3, r3, #2
 8002192:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002194:	697b      	ldr	r3, [r7, #20]
 8002196:	681a      	ldr	r2, [r3, #0]
 8002198:	210f      	movs	r1, #15
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	fa01 f303 	lsl.w	r3, r1, r3
 80021a0:	43db      	mvns	r3, r3
 80021a2:	401a      	ands	r2, r3
 80021a4:	6a39      	ldr	r1, [r7, #32]
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	fa01 f303 	lsl.w	r3, r1, r3
 80021ac:	431a      	orrs	r2, r3
 80021ae:	697b      	ldr	r3, [r7, #20]
 80021b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	f000 8096 	beq.w	80022ec <HAL_GPIO_Init+0x49c>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80021c0:	4b53      	ldr	r3, [pc, #332]	@ (8002310 <HAL_GPIO_Init+0x4c0>)
 80021c2:	699b      	ldr	r3, [r3, #24]
 80021c4:	4a52      	ldr	r2, [pc, #328]	@ (8002310 <HAL_GPIO_Init+0x4c0>)
 80021c6:	f043 0301 	orr.w	r3, r3, #1
 80021ca:	6193      	str	r3, [r2, #24]
 80021cc:	4b50      	ldr	r3, [pc, #320]	@ (8002310 <HAL_GPIO_Init+0x4c0>)
 80021ce:	699b      	ldr	r3, [r3, #24]
 80021d0:	f003 0301 	and.w	r3, r3, #1
 80021d4:	60bb      	str	r3, [r7, #8]
 80021d6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80021d8:	4a4e      	ldr	r2, [pc, #312]	@ (8002314 <HAL_GPIO_Init+0x4c4>)
 80021da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021dc:	089b      	lsrs	r3, r3, #2
 80021de:	3302      	adds	r3, #2
 80021e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021e4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80021e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021e8:	f003 0303 	and.w	r3, r3, #3
 80021ec:	009b      	lsls	r3, r3, #2
 80021ee:	220f      	movs	r2, #15
 80021f0:	fa02 f303 	lsl.w	r3, r2, r3
 80021f4:	43db      	mvns	r3, r3
 80021f6:	68fa      	ldr	r2, [r7, #12]
 80021f8:	4013      	ands	r3, r2
 80021fa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	4a46      	ldr	r2, [pc, #280]	@ (8002318 <HAL_GPIO_Init+0x4c8>)
 8002200:	4293      	cmp	r3, r2
 8002202:	d013      	beq.n	800222c <HAL_GPIO_Init+0x3dc>
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	4a45      	ldr	r2, [pc, #276]	@ (800231c <HAL_GPIO_Init+0x4cc>)
 8002208:	4293      	cmp	r3, r2
 800220a:	d00d      	beq.n	8002228 <HAL_GPIO_Init+0x3d8>
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	4a44      	ldr	r2, [pc, #272]	@ (8002320 <HAL_GPIO_Init+0x4d0>)
 8002210:	4293      	cmp	r3, r2
 8002212:	d007      	beq.n	8002224 <HAL_GPIO_Init+0x3d4>
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	4a43      	ldr	r2, [pc, #268]	@ (8002324 <HAL_GPIO_Init+0x4d4>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d101      	bne.n	8002220 <HAL_GPIO_Init+0x3d0>
 800221c:	2303      	movs	r3, #3
 800221e:	e006      	b.n	800222e <HAL_GPIO_Init+0x3de>
 8002220:	2304      	movs	r3, #4
 8002222:	e004      	b.n	800222e <HAL_GPIO_Init+0x3de>
 8002224:	2302      	movs	r3, #2
 8002226:	e002      	b.n	800222e <HAL_GPIO_Init+0x3de>
 8002228:	2301      	movs	r3, #1
 800222a:	e000      	b.n	800222e <HAL_GPIO_Init+0x3de>
 800222c:	2300      	movs	r3, #0
 800222e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002230:	f002 0203 	and.w	r2, r2, #3
 8002234:	0092      	lsls	r2, r2, #2
 8002236:	4093      	lsls	r3, r2
 8002238:	68fa      	ldr	r2, [r7, #12]
 800223a:	4313      	orrs	r3, r2
 800223c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800223e:	4935      	ldr	r1, [pc, #212]	@ (8002314 <HAL_GPIO_Init+0x4c4>)
 8002240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002242:	089b      	lsrs	r3, r3, #2
 8002244:	3302      	adds	r3, #2
 8002246:	68fa      	ldr	r2, [r7, #12]
 8002248:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002254:	2b00      	cmp	r3, #0
 8002256:	d006      	beq.n	8002266 <HAL_GPIO_Init+0x416>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002258:	4b33      	ldr	r3, [pc, #204]	@ (8002328 <HAL_GPIO_Init+0x4d8>)
 800225a:	689a      	ldr	r2, [r3, #8]
 800225c:	4932      	ldr	r1, [pc, #200]	@ (8002328 <HAL_GPIO_Init+0x4d8>)
 800225e:	69bb      	ldr	r3, [r7, #24]
 8002260:	4313      	orrs	r3, r2
 8002262:	608b      	str	r3, [r1, #8]
 8002264:	e006      	b.n	8002274 <HAL_GPIO_Init+0x424>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002266:	4b30      	ldr	r3, [pc, #192]	@ (8002328 <HAL_GPIO_Init+0x4d8>)
 8002268:	689a      	ldr	r2, [r3, #8]
 800226a:	69bb      	ldr	r3, [r7, #24]
 800226c:	43db      	mvns	r3, r3
 800226e:	492e      	ldr	r1, [pc, #184]	@ (8002328 <HAL_GPIO_Init+0x4d8>)
 8002270:	4013      	ands	r3, r2
 8002272:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800227c:	2b00      	cmp	r3, #0
 800227e:	d006      	beq.n	800228e <HAL_GPIO_Init+0x43e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002280:	4b29      	ldr	r3, [pc, #164]	@ (8002328 <HAL_GPIO_Init+0x4d8>)
 8002282:	68da      	ldr	r2, [r3, #12]
 8002284:	4928      	ldr	r1, [pc, #160]	@ (8002328 <HAL_GPIO_Init+0x4d8>)
 8002286:	69bb      	ldr	r3, [r7, #24]
 8002288:	4313      	orrs	r3, r2
 800228a:	60cb      	str	r3, [r1, #12]
 800228c:	e006      	b.n	800229c <HAL_GPIO_Init+0x44c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800228e:	4b26      	ldr	r3, [pc, #152]	@ (8002328 <HAL_GPIO_Init+0x4d8>)
 8002290:	68da      	ldr	r2, [r3, #12]
 8002292:	69bb      	ldr	r3, [r7, #24]
 8002294:	43db      	mvns	r3, r3
 8002296:	4924      	ldr	r1, [pc, #144]	@ (8002328 <HAL_GPIO_Init+0x4d8>)
 8002298:	4013      	ands	r3, r2
 800229a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d006      	beq.n	80022b6 <HAL_GPIO_Init+0x466>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80022a8:	4b1f      	ldr	r3, [pc, #124]	@ (8002328 <HAL_GPIO_Init+0x4d8>)
 80022aa:	685a      	ldr	r2, [r3, #4]
 80022ac:	491e      	ldr	r1, [pc, #120]	@ (8002328 <HAL_GPIO_Init+0x4d8>)
 80022ae:	69bb      	ldr	r3, [r7, #24]
 80022b0:	4313      	orrs	r3, r2
 80022b2:	604b      	str	r3, [r1, #4]
 80022b4:	e006      	b.n	80022c4 <HAL_GPIO_Init+0x474>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80022b6:	4b1c      	ldr	r3, [pc, #112]	@ (8002328 <HAL_GPIO_Init+0x4d8>)
 80022b8:	685a      	ldr	r2, [r3, #4]
 80022ba:	69bb      	ldr	r3, [r7, #24]
 80022bc:	43db      	mvns	r3, r3
 80022be:	491a      	ldr	r1, [pc, #104]	@ (8002328 <HAL_GPIO_Init+0x4d8>)
 80022c0:	4013      	ands	r3, r2
 80022c2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d006      	beq.n	80022de <HAL_GPIO_Init+0x48e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80022d0:	4b15      	ldr	r3, [pc, #84]	@ (8002328 <HAL_GPIO_Init+0x4d8>)
 80022d2:	681a      	ldr	r2, [r3, #0]
 80022d4:	4914      	ldr	r1, [pc, #80]	@ (8002328 <HAL_GPIO_Init+0x4d8>)
 80022d6:	69bb      	ldr	r3, [r7, #24]
 80022d8:	4313      	orrs	r3, r2
 80022da:	600b      	str	r3, [r1, #0]
 80022dc:	e006      	b.n	80022ec <HAL_GPIO_Init+0x49c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80022de:	4b12      	ldr	r3, [pc, #72]	@ (8002328 <HAL_GPIO_Init+0x4d8>)
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	69bb      	ldr	r3, [r7, #24]
 80022e4:	43db      	mvns	r3, r3
 80022e6:	4910      	ldr	r1, [pc, #64]	@ (8002328 <HAL_GPIO_Init+0x4d8>)
 80022e8:	4013      	ands	r3, r2
 80022ea:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80022ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022ee:	3301      	adds	r3, #1
 80022f0:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	681a      	ldr	r2, [r3, #0]
 80022f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022f8:	fa22 f303 	lsr.w	r3, r2, r3
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	f47f ae1d 	bne.w	8001f3c <HAL_GPIO_Init+0xec>
  }
}
 8002302:	bf00      	nop
 8002304:	bf00      	nop
 8002306:	3728      	adds	r7, #40	@ 0x28
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}
 800230c:	08008d50 	.word	0x08008d50
 8002310:	40021000 	.word	0x40021000
 8002314:	40010000 	.word	0x40010000
 8002318:	40010800 	.word	0x40010800
 800231c:	40010c00 	.word	0x40010c00
 8002320:	40011000 	.word	0x40011000
 8002324:	40011400 	.word	0x40011400
 8002328:	40010400 	.word	0x40010400

0800232c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b088      	sub	sp, #32
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
 8002334:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002336:	2300      	movs	r3, #0
 8002338:	61fb      	str	r3, [r7, #28]
  uint32_t tmp;
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	4a66      	ldr	r2, [pc, #408]	@ (80024d8 <HAL_GPIO_DeInit+0x1ac>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d014      	beq.n	800236c <HAL_GPIO_DeInit+0x40>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	4a65      	ldr	r2, [pc, #404]	@ (80024dc <HAL_GPIO_DeInit+0x1b0>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d010      	beq.n	800236c <HAL_GPIO_DeInit+0x40>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	4a64      	ldr	r2, [pc, #400]	@ (80024e0 <HAL_GPIO_DeInit+0x1b4>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d00c      	beq.n	800236c <HAL_GPIO_DeInit+0x40>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	4a63      	ldr	r2, [pc, #396]	@ (80024e4 <HAL_GPIO_DeInit+0x1b8>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d008      	beq.n	800236c <HAL_GPIO_DeInit+0x40>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	4a62      	ldr	r2, [pc, #392]	@ (80024e8 <HAL_GPIO_DeInit+0x1bc>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d004      	beq.n	800236c <HAL_GPIO_DeInit+0x40>
 8002362:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 8002366:	4861      	ldr	r0, [pc, #388]	@ (80024ec <HAL_GPIO_DeInit+0x1c0>)
 8002368:	f7fe fb38 	bl	80009dc <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	b29b      	uxth	r3, r3
 8002370:	2b00      	cmp	r3, #0
 8002372:	d004      	beq.n	800237e <HAL_GPIO_DeInit+0x52>
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800237a:	f0c0 80a1 	bcc.w	80024c0 <HAL_GPIO_DeInit+0x194>
 800237e:	f240 1169 	movw	r1, #361	@ 0x169
 8002382:	485a      	ldr	r0, [pc, #360]	@ (80024ec <HAL_GPIO_DeInit+0x1c0>)
 8002384:	f7fe fb2a 	bl	80009dc <assert_failed>

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 8002388:	e09a      	b.n	80024c0 <HAL_GPIO_DeInit+0x194>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 800238a:	2201      	movs	r2, #1
 800238c:	69fb      	ldr	r3, [r7, #28]
 800238e:	fa02 f303 	lsl.w	r3, r2, r3
 8002392:	683a      	ldr	r2, [r7, #0]
 8002394:	4013      	ands	r3, r2
 8002396:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 8002398:	69bb      	ldr	r3, [r7, #24]
 800239a:	2b00      	cmp	r3, #0
 800239c:	f000 808d 	beq.w	80024ba <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 80023a0:	4a53      	ldr	r2, [pc, #332]	@ (80024f0 <HAL_GPIO_DeInit+0x1c4>)
 80023a2:	69fb      	ldr	r3, [r7, #28]
 80023a4:	089b      	lsrs	r3, r3, #2
 80023a6:	3302      	adds	r3, #2
 80023a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023ac:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 80023ae:	69fb      	ldr	r3, [r7, #28]
 80023b0:	f003 0303 	and.w	r3, r3, #3
 80023b4:	009b      	lsls	r3, r3, #2
 80023b6:	220f      	movs	r2, #15
 80023b8:	fa02 f303 	lsl.w	r3, r2, r3
 80023bc:	697a      	ldr	r2, [r7, #20]
 80023be:	4013      	ands	r3, r2
 80023c0:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	4a44      	ldr	r2, [pc, #272]	@ (80024d8 <HAL_GPIO_DeInit+0x1ac>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d013      	beq.n	80023f2 <HAL_GPIO_DeInit+0xc6>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	4a43      	ldr	r2, [pc, #268]	@ (80024dc <HAL_GPIO_DeInit+0x1b0>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d00d      	beq.n	80023ee <HAL_GPIO_DeInit+0xc2>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	4a42      	ldr	r2, [pc, #264]	@ (80024e0 <HAL_GPIO_DeInit+0x1b4>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d007      	beq.n	80023ea <HAL_GPIO_DeInit+0xbe>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	4a41      	ldr	r2, [pc, #260]	@ (80024e4 <HAL_GPIO_DeInit+0x1b8>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d101      	bne.n	80023e6 <HAL_GPIO_DeInit+0xba>
 80023e2:	2303      	movs	r3, #3
 80023e4:	e006      	b.n	80023f4 <HAL_GPIO_DeInit+0xc8>
 80023e6:	2304      	movs	r3, #4
 80023e8:	e004      	b.n	80023f4 <HAL_GPIO_DeInit+0xc8>
 80023ea:	2302      	movs	r3, #2
 80023ec:	e002      	b.n	80023f4 <HAL_GPIO_DeInit+0xc8>
 80023ee:	2301      	movs	r3, #1
 80023f0:	e000      	b.n	80023f4 <HAL_GPIO_DeInit+0xc8>
 80023f2:	2300      	movs	r3, #0
 80023f4:	69fa      	ldr	r2, [r7, #28]
 80023f6:	f002 0203 	and.w	r2, r2, #3
 80023fa:	0092      	lsls	r2, r2, #2
 80023fc:	4093      	lsls	r3, r2
 80023fe:	697a      	ldr	r2, [r7, #20]
 8002400:	429a      	cmp	r2, r3
 8002402:	d132      	bne.n	800246a <HAL_GPIO_DeInit+0x13e>
      {
        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8002404:	4b3b      	ldr	r3, [pc, #236]	@ (80024f4 <HAL_GPIO_DeInit+0x1c8>)
 8002406:	681a      	ldr	r2, [r3, #0]
 8002408:	69bb      	ldr	r3, [r7, #24]
 800240a:	43db      	mvns	r3, r3
 800240c:	4939      	ldr	r1, [pc, #228]	@ (80024f4 <HAL_GPIO_DeInit+0x1c8>)
 800240e:	4013      	ands	r3, r2
 8002410:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 8002412:	4b38      	ldr	r3, [pc, #224]	@ (80024f4 <HAL_GPIO_DeInit+0x1c8>)
 8002414:	685a      	ldr	r2, [r3, #4]
 8002416:	69bb      	ldr	r3, [r7, #24]
 8002418:	43db      	mvns	r3, r3
 800241a:	4936      	ldr	r1, [pc, #216]	@ (80024f4 <HAL_GPIO_DeInit+0x1c8>)
 800241c:	4013      	ands	r3, r2
 800241e:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 8002420:	4b34      	ldr	r3, [pc, #208]	@ (80024f4 <HAL_GPIO_DeInit+0x1c8>)
 8002422:	68da      	ldr	r2, [r3, #12]
 8002424:	69bb      	ldr	r3, [r7, #24]
 8002426:	43db      	mvns	r3, r3
 8002428:	4932      	ldr	r1, [pc, #200]	@ (80024f4 <HAL_GPIO_DeInit+0x1c8>)
 800242a:	4013      	ands	r3, r2
 800242c:	60cb      	str	r3, [r1, #12]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 800242e:	4b31      	ldr	r3, [pc, #196]	@ (80024f4 <HAL_GPIO_DeInit+0x1c8>)
 8002430:	689a      	ldr	r2, [r3, #8]
 8002432:	69bb      	ldr	r3, [r7, #24]
 8002434:	43db      	mvns	r3, r3
 8002436:	492f      	ldr	r1, [pc, #188]	@ (80024f4 <HAL_GPIO_DeInit+0x1c8>)
 8002438:	4013      	ands	r3, r2
 800243a:	608b      	str	r3, [r1, #8]
        
        tmp = 0x0FuL << (4u * (position & 0x03u));
 800243c:	69fb      	ldr	r3, [r7, #28]
 800243e:	f003 0303 	and.w	r3, r3, #3
 8002442:	009b      	lsls	r3, r3, #2
 8002444:	220f      	movs	r2, #15
 8002446:	fa02 f303 	lsl.w	r3, r2, r3
 800244a:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 800244c:	4a28      	ldr	r2, [pc, #160]	@ (80024f0 <HAL_GPIO_DeInit+0x1c4>)
 800244e:	69fb      	ldr	r3, [r7, #28]
 8002450:	089b      	lsrs	r3, r3, #2
 8002452:	3302      	adds	r3, #2
 8002454:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	43da      	mvns	r2, r3
 800245c:	4824      	ldr	r0, [pc, #144]	@ (80024f0 <HAL_GPIO_DeInit+0x1c4>)
 800245e:	69fb      	ldr	r3, [r7, #28]
 8002460:	089b      	lsrs	r3, r3, #2
 8002462:	400a      	ands	r2, r1
 8002464:	3302      	adds	r3, #2
 8002466:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800246a:	69bb      	ldr	r3, [r7, #24]
 800246c:	2bff      	cmp	r3, #255	@ 0xff
 800246e:	d801      	bhi.n	8002474 <HAL_GPIO_DeInit+0x148>
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	e001      	b.n	8002478 <HAL_GPIO_DeInit+0x14c>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	3304      	adds	r3, #4
 8002478:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800247a:	69bb      	ldr	r3, [r7, #24]
 800247c:	2bff      	cmp	r3, #255	@ 0xff
 800247e:	d802      	bhi.n	8002486 <HAL_GPIO_DeInit+0x15a>
 8002480:	69fb      	ldr	r3, [r7, #28]
 8002482:	009b      	lsls	r3, r3, #2
 8002484:	e002      	b.n	800248c <HAL_GPIO_DeInit+0x160>
 8002486:	69fb      	ldr	r3, [r7, #28]
 8002488:	3b08      	subs	r3, #8
 800248a:	009b      	lsls	r3, r3, #2
 800248c:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	210f      	movs	r1, #15
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	fa01 f303 	lsl.w	r3, r1, r3
 800249a:	43db      	mvns	r3, r3
 800249c:	401a      	ands	r2, r3
 800249e:	2104      	movs	r1, #4
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	fa01 f303 	lsl.w	r3, r1, r3
 80024a6:	431a      	orrs	r2, r3
 80024a8:	693b      	ldr	r3, [r7, #16]
 80024aa:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	68da      	ldr	r2, [r3, #12]
 80024b0:	69bb      	ldr	r3, [r7, #24]
 80024b2:	43db      	mvns	r3, r3
 80024b4:	401a      	ands	r2, r3
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	60da      	str	r2, [r3, #12]
    }

    position++;
 80024ba:	69fb      	ldr	r3, [r7, #28]
 80024bc:	3301      	adds	r3, #1
 80024be:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 80024c0:	683a      	ldr	r2, [r7, #0]
 80024c2:	69fb      	ldr	r3, [r7, #28]
 80024c4:	fa22 f303 	lsr.w	r3, r2, r3
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	f47f af5e 	bne.w	800238a <HAL_GPIO_DeInit+0x5e>
  }
}
 80024ce:	bf00      	nop
 80024d0:	bf00      	nop
 80024d2:	3720      	adds	r7, #32
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}
 80024d8:	40010800 	.word	0x40010800
 80024dc:	40010c00 	.word	0x40010c00
 80024e0:	40011000 	.word	0x40011000
 80024e4:	40011400 	.word	0x40011400
 80024e8:	40011800 	.word	0x40011800
 80024ec:	08008d50 	.word	0x08008d50
 80024f0:	40010000 	.word	0x40010000
 80024f4:	40010400 	.word	0x40010400

080024f8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b084      	sub	sp, #16
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
 8002500:	460b      	mov	r3, r1
 8002502:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002504:	887b      	ldrh	r3, [r7, #2]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d104      	bne.n	8002514 <HAL_GPIO_ReadPin+0x1c>
 800250a:	f44f 71da 	mov.w	r1, #436	@ 0x1b4
 800250e:	4809      	ldr	r0, [pc, #36]	@ (8002534 <HAL_GPIO_ReadPin+0x3c>)
 8002510:	f7fe fa64 	bl	80009dc <assert_failed>

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	689a      	ldr	r2, [r3, #8]
 8002518:	887b      	ldrh	r3, [r7, #2]
 800251a:	4013      	ands	r3, r2
 800251c:	2b00      	cmp	r3, #0
 800251e:	d002      	beq.n	8002526 <HAL_GPIO_ReadPin+0x2e>
  {
    bitstatus = GPIO_PIN_SET;
 8002520:	2301      	movs	r3, #1
 8002522:	73fb      	strb	r3, [r7, #15]
 8002524:	e001      	b.n	800252a <HAL_GPIO_ReadPin+0x32>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002526:	2300      	movs	r3, #0
 8002528:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800252a:	7bfb      	ldrb	r3, [r7, #15]
}
 800252c:	4618      	mov	r0, r3
 800252e:	3710      	adds	r7, #16
 8002530:	46bd      	mov	sp, r7
 8002532:	bd80      	pop	{r7, pc}
 8002534:	08008d50 	.word	0x08008d50

08002538 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b082      	sub	sp, #8
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
 8002540:	460b      	mov	r3, r1
 8002542:	807b      	strh	r3, [r7, #2]
 8002544:	4613      	mov	r3, r2
 8002546:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002548:	887b      	ldrh	r3, [r7, #2]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d104      	bne.n	8002558 <HAL_GPIO_WritePin+0x20>
 800254e:	f44f 71ea 	mov.w	r1, #468	@ 0x1d4
 8002552:	480e      	ldr	r0, [pc, #56]	@ (800258c <HAL_GPIO_WritePin+0x54>)
 8002554:	f7fe fa42 	bl	80009dc <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8002558:	787b      	ldrb	r3, [r7, #1]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d007      	beq.n	800256e <HAL_GPIO_WritePin+0x36>
 800255e:	787b      	ldrb	r3, [r7, #1]
 8002560:	2b01      	cmp	r3, #1
 8002562:	d004      	beq.n	800256e <HAL_GPIO_WritePin+0x36>
 8002564:	f240 11d5 	movw	r1, #469	@ 0x1d5
 8002568:	4808      	ldr	r0, [pc, #32]	@ (800258c <HAL_GPIO_WritePin+0x54>)
 800256a:	f7fe fa37 	bl	80009dc <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 800256e:	787b      	ldrb	r3, [r7, #1]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d003      	beq.n	800257c <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002574:	887a      	ldrh	r2, [r7, #2]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800257a:	e003      	b.n	8002584 <HAL_GPIO_WritePin+0x4c>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800257c:	887b      	ldrh	r3, [r7, #2]
 800257e:	041a      	lsls	r2, r3, #16
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	611a      	str	r2, [r3, #16]
}
 8002584:	bf00      	nop
 8002586:	3708      	adds	r7, #8
 8002588:	46bd      	mov	sp, r7
 800258a:	bd80      	pop	{r7, pc}
 800258c:	08008d50 	.word	0x08008d50

08002590 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b084      	sub	sp, #16
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d101      	bne.n	80025a2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e1b4      	b.n	800290c <HAL_I2C_Init+0x37c>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a9b      	ldr	r2, [pc, #620]	@ (8002814 <HAL_I2C_Init+0x284>)
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d009      	beq.n	80025c0 <HAL_I2C_Init+0x30>
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a99      	ldr	r2, [pc, #612]	@ (8002818 <HAL_I2C_Init+0x288>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d004      	beq.n	80025c0 <HAL_I2C_Init+0x30>
 80025b6:	f240 11db 	movw	r1, #475	@ 0x1db
 80025ba:	4898      	ldr	r0, [pc, #608]	@ (800281c <HAL_I2C_Init+0x28c>)
 80025bc:	f7fe fa0e 	bl	80009dc <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d004      	beq.n	80025d2 <HAL_I2C_Init+0x42>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	4a94      	ldr	r2, [pc, #592]	@ (8002820 <HAL_I2C_Init+0x290>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d904      	bls.n	80025dc <HAL_I2C_Init+0x4c>
 80025d2:	f44f 71ee 	mov.w	r1, #476	@ 0x1dc
 80025d6:	4891      	ldr	r0, [pc, #580]	@ (800281c <HAL_I2C_Init+0x28c>)
 80025d8:	f7fe fa00 	bl	80009dc <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	689b      	ldr	r3, [r3, #8]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d009      	beq.n	80025f8 <HAL_I2C_Init+0x68>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	689b      	ldr	r3, [r3, #8]
 80025e8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80025ec:	d004      	beq.n	80025f8 <HAL_I2C_Init+0x68>
 80025ee:	f240 11dd 	movw	r1, #477	@ 0x1dd
 80025f2:	488a      	ldr	r0, [pc, #552]	@ (800281c <HAL_I2C_Init+0x28c>)
 80025f4:	f7fe f9f2 	bl	80009dc <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	68db      	ldr	r3, [r3, #12]
 80025fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002600:	d304      	bcc.n	800260c <HAL_I2C_Init+0x7c>
 8002602:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8002606:	4885      	ldr	r0, [pc, #532]	@ (800281c <HAL_I2C_Init+0x28c>)
 8002608:	f7fe f9e8 	bl	80009dc <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	691b      	ldr	r3, [r3, #16]
 8002610:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002614:	d009      	beq.n	800262a <HAL_I2C_Init+0x9a>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	691b      	ldr	r3, [r3, #16]
 800261a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800261e:	d004      	beq.n	800262a <HAL_I2C_Init+0x9a>
 8002620:	f240 11df 	movw	r1, #479	@ 0x1df
 8002624:	487d      	ldr	r0, [pc, #500]	@ (800281c <HAL_I2C_Init+0x28c>)
 8002626:	f7fe f9d9 	bl	80009dc <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	695b      	ldr	r3, [r3, #20]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d008      	beq.n	8002644 <HAL_I2C_Init+0xb4>
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	695b      	ldr	r3, [r3, #20]
 8002636:	2b01      	cmp	r3, #1
 8002638:	d004      	beq.n	8002644 <HAL_I2C_Init+0xb4>
 800263a:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 800263e:	4877      	ldr	r0, [pc, #476]	@ (800281c <HAL_I2C_Init+0x28c>)
 8002640:	f7fe f9cc 	bl	80009dc <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	699b      	ldr	r3, [r3, #24]
 8002648:	f023 03fe 	bic.w	r3, r3, #254	@ 0xfe
 800264c:	2b00      	cmp	r3, #0
 800264e:	d004      	beq.n	800265a <HAL_I2C_Init+0xca>
 8002650:	f240 11e1 	movw	r1, #481	@ 0x1e1
 8002654:	4871      	ldr	r0, [pc, #452]	@ (800281c <HAL_I2C_Init+0x28c>)
 8002656:	f7fe f9c1 	bl	80009dc <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	69db      	ldr	r3, [r3, #28]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d008      	beq.n	8002674 <HAL_I2C_Init+0xe4>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	69db      	ldr	r3, [r3, #28]
 8002666:	2b40      	cmp	r3, #64	@ 0x40
 8002668:	d004      	beq.n	8002674 <HAL_I2C_Init+0xe4>
 800266a:	f44f 71f1 	mov.w	r1, #482	@ 0x1e2
 800266e:	486b      	ldr	r0, [pc, #428]	@ (800281c <HAL_I2C_Init+0x28c>)
 8002670:	f7fe f9b4 	bl	80009dc <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6a1b      	ldr	r3, [r3, #32]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d008      	beq.n	800268e <HAL_I2C_Init+0xfe>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6a1b      	ldr	r3, [r3, #32]
 8002680:	2b80      	cmp	r3, #128	@ 0x80
 8002682:	d004      	beq.n	800268e <HAL_I2C_Init+0xfe>
 8002684:	f240 11e3 	movw	r1, #483	@ 0x1e3
 8002688:	4864      	ldr	r0, [pc, #400]	@ (800281c <HAL_I2C_Init+0x28c>)
 800268a:	f7fe f9a7 	bl	80009dc <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002694:	b2db      	uxtb	r3, r3
 8002696:	2b00      	cmp	r3, #0
 8002698:	d106      	bne.n	80026a8 <HAL_I2C_Init+0x118>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2200      	movs	r2, #0
 800269e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80026a2:	6878      	ldr	r0, [r7, #4]
 80026a4:	f7fd ff5e 	bl	8000564 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2224      	movs	r2, #36	@ 0x24
 80026ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f022 0201 	bic.w	r2, r2, #1
 80026be:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	681a      	ldr	r2, [r3, #0]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80026ce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	681a      	ldr	r2, [r3, #0]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80026de:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80026e0:	f001 ffee 	bl	80046c0 <HAL_RCC_GetPCLK1Freq>
 80026e4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	4a4e      	ldr	r2, [pc, #312]	@ (8002824 <HAL_I2C_Init+0x294>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d807      	bhi.n	8002700 <HAL_I2C_Init+0x170>
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	4a4d      	ldr	r2, [pc, #308]	@ (8002828 <HAL_I2C_Init+0x298>)
 80026f4:	4293      	cmp	r3, r2
 80026f6:	bf94      	ite	ls
 80026f8:	2301      	movls	r3, #1
 80026fa:	2300      	movhi	r3, #0
 80026fc:	b2db      	uxtb	r3, r3
 80026fe:	e006      	b.n	800270e <HAL_I2C_Init+0x17e>
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	4a4a      	ldr	r2, [pc, #296]	@ (800282c <HAL_I2C_Init+0x29c>)
 8002704:	4293      	cmp	r3, r2
 8002706:	bf94      	ite	ls
 8002708:	2301      	movls	r3, #1
 800270a:	2300      	movhi	r3, #0
 800270c:	b2db      	uxtb	r3, r3
 800270e:	2b00      	cmp	r3, #0
 8002710:	d001      	beq.n	8002716 <HAL_I2C_Init+0x186>
  {
    return HAL_ERROR;
 8002712:	2301      	movs	r3, #1
 8002714:	e0fa      	b.n	800290c <HAL_I2C_Init+0x37c>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	4a45      	ldr	r2, [pc, #276]	@ (8002830 <HAL_I2C_Init+0x2a0>)
 800271a:	fba2 2303 	umull	r2, r3, r2, r3
 800271e:	0c9b      	lsrs	r3, r3, #18
 8002720:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	68ba      	ldr	r2, [r7, #8]
 8002732:	430a      	orrs	r2, r1
 8002734:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	6a1b      	ldr	r3, [r3, #32]
 800273c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	4a37      	ldr	r2, [pc, #220]	@ (8002824 <HAL_I2C_Init+0x294>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d802      	bhi.n	8002750 <HAL_I2C_Init+0x1c0>
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	3301      	adds	r3, #1
 800274e:	e009      	b.n	8002764 <HAL_I2C_Init+0x1d4>
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002756:	fb02 f303 	mul.w	r3, r2, r3
 800275a:	4a36      	ldr	r2, [pc, #216]	@ (8002834 <HAL_I2C_Init+0x2a4>)
 800275c:	fba2 2303 	umull	r2, r3, r2, r3
 8002760:	099b      	lsrs	r3, r3, #6
 8002762:	3301      	adds	r3, #1
 8002764:	687a      	ldr	r2, [r7, #4]
 8002766:	6812      	ldr	r2, [r2, #0]
 8002768:	430b      	orrs	r3, r1
 800276a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	69db      	ldr	r3, [r3, #28]
 8002772:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002776:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	4929      	ldr	r1, [pc, #164]	@ (8002824 <HAL_I2C_Init+0x294>)
 8002780:	428b      	cmp	r3, r1
 8002782:	d819      	bhi.n	80027b8 <HAL_I2C_Init+0x228>
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	1e59      	subs	r1, r3, #1
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	005b      	lsls	r3, r3, #1
 800278e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002792:	1c59      	adds	r1, r3, #1
 8002794:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002798:	400b      	ands	r3, r1
 800279a:	2b00      	cmp	r3, #0
 800279c:	d00a      	beq.n	80027b4 <HAL_I2C_Init+0x224>
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	1e59      	subs	r1, r3, #1
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	005b      	lsls	r3, r3, #1
 80027a8:	fbb1 f3f3 	udiv	r3, r1, r3
 80027ac:	3301      	adds	r3, #1
 80027ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027b2:	e064      	b.n	800287e <HAL_I2C_Init+0x2ee>
 80027b4:	2304      	movs	r3, #4
 80027b6:	e062      	b.n	800287e <HAL_I2C_Init+0x2ee>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d111      	bne.n	80027e4 <HAL_I2C_Init+0x254>
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	1e58      	subs	r0, r3, #1
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6859      	ldr	r1, [r3, #4]
 80027c8:	460b      	mov	r3, r1
 80027ca:	005b      	lsls	r3, r3, #1
 80027cc:	440b      	add	r3, r1
 80027ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80027d2:	3301      	adds	r3, #1
 80027d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027d8:	2b00      	cmp	r3, #0
 80027da:	bf0c      	ite	eq
 80027dc:	2301      	moveq	r3, #1
 80027de:	2300      	movne	r3, #0
 80027e0:	b2db      	uxtb	r3, r3
 80027e2:	e012      	b.n	800280a <HAL_I2C_Init+0x27a>
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	1e58      	subs	r0, r3, #1
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6859      	ldr	r1, [r3, #4]
 80027ec:	460b      	mov	r3, r1
 80027ee:	009b      	lsls	r3, r3, #2
 80027f0:	440b      	add	r3, r1
 80027f2:	0099      	lsls	r1, r3, #2
 80027f4:	440b      	add	r3, r1
 80027f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80027fa:	3301      	adds	r3, #1
 80027fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002800:	2b00      	cmp	r3, #0
 8002802:	bf0c      	ite	eq
 8002804:	2301      	moveq	r3, #1
 8002806:	2300      	movne	r3, #0
 8002808:	b2db      	uxtb	r3, r3
 800280a:	2b00      	cmp	r3, #0
 800280c:	d014      	beq.n	8002838 <HAL_I2C_Init+0x2a8>
 800280e:	2301      	movs	r3, #1
 8002810:	e035      	b.n	800287e <HAL_I2C_Init+0x2ee>
 8002812:	bf00      	nop
 8002814:	40005400 	.word	0x40005400
 8002818:	40005800 	.word	0x40005800
 800281c:	08008d8c 	.word	0x08008d8c
 8002820:	00061a80 	.word	0x00061a80
 8002824:	000186a0 	.word	0x000186a0
 8002828:	001e847f 	.word	0x001e847f
 800282c:	003d08ff 	.word	0x003d08ff
 8002830:	431bde83 	.word	0x431bde83
 8002834:	10624dd3 	.word	0x10624dd3
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d10e      	bne.n	800285e <HAL_I2C_Init+0x2ce>
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	1e58      	subs	r0, r3, #1
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6859      	ldr	r1, [r3, #4]
 8002848:	460b      	mov	r3, r1
 800284a:	005b      	lsls	r3, r3, #1
 800284c:	440b      	add	r3, r1
 800284e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002852:	3301      	adds	r3, #1
 8002854:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002858:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800285c:	e00f      	b.n	800287e <HAL_I2C_Init+0x2ee>
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	1e58      	subs	r0, r3, #1
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6859      	ldr	r1, [r3, #4]
 8002866:	460b      	mov	r3, r1
 8002868:	009b      	lsls	r3, r3, #2
 800286a:	440b      	add	r3, r1
 800286c:	0099      	lsls	r1, r3, #2
 800286e:	440b      	add	r3, r1
 8002870:	fbb0 f3f3 	udiv	r3, r0, r3
 8002874:	3301      	adds	r3, #1
 8002876:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800287a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800287e:	6879      	ldr	r1, [r7, #4]
 8002880:	6809      	ldr	r1, [r1, #0]
 8002882:	4313      	orrs	r3, r2
 8002884:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	69da      	ldr	r2, [r3, #28]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6a1b      	ldr	r3, [r3, #32]
 8002898:	431a      	orrs	r2, r3
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	430a      	orrs	r2, r1
 80028a0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	689b      	ldr	r3, [r3, #8]
 80028a8:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80028ac:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80028b0:	687a      	ldr	r2, [r7, #4]
 80028b2:	6911      	ldr	r1, [r2, #16]
 80028b4:	687a      	ldr	r2, [r7, #4]
 80028b6:	68d2      	ldr	r2, [r2, #12]
 80028b8:	4311      	orrs	r1, r2
 80028ba:	687a      	ldr	r2, [r7, #4]
 80028bc:	6812      	ldr	r2, [r2, #0]
 80028be:	430b      	orrs	r3, r1
 80028c0:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	68db      	ldr	r3, [r3, #12]
 80028c8:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	695a      	ldr	r2, [r3, #20]
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	699b      	ldr	r3, [r3, #24]
 80028d4:	431a      	orrs	r2, r3
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	430a      	orrs	r2, r1
 80028dc:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	681a      	ldr	r2, [r3, #0]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f042 0201 	orr.w	r2, r2, #1
 80028ec:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2200      	movs	r2, #0
 80028f2:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2220      	movs	r2, #32
 80028f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2200      	movs	r2, #0
 8002900:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2200      	movs	r2, #0
 8002906:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800290a:	2300      	movs	r3, #0
}
 800290c:	4618      	mov	r0, r3
 800290e:	3710      	adds	r7, #16
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}

08002914 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b082      	sub	sp, #8
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d101      	bne.n	8002926 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	e030      	b.n	8002988 <HAL_I2C_DeInit+0x74>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4a19      	ldr	r2, [pc, #100]	@ (8002990 <HAL_I2C_DeInit+0x7c>)
 800292c:	4293      	cmp	r3, r2
 800292e:	d009      	beq.n	8002944 <HAL_I2C_DeInit+0x30>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a17      	ldr	r2, [pc, #92]	@ (8002994 <HAL_I2C_DeInit+0x80>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d004      	beq.n	8002944 <HAL_I2C_DeInit+0x30>
 800293a:	f240 214b 	movw	r1, #587	@ 0x24b
 800293e:	4816      	ldr	r0, [pc, #88]	@ (8002998 <HAL_I2C_DeInit+0x84>)
 8002940:	f7fe f84c 	bl	80009dc <assert_failed>

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2224      	movs	r2, #36	@ 0x24
 8002948:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f022 0201 	bic.w	r2, r2, #1
 800295a:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800295c:	6878      	ldr	r0, [r7, #4]
 800295e:	f7fd fe71 	bl	8000644 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2200      	movs	r2, #0
 8002966:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2200      	movs	r2, #0
 800296c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2200      	movs	r2, #0
 8002974:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2200      	movs	r2, #0
 800297a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2200      	movs	r2, #0
 8002982:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002986:	2300      	movs	r3, #0
}
 8002988:	4618      	mov	r0, r3
 800298a:	3708      	adds	r7, #8
 800298c:	46bd      	mov	sp, r7
 800298e:	bd80      	pop	{r7, pc}
 8002990:	40005400 	.word	0x40005400
 8002994:	40005800 	.word	0x40005800
 8002998:	08008d8c 	.word	0x08008d8c

0800299c <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 800299c:	b480      	push	{r7}
 800299e:	b083      	sub	sp, #12
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	695b      	ldr	r3, [r3, #20]
 80029aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029ae:	2b80      	cmp	r3, #128	@ 0x80
 80029b0:	d103      	bne.n	80029ba <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	2200      	movs	r2, #0
 80029b8:	611a      	str	r2, [r3, #16]
  }
}
 80029ba:	bf00      	nop
 80029bc:	370c      	adds	r7, #12
 80029be:	46bd      	mov	sp, r7
 80029c0:	bc80      	pop	{r7}
 80029c2:	4770      	bx	lr

080029c4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b088      	sub	sp, #32
 80029c8:	af02      	add	r7, sp, #8
 80029ca:	60f8      	str	r0, [r7, #12]
 80029cc:	4608      	mov	r0, r1
 80029ce:	4611      	mov	r1, r2
 80029d0:	461a      	mov	r2, r3
 80029d2:	4603      	mov	r3, r0
 80029d4:	817b      	strh	r3, [r7, #10]
 80029d6:	460b      	mov	r3, r1
 80029d8:	813b      	strh	r3, [r7, #8]
 80029da:	4613      	mov	r3, r2
 80029dc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80029de:	f7fe fd13 	bl	8001408 <HAL_GetTick>
 80029e2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 80029e4:	88fb      	ldrh	r3, [r7, #6]
 80029e6:	2b01      	cmp	r3, #1
 80029e8:	d007      	beq.n	80029fa <HAL_I2C_Mem_Write+0x36>
 80029ea:	88fb      	ldrh	r3, [r7, #6]
 80029ec:	2b10      	cmp	r3, #16
 80029ee:	d004      	beq.n	80029fa <HAL_I2C_Mem_Write+0x36>
 80029f0:	f640 2106 	movw	r1, #2566	@ 0xa06
 80029f4:	4873      	ldr	r0, [pc, #460]	@ (8002bc4 <HAL_I2C_Mem_Write+0x200>)
 80029f6:	f7fd fff1 	bl	80009dc <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	2b20      	cmp	r3, #32
 8002a04:	f040 80d9 	bne.w	8002bba <HAL_I2C_Mem_Write+0x1f6>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	9300      	str	r3, [sp, #0]
 8002a0c:	2319      	movs	r3, #25
 8002a0e:	2201      	movs	r2, #1
 8002a10:	496d      	ldr	r1, [pc, #436]	@ (8002bc8 <HAL_I2C_Mem_Write+0x204>)
 8002a12:	68f8      	ldr	r0, [r7, #12]
 8002a14:	f000 ff20 	bl	8003858 <I2C_WaitOnFlagUntilTimeout>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d001      	beq.n	8002a22 <HAL_I2C_Mem_Write+0x5e>
    {
      return HAL_BUSY;
 8002a1e:	2302      	movs	r3, #2
 8002a20:	e0cc      	b.n	8002bbc <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a28:	2b01      	cmp	r3, #1
 8002a2a:	d101      	bne.n	8002a30 <HAL_I2C_Mem_Write+0x6c>
 8002a2c:	2302      	movs	r3, #2
 8002a2e:	e0c5      	b.n	8002bbc <HAL_I2C_Mem_Write+0x1f8>
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	2201      	movs	r2, #1
 8002a34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f003 0301 	and.w	r3, r3, #1
 8002a42:	2b01      	cmp	r3, #1
 8002a44:	d007      	beq.n	8002a56 <HAL_I2C_Mem_Write+0x92>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	681a      	ldr	r2, [r3, #0]
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f042 0201 	orr.w	r2, r2, #1
 8002a54:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	681a      	ldr	r2, [r3, #0]
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a64:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	2221      	movs	r2, #33	@ 0x21
 8002a6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	2240      	movs	r2, #64	@ 0x40
 8002a72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	6a3a      	ldr	r2, [r7, #32]
 8002a80:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002a86:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a8c:	b29a      	uxth	r2, r3
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	4a4d      	ldr	r2, [pc, #308]	@ (8002bcc <HAL_I2C_Mem_Write+0x208>)
 8002a96:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002a98:	88f8      	ldrh	r0, [r7, #6]
 8002a9a:	893a      	ldrh	r2, [r7, #8]
 8002a9c:	8979      	ldrh	r1, [r7, #10]
 8002a9e:	697b      	ldr	r3, [r7, #20]
 8002aa0:	9301      	str	r3, [sp, #4]
 8002aa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002aa4:	9300      	str	r3, [sp, #0]
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	68f8      	ldr	r0, [r7, #12]
 8002aaa:	f000 fc81 	bl	80033b0 <I2C_RequestMemoryWrite>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d052      	beq.n	8002b5a <HAL_I2C_Mem_Write+0x196>
    {
      return HAL_ERROR;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	e081      	b.n	8002bbc <HAL_I2C_Mem_Write+0x1f8>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ab8:	697a      	ldr	r2, [r7, #20]
 8002aba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002abc:	68f8      	ldr	r0, [r7, #12]
 8002abe:	f000 ffe5 	bl	8003a8c <I2C_WaitOnTXEFlagUntilTimeout>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d00d      	beq.n	8002ae4 <HAL_I2C_Mem_Write+0x120>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002acc:	2b04      	cmp	r3, #4
 8002ace:	d107      	bne.n	8002ae0 <HAL_I2C_Mem_Write+0x11c>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ade:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	e06b      	b.n	8002bbc <HAL_I2C_Mem_Write+0x1f8>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ae8:	781a      	ldrb	r2, [r3, #0]
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002af4:	1c5a      	adds	r2, r3, #1
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002afe:	3b01      	subs	r3, #1
 8002b00:	b29a      	uxth	r2, r3
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b0a:	b29b      	uxth	r3, r3
 8002b0c:	3b01      	subs	r3, #1
 8002b0e:	b29a      	uxth	r2, r3
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	695b      	ldr	r3, [r3, #20]
 8002b1a:	f003 0304 	and.w	r3, r3, #4
 8002b1e:	2b04      	cmp	r3, #4
 8002b20:	d11b      	bne.n	8002b5a <HAL_I2C_Mem_Write+0x196>
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d017      	beq.n	8002b5a <HAL_I2C_Mem_Write+0x196>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b2e:	781a      	ldrb	r2, [r3, #0]
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b3a:	1c5a      	adds	r2, r3, #1
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b44:	3b01      	subs	r3, #1
 8002b46:	b29a      	uxth	r2, r3
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b50:	b29b      	uxth	r3, r3
 8002b52:	3b01      	subs	r3, #1
 8002b54:	b29a      	uxth	r2, r3
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d1aa      	bne.n	8002ab8 <HAL_I2C_Mem_Write+0xf4>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b62:	697a      	ldr	r2, [r7, #20]
 8002b64:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002b66:	68f8      	ldr	r0, [r7, #12]
 8002b68:	f000 ffd8 	bl	8003b1c <I2C_WaitOnBTFFlagUntilTimeout>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d00d      	beq.n	8002b8e <HAL_I2C_Mem_Write+0x1ca>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b76:	2b04      	cmp	r3, #4
 8002b78:	d107      	bne.n	8002b8a <HAL_I2C_Mem_Write+0x1c6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	681a      	ldr	r2, [r3, #0]
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b88:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	e016      	b.n	8002bbc <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	681a      	ldr	r2, [r3, #0]
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b9c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	2220      	movs	r2, #32
 8002ba2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	e000      	b.n	8002bbc <HAL_I2C_Mem_Write+0x1f8>
  }
  else
  {
    return HAL_BUSY;
 8002bba:	2302      	movs	r3, #2
  }
}
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	3718      	adds	r7, #24
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}
 8002bc4:	08008d8c 	.word	0x08008d8c
 8002bc8:	00100002 	.word	0x00100002
 8002bcc:	ffff0000 	.word	0xffff0000

08002bd0 <HAL_I2C_Mem_Write_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b08a      	sub	sp, #40	@ 0x28
 8002bd4:	af02      	add	r7, sp, #8
 8002bd6:	60f8      	str	r0, [r7, #12]
 8002bd8:	4608      	mov	r0, r1
 8002bda:	4611      	mov	r1, r2
 8002bdc:	461a      	mov	r2, r3
 8002bde:	4603      	mov	r3, r0
 8002be0:	817b      	strh	r3, [r7, #10]
 8002be2:	460b      	mov	r3, r1
 8002be4:	813b      	strh	r3, [r7, #8]
 8002be6:	4613      	mov	r3, r2
 8002be8:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8002bea:	2300      	movs	r3, #0
 8002bec:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef dmaxferstatus;

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002bee:	f7fe fc0b 	bl	8001408 <HAL_GetTick>
 8002bf2:	61f8      	str	r0, [r7, #28]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8002bf4:	88fb      	ldrh	r3, [r7, #6]
 8002bf6:	2b01      	cmp	r3, #1
 8002bf8:	d007      	beq.n	8002c0a <HAL_I2C_Mem_Write_DMA+0x3a>
 8002bfa:	88fb      	ldrh	r3, [r7, #6]
 8002bfc:	2b10      	cmp	r3, #16
 8002bfe:	d004      	beq.n	8002c0a <HAL_I2C_Mem_Write_DMA+0x3a>
 8002c00:	f640 4161 	movw	r1, #3169	@ 0xc61
 8002c04:	489e      	ldr	r0, [pc, #632]	@ (8002e80 <HAL_I2C_Mem_Write_DMA+0x2b0>)
 8002c06:	f7fd fee9 	bl	80009dc <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	2b20      	cmp	r3, #32
 8002c14:	f040 812e 	bne.w	8002e74 <HAL_I2C_Mem_Write_DMA+0x2a4>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8002c18:	4b9a      	ldr	r3, [pc, #616]	@ (8002e84 <HAL_I2C_Mem_Write_DMA+0x2b4>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	08db      	lsrs	r3, r3, #3
 8002c1e:	4a9a      	ldr	r2, [pc, #616]	@ (8002e88 <HAL_I2C_Mem_Write_DMA+0x2b8>)
 8002c20:	fba2 2303 	umull	r2, r3, r2, r3
 8002c24:	0a1a      	lsrs	r2, r3, #8
 8002c26:	4613      	mov	r3, r2
 8002c28:	009b      	lsls	r3, r3, #2
 8002c2a:	4413      	add	r3, r2
 8002c2c:	009a      	lsls	r2, r3, #2
 8002c2e:	4413      	add	r3, r2
 8002c30:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8002c32:	697b      	ldr	r3, [r7, #20]
 8002c34:	3b01      	subs	r3, #1
 8002c36:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8002c38:	697b      	ldr	r3, [r7, #20]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d112      	bne.n	8002c64 <HAL_I2C_Mem_Write_DMA+0x94>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	2200      	movs	r2, #0
 8002c42:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	2220      	movs	r2, #32
 8002c48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c58:	f043 0220 	orr.w	r2, r3, #32
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8002c60:	2302      	movs	r3, #2
 8002c62:	e108      	b.n	8002e76 <HAL_I2C_Mem_Write_DMA+0x2a6>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	699b      	ldr	r3, [r3, #24]
 8002c6a:	f003 0302 	and.w	r3, r3, #2
 8002c6e:	2b02      	cmp	r3, #2
 8002c70:	d0df      	beq.n	8002c32 <HAL_I2C_Mem_Write_DMA+0x62>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c78:	2b01      	cmp	r3, #1
 8002c7a:	d101      	bne.n	8002c80 <HAL_I2C_Mem_Write_DMA+0xb0>
 8002c7c:	2302      	movs	r3, #2
 8002c7e:	e0fa      	b.n	8002e76 <HAL_I2C_Mem_Write_DMA+0x2a6>
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	2201      	movs	r2, #1
 8002c84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f003 0301 	and.w	r3, r3, #1
 8002c92:	2b01      	cmp	r3, #1
 8002c94:	d007      	beq.n	8002ca6 <HAL_I2C_Mem_Write_DMA+0xd6>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	681a      	ldr	r2, [r3, #0]
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f042 0201 	orr.w	r2, r2, #1
 8002ca4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	681a      	ldr	r2, [r3, #0]
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002cb4:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	2221      	movs	r2, #33	@ 0x21
 8002cba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	2240      	movs	r2, #64	@ 0x40
 8002cc2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002cd0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8002cd6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cdc:	b29a      	uxth	r2, r3
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	4a69      	ldr	r2, [pc, #420]	@ (8002e8c <HAL_I2C_Mem_Write_DMA+0x2bc>)
 8002ce6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8002ce8:	897a      	ldrh	r2, [r7, #10]
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 8002cee:	893a      	ldrh	r2, [r7, #8]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 8002cf4:	88fa      	ldrh	r2, [r7, #6]
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	f000 80a1 	beq.w	8002e4c <HAL_I2C_Mem_Write_DMA+0x27c>
    {
      if (hi2c->hdmatx != NULL)
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d022      	beq.n	8002d58 <HAL_I2C_Mem_Write_DMA+0x188>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d16:	4a5e      	ldr	r2, [pc, #376]	@ (8002e90 <HAL_I2C_Mem_Write_DMA+0x2c0>)
 8002d18:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d1e:	4a5d      	ldr	r2, [pc, #372]	@ (8002e94 <HAL_I2C_Mem_Write_DMA+0x2c4>)
 8002d20:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d26:	2200      	movs	r2, #0
 8002d28:	62da      	str	r2, [r3, #44]	@ 0x2c
        hi2c->hdmatx->XferAbortCallback = NULL;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d2e:	2200      	movs	r2, #0
 8002d30:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d3a:	4619      	mov	r1, r3
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	3310      	adds	r3, #16
 8002d42:	461a      	mov	r2, r3
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d48:	f7fe fe68 	bl	8001a1c <HAL_DMA_Start_IT>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	76fb      	strb	r3, [r7, #27]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8002d50:	7efb      	ldrb	r3, [r7, #27]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d166      	bne.n	8002e24 <HAL_I2C_Mem_Write_DMA+0x254>
 8002d56:	e013      	b.n	8002d80 <HAL_I2C_Mem_Write_DMA+0x1b0>
        hi2c->State     = HAL_I2C_STATE_READY;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	2220      	movs	r2, #32
 8002d5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2200      	movs	r2, #0
 8002d64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d6c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	2200      	movs	r2, #0
 8002d78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e07a      	b.n	8002e76 <HAL_I2C_Mem_Write_DMA+0x2a6>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8002d80:	88f8      	ldrh	r0, [r7, #6]
 8002d82:	893a      	ldrh	r2, [r7, #8]
 8002d84:	8979      	ldrh	r1, [r7, #10]
 8002d86:	69fb      	ldr	r3, [r7, #28]
 8002d88:	9301      	str	r3, [sp, #4]
 8002d8a:	2323      	movs	r3, #35	@ 0x23
 8002d8c:	9300      	str	r3, [sp, #0]
 8002d8e:	4603      	mov	r3, r0
 8002d90:	68f8      	ldr	r0, [r7, #12]
 8002d92:	f000 fb0d 	bl	80033b0 <I2C_RequestMemoryWrite>
 8002d96:	4603      	mov	r3, r0
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d022      	beq.n	8002de2 <HAL_I2C_Mem_Write_DMA+0x212>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmatx);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002da0:	4618      	mov	r0, r3
 8002da2:	f7fe fea9 	bl	8001af8 <HAL_DMA_Abort_IT>
 8002da6:	4603      	mov	r3, r0
 8002da8:	76fb      	strb	r3, [r7, #27]

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmatx->XferCpltCallback = NULL;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002dae:	2200      	movs	r2, #0
 8002db0:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	681a      	ldr	r2, [r3, #0]
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002dc0:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	2200      	movs	r2, #0
 8002dcc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	681a      	ldr	r2, [r3, #0]
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f022 0201 	bic.w	r2, r2, #1
 8002ddc:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 8002dde:	2301      	movs	r3, #1
 8002de0:	e049      	b.n	8002e76 <HAL_I2C_Mem_Write_DMA+0x2a6>
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002de2:	2300      	movs	r3, #0
 8002de4:	613b      	str	r3, [r7, #16]
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	695b      	ldr	r3, [r3, #20]
 8002dec:	613b      	str	r3, [r7, #16]
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	699b      	ldr	r3, [r3, #24]
 8002df4:	613b      	str	r3, [r7, #16]
 8002df6:	693b      	ldr	r3, [r7, #16]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	685a      	ldr	r2, [r3, #4]
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002e0e:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	685a      	ldr	r2, [r3, #4]
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002e1e:	605a      	str	r2, [r3, #4]

        return HAL_OK;
 8002e20:	2300      	movs	r3, #0
 8002e22:	e028      	b.n	8002e76 <HAL_I2C_Mem_Write_DMA+0x2a6>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2220      	movs	r2, #32
 8002e28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e38:	f043 0210 	orr.w	r2, r3, #16
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	2200      	movs	r2, #0
 8002e44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8002e48:	2301      	movs	r3, #1
 8002e4a:	e014      	b.n	8002e76 <HAL_I2C_Mem_Write_DMA+0x2a6>
      }
    }
    else
    {
      /* Update I2C state */
      hi2c->State     = HAL_I2C_STATE_READY;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	2220      	movs	r2, #32
 8002e50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	2200      	movs	r2, #0
 8002e58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Update I2C error code */
      hi2c->ErrorCode |= HAL_I2C_ERROR_SIZE;
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e60:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	e000      	b.n	8002e76 <HAL_I2C_Mem_Write_DMA+0x2a6>
    }
  }
  else
  {
    return HAL_BUSY;
 8002e74:	2302      	movs	r3, #2
  }
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	3720      	adds	r7, #32
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}
 8002e7e:	bf00      	nop
 8002e80:	08008d8c 	.word	0x08008d8c
 8002e84:	20000008 	.word	0x20000008
 8002e88:	14f8b589 	.word	0x14f8b589
 8002e8c:	ffff0000 	.word	0xffff0000
 8002e90:	080034dd 	.word	0x080034dd
 8002e94:	0800369b 	.word	0x0800369b

08002e98 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b08a      	sub	sp, #40	@ 0x28
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	695b      	ldr	r3, [r3, #20]
 8002ea6:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002eba:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002ebc:	6a3b      	ldr	r3, [r7, #32]
 8002ebe:	0a1b      	lsrs	r3, r3, #8
 8002ec0:	f003 0301 	and.w	r3, r3, #1
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d016      	beq.n	8002ef6 <HAL_I2C_ER_IRQHandler+0x5e>
 8002ec8:	69fb      	ldr	r3, [r7, #28]
 8002eca:	0a1b      	lsrs	r3, r3, #8
 8002ecc:	f003 0301 	and.w	r3, r3, #1
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d010      	beq.n	8002ef6 <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8002ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ed6:	f043 0301 	orr.w	r3, r3, #1
 8002eda:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8002ee4:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	681a      	ldr	r2, [r3, #0]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002ef4:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002ef6:	6a3b      	ldr	r3, [r7, #32]
 8002ef8:	0a5b      	lsrs	r3, r3, #9
 8002efa:	f003 0301 	and.w	r3, r3, #1
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d00e      	beq.n	8002f20 <HAL_I2C_ER_IRQHandler+0x88>
 8002f02:	69fb      	ldr	r3, [r7, #28]
 8002f04:	0a1b      	lsrs	r3, r3, #8
 8002f06:	f003 0301 	and.w	r3, r3, #1
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d008      	beq.n	8002f20 <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8002f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f10:	f043 0302 	orr.w	r3, r3, #2
 8002f14:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8002f1e:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002f20:	6a3b      	ldr	r3, [r7, #32]
 8002f22:	0a9b      	lsrs	r3, r3, #10
 8002f24:	f003 0301 	and.w	r3, r3, #1
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d03f      	beq.n	8002fac <HAL_I2C_ER_IRQHandler+0x114>
 8002f2c:	69fb      	ldr	r3, [r7, #28]
 8002f2e:	0a1b      	lsrs	r3, r3, #8
 8002f30:	f003 0301 	and.w	r3, r3, #1
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d039      	beq.n	8002fac <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 8002f38:	7efb      	ldrb	r3, [r7, #27]
 8002f3a:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f40:	b29b      	uxth	r3, r3
 8002f42:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f4a:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f50:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8002f52:	7ebb      	ldrb	r3, [r7, #26]
 8002f54:	2b20      	cmp	r3, #32
 8002f56:	d112      	bne.n	8002f7e <HAL_I2C_ER_IRQHandler+0xe6>
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d10f      	bne.n	8002f7e <HAL_I2C_ER_IRQHandler+0xe6>
 8002f5e:	7cfb      	ldrb	r3, [r7, #19]
 8002f60:	2b21      	cmp	r3, #33	@ 0x21
 8002f62:	d008      	beq.n	8002f76 <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8002f64:	7cfb      	ldrb	r3, [r7, #19]
 8002f66:	2b29      	cmp	r3, #41	@ 0x29
 8002f68:	d005      	beq.n	8002f76 <HAL_I2C_ER_IRQHandler+0xde>
 8002f6a:	7cfb      	ldrb	r3, [r7, #19]
 8002f6c:	2b28      	cmp	r3, #40	@ 0x28
 8002f6e:	d106      	bne.n	8002f7e <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2b21      	cmp	r3, #33	@ 0x21
 8002f74:	d103      	bne.n	8002f7e <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 8002f76:	6878      	ldr	r0, [r7, #4]
 8002f78:	f000 f874 	bl	8003064 <I2C_Slave_AF>
 8002f7c:	e016      	b.n	8002fac <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002f86:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8002f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f8a:	f043 0304 	orr.w	r3, r3, #4
 8002f8e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002f90:	7efb      	ldrb	r3, [r7, #27]
 8002f92:	2b10      	cmp	r3, #16
 8002f94:	d002      	beq.n	8002f9c <HAL_I2C_ER_IRQHandler+0x104>
 8002f96:	7efb      	ldrb	r3, [r7, #27]
 8002f98:	2b40      	cmp	r3, #64	@ 0x40
 8002f9a:	d107      	bne.n	8002fac <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002faa:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002fac:	6a3b      	ldr	r3, [r7, #32]
 8002fae:	0adb      	lsrs	r3, r3, #11
 8002fb0:	f003 0301 	and.w	r3, r3, #1
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d00e      	beq.n	8002fd6 <HAL_I2C_ER_IRQHandler+0x13e>
 8002fb8:	69fb      	ldr	r3, [r7, #28]
 8002fba:	0a1b      	lsrs	r3, r3, #8
 8002fbc:	f003 0301 	and.w	r3, r3, #1
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d008      	beq.n	8002fd6 <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8002fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fc6:	f043 0308 	orr.w	r3, r3, #8
 8002fca:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8002fd4:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8002fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d008      	beq.n	8002fee <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002fe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fe2:	431a      	orrs	r2, r3
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8002fe8:	6878      	ldr	r0, [r7, #4]
 8002fea:	f000 f8af 	bl	800314c <I2C_ITError>
  }
}
 8002fee:	bf00      	nop
 8002ff0:	3728      	adds	r7, #40	@ 0x28
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bd80      	pop	{r7, pc}

08002ff6 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002ff6:	b480      	push	{r7}
 8002ff8:	b083      	sub	sp, #12
 8002ffa:	af00      	add	r7, sp, #0
 8002ffc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8002ffe:	bf00      	nop
 8003000:	370c      	adds	r7, #12
 8003002:	46bd      	mov	sp, r7
 8003004:	bc80      	pop	{r7}
 8003006:	4770      	bx	lr

08003008 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003008:	b480      	push	{r7}
 800300a:	b083      	sub	sp, #12
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003010:	bf00      	nop
 8003012:	370c      	adds	r7, #12
 8003014:	46bd      	mov	sp, r7
 8003016:	bc80      	pop	{r7}
 8003018:	4770      	bx	lr

0800301a <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800301a:	b480      	push	{r7}
 800301c:	b083      	sub	sp, #12
 800301e:	af00      	add	r7, sp, #0
 8003020:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003022:	bf00      	nop
 8003024:	370c      	adds	r7, #12
 8003026:	46bd      	mov	sp, r7
 8003028:	bc80      	pop	{r7}
 800302a:	4770      	bx	lr

0800302c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800302c:	b480      	push	{r7}
 800302e:	b083      	sub	sp, #12
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003034:	bf00      	nop
 8003036:	370c      	adds	r7, #12
 8003038:	46bd      	mov	sp, r7
 800303a:	bc80      	pop	{r7}
 800303c:	4770      	bx	lr

0800303e <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800303e:	b480      	push	{r7}
 8003040:	b083      	sub	sp, #12
 8003042:	af00      	add	r7, sp, #0
 8003044:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003046:	bf00      	nop
 8003048:	370c      	adds	r7, #12
 800304a:	46bd      	mov	sp, r7
 800304c:	bc80      	pop	{r7}
 800304e:	4770      	bx	lr

08003050 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003050:	b480      	push	{r7}
 8003052:	b083      	sub	sp, #12
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003058:	bf00      	nop
 800305a:	370c      	adds	r7, #12
 800305c:	46bd      	mov	sp, r7
 800305e:	bc80      	pop	{r7}
 8003060:	4770      	bx	lr
	...

08003064 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b084      	sub	sp, #16
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003072:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003078:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	2b08      	cmp	r3, #8
 800307e:	d002      	beq.n	8003086 <I2C_Slave_AF+0x22>
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	2b20      	cmp	r3, #32
 8003084:	d129      	bne.n	80030da <I2C_Slave_AF+0x76>
 8003086:	7bfb      	ldrb	r3, [r7, #15]
 8003088:	2b28      	cmp	r3, #40	@ 0x28
 800308a:	d126      	bne.n	80030da <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	4a2e      	ldr	r2, [pc, #184]	@ (8003148 <I2C_Slave_AF+0xe4>)
 8003090:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	685a      	ldr	r2, [r3, #4]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80030a0:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80030aa:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	681a      	ldr	r2, [r3, #0]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80030ba:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2200      	movs	r2, #0
 80030c0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2220      	movs	r2, #32
 80030c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2200      	movs	r2, #0
 80030ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80030d2:	6878      	ldr	r0, [r7, #4]
 80030d4:	f7ff ffaa 	bl	800302c <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80030d8:	e031      	b.n	800313e <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80030da:	7bfb      	ldrb	r3, [r7, #15]
 80030dc:	2b21      	cmp	r3, #33	@ 0x21
 80030de:	d129      	bne.n	8003134 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	4a19      	ldr	r2, [pc, #100]	@ (8003148 <I2C_Slave_AF+0xe4>)
 80030e4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2221      	movs	r2, #33	@ 0x21
 80030ea:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2220      	movs	r2, #32
 80030f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2200      	movs	r2, #0
 80030f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	685a      	ldr	r2, [r3, #4]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800310a:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003114:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	681a      	ldr	r2, [r3, #0]
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003124:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8003126:	6878      	ldr	r0, [r7, #4]
 8003128:	f7ff fc38 	bl	800299c <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800312c:	6878      	ldr	r0, [r7, #4]
 800312e:	f7ff ff6b 	bl	8003008 <HAL_I2C_SlaveTxCpltCallback>
}
 8003132:	e004      	b.n	800313e <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800313c:	615a      	str	r2, [r3, #20]
}
 800313e:	bf00      	nop
 8003140:	3710      	adds	r7, #16
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
 8003146:	bf00      	nop
 8003148:	ffff0000 	.word	0xffff0000

0800314c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b084      	sub	sp, #16
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800315a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003162:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003164:	7bbb      	ldrb	r3, [r7, #14]
 8003166:	2b10      	cmp	r3, #16
 8003168:	d002      	beq.n	8003170 <I2C_ITError+0x24>
 800316a:	7bbb      	ldrb	r3, [r7, #14]
 800316c:	2b40      	cmp	r3, #64	@ 0x40
 800316e:	d10a      	bne.n	8003186 <I2C_ITError+0x3a>
 8003170:	7bfb      	ldrb	r3, [r7, #15]
 8003172:	2b22      	cmp	r3, #34	@ 0x22
 8003174:	d107      	bne.n	8003186 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	681a      	ldr	r2, [r3, #0]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003184:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003186:	7bfb      	ldrb	r3, [r7, #15]
 8003188:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800318c:	2b28      	cmp	r3, #40	@ 0x28
 800318e:	d107      	bne.n	80031a0 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2200      	movs	r2, #0
 8003194:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2228      	movs	r2, #40	@ 0x28
 800319a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800319e:	e015      	b.n	80031cc <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80031aa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80031ae:	d00a      	beq.n	80031c6 <I2C_ITError+0x7a>
 80031b0:	7bfb      	ldrb	r3, [r7, #15]
 80031b2:	2b60      	cmp	r3, #96	@ 0x60
 80031b4:	d007      	beq.n	80031c6 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2220      	movs	r2, #32
 80031ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2200      	movs	r2, #0
 80031c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2200      	movs	r2, #0
 80031ca:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80031d6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80031da:	d162      	bne.n	80032a2 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	685a      	ldr	r2, [r3, #4]
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80031ea:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031f0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80031f4:	b2db      	uxtb	r3, r3
 80031f6:	2b01      	cmp	r3, #1
 80031f8:	d020      	beq.n	800323c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031fe:	4a6a      	ldr	r2, [pc, #424]	@ (80033a8 <I2C_ITError+0x25c>)
 8003200:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003206:	4618      	mov	r0, r3
 8003208:	f7fe fc76 	bl	8001af8 <HAL_DMA_Abort_IT>
 800320c:	4603      	mov	r3, r0
 800320e:	2b00      	cmp	r3, #0
 8003210:	f000 8089 	beq.w	8003326 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f022 0201 	bic.w	r2, r2, #1
 8003222:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2220      	movs	r2, #32
 8003228:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003230:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003232:	687a      	ldr	r2, [r7, #4]
 8003234:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003236:	4610      	mov	r0, r2
 8003238:	4798      	blx	r3
 800323a:	e074      	b.n	8003326 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003240:	4a59      	ldr	r2, [pc, #356]	@ (80033a8 <I2C_ITError+0x25c>)
 8003242:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003248:	4618      	mov	r0, r3
 800324a:	f7fe fc55 	bl	8001af8 <HAL_DMA_Abort_IT>
 800324e:	4603      	mov	r3, r0
 8003250:	2b00      	cmp	r3, #0
 8003252:	d068      	beq.n	8003326 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	695b      	ldr	r3, [r3, #20]
 800325a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800325e:	2b40      	cmp	r3, #64	@ 0x40
 8003260:	d10b      	bne.n	800327a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	691a      	ldr	r2, [r3, #16]
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800326c:	b2d2      	uxtb	r2, r2
 800326e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003274:	1c5a      	adds	r2, r3, #1
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	681a      	ldr	r2, [r3, #0]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f022 0201 	bic.w	r2, r2, #1
 8003288:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2220      	movs	r2, #32
 800328e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003296:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003298:	687a      	ldr	r2, [r7, #4]
 800329a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800329c:	4610      	mov	r0, r2
 800329e:	4798      	blx	r3
 80032a0:	e041      	b.n	8003326 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032a8:	b2db      	uxtb	r3, r3
 80032aa:	2b60      	cmp	r3, #96	@ 0x60
 80032ac:	d125      	bne.n	80032fa <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2220      	movs	r2, #32
 80032b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2200      	movs	r2, #0
 80032ba:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	695b      	ldr	r3, [r3, #20]
 80032c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032c6:	2b40      	cmp	r3, #64	@ 0x40
 80032c8:	d10b      	bne.n	80032e2 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	691a      	ldr	r2, [r3, #16]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032d4:	b2d2      	uxtb	r2, r2
 80032d6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032dc:	1c5a      	adds	r2, r3, #1
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f022 0201 	bic.w	r2, r2, #1
 80032f0:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	f7ff feac 	bl	8003050 <HAL_I2C_AbortCpltCallback>
 80032f8:	e015      	b.n	8003326 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	695b      	ldr	r3, [r3, #20]
 8003300:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003304:	2b40      	cmp	r3, #64	@ 0x40
 8003306:	d10b      	bne.n	8003320 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	691a      	ldr	r2, [r3, #16]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003312:	b2d2      	uxtb	r2, r2
 8003314:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800331a:	1c5a      	adds	r2, r3, #1
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8003320:	6878      	ldr	r0, [r7, #4]
 8003322:	f7fd fb15 	bl	8000950 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800332a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800332c:	68bb      	ldr	r3, [r7, #8]
 800332e:	f003 0301 	and.w	r3, r3, #1
 8003332:	2b00      	cmp	r3, #0
 8003334:	d10e      	bne.n	8003354 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8003336:	68bb      	ldr	r3, [r7, #8]
 8003338:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800333c:	2b00      	cmp	r3, #0
 800333e:	d109      	bne.n	8003354 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8003346:	2b00      	cmp	r3, #0
 8003348:	d104      	bne.n	8003354 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800334a:	68bb      	ldr	r3, [r7, #8]
 800334c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8003350:	2b00      	cmp	r3, #0
 8003352:	d007      	beq.n	8003364 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	685a      	ldr	r2, [r3, #4]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003362:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800336a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003370:	f003 0304 	and.w	r3, r3, #4
 8003374:	2b04      	cmp	r3, #4
 8003376:	d113      	bne.n	80033a0 <I2C_ITError+0x254>
 8003378:	7bfb      	ldrb	r3, [r7, #15]
 800337a:	2b28      	cmp	r3, #40	@ 0x28
 800337c:	d110      	bne.n	80033a0 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	4a0a      	ldr	r2, [pc, #40]	@ (80033ac <I2C_ITError+0x260>)
 8003382:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2200      	movs	r2, #0
 8003388:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2220      	movs	r2, #32
 800338e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2200      	movs	r2, #0
 8003396:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800339a:	6878      	ldr	r0, [r7, #4]
 800339c:	f7ff fe46 	bl	800302c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80033a0:	bf00      	nop
 80033a2:	3710      	adds	r7, #16
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}
 80033a8:	08003709 	.word	0x08003709
 80033ac:	ffff0000 	.word	0xffff0000

080033b0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b088      	sub	sp, #32
 80033b4:	af02      	add	r7, sp, #8
 80033b6:	60f8      	str	r0, [r7, #12]
 80033b8:	4608      	mov	r0, r1
 80033ba:	4611      	mov	r1, r2
 80033bc:	461a      	mov	r2, r3
 80033be:	4603      	mov	r3, r0
 80033c0:	817b      	strh	r3, [r7, #10]
 80033c2:	460b      	mov	r3, r1
 80033c4:	813b      	strh	r3, [r7, #8]
 80033c6:	4613      	mov	r3, r2
 80033c8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80033d8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80033da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033dc:	9300      	str	r3, [sp, #0]
 80033de:	6a3b      	ldr	r3, [r7, #32]
 80033e0:	2200      	movs	r2, #0
 80033e2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80033e6:	68f8      	ldr	r0, [r7, #12]
 80033e8:	f000 fa36 	bl	8003858 <I2C_WaitOnFlagUntilTimeout>
 80033ec:	4603      	mov	r3, r0
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d00d      	beq.n	800340e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003400:	d103      	bne.n	800340a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003408:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800340a:	2303      	movs	r3, #3
 800340c:	e05f      	b.n	80034ce <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800340e:	897b      	ldrh	r3, [r7, #10]
 8003410:	b2db      	uxtb	r3, r3
 8003412:	461a      	mov	r2, r3
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800341c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800341e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003420:	6a3a      	ldr	r2, [r7, #32]
 8003422:	492d      	ldr	r1, [pc, #180]	@ (80034d8 <I2C_RequestMemoryWrite+0x128>)
 8003424:	68f8      	ldr	r0, [r7, #12]
 8003426:	f000 fa91 	bl	800394c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800342a:	4603      	mov	r3, r0
 800342c:	2b00      	cmp	r3, #0
 800342e:	d001      	beq.n	8003434 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003430:	2301      	movs	r3, #1
 8003432:	e04c      	b.n	80034ce <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003434:	2300      	movs	r3, #0
 8003436:	617b      	str	r3, [r7, #20]
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	695b      	ldr	r3, [r3, #20]
 800343e:	617b      	str	r3, [r7, #20]
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	699b      	ldr	r3, [r3, #24]
 8003446:	617b      	str	r3, [r7, #20]
 8003448:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800344a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800344c:	6a39      	ldr	r1, [r7, #32]
 800344e:	68f8      	ldr	r0, [r7, #12]
 8003450:	f000 fb1c 	bl	8003a8c <I2C_WaitOnTXEFlagUntilTimeout>
 8003454:	4603      	mov	r3, r0
 8003456:	2b00      	cmp	r3, #0
 8003458:	d00d      	beq.n	8003476 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800345e:	2b04      	cmp	r3, #4
 8003460:	d107      	bne.n	8003472 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003470:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	e02b      	b.n	80034ce <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003476:	88fb      	ldrh	r3, [r7, #6]
 8003478:	2b01      	cmp	r3, #1
 800347a:	d105      	bne.n	8003488 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800347c:	893b      	ldrh	r3, [r7, #8]
 800347e:	b2da      	uxtb	r2, r3
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	611a      	str	r2, [r3, #16]
 8003486:	e021      	b.n	80034cc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003488:	893b      	ldrh	r3, [r7, #8]
 800348a:	0a1b      	lsrs	r3, r3, #8
 800348c:	b29b      	uxth	r3, r3
 800348e:	b2da      	uxtb	r2, r3
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003496:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003498:	6a39      	ldr	r1, [r7, #32]
 800349a:	68f8      	ldr	r0, [r7, #12]
 800349c:	f000 faf6 	bl	8003a8c <I2C_WaitOnTXEFlagUntilTimeout>
 80034a0:	4603      	mov	r3, r0
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d00d      	beq.n	80034c2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034aa:	2b04      	cmp	r3, #4
 80034ac:	d107      	bne.n	80034be <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	681a      	ldr	r2, [r3, #0]
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034bc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	e005      	b.n	80034ce <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80034c2:	893b      	ldrh	r3, [r7, #8]
 80034c4:	b2da      	uxtb	r2, r3
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80034cc:	2300      	movs	r3, #0
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3718      	adds	r7, #24
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}
 80034d6:	bf00      	nop
 80034d8:	00010002 	.word	0x00010002

080034dc <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b086      	sub	sp, #24
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034e8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034f0:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80034f2:	697b      	ldr	r3, [r7, #20]
 80034f4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80034f8:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034fe:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003500:	697b      	ldr	r3, [r7, #20]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	685a      	ldr	r2, [r3, #4]
 8003506:	697b      	ldr	r3, [r7, #20]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800350e:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8003510:	697b      	ldr	r3, [r7, #20]
 8003512:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003514:	2b00      	cmp	r3, #0
 8003516:	d003      	beq.n	8003520 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8003518:	697b      	ldr	r3, [r7, #20]
 800351a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800351c:	2200      	movs	r2, #0
 800351e:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8003520:	697b      	ldr	r3, [r7, #20]
 8003522:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003524:	2b00      	cmp	r3, #0
 8003526:	d003      	beq.n	8003530 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8003528:	697b      	ldr	r3, [r7, #20]
 800352a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800352c:	2200      	movs	r2, #0
 800352e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8003530:	7cfb      	ldrb	r3, [r7, #19]
 8003532:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8003536:	2b21      	cmp	r3, #33	@ 0x21
 8003538:	d007      	beq.n	800354a <I2C_DMAXferCplt+0x6e>
 800353a:	7cfb      	ldrb	r3, [r7, #19]
 800353c:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8003540:	2b22      	cmp	r3, #34	@ 0x22
 8003542:	d131      	bne.n	80035a8 <I2C_DMAXferCplt+0xcc>
 8003544:	7cbb      	ldrb	r3, [r7, #18]
 8003546:	2b20      	cmp	r3, #32
 8003548:	d12e      	bne.n	80035a8 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	685a      	ldr	r2, [r3, #4]
 8003550:	697b      	ldr	r3, [r7, #20]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003558:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 800355a:	697b      	ldr	r3, [r7, #20]
 800355c:	2200      	movs	r2, #0
 800355e:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8003560:	7cfb      	ldrb	r3, [r7, #19]
 8003562:	2b29      	cmp	r3, #41	@ 0x29
 8003564:	d10a      	bne.n	800357c <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003566:	697b      	ldr	r3, [r7, #20]
 8003568:	2221      	movs	r2, #33	@ 0x21
 800356a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	2228      	movs	r2, #40	@ 0x28
 8003570:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003574:	6978      	ldr	r0, [r7, #20]
 8003576:	f7ff fd47 	bl	8003008 <HAL_I2C_SlaveTxCpltCallback>
 800357a:	e00c      	b.n	8003596 <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800357c:	7cfb      	ldrb	r3, [r7, #19]
 800357e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003580:	d109      	bne.n	8003596 <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003582:	697b      	ldr	r3, [r7, #20]
 8003584:	2222      	movs	r2, #34	@ 0x22
 8003586:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003588:	697b      	ldr	r3, [r7, #20]
 800358a:	2228      	movs	r2, #40	@ 0x28
 800358c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003590:	6978      	ldr	r0, [r7, #20]
 8003592:	f7ff fd42 	bl	800301a <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	685a      	ldr	r2, [r3, #4]
 800359c:	697b      	ldr	r3, [r7, #20]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 80035a4:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80035a6:	e074      	b.n	8003692 <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80035ae:	b2db      	uxtb	r3, r3
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d06e      	beq.n	8003692 <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 80035b4:	697b      	ldr	r3, [r7, #20]
 80035b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035b8:	b29b      	uxth	r3, r3
 80035ba:	2b01      	cmp	r3, #1
 80035bc:	d107      	bne.n	80035ce <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	681a      	ldr	r2, [r3, #0]
 80035c4:	697b      	ldr	r3, [r7, #20]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80035cc:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80035ce:	697b      	ldr	r3, [r7, #20]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	685a      	ldr	r2, [r3, #4]
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80035dc:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80035e4:	d009      	beq.n	80035fa <I2C_DMAXferCplt+0x11e>
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	2b08      	cmp	r3, #8
 80035ea:	d006      	beq.n	80035fa <I2C_DMAXferCplt+0x11e>
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80035f2:	d002      	beq.n	80035fa <I2C_DMAXferCplt+0x11e>
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	2b20      	cmp	r3, #32
 80035f8:	d107      	bne.n	800360a <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	681a      	ldr	r2, [r3, #0]
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003608:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	685a      	ldr	r2, [r3, #4]
 8003610:	697b      	ldr	r3, [r7, #20]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003618:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	685a      	ldr	r2, [r3, #4]
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003628:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 800362a:	697b      	ldr	r3, [r7, #20]
 800362c:	2200      	movs	r2, #0
 800362e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003630:	697b      	ldr	r3, [r7, #20]
 8003632:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003634:	2b00      	cmp	r3, #0
 8003636:	d003      	beq.n	8003640 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8003638:	6978      	ldr	r0, [r7, #20]
 800363a:	f7fd f989 	bl	8000950 <HAL_I2C_ErrorCallback>
}
 800363e:	e028      	b.n	8003692 <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 8003640:	697b      	ldr	r3, [r7, #20]
 8003642:	2220      	movs	r2, #32
 8003644:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800364e:	b2db      	uxtb	r3, r3
 8003650:	2b40      	cmp	r3, #64	@ 0x40
 8003652:	d10a      	bne.n	800366a <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003654:	697b      	ldr	r3, [r7, #20]
 8003656:	2200      	movs	r2, #0
 8003658:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	2200      	movs	r2, #0
 8003660:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8003662:	6978      	ldr	r0, [r7, #20]
 8003664:	f7ff fceb 	bl	800303e <HAL_I2C_MemRxCpltCallback>
}
 8003668:	e013      	b.n	8003692 <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800366a:	697b      	ldr	r3, [r7, #20]
 800366c:	2200      	movs	r2, #0
 800366e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	2b08      	cmp	r3, #8
 8003676:	d002      	beq.n	800367e <I2C_DMAXferCplt+0x1a2>
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	2b20      	cmp	r3, #32
 800367c:	d103      	bne.n	8003686 <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 800367e:	697b      	ldr	r3, [r7, #20]
 8003680:	2200      	movs	r2, #0
 8003682:	631a      	str	r2, [r3, #48]	@ 0x30
 8003684:	e002      	b.n	800368c <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003686:	697b      	ldr	r3, [r7, #20]
 8003688:	2212      	movs	r2, #18
 800368a:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 800368c:	6978      	ldr	r0, [r7, #20]
 800368e:	f7ff fcb2 	bl	8002ff6 <HAL_I2C_MasterRxCpltCallback>
}
 8003692:	bf00      	nop
 8003694:	3718      	adds	r7, #24
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}

0800369a <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800369a:	b580      	push	{r7, lr}
 800369c:	b084      	sub	sp, #16
 800369e:	af00      	add	r7, sp, #0
 80036a0:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036a6:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d003      	beq.n	80036b8 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036b4:	2200      	movs	r2, #0
 80036b6:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d003      	beq.n	80036c8 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036c4:	2200      	movs	r2, #0
 80036c6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	681a      	ldr	r2, [r3, #0]
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036d6:	601a      	str	r2, [r3, #0]

  hi2c->XferCount       = 0U;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2200      	movs	r2, #0
 80036dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2c->State           = HAL_I2C_STATE_READY;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2220      	movs	r2, #32
 80036e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->Mode            = HAL_I2C_MODE_NONE;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	2200      	movs	r2, #0
 80036ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  hi2c->ErrorCode       |= HAL_I2C_ERROR_DMA;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036f2:	f043 0210 	orr.w	r2, r3, #16
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ErrorCallback(hi2c);
#else
  HAL_I2C_ErrorCallback(hi2c);
 80036fa:	68f8      	ldr	r0, [r7, #12]
 80036fc:	f7fd f928 	bl	8000950 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8003700:	bf00      	nop
 8003702:	3710      	adds	r7, #16
 8003704:	46bd      	mov	sp, r7
 8003706:	bd80      	pop	{r7, pc}

08003708 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b086      	sub	sp, #24
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003710:	2300      	movs	r3, #0
 8003712:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003718:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003720:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003722:	4b4b      	ldr	r3, [pc, #300]	@ (8003850 <I2C_DMAAbort+0x148>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	08db      	lsrs	r3, r3, #3
 8003728:	4a4a      	ldr	r2, [pc, #296]	@ (8003854 <I2C_DMAAbort+0x14c>)
 800372a:	fba2 2303 	umull	r2, r3, r2, r3
 800372e:	0a1a      	lsrs	r2, r3, #8
 8003730:	4613      	mov	r3, r2
 8003732:	009b      	lsls	r3, r3, #2
 8003734:	4413      	add	r3, r2
 8003736:	00da      	lsls	r2, r3, #3
 8003738:	1ad3      	subs	r3, r2, r3
 800373a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d106      	bne.n	8003750 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003746:	f043 0220 	orr.w	r2, r3, #32
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 800374e:	e00a      	b.n	8003766 <I2C_DMAAbort+0x5e>
    }
    count--;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	3b01      	subs	r3, #1
 8003754:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8003756:	697b      	ldr	r3, [r7, #20]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003760:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003764:	d0ea      	beq.n	800373c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8003766:	697b      	ldr	r3, [r7, #20]
 8003768:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800376a:	2b00      	cmp	r3, #0
 800376c:	d003      	beq.n	8003776 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800376e:	697b      	ldr	r3, [r7, #20]
 8003770:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003772:	2200      	movs	r2, #0
 8003774:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8003776:	697b      	ldr	r3, [r7, #20]
 8003778:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800377a:	2b00      	cmp	r3, #0
 800377c:	d003      	beq.n	8003786 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800377e:	697b      	ldr	r3, [r7, #20]
 8003780:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003782:	2200      	movs	r2, #0
 8003784:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003786:	697b      	ldr	r3, [r7, #20]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003794:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8003796:	697b      	ldr	r3, [r7, #20]
 8003798:	2200      	movs	r2, #0
 800379a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d003      	beq.n	80037ac <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80037a4:	697b      	ldr	r3, [r7, #20]
 80037a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037a8:	2200      	movs	r2, #0
 80037aa:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 80037ac:	697b      	ldr	r3, [r7, #20]
 80037ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d003      	beq.n	80037bc <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80037b4:	697b      	ldr	r3, [r7, #20]
 80037b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037b8:	2200      	movs	r2, #0
 80037ba:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80037bc:	697b      	ldr	r3, [r7, #20]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	681a      	ldr	r2, [r3, #0]
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f022 0201 	bic.w	r2, r2, #1
 80037ca:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80037cc:	697b      	ldr	r3, [r7, #20]
 80037ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037d2:	b2db      	uxtb	r3, r3
 80037d4:	2b60      	cmp	r3, #96	@ 0x60
 80037d6:	d10e      	bne.n	80037f6 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80037d8:	697b      	ldr	r3, [r7, #20]
 80037da:	2220      	movs	r2, #32
 80037dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80037e0:	697b      	ldr	r3, [r7, #20]
 80037e2:	2200      	movs	r2, #0
 80037e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80037e8:	697b      	ldr	r3, [r7, #20]
 80037ea:	2200      	movs	r2, #0
 80037ec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80037ee:	6978      	ldr	r0, [r7, #20]
 80037f0:	f7ff fc2e 	bl	8003050 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80037f4:	e027      	b.n	8003846 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80037f6:	7cfb      	ldrb	r3, [r7, #19]
 80037f8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80037fc:	2b28      	cmp	r3, #40	@ 0x28
 80037fe:	d117      	bne.n	8003830 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8003800:	697b      	ldr	r3, [r7, #20]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	697b      	ldr	r3, [r7, #20]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f042 0201 	orr.w	r2, r2, #1
 800380e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	681a      	ldr	r2, [r3, #0]
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800381e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003820:	697b      	ldr	r3, [r7, #20]
 8003822:	2200      	movs	r2, #0
 8003824:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003826:	697b      	ldr	r3, [r7, #20]
 8003828:	2228      	movs	r2, #40	@ 0x28
 800382a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800382e:	e007      	b.n	8003840 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	2220      	movs	r2, #32
 8003834:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003838:	697b      	ldr	r3, [r7, #20]
 800383a:	2200      	movs	r2, #0
 800383c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8003840:	6978      	ldr	r0, [r7, #20]
 8003842:	f7fd f885 	bl	8000950 <HAL_I2C_ErrorCallback>
}
 8003846:	bf00      	nop
 8003848:	3718      	adds	r7, #24
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}
 800384e:	bf00      	nop
 8003850:	20000008 	.word	0x20000008
 8003854:	14f8b589 	.word	0x14f8b589

08003858 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b084      	sub	sp, #16
 800385c:	af00      	add	r7, sp, #0
 800385e:	60f8      	str	r0, [r7, #12]
 8003860:	60b9      	str	r1, [r7, #8]
 8003862:	603b      	str	r3, [r7, #0]
 8003864:	4613      	mov	r3, r2
 8003866:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003868:	e048      	b.n	80038fc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003870:	d044      	beq.n	80038fc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003872:	f7fd fdc9 	bl	8001408 <HAL_GetTick>
 8003876:	4602      	mov	r2, r0
 8003878:	69bb      	ldr	r3, [r7, #24]
 800387a:	1ad3      	subs	r3, r2, r3
 800387c:	683a      	ldr	r2, [r7, #0]
 800387e:	429a      	cmp	r2, r3
 8003880:	d302      	bcc.n	8003888 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d139      	bne.n	80038fc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	0c1b      	lsrs	r3, r3, #16
 800388c:	b2db      	uxtb	r3, r3
 800388e:	2b01      	cmp	r3, #1
 8003890:	d10d      	bne.n	80038ae <I2C_WaitOnFlagUntilTimeout+0x56>
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	695b      	ldr	r3, [r3, #20]
 8003898:	43da      	mvns	r2, r3
 800389a:	68bb      	ldr	r3, [r7, #8]
 800389c:	4013      	ands	r3, r2
 800389e:	b29b      	uxth	r3, r3
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	bf0c      	ite	eq
 80038a4:	2301      	moveq	r3, #1
 80038a6:	2300      	movne	r3, #0
 80038a8:	b2db      	uxtb	r3, r3
 80038aa:	461a      	mov	r2, r3
 80038ac:	e00c      	b.n	80038c8 <I2C_WaitOnFlagUntilTimeout+0x70>
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	699b      	ldr	r3, [r3, #24]
 80038b4:	43da      	mvns	r2, r3
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	4013      	ands	r3, r2
 80038ba:	b29b      	uxth	r3, r3
 80038bc:	2b00      	cmp	r3, #0
 80038be:	bf0c      	ite	eq
 80038c0:	2301      	moveq	r3, #1
 80038c2:	2300      	movne	r3, #0
 80038c4:	b2db      	uxtb	r3, r3
 80038c6:	461a      	mov	r2, r3
 80038c8:	79fb      	ldrb	r3, [r7, #7]
 80038ca:	429a      	cmp	r2, r3
 80038cc:	d116      	bne.n	80038fc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	2200      	movs	r2, #0
 80038d2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2220      	movs	r2, #32
 80038d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2200      	movs	r2, #0
 80038e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038e8:	f043 0220 	orr.w	r2, r3, #32
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	2200      	movs	r2, #0
 80038f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80038f8:	2301      	movs	r3, #1
 80038fa:	e023      	b.n	8003944 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	0c1b      	lsrs	r3, r3, #16
 8003900:	b2db      	uxtb	r3, r3
 8003902:	2b01      	cmp	r3, #1
 8003904:	d10d      	bne.n	8003922 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	695b      	ldr	r3, [r3, #20]
 800390c:	43da      	mvns	r2, r3
 800390e:	68bb      	ldr	r3, [r7, #8]
 8003910:	4013      	ands	r3, r2
 8003912:	b29b      	uxth	r3, r3
 8003914:	2b00      	cmp	r3, #0
 8003916:	bf0c      	ite	eq
 8003918:	2301      	moveq	r3, #1
 800391a:	2300      	movne	r3, #0
 800391c:	b2db      	uxtb	r3, r3
 800391e:	461a      	mov	r2, r3
 8003920:	e00c      	b.n	800393c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	699b      	ldr	r3, [r3, #24]
 8003928:	43da      	mvns	r2, r3
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	4013      	ands	r3, r2
 800392e:	b29b      	uxth	r3, r3
 8003930:	2b00      	cmp	r3, #0
 8003932:	bf0c      	ite	eq
 8003934:	2301      	moveq	r3, #1
 8003936:	2300      	movne	r3, #0
 8003938:	b2db      	uxtb	r3, r3
 800393a:	461a      	mov	r2, r3
 800393c:	79fb      	ldrb	r3, [r7, #7]
 800393e:	429a      	cmp	r2, r3
 8003940:	d093      	beq.n	800386a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003942:	2300      	movs	r3, #0
}
 8003944:	4618      	mov	r0, r3
 8003946:	3710      	adds	r7, #16
 8003948:	46bd      	mov	sp, r7
 800394a:	bd80      	pop	{r7, pc}

0800394c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b084      	sub	sp, #16
 8003950:	af00      	add	r7, sp, #0
 8003952:	60f8      	str	r0, [r7, #12]
 8003954:	60b9      	str	r1, [r7, #8]
 8003956:	607a      	str	r2, [r7, #4]
 8003958:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800395a:	e071      	b.n	8003a40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	695b      	ldr	r3, [r3, #20]
 8003962:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003966:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800396a:	d123      	bne.n	80039b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800397a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003984:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	2200      	movs	r2, #0
 800398a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	2220      	movs	r2, #32
 8003990:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	2200      	movs	r2, #0
 8003998:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039a0:	f043 0204 	orr.w	r2, r3, #4
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2200      	movs	r2, #0
 80039ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	e067      	b.n	8003a84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039ba:	d041      	beq.n	8003a40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039bc:	f7fd fd24 	bl	8001408 <HAL_GetTick>
 80039c0:	4602      	mov	r2, r0
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	1ad3      	subs	r3, r2, r3
 80039c6:	687a      	ldr	r2, [r7, #4]
 80039c8:	429a      	cmp	r2, r3
 80039ca:	d302      	bcc.n	80039d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d136      	bne.n	8003a40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	0c1b      	lsrs	r3, r3, #16
 80039d6:	b2db      	uxtb	r3, r3
 80039d8:	2b01      	cmp	r3, #1
 80039da:	d10c      	bne.n	80039f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	695b      	ldr	r3, [r3, #20]
 80039e2:	43da      	mvns	r2, r3
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	4013      	ands	r3, r2
 80039e8:	b29b      	uxth	r3, r3
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	bf14      	ite	ne
 80039ee:	2301      	movne	r3, #1
 80039f0:	2300      	moveq	r3, #0
 80039f2:	b2db      	uxtb	r3, r3
 80039f4:	e00b      	b.n	8003a0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	699b      	ldr	r3, [r3, #24]
 80039fc:	43da      	mvns	r2, r3
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	4013      	ands	r3, r2
 8003a02:	b29b      	uxth	r3, r3
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	bf14      	ite	ne
 8003a08:	2301      	movne	r3, #1
 8003a0a:	2300      	moveq	r3, #0
 8003a0c:	b2db      	uxtb	r3, r3
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d016      	beq.n	8003a40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	2200      	movs	r2, #0
 8003a16:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	2220      	movs	r2, #32
 8003a1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	2200      	movs	r2, #0
 8003a24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a2c:	f043 0220 	orr.w	r2, r3, #32
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	2200      	movs	r2, #0
 8003a38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	e021      	b.n	8003a84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003a40:	68bb      	ldr	r3, [r7, #8]
 8003a42:	0c1b      	lsrs	r3, r3, #16
 8003a44:	b2db      	uxtb	r3, r3
 8003a46:	2b01      	cmp	r3, #1
 8003a48:	d10c      	bne.n	8003a64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	695b      	ldr	r3, [r3, #20]
 8003a50:	43da      	mvns	r2, r3
 8003a52:	68bb      	ldr	r3, [r7, #8]
 8003a54:	4013      	ands	r3, r2
 8003a56:	b29b      	uxth	r3, r3
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	bf14      	ite	ne
 8003a5c:	2301      	movne	r3, #1
 8003a5e:	2300      	moveq	r3, #0
 8003a60:	b2db      	uxtb	r3, r3
 8003a62:	e00b      	b.n	8003a7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	699b      	ldr	r3, [r3, #24]
 8003a6a:	43da      	mvns	r2, r3
 8003a6c:	68bb      	ldr	r3, [r7, #8]
 8003a6e:	4013      	ands	r3, r2
 8003a70:	b29b      	uxth	r3, r3
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	bf14      	ite	ne
 8003a76:	2301      	movne	r3, #1
 8003a78:	2300      	moveq	r3, #0
 8003a7a:	b2db      	uxtb	r3, r3
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	f47f af6d 	bne.w	800395c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003a82:	2300      	movs	r3, #0
}
 8003a84:	4618      	mov	r0, r3
 8003a86:	3710      	adds	r7, #16
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bd80      	pop	{r7, pc}

08003a8c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b084      	sub	sp, #16
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	60f8      	str	r0, [r7, #12]
 8003a94:	60b9      	str	r1, [r7, #8]
 8003a96:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a98:	e034      	b.n	8003b04 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003a9a:	68f8      	ldr	r0, [r7, #12]
 8003a9c:	f000 f886 	bl	8003bac <I2C_IsAcknowledgeFailed>
 8003aa0:	4603      	mov	r3, r0
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d001      	beq.n	8003aaa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	e034      	b.n	8003b14 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ab0:	d028      	beq.n	8003b04 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ab2:	f7fd fca9 	bl	8001408 <HAL_GetTick>
 8003ab6:	4602      	mov	r2, r0
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	1ad3      	subs	r3, r2, r3
 8003abc:	68ba      	ldr	r2, [r7, #8]
 8003abe:	429a      	cmp	r2, r3
 8003ac0:	d302      	bcc.n	8003ac8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003ac2:	68bb      	ldr	r3, [r7, #8]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d11d      	bne.n	8003b04 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	695b      	ldr	r3, [r3, #20]
 8003ace:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ad2:	2b80      	cmp	r3, #128	@ 0x80
 8003ad4:	d016      	beq.n	8003b04 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	2220      	movs	r2, #32
 8003ae0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003af0:	f043 0220 	orr.w	r2, r3, #32
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	2200      	movs	r2, #0
 8003afc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003b00:	2301      	movs	r3, #1
 8003b02:	e007      	b.n	8003b14 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	695b      	ldr	r3, [r3, #20]
 8003b0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b0e:	2b80      	cmp	r3, #128	@ 0x80
 8003b10:	d1c3      	bne.n	8003a9a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003b12:	2300      	movs	r3, #0
}
 8003b14:	4618      	mov	r0, r3
 8003b16:	3710      	adds	r7, #16
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bd80      	pop	{r7, pc}

08003b1c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b084      	sub	sp, #16
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	60f8      	str	r0, [r7, #12]
 8003b24:	60b9      	str	r1, [r7, #8]
 8003b26:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003b28:	e034      	b.n	8003b94 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003b2a:	68f8      	ldr	r0, [r7, #12]
 8003b2c:	f000 f83e 	bl	8003bac <I2C_IsAcknowledgeFailed>
 8003b30:	4603      	mov	r3, r0
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d001      	beq.n	8003b3a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003b36:	2301      	movs	r3, #1
 8003b38:	e034      	b.n	8003ba4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b40:	d028      	beq.n	8003b94 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b42:	f7fd fc61 	bl	8001408 <HAL_GetTick>
 8003b46:	4602      	mov	r2, r0
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	1ad3      	subs	r3, r2, r3
 8003b4c:	68ba      	ldr	r2, [r7, #8]
 8003b4e:	429a      	cmp	r2, r3
 8003b50:	d302      	bcc.n	8003b58 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003b52:	68bb      	ldr	r3, [r7, #8]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d11d      	bne.n	8003b94 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	695b      	ldr	r3, [r3, #20]
 8003b5e:	f003 0304 	and.w	r3, r3, #4
 8003b62:	2b04      	cmp	r3, #4
 8003b64:	d016      	beq.n	8003b94 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	2200      	movs	r2, #0
 8003b6a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	2220      	movs	r2, #32
 8003b70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	2200      	movs	r2, #0
 8003b78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b80:	f043 0220 	orr.w	r2, r3, #32
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	e007      	b.n	8003ba4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	695b      	ldr	r3, [r3, #20]
 8003b9a:	f003 0304 	and.w	r3, r3, #4
 8003b9e:	2b04      	cmp	r3, #4
 8003ba0:	d1c3      	bne.n	8003b2a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003ba2:	2300      	movs	r3, #0
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	3710      	adds	r7, #16
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bd80      	pop	{r7, pc}

08003bac <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003bac:	b480      	push	{r7}
 8003bae:	b083      	sub	sp, #12
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	695b      	ldr	r3, [r3, #20]
 8003bba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bbe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003bc2:	d11b      	bne.n	8003bfc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003bcc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2220      	movs	r2, #32
 8003bd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2200      	movs	r2, #0
 8003be0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003be8:	f043 0204 	orr.w	r2, r3, #4
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	e000      	b.n	8003bfe <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003bfc:	2300      	movs	r3, #0
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	370c      	adds	r7, #12
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bc80      	pop	{r7}
 8003c06:	4770      	bx	lr

08003c08 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b086      	sub	sp, #24
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d101      	bne.n	8003c1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	e35a      	b.n	80042d0 <HAL_RCC_OscConfig+0x6c8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d01c      	beq.n	8003c5c <HAL_RCC_OscConfig+0x54>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f003 0301 	and.w	r3, r3, #1
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d116      	bne.n	8003c5c <HAL_RCC_OscConfig+0x54>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f003 0302 	and.w	r3, r3, #2
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d110      	bne.n	8003c5c <HAL_RCC_OscConfig+0x54>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f003 0308 	and.w	r3, r3, #8
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d10a      	bne.n	8003c5c <HAL_RCC_OscConfig+0x54>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f003 0304 	and.w	r3, r3, #4
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d104      	bne.n	8003c5c <HAL_RCC_OscConfig+0x54>
 8003c52:	f240 1165 	movw	r1, #357	@ 0x165
 8003c56:	488f      	ldr	r0, [pc, #572]	@ (8003e94 <HAL_RCC_OscConfig+0x28c>)
 8003c58:	f7fc fec0 	bl	80009dc <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f003 0301 	and.w	r3, r3, #1
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	f000 809a 	beq.w	8003d9e <HAL_RCC_OscConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d00e      	beq.n	8003c90 <HAL_RCC_OscConfig+0x88>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c7a:	d009      	beq.n	8003c90 <HAL_RCC_OscConfig+0x88>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c84:	d004      	beq.n	8003c90 <HAL_RCC_OscConfig+0x88>
 8003c86:	f240 116b 	movw	r1, #363	@ 0x16b
 8003c8a:	4882      	ldr	r0, [pc, #520]	@ (8003e94 <HAL_RCC_OscConfig+0x28c>)
 8003c8c:	f7fc fea6 	bl	80009dc <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003c90:	4b81      	ldr	r3, [pc, #516]	@ (8003e98 <HAL_RCC_OscConfig+0x290>)
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	f003 030c 	and.w	r3, r3, #12
 8003c98:	2b04      	cmp	r3, #4
 8003c9a:	d00c      	beq.n	8003cb6 <HAL_RCC_OscConfig+0xae>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003c9c:	4b7e      	ldr	r3, [pc, #504]	@ (8003e98 <HAL_RCC_OscConfig+0x290>)
 8003c9e:	685b      	ldr	r3, [r3, #4]
 8003ca0:	f003 030c 	and.w	r3, r3, #12
 8003ca4:	2b08      	cmp	r3, #8
 8003ca6:	d112      	bne.n	8003cce <HAL_RCC_OscConfig+0xc6>
 8003ca8:	4b7b      	ldr	r3, [pc, #492]	@ (8003e98 <HAL_RCC_OscConfig+0x290>)
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003cb0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003cb4:	d10b      	bne.n	8003cce <HAL_RCC_OscConfig+0xc6>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cb6:	4b78      	ldr	r3, [pc, #480]	@ (8003e98 <HAL_RCC_OscConfig+0x290>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d06c      	beq.n	8003d9c <HAL_RCC_OscConfig+0x194>
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d168      	bne.n	8003d9c <HAL_RCC_OscConfig+0x194>
      {
        return HAL_ERROR;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	e300      	b.n	80042d0 <HAL_RCC_OscConfig+0x6c8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003cd6:	d106      	bne.n	8003ce6 <HAL_RCC_OscConfig+0xde>
 8003cd8:	4b6f      	ldr	r3, [pc, #444]	@ (8003e98 <HAL_RCC_OscConfig+0x290>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a6e      	ldr	r2, [pc, #440]	@ (8003e98 <HAL_RCC_OscConfig+0x290>)
 8003cde:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ce2:	6013      	str	r3, [r2, #0]
 8003ce4:	e02e      	b.n	8003d44 <HAL_RCC_OscConfig+0x13c>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d10c      	bne.n	8003d08 <HAL_RCC_OscConfig+0x100>
 8003cee:	4b6a      	ldr	r3, [pc, #424]	@ (8003e98 <HAL_RCC_OscConfig+0x290>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a69      	ldr	r2, [pc, #420]	@ (8003e98 <HAL_RCC_OscConfig+0x290>)
 8003cf4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003cf8:	6013      	str	r3, [r2, #0]
 8003cfa:	4b67      	ldr	r3, [pc, #412]	@ (8003e98 <HAL_RCC_OscConfig+0x290>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4a66      	ldr	r2, [pc, #408]	@ (8003e98 <HAL_RCC_OscConfig+0x290>)
 8003d00:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d04:	6013      	str	r3, [r2, #0]
 8003d06:	e01d      	b.n	8003d44 <HAL_RCC_OscConfig+0x13c>
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003d10:	d10c      	bne.n	8003d2c <HAL_RCC_OscConfig+0x124>
 8003d12:	4b61      	ldr	r3, [pc, #388]	@ (8003e98 <HAL_RCC_OscConfig+0x290>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4a60      	ldr	r2, [pc, #384]	@ (8003e98 <HAL_RCC_OscConfig+0x290>)
 8003d18:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003d1c:	6013      	str	r3, [r2, #0]
 8003d1e:	4b5e      	ldr	r3, [pc, #376]	@ (8003e98 <HAL_RCC_OscConfig+0x290>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a5d      	ldr	r2, [pc, #372]	@ (8003e98 <HAL_RCC_OscConfig+0x290>)
 8003d24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d28:	6013      	str	r3, [r2, #0]
 8003d2a:	e00b      	b.n	8003d44 <HAL_RCC_OscConfig+0x13c>
 8003d2c:	4b5a      	ldr	r3, [pc, #360]	@ (8003e98 <HAL_RCC_OscConfig+0x290>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a59      	ldr	r2, [pc, #356]	@ (8003e98 <HAL_RCC_OscConfig+0x290>)
 8003d32:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d36:	6013      	str	r3, [r2, #0]
 8003d38:	4b57      	ldr	r3, [pc, #348]	@ (8003e98 <HAL_RCC_OscConfig+0x290>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a56      	ldr	r2, [pc, #344]	@ (8003e98 <HAL_RCC_OscConfig+0x290>)
 8003d3e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d42:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d013      	beq.n	8003d74 <HAL_RCC_OscConfig+0x16c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d4c:	f7fd fb5c 	bl	8001408 <HAL_GetTick>
 8003d50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d52:	e008      	b.n	8003d66 <HAL_RCC_OscConfig+0x15e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d54:	f7fd fb58 	bl	8001408 <HAL_GetTick>
 8003d58:	4602      	mov	r2, r0
 8003d5a:	693b      	ldr	r3, [r7, #16]
 8003d5c:	1ad3      	subs	r3, r2, r3
 8003d5e:	2b64      	cmp	r3, #100	@ 0x64
 8003d60:	d901      	bls.n	8003d66 <HAL_RCC_OscConfig+0x15e>
          {
            return HAL_TIMEOUT;
 8003d62:	2303      	movs	r3, #3
 8003d64:	e2b4      	b.n	80042d0 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d66:	4b4c      	ldr	r3, [pc, #304]	@ (8003e98 <HAL_RCC_OscConfig+0x290>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d0f0      	beq.n	8003d54 <HAL_RCC_OscConfig+0x14c>
 8003d72:	e014      	b.n	8003d9e <HAL_RCC_OscConfig+0x196>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d74:	f7fd fb48 	bl	8001408 <HAL_GetTick>
 8003d78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d7a:	e008      	b.n	8003d8e <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d7c:	f7fd fb44 	bl	8001408 <HAL_GetTick>
 8003d80:	4602      	mov	r2, r0
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	1ad3      	subs	r3, r2, r3
 8003d86:	2b64      	cmp	r3, #100	@ 0x64
 8003d88:	d901      	bls.n	8003d8e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003d8a:	2303      	movs	r3, #3
 8003d8c:	e2a0      	b.n	80042d0 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d8e:	4b42      	ldr	r3, [pc, #264]	@ (8003e98 <HAL_RCC_OscConfig+0x290>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d1f0      	bne.n	8003d7c <HAL_RCC_OscConfig+0x174>
 8003d9a:	e000      	b.n	8003d9e <HAL_RCC_OscConfig+0x196>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f003 0302 	and.w	r3, r3, #2
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	f000 8080 	beq.w	8003eac <HAL_RCC_OscConfig+0x2a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	691b      	ldr	r3, [r3, #16]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d008      	beq.n	8003dc6 <HAL_RCC_OscConfig+0x1be>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	691b      	ldr	r3, [r3, #16]
 8003db8:	2b01      	cmp	r3, #1
 8003dba:	d004      	beq.n	8003dc6 <HAL_RCC_OscConfig+0x1be>
 8003dbc:	f240 119f 	movw	r1, #415	@ 0x19f
 8003dc0:	4834      	ldr	r0, [pc, #208]	@ (8003e94 <HAL_RCC_OscConfig+0x28c>)
 8003dc2:	f7fc fe0b 	bl	80009dc <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	695b      	ldr	r3, [r3, #20]
 8003dca:	2b1f      	cmp	r3, #31
 8003dcc:	d904      	bls.n	8003dd8 <HAL_RCC_OscConfig+0x1d0>
 8003dce:	f44f 71d0 	mov.w	r1, #416	@ 0x1a0
 8003dd2:	4830      	ldr	r0, [pc, #192]	@ (8003e94 <HAL_RCC_OscConfig+0x28c>)
 8003dd4:	f7fc fe02 	bl	80009dc <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003dd8:	4b2f      	ldr	r3, [pc, #188]	@ (8003e98 <HAL_RCC_OscConfig+0x290>)
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	f003 030c 	and.w	r3, r3, #12
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d00b      	beq.n	8003dfc <HAL_RCC_OscConfig+0x1f4>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003de4:	4b2c      	ldr	r3, [pc, #176]	@ (8003e98 <HAL_RCC_OscConfig+0x290>)
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	f003 030c 	and.w	r3, r3, #12
 8003dec:	2b08      	cmp	r3, #8
 8003dee:	d11c      	bne.n	8003e2a <HAL_RCC_OscConfig+0x222>
 8003df0:	4b29      	ldr	r3, [pc, #164]	@ (8003e98 <HAL_RCC_OscConfig+0x290>)
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d116      	bne.n	8003e2a <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003dfc:	4b26      	ldr	r3, [pc, #152]	@ (8003e98 <HAL_RCC_OscConfig+0x290>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f003 0302 	and.w	r3, r3, #2
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d005      	beq.n	8003e14 <HAL_RCC_OscConfig+0x20c>
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	691b      	ldr	r3, [r3, #16]
 8003e0c:	2b01      	cmp	r3, #1
 8003e0e:	d001      	beq.n	8003e14 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8003e10:	2301      	movs	r3, #1
 8003e12:	e25d      	b.n	80042d0 <HAL_RCC_OscConfig+0x6c8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e14:	4b20      	ldr	r3, [pc, #128]	@ (8003e98 <HAL_RCC_OscConfig+0x290>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	695b      	ldr	r3, [r3, #20]
 8003e20:	00db      	lsls	r3, r3, #3
 8003e22:	491d      	ldr	r1, [pc, #116]	@ (8003e98 <HAL_RCC_OscConfig+0x290>)
 8003e24:	4313      	orrs	r3, r2
 8003e26:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e28:	e040      	b.n	8003eac <HAL_RCC_OscConfig+0x2a4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	691b      	ldr	r3, [r3, #16]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d020      	beq.n	8003e74 <HAL_RCC_OscConfig+0x26c>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e32:	4b1a      	ldr	r3, [pc, #104]	@ (8003e9c <HAL_RCC_OscConfig+0x294>)
 8003e34:	2201      	movs	r2, #1
 8003e36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e38:	f7fd fae6 	bl	8001408 <HAL_GetTick>
 8003e3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e3e:	e008      	b.n	8003e52 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e40:	f7fd fae2 	bl	8001408 <HAL_GetTick>
 8003e44:	4602      	mov	r2, r0
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	1ad3      	subs	r3, r2, r3
 8003e4a:	2b02      	cmp	r3, #2
 8003e4c:	d901      	bls.n	8003e52 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8003e4e:	2303      	movs	r3, #3
 8003e50:	e23e      	b.n	80042d0 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e52:	4b11      	ldr	r3, [pc, #68]	@ (8003e98 <HAL_RCC_OscConfig+0x290>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f003 0302 	and.w	r3, r3, #2
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d0f0      	beq.n	8003e40 <HAL_RCC_OscConfig+0x238>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e5e:	4b0e      	ldr	r3, [pc, #56]	@ (8003e98 <HAL_RCC_OscConfig+0x290>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	695b      	ldr	r3, [r3, #20]
 8003e6a:	00db      	lsls	r3, r3, #3
 8003e6c:	490a      	ldr	r1, [pc, #40]	@ (8003e98 <HAL_RCC_OscConfig+0x290>)
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	600b      	str	r3, [r1, #0]
 8003e72:	e01b      	b.n	8003eac <HAL_RCC_OscConfig+0x2a4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e74:	4b09      	ldr	r3, [pc, #36]	@ (8003e9c <HAL_RCC_OscConfig+0x294>)
 8003e76:	2200      	movs	r2, #0
 8003e78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e7a:	f7fd fac5 	bl	8001408 <HAL_GetTick>
 8003e7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e80:	e00e      	b.n	8003ea0 <HAL_RCC_OscConfig+0x298>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e82:	f7fd fac1 	bl	8001408 <HAL_GetTick>
 8003e86:	4602      	mov	r2, r0
 8003e88:	693b      	ldr	r3, [r7, #16]
 8003e8a:	1ad3      	subs	r3, r2, r3
 8003e8c:	2b02      	cmp	r3, #2
 8003e8e:	d907      	bls.n	8003ea0 <HAL_RCC_OscConfig+0x298>
          {
            return HAL_TIMEOUT;
 8003e90:	2303      	movs	r3, #3
 8003e92:	e21d      	b.n	80042d0 <HAL_RCC_OscConfig+0x6c8>
 8003e94:	08008dc4 	.word	0x08008dc4
 8003e98:	40021000 	.word	0x40021000
 8003e9c:	42420000 	.word	0x42420000
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ea0:	4b7d      	ldr	r3, [pc, #500]	@ (8004098 <HAL_RCC_OscConfig+0x490>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f003 0302 	and.w	r3, r3, #2
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d1ea      	bne.n	8003e82 <HAL_RCC_OscConfig+0x27a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f003 0308 	and.w	r3, r3, #8
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d040      	beq.n	8003f3a <HAL_RCC_OscConfig+0x332>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	699b      	ldr	r3, [r3, #24]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d008      	beq.n	8003ed2 <HAL_RCC_OscConfig+0x2ca>
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	699b      	ldr	r3, [r3, #24]
 8003ec4:	2b01      	cmp	r3, #1
 8003ec6:	d004      	beq.n	8003ed2 <HAL_RCC_OscConfig+0x2ca>
 8003ec8:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8003ecc:	4873      	ldr	r0, [pc, #460]	@ (800409c <HAL_RCC_OscConfig+0x494>)
 8003ece:	f7fc fd85 	bl	80009dc <assert_failed>

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	699b      	ldr	r3, [r3, #24]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d019      	beq.n	8003f0e <HAL_RCC_OscConfig+0x306>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003eda:	4b71      	ldr	r3, [pc, #452]	@ (80040a0 <HAL_RCC_OscConfig+0x498>)
 8003edc:	2201      	movs	r2, #1
 8003ede:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ee0:	f7fd fa92 	bl	8001408 <HAL_GetTick>
 8003ee4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ee6:	e008      	b.n	8003efa <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ee8:	f7fd fa8e 	bl	8001408 <HAL_GetTick>
 8003eec:	4602      	mov	r2, r0
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	1ad3      	subs	r3, r2, r3
 8003ef2:	2b02      	cmp	r3, #2
 8003ef4:	d901      	bls.n	8003efa <HAL_RCC_OscConfig+0x2f2>
        {
          return HAL_TIMEOUT;
 8003ef6:	2303      	movs	r3, #3
 8003ef8:	e1ea      	b.n	80042d0 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003efa:	4b67      	ldr	r3, [pc, #412]	@ (8004098 <HAL_RCC_OscConfig+0x490>)
 8003efc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003efe:	f003 0302 	and.w	r3, r3, #2
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d0f0      	beq.n	8003ee8 <HAL_RCC_OscConfig+0x2e0>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003f06:	2001      	movs	r0, #1
 8003f08:	f000 fc44 	bl	8004794 <RCC_Delay>
 8003f0c:	e015      	b.n	8003f3a <HAL_RCC_OscConfig+0x332>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f0e:	4b64      	ldr	r3, [pc, #400]	@ (80040a0 <HAL_RCC_OscConfig+0x498>)
 8003f10:	2200      	movs	r2, #0
 8003f12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f14:	f7fd fa78 	bl	8001408 <HAL_GetTick>
 8003f18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f1a:	e008      	b.n	8003f2e <HAL_RCC_OscConfig+0x326>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f1c:	f7fd fa74 	bl	8001408 <HAL_GetTick>
 8003f20:	4602      	mov	r2, r0
 8003f22:	693b      	ldr	r3, [r7, #16]
 8003f24:	1ad3      	subs	r3, r2, r3
 8003f26:	2b02      	cmp	r3, #2
 8003f28:	d901      	bls.n	8003f2e <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 8003f2a:	2303      	movs	r3, #3
 8003f2c:	e1d0      	b.n	80042d0 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f2e:	4b5a      	ldr	r3, [pc, #360]	@ (8004098 <HAL_RCC_OscConfig+0x490>)
 8003f30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f32:	f003 0302 	and.w	r3, r3, #2
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d1f0      	bne.n	8003f1c <HAL_RCC_OscConfig+0x314>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f003 0304 	and.w	r3, r3, #4
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	f000 80bf 	beq.w	80040c6 <HAL_RCC_OscConfig+0x4be>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	68db      	ldr	r3, [r3, #12]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d00c      	beq.n	8003f6e <HAL_RCC_OscConfig+0x366>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	68db      	ldr	r3, [r3, #12]
 8003f58:	2b01      	cmp	r3, #1
 8003f5a:	d008      	beq.n	8003f6e <HAL_RCC_OscConfig+0x366>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	68db      	ldr	r3, [r3, #12]
 8003f60:	2b05      	cmp	r3, #5
 8003f62:	d004      	beq.n	8003f6e <HAL_RCC_OscConfig+0x366>
 8003f64:	f240 210f 	movw	r1, #527	@ 0x20f
 8003f68:	484c      	ldr	r0, [pc, #304]	@ (800409c <HAL_RCC_OscConfig+0x494>)
 8003f6a:	f7fc fd37 	bl	80009dc <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f6e:	4b4a      	ldr	r3, [pc, #296]	@ (8004098 <HAL_RCC_OscConfig+0x490>)
 8003f70:	69db      	ldr	r3, [r3, #28]
 8003f72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d10d      	bne.n	8003f96 <HAL_RCC_OscConfig+0x38e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f7a:	4b47      	ldr	r3, [pc, #284]	@ (8004098 <HAL_RCC_OscConfig+0x490>)
 8003f7c:	69db      	ldr	r3, [r3, #28]
 8003f7e:	4a46      	ldr	r2, [pc, #280]	@ (8004098 <HAL_RCC_OscConfig+0x490>)
 8003f80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f84:	61d3      	str	r3, [r2, #28]
 8003f86:	4b44      	ldr	r3, [pc, #272]	@ (8004098 <HAL_RCC_OscConfig+0x490>)
 8003f88:	69db      	ldr	r3, [r3, #28]
 8003f8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f8e:	60bb      	str	r3, [r7, #8]
 8003f90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f92:	2301      	movs	r3, #1
 8003f94:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f96:	4b43      	ldr	r3, [pc, #268]	@ (80040a4 <HAL_RCC_OscConfig+0x49c>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d118      	bne.n	8003fd4 <HAL_RCC_OscConfig+0x3cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003fa2:	4b40      	ldr	r3, [pc, #256]	@ (80040a4 <HAL_RCC_OscConfig+0x49c>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4a3f      	ldr	r2, [pc, #252]	@ (80040a4 <HAL_RCC_OscConfig+0x49c>)
 8003fa8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003fac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003fae:	f7fd fa2b 	bl	8001408 <HAL_GetTick>
 8003fb2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fb4:	e008      	b.n	8003fc8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fb6:	f7fd fa27 	bl	8001408 <HAL_GetTick>
 8003fba:	4602      	mov	r2, r0
 8003fbc:	693b      	ldr	r3, [r7, #16]
 8003fbe:	1ad3      	subs	r3, r2, r3
 8003fc0:	2b64      	cmp	r3, #100	@ 0x64
 8003fc2:	d901      	bls.n	8003fc8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003fc4:	2303      	movs	r3, #3
 8003fc6:	e183      	b.n	80042d0 <HAL_RCC_OscConfig+0x6c8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fc8:	4b36      	ldr	r3, [pc, #216]	@ (80040a4 <HAL_RCC_OscConfig+0x49c>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d0f0      	beq.n	8003fb6 <HAL_RCC_OscConfig+0x3ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	68db      	ldr	r3, [r3, #12]
 8003fd8:	2b01      	cmp	r3, #1
 8003fda:	d106      	bne.n	8003fea <HAL_RCC_OscConfig+0x3e2>
 8003fdc:	4b2e      	ldr	r3, [pc, #184]	@ (8004098 <HAL_RCC_OscConfig+0x490>)
 8003fde:	6a1b      	ldr	r3, [r3, #32]
 8003fe0:	4a2d      	ldr	r2, [pc, #180]	@ (8004098 <HAL_RCC_OscConfig+0x490>)
 8003fe2:	f043 0301 	orr.w	r3, r3, #1
 8003fe6:	6213      	str	r3, [r2, #32]
 8003fe8:	e02d      	b.n	8004046 <HAL_RCC_OscConfig+0x43e>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	68db      	ldr	r3, [r3, #12]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d10c      	bne.n	800400c <HAL_RCC_OscConfig+0x404>
 8003ff2:	4b29      	ldr	r3, [pc, #164]	@ (8004098 <HAL_RCC_OscConfig+0x490>)
 8003ff4:	6a1b      	ldr	r3, [r3, #32]
 8003ff6:	4a28      	ldr	r2, [pc, #160]	@ (8004098 <HAL_RCC_OscConfig+0x490>)
 8003ff8:	f023 0301 	bic.w	r3, r3, #1
 8003ffc:	6213      	str	r3, [r2, #32]
 8003ffe:	4b26      	ldr	r3, [pc, #152]	@ (8004098 <HAL_RCC_OscConfig+0x490>)
 8004000:	6a1b      	ldr	r3, [r3, #32]
 8004002:	4a25      	ldr	r2, [pc, #148]	@ (8004098 <HAL_RCC_OscConfig+0x490>)
 8004004:	f023 0304 	bic.w	r3, r3, #4
 8004008:	6213      	str	r3, [r2, #32]
 800400a:	e01c      	b.n	8004046 <HAL_RCC_OscConfig+0x43e>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	68db      	ldr	r3, [r3, #12]
 8004010:	2b05      	cmp	r3, #5
 8004012:	d10c      	bne.n	800402e <HAL_RCC_OscConfig+0x426>
 8004014:	4b20      	ldr	r3, [pc, #128]	@ (8004098 <HAL_RCC_OscConfig+0x490>)
 8004016:	6a1b      	ldr	r3, [r3, #32]
 8004018:	4a1f      	ldr	r2, [pc, #124]	@ (8004098 <HAL_RCC_OscConfig+0x490>)
 800401a:	f043 0304 	orr.w	r3, r3, #4
 800401e:	6213      	str	r3, [r2, #32]
 8004020:	4b1d      	ldr	r3, [pc, #116]	@ (8004098 <HAL_RCC_OscConfig+0x490>)
 8004022:	6a1b      	ldr	r3, [r3, #32]
 8004024:	4a1c      	ldr	r2, [pc, #112]	@ (8004098 <HAL_RCC_OscConfig+0x490>)
 8004026:	f043 0301 	orr.w	r3, r3, #1
 800402a:	6213      	str	r3, [r2, #32]
 800402c:	e00b      	b.n	8004046 <HAL_RCC_OscConfig+0x43e>
 800402e:	4b1a      	ldr	r3, [pc, #104]	@ (8004098 <HAL_RCC_OscConfig+0x490>)
 8004030:	6a1b      	ldr	r3, [r3, #32]
 8004032:	4a19      	ldr	r2, [pc, #100]	@ (8004098 <HAL_RCC_OscConfig+0x490>)
 8004034:	f023 0301 	bic.w	r3, r3, #1
 8004038:	6213      	str	r3, [r2, #32]
 800403a:	4b17      	ldr	r3, [pc, #92]	@ (8004098 <HAL_RCC_OscConfig+0x490>)
 800403c:	6a1b      	ldr	r3, [r3, #32]
 800403e:	4a16      	ldr	r2, [pc, #88]	@ (8004098 <HAL_RCC_OscConfig+0x490>)
 8004040:	f023 0304 	bic.w	r3, r3, #4
 8004044:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	68db      	ldr	r3, [r3, #12]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d015      	beq.n	800407a <HAL_RCC_OscConfig+0x472>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800404e:	f7fd f9db 	bl	8001408 <HAL_GetTick>
 8004052:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004054:	e00a      	b.n	800406c <HAL_RCC_OscConfig+0x464>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004056:	f7fd f9d7 	bl	8001408 <HAL_GetTick>
 800405a:	4602      	mov	r2, r0
 800405c:	693b      	ldr	r3, [r7, #16]
 800405e:	1ad3      	subs	r3, r2, r3
 8004060:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004064:	4293      	cmp	r3, r2
 8004066:	d901      	bls.n	800406c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004068:	2303      	movs	r3, #3
 800406a:	e131      	b.n	80042d0 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800406c:	4b0a      	ldr	r3, [pc, #40]	@ (8004098 <HAL_RCC_OscConfig+0x490>)
 800406e:	6a1b      	ldr	r3, [r3, #32]
 8004070:	f003 0302 	and.w	r3, r3, #2
 8004074:	2b00      	cmp	r3, #0
 8004076:	d0ee      	beq.n	8004056 <HAL_RCC_OscConfig+0x44e>
 8004078:	e01c      	b.n	80040b4 <HAL_RCC_OscConfig+0x4ac>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800407a:	f7fd f9c5 	bl	8001408 <HAL_GetTick>
 800407e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004080:	e012      	b.n	80040a8 <HAL_RCC_OscConfig+0x4a0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004082:	f7fd f9c1 	bl	8001408 <HAL_GetTick>
 8004086:	4602      	mov	r2, r0
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	1ad3      	subs	r3, r2, r3
 800408c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004090:	4293      	cmp	r3, r2
 8004092:	d909      	bls.n	80040a8 <HAL_RCC_OscConfig+0x4a0>
        {
          return HAL_TIMEOUT;
 8004094:	2303      	movs	r3, #3
 8004096:	e11b      	b.n	80042d0 <HAL_RCC_OscConfig+0x6c8>
 8004098:	40021000 	.word	0x40021000
 800409c:	08008dc4 	.word	0x08008dc4
 80040a0:	42420480 	.word	0x42420480
 80040a4:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040a8:	4b8b      	ldr	r3, [pc, #556]	@ (80042d8 <HAL_RCC_OscConfig+0x6d0>)
 80040aa:	6a1b      	ldr	r3, [r3, #32]
 80040ac:	f003 0302 	and.w	r3, r3, #2
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d1e6      	bne.n	8004082 <HAL_RCC_OscConfig+0x47a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80040b4:	7dfb      	ldrb	r3, [r7, #23]
 80040b6:	2b01      	cmp	r3, #1
 80040b8:	d105      	bne.n	80040c6 <HAL_RCC_OscConfig+0x4be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040ba:	4b87      	ldr	r3, [pc, #540]	@ (80042d8 <HAL_RCC_OscConfig+0x6d0>)
 80040bc:	69db      	ldr	r3, [r3, #28]
 80040be:	4a86      	ldr	r2, [pc, #536]	@ (80042d8 <HAL_RCC_OscConfig+0x6d0>)
 80040c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80040c4:	61d3      	str	r3, [r2, #28]
  }

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	69db      	ldr	r3, [r3, #28]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d00c      	beq.n	80040e8 <HAL_RCC_OscConfig+0x4e0>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	69db      	ldr	r3, [r3, #28]
 80040d2:	2b01      	cmp	r3, #1
 80040d4:	d008      	beq.n	80040e8 <HAL_RCC_OscConfig+0x4e0>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	69db      	ldr	r3, [r3, #28]
 80040da:	2b02      	cmp	r3, #2
 80040dc:	d004      	beq.n	80040e8 <HAL_RCC_OscConfig+0x4e0>
 80040de:	f240 21ad 	movw	r1, #685	@ 0x2ad
 80040e2:	487e      	ldr	r0, [pc, #504]	@ (80042dc <HAL_RCC_OscConfig+0x6d4>)
 80040e4:	f7fc fc7a 	bl	80009dc <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	69db      	ldr	r3, [r3, #28]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	f000 80ee 	beq.w	80042ce <HAL_RCC_OscConfig+0x6c6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80040f2:	4b79      	ldr	r3, [pc, #484]	@ (80042d8 <HAL_RCC_OscConfig+0x6d0>)
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	f003 030c 	and.w	r3, r3, #12
 80040fa:	2b08      	cmp	r3, #8
 80040fc:	f000 80ce 	beq.w	800429c <HAL_RCC_OscConfig+0x694>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	69db      	ldr	r3, [r3, #28]
 8004104:	2b02      	cmp	r3, #2
 8004106:	f040 80b2 	bne.w	800426e <HAL_RCC_OscConfig+0x666>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6a1b      	ldr	r3, [r3, #32]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d009      	beq.n	8004126 <HAL_RCC_OscConfig+0x51e>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6a1b      	ldr	r3, [r3, #32]
 8004116:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800411a:	d004      	beq.n	8004126 <HAL_RCC_OscConfig+0x51e>
 800411c:	f240 21b6 	movw	r1, #694	@ 0x2b6
 8004120:	486e      	ldr	r0, [pc, #440]	@ (80042dc <HAL_RCC_OscConfig+0x6d4>)
 8004122:	f7fc fc5b 	bl	80009dc <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800412a:	2b00      	cmp	r3, #0
 800412c:	d04a      	beq.n	80041c4 <HAL_RCC_OscConfig+0x5bc>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004132:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004136:	d045      	beq.n	80041c4 <HAL_RCC_OscConfig+0x5bc>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800413c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004140:	d040      	beq.n	80041c4 <HAL_RCC_OscConfig+0x5bc>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004146:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800414a:	d03b      	beq.n	80041c4 <HAL_RCC_OscConfig+0x5bc>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004150:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004154:	d036      	beq.n	80041c4 <HAL_RCC_OscConfig+0x5bc>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800415a:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800415e:	d031      	beq.n	80041c4 <HAL_RCC_OscConfig+0x5bc>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004164:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8004168:	d02c      	beq.n	80041c4 <HAL_RCC_OscConfig+0x5bc>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800416e:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8004172:	d027      	beq.n	80041c4 <HAL_RCC_OscConfig+0x5bc>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004178:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800417c:	d022      	beq.n	80041c4 <HAL_RCC_OscConfig+0x5bc>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004182:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8004186:	d01d      	beq.n	80041c4 <HAL_RCC_OscConfig+0x5bc>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800418c:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8004190:	d018      	beq.n	80041c4 <HAL_RCC_OscConfig+0x5bc>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004196:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800419a:	d013      	beq.n	80041c4 <HAL_RCC_OscConfig+0x5bc>
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041a0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80041a4:	d00e      	beq.n	80041c4 <HAL_RCC_OscConfig+0x5bc>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041aa:	f5b3 1f50 	cmp.w	r3, #3407872	@ 0x340000
 80041ae:	d009      	beq.n	80041c4 <HAL_RCC_OscConfig+0x5bc>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041b4:	f5b3 1f60 	cmp.w	r3, #3670016	@ 0x380000
 80041b8:	d004      	beq.n	80041c4 <HAL_RCC_OscConfig+0x5bc>
 80041ba:	f240 21b7 	movw	r1, #695	@ 0x2b7
 80041be:	4847      	ldr	r0, [pc, #284]	@ (80042dc <HAL_RCC_OscConfig+0x6d4>)
 80041c0:	f7fc fc0c 	bl	80009dc <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041c4:	4b46      	ldr	r3, [pc, #280]	@ (80042e0 <HAL_RCC_OscConfig+0x6d8>)
 80041c6:	2200      	movs	r2, #0
 80041c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041ca:	f7fd f91d 	bl	8001408 <HAL_GetTick>
 80041ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041d0:	e008      	b.n	80041e4 <HAL_RCC_OscConfig+0x5dc>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041d2:	f7fd f919 	bl	8001408 <HAL_GetTick>
 80041d6:	4602      	mov	r2, r0
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	1ad3      	subs	r3, r2, r3
 80041dc:	2b02      	cmp	r3, #2
 80041de:	d901      	bls.n	80041e4 <HAL_RCC_OscConfig+0x5dc>
          {
            return HAL_TIMEOUT;
 80041e0:	2303      	movs	r3, #3
 80041e2:	e075      	b.n	80042d0 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041e4:	4b3c      	ldr	r3, [pc, #240]	@ (80042d8 <HAL_RCC_OscConfig+0x6d0>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d1f0      	bne.n	80041d2 <HAL_RCC_OscConfig+0x5ca>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6a1b      	ldr	r3, [r3, #32]
 80041f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041f8:	d116      	bne.n	8004228 <HAL_RCC_OscConfig+0x620>
        {
          /* Check the parameter */
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	689b      	ldr	r3, [r3, #8]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d009      	beq.n	8004216 <HAL_RCC_OscConfig+0x60e>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	689b      	ldr	r3, [r3, #8]
 8004206:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800420a:	d004      	beq.n	8004216 <HAL_RCC_OscConfig+0x60e>
 800420c:	f240 21cd 	movw	r1, #717	@ 0x2cd
 8004210:	4832      	ldr	r0, [pc, #200]	@ (80042dc <HAL_RCC_OscConfig+0x6d4>)
 8004212:	f7fc fbe3 	bl	80009dc <assert_failed>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004216:	4b30      	ldr	r3, [pc, #192]	@ (80042d8 <HAL_RCC_OscConfig+0x6d0>)
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	689b      	ldr	r3, [r3, #8]
 8004222:	492d      	ldr	r1, [pc, #180]	@ (80042d8 <HAL_RCC_OscConfig+0x6d0>)
 8004224:	4313      	orrs	r3, r2
 8004226:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004228:	4b2b      	ldr	r3, [pc, #172]	@ (80042d8 <HAL_RCC_OscConfig+0x6d0>)
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6a19      	ldr	r1, [r3, #32]
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004238:	430b      	orrs	r3, r1
 800423a:	4927      	ldr	r1, [pc, #156]	@ (80042d8 <HAL_RCC_OscConfig+0x6d0>)
 800423c:	4313      	orrs	r3, r2
 800423e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004240:	4b27      	ldr	r3, [pc, #156]	@ (80042e0 <HAL_RCC_OscConfig+0x6d8>)
 8004242:	2201      	movs	r2, #1
 8004244:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004246:	f7fd f8df 	bl	8001408 <HAL_GetTick>
 800424a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800424c:	e008      	b.n	8004260 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800424e:	f7fd f8db 	bl	8001408 <HAL_GetTick>
 8004252:	4602      	mov	r2, r0
 8004254:	693b      	ldr	r3, [r7, #16]
 8004256:	1ad3      	subs	r3, r2, r3
 8004258:	2b02      	cmp	r3, #2
 800425a:	d901      	bls.n	8004260 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 800425c:	2303      	movs	r3, #3
 800425e:	e037      	b.n	80042d0 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004260:	4b1d      	ldr	r3, [pc, #116]	@ (80042d8 <HAL_RCC_OscConfig+0x6d0>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004268:	2b00      	cmp	r3, #0
 800426a:	d0f0      	beq.n	800424e <HAL_RCC_OscConfig+0x646>
 800426c:	e02f      	b.n	80042ce <HAL_RCC_OscConfig+0x6c6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800426e:	4b1c      	ldr	r3, [pc, #112]	@ (80042e0 <HAL_RCC_OscConfig+0x6d8>)
 8004270:	2200      	movs	r2, #0
 8004272:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004274:	f7fd f8c8 	bl	8001408 <HAL_GetTick>
 8004278:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800427a:	e008      	b.n	800428e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800427c:	f7fd f8c4 	bl	8001408 <HAL_GetTick>
 8004280:	4602      	mov	r2, r0
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	1ad3      	subs	r3, r2, r3
 8004286:	2b02      	cmp	r3, #2
 8004288:	d901      	bls.n	800428e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800428a:	2303      	movs	r3, #3
 800428c:	e020      	b.n	80042d0 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800428e:	4b12      	ldr	r3, [pc, #72]	@ (80042d8 <HAL_RCC_OscConfig+0x6d0>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004296:	2b00      	cmp	r3, #0
 8004298:	d1f0      	bne.n	800427c <HAL_RCC_OscConfig+0x674>
 800429a:	e018      	b.n	80042ce <HAL_RCC_OscConfig+0x6c6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	69db      	ldr	r3, [r3, #28]
 80042a0:	2b01      	cmp	r3, #1
 80042a2:	d101      	bne.n	80042a8 <HAL_RCC_OscConfig+0x6a0>
      {
        return HAL_ERROR;
 80042a4:	2301      	movs	r3, #1
 80042a6:	e013      	b.n	80042d0 <HAL_RCC_OscConfig+0x6c8>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80042a8:	4b0b      	ldr	r3, [pc, #44]	@ (80042d8 <HAL_RCC_OscConfig+0x6d0>)
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6a1b      	ldr	r3, [r3, #32]
 80042b8:	429a      	cmp	r2, r3
 80042ba:	d106      	bne.n	80042ca <HAL_RCC_OscConfig+0x6c2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042c6:	429a      	cmp	r2, r3
 80042c8:	d001      	beq.n	80042ce <HAL_RCC_OscConfig+0x6c6>
        {
          return HAL_ERROR;
 80042ca:	2301      	movs	r3, #1
 80042cc:	e000      	b.n	80042d0 <HAL_RCC_OscConfig+0x6c8>
        }
      }
    }
  }

  return HAL_OK;
 80042ce:	2300      	movs	r3, #0
}
 80042d0:	4618      	mov	r0, r3
 80042d2:	3718      	adds	r7, #24
 80042d4:	46bd      	mov	sp, r7
 80042d6:	bd80      	pop	{r7, pc}
 80042d8:	40021000 	.word	0x40021000
 80042dc:	08008dc4 	.word	0x08008dc4
 80042e0:	42420060 	.word	0x42420060

080042e4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b084      	sub	sp, #16
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
 80042ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d101      	bne.n	80042f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80042f4:	2301      	movs	r3, #1
 80042f6:	e176      	b.n	80045e6 <HAL_RCC_ClockConfig+0x302>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f003 0301 	and.w	r3, r3, #1
 8004300:	2b00      	cmp	r3, #0
 8004302:	d116      	bne.n	8004332 <HAL_RCC_ClockConfig+0x4e>
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f003 0302 	and.w	r3, r3, #2
 800430c:	2b00      	cmp	r3, #0
 800430e:	d110      	bne.n	8004332 <HAL_RCC_ClockConfig+0x4e>
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f003 0304 	and.w	r3, r3, #4
 8004318:	2b00      	cmp	r3, #0
 800431a:	d10a      	bne.n	8004332 <HAL_RCC_ClockConfig+0x4e>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f003 0308 	and.w	r3, r3, #8
 8004324:	2b00      	cmp	r3, #0
 8004326:	d104      	bne.n	8004332 <HAL_RCC_ClockConfig+0x4e>
 8004328:	f240 3136 	movw	r1, #822	@ 0x336
 800432c:	4874      	ldr	r0, [pc, #464]	@ (8004500 <HAL_RCC_ClockConfig+0x21c>)
 800432e:	f7fc fb55 	bl	80009dc <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	2b00      	cmp	r3, #0
 8004336:	d00a      	beq.n	800434e <HAL_RCC_ClockConfig+0x6a>
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	2b01      	cmp	r3, #1
 800433c:	d007      	beq.n	800434e <HAL_RCC_ClockConfig+0x6a>
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	2b02      	cmp	r3, #2
 8004342:	d004      	beq.n	800434e <HAL_RCC_ClockConfig+0x6a>
 8004344:	f240 3137 	movw	r1, #823	@ 0x337
 8004348:	486d      	ldr	r0, [pc, #436]	@ (8004500 <HAL_RCC_ClockConfig+0x21c>)
 800434a:	f7fc fb47 	bl	80009dc <assert_failed>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800434e:	4b6d      	ldr	r3, [pc, #436]	@ (8004504 <HAL_RCC_ClockConfig+0x220>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f003 0307 	and.w	r3, r3, #7
 8004356:	683a      	ldr	r2, [r7, #0]
 8004358:	429a      	cmp	r2, r3
 800435a:	d910      	bls.n	800437e <HAL_RCC_ClockConfig+0x9a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800435c:	4b69      	ldr	r3, [pc, #420]	@ (8004504 <HAL_RCC_ClockConfig+0x220>)
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f023 0207 	bic.w	r2, r3, #7
 8004364:	4967      	ldr	r1, [pc, #412]	@ (8004504 <HAL_RCC_ClockConfig+0x220>)
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	4313      	orrs	r3, r2
 800436a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800436c:	4b65      	ldr	r3, [pc, #404]	@ (8004504 <HAL_RCC_ClockConfig+0x220>)
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f003 0307 	and.w	r3, r3, #7
 8004374:	683a      	ldr	r2, [r7, #0]
 8004376:	429a      	cmp	r2, r3
 8004378:	d001      	beq.n	800437e <HAL_RCC_ClockConfig+0x9a>
  {
    return HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	e133      	b.n	80045e6 <HAL_RCC_ClockConfig+0x302>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f003 0302 	and.w	r3, r3, #2
 8004386:	2b00      	cmp	r3, #0
 8004388:	d049      	beq.n	800441e <HAL_RCC_ClockConfig+0x13a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f003 0304 	and.w	r3, r3, #4
 8004392:	2b00      	cmp	r3, #0
 8004394:	d005      	beq.n	80043a2 <HAL_RCC_ClockConfig+0xbe>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004396:	4b5c      	ldr	r3, [pc, #368]	@ (8004508 <HAL_RCC_ClockConfig+0x224>)
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	4a5b      	ldr	r2, [pc, #364]	@ (8004508 <HAL_RCC_ClockConfig+0x224>)
 800439c:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80043a0:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f003 0308 	and.w	r3, r3, #8
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d005      	beq.n	80043ba <HAL_RCC_ClockConfig+0xd6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80043ae:	4b56      	ldr	r3, [pc, #344]	@ (8004508 <HAL_RCC_ClockConfig+0x224>)
 80043b0:	685b      	ldr	r3, [r3, #4]
 80043b2:	4a55      	ldr	r2, [pc, #340]	@ (8004508 <HAL_RCC_ClockConfig+0x224>)
 80043b4:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80043b8:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	689b      	ldr	r3, [r3, #8]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d024      	beq.n	800440c <HAL_RCC_ClockConfig+0x128>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	689b      	ldr	r3, [r3, #8]
 80043c6:	2b80      	cmp	r3, #128	@ 0x80
 80043c8:	d020      	beq.n	800440c <HAL_RCC_ClockConfig+0x128>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	689b      	ldr	r3, [r3, #8]
 80043ce:	2b90      	cmp	r3, #144	@ 0x90
 80043d0:	d01c      	beq.n	800440c <HAL_RCC_ClockConfig+0x128>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	689b      	ldr	r3, [r3, #8]
 80043d6:	2ba0      	cmp	r3, #160	@ 0xa0
 80043d8:	d018      	beq.n	800440c <HAL_RCC_ClockConfig+0x128>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	689b      	ldr	r3, [r3, #8]
 80043de:	2bb0      	cmp	r3, #176	@ 0xb0
 80043e0:	d014      	beq.n	800440c <HAL_RCC_ClockConfig+0x128>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	689b      	ldr	r3, [r3, #8]
 80043e6:	2bc0      	cmp	r3, #192	@ 0xc0
 80043e8:	d010      	beq.n	800440c <HAL_RCC_ClockConfig+0x128>
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	689b      	ldr	r3, [r3, #8]
 80043ee:	2bd0      	cmp	r3, #208	@ 0xd0
 80043f0:	d00c      	beq.n	800440c <HAL_RCC_ClockConfig+0x128>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	689b      	ldr	r3, [r3, #8]
 80043f6:	2be0      	cmp	r3, #224	@ 0xe0
 80043f8:	d008      	beq.n	800440c <HAL_RCC_ClockConfig+0x128>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	689b      	ldr	r3, [r3, #8]
 80043fe:	2bf0      	cmp	r3, #240	@ 0xf0
 8004400:	d004      	beq.n	800440c <HAL_RCC_ClockConfig+0x128>
 8004402:	f240 315d 	movw	r1, #861	@ 0x35d
 8004406:	483e      	ldr	r0, [pc, #248]	@ (8004500 <HAL_RCC_ClockConfig+0x21c>)
 8004408:	f7fc fae8 	bl	80009dc <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800440c:	4b3e      	ldr	r3, [pc, #248]	@ (8004508 <HAL_RCC_ClockConfig+0x224>)
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	493b      	ldr	r1, [pc, #236]	@ (8004508 <HAL_RCC_ClockConfig+0x224>)
 800441a:	4313      	orrs	r3, r2
 800441c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f003 0301 	and.w	r3, r3, #1
 8004426:	2b00      	cmp	r3, #0
 8004428:	d051      	beq.n	80044ce <HAL_RCC_ClockConfig+0x1ea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d00c      	beq.n	800444c <HAL_RCC_ClockConfig+0x168>
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	685b      	ldr	r3, [r3, #4]
 8004436:	2b01      	cmp	r3, #1
 8004438:	d008      	beq.n	800444c <HAL_RCC_ClockConfig+0x168>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	2b02      	cmp	r3, #2
 8004440:	d004      	beq.n	800444c <HAL_RCC_ClockConfig+0x168>
 8004442:	f44f 7159 	mov.w	r1, #868	@ 0x364
 8004446:	482e      	ldr	r0, [pc, #184]	@ (8004500 <HAL_RCC_ClockConfig+0x21c>)
 8004448:	f7fc fac8 	bl	80009dc <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	2b01      	cmp	r3, #1
 8004452:	d107      	bne.n	8004464 <HAL_RCC_ClockConfig+0x180>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004454:	4b2c      	ldr	r3, [pc, #176]	@ (8004508 <HAL_RCC_ClockConfig+0x224>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800445c:	2b00      	cmp	r3, #0
 800445e:	d115      	bne.n	800448c <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8004460:	2301      	movs	r3, #1
 8004462:	e0c0      	b.n	80045e6 <HAL_RCC_ClockConfig+0x302>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	2b02      	cmp	r3, #2
 800446a:	d107      	bne.n	800447c <HAL_RCC_ClockConfig+0x198>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800446c:	4b26      	ldr	r3, [pc, #152]	@ (8004508 <HAL_RCC_ClockConfig+0x224>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004474:	2b00      	cmp	r3, #0
 8004476:	d109      	bne.n	800448c <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8004478:	2301      	movs	r3, #1
 800447a:	e0b4      	b.n	80045e6 <HAL_RCC_ClockConfig+0x302>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800447c:	4b22      	ldr	r3, [pc, #136]	@ (8004508 <HAL_RCC_ClockConfig+0x224>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f003 0302 	and.w	r3, r3, #2
 8004484:	2b00      	cmp	r3, #0
 8004486:	d101      	bne.n	800448c <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	e0ac      	b.n	80045e6 <HAL_RCC_ClockConfig+0x302>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800448c:	4b1e      	ldr	r3, [pc, #120]	@ (8004508 <HAL_RCC_ClockConfig+0x224>)
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	f023 0203 	bic.w	r2, r3, #3
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	491b      	ldr	r1, [pc, #108]	@ (8004508 <HAL_RCC_ClockConfig+0x224>)
 800449a:	4313      	orrs	r3, r2
 800449c:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800449e:	f7fc ffb3 	bl	8001408 <HAL_GetTick>
 80044a2:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044a4:	e00a      	b.n	80044bc <HAL_RCC_ClockConfig+0x1d8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044a6:	f7fc ffaf 	bl	8001408 <HAL_GetTick>
 80044aa:	4602      	mov	r2, r0
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	1ad3      	subs	r3, r2, r3
 80044b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d901      	bls.n	80044bc <HAL_RCC_ClockConfig+0x1d8>
      {
        return HAL_TIMEOUT;
 80044b8:	2303      	movs	r3, #3
 80044ba:	e094      	b.n	80045e6 <HAL_RCC_ClockConfig+0x302>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044bc:	4b12      	ldr	r3, [pc, #72]	@ (8004508 <HAL_RCC_ClockConfig+0x224>)
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	f003 020c 	and.w	r2, r3, #12
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	009b      	lsls	r3, r3, #2
 80044ca:	429a      	cmp	r2, r3
 80044cc:	d1eb      	bne.n	80044a6 <HAL_RCC_ClockConfig+0x1c2>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80044ce:	4b0d      	ldr	r3, [pc, #52]	@ (8004504 <HAL_RCC_ClockConfig+0x220>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f003 0307 	and.w	r3, r3, #7
 80044d6:	683a      	ldr	r2, [r7, #0]
 80044d8:	429a      	cmp	r2, r3
 80044da:	d217      	bcs.n	800450c <HAL_RCC_ClockConfig+0x228>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044dc:	4b09      	ldr	r3, [pc, #36]	@ (8004504 <HAL_RCC_ClockConfig+0x220>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f023 0207 	bic.w	r2, r3, #7
 80044e4:	4907      	ldr	r1, [pc, #28]	@ (8004504 <HAL_RCC_ClockConfig+0x220>)
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	4313      	orrs	r3, r2
 80044ea:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044ec:	4b05      	ldr	r3, [pc, #20]	@ (8004504 <HAL_RCC_ClockConfig+0x220>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f003 0307 	and.w	r3, r3, #7
 80044f4:	683a      	ldr	r2, [r7, #0]
 80044f6:	429a      	cmp	r2, r3
 80044f8:	d008      	beq.n	800450c <HAL_RCC_ClockConfig+0x228>
  {
    return HAL_ERROR;
 80044fa:	2301      	movs	r3, #1
 80044fc:	e073      	b.n	80045e6 <HAL_RCC_ClockConfig+0x302>
 80044fe:	bf00      	nop
 8004500:	08008dc4 	.word	0x08008dc4
 8004504:	40022000 	.word	0x40022000
 8004508:	40021000 	.word	0x40021000
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f003 0304 	and.w	r3, r3, #4
 8004514:	2b00      	cmp	r3, #0
 8004516:	d025      	beq.n	8004564 <HAL_RCC_ClockConfig+0x280>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	68db      	ldr	r3, [r3, #12]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d018      	beq.n	8004552 <HAL_RCC_ClockConfig+0x26e>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	68db      	ldr	r3, [r3, #12]
 8004524:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004528:	d013      	beq.n	8004552 <HAL_RCC_ClockConfig+0x26e>
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	68db      	ldr	r3, [r3, #12]
 800452e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8004532:	d00e      	beq.n	8004552 <HAL_RCC_ClockConfig+0x26e>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	68db      	ldr	r3, [r3, #12]
 8004538:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800453c:	d009      	beq.n	8004552 <HAL_RCC_ClockConfig+0x26e>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	68db      	ldr	r3, [r3, #12]
 8004542:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004546:	d004      	beq.n	8004552 <HAL_RCC_ClockConfig+0x26e>
 8004548:	f240 31a2 	movw	r1, #930	@ 0x3a2
 800454c:	4828      	ldr	r0, [pc, #160]	@ (80045f0 <HAL_RCC_ClockConfig+0x30c>)
 800454e:	f7fc fa45 	bl	80009dc <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004552:	4b28      	ldr	r3, [pc, #160]	@ (80045f4 <HAL_RCC_ClockConfig+0x310>)
 8004554:	685b      	ldr	r3, [r3, #4]
 8004556:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	68db      	ldr	r3, [r3, #12]
 800455e:	4925      	ldr	r1, [pc, #148]	@ (80045f4 <HAL_RCC_ClockConfig+0x310>)
 8004560:	4313      	orrs	r3, r2
 8004562:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f003 0308 	and.w	r3, r3, #8
 800456c:	2b00      	cmp	r3, #0
 800456e:	d026      	beq.n	80045be <HAL_RCC_ClockConfig+0x2da>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	691b      	ldr	r3, [r3, #16]
 8004574:	2b00      	cmp	r3, #0
 8004576:	d018      	beq.n	80045aa <HAL_RCC_ClockConfig+0x2c6>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	691b      	ldr	r3, [r3, #16]
 800457c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004580:	d013      	beq.n	80045aa <HAL_RCC_ClockConfig+0x2c6>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	691b      	ldr	r3, [r3, #16]
 8004586:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800458a:	d00e      	beq.n	80045aa <HAL_RCC_ClockConfig+0x2c6>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	691b      	ldr	r3, [r3, #16]
 8004590:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004594:	d009      	beq.n	80045aa <HAL_RCC_ClockConfig+0x2c6>
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	691b      	ldr	r3, [r3, #16]
 800459a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800459e:	d004      	beq.n	80045aa <HAL_RCC_ClockConfig+0x2c6>
 80045a0:	f240 31a9 	movw	r1, #937	@ 0x3a9
 80045a4:	4812      	ldr	r0, [pc, #72]	@ (80045f0 <HAL_RCC_ClockConfig+0x30c>)
 80045a6:	f7fc fa19 	bl	80009dc <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80045aa:	4b12      	ldr	r3, [pc, #72]	@ (80045f4 <HAL_RCC_ClockConfig+0x310>)
 80045ac:	685b      	ldr	r3, [r3, #4]
 80045ae:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	691b      	ldr	r3, [r3, #16]
 80045b6:	00db      	lsls	r3, r3, #3
 80045b8:	490e      	ldr	r1, [pc, #56]	@ (80045f4 <HAL_RCC_ClockConfig+0x310>)
 80045ba:	4313      	orrs	r3, r2
 80045bc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80045be:	f000 f821 	bl	8004604 <HAL_RCC_GetSysClockFreq>
 80045c2:	4602      	mov	r2, r0
 80045c4:	4b0b      	ldr	r3, [pc, #44]	@ (80045f4 <HAL_RCC_ClockConfig+0x310>)
 80045c6:	685b      	ldr	r3, [r3, #4]
 80045c8:	091b      	lsrs	r3, r3, #4
 80045ca:	f003 030f 	and.w	r3, r3, #15
 80045ce:	490a      	ldr	r1, [pc, #40]	@ (80045f8 <HAL_RCC_ClockConfig+0x314>)
 80045d0:	5ccb      	ldrb	r3, [r1, r3]
 80045d2:	fa22 f303 	lsr.w	r3, r2, r3
 80045d6:	4a09      	ldr	r2, [pc, #36]	@ (80045fc <HAL_RCC_ClockConfig+0x318>)
 80045d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80045da:	4b09      	ldr	r3, [pc, #36]	@ (8004600 <HAL_RCC_ClockConfig+0x31c>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4618      	mov	r0, r3
 80045e0:	f7fc fda6 	bl	8001130 <HAL_InitTick>

  return HAL_OK;
 80045e4:	2300      	movs	r3, #0
}
 80045e6:	4618      	mov	r0, r3
 80045e8:	3710      	adds	r7, #16
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd80      	pop	{r7, pc}
 80045ee:	bf00      	nop
 80045f0:	08008dc4 	.word	0x08008dc4
 80045f4:	40021000 	.word	0x40021000
 80045f8:	080090e4 	.word	0x080090e4
 80045fc:	20000008 	.word	0x20000008
 8004600:	2000000c 	.word	0x2000000c

08004604 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004604:	b480      	push	{r7}
 8004606:	b087      	sub	sp, #28
 8004608:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800460a:	2300      	movs	r3, #0
 800460c:	60fb      	str	r3, [r7, #12]
 800460e:	2300      	movs	r3, #0
 8004610:	60bb      	str	r3, [r7, #8]
 8004612:	2300      	movs	r3, #0
 8004614:	617b      	str	r3, [r7, #20]
 8004616:	2300      	movs	r3, #0
 8004618:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800461a:	2300      	movs	r3, #0
 800461c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800461e:	4b1e      	ldr	r3, [pc, #120]	@ (8004698 <HAL_RCC_GetSysClockFreq+0x94>)
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	f003 030c 	and.w	r3, r3, #12
 800462a:	2b04      	cmp	r3, #4
 800462c:	d002      	beq.n	8004634 <HAL_RCC_GetSysClockFreq+0x30>
 800462e:	2b08      	cmp	r3, #8
 8004630:	d003      	beq.n	800463a <HAL_RCC_GetSysClockFreq+0x36>
 8004632:	e027      	b.n	8004684 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004634:	4b19      	ldr	r3, [pc, #100]	@ (800469c <HAL_RCC_GetSysClockFreq+0x98>)
 8004636:	613b      	str	r3, [r7, #16]
      break;
 8004638:	e027      	b.n	800468a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	0c9b      	lsrs	r3, r3, #18
 800463e:	f003 030f 	and.w	r3, r3, #15
 8004642:	4a17      	ldr	r2, [pc, #92]	@ (80046a0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004644:	5cd3      	ldrb	r3, [r2, r3]
 8004646:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800464e:	2b00      	cmp	r3, #0
 8004650:	d010      	beq.n	8004674 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004652:	4b11      	ldr	r3, [pc, #68]	@ (8004698 <HAL_RCC_GetSysClockFreq+0x94>)
 8004654:	685b      	ldr	r3, [r3, #4]
 8004656:	0c5b      	lsrs	r3, r3, #17
 8004658:	f003 0301 	and.w	r3, r3, #1
 800465c:	4a11      	ldr	r2, [pc, #68]	@ (80046a4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800465e:	5cd3      	ldrb	r3, [r2, r3]
 8004660:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	4a0d      	ldr	r2, [pc, #52]	@ (800469c <HAL_RCC_GetSysClockFreq+0x98>)
 8004666:	fb03 f202 	mul.w	r2, r3, r2
 800466a:	68bb      	ldr	r3, [r7, #8]
 800466c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004670:	617b      	str	r3, [r7, #20]
 8004672:	e004      	b.n	800467e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	4a0c      	ldr	r2, [pc, #48]	@ (80046a8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004678:	fb02 f303 	mul.w	r3, r2, r3
 800467c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800467e:	697b      	ldr	r3, [r7, #20]
 8004680:	613b      	str	r3, [r7, #16]
      break;
 8004682:	e002      	b.n	800468a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004684:	4b05      	ldr	r3, [pc, #20]	@ (800469c <HAL_RCC_GetSysClockFreq+0x98>)
 8004686:	613b      	str	r3, [r7, #16]
      break;
 8004688:	bf00      	nop
    }
  }
  return sysclockfreq;
 800468a:	693b      	ldr	r3, [r7, #16]
}
 800468c:	4618      	mov	r0, r3
 800468e:	371c      	adds	r7, #28
 8004690:	46bd      	mov	sp, r7
 8004692:	bc80      	pop	{r7}
 8004694:	4770      	bx	lr
 8004696:	bf00      	nop
 8004698:	40021000 	.word	0x40021000
 800469c:	007a1200 	.word	0x007a1200
 80046a0:	080090fc 	.word	0x080090fc
 80046a4:	0800910c 	.word	0x0800910c
 80046a8:	003d0900 	.word	0x003d0900

080046ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80046ac:	b480      	push	{r7}
 80046ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80046b0:	4b02      	ldr	r3, [pc, #8]	@ (80046bc <HAL_RCC_GetHCLKFreq+0x10>)
 80046b2:	681b      	ldr	r3, [r3, #0]
}
 80046b4:	4618      	mov	r0, r3
 80046b6:	46bd      	mov	sp, r7
 80046b8:	bc80      	pop	{r7}
 80046ba:	4770      	bx	lr
 80046bc:	20000008 	.word	0x20000008

080046c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80046c4:	f7ff fff2 	bl	80046ac <HAL_RCC_GetHCLKFreq>
 80046c8:	4602      	mov	r2, r0
 80046ca:	4b05      	ldr	r3, [pc, #20]	@ (80046e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	0a1b      	lsrs	r3, r3, #8
 80046d0:	f003 0307 	and.w	r3, r3, #7
 80046d4:	4903      	ldr	r1, [pc, #12]	@ (80046e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80046d6:	5ccb      	ldrb	r3, [r1, r3]
 80046d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046dc:	4618      	mov	r0, r3
 80046de:	bd80      	pop	{r7, pc}
 80046e0:	40021000 	.word	0x40021000
 80046e4:	080090f4 	.word	0x080090f4

080046e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80046ec:	f7ff ffde 	bl	80046ac <HAL_RCC_GetHCLKFreq>
 80046f0:	4602      	mov	r2, r0
 80046f2:	4b05      	ldr	r3, [pc, #20]	@ (8004708 <HAL_RCC_GetPCLK2Freq+0x20>)
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	0adb      	lsrs	r3, r3, #11
 80046f8:	f003 0307 	and.w	r3, r3, #7
 80046fc:	4903      	ldr	r1, [pc, #12]	@ (800470c <HAL_RCC_GetPCLK2Freq+0x24>)
 80046fe:	5ccb      	ldrb	r3, [r1, r3]
 8004700:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004704:	4618      	mov	r0, r3
 8004706:	bd80      	pop	{r7, pc}
 8004708:	40021000 	.word	0x40021000
 800470c:	080090f4 	.word	0x080090f4

08004710 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b082      	sub	sp, #8
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
 8004718:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d104      	bne.n	800472a <HAL_RCC_GetClockConfig+0x1a>
 8004720:	f240 5121 	movw	r1, #1313	@ 0x521
 8004724:	4818      	ldr	r0, [pc, #96]	@ (8004788 <HAL_RCC_GetClockConfig+0x78>)
 8004726:	f7fc f959 	bl	80009dc <assert_failed>
  assert_param(pFLatency != NULL);
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d104      	bne.n	800473a <HAL_RCC_GetClockConfig+0x2a>
 8004730:	f240 5122 	movw	r1, #1314	@ 0x522
 8004734:	4814      	ldr	r0, [pc, #80]	@ (8004788 <HAL_RCC_GetClockConfig+0x78>)
 8004736:	f7fc f951 	bl	80009dc <assert_failed>

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	220f      	movs	r2, #15
 800473e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004740:	4b12      	ldr	r3, [pc, #72]	@ (800478c <HAL_RCC_GetClockConfig+0x7c>)
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	f003 0203 	and.w	r2, r3, #3
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800474c:	4b0f      	ldr	r3, [pc, #60]	@ (800478c <HAL_RCC_GetClockConfig+0x7c>)
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004758:	4b0c      	ldr	r3, [pc, #48]	@ (800478c <HAL_RCC_GetClockConfig+0x7c>)
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004764:	4b09      	ldr	r3, [pc, #36]	@ (800478c <HAL_RCC_GetClockConfig+0x7c>)
 8004766:	685b      	ldr	r3, [r3, #4]
 8004768:	08db      	lsrs	r3, r3, #3
 800476a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004772:	4b07      	ldr	r3, [pc, #28]	@ (8004790 <HAL_RCC_GetClockConfig+0x80>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f003 0207 	and.w	r2, r3, #7
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800477e:	bf00      	nop
 8004780:	3708      	adds	r7, #8
 8004782:	46bd      	mov	sp, r7
 8004784:	bd80      	pop	{r7, pc}
 8004786:	bf00      	nop
 8004788:	08008dc4 	.word	0x08008dc4
 800478c:	40021000 	.word	0x40021000
 8004790:	40022000 	.word	0x40022000

08004794 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004794:	b480      	push	{r7}
 8004796:	b085      	sub	sp, #20
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800479c:	4b0a      	ldr	r3, [pc, #40]	@ (80047c8 <RCC_Delay+0x34>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4a0a      	ldr	r2, [pc, #40]	@ (80047cc <RCC_Delay+0x38>)
 80047a2:	fba2 2303 	umull	r2, r3, r2, r3
 80047a6:	0a5b      	lsrs	r3, r3, #9
 80047a8:	687a      	ldr	r2, [r7, #4]
 80047aa:	fb02 f303 	mul.w	r3, r2, r3
 80047ae:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80047b0:	bf00      	nop
  }
  while (Delay --);
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	1e5a      	subs	r2, r3, #1
 80047b6:	60fa      	str	r2, [r7, #12]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d1f9      	bne.n	80047b0 <RCC_Delay+0x1c>
}
 80047bc:	bf00      	nop
 80047be:	bf00      	nop
 80047c0:	3714      	adds	r7, #20
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bc80      	pop	{r7}
 80047c6:	4770      	bx	lr
 80047c8:	20000008 	.word	0x20000008
 80047cc:	10624dd3 	.word	0x10624dd3

080047d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b082      	sub	sp, #8
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d101      	bne.n	80047e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80047de:	2301      	movs	r3, #1
 80047e0:	e16d      	b.n	8004abe <HAL_SPI_Init+0x2ee>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4a6b      	ldr	r2, [pc, #428]	@ (8004994 <HAL_SPI_Init+0x1c4>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d009      	beq.n	8004800 <HAL_SPI_Init+0x30>
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a69      	ldr	r2, [pc, #420]	@ (8004998 <HAL_SPI_Init+0x1c8>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d004      	beq.n	8004800 <HAL_SPI_Init+0x30>
 80047f6:	f44f 71ac 	mov.w	r1, #344	@ 0x158
 80047fa:	4868      	ldr	r0, [pc, #416]	@ (800499c <HAL_SPI_Init+0x1cc>)
 80047fc:	f7fc f8ee 	bl	80009dc <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d009      	beq.n	800481c <HAL_SPI_Init+0x4c>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004810:	d004      	beq.n	800481c <HAL_SPI_Init+0x4c>
 8004812:	f240 1159 	movw	r1, #345	@ 0x159
 8004816:	4861      	ldr	r0, [pc, #388]	@ (800499c <HAL_SPI_Init+0x1cc>)
 8004818:	f7fc f8e0 	bl	80009dc <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	689b      	ldr	r3, [r3, #8]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d00e      	beq.n	8004842 <HAL_SPI_Init+0x72>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	689b      	ldr	r3, [r3, #8]
 8004828:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800482c:	d009      	beq.n	8004842 <HAL_SPI_Init+0x72>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	689b      	ldr	r3, [r3, #8]
 8004832:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004836:	d004      	beq.n	8004842 <HAL_SPI_Init+0x72>
 8004838:	f44f 71ad 	mov.w	r1, #346	@ 0x15a
 800483c:	4857      	ldr	r0, [pc, #348]	@ (800499c <HAL_SPI_Init+0x1cc>)
 800483e:	f7fc f8cd 	bl	80009dc <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	68db      	ldr	r3, [r3, #12]
 8004846:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800484a:	d008      	beq.n	800485e <HAL_SPI_Init+0x8e>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	68db      	ldr	r3, [r3, #12]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d004      	beq.n	800485e <HAL_SPI_Init+0x8e>
 8004854:	f240 115b 	movw	r1, #347	@ 0x15b
 8004858:	4850      	ldr	r0, [pc, #320]	@ (800499c <HAL_SPI_Init+0x1cc>)
 800485a:	f7fc f8bf 	bl	80009dc <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	699b      	ldr	r3, [r3, #24]
 8004862:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004866:	d00d      	beq.n	8004884 <HAL_SPI_Init+0xb4>
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	699b      	ldr	r3, [r3, #24]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d009      	beq.n	8004884 <HAL_SPI_Init+0xb4>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	699b      	ldr	r3, [r3, #24]
 8004874:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004878:	d004      	beq.n	8004884 <HAL_SPI_Init+0xb4>
 800487a:	f44f 71ae 	mov.w	r1, #348	@ 0x15c
 800487e:	4847      	ldr	r0, [pc, #284]	@ (800499c <HAL_SPI_Init+0x1cc>)
 8004880:	f7fc f8ac 	bl	80009dc <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	69db      	ldr	r3, [r3, #28]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d020      	beq.n	80048ce <HAL_SPI_Init+0xfe>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	69db      	ldr	r3, [r3, #28]
 8004890:	2b08      	cmp	r3, #8
 8004892:	d01c      	beq.n	80048ce <HAL_SPI_Init+0xfe>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	69db      	ldr	r3, [r3, #28]
 8004898:	2b10      	cmp	r3, #16
 800489a:	d018      	beq.n	80048ce <HAL_SPI_Init+0xfe>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	69db      	ldr	r3, [r3, #28]
 80048a0:	2b18      	cmp	r3, #24
 80048a2:	d014      	beq.n	80048ce <HAL_SPI_Init+0xfe>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	69db      	ldr	r3, [r3, #28]
 80048a8:	2b20      	cmp	r3, #32
 80048aa:	d010      	beq.n	80048ce <HAL_SPI_Init+0xfe>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	69db      	ldr	r3, [r3, #28]
 80048b0:	2b28      	cmp	r3, #40	@ 0x28
 80048b2:	d00c      	beq.n	80048ce <HAL_SPI_Init+0xfe>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	69db      	ldr	r3, [r3, #28]
 80048b8:	2b30      	cmp	r3, #48	@ 0x30
 80048ba:	d008      	beq.n	80048ce <HAL_SPI_Init+0xfe>
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	69db      	ldr	r3, [r3, #28]
 80048c0:	2b38      	cmp	r3, #56	@ 0x38
 80048c2:	d004      	beq.n	80048ce <HAL_SPI_Init+0xfe>
 80048c4:	f240 115d 	movw	r1, #349	@ 0x15d
 80048c8:	4834      	ldr	r0, [pc, #208]	@ (800499c <HAL_SPI_Init+0x1cc>)
 80048ca:	f7fc f887 	bl	80009dc <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6a1b      	ldr	r3, [r3, #32]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d008      	beq.n	80048e8 <HAL_SPI_Init+0x118>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6a1b      	ldr	r3, [r3, #32]
 80048da:	2b80      	cmp	r3, #128	@ 0x80
 80048dc:	d004      	beq.n	80048e8 <HAL_SPI_Init+0x118>
 80048de:	f44f 71af 	mov.w	r1, #350	@ 0x15e
 80048e2:	482e      	ldr	r0, [pc, #184]	@ (800499c <HAL_SPI_Init+0x1cc>)
 80048e4:	f7fc f87a 	bl	80009dc <assert_failed>
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d004      	beq.n	80048fa <HAL_SPI_Init+0x12a>
 80048f0:	f240 1161 	movw	r1, #353	@ 0x161
 80048f4:	4829      	ldr	r0, [pc, #164]	@ (800499c <HAL_SPI_Init+0x1cc>)
 80048f6:	f7fc f871 	bl	80009dc <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d14e      	bne.n	80049a0 <HAL_SPI_Init+0x1d0>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	691b      	ldr	r3, [r3, #16]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d008      	beq.n	800491c <HAL_SPI_Init+0x14c>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	691b      	ldr	r3, [r3, #16]
 800490e:	2b02      	cmp	r3, #2
 8004910:	d004      	beq.n	800491c <HAL_SPI_Init+0x14c>
 8004912:	f44f 71b2 	mov.w	r1, #356	@ 0x164
 8004916:	4821      	ldr	r0, [pc, #132]	@ (800499c <HAL_SPI_Init+0x1cc>)
 8004918:	f7fc f860 	bl	80009dc <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	695b      	ldr	r3, [r3, #20]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d008      	beq.n	8004936 <HAL_SPI_Init+0x166>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	695b      	ldr	r3, [r3, #20]
 8004928:	2b01      	cmp	r3, #1
 800492a:	d004      	beq.n	8004936 <HAL_SPI_Init+0x166>
 800492c:	f240 1165 	movw	r1, #357	@ 0x165
 8004930:	481a      	ldr	r0, [pc, #104]	@ (800499c <HAL_SPI_Init+0x1cc>)
 8004932:	f7fc f853 	bl	80009dc <assert_failed>

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800493e:	d125      	bne.n	800498c <HAL_SPI_Init+0x1bc>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	69db      	ldr	r3, [r3, #28]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d056      	beq.n	80049f6 <HAL_SPI_Init+0x226>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	69db      	ldr	r3, [r3, #28]
 800494c:	2b08      	cmp	r3, #8
 800494e:	d052      	beq.n	80049f6 <HAL_SPI_Init+0x226>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	69db      	ldr	r3, [r3, #28]
 8004954:	2b10      	cmp	r3, #16
 8004956:	d04e      	beq.n	80049f6 <HAL_SPI_Init+0x226>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	69db      	ldr	r3, [r3, #28]
 800495c:	2b18      	cmp	r3, #24
 800495e:	d04a      	beq.n	80049f6 <HAL_SPI_Init+0x226>
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	69db      	ldr	r3, [r3, #28]
 8004964:	2b20      	cmp	r3, #32
 8004966:	d046      	beq.n	80049f6 <HAL_SPI_Init+0x226>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	69db      	ldr	r3, [r3, #28]
 800496c:	2b28      	cmp	r3, #40	@ 0x28
 800496e:	d042      	beq.n	80049f6 <HAL_SPI_Init+0x226>
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	69db      	ldr	r3, [r3, #28]
 8004974:	2b30      	cmp	r3, #48	@ 0x30
 8004976:	d03e      	beq.n	80049f6 <HAL_SPI_Init+0x226>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	69db      	ldr	r3, [r3, #28]
 800497c:	2b38      	cmp	r3, #56	@ 0x38
 800497e:	d03a      	beq.n	80049f6 <HAL_SPI_Init+0x226>
 8004980:	f240 1169 	movw	r1, #361	@ 0x169
 8004984:	4805      	ldr	r0, [pc, #20]	@ (800499c <HAL_SPI_Init+0x1cc>)
 8004986:	f7fc f829 	bl	80009dc <assert_failed>
 800498a:	e034      	b.n	80049f6 <HAL_SPI_Init+0x226>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2200      	movs	r2, #0
 8004990:	61da      	str	r2, [r3, #28]
 8004992:	e030      	b.n	80049f6 <HAL_SPI_Init+0x226>
 8004994:	40013000 	.word	0x40013000
 8004998:	40003800 	.word	0x40003800
 800499c:	08008dfc 	.word	0x08008dfc
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	69db      	ldr	r3, [r3, #28]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d020      	beq.n	80049ea <HAL_SPI_Init+0x21a>
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	69db      	ldr	r3, [r3, #28]
 80049ac:	2b08      	cmp	r3, #8
 80049ae:	d01c      	beq.n	80049ea <HAL_SPI_Init+0x21a>
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	69db      	ldr	r3, [r3, #28]
 80049b4:	2b10      	cmp	r3, #16
 80049b6:	d018      	beq.n	80049ea <HAL_SPI_Init+0x21a>
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	69db      	ldr	r3, [r3, #28]
 80049bc:	2b18      	cmp	r3, #24
 80049be:	d014      	beq.n	80049ea <HAL_SPI_Init+0x21a>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	69db      	ldr	r3, [r3, #28]
 80049c4:	2b20      	cmp	r3, #32
 80049c6:	d010      	beq.n	80049ea <HAL_SPI_Init+0x21a>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	69db      	ldr	r3, [r3, #28]
 80049cc:	2b28      	cmp	r3, #40	@ 0x28
 80049ce:	d00c      	beq.n	80049ea <HAL_SPI_Init+0x21a>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	69db      	ldr	r3, [r3, #28]
 80049d4:	2b30      	cmp	r3, #48	@ 0x30
 80049d6:	d008      	beq.n	80049ea <HAL_SPI_Init+0x21a>
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	69db      	ldr	r3, [r3, #28]
 80049dc:	2b38      	cmp	r3, #56	@ 0x38
 80049de:	d004      	beq.n	80049ea <HAL_SPI_Init+0x21a>
 80049e0:	f240 1173 	movw	r1, #371	@ 0x173
 80049e4:	4838      	ldr	r0, [pc, #224]	@ (8004ac8 <HAL_SPI_Init+0x2f8>)
 80049e6:	f7fb fff9 	bl	80009dc <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2200      	movs	r2, #0
 80049ee:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2200      	movs	r2, #0
 80049f4:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2200      	movs	r2, #0
 80049fa:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004a02:	b2db      	uxtb	r3, r3
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d106      	bne.n	8004a16 <HAL_SPI_Init+0x246>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004a10:	6878      	ldr	r0, [r7, #4]
 8004a12:	f7fc f823 	bl	8000a5c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2202      	movs	r2, #2
 8004a1a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	681a      	ldr	r2, [r3, #0]
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a2c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	689b      	ldr	r3, [r3, #8]
 8004a3a:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004a3e:	431a      	orrs	r2, r3
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	68db      	ldr	r3, [r3, #12]
 8004a44:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a48:	431a      	orrs	r2, r3
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	691b      	ldr	r3, [r3, #16]
 8004a4e:	f003 0302 	and.w	r3, r3, #2
 8004a52:	431a      	orrs	r2, r3
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	695b      	ldr	r3, [r3, #20]
 8004a58:	f003 0301 	and.w	r3, r3, #1
 8004a5c:	431a      	orrs	r2, r3
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	699b      	ldr	r3, [r3, #24]
 8004a62:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a66:	431a      	orrs	r2, r3
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	69db      	ldr	r3, [r3, #28]
 8004a6c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004a70:	431a      	orrs	r2, r3
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6a1b      	ldr	r3, [r3, #32]
 8004a76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a7a:	ea42 0103 	orr.w	r1, r2, r3
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a82:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	430a      	orrs	r2, r1
 8004a8c:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	699b      	ldr	r3, [r3, #24]
 8004a92:	0c1a      	lsrs	r2, r3, #16
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f002 0204 	and.w	r2, r2, #4
 8004a9c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	69da      	ldr	r2, [r3, #28]
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004aac:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004abc:	2300      	movs	r3, #0
}
 8004abe:	4618      	mov	r0, r3
 8004ac0:	3708      	adds	r7, #8
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	bd80      	pop	{r7, pc}
 8004ac6:	bf00      	nop
 8004ac8:	08008dfc 	.word	0x08008dfc

08004acc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b082      	sub	sp, #8
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d101      	bne.n	8004ade <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004ada:	2301      	movs	r3, #1
 8004adc:	e0a1      	b.n	8004c22 <HAL_TIM_Base_Init+0x156>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	4a52      	ldr	r2, [pc, #328]	@ (8004c2c <HAL_TIM_Base_Init+0x160>)
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	d013      	beq.n	8004b10 <HAL_TIM_Base_Init+0x44>
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004af0:	d00e      	beq.n	8004b10 <HAL_TIM_Base_Init+0x44>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a4e      	ldr	r2, [pc, #312]	@ (8004c30 <HAL_TIM_Base_Init+0x164>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d009      	beq.n	8004b10 <HAL_TIM_Base_Init+0x44>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a4c      	ldr	r2, [pc, #304]	@ (8004c34 <HAL_TIM_Base_Init+0x168>)
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d004      	beq.n	8004b10 <HAL_TIM_Base_Init+0x44>
 8004b06:	f240 1113 	movw	r1, #275	@ 0x113
 8004b0a:	484b      	ldr	r0, [pc, #300]	@ (8004c38 <HAL_TIM_Base_Init+0x16c>)
 8004b0c:	f7fb ff66 	bl	80009dc <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	689b      	ldr	r3, [r3, #8]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d014      	beq.n	8004b42 <HAL_TIM_Base_Init+0x76>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	2b10      	cmp	r3, #16
 8004b1e:	d010      	beq.n	8004b42 <HAL_TIM_Base_Init+0x76>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	2b20      	cmp	r3, #32
 8004b26:	d00c      	beq.n	8004b42 <HAL_TIM_Base_Init+0x76>
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	689b      	ldr	r3, [r3, #8]
 8004b2c:	2b40      	cmp	r3, #64	@ 0x40
 8004b2e:	d008      	beq.n	8004b42 <HAL_TIM_Base_Init+0x76>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	689b      	ldr	r3, [r3, #8]
 8004b34:	2b60      	cmp	r3, #96	@ 0x60
 8004b36:	d004      	beq.n	8004b42 <HAL_TIM_Base_Init+0x76>
 8004b38:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8004b3c:	483e      	ldr	r0, [pc, #248]	@ (8004c38 <HAL_TIM_Base_Init+0x16c>)
 8004b3e:	f7fb ff4d 	bl	80009dc <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	691b      	ldr	r3, [r3, #16]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d00e      	beq.n	8004b68 <HAL_TIM_Base_Init+0x9c>
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	691b      	ldr	r3, [r3, #16]
 8004b4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b52:	d009      	beq.n	8004b68 <HAL_TIM_Base_Init+0x9c>
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	691b      	ldr	r3, [r3, #16]
 8004b58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b5c:	d004      	beq.n	8004b68 <HAL_TIM_Base_Init+0x9c>
 8004b5e:	f240 1115 	movw	r1, #277	@ 0x115
 8004b62:	4835      	ldr	r0, [pc, #212]	@ (8004c38 <HAL_TIM_Base_Init+0x16c>)
 8004b64:	f7fb ff3a 	bl	80009dc <assert_failed>
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	68db      	ldr	r3, [r3, #12]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d004      	beq.n	8004b7a <HAL_TIM_Base_Init+0xae>
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	68db      	ldr	r3, [r3, #12]
 8004b74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b78:	d304      	bcc.n	8004b84 <HAL_TIM_Base_Init+0xb8>
 8004b7a:	f44f 718b 	mov.w	r1, #278	@ 0x116
 8004b7e:	482e      	ldr	r0, [pc, #184]	@ (8004c38 <HAL_TIM_Base_Init+0x16c>)
 8004b80:	f7fb ff2c 	bl	80009dc <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	699b      	ldr	r3, [r3, #24]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d008      	beq.n	8004b9e <HAL_TIM_Base_Init+0xd2>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	699b      	ldr	r3, [r3, #24]
 8004b90:	2b80      	cmp	r3, #128	@ 0x80
 8004b92:	d004      	beq.n	8004b9e <HAL_TIM_Base_Init+0xd2>
 8004b94:	f240 1117 	movw	r1, #279	@ 0x117
 8004b98:	4827      	ldr	r0, [pc, #156]	@ (8004c38 <HAL_TIM_Base_Init+0x16c>)
 8004b9a:	f7fb ff1f 	bl	80009dc <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ba4:	b2db      	uxtb	r3, r3
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d106      	bne.n	8004bb8 <HAL_TIM_Base_Init+0xec>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2200      	movs	r2, #0
 8004bae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004bb2:	6878      	ldr	r0, [r7, #4]
 8004bb4:	f000 f842 	bl	8004c3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2202      	movs	r2, #2
 8004bbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681a      	ldr	r2, [r3, #0]
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	3304      	adds	r3, #4
 8004bc8:	4619      	mov	r1, r3
 8004bca:	4610      	mov	r0, r2
 8004bcc:	f000 f9c0 	bl	8004f50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2201      	movs	r2, #1
 8004bd4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2201      	movs	r2, #1
 8004bdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2201      	movs	r2, #1
 8004be4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2201      	movs	r2, #1
 8004bec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2201      	movs	r2, #1
 8004bf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2201      	movs	r2, #1
 8004bfc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2201      	movs	r2, #1
 8004c04:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2201      	movs	r2, #1
 8004c0c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2201      	movs	r2, #1
 8004c14:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2201      	movs	r2, #1
 8004c1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004c20:	2300      	movs	r3, #0
}
 8004c22:	4618      	mov	r0, r3
 8004c24:	3708      	adds	r7, #8
 8004c26:	46bd      	mov	sp, r7
 8004c28:	bd80      	pop	{r7, pc}
 8004c2a:	bf00      	nop
 8004c2c:	40012c00 	.word	0x40012c00
 8004c30:	40000400 	.word	0x40000400
 8004c34:	40000800 	.word	0x40000800
 8004c38:	08008e34 	.word	0x08008e34

08004c3c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b083      	sub	sp, #12
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004c44:	bf00      	nop
 8004c46:	370c      	adds	r7, #12
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	bc80      	pop	{r7}
 8004c4c:	4770      	bx	lr
	...

08004c50 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b084      	sub	sp, #16
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4a2e      	ldr	r2, [pc, #184]	@ (8004d18 <HAL_TIM_Base_Start_IT+0xc8>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d013      	beq.n	8004c8a <HAL_TIM_Base_Start_IT+0x3a>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c6a:	d00e      	beq.n	8004c8a <HAL_TIM_Base_Start_IT+0x3a>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4a2a      	ldr	r2, [pc, #168]	@ (8004d1c <HAL_TIM_Base_Start_IT+0xcc>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d009      	beq.n	8004c8a <HAL_TIM_Base_Start_IT+0x3a>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	4a29      	ldr	r2, [pc, #164]	@ (8004d20 <HAL_TIM_Base_Start_IT+0xd0>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d004      	beq.n	8004c8a <HAL_TIM_Base_Start_IT+0x3a>
 8004c80:	f44f 71e8 	mov.w	r1, #464	@ 0x1d0
 8004c84:	4827      	ldr	r0, [pc, #156]	@ (8004d24 <HAL_TIM_Base_Start_IT+0xd4>)
 8004c86:	f7fb fea9 	bl	80009dc <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c90:	b2db      	uxtb	r3, r3
 8004c92:	2b01      	cmp	r3, #1
 8004c94:	d001      	beq.n	8004c9a <HAL_TIM_Base_Start_IT+0x4a>
  {
    return HAL_ERROR;
 8004c96:	2301      	movs	r3, #1
 8004c98:	e03a      	b.n	8004d10 <HAL_TIM_Base_Start_IT+0xc0>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2202      	movs	r2, #2
 8004c9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	68da      	ldr	r2, [r3, #12]
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f042 0201 	orr.w	r2, r2, #1
 8004cb0:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	4a18      	ldr	r2, [pc, #96]	@ (8004d18 <HAL_TIM_Base_Start_IT+0xc8>)
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	d00e      	beq.n	8004cda <HAL_TIM_Base_Start_IT+0x8a>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004cc4:	d009      	beq.n	8004cda <HAL_TIM_Base_Start_IT+0x8a>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	4a14      	ldr	r2, [pc, #80]	@ (8004d1c <HAL_TIM_Base_Start_IT+0xcc>)
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d004      	beq.n	8004cda <HAL_TIM_Base_Start_IT+0x8a>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	4a12      	ldr	r2, [pc, #72]	@ (8004d20 <HAL_TIM_Base_Start_IT+0xd0>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d111      	bne.n	8004cfe <HAL_TIM_Base_Start_IT+0xae>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	f003 0307 	and.w	r3, r3, #7
 8004ce4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	2b06      	cmp	r3, #6
 8004cea:	d010      	beq.n	8004d0e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	681a      	ldr	r2, [r3, #0]
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f042 0201 	orr.w	r2, r2, #1
 8004cfa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cfc:	e007      	b.n	8004d0e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	681a      	ldr	r2, [r3, #0]
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f042 0201 	orr.w	r2, r2, #1
 8004d0c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004d0e:	2300      	movs	r3, #0
}
 8004d10:	4618      	mov	r0, r3
 8004d12:	3710      	adds	r7, #16
 8004d14:	46bd      	mov	sp, r7
 8004d16:	bd80      	pop	{r7, pc}
 8004d18:	40012c00 	.word	0x40012c00
 8004d1c:	40000400 	.word	0x40000400
 8004d20:	40000800 	.word	0x40000800
 8004d24:	08008e34 	.word	0x08008e34

08004d28 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b084      	sub	sp, #16
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	68db      	ldr	r3, [r3, #12]
 8004d36:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	691b      	ldr	r3, [r3, #16]
 8004d3e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004d40:	68bb      	ldr	r3, [r7, #8]
 8004d42:	f003 0302 	and.w	r3, r3, #2
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d020      	beq.n	8004d8c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	f003 0302 	and.w	r3, r3, #2
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d01b      	beq.n	8004d8c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f06f 0202 	mvn.w	r2, #2
 8004d5c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2201      	movs	r2, #1
 8004d62:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	699b      	ldr	r3, [r3, #24]
 8004d6a:	f003 0303 	and.w	r3, r3, #3
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d003      	beq.n	8004d7a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004d72:	6878      	ldr	r0, [r7, #4]
 8004d74:	f000 f8d1 	bl	8004f1a <HAL_TIM_IC_CaptureCallback>
 8004d78:	e005      	b.n	8004d86 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d7a:	6878      	ldr	r0, [r7, #4]
 8004d7c:	f000 f8c4 	bl	8004f08 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d80:	6878      	ldr	r0, [r7, #4]
 8004d82:	f000 f8d3 	bl	8004f2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2200      	movs	r2, #0
 8004d8a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004d8c:	68bb      	ldr	r3, [r7, #8]
 8004d8e:	f003 0304 	and.w	r3, r3, #4
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d020      	beq.n	8004dd8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	f003 0304 	and.w	r3, r3, #4
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d01b      	beq.n	8004dd8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f06f 0204 	mvn.w	r2, #4
 8004da8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2202      	movs	r2, #2
 8004dae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	699b      	ldr	r3, [r3, #24]
 8004db6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d003      	beq.n	8004dc6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004dbe:	6878      	ldr	r0, [r7, #4]
 8004dc0:	f000 f8ab 	bl	8004f1a <HAL_TIM_IC_CaptureCallback>
 8004dc4:	e005      	b.n	8004dd2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dc6:	6878      	ldr	r0, [r7, #4]
 8004dc8:	f000 f89e 	bl	8004f08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004dcc:	6878      	ldr	r0, [r7, #4]
 8004dce:	f000 f8ad 	bl	8004f2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	f003 0308 	and.w	r3, r3, #8
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d020      	beq.n	8004e24 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	f003 0308 	and.w	r3, r3, #8
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d01b      	beq.n	8004e24 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f06f 0208 	mvn.w	r2, #8
 8004df4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2204      	movs	r2, #4
 8004dfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	69db      	ldr	r3, [r3, #28]
 8004e02:	f003 0303 	and.w	r3, r3, #3
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d003      	beq.n	8004e12 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e0a:	6878      	ldr	r0, [r7, #4]
 8004e0c:	f000 f885 	bl	8004f1a <HAL_TIM_IC_CaptureCallback>
 8004e10:	e005      	b.n	8004e1e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e12:	6878      	ldr	r0, [r7, #4]
 8004e14:	f000 f878 	bl	8004f08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e18:	6878      	ldr	r0, [r7, #4]
 8004e1a:	f000 f887 	bl	8004f2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2200      	movs	r2, #0
 8004e22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004e24:	68bb      	ldr	r3, [r7, #8]
 8004e26:	f003 0310 	and.w	r3, r3, #16
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d020      	beq.n	8004e70 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	f003 0310 	and.w	r3, r3, #16
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d01b      	beq.n	8004e70 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f06f 0210 	mvn.w	r2, #16
 8004e40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2208      	movs	r2, #8
 8004e46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	69db      	ldr	r3, [r3, #28]
 8004e4e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d003      	beq.n	8004e5e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e56:	6878      	ldr	r0, [r7, #4]
 8004e58:	f000 f85f 	bl	8004f1a <HAL_TIM_IC_CaptureCallback>
 8004e5c:	e005      	b.n	8004e6a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e5e:	6878      	ldr	r0, [r7, #4]
 8004e60:	f000 f852 	bl	8004f08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e64:	6878      	ldr	r0, [r7, #4]
 8004e66:	f000 f861 	bl	8004f2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	f003 0301 	and.w	r3, r3, #1
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d00c      	beq.n	8004e94 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	f003 0301 	and.w	r3, r3, #1
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d007      	beq.n	8004e94 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f06f 0201 	mvn.w	r2, #1
 8004e8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004e8e:	6878      	ldr	r0, [r7, #4]
 8004e90:	f7fb fd8c 	bl	80009ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004e94:	68bb      	ldr	r3, [r7, #8]
 8004e96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d00c      	beq.n	8004eb8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d007      	beq.n	8004eb8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004eb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004eb2:	6878      	ldr	r0, [r7, #4]
 8004eb4:	f000 f8c3 	bl	800503e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d00c      	beq.n	8004edc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d007      	beq.n	8004edc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004ed4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004ed6:	6878      	ldr	r0, [r7, #4]
 8004ed8:	f000 f831 	bl	8004f3e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	f003 0320 	and.w	r3, r3, #32
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d00c      	beq.n	8004f00 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	f003 0320 	and.w	r3, r3, #32
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d007      	beq.n	8004f00 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f06f 0220 	mvn.w	r2, #32
 8004ef8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004efa:	6878      	ldr	r0, [r7, #4]
 8004efc:	f000 f896 	bl	800502c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004f00:	bf00      	nop
 8004f02:	3710      	adds	r7, #16
 8004f04:	46bd      	mov	sp, r7
 8004f06:	bd80      	pop	{r7, pc}

08004f08 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f08:	b480      	push	{r7}
 8004f0a:	b083      	sub	sp, #12
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004f10:	bf00      	nop
 8004f12:	370c      	adds	r7, #12
 8004f14:	46bd      	mov	sp, r7
 8004f16:	bc80      	pop	{r7}
 8004f18:	4770      	bx	lr

08004f1a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004f1a:	b480      	push	{r7}
 8004f1c:	b083      	sub	sp, #12
 8004f1e:	af00      	add	r7, sp, #0
 8004f20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004f22:	bf00      	nop
 8004f24:	370c      	adds	r7, #12
 8004f26:	46bd      	mov	sp, r7
 8004f28:	bc80      	pop	{r7}
 8004f2a:	4770      	bx	lr

08004f2c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	b083      	sub	sp, #12
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004f34:	bf00      	nop
 8004f36:	370c      	adds	r7, #12
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	bc80      	pop	{r7}
 8004f3c:	4770      	bx	lr

08004f3e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004f3e:	b480      	push	{r7}
 8004f40:	b083      	sub	sp, #12
 8004f42:	af00      	add	r7, sp, #0
 8004f44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004f46:	bf00      	nop
 8004f48:	370c      	adds	r7, #12
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bc80      	pop	{r7}
 8004f4e:	4770      	bx	lr

08004f50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004f50:	b480      	push	{r7}
 8004f52:	b085      	sub	sp, #20
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
 8004f58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	4a2f      	ldr	r2, [pc, #188]	@ (8005020 <TIM_Base_SetConfig+0xd0>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d00b      	beq.n	8004f80 <TIM_Base_SetConfig+0x30>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f6e:	d007      	beq.n	8004f80 <TIM_Base_SetConfig+0x30>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	4a2c      	ldr	r2, [pc, #176]	@ (8005024 <TIM_Base_SetConfig+0xd4>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d003      	beq.n	8004f80 <TIM_Base_SetConfig+0x30>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	4a2b      	ldr	r2, [pc, #172]	@ (8005028 <TIM_Base_SetConfig+0xd8>)
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d108      	bne.n	8004f92 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f86:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	68fa      	ldr	r2, [r7, #12]
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	4a22      	ldr	r2, [pc, #136]	@ (8005020 <TIM_Base_SetConfig+0xd0>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d00b      	beq.n	8004fb2 <TIM_Base_SetConfig+0x62>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fa0:	d007      	beq.n	8004fb2 <TIM_Base_SetConfig+0x62>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	4a1f      	ldr	r2, [pc, #124]	@ (8005024 <TIM_Base_SetConfig+0xd4>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d003      	beq.n	8004fb2 <TIM_Base_SetConfig+0x62>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	4a1e      	ldr	r2, [pc, #120]	@ (8005028 <TIM_Base_SetConfig+0xd8>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d108      	bne.n	8004fc4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004fb8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	68db      	ldr	r3, [r3, #12]
 8004fbe:	68fa      	ldr	r2, [r7, #12]
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	695b      	ldr	r3, [r3, #20]
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	68fa      	ldr	r2, [r7, #12]
 8004fd6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	689a      	ldr	r2, [r3, #8]
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	681a      	ldr	r2, [r3, #0]
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	4a0d      	ldr	r2, [pc, #52]	@ (8005020 <TIM_Base_SetConfig+0xd0>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d103      	bne.n	8004ff8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	691a      	ldr	r2, [r3, #16]
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	691b      	ldr	r3, [r3, #16]
 8005002:	f003 0301 	and.w	r3, r3, #1
 8005006:	2b00      	cmp	r3, #0
 8005008:	d005      	beq.n	8005016 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	691b      	ldr	r3, [r3, #16]
 800500e:	f023 0201 	bic.w	r2, r3, #1
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	611a      	str	r2, [r3, #16]
  }
}
 8005016:	bf00      	nop
 8005018:	3714      	adds	r7, #20
 800501a:	46bd      	mov	sp, r7
 800501c:	bc80      	pop	{r7}
 800501e:	4770      	bx	lr
 8005020:	40012c00 	.word	0x40012c00
 8005024:	40000400 	.word	0x40000400
 8005028:	40000800 	.word	0x40000800

0800502c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800502c:	b480      	push	{r7}
 800502e:	b083      	sub	sp, #12
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005034:	bf00      	nop
 8005036:	370c      	adds	r7, #12
 8005038:	46bd      	mov	sp, r7
 800503a:	bc80      	pop	{r7}
 800503c:	4770      	bx	lr

0800503e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800503e:	b480      	push	{r7}
 8005040:	b083      	sub	sp, #12
 8005042:	af00      	add	r7, sp, #0
 8005044:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005046:	bf00      	nop
 8005048:	370c      	adds	r7, #12
 800504a:	46bd      	mov	sp, r7
 800504c:	bc80      	pop	{r7}
 800504e:	4770      	bx	lr

08005050 <__NVIC_SetPriority>:
{
 8005050:	b480      	push	{r7}
 8005052:	b083      	sub	sp, #12
 8005054:	af00      	add	r7, sp, #0
 8005056:	4603      	mov	r3, r0
 8005058:	6039      	str	r1, [r7, #0]
 800505a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800505c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005060:	2b00      	cmp	r3, #0
 8005062:	db0a      	blt.n	800507a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	b2da      	uxtb	r2, r3
 8005068:	490c      	ldr	r1, [pc, #48]	@ (800509c <__NVIC_SetPriority+0x4c>)
 800506a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800506e:	0112      	lsls	r2, r2, #4
 8005070:	b2d2      	uxtb	r2, r2
 8005072:	440b      	add	r3, r1
 8005074:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005078:	e00a      	b.n	8005090 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	b2da      	uxtb	r2, r3
 800507e:	4908      	ldr	r1, [pc, #32]	@ (80050a0 <__NVIC_SetPriority+0x50>)
 8005080:	79fb      	ldrb	r3, [r7, #7]
 8005082:	f003 030f 	and.w	r3, r3, #15
 8005086:	3b04      	subs	r3, #4
 8005088:	0112      	lsls	r2, r2, #4
 800508a:	b2d2      	uxtb	r2, r2
 800508c:	440b      	add	r3, r1
 800508e:	761a      	strb	r2, [r3, #24]
}
 8005090:	bf00      	nop
 8005092:	370c      	adds	r7, #12
 8005094:	46bd      	mov	sp, r7
 8005096:	bc80      	pop	{r7}
 8005098:	4770      	bx	lr
 800509a:	bf00      	nop
 800509c:	e000e100 	.word	0xe000e100
 80050a0:	e000ed00 	.word	0xe000ed00

080050a4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80050a4:	b580      	push	{r7, lr}
 80050a6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80050a8:	4b05      	ldr	r3, [pc, #20]	@ (80050c0 <SysTick_Handler+0x1c>)
 80050aa:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80050ac:	f001 ffa0 	bl	8006ff0 <xTaskGetSchedulerState>
 80050b0:	4603      	mov	r3, r0
 80050b2:	2b01      	cmp	r3, #1
 80050b4:	d001      	beq.n	80050ba <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80050b6:	f002 fe47 	bl	8007d48 <xPortSysTickHandler>
  }
}
 80050ba:	bf00      	nop
 80050bc:	bd80      	pop	{r7, pc}
 80050be:	bf00      	nop
 80050c0:	e000e010 	.word	0xe000e010

080050c4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80050c4:	b580      	push	{r7, lr}
 80050c6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80050c8:	2100      	movs	r1, #0
 80050ca:	f06f 0004 	mvn.w	r0, #4
 80050ce:	f7ff ffbf 	bl	8005050 <__NVIC_SetPriority>
#endif
}
 80050d2:	bf00      	nop
 80050d4:	bd80      	pop	{r7, pc}
	...

080050d8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80050d8:	b480      	push	{r7}
 80050da:	b083      	sub	sp, #12
 80050dc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80050de:	f3ef 8305 	mrs	r3, IPSR
 80050e2:	603b      	str	r3, [r7, #0]
  return(result);
 80050e4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d003      	beq.n	80050f2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80050ea:	f06f 0305 	mvn.w	r3, #5
 80050ee:	607b      	str	r3, [r7, #4]
 80050f0:	e00c      	b.n	800510c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80050f2:	4b09      	ldr	r3, [pc, #36]	@ (8005118 <osKernelInitialize+0x40>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d105      	bne.n	8005106 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80050fa:	4b07      	ldr	r3, [pc, #28]	@ (8005118 <osKernelInitialize+0x40>)
 80050fc:	2201      	movs	r2, #1
 80050fe:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005100:	2300      	movs	r3, #0
 8005102:	607b      	str	r3, [r7, #4]
 8005104:	e002      	b.n	800510c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005106:	f04f 33ff 	mov.w	r3, #4294967295
 800510a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800510c:	687b      	ldr	r3, [r7, #4]
}
 800510e:	4618      	mov	r0, r3
 8005110:	370c      	adds	r7, #12
 8005112:	46bd      	mov	sp, r7
 8005114:	bc80      	pop	{r7}
 8005116:	4770      	bx	lr
 8005118:	20000680 	.word	0x20000680

0800511c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800511c:	b580      	push	{r7, lr}
 800511e:	b082      	sub	sp, #8
 8005120:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005122:	f3ef 8305 	mrs	r3, IPSR
 8005126:	603b      	str	r3, [r7, #0]
  return(result);
 8005128:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800512a:	2b00      	cmp	r3, #0
 800512c:	d003      	beq.n	8005136 <osKernelStart+0x1a>
    stat = osErrorISR;
 800512e:	f06f 0305 	mvn.w	r3, #5
 8005132:	607b      	str	r3, [r7, #4]
 8005134:	e010      	b.n	8005158 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005136:	4b0b      	ldr	r3, [pc, #44]	@ (8005164 <osKernelStart+0x48>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	2b01      	cmp	r3, #1
 800513c:	d109      	bne.n	8005152 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800513e:	f7ff ffc1 	bl	80050c4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005142:	4b08      	ldr	r3, [pc, #32]	@ (8005164 <osKernelStart+0x48>)
 8005144:	2202      	movs	r2, #2
 8005146:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005148:	f001 faf2 	bl	8006730 <vTaskStartScheduler>
      stat = osOK;
 800514c:	2300      	movs	r3, #0
 800514e:	607b      	str	r3, [r7, #4]
 8005150:	e002      	b.n	8005158 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005152:	f04f 33ff 	mov.w	r3, #4294967295
 8005156:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005158:	687b      	ldr	r3, [r7, #4]
}
 800515a:	4618      	mov	r0, r3
 800515c:	3708      	adds	r7, #8
 800515e:	46bd      	mov	sp, r7
 8005160:	bd80      	pop	{r7, pc}
 8005162:	bf00      	nop
 8005164:	20000680 	.word	0x20000680

08005168 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005168:	b580      	push	{r7, lr}
 800516a:	b08e      	sub	sp, #56	@ 0x38
 800516c:	af04      	add	r7, sp, #16
 800516e:	60f8      	str	r0, [r7, #12]
 8005170:	60b9      	str	r1, [r7, #8]
 8005172:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005174:	2300      	movs	r3, #0
 8005176:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005178:	f3ef 8305 	mrs	r3, IPSR
 800517c:	617b      	str	r3, [r7, #20]
  return(result);
 800517e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005180:	2b00      	cmp	r3, #0
 8005182:	d17e      	bne.n	8005282 <osThreadNew+0x11a>
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d07b      	beq.n	8005282 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800518a:	2380      	movs	r3, #128	@ 0x80
 800518c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800518e:	2318      	movs	r3, #24
 8005190:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005192:	2300      	movs	r3, #0
 8005194:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8005196:	f04f 33ff 	mov.w	r3, #4294967295
 800519a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d045      	beq.n	800522e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d002      	beq.n	80051b0 <osThreadNew+0x48>
        name = attr->name;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	699b      	ldr	r3, [r3, #24]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d002      	beq.n	80051be <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	699b      	ldr	r3, [r3, #24]
 80051bc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80051be:	69fb      	ldr	r3, [r7, #28]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d008      	beq.n	80051d6 <osThreadNew+0x6e>
 80051c4:	69fb      	ldr	r3, [r7, #28]
 80051c6:	2b38      	cmp	r3, #56	@ 0x38
 80051c8:	d805      	bhi.n	80051d6 <osThreadNew+0x6e>
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	685b      	ldr	r3, [r3, #4]
 80051ce:	f003 0301 	and.w	r3, r3, #1
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d001      	beq.n	80051da <osThreadNew+0x72>
        return (NULL);
 80051d6:	2300      	movs	r3, #0
 80051d8:	e054      	b.n	8005284 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	695b      	ldr	r3, [r3, #20]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d003      	beq.n	80051ea <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	695b      	ldr	r3, [r3, #20]
 80051e6:	089b      	lsrs	r3, r3, #2
 80051e8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	689b      	ldr	r3, [r3, #8]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d00e      	beq.n	8005210 <osThreadNew+0xa8>
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	68db      	ldr	r3, [r3, #12]
 80051f6:	2ba7      	cmp	r3, #167	@ 0xa7
 80051f8:	d90a      	bls.n	8005210 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d006      	beq.n	8005210 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	695b      	ldr	r3, [r3, #20]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d002      	beq.n	8005210 <osThreadNew+0xa8>
        mem = 1;
 800520a:	2301      	movs	r3, #1
 800520c:	61bb      	str	r3, [r7, #24]
 800520e:	e010      	b.n	8005232 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	689b      	ldr	r3, [r3, #8]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d10c      	bne.n	8005232 <osThreadNew+0xca>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	68db      	ldr	r3, [r3, #12]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d108      	bne.n	8005232 <osThreadNew+0xca>
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	691b      	ldr	r3, [r3, #16]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d104      	bne.n	8005232 <osThreadNew+0xca>
          mem = 0;
 8005228:	2300      	movs	r3, #0
 800522a:	61bb      	str	r3, [r7, #24]
 800522c:	e001      	b.n	8005232 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800522e:	2300      	movs	r3, #0
 8005230:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005232:	69bb      	ldr	r3, [r7, #24]
 8005234:	2b01      	cmp	r3, #1
 8005236:	d110      	bne.n	800525a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800523c:	687a      	ldr	r2, [r7, #4]
 800523e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005240:	9202      	str	r2, [sp, #8]
 8005242:	9301      	str	r3, [sp, #4]
 8005244:	69fb      	ldr	r3, [r7, #28]
 8005246:	9300      	str	r3, [sp, #0]
 8005248:	68bb      	ldr	r3, [r7, #8]
 800524a:	6a3a      	ldr	r2, [r7, #32]
 800524c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800524e:	68f8      	ldr	r0, [r7, #12]
 8005250:	f001 f806 	bl	8006260 <xTaskCreateStatic>
 8005254:	4603      	mov	r3, r0
 8005256:	613b      	str	r3, [r7, #16]
 8005258:	e013      	b.n	8005282 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800525a:	69bb      	ldr	r3, [r7, #24]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d110      	bne.n	8005282 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005260:	6a3b      	ldr	r3, [r7, #32]
 8005262:	b29a      	uxth	r2, r3
 8005264:	f107 0310 	add.w	r3, r7, #16
 8005268:	9301      	str	r3, [sp, #4]
 800526a:	69fb      	ldr	r3, [r7, #28]
 800526c:	9300      	str	r3, [sp, #0]
 800526e:	68bb      	ldr	r3, [r7, #8]
 8005270:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005272:	68f8      	ldr	r0, [r7, #12]
 8005274:	f001 f854 	bl	8006320 <xTaskCreate>
 8005278:	4603      	mov	r3, r0
 800527a:	2b01      	cmp	r3, #1
 800527c:	d001      	beq.n	8005282 <osThreadNew+0x11a>
            hTask = NULL;
 800527e:	2300      	movs	r3, #0
 8005280:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005282:	693b      	ldr	r3, [r7, #16]
}
 8005284:	4618      	mov	r0, r3
 8005286:	3728      	adds	r7, #40	@ 0x28
 8005288:	46bd      	mov	sp, r7
 800528a:	bd80      	pop	{r7, pc}

0800528c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800528c:	b580      	push	{r7, lr}
 800528e:	b084      	sub	sp, #16
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005294:	f3ef 8305 	mrs	r3, IPSR
 8005298:	60bb      	str	r3, [r7, #8]
  return(result);
 800529a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800529c:	2b00      	cmp	r3, #0
 800529e:	d003      	beq.n	80052a8 <osDelay+0x1c>
    stat = osErrorISR;
 80052a0:	f06f 0305 	mvn.w	r3, #5
 80052a4:	60fb      	str	r3, [r7, #12]
 80052a6:	e007      	b.n	80052b8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80052a8:	2300      	movs	r3, #0
 80052aa:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d002      	beq.n	80052b8 <osDelay+0x2c>
      vTaskDelay(ticks);
 80052b2:	6878      	ldr	r0, [r7, #4]
 80052b4:	f001 fa06 	bl	80066c4 <vTaskDelay>
    }
  }

  return (stat);
 80052b8:	68fb      	ldr	r3, [r7, #12]
}
 80052ba:	4618      	mov	r0, r3
 80052bc:	3710      	adds	r7, #16
 80052be:	46bd      	mov	sp, r7
 80052c0:	bd80      	pop	{r7, pc}
	...

080052c4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80052c4:	b480      	push	{r7}
 80052c6:	b085      	sub	sp, #20
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	60f8      	str	r0, [r7, #12]
 80052cc:	60b9      	str	r1, [r7, #8]
 80052ce:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	4a06      	ldr	r2, [pc, #24]	@ (80052ec <vApplicationGetIdleTaskMemory+0x28>)
 80052d4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80052d6:	68bb      	ldr	r3, [r7, #8]
 80052d8:	4a05      	ldr	r2, [pc, #20]	@ (80052f0 <vApplicationGetIdleTaskMemory+0x2c>)
 80052da:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2280      	movs	r2, #128	@ 0x80
 80052e0:	601a      	str	r2, [r3, #0]
}
 80052e2:	bf00      	nop
 80052e4:	3714      	adds	r7, #20
 80052e6:	46bd      	mov	sp, r7
 80052e8:	bc80      	pop	{r7}
 80052ea:	4770      	bx	lr
 80052ec:	20000684 	.word	0x20000684
 80052f0:	2000072c 	.word	0x2000072c

080052f4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80052f4:	b480      	push	{r7}
 80052f6:	b085      	sub	sp, #20
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	60f8      	str	r0, [r7, #12]
 80052fc:	60b9      	str	r1, [r7, #8]
 80052fe:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	4a07      	ldr	r2, [pc, #28]	@ (8005320 <vApplicationGetTimerTaskMemory+0x2c>)
 8005304:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005306:	68bb      	ldr	r3, [r7, #8]
 8005308:	4a06      	ldr	r2, [pc, #24]	@ (8005324 <vApplicationGetTimerTaskMemory+0x30>)
 800530a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005312:	601a      	str	r2, [r3, #0]
}
 8005314:	bf00      	nop
 8005316:	3714      	adds	r7, #20
 8005318:	46bd      	mov	sp, r7
 800531a:	bc80      	pop	{r7}
 800531c:	4770      	bx	lr
 800531e:	bf00      	nop
 8005320:	2000092c 	.word	0x2000092c
 8005324:	200009d4 	.word	0x200009d4

08005328 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005328:	b480      	push	{r7}
 800532a:	b083      	sub	sp, #12
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	f103 0208 	add.w	r2, r3, #8
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	f04f 32ff 	mov.w	r2, #4294967295
 8005340:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	f103 0208 	add.w	r2, r3, #8
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	f103 0208 	add.w	r2, r3, #8
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2200      	movs	r2, #0
 800535a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800535c:	bf00      	nop
 800535e:	370c      	adds	r7, #12
 8005360:	46bd      	mov	sp, r7
 8005362:	bc80      	pop	{r7}
 8005364:	4770      	bx	lr

08005366 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005366:	b480      	push	{r7}
 8005368:	b083      	sub	sp, #12
 800536a:	af00      	add	r7, sp, #0
 800536c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2200      	movs	r2, #0
 8005372:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005374:	bf00      	nop
 8005376:	370c      	adds	r7, #12
 8005378:	46bd      	mov	sp, r7
 800537a:	bc80      	pop	{r7}
 800537c:	4770      	bx	lr

0800537e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800537e:	b480      	push	{r7}
 8005380:	b085      	sub	sp, #20
 8005382:	af00      	add	r7, sp, #0
 8005384:	6078      	str	r0, [r7, #4]
 8005386:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	685b      	ldr	r3, [r3, #4]
 800538c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	68fa      	ldr	r2, [r7, #12]
 8005392:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	689a      	ldr	r2, [r3, #8]
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	689b      	ldr	r3, [r3, #8]
 80053a0:	683a      	ldr	r2, [r7, #0]
 80053a2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	683a      	ldr	r2, [r7, #0]
 80053a8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	687a      	ldr	r2, [r7, #4]
 80053ae:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	1c5a      	adds	r2, r3, #1
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	601a      	str	r2, [r3, #0]
}
 80053ba:	bf00      	nop
 80053bc:	3714      	adds	r7, #20
 80053be:	46bd      	mov	sp, r7
 80053c0:	bc80      	pop	{r7}
 80053c2:	4770      	bx	lr

080053c4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80053c4:	b480      	push	{r7}
 80053c6:	b085      	sub	sp, #20
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
 80053cc:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80053d4:	68bb      	ldr	r3, [r7, #8]
 80053d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053da:	d103      	bne.n	80053e4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	691b      	ldr	r3, [r3, #16]
 80053e0:	60fb      	str	r3, [r7, #12]
 80053e2:	e00c      	b.n	80053fe <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	3308      	adds	r3, #8
 80053e8:	60fb      	str	r3, [r7, #12]
 80053ea:	e002      	b.n	80053f2 <vListInsert+0x2e>
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	685b      	ldr	r3, [r3, #4]
 80053f0:	60fb      	str	r3, [r7, #12]
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	685b      	ldr	r3, [r3, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	68ba      	ldr	r2, [r7, #8]
 80053fa:	429a      	cmp	r2, r3
 80053fc:	d2f6      	bcs.n	80053ec <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	685a      	ldr	r2, [r3, #4]
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	685b      	ldr	r3, [r3, #4]
 800540a:	683a      	ldr	r2, [r7, #0]
 800540c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	68fa      	ldr	r2, [r7, #12]
 8005412:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	683a      	ldr	r2, [r7, #0]
 8005418:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	687a      	ldr	r2, [r7, #4]
 800541e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	1c5a      	adds	r2, r3, #1
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	601a      	str	r2, [r3, #0]
}
 800542a:	bf00      	nop
 800542c:	3714      	adds	r7, #20
 800542e:	46bd      	mov	sp, r7
 8005430:	bc80      	pop	{r7}
 8005432:	4770      	bx	lr

08005434 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005434:	b480      	push	{r7}
 8005436:	b085      	sub	sp, #20
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	691b      	ldr	r3, [r3, #16]
 8005440:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	685b      	ldr	r3, [r3, #4]
 8005446:	687a      	ldr	r2, [r7, #4]
 8005448:	6892      	ldr	r2, [r2, #8]
 800544a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	689b      	ldr	r3, [r3, #8]
 8005450:	687a      	ldr	r2, [r7, #4]
 8005452:	6852      	ldr	r2, [r2, #4]
 8005454:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	685b      	ldr	r3, [r3, #4]
 800545a:	687a      	ldr	r2, [r7, #4]
 800545c:	429a      	cmp	r2, r3
 800545e:	d103      	bne.n	8005468 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	689a      	ldr	r2, [r3, #8]
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2200      	movs	r2, #0
 800546c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	1e5a      	subs	r2, r3, #1
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
}
 800547c:	4618      	mov	r0, r3
 800547e:	3714      	adds	r7, #20
 8005480:	46bd      	mov	sp, r7
 8005482:	bc80      	pop	{r7}
 8005484:	4770      	bx	lr
	...

08005488 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b084      	sub	sp, #16
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
 8005490:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d10b      	bne.n	80054b4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800549c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054a0:	f383 8811 	msr	BASEPRI, r3
 80054a4:	f3bf 8f6f 	isb	sy
 80054a8:	f3bf 8f4f 	dsb	sy
 80054ac:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80054ae:	bf00      	nop
 80054b0:	bf00      	nop
 80054b2:	e7fd      	b.n	80054b0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80054b4:	f002 fbca 	bl	8007c4c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681a      	ldr	r2, [r3, #0]
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054c0:	68f9      	ldr	r1, [r7, #12]
 80054c2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80054c4:	fb01 f303 	mul.w	r3, r1, r3
 80054c8:	441a      	add	r2, r3
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	2200      	movs	r2, #0
 80054d2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681a      	ldr	r2, [r3, #0]
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681a      	ldr	r2, [r3, #0]
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054e4:	3b01      	subs	r3, #1
 80054e6:	68f9      	ldr	r1, [r7, #12]
 80054e8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80054ea:	fb01 f303 	mul.w	r3, r1, r3
 80054ee:	441a      	add	r2, r3
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	22ff      	movs	r2, #255	@ 0xff
 80054f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	22ff      	movs	r2, #255	@ 0xff
 8005500:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d114      	bne.n	8005534 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	691b      	ldr	r3, [r3, #16]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d01a      	beq.n	8005548 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	3310      	adds	r3, #16
 8005516:	4618      	mov	r0, r3
 8005518:	f001 fba4 	bl	8006c64 <xTaskRemoveFromEventList>
 800551c:	4603      	mov	r3, r0
 800551e:	2b00      	cmp	r3, #0
 8005520:	d012      	beq.n	8005548 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005522:	4b0d      	ldr	r3, [pc, #52]	@ (8005558 <xQueueGenericReset+0xd0>)
 8005524:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005528:	601a      	str	r2, [r3, #0]
 800552a:	f3bf 8f4f 	dsb	sy
 800552e:	f3bf 8f6f 	isb	sy
 8005532:	e009      	b.n	8005548 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	3310      	adds	r3, #16
 8005538:	4618      	mov	r0, r3
 800553a:	f7ff fef5 	bl	8005328 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	3324      	adds	r3, #36	@ 0x24
 8005542:	4618      	mov	r0, r3
 8005544:	f7ff fef0 	bl	8005328 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005548:	f002 fbb0 	bl	8007cac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800554c:	2301      	movs	r3, #1
}
 800554e:	4618      	mov	r0, r3
 8005550:	3710      	adds	r7, #16
 8005552:	46bd      	mov	sp, r7
 8005554:	bd80      	pop	{r7, pc}
 8005556:	bf00      	nop
 8005558:	e000ed04 	.word	0xe000ed04

0800555c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800555c:	b580      	push	{r7, lr}
 800555e:	b08e      	sub	sp, #56	@ 0x38
 8005560:	af02      	add	r7, sp, #8
 8005562:	60f8      	str	r0, [r7, #12]
 8005564:	60b9      	str	r1, [r7, #8]
 8005566:	607a      	str	r2, [r7, #4]
 8005568:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	2b00      	cmp	r3, #0
 800556e:	d10b      	bne.n	8005588 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005570:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005574:	f383 8811 	msr	BASEPRI, r3
 8005578:	f3bf 8f6f 	isb	sy
 800557c:	f3bf 8f4f 	dsb	sy
 8005580:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005582:	bf00      	nop
 8005584:	bf00      	nop
 8005586:	e7fd      	b.n	8005584 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d10b      	bne.n	80055a6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800558e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005592:	f383 8811 	msr	BASEPRI, r3
 8005596:	f3bf 8f6f 	isb	sy
 800559a:	f3bf 8f4f 	dsb	sy
 800559e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80055a0:	bf00      	nop
 80055a2:	bf00      	nop
 80055a4:	e7fd      	b.n	80055a2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d002      	beq.n	80055b2 <xQueueGenericCreateStatic+0x56>
 80055ac:	68bb      	ldr	r3, [r7, #8]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d001      	beq.n	80055b6 <xQueueGenericCreateStatic+0x5a>
 80055b2:	2301      	movs	r3, #1
 80055b4:	e000      	b.n	80055b8 <xQueueGenericCreateStatic+0x5c>
 80055b6:	2300      	movs	r3, #0
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d10b      	bne.n	80055d4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80055bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055c0:	f383 8811 	msr	BASEPRI, r3
 80055c4:	f3bf 8f6f 	isb	sy
 80055c8:	f3bf 8f4f 	dsb	sy
 80055cc:	623b      	str	r3, [r7, #32]
}
 80055ce:	bf00      	nop
 80055d0:	bf00      	nop
 80055d2:	e7fd      	b.n	80055d0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d102      	bne.n	80055e0 <xQueueGenericCreateStatic+0x84>
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d101      	bne.n	80055e4 <xQueueGenericCreateStatic+0x88>
 80055e0:	2301      	movs	r3, #1
 80055e2:	e000      	b.n	80055e6 <xQueueGenericCreateStatic+0x8a>
 80055e4:	2300      	movs	r3, #0
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d10b      	bne.n	8005602 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80055ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055ee:	f383 8811 	msr	BASEPRI, r3
 80055f2:	f3bf 8f6f 	isb	sy
 80055f6:	f3bf 8f4f 	dsb	sy
 80055fa:	61fb      	str	r3, [r7, #28]
}
 80055fc:	bf00      	nop
 80055fe:	bf00      	nop
 8005600:	e7fd      	b.n	80055fe <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005602:	2350      	movs	r3, #80	@ 0x50
 8005604:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	2b50      	cmp	r3, #80	@ 0x50
 800560a:	d00b      	beq.n	8005624 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800560c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005610:	f383 8811 	msr	BASEPRI, r3
 8005614:	f3bf 8f6f 	isb	sy
 8005618:	f3bf 8f4f 	dsb	sy
 800561c:	61bb      	str	r3, [r7, #24]
}
 800561e:	bf00      	nop
 8005620:	bf00      	nop
 8005622:	e7fd      	b.n	8005620 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005624:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800562a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800562c:	2b00      	cmp	r3, #0
 800562e:	d00d      	beq.n	800564c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005630:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005632:	2201      	movs	r2, #1
 8005634:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005638:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800563c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800563e:	9300      	str	r3, [sp, #0]
 8005640:	4613      	mov	r3, r2
 8005642:	687a      	ldr	r2, [r7, #4]
 8005644:	68b9      	ldr	r1, [r7, #8]
 8005646:	68f8      	ldr	r0, [r7, #12]
 8005648:	f000 f840 	bl	80056cc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800564c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800564e:	4618      	mov	r0, r3
 8005650:	3730      	adds	r7, #48	@ 0x30
 8005652:	46bd      	mov	sp, r7
 8005654:	bd80      	pop	{r7, pc}

08005656 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005656:	b580      	push	{r7, lr}
 8005658:	b08a      	sub	sp, #40	@ 0x28
 800565a:	af02      	add	r7, sp, #8
 800565c:	60f8      	str	r0, [r7, #12]
 800565e:	60b9      	str	r1, [r7, #8]
 8005660:	4613      	mov	r3, r2
 8005662:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d10b      	bne.n	8005682 <xQueueGenericCreate+0x2c>
	__asm volatile
 800566a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800566e:	f383 8811 	msr	BASEPRI, r3
 8005672:	f3bf 8f6f 	isb	sy
 8005676:	f3bf 8f4f 	dsb	sy
 800567a:	613b      	str	r3, [r7, #16]
}
 800567c:	bf00      	nop
 800567e:	bf00      	nop
 8005680:	e7fd      	b.n	800567e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	68ba      	ldr	r2, [r7, #8]
 8005686:	fb02 f303 	mul.w	r3, r2, r3
 800568a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800568c:	69fb      	ldr	r3, [r7, #28]
 800568e:	3350      	adds	r3, #80	@ 0x50
 8005690:	4618      	mov	r0, r3
 8005692:	f002 fbdd 	bl	8007e50 <pvPortMalloc>
 8005696:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005698:	69bb      	ldr	r3, [r7, #24]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d011      	beq.n	80056c2 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800569e:	69bb      	ldr	r3, [r7, #24]
 80056a0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80056a2:	697b      	ldr	r3, [r7, #20]
 80056a4:	3350      	adds	r3, #80	@ 0x50
 80056a6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80056a8:	69bb      	ldr	r3, [r7, #24]
 80056aa:	2200      	movs	r2, #0
 80056ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80056b0:	79fa      	ldrb	r2, [r7, #7]
 80056b2:	69bb      	ldr	r3, [r7, #24]
 80056b4:	9300      	str	r3, [sp, #0]
 80056b6:	4613      	mov	r3, r2
 80056b8:	697a      	ldr	r2, [r7, #20]
 80056ba:	68b9      	ldr	r1, [r7, #8]
 80056bc:	68f8      	ldr	r0, [r7, #12]
 80056be:	f000 f805 	bl	80056cc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80056c2:	69bb      	ldr	r3, [r7, #24]
	}
 80056c4:	4618      	mov	r0, r3
 80056c6:	3720      	adds	r7, #32
 80056c8:	46bd      	mov	sp, r7
 80056ca:	bd80      	pop	{r7, pc}

080056cc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80056cc:	b580      	push	{r7, lr}
 80056ce:	b084      	sub	sp, #16
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	60f8      	str	r0, [r7, #12]
 80056d4:	60b9      	str	r1, [r7, #8]
 80056d6:	607a      	str	r2, [r7, #4]
 80056d8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80056da:	68bb      	ldr	r3, [r7, #8]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d103      	bne.n	80056e8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80056e0:	69bb      	ldr	r3, [r7, #24]
 80056e2:	69ba      	ldr	r2, [r7, #24]
 80056e4:	601a      	str	r2, [r3, #0]
 80056e6:	e002      	b.n	80056ee <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80056e8:	69bb      	ldr	r3, [r7, #24]
 80056ea:	687a      	ldr	r2, [r7, #4]
 80056ec:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80056ee:	69bb      	ldr	r3, [r7, #24]
 80056f0:	68fa      	ldr	r2, [r7, #12]
 80056f2:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80056f4:	69bb      	ldr	r3, [r7, #24]
 80056f6:	68ba      	ldr	r2, [r7, #8]
 80056f8:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80056fa:	2101      	movs	r1, #1
 80056fc:	69b8      	ldr	r0, [r7, #24]
 80056fe:	f7ff fec3 	bl	8005488 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005702:	69bb      	ldr	r3, [r7, #24]
 8005704:	78fa      	ldrb	r2, [r7, #3]
 8005706:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800570a:	bf00      	nop
 800570c:	3710      	adds	r7, #16
 800570e:	46bd      	mov	sp, r7
 8005710:	bd80      	pop	{r7, pc}
	...

08005714 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b08e      	sub	sp, #56	@ 0x38
 8005718:	af00      	add	r7, sp, #0
 800571a:	60f8      	str	r0, [r7, #12]
 800571c:	60b9      	str	r1, [r7, #8]
 800571e:	607a      	str	r2, [r7, #4]
 8005720:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005722:	2300      	movs	r3, #0
 8005724:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800572a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800572c:	2b00      	cmp	r3, #0
 800572e:	d10b      	bne.n	8005748 <xQueueGenericSend+0x34>
	__asm volatile
 8005730:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005734:	f383 8811 	msr	BASEPRI, r3
 8005738:	f3bf 8f6f 	isb	sy
 800573c:	f3bf 8f4f 	dsb	sy
 8005740:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005742:	bf00      	nop
 8005744:	bf00      	nop
 8005746:	e7fd      	b.n	8005744 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d103      	bne.n	8005756 <xQueueGenericSend+0x42>
 800574e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005752:	2b00      	cmp	r3, #0
 8005754:	d101      	bne.n	800575a <xQueueGenericSend+0x46>
 8005756:	2301      	movs	r3, #1
 8005758:	e000      	b.n	800575c <xQueueGenericSend+0x48>
 800575a:	2300      	movs	r3, #0
 800575c:	2b00      	cmp	r3, #0
 800575e:	d10b      	bne.n	8005778 <xQueueGenericSend+0x64>
	__asm volatile
 8005760:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005764:	f383 8811 	msr	BASEPRI, r3
 8005768:	f3bf 8f6f 	isb	sy
 800576c:	f3bf 8f4f 	dsb	sy
 8005770:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005772:	bf00      	nop
 8005774:	bf00      	nop
 8005776:	e7fd      	b.n	8005774 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	2b02      	cmp	r3, #2
 800577c:	d103      	bne.n	8005786 <xQueueGenericSend+0x72>
 800577e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005780:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005782:	2b01      	cmp	r3, #1
 8005784:	d101      	bne.n	800578a <xQueueGenericSend+0x76>
 8005786:	2301      	movs	r3, #1
 8005788:	e000      	b.n	800578c <xQueueGenericSend+0x78>
 800578a:	2300      	movs	r3, #0
 800578c:	2b00      	cmp	r3, #0
 800578e:	d10b      	bne.n	80057a8 <xQueueGenericSend+0x94>
	__asm volatile
 8005790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005794:	f383 8811 	msr	BASEPRI, r3
 8005798:	f3bf 8f6f 	isb	sy
 800579c:	f3bf 8f4f 	dsb	sy
 80057a0:	623b      	str	r3, [r7, #32]
}
 80057a2:	bf00      	nop
 80057a4:	bf00      	nop
 80057a6:	e7fd      	b.n	80057a4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80057a8:	f001 fc22 	bl	8006ff0 <xTaskGetSchedulerState>
 80057ac:	4603      	mov	r3, r0
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d102      	bne.n	80057b8 <xQueueGenericSend+0xa4>
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d101      	bne.n	80057bc <xQueueGenericSend+0xa8>
 80057b8:	2301      	movs	r3, #1
 80057ba:	e000      	b.n	80057be <xQueueGenericSend+0xaa>
 80057bc:	2300      	movs	r3, #0
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d10b      	bne.n	80057da <xQueueGenericSend+0xc6>
	__asm volatile
 80057c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057c6:	f383 8811 	msr	BASEPRI, r3
 80057ca:	f3bf 8f6f 	isb	sy
 80057ce:	f3bf 8f4f 	dsb	sy
 80057d2:	61fb      	str	r3, [r7, #28]
}
 80057d4:	bf00      	nop
 80057d6:	bf00      	nop
 80057d8:	e7fd      	b.n	80057d6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80057da:	f002 fa37 	bl	8007c4c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80057de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80057e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057e6:	429a      	cmp	r2, r3
 80057e8:	d302      	bcc.n	80057f0 <xQueueGenericSend+0xdc>
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	2b02      	cmp	r3, #2
 80057ee:	d129      	bne.n	8005844 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80057f0:	683a      	ldr	r2, [r7, #0]
 80057f2:	68b9      	ldr	r1, [r7, #8]
 80057f4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80057f6:	f000 fbc6 	bl	8005f86 <prvCopyDataToQueue>
 80057fa:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80057fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005800:	2b00      	cmp	r3, #0
 8005802:	d010      	beq.n	8005826 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005806:	3324      	adds	r3, #36	@ 0x24
 8005808:	4618      	mov	r0, r3
 800580a:	f001 fa2b 	bl	8006c64 <xTaskRemoveFromEventList>
 800580e:	4603      	mov	r3, r0
 8005810:	2b00      	cmp	r3, #0
 8005812:	d013      	beq.n	800583c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005814:	4b3f      	ldr	r3, [pc, #252]	@ (8005914 <xQueueGenericSend+0x200>)
 8005816:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800581a:	601a      	str	r2, [r3, #0]
 800581c:	f3bf 8f4f 	dsb	sy
 8005820:	f3bf 8f6f 	isb	sy
 8005824:	e00a      	b.n	800583c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005826:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005828:	2b00      	cmp	r3, #0
 800582a:	d007      	beq.n	800583c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800582c:	4b39      	ldr	r3, [pc, #228]	@ (8005914 <xQueueGenericSend+0x200>)
 800582e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005832:	601a      	str	r2, [r3, #0]
 8005834:	f3bf 8f4f 	dsb	sy
 8005838:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800583c:	f002 fa36 	bl	8007cac <vPortExitCritical>
				return pdPASS;
 8005840:	2301      	movs	r3, #1
 8005842:	e063      	b.n	800590c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2b00      	cmp	r3, #0
 8005848:	d103      	bne.n	8005852 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800584a:	f002 fa2f 	bl	8007cac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800584e:	2300      	movs	r3, #0
 8005850:	e05c      	b.n	800590c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005852:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005854:	2b00      	cmp	r3, #0
 8005856:	d106      	bne.n	8005866 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005858:	f107 0314 	add.w	r3, r7, #20
 800585c:	4618      	mov	r0, r3
 800585e:	f001 fa65 	bl	8006d2c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005862:	2301      	movs	r3, #1
 8005864:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005866:	f002 fa21 	bl	8007cac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800586a:	f000 ffd1 	bl	8006810 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800586e:	f002 f9ed 	bl	8007c4c <vPortEnterCritical>
 8005872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005874:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005878:	b25b      	sxtb	r3, r3
 800587a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800587e:	d103      	bne.n	8005888 <xQueueGenericSend+0x174>
 8005880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005882:	2200      	movs	r2, #0
 8005884:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800588a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800588e:	b25b      	sxtb	r3, r3
 8005890:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005894:	d103      	bne.n	800589e <xQueueGenericSend+0x18a>
 8005896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005898:	2200      	movs	r2, #0
 800589a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800589e:	f002 fa05 	bl	8007cac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80058a2:	1d3a      	adds	r2, r7, #4
 80058a4:	f107 0314 	add.w	r3, r7, #20
 80058a8:	4611      	mov	r1, r2
 80058aa:	4618      	mov	r0, r3
 80058ac:	f001 fa54 	bl	8006d58 <xTaskCheckForTimeOut>
 80058b0:	4603      	mov	r3, r0
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d124      	bne.n	8005900 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80058b6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80058b8:	f000 fc5d 	bl	8006176 <prvIsQueueFull>
 80058bc:	4603      	mov	r3, r0
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d018      	beq.n	80058f4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80058c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058c4:	3310      	adds	r3, #16
 80058c6:	687a      	ldr	r2, [r7, #4]
 80058c8:	4611      	mov	r1, r2
 80058ca:	4618      	mov	r0, r3
 80058cc:	f001 f978 	bl	8006bc0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80058d0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80058d2:	f000 fbe8 	bl	80060a6 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80058d6:	f000 ffa9 	bl	800682c <xTaskResumeAll>
 80058da:	4603      	mov	r3, r0
 80058dc:	2b00      	cmp	r3, #0
 80058de:	f47f af7c 	bne.w	80057da <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80058e2:	4b0c      	ldr	r3, [pc, #48]	@ (8005914 <xQueueGenericSend+0x200>)
 80058e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80058e8:	601a      	str	r2, [r3, #0]
 80058ea:	f3bf 8f4f 	dsb	sy
 80058ee:	f3bf 8f6f 	isb	sy
 80058f2:	e772      	b.n	80057da <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80058f4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80058f6:	f000 fbd6 	bl	80060a6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80058fa:	f000 ff97 	bl	800682c <xTaskResumeAll>
 80058fe:	e76c      	b.n	80057da <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005900:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005902:	f000 fbd0 	bl	80060a6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005906:	f000 ff91 	bl	800682c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800590a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800590c:	4618      	mov	r0, r3
 800590e:	3738      	adds	r7, #56	@ 0x38
 8005910:	46bd      	mov	sp, r7
 8005912:	bd80      	pop	{r7, pc}
 8005914:	e000ed04 	.word	0xe000ed04

08005918 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b090      	sub	sp, #64	@ 0x40
 800591c:	af00      	add	r7, sp, #0
 800591e:	60f8      	str	r0, [r7, #12]
 8005920:	60b9      	str	r1, [r7, #8]
 8005922:	607a      	str	r2, [r7, #4]
 8005924:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800592a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800592c:	2b00      	cmp	r3, #0
 800592e:	d10b      	bne.n	8005948 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005930:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005934:	f383 8811 	msr	BASEPRI, r3
 8005938:	f3bf 8f6f 	isb	sy
 800593c:	f3bf 8f4f 	dsb	sy
 8005940:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005942:	bf00      	nop
 8005944:	bf00      	nop
 8005946:	e7fd      	b.n	8005944 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d103      	bne.n	8005956 <xQueueGenericSendFromISR+0x3e>
 800594e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005952:	2b00      	cmp	r3, #0
 8005954:	d101      	bne.n	800595a <xQueueGenericSendFromISR+0x42>
 8005956:	2301      	movs	r3, #1
 8005958:	e000      	b.n	800595c <xQueueGenericSendFromISR+0x44>
 800595a:	2300      	movs	r3, #0
 800595c:	2b00      	cmp	r3, #0
 800595e:	d10b      	bne.n	8005978 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005964:	f383 8811 	msr	BASEPRI, r3
 8005968:	f3bf 8f6f 	isb	sy
 800596c:	f3bf 8f4f 	dsb	sy
 8005970:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005972:	bf00      	nop
 8005974:	bf00      	nop
 8005976:	e7fd      	b.n	8005974 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	2b02      	cmp	r3, #2
 800597c:	d103      	bne.n	8005986 <xQueueGenericSendFromISR+0x6e>
 800597e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005980:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005982:	2b01      	cmp	r3, #1
 8005984:	d101      	bne.n	800598a <xQueueGenericSendFromISR+0x72>
 8005986:	2301      	movs	r3, #1
 8005988:	e000      	b.n	800598c <xQueueGenericSendFromISR+0x74>
 800598a:	2300      	movs	r3, #0
 800598c:	2b00      	cmp	r3, #0
 800598e:	d10b      	bne.n	80059a8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005990:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005994:	f383 8811 	msr	BASEPRI, r3
 8005998:	f3bf 8f6f 	isb	sy
 800599c:	f3bf 8f4f 	dsb	sy
 80059a0:	623b      	str	r3, [r7, #32]
}
 80059a2:	bf00      	nop
 80059a4:	bf00      	nop
 80059a6:	e7fd      	b.n	80059a4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80059a8:	f002 fa12 	bl	8007dd0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80059ac:	f3ef 8211 	mrs	r2, BASEPRI
 80059b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059b4:	f383 8811 	msr	BASEPRI, r3
 80059b8:	f3bf 8f6f 	isb	sy
 80059bc:	f3bf 8f4f 	dsb	sy
 80059c0:	61fa      	str	r2, [r7, #28]
 80059c2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80059c4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80059c6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80059c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059ca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80059cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059d0:	429a      	cmp	r2, r3
 80059d2:	d302      	bcc.n	80059da <xQueueGenericSendFromISR+0xc2>
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	2b02      	cmp	r3, #2
 80059d8:	d12f      	bne.n	8005a3a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80059da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059dc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80059e0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80059e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80059ea:	683a      	ldr	r2, [r7, #0]
 80059ec:	68b9      	ldr	r1, [r7, #8]
 80059ee:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80059f0:	f000 fac9 	bl	8005f86 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80059f4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80059f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059fc:	d112      	bne.n	8005a24 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80059fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d016      	beq.n	8005a34 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005a06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a08:	3324      	adds	r3, #36	@ 0x24
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	f001 f92a 	bl	8006c64 <xTaskRemoveFromEventList>
 8005a10:	4603      	mov	r3, r0
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d00e      	beq.n	8005a34 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d00b      	beq.n	8005a34 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2201      	movs	r2, #1
 8005a20:	601a      	str	r2, [r3, #0]
 8005a22:	e007      	b.n	8005a34 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005a24:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005a28:	3301      	adds	r3, #1
 8005a2a:	b2db      	uxtb	r3, r3
 8005a2c:	b25a      	sxtb	r2, r3
 8005a2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005a34:	2301      	movs	r3, #1
 8005a36:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005a38:	e001      	b.n	8005a3e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005a3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a40:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005a42:	697b      	ldr	r3, [r7, #20]
 8005a44:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005a48:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005a4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	3740      	adds	r7, #64	@ 0x40
 8005a50:	46bd      	mov	sp, r7
 8005a52:	bd80      	pop	{r7, pc}

08005a54 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b08e      	sub	sp, #56	@ 0x38
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
 8005a5c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8005a62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d10b      	bne.n	8005a80 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8005a68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a6c:	f383 8811 	msr	BASEPRI, r3
 8005a70:	f3bf 8f6f 	isb	sy
 8005a74:	f3bf 8f4f 	dsb	sy
 8005a78:	623b      	str	r3, [r7, #32]
}
 8005a7a:	bf00      	nop
 8005a7c:	bf00      	nop
 8005a7e:	e7fd      	b.n	8005a7c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005a80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d00b      	beq.n	8005aa0 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8005a88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a8c:	f383 8811 	msr	BASEPRI, r3
 8005a90:	f3bf 8f6f 	isb	sy
 8005a94:	f3bf 8f4f 	dsb	sy
 8005a98:	61fb      	str	r3, [r7, #28]
}
 8005a9a:	bf00      	nop
 8005a9c:	bf00      	nop
 8005a9e:	e7fd      	b.n	8005a9c <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8005aa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d103      	bne.n	8005ab0 <xQueueGiveFromISR+0x5c>
 8005aa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aaa:	689b      	ldr	r3, [r3, #8]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d101      	bne.n	8005ab4 <xQueueGiveFromISR+0x60>
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	e000      	b.n	8005ab6 <xQueueGiveFromISR+0x62>
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d10b      	bne.n	8005ad2 <xQueueGiveFromISR+0x7e>
	__asm volatile
 8005aba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005abe:	f383 8811 	msr	BASEPRI, r3
 8005ac2:	f3bf 8f6f 	isb	sy
 8005ac6:	f3bf 8f4f 	dsb	sy
 8005aca:	61bb      	str	r3, [r7, #24]
}
 8005acc:	bf00      	nop
 8005ace:	bf00      	nop
 8005ad0:	e7fd      	b.n	8005ace <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005ad2:	f002 f97d 	bl	8007dd0 <vPortValidateInterruptPriority>
	__asm volatile
 8005ad6:	f3ef 8211 	mrs	r2, BASEPRI
 8005ada:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ade:	f383 8811 	msr	BASEPRI, r3
 8005ae2:	f3bf 8f6f 	isb	sy
 8005ae6:	f3bf 8f4f 	dsb	sy
 8005aea:	617a      	str	r2, [r7, #20]
 8005aec:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8005aee:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005af0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005af2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005af4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005af6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8005af8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005afa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005afc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005afe:	429a      	cmp	r2, r3
 8005b00:	d22b      	bcs.n	8005b5a <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b04:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005b08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005b0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b0e:	1c5a      	adds	r2, r3, #1
 8005b10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b12:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005b14:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005b18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b1c:	d112      	bne.n	8005b44 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d016      	beq.n	8005b54 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005b26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b28:	3324      	adds	r3, #36	@ 0x24
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	f001 f89a 	bl	8006c64 <xTaskRemoveFromEventList>
 8005b30:	4603      	mov	r3, r0
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d00e      	beq.n	8005b54 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005b36:	683b      	ldr	r3, [r7, #0]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d00b      	beq.n	8005b54 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	2201      	movs	r2, #1
 8005b40:	601a      	str	r2, [r3, #0]
 8005b42:	e007      	b.n	8005b54 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005b44:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005b48:	3301      	adds	r3, #1
 8005b4a:	b2db      	uxtb	r3, r3
 8005b4c:	b25a      	sxtb	r2, r3
 8005b4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b50:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005b54:	2301      	movs	r3, #1
 8005b56:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b58:	e001      	b.n	8005b5e <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b60:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	f383 8811 	msr	BASEPRI, r3
}
 8005b68:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005b6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	3738      	adds	r7, #56	@ 0x38
 8005b70:	46bd      	mov	sp, r7
 8005b72:	bd80      	pop	{r7, pc}

08005b74 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005b74:	b580      	push	{r7, lr}
 8005b76:	b08c      	sub	sp, #48	@ 0x30
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	60f8      	str	r0, [r7, #12]
 8005b7c:	60b9      	str	r1, [r7, #8]
 8005b7e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005b80:	2300      	movs	r3, #0
 8005b82:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005b88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d10b      	bne.n	8005ba6 <xQueueReceive+0x32>
	__asm volatile
 8005b8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b92:	f383 8811 	msr	BASEPRI, r3
 8005b96:	f3bf 8f6f 	isb	sy
 8005b9a:	f3bf 8f4f 	dsb	sy
 8005b9e:	623b      	str	r3, [r7, #32]
}
 8005ba0:	bf00      	nop
 8005ba2:	bf00      	nop
 8005ba4:	e7fd      	b.n	8005ba2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005ba6:	68bb      	ldr	r3, [r7, #8]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d103      	bne.n	8005bb4 <xQueueReceive+0x40>
 8005bac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d101      	bne.n	8005bb8 <xQueueReceive+0x44>
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	e000      	b.n	8005bba <xQueueReceive+0x46>
 8005bb8:	2300      	movs	r3, #0
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d10b      	bne.n	8005bd6 <xQueueReceive+0x62>
	__asm volatile
 8005bbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bc2:	f383 8811 	msr	BASEPRI, r3
 8005bc6:	f3bf 8f6f 	isb	sy
 8005bca:	f3bf 8f4f 	dsb	sy
 8005bce:	61fb      	str	r3, [r7, #28]
}
 8005bd0:	bf00      	nop
 8005bd2:	bf00      	nop
 8005bd4:	e7fd      	b.n	8005bd2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005bd6:	f001 fa0b 	bl	8006ff0 <xTaskGetSchedulerState>
 8005bda:	4603      	mov	r3, r0
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d102      	bne.n	8005be6 <xQueueReceive+0x72>
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d101      	bne.n	8005bea <xQueueReceive+0x76>
 8005be6:	2301      	movs	r3, #1
 8005be8:	e000      	b.n	8005bec <xQueueReceive+0x78>
 8005bea:	2300      	movs	r3, #0
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d10b      	bne.n	8005c08 <xQueueReceive+0x94>
	__asm volatile
 8005bf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bf4:	f383 8811 	msr	BASEPRI, r3
 8005bf8:	f3bf 8f6f 	isb	sy
 8005bfc:	f3bf 8f4f 	dsb	sy
 8005c00:	61bb      	str	r3, [r7, #24]
}
 8005c02:	bf00      	nop
 8005c04:	bf00      	nop
 8005c06:	e7fd      	b.n	8005c04 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005c08:	f002 f820 	bl	8007c4c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005c0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c10:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d01f      	beq.n	8005c58 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005c18:	68b9      	ldr	r1, [r7, #8]
 8005c1a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005c1c:	f000 fa1d 	bl	800605a <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c22:	1e5a      	subs	r2, r3, #1
 8005c24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c26:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005c28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c2a:	691b      	ldr	r3, [r3, #16]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d00f      	beq.n	8005c50 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005c30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c32:	3310      	adds	r3, #16
 8005c34:	4618      	mov	r0, r3
 8005c36:	f001 f815 	bl	8006c64 <xTaskRemoveFromEventList>
 8005c3a:	4603      	mov	r3, r0
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d007      	beq.n	8005c50 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005c40:	4b3c      	ldr	r3, [pc, #240]	@ (8005d34 <xQueueReceive+0x1c0>)
 8005c42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c46:	601a      	str	r2, [r3, #0]
 8005c48:	f3bf 8f4f 	dsb	sy
 8005c4c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005c50:	f002 f82c 	bl	8007cac <vPortExitCritical>
				return pdPASS;
 8005c54:	2301      	movs	r3, #1
 8005c56:	e069      	b.n	8005d2c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d103      	bne.n	8005c66 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005c5e:	f002 f825 	bl	8007cac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005c62:	2300      	movs	r3, #0
 8005c64:	e062      	b.n	8005d2c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005c66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d106      	bne.n	8005c7a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005c6c:	f107 0310 	add.w	r3, r7, #16
 8005c70:	4618      	mov	r0, r3
 8005c72:	f001 f85b 	bl	8006d2c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005c76:	2301      	movs	r3, #1
 8005c78:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005c7a:	f002 f817 	bl	8007cac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005c7e:	f000 fdc7 	bl	8006810 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005c82:	f001 ffe3 	bl	8007c4c <vPortEnterCritical>
 8005c86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c88:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005c8c:	b25b      	sxtb	r3, r3
 8005c8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c92:	d103      	bne.n	8005c9c <xQueueReceive+0x128>
 8005c94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c96:	2200      	movs	r2, #0
 8005c98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005c9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c9e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005ca2:	b25b      	sxtb	r3, r3
 8005ca4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ca8:	d103      	bne.n	8005cb2 <xQueueReceive+0x13e>
 8005caa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cac:	2200      	movs	r2, #0
 8005cae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005cb2:	f001 fffb 	bl	8007cac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005cb6:	1d3a      	adds	r2, r7, #4
 8005cb8:	f107 0310 	add.w	r3, r7, #16
 8005cbc:	4611      	mov	r1, r2
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	f001 f84a 	bl	8006d58 <xTaskCheckForTimeOut>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d123      	bne.n	8005d12 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005cca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005ccc:	f000 fa3d 	bl	800614a <prvIsQueueEmpty>
 8005cd0:	4603      	mov	r3, r0
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d017      	beq.n	8005d06 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005cd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cd8:	3324      	adds	r3, #36	@ 0x24
 8005cda:	687a      	ldr	r2, [r7, #4]
 8005cdc:	4611      	mov	r1, r2
 8005cde:	4618      	mov	r0, r3
 8005ce0:	f000 ff6e 	bl	8006bc0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005ce4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005ce6:	f000 f9de 	bl	80060a6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005cea:	f000 fd9f 	bl	800682c <xTaskResumeAll>
 8005cee:	4603      	mov	r3, r0
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d189      	bne.n	8005c08 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005cf4:	4b0f      	ldr	r3, [pc, #60]	@ (8005d34 <xQueueReceive+0x1c0>)
 8005cf6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005cfa:	601a      	str	r2, [r3, #0]
 8005cfc:	f3bf 8f4f 	dsb	sy
 8005d00:	f3bf 8f6f 	isb	sy
 8005d04:	e780      	b.n	8005c08 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005d06:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005d08:	f000 f9cd 	bl	80060a6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005d0c:	f000 fd8e 	bl	800682c <xTaskResumeAll>
 8005d10:	e77a      	b.n	8005c08 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005d12:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005d14:	f000 f9c7 	bl	80060a6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005d18:	f000 fd88 	bl	800682c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005d1c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005d1e:	f000 fa14 	bl	800614a <prvIsQueueEmpty>
 8005d22:	4603      	mov	r3, r0
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	f43f af6f 	beq.w	8005c08 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005d2a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	3730      	adds	r7, #48	@ 0x30
 8005d30:	46bd      	mov	sp, r7
 8005d32:	bd80      	pop	{r7, pc}
 8005d34:	e000ed04 	.word	0xe000ed04

08005d38 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b08e      	sub	sp, #56	@ 0x38
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
 8005d40:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8005d42:	2300      	movs	r3, #0
 8005d44:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005d4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d10b      	bne.n	8005d6c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8005d54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d58:	f383 8811 	msr	BASEPRI, r3
 8005d5c:	f3bf 8f6f 	isb	sy
 8005d60:	f3bf 8f4f 	dsb	sy
 8005d64:	623b      	str	r3, [r7, #32]
}
 8005d66:	bf00      	nop
 8005d68:	bf00      	nop
 8005d6a:	e7fd      	b.n	8005d68 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005d6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d00b      	beq.n	8005d8c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8005d74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d78:	f383 8811 	msr	BASEPRI, r3
 8005d7c:	f3bf 8f6f 	isb	sy
 8005d80:	f3bf 8f4f 	dsb	sy
 8005d84:	61fb      	str	r3, [r7, #28]
}
 8005d86:	bf00      	nop
 8005d88:	bf00      	nop
 8005d8a:	e7fd      	b.n	8005d88 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005d8c:	f001 f930 	bl	8006ff0 <xTaskGetSchedulerState>
 8005d90:	4603      	mov	r3, r0
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d102      	bne.n	8005d9c <xQueueSemaphoreTake+0x64>
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d101      	bne.n	8005da0 <xQueueSemaphoreTake+0x68>
 8005d9c:	2301      	movs	r3, #1
 8005d9e:	e000      	b.n	8005da2 <xQueueSemaphoreTake+0x6a>
 8005da0:	2300      	movs	r3, #0
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d10b      	bne.n	8005dbe <xQueueSemaphoreTake+0x86>
	__asm volatile
 8005da6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005daa:	f383 8811 	msr	BASEPRI, r3
 8005dae:	f3bf 8f6f 	isb	sy
 8005db2:	f3bf 8f4f 	dsb	sy
 8005db6:	61bb      	str	r3, [r7, #24]
}
 8005db8:	bf00      	nop
 8005dba:	bf00      	nop
 8005dbc:	e7fd      	b.n	8005dba <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005dbe:	f001 ff45 	bl	8007c4c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005dc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dc6:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005dc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d024      	beq.n	8005e18 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005dce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dd0:	1e5a      	subs	r2, r3, #1
 8005dd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dd4:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005dd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d104      	bne.n	8005de8 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005dde:	f001 fa81 	bl	80072e4 <pvTaskIncrementMutexHeldCount>
 8005de2:	4602      	mov	r2, r0
 8005de4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005de6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005de8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dea:	691b      	ldr	r3, [r3, #16]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d00f      	beq.n	8005e10 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005df0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005df2:	3310      	adds	r3, #16
 8005df4:	4618      	mov	r0, r3
 8005df6:	f000 ff35 	bl	8006c64 <xTaskRemoveFromEventList>
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d007      	beq.n	8005e10 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005e00:	4b54      	ldr	r3, [pc, #336]	@ (8005f54 <xQueueSemaphoreTake+0x21c>)
 8005e02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e06:	601a      	str	r2, [r3, #0]
 8005e08:	f3bf 8f4f 	dsb	sy
 8005e0c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005e10:	f001 ff4c 	bl	8007cac <vPortExitCritical>
				return pdPASS;
 8005e14:	2301      	movs	r3, #1
 8005e16:	e098      	b.n	8005f4a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d112      	bne.n	8005e44 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005e1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d00b      	beq.n	8005e3c <xQueueSemaphoreTake+0x104>
	__asm volatile
 8005e24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e28:	f383 8811 	msr	BASEPRI, r3
 8005e2c:	f3bf 8f6f 	isb	sy
 8005e30:	f3bf 8f4f 	dsb	sy
 8005e34:	617b      	str	r3, [r7, #20]
}
 8005e36:	bf00      	nop
 8005e38:	bf00      	nop
 8005e3a:	e7fd      	b.n	8005e38 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005e3c:	f001 ff36 	bl	8007cac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005e40:	2300      	movs	r3, #0
 8005e42:	e082      	b.n	8005f4a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005e44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d106      	bne.n	8005e58 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005e4a:	f107 030c 	add.w	r3, r7, #12
 8005e4e:	4618      	mov	r0, r3
 8005e50:	f000 ff6c 	bl	8006d2c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005e54:	2301      	movs	r3, #1
 8005e56:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005e58:	f001 ff28 	bl	8007cac <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005e5c:	f000 fcd8 	bl	8006810 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005e60:	f001 fef4 	bl	8007c4c <vPortEnterCritical>
 8005e64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e66:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005e6a:	b25b      	sxtb	r3, r3
 8005e6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e70:	d103      	bne.n	8005e7a <xQueueSemaphoreTake+0x142>
 8005e72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e74:	2200      	movs	r2, #0
 8005e76:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005e7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e7c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005e80:	b25b      	sxtb	r3, r3
 8005e82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e86:	d103      	bne.n	8005e90 <xQueueSemaphoreTake+0x158>
 8005e88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005e90:	f001 ff0c 	bl	8007cac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005e94:	463a      	mov	r2, r7
 8005e96:	f107 030c 	add.w	r3, r7, #12
 8005e9a:	4611      	mov	r1, r2
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	f000 ff5b 	bl	8006d58 <xTaskCheckForTimeOut>
 8005ea2:	4603      	mov	r3, r0
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d132      	bne.n	8005f0e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005ea8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005eaa:	f000 f94e 	bl	800614a <prvIsQueueEmpty>
 8005eae:	4603      	mov	r3, r0
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d026      	beq.n	8005f02 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005eb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d109      	bne.n	8005ed0 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8005ebc:	f001 fec6 	bl	8007c4c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005ec0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ec2:	689b      	ldr	r3, [r3, #8]
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	f001 f8b1 	bl	800702c <xTaskPriorityInherit>
 8005eca:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8005ecc:	f001 feee 	bl	8007cac <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005ed0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ed2:	3324      	adds	r3, #36	@ 0x24
 8005ed4:	683a      	ldr	r2, [r7, #0]
 8005ed6:	4611      	mov	r1, r2
 8005ed8:	4618      	mov	r0, r3
 8005eda:	f000 fe71 	bl	8006bc0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005ede:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005ee0:	f000 f8e1 	bl	80060a6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005ee4:	f000 fca2 	bl	800682c <xTaskResumeAll>
 8005ee8:	4603      	mov	r3, r0
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	f47f af67 	bne.w	8005dbe <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8005ef0:	4b18      	ldr	r3, [pc, #96]	@ (8005f54 <xQueueSemaphoreTake+0x21c>)
 8005ef2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ef6:	601a      	str	r2, [r3, #0]
 8005ef8:	f3bf 8f4f 	dsb	sy
 8005efc:	f3bf 8f6f 	isb	sy
 8005f00:	e75d      	b.n	8005dbe <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8005f02:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005f04:	f000 f8cf 	bl	80060a6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005f08:	f000 fc90 	bl	800682c <xTaskResumeAll>
 8005f0c:	e757      	b.n	8005dbe <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8005f0e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005f10:	f000 f8c9 	bl	80060a6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005f14:	f000 fc8a 	bl	800682c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005f18:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005f1a:	f000 f916 	bl	800614a <prvIsQueueEmpty>
 8005f1e:	4603      	mov	r3, r0
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	f43f af4c 	beq.w	8005dbe <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8005f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d00d      	beq.n	8005f48 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8005f2c:	f001 fe8e 	bl	8007c4c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005f30:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005f32:	f000 f811 	bl	8005f58 <prvGetDisinheritPriorityAfterTimeout>
 8005f36:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8005f38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f3a:	689b      	ldr	r3, [r3, #8]
 8005f3c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005f3e:	4618      	mov	r0, r3
 8005f40:	f001 f94c 	bl	80071dc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005f44:	f001 feb2 	bl	8007cac <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005f48:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	3738      	adds	r7, #56	@ 0x38
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	bd80      	pop	{r7, pc}
 8005f52:	bf00      	nop
 8005f54:	e000ed04 	.word	0xe000ed04

08005f58 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8005f58:	b480      	push	{r7}
 8005f5a:	b085      	sub	sp, #20
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d006      	beq.n	8005f76 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8005f72:	60fb      	str	r3, [r7, #12]
 8005f74:	e001      	b.n	8005f7a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8005f76:	2300      	movs	r3, #0
 8005f78:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8005f7a:	68fb      	ldr	r3, [r7, #12]
	}
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	3714      	adds	r7, #20
 8005f80:	46bd      	mov	sp, r7
 8005f82:	bc80      	pop	{r7}
 8005f84:	4770      	bx	lr

08005f86 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005f86:	b580      	push	{r7, lr}
 8005f88:	b086      	sub	sp, #24
 8005f8a:	af00      	add	r7, sp, #0
 8005f8c:	60f8      	str	r0, [r7, #12]
 8005f8e:	60b9      	str	r1, [r7, #8]
 8005f90:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005f92:	2300      	movs	r3, #0
 8005f94:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f9a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d10d      	bne.n	8005fc0 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d14d      	bne.n	8006048 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	689b      	ldr	r3, [r3, #8]
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	f001 f8a3 	bl	80070fc <xTaskPriorityDisinherit>
 8005fb6:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	609a      	str	r2, [r3, #8]
 8005fbe:	e043      	b.n	8006048 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d119      	bne.n	8005ffa <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	6858      	ldr	r0, [r3, #4]
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fce:	461a      	mov	r2, r3
 8005fd0:	68b9      	ldr	r1, [r7, #8]
 8005fd2:	f002 f9f1 	bl	80083b8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	685a      	ldr	r2, [r3, #4]
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fde:	441a      	add	r2, r3
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	685a      	ldr	r2, [r3, #4]
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	689b      	ldr	r3, [r3, #8]
 8005fec:	429a      	cmp	r2, r3
 8005fee:	d32b      	bcc.n	8006048 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681a      	ldr	r2, [r3, #0]
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	605a      	str	r2, [r3, #4]
 8005ff8:	e026      	b.n	8006048 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	68d8      	ldr	r0, [r3, #12]
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006002:	461a      	mov	r2, r3
 8006004:	68b9      	ldr	r1, [r7, #8]
 8006006:	f002 f9d7 	bl	80083b8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	68da      	ldr	r2, [r3, #12]
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006012:	425b      	negs	r3, r3
 8006014:	441a      	add	r2, r3
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	68da      	ldr	r2, [r3, #12]
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	429a      	cmp	r2, r3
 8006024:	d207      	bcs.n	8006036 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	689a      	ldr	r2, [r3, #8]
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800602e:	425b      	negs	r3, r3
 8006030:	441a      	add	r2, r3
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2b02      	cmp	r3, #2
 800603a:	d105      	bne.n	8006048 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800603c:	693b      	ldr	r3, [r7, #16]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d002      	beq.n	8006048 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006042:	693b      	ldr	r3, [r7, #16]
 8006044:	3b01      	subs	r3, #1
 8006046:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006048:	693b      	ldr	r3, [r7, #16]
 800604a:	1c5a      	adds	r2, r3, #1
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006050:	697b      	ldr	r3, [r7, #20]
}
 8006052:	4618      	mov	r0, r3
 8006054:	3718      	adds	r7, #24
 8006056:	46bd      	mov	sp, r7
 8006058:	bd80      	pop	{r7, pc}

0800605a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800605a:	b580      	push	{r7, lr}
 800605c:	b082      	sub	sp, #8
 800605e:	af00      	add	r7, sp, #0
 8006060:	6078      	str	r0, [r7, #4]
 8006062:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006068:	2b00      	cmp	r3, #0
 800606a:	d018      	beq.n	800609e <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	68da      	ldr	r2, [r3, #12]
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006074:	441a      	add	r2, r3
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	68da      	ldr	r2, [r3, #12]
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	689b      	ldr	r3, [r3, #8]
 8006082:	429a      	cmp	r2, r3
 8006084:	d303      	bcc.n	800608e <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681a      	ldr	r2, [r3, #0]
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	68d9      	ldr	r1, [r3, #12]
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006096:	461a      	mov	r2, r3
 8006098:	6838      	ldr	r0, [r7, #0]
 800609a:	f002 f98d 	bl	80083b8 <memcpy>
	}
}
 800609e:	bf00      	nop
 80060a0:	3708      	adds	r7, #8
 80060a2:	46bd      	mov	sp, r7
 80060a4:	bd80      	pop	{r7, pc}

080060a6 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80060a6:	b580      	push	{r7, lr}
 80060a8:	b084      	sub	sp, #16
 80060aa:	af00      	add	r7, sp, #0
 80060ac:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80060ae:	f001 fdcd 	bl	8007c4c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80060b8:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80060ba:	e011      	b.n	80060e0 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d012      	beq.n	80060ea <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	3324      	adds	r3, #36	@ 0x24
 80060c8:	4618      	mov	r0, r3
 80060ca:	f000 fdcb 	bl	8006c64 <xTaskRemoveFromEventList>
 80060ce:	4603      	mov	r3, r0
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d001      	beq.n	80060d8 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80060d4:	f000 fea4 	bl	8006e20 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80060d8:	7bfb      	ldrb	r3, [r7, #15]
 80060da:	3b01      	subs	r3, #1
 80060dc:	b2db      	uxtb	r3, r3
 80060de:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80060e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	dce9      	bgt.n	80060bc <prvUnlockQueue+0x16>
 80060e8:	e000      	b.n	80060ec <prvUnlockQueue+0x46>
					break;
 80060ea:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	22ff      	movs	r2, #255	@ 0xff
 80060f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80060f4:	f001 fdda 	bl	8007cac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80060f8:	f001 fda8 	bl	8007c4c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006102:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006104:	e011      	b.n	800612a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	691b      	ldr	r3, [r3, #16]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d012      	beq.n	8006134 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	3310      	adds	r3, #16
 8006112:	4618      	mov	r0, r3
 8006114:	f000 fda6 	bl	8006c64 <xTaskRemoveFromEventList>
 8006118:	4603      	mov	r3, r0
 800611a:	2b00      	cmp	r3, #0
 800611c:	d001      	beq.n	8006122 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800611e:	f000 fe7f 	bl	8006e20 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006122:	7bbb      	ldrb	r3, [r7, #14]
 8006124:	3b01      	subs	r3, #1
 8006126:	b2db      	uxtb	r3, r3
 8006128:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800612a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800612e:	2b00      	cmp	r3, #0
 8006130:	dce9      	bgt.n	8006106 <prvUnlockQueue+0x60>
 8006132:	e000      	b.n	8006136 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006134:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	22ff      	movs	r2, #255	@ 0xff
 800613a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800613e:	f001 fdb5 	bl	8007cac <vPortExitCritical>
}
 8006142:	bf00      	nop
 8006144:	3710      	adds	r7, #16
 8006146:	46bd      	mov	sp, r7
 8006148:	bd80      	pop	{r7, pc}

0800614a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800614a:	b580      	push	{r7, lr}
 800614c:	b084      	sub	sp, #16
 800614e:	af00      	add	r7, sp, #0
 8006150:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006152:	f001 fd7b 	bl	8007c4c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800615a:	2b00      	cmp	r3, #0
 800615c:	d102      	bne.n	8006164 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800615e:	2301      	movs	r3, #1
 8006160:	60fb      	str	r3, [r7, #12]
 8006162:	e001      	b.n	8006168 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006164:	2300      	movs	r3, #0
 8006166:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006168:	f001 fda0 	bl	8007cac <vPortExitCritical>

	return xReturn;
 800616c:	68fb      	ldr	r3, [r7, #12]
}
 800616e:	4618      	mov	r0, r3
 8006170:	3710      	adds	r7, #16
 8006172:	46bd      	mov	sp, r7
 8006174:	bd80      	pop	{r7, pc}

08006176 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006176:	b580      	push	{r7, lr}
 8006178:	b084      	sub	sp, #16
 800617a:	af00      	add	r7, sp, #0
 800617c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800617e:	f001 fd65 	bl	8007c4c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800618a:	429a      	cmp	r2, r3
 800618c:	d102      	bne.n	8006194 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800618e:	2301      	movs	r3, #1
 8006190:	60fb      	str	r3, [r7, #12]
 8006192:	e001      	b.n	8006198 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006194:	2300      	movs	r3, #0
 8006196:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006198:	f001 fd88 	bl	8007cac <vPortExitCritical>

	return xReturn;
 800619c:	68fb      	ldr	r3, [r7, #12]
}
 800619e:	4618      	mov	r0, r3
 80061a0:	3710      	adds	r7, #16
 80061a2:	46bd      	mov	sp, r7
 80061a4:	bd80      	pop	{r7, pc}
	...

080061a8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80061a8:	b480      	push	{r7}
 80061aa:	b085      	sub	sp, #20
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
 80061b0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80061b2:	2300      	movs	r3, #0
 80061b4:	60fb      	str	r3, [r7, #12]
 80061b6:	e014      	b.n	80061e2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80061b8:	4a0e      	ldr	r2, [pc, #56]	@ (80061f4 <vQueueAddToRegistry+0x4c>)
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d10b      	bne.n	80061dc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80061c4:	490b      	ldr	r1, [pc, #44]	@ (80061f4 <vQueueAddToRegistry+0x4c>)
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	683a      	ldr	r2, [r7, #0]
 80061ca:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80061ce:	4a09      	ldr	r2, [pc, #36]	@ (80061f4 <vQueueAddToRegistry+0x4c>)
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	00db      	lsls	r3, r3, #3
 80061d4:	4413      	add	r3, r2
 80061d6:	687a      	ldr	r2, [r7, #4]
 80061d8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80061da:	e006      	b.n	80061ea <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	3301      	adds	r3, #1
 80061e0:	60fb      	str	r3, [r7, #12]
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	2b07      	cmp	r3, #7
 80061e6:	d9e7      	bls.n	80061b8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80061e8:	bf00      	nop
 80061ea:	bf00      	nop
 80061ec:	3714      	adds	r7, #20
 80061ee:	46bd      	mov	sp, r7
 80061f0:	bc80      	pop	{r7}
 80061f2:	4770      	bx	lr
 80061f4:	20000dd4 	.word	0x20000dd4

080061f8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	b086      	sub	sp, #24
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	60f8      	str	r0, [r7, #12]
 8006200:	60b9      	str	r1, [r7, #8]
 8006202:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006208:	f001 fd20 	bl	8007c4c <vPortEnterCritical>
 800620c:	697b      	ldr	r3, [r7, #20]
 800620e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006212:	b25b      	sxtb	r3, r3
 8006214:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006218:	d103      	bne.n	8006222 <vQueueWaitForMessageRestricted+0x2a>
 800621a:	697b      	ldr	r3, [r7, #20]
 800621c:	2200      	movs	r2, #0
 800621e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006222:	697b      	ldr	r3, [r7, #20]
 8006224:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006228:	b25b      	sxtb	r3, r3
 800622a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800622e:	d103      	bne.n	8006238 <vQueueWaitForMessageRestricted+0x40>
 8006230:	697b      	ldr	r3, [r7, #20]
 8006232:	2200      	movs	r2, #0
 8006234:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006238:	f001 fd38 	bl	8007cac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800623c:	697b      	ldr	r3, [r7, #20]
 800623e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006240:	2b00      	cmp	r3, #0
 8006242:	d106      	bne.n	8006252 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006244:	697b      	ldr	r3, [r7, #20]
 8006246:	3324      	adds	r3, #36	@ 0x24
 8006248:	687a      	ldr	r2, [r7, #4]
 800624a:	68b9      	ldr	r1, [r7, #8]
 800624c:	4618      	mov	r0, r3
 800624e:	f000 fcdd 	bl	8006c0c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006252:	6978      	ldr	r0, [r7, #20]
 8006254:	f7ff ff27 	bl	80060a6 <prvUnlockQueue>
	}
 8006258:	bf00      	nop
 800625a:	3718      	adds	r7, #24
 800625c:	46bd      	mov	sp, r7
 800625e:	bd80      	pop	{r7, pc}

08006260 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006260:	b580      	push	{r7, lr}
 8006262:	b08e      	sub	sp, #56	@ 0x38
 8006264:	af04      	add	r7, sp, #16
 8006266:	60f8      	str	r0, [r7, #12]
 8006268:	60b9      	str	r1, [r7, #8]
 800626a:	607a      	str	r2, [r7, #4]
 800626c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800626e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006270:	2b00      	cmp	r3, #0
 8006272:	d10b      	bne.n	800628c <xTaskCreateStatic+0x2c>
	__asm volatile
 8006274:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006278:	f383 8811 	msr	BASEPRI, r3
 800627c:	f3bf 8f6f 	isb	sy
 8006280:	f3bf 8f4f 	dsb	sy
 8006284:	623b      	str	r3, [r7, #32]
}
 8006286:	bf00      	nop
 8006288:	bf00      	nop
 800628a:	e7fd      	b.n	8006288 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800628c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800628e:	2b00      	cmp	r3, #0
 8006290:	d10b      	bne.n	80062aa <xTaskCreateStatic+0x4a>
	__asm volatile
 8006292:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006296:	f383 8811 	msr	BASEPRI, r3
 800629a:	f3bf 8f6f 	isb	sy
 800629e:	f3bf 8f4f 	dsb	sy
 80062a2:	61fb      	str	r3, [r7, #28]
}
 80062a4:	bf00      	nop
 80062a6:	bf00      	nop
 80062a8:	e7fd      	b.n	80062a6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80062aa:	23a8      	movs	r3, #168	@ 0xa8
 80062ac:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80062ae:	693b      	ldr	r3, [r7, #16]
 80062b0:	2ba8      	cmp	r3, #168	@ 0xa8
 80062b2:	d00b      	beq.n	80062cc <xTaskCreateStatic+0x6c>
	__asm volatile
 80062b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062b8:	f383 8811 	msr	BASEPRI, r3
 80062bc:	f3bf 8f6f 	isb	sy
 80062c0:	f3bf 8f4f 	dsb	sy
 80062c4:	61bb      	str	r3, [r7, #24]
}
 80062c6:	bf00      	nop
 80062c8:	bf00      	nop
 80062ca:	e7fd      	b.n	80062c8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80062cc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80062ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d01e      	beq.n	8006312 <xTaskCreateStatic+0xb2>
 80062d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d01b      	beq.n	8006312 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80062da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062dc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80062de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062e0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80062e2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80062e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062e6:	2202      	movs	r2, #2
 80062e8:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80062ec:	2300      	movs	r3, #0
 80062ee:	9303      	str	r3, [sp, #12]
 80062f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062f2:	9302      	str	r3, [sp, #8]
 80062f4:	f107 0314 	add.w	r3, r7, #20
 80062f8:	9301      	str	r3, [sp, #4]
 80062fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062fc:	9300      	str	r3, [sp, #0]
 80062fe:	683b      	ldr	r3, [r7, #0]
 8006300:	687a      	ldr	r2, [r7, #4]
 8006302:	68b9      	ldr	r1, [r7, #8]
 8006304:	68f8      	ldr	r0, [r7, #12]
 8006306:	f000 f851 	bl	80063ac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800630a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800630c:	f000 f8f6 	bl	80064fc <prvAddNewTaskToReadyList>
 8006310:	e001      	b.n	8006316 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8006312:	2300      	movs	r3, #0
 8006314:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006316:	697b      	ldr	r3, [r7, #20]
	}
 8006318:	4618      	mov	r0, r3
 800631a:	3728      	adds	r7, #40	@ 0x28
 800631c:	46bd      	mov	sp, r7
 800631e:	bd80      	pop	{r7, pc}

08006320 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006320:	b580      	push	{r7, lr}
 8006322:	b08c      	sub	sp, #48	@ 0x30
 8006324:	af04      	add	r7, sp, #16
 8006326:	60f8      	str	r0, [r7, #12]
 8006328:	60b9      	str	r1, [r7, #8]
 800632a:	603b      	str	r3, [r7, #0]
 800632c:	4613      	mov	r3, r2
 800632e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006330:	88fb      	ldrh	r3, [r7, #6]
 8006332:	009b      	lsls	r3, r3, #2
 8006334:	4618      	mov	r0, r3
 8006336:	f001 fd8b 	bl	8007e50 <pvPortMalloc>
 800633a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800633c:	697b      	ldr	r3, [r7, #20]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d00e      	beq.n	8006360 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006342:	20a8      	movs	r0, #168	@ 0xa8
 8006344:	f001 fd84 	bl	8007e50 <pvPortMalloc>
 8006348:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800634a:	69fb      	ldr	r3, [r7, #28]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d003      	beq.n	8006358 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006350:	69fb      	ldr	r3, [r7, #28]
 8006352:	697a      	ldr	r2, [r7, #20]
 8006354:	631a      	str	r2, [r3, #48]	@ 0x30
 8006356:	e005      	b.n	8006364 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006358:	6978      	ldr	r0, [r7, #20]
 800635a:	f001 fe47 	bl	8007fec <vPortFree>
 800635e:	e001      	b.n	8006364 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006360:	2300      	movs	r3, #0
 8006362:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006364:	69fb      	ldr	r3, [r7, #28]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d017      	beq.n	800639a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800636a:	69fb      	ldr	r3, [r7, #28]
 800636c:	2200      	movs	r2, #0
 800636e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006372:	88fa      	ldrh	r2, [r7, #6]
 8006374:	2300      	movs	r3, #0
 8006376:	9303      	str	r3, [sp, #12]
 8006378:	69fb      	ldr	r3, [r7, #28]
 800637a:	9302      	str	r3, [sp, #8]
 800637c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800637e:	9301      	str	r3, [sp, #4]
 8006380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006382:	9300      	str	r3, [sp, #0]
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	68b9      	ldr	r1, [r7, #8]
 8006388:	68f8      	ldr	r0, [r7, #12]
 800638a:	f000 f80f 	bl	80063ac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800638e:	69f8      	ldr	r0, [r7, #28]
 8006390:	f000 f8b4 	bl	80064fc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006394:	2301      	movs	r3, #1
 8006396:	61bb      	str	r3, [r7, #24]
 8006398:	e002      	b.n	80063a0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800639a:	f04f 33ff 	mov.w	r3, #4294967295
 800639e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80063a0:	69bb      	ldr	r3, [r7, #24]
	}
 80063a2:	4618      	mov	r0, r3
 80063a4:	3720      	adds	r7, #32
 80063a6:	46bd      	mov	sp, r7
 80063a8:	bd80      	pop	{r7, pc}
	...

080063ac <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80063ac:	b580      	push	{r7, lr}
 80063ae:	b088      	sub	sp, #32
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	60f8      	str	r0, [r7, #12]
 80063b4:	60b9      	str	r1, [r7, #8]
 80063b6:	607a      	str	r2, [r7, #4]
 80063b8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80063ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063bc:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	009b      	lsls	r3, r3, #2
 80063c2:	461a      	mov	r2, r3
 80063c4:	21a5      	movs	r1, #165	@ 0xa5
 80063c6:	f001 ff65 	bl	8008294 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80063ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063cc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80063d4:	3b01      	subs	r3, #1
 80063d6:	009b      	lsls	r3, r3, #2
 80063d8:	4413      	add	r3, r2
 80063da:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80063dc:	69bb      	ldr	r3, [r7, #24]
 80063de:	f023 0307 	bic.w	r3, r3, #7
 80063e2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80063e4:	69bb      	ldr	r3, [r7, #24]
 80063e6:	f003 0307 	and.w	r3, r3, #7
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d00b      	beq.n	8006406 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80063ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063f2:	f383 8811 	msr	BASEPRI, r3
 80063f6:	f3bf 8f6f 	isb	sy
 80063fa:	f3bf 8f4f 	dsb	sy
 80063fe:	617b      	str	r3, [r7, #20]
}
 8006400:	bf00      	nop
 8006402:	bf00      	nop
 8006404:	e7fd      	b.n	8006402 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006406:	68bb      	ldr	r3, [r7, #8]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d01f      	beq.n	800644c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800640c:	2300      	movs	r3, #0
 800640e:	61fb      	str	r3, [r7, #28]
 8006410:	e012      	b.n	8006438 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006412:	68ba      	ldr	r2, [r7, #8]
 8006414:	69fb      	ldr	r3, [r7, #28]
 8006416:	4413      	add	r3, r2
 8006418:	7819      	ldrb	r1, [r3, #0]
 800641a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800641c:	69fb      	ldr	r3, [r7, #28]
 800641e:	4413      	add	r3, r2
 8006420:	3334      	adds	r3, #52	@ 0x34
 8006422:	460a      	mov	r2, r1
 8006424:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006426:	68ba      	ldr	r2, [r7, #8]
 8006428:	69fb      	ldr	r3, [r7, #28]
 800642a:	4413      	add	r3, r2
 800642c:	781b      	ldrb	r3, [r3, #0]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d006      	beq.n	8006440 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006432:	69fb      	ldr	r3, [r7, #28]
 8006434:	3301      	adds	r3, #1
 8006436:	61fb      	str	r3, [r7, #28]
 8006438:	69fb      	ldr	r3, [r7, #28]
 800643a:	2b0f      	cmp	r3, #15
 800643c:	d9e9      	bls.n	8006412 <prvInitialiseNewTask+0x66>
 800643e:	e000      	b.n	8006442 <prvInitialiseNewTask+0x96>
			{
				break;
 8006440:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006444:	2200      	movs	r2, #0
 8006446:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800644a:	e003      	b.n	8006454 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800644c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800644e:	2200      	movs	r2, #0
 8006450:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006454:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006456:	2b37      	cmp	r3, #55	@ 0x37
 8006458:	d901      	bls.n	800645e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800645a:	2337      	movs	r3, #55	@ 0x37
 800645c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800645e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006460:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006462:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006466:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006468:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800646a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800646c:	2200      	movs	r2, #0
 800646e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006470:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006472:	3304      	adds	r3, #4
 8006474:	4618      	mov	r0, r3
 8006476:	f7fe ff76 	bl	8005366 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800647a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800647c:	3318      	adds	r3, #24
 800647e:	4618      	mov	r0, r3
 8006480:	f7fe ff71 	bl	8005366 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006484:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006486:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006488:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800648a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800648c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006492:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006496:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006498:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800649a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800649c:	2200      	movs	r2, #0
 800649e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80064a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064a4:	2200      	movs	r2, #0
 80064a6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80064aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064ac:	3354      	adds	r3, #84	@ 0x54
 80064ae:	224c      	movs	r2, #76	@ 0x4c
 80064b0:	2100      	movs	r1, #0
 80064b2:	4618      	mov	r0, r3
 80064b4:	f001 feee 	bl	8008294 <memset>
 80064b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064ba:	4a0d      	ldr	r2, [pc, #52]	@ (80064f0 <prvInitialiseNewTask+0x144>)
 80064bc:	659a      	str	r2, [r3, #88]	@ 0x58
 80064be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064c0:	4a0c      	ldr	r2, [pc, #48]	@ (80064f4 <prvInitialiseNewTask+0x148>)
 80064c2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80064c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064c6:	4a0c      	ldr	r2, [pc, #48]	@ (80064f8 <prvInitialiseNewTask+0x14c>)
 80064c8:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80064ca:	683a      	ldr	r2, [r7, #0]
 80064cc:	68f9      	ldr	r1, [r7, #12]
 80064ce:	69b8      	ldr	r0, [r7, #24]
 80064d0:	f001 fac8 	bl	8007a64 <pxPortInitialiseStack>
 80064d4:	4602      	mov	r2, r0
 80064d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064d8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80064da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d002      	beq.n	80064e6 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80064e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80064e4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80064e6:	bf00      	nop
 80064e8:	3720      	adds	r7, #32
 80064ea:	46bd      	mov	sp, r7
 80064ec:	bd80      	pop	{r7, pc}
 80064ee:	bf00      	nop
 80064f0:	20002068 	.word	0x20002068
 80064f4:	200020d0 	.word	0x200020d0
 80064f8:	20002138 	.word	0x20002138

080064fc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b082      	sub	sp, #8
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006504:	f001 fba2 	bl	8007c4c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006508:	4b2d      	ldr	r3, [pc, #180]	@ (80065c0 <prvAddNewTaskToReadyList+0xc4>)
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	3301      	adds	r3, #1
 800650e:	4a2c      	ldr	r2, [pc, #176]	@ (80065c0 <prvAddNewTaskToReadyList+0xc4>)
 8006510:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006512:	4b2c      	ldr	r3, [pc, #176]	@ (80065c4 <prvAddNewTaskToReadyList+0xc8>)
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d109      	bne.n	800652e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800651a:	4a2a      	ldr	r2, [pc, #168]	@ (80065c4 <prvAddNewTaskToReadyList+0xc8>)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006520:	4b27      	ldr	r3, [pc, #156]	@ (80065c0 <prvAddNewTaskToReadyList+0xc4>)
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	2b01      	cmp	r3, #1
 8006526:	d110      	bne.n	800654a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006528:	f000 fc9e 	bl	8006e68 <prvInitialiseTaskLists>
 800652c:	e00d      	b.n	800654a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800652e:	4b26      	ldr	r3, [pc, #152]	@ (80065c8 <prvAddNewTaskToReadyList+0xcc>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d109      	bne.n	800654a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006536:	4b23      	ldr	r3, [pc, #140]	@ (80065c4 <prvAddNewTaskToReadyList+0xc8>)
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006540:	429a      	cmp	r2, r3
 8006542:	d802      	bhi.n	800654a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006544:	4a1f      	ldr	r2, [pc, #124]	@ (80065c4 <prvAddNewTaskToReadyList+0xc8>)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800654a:	4b20      	ldr	r3, [pc, #128]	@ (80065cc <prvAddNewTaskToReadyList+0xd0>)
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	3301      	adds	r3, #1
 8006550:	4a1e      	ldr	r2, [pc, #120]	@ (80065cc <prvAddNewTaskToReadyList+0xd0>)
 8006552:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006554:	4b1d      	ldr	r3, [pc, #116]	@ (80065cc <prvAddNewTaskToReadyList+0xd0>)
 8006556:	681a      	ldr	r2, [r3, #0]
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006560:	4b1b      	ldr	r3, [pc, #108]	@ (80065d0 <prvAddNewTaskToReadyList+0xd4>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	429a      	cmp	r2, r3
 8006566:	d903      	bls.n	8006570 <prvAddNewTaskToReadyList+0x74>
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800656c:	4a18      	ldr	r2, [pc, #96]	@ (80065d0 <prvAddNewTaskToReadyList+0xd4>)
 800656e:	6013      	str	r3, [r2, #0]
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006574:	4613      	mov	r3, r2
 8006576:	009b      	lsls	r3, r3, #2
 8006578:	4413      	add	r3, r2
 800657a:	009b      	lsls	r3, r3, #2
 800657c:	4a15      	ldr	r2, [pc, #84]	@ (80065d4 <prvAddNewTaskToReadyList+0xd8>)
 800657e:	441a      	add	r2, r3
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	3304      	adds	r3, #4
 8006584:	4619      	mov	r1, r3
 8006586:	4610      	mov	r0, r2
 8006588:	f7fe fef9 	bl	800537e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800658c:	f001 fb8e 	bl	8007cac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006590:	4b0d      	ldr	r3, [pc, #52]	@ (80065c8 <prvAddNewTaskToReadyList+0xcc>)
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	2b00      	cmp	r3, #0
 8006596:	d00e      	beq.n	80065b6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006598:	4b0a      	ldr	r3, [pc, #40]	@ (80065c4 <prvAddNewTaskToReadyList+0xc8>)
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065a2:	429a      	cmp	r2, r3
 80065a4:	d207      	bcs.n	80065b6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80065a6:	4b0c      	ldr	r3, [pc, #48]	@ (80065d8 <prvAddNewTaskToReadyList+0xdc>)
 80065a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80065ac:	601a      	str	r2, [r3, #0]
 80065ae:	f3bf 8f4f 	dsb	sy
 80065b2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80065b6:	bf00      	nop
 80065b8:	3708      	adds	r7, #8
 80065ba:	46bd      	mov	sp, r7
 80065bc:	bd80      	pop	{r7, pc}
 80065be:	bf00      	nop
 80065c0:	200012e8 	.word	0x200012e8
 80065c4:	20000e14 	.word	0x20000e14
 80065c8:	200012f4 	.word	0x200012f4
 80065cc:	20001304 	.word	0x20001304
 80065d0:	200012f0 	.word	0x200012f0
 80065d4:	20000e18 	.word	0x20000e18
 80065d8:	e000ed04 	.word	0xe000ed04

080065dc <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 80065dc:	b580      	push	{r7, lr}
 80065de:	b084      	sub	sp, #16
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 80065e4:	f001 fb32 	bl	8007c4c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d102      	bne.n	80065f4 <vTaskDelete+0x18>
 80065ee:	4b2d      	ldr	r3, [pc, #180]	@ (80066a4 <vTaskDelete+0xc8>)
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	e000      	b.n	80065f6 <vTaskDelete+0x1a>
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	3304      	adds	r3, #4
 80065fc:	4618      	mov	r0, r3
 80065fe:	f7fe ff19 	bl	8005434 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006606:	2b00      	cmp	r3, #0
 8006608:	d004      	beq.n	8006614 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	3318      	adds	r3, #24
 800660e:	4618      	mov	r0, r3
 8006610:	f7fe ff10 	bl	8005434 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8006614:	4b24      	ldr	r3, [pc, #144]	@ (80066a8 <vTaskDelete+0xcc>)
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	3301      	adds	r3, #1
 800661a:	4a23      	ldr	r2, [pc, #140]	@ (80066a8 <vTaskDelete+0xcc>)
 800661c:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800661e:	4b21      	ldr	r3, [pc, #132]	@ (80066a4 <vTaskDelete+0xc8>)
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	68fa      	ldr	r2, [r7, #12]
 8006624:	429a      	cmp	r2, r3
 8006626:	d10b      	bne.n	8006640 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	3304      	adds	r3, #4
 800662c:	4619      	mov	r1, r3
 800662e:	481f      	ldr	r0, [pc, #124]	@ (80066ac <vTaskDelete+0xd0>)
 8006630:	f7fe fea5 	bl	800537e <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8006634:	4b1e      	ldr	r3, [pc, #120]	@ (80066b0 <vTaskDelete+0xd4>)
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	3301      	adds	r3, #1
 800663a:	4a1d      	ldr	r2, [pc, #116]	@ (80066b0 <vTaskDelete+0xd4>)
 800663c:	6013      	str	r3, [r2, #0]
 800663e:	e009      	b.n	8006654 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8006640:	4b1c      	ldr	r3, [pc, #112]	@ (80066b4 <vTaskDelete+0xd8>)
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	3b01      	subs	r3, #1
 8006646:	4a1b      	ldr	r2, [pc, #108]	@ (80066b4 <vTaskDelete+0xd8>)
 8006648:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 800664a:	68f8      	ldr	r0, [r7, #12]
 800664c:	f000 fc7a 	bl	8006f44 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8006650:	f000 fcae 	bl	8006fb0 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8006654:	f001 fb2a 	bl	8007cac <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8006658:	4b17      	ldr	r3, [pc, #92]	@ (80066b8 <vTaskDelete+0xdc>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d01c      	beq.n	800669a <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 8006660:	4b10      	ldr	r3, [pc, #64]	@ (80066a4 <vTaskDelete+0xc8>)
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	68fa      	ldr	r2, [r7, #12]
 8006666:	429a      	cmp	r2, r3
 8006668:	d117      	bne.n	800669a <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800666a:	4b14      	ldr	r3, [pc, #80]	@ (80066bc <vTaskDelete+0xe0>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d00b      	beq.n	800668a <vTaskDelete+0xae>
	__asm volatile
 8006672:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006676:	f383 8811 	msr	BASEPRI, r3
 800667a:	f3bf 8f6f 	isb	sy
 800667e:	f3bf 8f4f 	dsb	sy
 8006682:	60bb      	str	r3, [r7, #8]
}
 8006684:	bf00      	nop
 8006686:	bf00      	nop
 8006688:	e7fd      	b.n	8006686 <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 800668a:	4b0d      	ldr	r3, [pc, #52]	@ (80066c0 <vTaskDelete+0xe4>)
 800668c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006690:	601a      	str	r2, [r3, #0]
 8006692:	f3bf 8f4f 	dsb	sy
 8006696:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800669a:	bf00      	nop
 800669c:	3710      	adds	r7, #16
 800669e:	46bd      	mov	sp, r7
 80066a0:	bd80      	pop	{r7, pc}
 80066a2:	bf00      	nop
 80066a4:	20000e14 	.word	0x20000e14
 80066a8:	20001304 	.word	0x20001304
 80066ac:	200012bc 	.word	0x200012bc
 80066b0:	200012d0 	.word	0x200012d0
 80066b4:	200012e8 	.word	0x200012e8
 80066b8:	200012f4 	.word	0x200012f4
 80066bc:	20001310 	.word	0x20001310
 80066c0:	e000ed04 	.word	0xe000ed04

080066c4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b084      	sub	sp, #16
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80066cc:	2300      	movs	r3, #0
 80066ce:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d018      	beq.n	8006708 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80066d6:	4b14      	ldr	r3, [pc, #80]	@ (8006728 <vTaskDelay+0x64>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d00b      	beq.n	80066f6 <vTaskDelay+0x32>
	__asm volatile
 80066de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066e2:	f383 8811 	msr	BASEPRI, r3
 80066e6:	f3bf 8f6f 	isb	sy
 80066ea:	f3bf 8f4f 	dsb	sy
 80066ee:	60bb      	str	r3, [r7, #8]
}
 80066f0:	bf00      	nop
 80066f2:	bf00      	nop
 80066f4:	e7fd      	b.n	80066f2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80066f6:	f000 f88b 	bl	8006810 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80066fa:	2100      	movs	r1, #0
 80066fc:	6878      	ldr	r0, [r7, #4]
 80066fe:	f000 fe05 	bl	800730c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006702:	f000 f893 	bl	800682c <xTaskResumeAll>
 8006706:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	2b00      	cmp	r3, #0
 800670c:	d107      	bne.n	800671e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800670e:	4b07      	ldr	r3, [pc, #28]	@ (800672c <vTaskDelay+0x68>)
 8006710:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006714:	601a      	str	r2, [r3, #0]
 8006716:	f3bf 8f4f 	dsb	sy
 800671a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800671e:	bf00      	nop
 8006720:	3710      	adds	r7, #16
 8006722:	46bd      	mov	sp, r7
 8006724:	bd80      	pop	{r7, pc}
 8006726:	bf00      	nop
 8006728:	20001310 	.word	0x20001310
 800672c:	e000ed04 	.word	0xe000ed04

08006730 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b08a      	sub	sp, #40	@ 0x28
 8006734:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006736:	2300      	movs	r3, #0
 8006738:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800673a:	2300      	movs	r3, #0
 800673c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800673e:	463a      	mov	r2, r7
 8006740:	1d39      	adds	r1, r7, #4
 8006742:	f107 0308 	add.w	r3, r7, #8
 8006746:	4618      	mov	r0, r3
 8006748:	f7fe fdbc 	bl	80052c4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800674c:	6839      	ldr	r1, [r7, #0]
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	68ba      	ldr	r2, [r7, #8]
 8006752:	9202      	str	r2, [sp, #8]
 8006754:	9301      	str	r3, [sp, #4]
 8006756:	2300      	movs	r3, #0
 8006758:	9300      	str	r3, [sp, #0]
 800675a:	2300      	movs	r3, #0
 800675c:	460a      	mov	r2, r1
 800675e:	4924      	ldr	r1, [pc, #144]	@ (80067f0 <vTaskStartScheduler+0xc0>)
 8006760:	4824      	ldr	r0, [pc, #144]	@ (80067f4 <vTaskStartScheduler+0xc4>)
 8006762:	f7ff fd7d 	bl	8006260 <xTaskCreateStatic>
 8006766:	4603      	mov	r3, r0
 8006768:	4a23      	ldr	r2, [pc, #140]	@ (80067f8 <vTaskStartScheduler+0xc8>)
 800676a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800676c:	4b22      	ldr	r3, [pc, #136]	@ (80067f8 <vTaskStartScheduler+0xc8>)
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d002      	beq.n	800677a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006774:	2301      	movs	r3, #1
 8006776:	617b      	str	r3, [r7, #20]
 8006778:	e001      	b.n	800677e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800677a:	2300      	movs	r3, #0
 800677c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800677e:	697b      	ldr	r3, [r7, #20]
 8006780:	2b01      	cmp	r3, #1
 8006782:	d102      	bne.n	800678a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006784:	f000 fe16 	bl	80073b4 <xTimerCreateTimerTask>
 8006788:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800678a:	697b      	ldr	r3, [r7, #20]
 800678c:	2b01      	cmp	r3, #1
 800678e:	d11b      	bne.n	80067c8 <vTaskStartScheduler+0x98>
	__asm volatile
 8006790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006794:	f383 8811 	msr	BASEPRI, r3
 8006798:	f3bf 8f6f 	isb	sy
 800679c:	f3bf 8f4f 	dsb	sy
 80067a0:	613b      	str	r3, [r7, #16]
}
 80067a2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80067a4:	4b15      	ldr	r3, [pc, #84]	@ (80067fc <vTaskStartScheduler+0xcc>)
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	3354      	adds	r3, #84	@ 0x54
 80067aa:	4a15      	ldr	r2, [pc, #84]	@ (8006800 <vTaskStartScheduler+0xd0>)
 80067ac:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80067ae:	4b15      	ldr	r3, [pc, #84]	@ (8006804 <vTaskStartScheduler+0xd4>)
 80067b0:	f04f 32ff 	mov.w	r2, #4294967295
 80067b4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80067b6:	4b14      	ldr	r3, [pc, #80]	@ (8006808 <vTaskStartScheduler+0xd8>)
 80067b8:	2201      	movs	r2, #1
 80067ba:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80067bc:	4b13      	ldr	r3, [pc, #76]	@ (800680c <vTaskStartScheduler+0xdc>)
 80067be:	2200      	movs	r2, #0
 80067c0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80067c2:	f001 f9d1 	bl	8007b68 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80067c6:	e00f      	b.n	80067e8 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80067c8:	697b      	ldr	r3, [r7, #20]
 80067ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067ce:	d10b      	bne.n	80067e8 <vTaskStartScheduler+0xb8>
	__asm volatile
 80067d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067d4:	f383 8811 	msr	BASEPRI, r3
 80067d8:	f3bf 8f6f 	isb	sy
 80067dc:	f3bf 8f4f 	dsb	sy
 80067e0:	60fb      	str	r3, [r7, #12]
}
 80067e2:	bf00      	nop
 80067e4:	bf00      	nop
 80067e6:	e7fd      	b.n	80067e4 <vTaskStartScheduler+0xb4>
}
 80067e8:	bf00      	nop
 80067ea:	3718      	adds	r7, #24
 80067ec:	46bd      	mov	sp, r7
 80067ee:	bd80      	pop	{r7, pc}
 80067f0:	08008e6c 	.word	0x08008e6c
 80067f4:	08006e39 	.word	0x08006e39
 80067f8:	2000130c 	.word	0x2000130c
 80067fc:	20000e14 	.word	0x20000e14
 8006800:	20000018 	.word	0x20000018
 8006804:	20001308 	.word	0x20001308
 8006808:	200012f4 	.word	0x200012f4
 800680c:	200012ec 	.word	0x200012ec

08006810 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006810:	b480      	push	{r7}
 8006812:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006814:	4b04      	ldr	r3, [pc, #16]	@ (8006828 <vTaskSuspendAll+0x18>)
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	3301      	adds	r3, #1
 800681a:	4a03      	ldr	r2, [pc, #12]	@ (8006828 <vTaskSuspendAll+0x18>)
 800681c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800681e:	bf00      	nop
 8006820:	46bd      	mov	sp, r7
 8006822:	bc80      	pop	{r7}
 8006824:	4770      	bx	lr
 8006826:	bf00      	nop
 8006828:	20001310 	.word	0x20001310

0800682c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800682c:	b580      	push	{r7, lr}
 800682e:	b084      	sub	sp, #16
 8006830:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006832:	2300      	movs	r3, #0
 8006834:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006836:	2300      	movs	r3, #0
 8006838:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800683a:	4b42      	ldr	r3, [pc, #264]	@ (8006944 <xTaskResumeAll+0x118>)
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	2b00      	cmp	r3, #0
 8006840:	d10b      	bne.n	800685a <xTaskResumeAll+0x2e>
	__asm volatile
 8006842:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006846:	f383 8811 	msr	BASEPRI, r3
 800684a:	f3bf 8f6f 	isb	sy
 800684e:	f3bf 8f4f 	dsb	sy
 8006852:	603b      	str	r3, [r7, #0]
}
 8006854:	bf00      	nop
 8006856:	bf00      	nop
 8006858:	e7fd      	b.n	8006856 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800685a:	f001 f9f7 	bl	8007c4c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800685e:	4b39      	ldr	r3, [pc, #228]	@ (8006944 <xTaskResumeAll+0x118>)
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	3b01      	subs	r3, #1
 8006864:	4a37      	ldr	r2, [pc, #220]	@ (8006944 <xTaskResumeAll+0x118>)
 8006866:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006868:	4b36      	ldr	r3, [pc, #216]	@ (8006944 <xTaskResumeAll+0x118>)
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d162      	bne.n	8006936 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006870:	4b35      	ldr	r3, [pc, #212]	@ (8006948 <xTaskResumeAll+0x11c>)
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	2b00      	cmp	r3, #0
 8006876:	d05e      	beq.n	8006936 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006878:	e02f      	b.n	80068da <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800687a:	4b34      	ldr	r3, [pc, #208]	@ (800694c <xTaskResumeAll+0x120>)
 800687c:	68db      	ldr	r3, [r3, #12]
 800687e:	68db      	ldr	r3, [r3, #12]
 8006880:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	3318      	adds	r3, #24
 8006886:	4618      	mov	r0, r3
 8006888:	f7fe fdd4 	bl	8005434 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	3304      	adds	r3, #4
 8006890:	4618      	mov	r0, r3
 8006892:	f7fe fdcf 	bl	8005434 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800689a:	4b2d      	ldr	r3, [pc, #180]	@ (8006950 <xTaskResumeAll+0x124>)
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	429a      	cmp	r2, r3
 80068a0:	d903      	bls.n	80068aa <xTaskResumeAll+0x7e>
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068a6:	4a2a      	ldr	r2, [pc, #168]	@ (8006950 <xTaskResumeAll+0x124>)
 80068a8:	6013      	str	r3, [r2, #0]
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068ae:	4613      	mov	r3, r2
 80068b0:	009b      	lsls	r3, r3, #2
 80068b2:	4413      	add	r3, r2
 80068b4:	009b      	lsls	r3, r3, #2
 80068b6:	4a27      	ldr	r2, [pc, #156]	@ (8006954 <xTaskResumeAll+0x128>)
 80068b8:	441a      	add	r2, r3
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	3304      	adds	r3, #4
 80068be:	4619      	mov	r1, r3
 80068c0:	4610      	mov	r0, r2
 80068c2:	f7fe fd5c 	bl	800537e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068ca:	4b23      	ldr	r3, [pc, #140]	@ (8006958 <xTaskResumeAll+0x12c>)
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068d0:	429a      	cmp	r2, r3
 80068d2:	d302      	bcc.n	80068da <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80068d4:	4b21      	ldr	r3, [pc, #132]	@ (800695c <xTaskResumeAll+0x130>)
 80068d6:	2201      	movs	r2, #1
 80068d8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80068da:	4b1c      	ldr	r3, [pc, #112]	@ (800694c <xTaskResumeAll+0x120>)
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d1cb      	bne.n	800687a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d001      	beq.n	80068ec <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80068e8:	f000 fb62 	bl	8006fb0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80068ec:	4b1c      	ldr	r3, [pc, #112]	@ (8006960 <xTaskResumeAll+0x134>)
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d010      	beq.n	800691a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80068f8:	f000 f844 	bl	8006984 <xTaskIncrementTick>
 80068fc:	4603      	mov	r3, r0
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d002      	beq.n	8006908 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8006902:	4b16      	ldr	r3, [pc, #88]	@ (800695c <xTaskResumeAll+0x130>)
 8006904:	2201      	movs	r2, #1
 8006906:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	3b01      	subs	r3, #1
 800690c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d1f1      	bne.n	80068f8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8006914:	4b12      	ldr	r3, [pc, #72]	@ (8006960 <xTaskResumeAll+0x134>)
 8006916:	2200      	movs	r2, #0
 8006918:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800691a:	4b10      	ldr	r3, [pc, #64]	@ (800695c <xTaskResumeAll+0x130>)
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	2b00      	cmp	r3, #0
 8006920:	d009      	beq.n	8006936 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006922:	2301      	movs	r3, #1
 8006924:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006926:	4b0f      	ldr	r3, [pc, #60]	@ (8006964 <xTaskResumeAll+0x138>)
 8006928:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800692c:	601a      	str	r2, [r3, #0]
 800692e:	f3bf 8f4f 	dsb	sy
 8006932:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006936:	f001 f9b9 	bl	8007cac <vPortExitCritical>

	return xAlreadyYielded;
 800693a:	68bb      	ldr	r3, [r7, #8]
}
 800693c:	4618      	mov	r0, r3
 800693e:	3710      	adds	r7, #16
 8006940:	46bd      	mov	sp, r7
 8006942:	bd80      	pop	{r7, pc}
 8006944:	20001310 	.word	0x20001310
 8006948:	200012e8 	.word	0x200012e8
 800694c:	200012a8 	.word	0x200012a8
 8006950:	200012f0 	.word	0x200012f0
 8006954:	20000e18 	.word	0x20000e18
 8006958:	20000e14 	.word	0x20000e14
 800695c:	200012fc 	.word	0x200012fc
 8006960:	200012f8 	.word	0x200012f8
 8006964:	e000ed04 	.word	0xe000ed04

08006968 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006968:	b480      	push	{r7}
 800696a:	b083      	sub	sp, #12
 800696c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800696e:	4b04      	ldr	r3, [pc, #16]	@ (8006980 <xTaskGetTickCount+0x18>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006974:	687b      	ldr	r3, [r7, #4]
}
 8006976:	4618      	mov	r0, r3
 8006978:	370c      	adds	r7, #12
 800697a:	46bd      	mov	sp, r7
 800697c:	bc80      	pop	{r7}
 800697e:	4770      	bx	lr
 8006980:	200012ec 	.word	0x200012ec

08006984 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006984:	b580      	push	{r7, lr}
 8006986:	b086      	sub	sp, #24
 8006988:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800698a:	2300      	movs	r3, #0
 800698c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800698e:	4b4f      	ldr	r3, [pc, #316]	@ (8006acc <xTaskIncrementTick+0x148>)
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	2b00      	cmp	r3, #0
 8006994:	f040 8090 	bne.w	8006ab8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006998:	4b4d      	ldr	r3, [pc, #308]	@ (8006ad0 <xTaskIncrementTick+0x14c>)
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	3301      	adds	r3, #1
 800699e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80069a0:	4a4b      	ldr	r2, [pc, #300]	@ (8006ad0 <xTaskIncrementTick+0x14c>)
 80069a2:	693b      	ldr	r3, [r7, #16]
 80069a4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80069a6:	693b      	ldr	r3, [r7, #16]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d121      	bne.n	80069f0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80069ac:	4b49      	ldr	r3, [pc, #292]	@ (8006ad4 <xTaskIncrementTick+0x150>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d00b      	beq.n	80069ce <xTaskIncrementTick+0x4a>
	__asm volatile
 80069b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069ba:	f383 8811 	msr	BASEPRI, r3
 80069be:	f3bf 8f6f 	isb	sy
 80069c2:	f3bf 8f4f 	dsb	sy
 80069c6:	603b      	str	r3, [r7, #0]
}
 80069c8:	bf00      	nop
 80069ca:	bf00      	nop
 80069cc:	e7fd      	b.n	80069ca <xTaskIncrementTick+0x46>
 80069ce:	4b41      	ldr	r3, [pc, #260]	@ (8006ad4 <xTaskIncrementTick+0x150>)
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	60fb      	str	r3, [r7, #12]
 80069d4:	4b40      	ldr	r3, [pc, #256]	@ (8006ad8 <xTaskIncrementTick+0x154>)
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	4a3e      	ldr	r2, [pc, #248]	@ (8006ad4 <xTaskIncrementTick+0x150>)
 80069da:	6013      	str	r3, [r2, #0]
 80069dc:	4a3e      	ldr	r2, [pc, #248]	@ (8006ad8 <xTaskIncrementTick+0x154>)
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	6013      	str	r3, [r2, #0]
 80069e2:	4b3e      	ldr	r3, [pc, #248]	@ (8006adc <xTaskIncrementTick+0x158>)
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	3301      	adds	r3, #1
 80069e8:	4a3c      	ldr	r2, [pc, #240]	@ (8006adc <xTaskIncrementTick+0x158>)
 80069ea:	6013      	str	r3, [r2, #0]
 80069ec:	f000 fae0 	bl	8006fb0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80069f0:	4b3b      	ldr	r3, [pc, #236]	@ (8006ae0 <xTaskIncrementTick+0x15c>)
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	693a      	ldr	r2, [r7, #16]
 80069f6:	429a      	cmp	r2, r3
 80069f8:	d349      	bcc.n	8006a8e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80069fa:	4b36      	ldr	r3, [pc, #216]	@ (8006ad4 <xTaskIncrementTick+0x150>)
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d104      	bne.n	8006a0e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a04:	4b36      	ldr	r3, [pc, #216]	@ (8006ae0 <xTaskIncrementTick+0x15c>)
 8006a06:	f04f 32ff 	mov.w	r2, #4294967295
 8006a0a:	601a      	str	r2, [r3, #0]
					break;
 8006a0c:	e03f      	b.n	8006a8e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a0e:	4b31      	ldr	r3, [pc, #196]	@ (8006ad4 <xTaskIncrementTick+0x150>)
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	68db      	ldr	r3, [r3, #12]
 8006a14:	68db      	ldr	r3, [r3, #12]
 8006a16:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006a18:	68bb      	ldr	r3, [r7, #8]
 8006a1a:	685b      	ldr	r3, [r3, #4]
 8006a1c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006a1e:	693a      	ldr	r2, [r7, #16]
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	429a      	cmp	r2, r3
 8006a24:	d203      	bcs.n	8006a2e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006a26:	4a2e      	ldr	r2, [pc, #184]	@ (8006ae0 <xTaskIncrementTick+0x15c>)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006a2c:	e02f      	b.n	8006a8e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006a2e:	68bb      	ldr	r3, [r7, #8]
 8006a30:	3304      	adds	r3, #4
 8006a32:	4618      	mov	r0, r3
 8006a34:	f7fe fcfe 	bl	8005434 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006a38:	68bb      	ldr	r3, [r7, #8]
 8006a3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d004      	beq.n	8006a4a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006a40:	68bb      	ldr	r3, [r7, #8]
 8006a42:	3318      	adds	r3, #24
 8006a44:	4618      	mov	r0, r3
 8006a46:	f7fe fcf5 	bl	8005434 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a4e:	4b25      	ldr	r3, [pc, #148]	@ (8006ae4 <xTaskIncrementTick+0x160>)
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	429a      	cmp	r2, r3
 8006a54:	d903      	bls.n	8006a5e <xTaskIncrementTick+0xda>
 8006a56:	68bb      	ldr	r3, [r7, #8]
 8006a58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a5a:	4a22      	ldr	r2, [pc, #136]	@ (8006ae4 <xTaskIncrementTick+0x160>)
 8006a5c:	6013      	str	r3, [r2, #0]
 8006a5e:	68bb      	ldr	r3, [r7, #8]
 8006a60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a62:	4613      	mov	r3, r2
 8006a64:	009b      	lsls	r3, r3, #2
 8006a66:	4413      	add	r3, r2
 8006a68:	009b      	lsls	r3, r3, #2
 8006a6a:	4a1f      	ldr	r2, [pc, #124]	@ (8006ae8 <xTaskIncrementTick+0x164>)
 8006a6c:	441a      	add	r2, r3
 8006a6e:	68bb      	ldr	r3, [r7, #8]
 8006a70:	3304      	adds	r3, #4
 8006a72:	4619      	mov	r1, r3
 8006a74:	4610      	mov	r0, r2
 8006a76:	f7fe fc82 	bl	800537e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006a7a:	68bb      	ldr	r3, [r7, #8]
 8006a7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a7e:	4b1b      	ldr	r3, [pc, #108]	@ (8006aec <xTaskIncrementTick+0x168>)
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a84:	429a      	cmp	r2, r3
 8006a86:	d3b8      	bcc.n	80069fa <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006a88:	2301      	movs	r3, #1
 8006a8a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006a8c:	e7b5      	b.n	80069fa <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006a8e:	4b17      	ldr	r3, [pc, #92]	@ (8006aec <xTaskIncrementTick+0x168>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a94:	4914      	ldr	r1, [pc, #80]	@ (8006ae8 <xTaskIncrementTick+0x164>)
 8006a96:	4613      	mov	r3, r2
 8006a98:	009b      	lsls	r3, r3, #2
 8006a9a:	4413      	add	r3, r2
 8006a9c:	009b      	lsls	r3, r3, #2
 8006a9e:	440b      	add	r3, r1
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	2b01      	cmp	r3, #1
 8006aa4:	d901      	bls.n	8006aaa <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8006aa6:	2301      	movs	r3, #1
 8006aa8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006aaa:	4b11      	ldr	r3, [pc, #68]	@ (8006af0 <xTaskIncrementTick+0x16c>)
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d007      	beq.n	8006ac2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	617b      	str	r3, [r7, #20]
 8006ab6:	e004      	b.n	8006ac2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006ab8:	4b0e      	ldr	r3, [pc, #56]	@ (8006af4 <xTaskIncrementTick+0x170>)
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	3301      	adds	r3, #1
 8006abe:	4a0d      	ldr	r2, [pc, #52]	@ (8006af4 <xTaskIncrementTick+0x170>)
 8006ac0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006ac2:	697b      	ldr	r3, [r7, #20]
}
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	3718      	adds	r7, #24
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	bd80      	pop	{r7, pc}
 8006acc:	20001310 	.word	0x20001310
 8006ad0:	200012ec 	.word	0x200012ec
 8006ad4:	200012a0 	.word	0x200012a0
 8006ad8:	200012a4 	.word	0x200012a4
 8006adc:	20001300 	.word	0x20001300
 8006ae0:	20001308 	.word	0x20001308
 8006ae4:	200012f0 	.word	0x200012f0
 8006ae8:	20000e18 	.word	0x20000e18
 8006aec:	20000e14 	.word	0x20000e14
 8006af0:	200012fc 	.word	0x200012fc
 8006af4:	200012f8 	.word	0x200012f8

08006af8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006af8:	b480      	push	{r7}
 8006afa:	b085      	sub	sp, #20
 8006afc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006afe:	4b2a      	ldr	r3, [pc, #168]	@ (8006ba8 <vTaskSwitchContext+0xb0>)
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d003      	beq.n	8006b0e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006b06:	4b29      	ldr	r3, [pc, #164]	@ (8006bac <vTaskSwitchContext+0xb4>)
 8006b08:	2201      	movs	r2, #1
 8006b0a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006b0c:	e047      	b.n	8006b9e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8006b0e:	4b27      	ldr	r3, [pc, #156]	@ (8006bac <vTaskSwitchContext+0xb4>)
 8006b10:	2200      	movs	r2, #0
 8006b12:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b14:	4b26      	ldr	r3, [pc, #152]	@ (8006bb0 <vTaskSwitchContext+0xb8>)
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	60fb      	str	r3, [r7, #12]
 8006b1a:	e011      	b.n	8006b40 <vTaskSwitchContext+0x48>
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d10b      	bne.n	8006b3a <vTaskSwitchContext+0x42>
	__asm volatile
 8006b22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b26:	f383 8811 	msr	BASEPRI, r3
 8006b2a:	f3bf 8f6f 	isb	sy
 8006b2e:	f3bf 8f4f 	dsb	sy
 8006b32:	607b      	str	r3, [r7, #4]
}
 8006b34:	bf00      	nop
 8006b36:	bf00      	nop
 8006b38:	e7fd      	b.n	8006b36 <vTaskSwitchContext+0x3e>
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	3b01      	subs	r3, #1
 8006b3e:	60fb      	str	r3, [r7, #12]
 8006b40:	491c      	ldr	r1, [pc, #112]	@ (8006bb4 <vTaskSwitchContext+0xbc>)
 8006b42:	68fa      	ldr	r2, [r7, #12]
 8006b44:	4613      	mov	r3, r2
 8006b46:	009b      	lsls	r3, r3, #2
 8006b48:	4413      	add	r3, r2
 8006b4a:	009b      	lsls	r3, r3, #2
 8006b4c:	440b      	add	r3, r1
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d0e3      	beq.n	8006b1c <vTaskSwitchContext+0x24>
 8006b54:	68fa      	ldr	r2, [r7, #12]
 8006b56:	4613      	mov	r3, r2
 8006b58:	009b      	lsls	r3, r3, #2
 8006b5a:	4413      	add	r3, r2
 8006b5c:	009b      	lsls	r3, r3, #2
 8006b5e:	4a15      	ldr	r2, [pc, #84]	@ (8006bb4 <vTaskSwitchContext+0xbc>)
 8006b60:	4413      	add	r3, r2
 8006b62:	60bb      	str	r3, [r7, #8]
 8006b64:	68bb      	ldr	r3, [r7, #8]
 8006b66:	685b      	ldr	r3, [r3, #4]
 8006b68:	685a      	ldr	r2, [r3, #4]
 8006b6a:	68bb      	ldr	r3, [r7, #8]
 8006b6c:	605a      	str	r2, [r3, #4]
 8006b6e:	68bb      	ldr	r3, [r7, #8]
 8006b70:	685a      	ldr	r2, [r3, #4]
 8006b72:	68bb      	ldr	r3, [r7, #8]
 8006b74:	3308      	adds	r3, #8
 8006b76:	429a      	cmp	r2, r3
 8006b78:	d104      	bne.n	8006b84 <vTaskSwitchContext+0x8c>
 8006b7a:	68bb      	ldr	r3, [r7, #8]
 8006b7c:	685b      	ldr	r3, [r3, #4]
 8006b7e:	685a      	ldr	r2, [r3, #4]
 8006b80:	68bb      	ldr	r3, [r7, #8]
 8006b82:	605a      	str	r2, [r3, #4]
 8006b84:	68bb      	ldr	r3, [r7, #8]
 8006b86:	685b      	ldr	r3, [r3, #4]
 8006b88:	68db      	ldr	r3, [r3, #12]
 8006b8a:	4a0b      	ldr	r2, [pc, #44]	@ (8006bb8 <vTaskSwitchContext+0xc0>)
 8006b8c:	6013      	str	r3, [r2, #0]
 8006b8e:	4a08      	ldr	r2, [pc, #32]	@ (8006bb0 <vTaskSwitchContext+0xb8>)
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006b94:	4b08      	ldr	r3, [pc, #32]	@ (8006bb8 <vTaskSwitchContext+0xc0>)
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	3354      	adds	r3, #84	@ 0x54
 8006b9a:	4a08      	ldr	r2, [pc, #32]	@ (8006bbc <vTaskSwitchContext+0xc4>)
 8006b9c:	6013      	str	r3, [r2, #0]
}
 8006b9e:	bf00      	nop
 8006ba0:	3714      	adds	r7, #20
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	bc80      	pop	{r7}
 8006ba6:	4770      	bx	lr
 8006ba8:	20001310 	.word	0x20001310
 8006bac:	200012fc 	.word	0x200012fc
 8006bb0:	200012f0 	.word	0x200012f0
 8006bb4:	20000e18 	.word	0x20000e18
 8006bb8:	20000e14 	.word	0x20000e14
 8006bbc:	20000018 	.word	0x20000018

08006bc0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	b084      	sub	sp, #16
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
 8006bc8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d10b      	bne.n	8006be8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006bd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bd4:	f383 8811 	msr	BASEPRI, r3
 8006bd8:	f3bf 8f6f 	isb	sy
 8006bdc:	f3bf 8f4f 	dsb	sy
 8006be0:	60fb      	str	r3, [r7, #12]
}
 8006be2:	bf00      	nop
 8006be4:	bf00      	nop
 8006be6:	e7fd      	b.n	8006be4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006be8:	4b07      	ldr	r3, [pc, #28]	@ (8006c08 <vTaskPlaceOnEventList+0x48>)
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	3318      	adds	r3, #24
 8006bee:	4619      	mov	r1, r3
 8006bf0:	6878      	ldr	r0, [r7, #4]
 8006bf2:	f7fe fbe7 	bl	80053c4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006bf6:	2101      	movs	r1, #1
 8006bf8:	6838      	ldr	r0, [r7, #0]
 8006bfa:	f000 fb87 	bl	800730c <prvAddCurrentTaskToDelayedList>
}
 8006bfe:	bf00      	nop
 8006c00:	3710      	adds	r7, #16
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bd80      	pop	{r7, pc}
 8006c06:	bf00      	nop
 8006c08:	20000e14 	.word	0x20000e14

08006c0c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006c0c:	b580      	push	{r7, lr}
 8006c0e:	b086      	sub	sp, #24
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	60f8      	str	r0, [r7, #12]
 8006c14:	60b9      	str	r1, [r7, #8]
 8006c16:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d10b      	bne.n	8006c36 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8006c1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c22:	f383 8811 	msr	BASEPRI, r3
 8006c26:	f3bf 8f6f 	isb	sy
 8006c2a:	f3bf 8f4f 	dsb	sy
 8006c2e:	617b      	str	r3, [r7, #20]
}
 8006c30:	bf00      	nop
 8006c32:	bf00      	nop
 8006c34:	e7fd      	b.n	8006c32 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006c36:	4b0a      	ldr	r3, [pc, #40]	@ (8006c60 <vTaskPlaceOnEventListRestricted+0x54>)
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	3318      	adds	r3, #24
 8006c3c:	4619      	mov	r1, r3
 8006c3e:	68f8      	ldr	r0, [r7, #12]
 8006c40:	f7fe fb9d 	bl	800537e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d002      	beq.n	8006c50 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8006c4a:	f04f 33ff 	mov.w	r3, #4294967295
 8006c4e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006c50:	6879      	ldr	r1, [r7, #4]
 8006c52:	68b8      	ldr	r0, [r7, #8]
 8006c54:	f000 fb5a 	bl	800730c <prvAddCurrentTaskToDelayedList>
	}
 8006c58:	bf00      	nop
 8006c5a:	3718      	adds	r7, #24
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	bd80      	pop	{r7, pc}
 8006c60:	20000e14 	.word	0x20000e14

08006c64 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006c64:	b580      	push	{r7, lr}
 8006c66:	b086      	sub	sp, #24
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	68db      	ldr	r3, [r3, #12]
 8006c70:	68db      	ldr	r3, [r3, #12]
 8006c72:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006c74:	693b      	ldr	r3, [r7, #16]
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d10b      	bne.n	8006c92 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006c7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c7e:	f383 8811 	msr	BASEPRI, r3
 8006c82:	f3bf 8f6f 	isb	sy
 8006c86:	f3bf 8f4f 	dsb	sy
 8006c8a:	60fb      	str	r3, [r7, #12]
}
 8006c8c:	bf00      	nop
 8006c8e:	bf00      	nop
 8006c90:	e7fd      	b.n	8006c8e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006c92:	693b      	ldr	r3, [r7, #16]
 8006c94:	3318      	adds	r3, #24
 8006c96:	4618      	mov	r0, r3
 8006c98:	f7fe fbcc 	bl	8005434 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006c9c:	4b1d      	ldr	r3, [pc, #116]	@ (8006d14 <xTaskRemoveFromEventList+0xb0>)
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d11d      	bne.n	8006ce0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006ca4:	693b      	ldr	r3, [r7, #16]
 8006ca6:	3304      	adds	r3, #4
 8006ca8:	4618      	mov	r0, r3
 8006caa:	f7fe fbc3 	bl	8005434 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006cae:	693b      	ldr	r3, [r7, #16]
 8006cb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cb2:	4b19      	ldr	r3, [pc, #100]	@ (8006d18 <xTaskRemoveFromEventList+0xb4>)
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	429a      	cmp	r2, r3
 8006cb8:	d903      	bls.n	8006cc2 <xTaskRemoveFromEventList+0x5e>
 8006cba:	693b      	ldr	r3, [r7, #16]
 8006cbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cbe:	4a16      	ldr	r2, [pc, #88]	@ (8006d18 <xTaskRemoveFromEventList+0xb4>)
 8006cc0:	6013      	str	r3, [r2, #0]
 8006cc2:	693b      	ldr	r3, [r7, #16]
 8006cc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cc6:	4613      	mov	r3, r2
 8006cc8:	009b      	lsls	r3, r3, #2
 8006cca:	4413      	add	r3, r2
 8006ccc:	009b      	lsls	r3, r3, #2
 8006cce:	4a13      	ldr	r2, [pc, #76]	@ (8006d1c <xTaskRemoveFromEventList+0xb8>)
 8006cd0:	441a      	add	r2, r3
 8006cd2:	693b      	ldr	r3, [r7, #16]
 8006cd4:	3304      	adds	r3, #4
 8006cd6:	4619      	mov	r1, r3
 8006cd8:	4610      	mov	r0, r2
 8006cda:	f7fe fb50 	bl	800537e <vListInsertEnd>
 8006cde:	e005      	b.n	8006cec <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006ce0:	693b      	ldr	r3, [r7, #16]
 8006ce2:	3318      	adds	r3, #24
 8006ce4:	4619      	mov	r1, r3
 8006ce6:	480e      	ldr	r0, [pc, #56]	@ (8006d20 <xTaskRemoveFromEventList+0xbc>)
 8006ce8:	f7fe fb49 	bl	800537e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006cec:	693b      	ldr	r3, [r7, #16]
 8006cee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cf0:	4b0c      	ldr	r3, [pc, #48]	@ (8006d24 <xTaskRemoveFromEventList+0xc0>)
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cf6:	429a      	cmp	r2, r3
 8006cf8:	d905      	bls.n	8006d06 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006cfa:	2301      	movs	r3, #1
 8006cfc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006cfe:	4b0a      	ldr	r3, [pc, #40]	@ (8006d28 <xTaskRemoveFromEventList+0xc4>)
 8006d00:	2201      	movs	r2, #1
 8006d02:	601a      	str	r2, [r3, #0]
 8006d04:	e001      	b.n	8006d0a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006d06:	2300      	movs	r3, #0
 8006d08:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006d0a:	697b      	ldr	r3, [r7, #20]
}
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	3718      	adds	r7, #24
 8006d10:	46bd      	mov	sp, r7
 8006d12:	bd80      	pop	{r7, pc}
 8006d14:	20001310 	.word	0x20001310
 8006d18:	200012f0 	.word	0x200012f0
 8006d1c:	20000e18 	.word	0x20000e18
 8006d20:	200012a8 	.word	0x200012a8
 8006d24:	20000e14 	.word	0x20000e14
 8006d28:	200012fc 	.word	0x200012fc

08006d2c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006d2c:	b480      	push	{r7}
 8006d2e:	b083      	sub	sp, #12
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006d34:	4b06      	ldr	r3, [pc, #24]	@ (8006d50 <vTaskInternalSetTimeOutState+0x24>)
 8006d36:	681a      	ldr	r2, [r3, #0]
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006d3c:	4b05      	ldr	r3, [pc, #20]	@ (8006d54 <vTaskInternalSetTimeOutState+0x28>)
 8006d3e:	681a      	ldr	r2, [r3, #0]
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	605a      	str	r2, [r3, #4]
}
 8006d44:	bf00      	nop
 8006d46:	370c      	adds	r7, #12
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	bc80      	pop	{r7}
 8006d4c:	4770      	bx	lr
 8006d4e:	bf00      	nop
 8006d50:	20001300 	.word	0x20001300
 8006d54:	200012ec 	.word	0x200012ec

08006d58 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	b088      	sub	sp, #32
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	6078      	str	r0, [r7, #4]
 8006d60:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d10b      	bne.n	8006d80 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006d68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d6c:	f383 8811 	msr	BASEPRI, r3
 8006d70:	f3bf 8f6f 	isb	sy
 8006d74:	f3bf 8f4f 	dsb	sy
 8006d78:	613b      	str	r3, [r7, #16]
}
 8006d7a:	bf00      	nop
 8006d7c:	bf00      	nop
 8006d7e:	e7fd      	b.n	8006d7c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d10b      	bne.n	8006d9e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006d86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d8a:	f383 8811 	msr	BASEPRI, r3
 8006d8e:	f3bf 8f6f 	isb	sy
 8006d92:	f3bf 8f4f 	dsb	sy
 8006d96:	60fb      	str	r3, [r7, #12]
}
 8006d98:	bf00      	nop
 8006d9a:	bf00      	nop
 8006d9c:	e7fd      	b.n	8006d9a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006d9e:	f000 ff55 	bl	8007c4c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006da2:	4b1d      	ldr	r3, [pc, #116]	@ (8006e18 <xTaskCheckForTimeOut+0xc0>)
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	685b      	ldr	r3, [r3, #4]
 8006dac:	69ba      	ldr	r2, [r7, #24]
 8006dae:	1ad3      	subs	r3, r2, r3
 8006db0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006db2:	683b      	ldr	r3, [r7, #0]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dba:	d102      	bne.n	8006dc2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	61fb      	str	r3, [r7, #28]
 8006dc0:	e023      	b.n	8006e0a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681a      	ldr	r2, [r3, #0]
 8006dc6:	4b15      	ldr	r3, [pc, #84]	@ (8006e1c <xTaskCheckForTimeOut+0xc4>)
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	429a      	cmp	r2, r3
 8006dcc:	d007      	beq.n	8006dde <xTaskCheckForTimeOut+0x86>
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	685b      	ldr	r3, [r3, #4]
 8006dd2:	69ba      	ldr	r2, [r7, #24]
 8006dd4:	429a      	cmp	r2, r3
 8006dd6:	d302      	bcc.n	8006dde <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006dd8:	2301      	movs	r3, #1
 8006dda:	61fb      	str	r3, [r7, #28]
 8006ddc:	e015      	b.n	8006e0a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006dde:	683b      	ldr	r3, [r7, #0]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	697a      	ldr	r2, [r7, #20]
 8006de4:	429a      	cmp	r2, r3
 8006de6:	d20b      	bcs.n	8006e00 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006de8:	683b      	ldr	r3, [r7, #0]
 8006dea:	681a      	ldr	r2, [r3, #0]
 8006dec:	697b      	ldr	r3, [r7, #20]
 8006dee:	1ad2      	subs	r2, r2, r3
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006df4:	6878      	ldr	r0, [r7, #4]
 8006df6:	f7ff ff99 	bl	8006d2c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	61fb      	str	r3, [r7, #28]
 8006dfe:	e004      	b.n	8006e0a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	2200      	movs	r2, #0
 8006e04:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006e06:	2301      	movs	r3, #1
 8006e08:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006e0a:	f000 ff4f 	bl	8007cac <vPortExitCritical>

	return xReturn;
 8006e0e:	69fb      	ldr	r3, [r7, #28]
}
 8006e10:	4618      	mov	r0, r3
 8006e12:	3720      	adds	r7, #32
 8006e14:	46bd      	mov	sp, r7
 8006e16:	bd80      	pop	{r7, pc}
 8006e18:	200012ec 	.word	0x200012ec
 8006e1c:	20001300 	.word	0x20001300

08006e20 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006e20:	b480      	push	{r7}
 8006e22:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006e24:	4b03      	ldr	r3, [pc, #12]	@ (8006e34 <vTaskMissedYield+0x14>)
 8006e26:	2201      	movs	r2, #1
 8006e28:	601a      	str	r2, [r3, #0]
}
 8006e2a:	bf00      	nop
 8006e2c:	46bd      	mov	sp, r7
 8006e2e:	bc80      	pop	{r7}
 8006e30:	4770      	bx	lr
 8006e32:	bf00      	nop
 8006e34:	200012fc 	.word	0x200012fc

08006e38 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	b082      	sub	sp, #8
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006e40:	f000 f852 	bl	8006ee8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006e44:	4b06      	ldr	r3, [pc, #24]	@ (8006e60 <prvIdleTask+0x28>)
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	2b01      	cmp	r3, #1
 8006e4a:	d9f9      	bls.n	8006e40 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006e4c:	4b05      	ldr	r3, [pc, #20]	@ (8006e64 <prvIdleTask+0x2c>)
 8006e4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e52:	601a      	str	r2, [r3, #0]
 8006e54:	f3bf 8f4f 	dsb	sy
 8006e58:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006e5c:	e7f0      	b.n	8006e40 <prvIdleTask+0x8>
 8006e5e:	bf00      	nop
 8006e60:	20000e18 	.word	0x20000e18
 8006e64:	e000ed04 	.word	0xe000ed04

08006e68 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b082      	sub	sp, #8
 8006e6c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006e6e:	2300      	movs	r3, #0
 8006e70:	607b      	str	r3, [r7, #4]
 8006e72:	e00c      	b.n	8006e8e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006e74:	687a      	ldr	r2, [r7, #4]
 8006e76:	4613      	mov	r3, r2
 8006e78:	009b      	lsls	r3, r3, #2
 8006e7a:	4413      	add	r3, r2
 8006e7c:	009b      	lsls	r3, r3, #2
 8006e7e:	4a12      	ldr	r2, [pc, #72]	@ (8006ec8 <prvInitialiseTaskLists+0x60>)
 8006e80:	4413      	add	r3, r2
 8006e82:	4618      	mov	r0, r3
 8006e84:	f7fe fa50 	bl	8005328 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	3301      	adds	r3, #1
 8006e8c:	607b      	str	r3, [r7, #4]
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	2b37      	cmp	r3, #55	@ 0x37
 8006e92:	d9ef      	bls.n	8006e74 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006e94:	480d      	ldr	r0, [pc, #52]	@ (8006ecc <prvInitialiseTaskLists+0x64>)
 8006e96:	f7fe fa47 	bl	8005328 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006e9a:	480d      	ldr	r0, [pc, #52]	@ (8006ed0 <prvInitialiseTaskLists+0x68>)
 8006e9c:	f7fe fa44 	bl	8005328 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006ea0:	480c      	ldr	r0, [pc, #48]	@ (8006ed4 <prvInitialiseTaskLists+0x6c>)
 8006ea2:	f7fe fa41 	bl	8005328 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006ea6:	480c      	ldr	r0, [pc, #48]	@ (8006ed8 <prvInitialiseTaskLists+0x70>)
 8006ea8:	f7fe fa3e 	bl	8005328 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006eac:	480b      	ldr	r0, [pc, #44]	@ (8006edc <prvInitialiseTaskLists+0x74>)
 8006eae:	f7fe fa3b 	bl	8005328 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006eb2:	4b0b      	ldr	r3, [pc, #44]	@ (8006ee0 <prvInitialiseTaskLists+0x78>)
 8006eb4:	4a05      	ldr	r2, [pc, #20]	@ (8006ecc <prvInitialiseTaskLists+0x64>)
 8006eb6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006eb8:	4b0a      	ldr	r3, [pc, #40]	@ (8006ee4 <prvInitialiseTaskLists+0x7c>)
 8006eba:	4a05      	ldr	r2, [pc, #20]	@ (8006ed0 <prvInitialiseTaskLists+0x68>)
 8006ebc:	601a      	str	r2, [r3, #0]
}
 8006ebe:	bf00      	nop
 8006ec0:	3708      	adds	r7, #8
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	bd80      	pop	{r7, pc}
 8006ec6:	bf00      	nop
 8006ec8:	20000e18 	.word	0x20000e18
 8006ecc:	20001278 	.word	0x20001278
 8006ed0:	2000128c 	.word	0x2000128c
 8006ed4:	200012a8 	.word	0x200012a8
 8006ed8:	200012bc 	.word	0x200012bc
 8006edc:	200012d4 	.word	0x200012d4
 8006ee0:	200012a0 	.word	0x200012a0
 8006ee4:	200012a4 	.word	0x200012a4

08006ee8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	b082      	sub	sp, #8
 8006eec:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006eee:	e019      	b.n	8006f24 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006ef0:	f000 feac 	bl	8007c4c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ef4:	4b10      	ldr	r3, [pc, #64]	@ (8006f38 <prvCheckTasksWaitingTermination+0x50>)
 8006ef6:	68db      	ldr	r3, [r3, #12]
 8006ef8:	68db      	ldr	r3, [r3, #12]
 8006efa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	3304      	adds	r3, #4
 8006f00:	4618      	mov	r0, r3
 8006f02:	f7fe fa97 	bl	8005434 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006f06:	4b0d      	ldr	r3, [pc, #52]	@ (8006f3c <prvCheckTasksWaitingTermination+0x54>)
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	3b01      	subs	r3, #1
 8006f0c:	4a0b      	ldr	r2, [pc, #44]	@ (8006f3c <prvCheckTasksWaitingTermination+0x54>)
 8006f0e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006f10:	4b0b      	ldr	r3, [pc, #44]	@ (8006f40 <prvCheckTasksWaitingTermination+0x58>)
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	3b01      	subs	r3, #1
 8006f16:	4a0a      	ldr	r2, [pc, #40]	@ (8006f40 <prvCheckTasksWaitingTermination+0x58>)
 8006f18:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006f1a:	f000 fec7 	bl	8007cac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006f1e:	6878      	ldr	r0, [r7, #4]
 8006f20:	f000 f810 	bl	8006f44 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006f24:	4b06      	ldr	r3, [pc, #24]	@ (8006f40 <prvCheckTasksWaitingTermination+0x58>)
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d1e1      	bne.n	8006ef0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006f2c:	bf00      	nop
 8006f2e:	bf00      	nop
 8006f30:	3708      	adds	r7, #8
 8006f32:	46bd      	mov	sp, r7
 8006f34:	bd80      	pop	{r7, pc}
 8006f36:	bf00      	nop
 8006f38:	200012bc 	.word	0x200012bc
 8006f3c:	200012e8 	.word	0x200012e8
 8006f40:	200012d0 	.word	0x200012d0

08006f44 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006f44:	b580      	push	{r7, lr}
 8006f46:	b084      	sub	sp, #16
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	3354      	adds	r3, #84	@ 0x54
 8006f50:	4618      	mov	r0, r3
 8006f52:	f001 f9a7 	bl	80082a4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d108      	bne.n	8006f72 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f64:	4618      	mov	r0, r3
 8006f66:	f001 f841 	bl	8007fec <vPortFree>
				vPortFree( pxTCB );
 8006f6a:	6878      	ldr	r0, [r7, #4]
 8006f6c:	f001 f83e 	bl	8007fec <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006f70:	e019      	b.n	8006fa6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006f78:	2b01      	cmp	r3, #1
 8006f7a:	d103      	bne.n	8006f84 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006f7c:	6878      	ldr	r0, [r7, #4]
 8006f7e:	f001 f835 	bl	8007fec <vPortFree>
	}
 8006f82:	e010      	b.n	8006fa6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006f8a:	2b02      	cmp	r3, #2
 8006f8c:	d00b      	beq.n	8006fa6 <prvDeleteTCB+0x62>
	__asm volatile
 8006f8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f92:	f383 8811 	msr	BASEPRI, r3
 8006f96:	f3bf 8f6f 	isb	sy
 8006f9a:	f3bf 8f4f 	dsb	sy
 8006f9e:	60fb      	str	r3, [r7, #12]
}
 8006fa0:	bf00      	nop
 8006fa2:	bf00      	nop
 8006fa4:	e7fd      	b.n	8006fa2 <prvDeleteTCB+0x5e>
	}
 8006fa6:	bf00      	nop
 8006fa8:	3710      	adds	r7, #16
 8006faa:	46bd      	mov	sp, r7
 8006fac:	bd80      	pop	{r7, pc}
	...

08006fb0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006fb0:	b480      	push	{r7}
 8006fb2:	b083      	sub	sp, #12
 8006fb4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006fb6:	4b0c      	ldr	r3, [pc, #48]	@ (8006fe8 <prvResetNextTaskUnblockTime+0x38>)
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d104      	bne.n	8006fca <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006fc0:	4b0a      	ldr	r3, [pc, #40]	@ (8006fec <prvResetNextTaskUnblockTime+0x3c>)
 8006fc2:	f04f 32ff 	mov.w	r2, #4294967295
 8006fc6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006fc8:	e008      	b.n	8006fdc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006fca:	4b07      	ldr	r3, [pc, #28]	@ (8006fe8 <prvResetNextTaskUnblockTime+0x38>)
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	68db      	ldr	r3, [r3, #12]
 8006fd0:	68db      	ldr	r3, [r3, #12]
 8006fd2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	685b      	ldr	r3, [r3, #4]
 8006fd8:	4a04      	ldr	r2, [pc, #16]	@ (8006fec <prvResetNextTaskUnblockTime+0x3c>)
 8006fda:	6013      	str	r3, [r2, #0]
}
 8006fdc:	bf00      	nop
 8006fde:	370c      	adds	r7, #12
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	bc80      	pop	{r7}
 8006fe4:	4770      	bx	lr
 8006fe6:	bf00      	nop
 8006fe8:	200012a0 	.word	0x200012a0
 8006fec:	20001308 	.word	0x20001308

08006ff0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006ff0:	b480      	push	{r7}
 8006ff2:	b083      	sub	sp, #12
 8006ff4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006ff6:	4b0b      	ldr	r3, [pc, #44]	@ (8007024 <xTaskGetSchedulerState+0x34>)
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d102      	bne.n	8007004 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006ffe:	2301      	movs	r3, #1
 8007000:	607b      	str	r3, [r7, #4]
 8007002:	e008      	b.n	8007016 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007004:	4b08      	ldr	r3, [pc, #32]	@ (8007028 <xTaskGetSchedulerState+0x38>)
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	2b00      	cmp	r3, #0
 800700a:	d102      	bne.n	8007012 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800700c:	2302      	movs	r3, #2
 800700e:	607b      	str	r3, [r7, #4]
 8007010:	e001      	b.n	8007016 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007012:	2300      	movs	r3, #0
 8007014:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007016:	687b      	ldr	r3, [r7, #4]
	}
 8007018:	4618      	mov	r0, r3
 800701a:	370c      	adds	r7, #12
 800701c:	46bd      	mov	sp, r7
 800701e:	bc80      	pop	{r7}
 8007020:	4770      	bx	lr
 8007022:	bf00      	nop
 8007024:	200012f4 	.word	0x200012f4
 8007028:	20001310 	.word	0x20001310

0800702c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800702c:	b580      	push	{r7, lr}
 800702e:	b084      	sub	sp, #16
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007038:	2300      	movs	r3, #0
 800703a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d051      	beq.n	80070e6 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007042:	68bb      	ldr	r3, [r7, #8]
 8007044:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007046:	4b2a      	ldr	r3, [pc, #168]	@ (80070f0 <xTaskPriorityInherit+0xc4>)
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800704c:	429a      	cmp	r2, r3
 800704e:	d241      	bcs.n	80070d4 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007050:	68bb      	ldr	r3, [r7, #8]
 8007052:	699b      	ldr	r3, [r3, #24]
 8007054:	2b00      	cmp	r3, #0
 8007056:	db06      	blt.n	8007066 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007058:	4b25      	ldr	r3, [pc, #148]	@ (80070f0 <xTaskPriorityInherit+0xc4>)
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800705e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007062:	68bb      	ldr	r3, [r7, #8]
 8007064:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007066:	68bb      	ldr	r3, [r7, #8]
 8007068:	6959      	ldr	r1, [r3, #20]
 800706a:	68bb      	ldr	r3, [r7, #8]
 800706c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800706e:	4613      	mov	r3, r2
 8007070:	009b      	lsls	r3, r3, #2
 8007072:	4413      	add	r3, r2
 8007074:	009b      	lsls	r3, r3, #2
 8007076:	4a1f      	ldr	r2, [pc, #124]	@ (80070f4 <xTaskPriorityInherit+0xc8>)
 8007078:	4413      	add	r3, r2
 800707a:	4299      	cmp	r1, r3
 800707c:	d122      	bne.n	80070c4 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800707e:	68bb      	ldr	r3, [r7, #8]
 8007080:	3304      	adds	r3, #4
 8007082:	4618      	mov	r0, r3
 8007084:	f7fe f9d6 	bl	8005434 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007088:	4b19      	ldr	r3, [pc, #100]	@ (80070f0 <xTaskPriorityInherit+0xc4>)
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800708e:	68bb      	ldr	r3, [r7, #8]
 8007090:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007092:	68bb      	ldr	r3, [r7, #8]
 8007094:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007096:	4b18      	ldr	r3, [pc, #96]	@ (80070f8 <xTaskPriorityInherit+0xcc>)
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	429a      	cmp	r2, r3
 800709c:	d903      	bls.n	80070a6 <xTaskPriorityInherit+0x7a>
 800709e:	68bb      	ldr	r3, [r7, #8]
 80070a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070a2:	4a15      	ldr	r2, [pc, #84]	@ (80070f8 <xTaskPriorityInherit+0xcc>)
 80070a4:	6013      	str	r3, [r2, #0]
 80070a6:	68bb      	ldr	r3, [r7, #8]
 80070a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070aa:	4613      	mov	r3, r2
 80070ac:	009b      	lsls	r3, r3, #2
 80070ae:	4413      	add	r3, r2
 80070b0:	009b      	lsls	r3, r3, #2
 80070b2:	4a10      	ldr	r2, [pc, #64]	@ (80070f4 <xTaskPriorityInherit+0xc8>)
 80070b4:	441a      	add	r2, r3
 80070b6:	68bb      	ldr	r3, [r7, #8]
 80070b8:	3304      	adds	r3, #4
 80070ba:	4619      	mov	r1, r3
 80070bc:	4610      	mov	r0, r2
 80070be:	f7fe f95e 	bl	800537e <vListInsertEnd>
 80070c2:	e004      	b.n	80070ce <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80070c4:	4b0a      	ldr	r3, [pc, #40]	@ (80070f0 <xTaskPriorityInherit+0xc4>)
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070ca:	68bb      	ldr	r3, [r7, #8]
 80070cc:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80070ce:	2301      	movs	r3, #1
 80070d0:	60fb      	str	r3, [r7, #12]
 80070d2:	e008      	b.n	80070e6 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80070d4:	68bb      	ldr	r3, [r7, #8]
 80070d6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80070d8:	4b05      	ldr	r3, [pc, #20]	@ (80070f0 <xTaskPriorityInherit+0xc4>)
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070de:	429a      	cmp	r2, r3
 80070e0:	d201      	bcs.n	80070e6 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80070e2:	2301      	movs	r3, #1
 80070e4:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80070e6:	68fb      	ldr	r3, [r7, #12]
	}
 80070e8:	4618      	mov	r0, r3
 80070ea:	3710      	adds	r7, #16
 80070ec:	46bd      	mov	sp, r7
 80070ee:	bd80      	pop	{r7, pc}
 80070f0:	20000e14 	.word	0x20000e14
 80070f4:	20000e18 	.word	0x20000e18
 80070f8:	200012f0 	.word	0x200012f0

080070fc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b086      	sub	sp, #24
 8007100:	af00      	add	r7, sp, #0
 8007102:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007108:	2300      	movs	r3, #0
 800710a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2b00      	cmp	r3, #0
 8007110:	d058      	beq.n	80071c4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007112:	4b2f      	ldr	r3, [pc, #188]	@ (80071d0 <xTaskPriorityDisinherit+0xd4>)
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	693a      	ldr	r2, [r7, #16]
 8007118:	429a      	cmp	r2, r3
 800711a:	d00b      	beq.n	8007134 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800711c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007120:	f383 8811 	msr	BASEPRI, r3
 8007124:	f3bf 8f6f 	isb	sy
 8007128:	f3bf 8f4f 	dsb	sy
 800712c:	60fb      	str	r3, [r7, #12]
}
 800712e:	bf00      	nop
 8007130:	bf00      	nop
 8007132:	e7fd      	b.n	8007130 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007134:	693b      	ldr	r3, [r7, #16]
 8007136:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007138:	2b00      	cmp	r3, #0
 800713a:	d10b      	bne.n	8007154 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800713c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007140:	f383 8811 	msr	BASEPRI, r3
 8007144:	f3bf 8f6f 	isb	sy
 8007148:	f3bf 8f4f 	dsb	sy
 800714c:	60bb      	str	r3, [r7, #8]
}
 800714e:	bf00      	nop
 8007150:	bf00      	nop
 8007152:	e7fd      	b.n	8007150 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007154:	693b      	ldr	r3, [r7, #16]
 8007156:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007158:	1e5a      	subs	r2, r3, #1
 800715a:	693b      	ldr	r3, [r7, #16]
 800715c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800715e:	693b      	ldr	r3, [r7, #16]
 8007160:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007162:	693b      	ldr	r3, [r7, #16]
 8007164:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007166:	429a      	cmp	r2, r3
 8007168:	d02c      	beq.n	80071c4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800716a:	693b      	ldr	r3, [r7, #16]
 800716c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800716e:	2b00      	cmp	r3, #0
 8007170:	d128      	bne.n	80071c4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007172:	693b      	ldr	r3, [r7, #16]
 8007174:	3304      	adds	r3, #4
 8007176:	4618      	mov	r0, r3
 8007178:	f7fe f95c 	bl	8005434 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800717c:	693b      	ldr	r3, [r7, #16]
 800717e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007180:	693b      	ldr	r3, [r7, #16]
 8007182:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007184:	693b      	ldr	r3, [r7, #16]
 8007186:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007188:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800718c:	693b      	ldr	r3, [r7, #16]
 800718e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007190:	693b      	ldr	r3, [r7, #16]
 8007192:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007194:	4b0f      	ldr	r3, [pc, #60]	@ (80071d4 <xTaskPriorityDisinherit+0xd8>)
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	429a      	cmp	r2, r3
 800719a:	d903      	bls.n	80071a4 <xTaskPriorityDisinherit+0xa8>
 800719c:	693b      	ldr	r3, [r7, #16]
 800719e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071a0:	4a0c      	ldr	r2, [pc, #48]	@ (80071d4 <xTaskPriorityDisinherit+0xd8>)
 80071a2:	6013      	str	r3, [r2, #0]
 80071a4:	693b      	ldr	r3, [r7, #16]
 80071a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071a8:	4613      	mov	r3, r2
 80071aa:	009b      	lsls	r3, r3, #2
 80071ac:	4413      	add	r3, r2
 80071ae:	009b      	lsls	r3, r3, #2
 80071b0:	4a09      	ldr	r2, [pc, #36]	@ (80071d8 <xTaskPriorityDisinherit+0xdc>)
 80071b2:	441a      	add	r2, r3
 80071b4:	693b      	ldr	r3, [r7, #16]
 80071b6:	3304      	adds	r3, #4
 80071b8:	4619      	mov	r1, r3
 80071ba:	4610      	mov	r0, r2
 80071bc:	f7fe f8df 	bl	800537e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80071c0:	2301      	movs	r3, #1
 80071c2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80071c4:	697b      	ldr	r3, [r7, #20]
	}
 80071c6:	4618      	mov	r0, r3
 80071c8:	3718      	adds	r7, #24
 80071ca:	46bd      	mov	sp, r7
 80071cc:	bd80      	pop	{r7, pc}
 80071ce:	bf00      	nop
 80071d0:	20000e14 	.word	0x20000e14
 80071d4:	200012f0 	.word	0x200012f0
 80071d8:	20000e18 	.word	0x20000e18

080071dc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80071dc:	b580      	push	{r7, lr}
 80071de:	b088      	sub	sp, #32
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	6078      	str	r0, [r7, #4]
 80071e4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80071ea:	2301      	movs	r3, #1
 80071ec:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d06c      	beq.n	80072ce <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80071f4:	69bb      	ldr	r3, [r7, #24]
 80071f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d10b      	bne.n	8007214 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80071fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007200:	f383 8811 	msr	BASEPRI, r3
 8007204:	f3bf 8f6f 	isb	sy
 8007208:	f3bf 8f4f 	dsb	sy
 800720c:	60fb      	str	r3, [r7, #12]
}
 800720e:	bf00      	nop
 8007210:	bf00      	nop
 8007212:	e7fd      	b.n	8007210 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007214:	69bb      	ldr	r3, [r7, #24]
 8007216:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007218:	683a      	ldr	r2, [r7, #0]
 800721a:	429a      	cmp	r2, r3
 800721c:	d902      	bls.n	8007224 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800721e:	683b      	ldr	r3, [r7, #0]
 8007220:	61fb      	str	r3, [r7, #28]
 8007222:	e002      	b.n	800722a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007224:	69bb      	ldr	r3, [r7, #24]
 8007226:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007228:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800722a:	69bb      	ldr	r3, [r7, #24]
 800722c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800722e:	69fa      	ldr	r2, [r7, #28]
 8007230:	429a      	cmp	r2, r3
 8007232:	d04c      	beq.n	80072ce <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007234:	69bb      	ldr	r3, [r7, #24]
 8007236:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007238:	697a      	ldr	r2, [r7, #20]
 800723a:	429a      	cmp	r2, r3
 800723c:	d147      	bne.n	80072ce <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800723e:	4b26      	ldr	r3, [pc, #152]	@ (80072d8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	69ba      	ldr	r2, [r7, #24]
 8007244:	429a      	cmp	r2, r3
 8007246:	d10b      	bne.n	8007260 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8007248:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800724c:	f383 8811 	msr	BASEPRI, r3
 8007250:	f3bf 8f6f 	isb	sy
 8007254:	f3bf 8f4f 	dsb	sy
 8007258:	60bb      	str	r3, [r7, #8]
}
 800725a:	bf00      	nop
 800725c:	bf00      	nop
 800725e:	e7fd      	b.n	800725c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007260:	69bb      	ldr	r3, [r7, #24]
 8007262:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007264:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8007266:	69bb      	ldr	r3, [r7, #24]
 8007268:	69fa      	ldr	r2, [r7, #28]
 800726a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800726c:	69bb      	ldr	r3, [r7, #24]
 800726e:	699b      	ldr	r3, [r3, #24]
 8007270:	2b00      	cmp	r3, #0
 8007272:	db04      	blt.n	800727e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007274:	69fb      	ldr	r3, [r7, #28]
 8007276:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800727a:	69bb      	ldr	r3, [r7, #24]
 800727c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800727e:	69bb      	ldr	r3, [r7, #24]
 8007280:	6959      	ldr	r1, [r3, #20]
 8007282:	693a      	ldr	r2, [r7, #16]
 8007284:	4613      	mov	r3, r2
 8007286:	009b      	lsls	r3, r3, #2
 8007288:	4413      	add	r3, r2
 800728a:	009b      	lsls	r3, r3, #2
 800728c:	4a13      	ldr	r2, [pc, #76]	@ (80072dc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800728e:	4413      	add	r3, r2
 8007290:	4299      	cmp	r1, r3
 8007292:	d11c      	bne.n	80072ce <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007294:	69bb      	ldr	r3, [r7, #24]
 8007296:	3304      	adds	r3, #4
 8007298:	4618      	mov	r0, r3
 800729a:	f7fe f8cb 	bl	8005434 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800729e:	69bb      	ldr	r3, [r7, #24]
 80072a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072a2:	4b0f      	ldr	r3, [pc, #60]	@ (80072e0 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	429a      	cmp	r2, r3
 80072a8:	d903      	bls.n	80072b2 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80072aa:	69bb      	ldr	r3, [r7, #24]
 80072ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072ae:	4a0c      	ldr	r2, [pc, #48]	@ (80072e0 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80072b0:	6013      	str	r3, [r2, #0]
 80072b2:	69bb      	ldr	r3, [r7, #24]
 80072b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072b6:	4613      	mov	r3, r2
 80072b8:	009b      	lsls	r3, r3, #2
 80072ba:	4413      	add	r3, r2
 80072bc:	009b      	lsls	r3, r3, #2
 80072be:	4a07      	ldr	r2, [pc, #28]	@ (80072dc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80072c0:	441a      	add	r2, r3
 80072c2:	69bb      	ldr	r3, [r7, #24]
 80072c4:	3304      	adds	r3, #4
 80072c6:	4619      	mov	r1, r3
 80072c8:	4610      	mov	r0, r2
 80072ca:	f7fe f858 	bl	800537e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80072ce:	bf00      	nop
 80072d0:	3720      	adds	r7, #32
 80072d2:	46bd      	mov	sp, r7
 80072d4:	bd80      	pop	{r7, pc}
 80072d6:	bf00      	nop
 80072d8:	20000e14 	.word	0x20000e14
 80072dc:	20000e18 	.word	0x20000e18
 80072e0:	200012f0 	.word	0x200012f0

080072e4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80072e4:	b480      	push	{r7}
 80072e6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80072e8:	4b07      	ldr	r3, [pc, #28]	@ (8007308 <pvTaskIncrementMutexHeldCount+0x24>)
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d004      	beq.n	80072fa <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80072f0:	4b05      	ldr	r3, [pc, #20]	@ (8007308 <pvTaskIncrementMutexHeldCount+0x24>)
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80072f6:	3201      	adds	r2, #1
 80072f8:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80072fa:	4b03      	ldr	r3, [pc, #12]	@ (8007308 <pvTaskIncrementMutexHeldCount+0x24>)
 80072fc:	681b      	ldr	r3, [r3, #0]
	}
 80072fe:	4618      	mov	r0, r3
 8007300:	46bd      	mov	sp, r7
 8007302:	bc80      	pop	{r7}
 8007304:	4770      	bx	lr
 8007306:	bf00      	nop
 8007308:	20000e14 	.word	0x20000e14

0800730c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800730c:	b580      	push	{r7, lr}
 800730e:	b084      	sub	sp, #16
 8007310:	af00      	add	r7, sp, #0
 8007312:	6078      	str	r0, [r7, #4]
 8007314:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007316:	4b21      	ldr	r3, [pc, #132]	@ (800739c <prvAddCurrentTaskToDelayedList+0x90>)
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800731c:	4b20      	ldr	r3, [pc, #128]	@ (80073a0 <prvAddCurrentTaskToDelayedList+0x94>)
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	3304      	adds	r3, #4
 8007322:	4618      	mov	r0, r3
 8007324:	f7fe f886 	bl	8005434 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800732e:	d10a      	bne.n	8007346 <prvAddCurrentTaskToDelayedList+0x3a>
 8007330:	683b      	ldr	r3, [r7, #0]
 8007332:	2b00      	cmp	r3, #0
 8007334:	d007      	beq.n	8007346 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007336:	4b1a      	ldr	r3, [pc, #104]	@ (80073a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	3304      	adds	r3, #4
 800733c:	4619      	mov	r1, r3
 800733e:	4819      	ldr	r0, [pc, #100]	@ (80073a4 <prvAddCurrentTaskToDelayedList+0x98>)
 8007340:	f7fe f81d 	bl	800537e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007344:	e026      	b.n	8007394 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007346:	68fa      	ldr	r2, [r7, #12]
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	4413      	add	r3, r2
 800734c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800734e:	4b14      	ldr	r3, [pc, #80]	@ (80073a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	68ba      	ldr	r2, [r7, #8]
 8007354:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007356:	68ba      	ldr	r2, [r7, #8]
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	429a      	cmp	r2, r3
 800735c:	d209      	bcs.n	8007372 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800735e:	4b12      	ldr	r3, [pc, #72]	@ (80073a8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007360:	681a      	ldr	r2, [r3, #0]
 8007362:	4b0f      	ldr	r3, [pc, #60]	@ (80073a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	3304      	adds	r3, #4
 8007368:	4619      	mov	r1, r3
 800736a:	4610      	mov	r0, r2
 800736c:	f7fe f82a 	bl	80053c4 <vListInsert>
}
 8007370:	e010      	b.n	8007394 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007372:	4b0e      	ldr	r3, [pc, #56]	@ (80073ac <prvAddCurrentTaskToDelayedList+0xa0>)
 8007374:	681a      	ldr	r2, [r3, #0]
 8007376:	4b0a      	ldr	r3, [pc, #40]	@ (80073a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	3304      	adds	r3, #4
 800737c:	4619      	mov	r1, r3
 800737e:	4610      	mov	r0, r2
 8007380:	f7fe f820 	bl	80053c4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007384:	4b0a      	ldr	r3, [pc, #40]	@ (80073b0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	68ba      	ldr	r2, [r7, #8]
 800738a:	429a      	cmp	r2, r3
 800738c:	d202      	bcs.n	8007394 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800738e:	4a08      	ldr	r2, [pc, #32]	@ (80073b0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007390:	68bb      	ldr	r3, [r7, #8]
 8007392:	6013      	str	r3, [r2, #0]
}
 8007394:	bf00      	nop
 8007396:	3710      	adds	r7, #16
 8007398:	46bd      	mov	sp, r7
 800739a:	bd80      	pop	{r7, pc}
 800739c:	200012ec 	.word	0x200012ec
 80073a0:	20000e14 	.word	0x20000e14
 80073a4:	200012d4 	.word	0x200012d4
 80073a8:	200012a4 	.word	0x200012a4
 80073ac:	200012a0 	.word	0x200012a0
 80073b0:	20001308 	.word	0x20001308

080073b4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80073b4:	b580      	push	{r7, lr}
 80073b6:	b08a      	sub	sp, #40	@ 0x28
 80073b8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80073ba:	2300      	movs	r3, #0
 80073bc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80073be:	f000 fb11 	bl	80079e4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80073c2:	4b1d      	ldr	r3, [pc, #116]	@ (8007438 <xTimerCreateTimerTask+0x84>)
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d021      	beq.n	800740e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80073ca:	2300      	movs	r3, #0
 80073cc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80073ce:	2300      	movs	r3, #0
 80073d0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80073d2:	1d3a      	adds	r2, r7, #4
 80073d4:	f107 0108 	add.w	r1, r7, #8
 80073d8:	f107 030c 	add.w	r3, r7, #12
 80073dc:	4618      	mov	r0, r3
 80073de:	f7fd ff89 	bl	80052f4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80073e2:	6879      	ldr	r1, [r7, #4]
 80073e4:	68bb      	ldr	r3, [r7, #8]
 80073e6:	68fa      	ldr	r2, [r7, #12]
 80073e8:	9202      	str	r2, [sp, #8]
 80073ea:	9301      	str	r3, [sp, #4]
 80073ec:	2302      	movs	r3, #2
 80073ee:	9300      	str	r3, [sp, #0]
 80073f0:	2300      	movs	r3, #0
 80073f2:	460a      	mov	r2, r1
 80073f4:	4911      	ldr	r1, [pc, #68]	@ (800743c <xTimerCreateTimerTask+0x88>)
 80073f6:	4812      	ldr	r0, [pc, #72]	@ (8007440 <xTimerCreateTimerTask+0x8c>)
 80073f8:	f7fe ff32 	bl	8006260 <xTaskCreateStatic>
 80073fc:	4603      	mov	r3, r0
 80073fe:	4a11      	ldr	r2, [pc, #68]	@ (8007444 <xTimerCreateTimerTask+0x90>)
 8007400:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007402:	4b10      	ldr	r3, [pc, #64]	@ (8007444 <xTimerCreateTimerTask+0x90>)
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d001      	beq.n	800740e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800740a:	2301      	movs	r3, #1
 800740c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800740e:	697b      	ldr	r3, [r7, #20]
 8007410:	2b00      	cmp	r3, #0
 8007412:	d10b      	bne.n	800742c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8007414:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007418:	f383 8811 	msr	BASEPRI, r3
 800741c:	f3bf 8f6f 	isb	sy
 8007420:	f3bf 8f4f 	dsb	sy
 8007424:	613b      	str	r3, [r7, #16]
}
 8007426:	bf00      	nop
 8007428:	bf00      	nop
 800742a:	e7fd      	b.n	8007428 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800742c:	697b      	ldr	r3, [r7, #20]
}
 800742e:	4618      	mov	r0, r3
 8007430:	3718      	adds	r7, #24
 8007432:	46bd      	mov	sp, r7
 8007434:	bd80      	pop	{r7, pc}
 8007436:	bf00      	nop
 8007438:	20001344 	.word	0x20001344
 800743c:	08008e74 	.word	0x08008e74
 8007440:	08007581 	.word	0x08007581
 8007444:	20001348 	.word	0x20001348

08007448 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007448:	b580      	push	{r7, lr}
 800744a:	b08a      	sub	sp, #40	@ 0x28
 800744c:	af00      	add	r7, sp, #0
 800744e:	60f8      	str	r0, [r7, #12]
 8007450:	60b9      	str	r1, [r7, #8]
 8007452:	607a      	str	r2, [r7, #4]
 8007454:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007456:	2300      	movs	r3, #0
 8007458:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	2b00      	cmp	r3, #0
 800745e:	d10b      	bne.n	8007478 <xTimerGenericCommand+0x30>
	__asm volatile
 8007460:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007464:	f383 8811 	msr	BASEPRI, r3
 8007468:	f3bf 8f6f 	isb	sy
 800746c:	f3bf 8f4f 	dsb	sy
 8007470:	623b      	str	r3, [r7, #32]
}
 8007472:	bf00      	nop
 8007474:	bf00      	nop
 8007476:	e7fd      	b.n	8007474 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007478:	4b19      	ldr	r3, [pc, #100]	@ (80074e0 <xTimerGenericCommand+0x98>)
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	2b00      	cmp	r3, #0
 800747e:	d02a      	beq.n	80074d6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007480:	68bb      	ldr	r3, [r7, #8]
 8007482:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800748c:	68bb      	ldr	r3, [r7, #8]
 800748e:	2b05      	cmp	r3, #5
 8007490:	dc18      	bgt.n	80074c4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007492:	f7ff fdad 	bl	8006ff0 <xTaskGetSchedulerState>
 8007496:	4603      	mov	r3, r0
 8007498:	2b02      	cmp	r3, #2
 800749a:	d109      	bne.n	80074b0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800749c:	4b10      	ldr	r3, [pc, #64]	@ (80074e0 <xTimerGenericCommand+0x98>)
 800749e:	6818      	ldr	r0, [r3, #0]
 80074a0:	f107 0110 	add.w	r1, r7, #16
 80074a4:	2300      	movs	r3, #0
 80074a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074a8:	f7fe f934 	bl	8005714 <xQueueGenericSend>
 80074ac:	6278      	str	r0, [r7, #36]	@ 0x24
 80074ae:	e012      	b.n	80074d6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80074b0:	4b0b      	ldr	r3, [pc, #44]	@ (80074e0 <xTimerGenericCommand+0x98>)
 80074b2:	6818      	ldr	r0, [r3, #0]
 80074b4:	f107 0110 	add.w	r1, r7, #16
 80074b8:	2300      	movs	r3, #0
 80074ba:	2200      	movs	r2, #0
 80074bc:	f7fe f92a 	bl	8005714 <xQueueGenericSend>
 80074c0:	6278      	str	r0, [r7, #36]	@ 0x24
 80074c2:	e008      	b.n	80074d6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80074c4:	4b06      	ldr	r3, [pc, #24]	@ (80074e0 <xTimerGenericCommand+0x98>)
 80074c6:	6818      	ldr	r0, [r3, #0]
 80074c8:	f107 0110 	add.w	r1, r7, #16
 80074cc:	2300      	movs	r3, #0
 80074ce:	683a      	ldr	r2, [r7, #0]
 80074d0:	f7fe fa22 	bl	8005918 <xQueueGenericSendFromISR>
 80074d4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80074d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80074d8:	4618      	mov	r0, r3
 80074da:	3728      	adds	r7, #40	@ 0x28
 80074dc:	46bd      	mov	sp, r7
 80074de:	bd80      	pop	{r7, pc}
 80074e0:	20001344 	.word	0x20001344

080074e4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80074e4:	b580      	push	{r7, lr}
 80074e6:	b088      	sub	sp, #32
 80074e8:	af02      	add	r7, sp, #8
 80074ea:	6078      	str	r0, [r7, #4]
 80074ec:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80074ee:	4b23      	ldr	r3, [pc, #140]	@ (800757c <prvProcessExpiredTimer+0x98>)
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	68db      	ldr	r3, [r3, #12]
 80074f4:	68db      	ldr	r3, [r3, #12]
 80074f6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80074f8:	697b      	ldr	r3, [r7, #20]
 80074fa:	3304      	adds	r3, #4
 80074fc:	4618      	mov	r0, r3
 80074fe:	f7fd ff99 	bl	8005434 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007502:	697b      	ldr	r3, [r7, #20]
 8007504:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007508:	f003 0304 	and.w	r3, r3, #4
 800750c:	2b00      	cmp	r3, #0
 800750e:	d023      	beq.n	8007558 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007510:	697b      	ldr	r3, [r7, #20]
 8007512:	699a      	ldr	r2, [r3, #24]
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	18d1      	adds	r1, r2, r3
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	683a      	ldr	r2, [r7, #0]
 800751c:	6978      	ldr	r0, [r7, #20]
 800751e:	f000 f8d3 	bl	80076c8 <prvInsertTimerInActiveList>
 8007522:	4603      	mov	r3, r0
 8007524:	2b00      	cmp	r3, #0
 8007526:	d020      	beq.n	800756a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007528:	2300      	movs	r3, #0
 800752a:	9300      	str	r3, [sp, #0]
 800752c:	2300      	movs	r3, #0
 800752e:	687a      	ldr	r2, [r7, #4]
 8007530:	2100      	movs	r1, #0
 8007532:	6978      	ldr	r0, [r7, #20]
 8007534:	f7ff ff88 	bl	8007448 <xTimerGenericCommand>
 8007538:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800753a:	693b      	ldr	r3, [r7, #16]
 800753c:	2b00      	cmp	r3, #0
 800753e:	d114      	bne.n	800756a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8007540:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007544:	f383 8811 	msr	BASEPRI, r3
 8007548:	f3bf 8f6f 	isb	sy
 800754c:	f3bf 8f4f 	dsb	sy
 8007550:	60fb      	str	r3, [r7, #12]
}
 8007552:	bf00      	nop
 8007554:	bf00      	nop
 8007556:	e7fd      	b.n	8007554 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007558:	697b      	ldr	r3, [r7, #20]
 800755a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800755e:	f023 0301 	bic.w	r3, r3, #1
 8007562:	b2da      	uxtb	r2, r3
 8007564:	697b      	ldr	r3, [r7, #20]
 8007566:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800756a:	697b      	ldr	r3, [r7, #20]
 800756c:	6a1b      	ldr	r3, [r3, #32]
 800756e:	6978      	ldr	r0, [r7, #20]
 8007570:	4798      	blx	r3
}
 8007572:	bf00      	nop
 8007574:	3718      	adds	r7, #24
 8007576:	46bd      	mov	sp, r7
 8007578:	bd80      	pop	{r7, pc}
 800757a:	bf00      	nop
 800757c:	2000133c 	.word	0x2000133c

08007580 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b084      	sub	sp, #16
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007588:	f107 0308 	add.w	r3, r7, #8
 800758c:	4618      	mov	r0, r3
 800758e:	f000 f859 	bl	8007644 <prvGetNextExpireTime>
 8007592:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007594:	68bb      	ldr	r3, [r7, #8]
 8007596:	4619      	mov	r1, r3
 8007598:	68f8      	ldr	r0, [r7, #12]
 800759a:	f000 f805 	bl	80075a8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800759e:	f000 f8d5 	bl	800774c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80075a2:	bf00      	nop
 80075a4:	e7f0      	b.n	8007588 <prvTimerTask+0x8>
	...

080075a8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b084      	sub	sp, #16
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
 80075b0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80075b2:	f7ff f92d 	bl	8006810 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80075b6:	f107 0308 	add.w	r3, r7, #8
 80075ba:	4618      	mov	r0, r3
 80075bc:	f000 f864 	bl	8007688 <prvSampleTimeNow>
 80075c0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80075c2:	68bb      	ldr	r3, [r7, #8]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d130      	bne.n	800762a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80075c8:	683b      	ldr	r3, [r7, #0]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d10a      	bne.n	80075e4 <prvProcessTimerOrBlockTask+0x3c>
 80075ce:	687a      	ldr	r2, [r7, #4]
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	429a      	cmp	r2, r3
 80075d4:	d806      	bhi.n	80075e4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80075d6:	f7ff f929 	bl	800682c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80075da:	68f9      	ldr	r1, [r7, #12]
 80075dc:	6878      	ldr	r0, [r7, #4]
 80075de:	f7ff ff81 	bl	80074e4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80075e2:	e024      	b.n	800762e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80075e4:	683b      	ldr	r3, [r7, #0]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d008      	beq.n	80075fc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80075ea:	4b13      	ldr	r3, [pc, #76]	@ (8007638 <prvProcessTimerOrBlockTask+0x90>)
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d101      	bne.n	80075f8 <prvProcessTimerOrBlockTask+0x50>
 80075f4:	2301      	movs	r3, #1
 80075f6:	e000      	b.n	80075fa <prvProcessTimerOrBlockTask+0x52>
 80075f8:	2300      	movs	r3, #0
 80075fa:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80075fc:	4b0f      	ldr	r3, [pc, #60]	@ (800763c <prvProcessTimerOrBlockTask+0x94>)
 80075fe:	6818      	ldr	r0, [r3, #0]
 8007600:	687a      	ldr	r2, [r7, #4]
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	1ad3      	subs	r3, r2, r3
 8007606:	683a      	ldr	r2, [r7, #0]
 8007608:	4619      	mov	r1, r3
 800760a:	f7fe fdf5 	bl	80061f8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800760e:	f7ff f90d 	bl	800682c <xTaskResumeAll>
 8007612:	4603      	mov	r3, r0
 8007614:	2b00      	cmp	r3, #0
 8007616:	d10a      	bne.n	800762e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007618:	4b09      	ldr	r3, [pc, #36]	@ (8007640 <prvProcessTimerOrBlockTask+0x98>)
 800761a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800761e:	601a      	str	r2, [r3, #0]
 8007620:	f3bf 8f4f 	dsb	sy
 8007624:	f3bf 8f6f 	isb	sy
}
 8007628:	e001      	b.n	800762e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800762a:	f7ff f8ff 	bl	800682c <xTaskResumeAll>
}
 800762e:	bf00      	nop
 8007630:	3710      	adds	r7, #16
 8007632:	46bd      	mov	sp, r7
 8007634:	bd80      	pop	{r7, pc}
 8007636:	bf00      	nop
 8007638:	20001340 	.word	0x20001340
 800763c:	20001344 	.word	0x20001344
 8007640:	e000ed04 	.word	0xe000ed04

08007644 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007644:	b480      	push	{r7}
 8007646:	b085      	sub	sp, #20
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800764c:	4b0d      	ldr	r3, [pc, #52]	@ (8007684 <prvGetNextExpireTime+0x40>)
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d101      	bne.n	800765a <prvGetNextExpireTime+0x16>
 8007656:	2201      	movs	r2, #1
 8007658:	e000      	b.n	800765c <prvGetNextExpireTime+0x18>
 800765a:	2200      	movs	r2, #0
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	2b00      	cmp	r3, #0
 8007666:	d105      	bne.n	8007674 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007668:	4b06      	ldr	r3, [pc, #24]	@ (8007684 <prvGetNextExpireTime+0x40>)
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	68db      	ldr	r3, [r3, #12]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	60fb      	str	r3, [r7, #12]
 8007672:	e001      	b.n	8007678 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007674:	2300      	movs	r3, #0
 8007676:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007678:	68fb      	ldr	r3, [r7, #12]
}
 800767a:	4618      	mov	r0, r3
 800767c:	3714      	adds	r7, #20
 800767e:	46bd      	mov	sp, r7
 8007680:	bc80      	pop	{r7}
 8007682:	4770      	bx	lr
 8007684:	2000133c 	.word	0x2000133c

08007688 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007688:	b580      	push	{r7, lr}
 800768a:	b084      	sub	sp, #16
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007690:	f7ff f96a 	bl	8006968 <xTaskGetTickCount>
 8007694:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007696:	4b0b      	ldr	r3, [pc, #44]	@ (80076c4 <prvSampleTimeNow+0x3c>)
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	68fa      	ldr	r2, [r7, #12]
 800769c:	429a      	cmp	r2, r3
 800769e:	d205      	bcs.n	80076ac <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80076a0:	f000 f93a 	bl	8007918 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2201      	movs	r2, #1
 80076a8:	601a      	str	r2, [r3, #0]
 80076aa:	e002      	b.n	80076b2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2200      	movs	r2, #0
 80076b0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80076b2:	4a04      	ldr	r2, [pc, #16]	@ (80076c4 <prvSampleTimeNow+0x3c>)
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80076b8:	68fb      	ldr	r3, [r7, #12]
}
 80076ba:	4618      	mov	r0, r3
 80076bc:	3710      	adds	r7, #16
 80076be:	46bd      	mov	sp, r7
 80076c0:	bd80      	pop	{r7, pc}
 80076c2:	bf00      	nop
 80076c4:	2000134c 	.word	0x2000134c

080076c8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80076c8:	b580      	push	{r7, lr}
 80076ca:	b086      	sub	sp, #24
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	60f8      	str	r0, [r7, #12]
 80076d0:	60b9      	str	r1, [r7, #8]
 80076d2:	607a      	str	r2, [r7, #4]
 80076d4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80076d6:	2300      	movs	r3, #0
 80076d8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	68ba      	ldr	r2, [r7, #8]
 80076de:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	68fa      	ldr	r2, [r7, #12]
 80076e4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80076e6:	68ba      	ldr	r2, [r7, #8]
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	429a      	cmp	r2, r3
 80076ec:	d812      	bhi.n	8007714 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80076ee:	687a      	ldr	r2, [r7, #4]
 80076f0:	683b      	ldr	r3, [r7, #0]
 80076f2:	1ad2      	subs	r2, r2, r3
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	699b      	ldr	r3, [r3, #24]
 80076f8:	429a      	cmp	r2, r3
 80076fa:	d302      	bcc.n	8007702 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80076fc:	2301      	movs	r3, #1
 80076fe:	617b      	str	r3, [r7, #20]
 8007700:	e01b      	b.n	800773a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007702:	4b10      	ldr	r3, [pc, #64]	@ (8007744 <prvInsertTimerInActiveList+0x7c>)
 8007704:	681a      	ldr	r2, [r3, #0]
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	3304      	adds	r3, #4
 800770a:	4619      	mov	r1, r3
 800770c:	4610      	mov	r0, r2
 800770e:	f7fd fe59 	bl	80053c4 <vListInsert>
 8007712:	e012      	b.n	800773a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007714:	687a      	ldr	r2, [r7, #4]
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	429a      	cmp	r2, r3
 800771a:	d206      	bcs.n	800772a <prvInsertTimerInActiveList+0x62>
 800771c:	68ba      	ldr	r2, [r7, #8]
 800771e:	683b      	ldr	r3, [r7, #0]
 8007720:	429a      	cmp	r2, r3
 8007722:	d302      	bcc.n	800772a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007724:	2301      	movs	r3, #1
 8007726:	617b      	str	r3, [r7, #20]
 8007728:	e007      	b.n	800773a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800772a:	4b07      	ldr	r3, [pc, #28]	@ (8007748 <prvInsertTimerInActiveList+0x80>)
 800772c:	681a      	ldr	r2, [r3, #0]
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	3304      	adds	r3, #4
 8007732:	4619      	mov	r1, r3
 8007734:	4610      	mov	r0, r2
 8007736:	f7fd fe45 	bl	80053c4 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800773a:	697b      	ldr	r3, [r7, #20]
}
 800773c:	4618      	mov	r0, r3
 800773e:	3718      	adds	r7, #24
 8007740:	46bd      	mov	sp, r7
 8007742:	bd80      	pop	{r7, pc}
 8007744:	20001340 	.word	0x20001340
 8007748:	2000133c 	.word	0x2000133c

0800774c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800774c:	b580      	push	{r7, lr}
 800774e:	b08e      	sub	sp, #56	@ 0x38
 8007750:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007752:	e0ce      	b.n	80078f2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2b00      	cmp	r3, #0
 8007758:	da19      	bge.n	800778e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800775a:	1d3b      	adds	r3, r7, #4
 800775c:	3304      	adds	r3, #4
 800775e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007760:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007762:	2b00      	cmp	r3, #0
 8007764:	d10b      	bne.n	800777e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8007766:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800776a:	f383 8811 	msr	BASEPRI, r3
 800776e:	f3bf 8f6f 	isb	sy
 8007772:	f3bf 8f4f 	dsb	sy
 8007776:	61fb      	str	r3, [r7, #28]
}
 8007778:	bf00      	nop
 800777a:	bf00      	nop
 800777c:	e7fd      	b.n	800777a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800777e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007784:	6850      	ldr	r0, [r2, #4]
 8007786:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007788:	6892      	ldr	r2, [r2, #8]
 800778a:	4611      	mov	r1, r2
 800778c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	2b00      	cmp	r3, #0
 8007792:	f2c0 80ae 	blt.w	80078f2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800779a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800779c:	695b      	ldr	r3, [r3, #20]
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d004      	beq.n	80077ac <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80077a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077a4:	3304      	adds	r3, #4
 80077a6:	4618      	mov	r0, r3
 80077a8:	f7fd fe44 	bl	8005434 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80077ac:	463b      	mov	r3, r7
 80077ae:	4618      	mov	r0, r3
 80077b0:	f7ff ff6a 	bl	8007688 <prvSampleTimeNow>
 80077b4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	2b09      	cmp	r3, #9
 80077ba:	f200 8097 	bhi.w	80078ec <prvProcessReceivedCommands+0x1a0>
 80077be:	a201      	add	r2, pc, #4	@ (adr r2, 80077c4 <prvProcessReceivedCommands+0x78>)
 80077c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077c4:	080077ed 	.word	0x080077ed
 80077c8:	080077ed 	.word	0x080077ed
 80077cc:	080077ed 	.word	0x080077ed
 80077d0:	08007863 	.word	0x08007863
 80077d4:	08007877 	.word	0x08007877
 80077d8:	080078c3 	.word	0x080078c3
 80077dc:	080077ed 	.word	0x080077ed
 80077e0:	080077ed 	.word	0x080077ed
 80077e4:	08007863 	.word	0x08007863
 80077e8:	08007877 	.word	0x08007877
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80077ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077ee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80077f2:	f043 0301 	orr.w	r3, r3, #1
 80077f6:	b2da      	uxtb	r2, r3
 80077f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077fa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80077fe:	68ba      	ldr	r2, [r7, #8]
 8007800:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007802:	699b      	ldr	r3, [r3, #24]
 8007804:	18d1      	adds	r1, r2, r3
 8007806:	68bb      	ldr	r3, [r7, #8]
 8007808:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800780a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800780c:	f7ff ff5c 	bl	80076c8 <prvInsertTimerInActiveList>
 8007810:	4603      	mov	r3, r0
 8007812:	2b00      	cmp	r3, #0
 8007814:	d06c      	beq.n	80078f0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007816:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007818:	6a1b      	ldr	r3, [r3, #32]
 800781a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800781c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800781e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007820:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007824:	f003 0304 	and.w	r3, r3, #4
 8007828:	2b00      	cmp	r3, #0
 800782a:	d061      	beq.n	80078f0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800782c:	68ba      	ldr	r2, [r7, #8]
 800782e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007830:	699b      	ldr	r3, [r3, #24]
 8007832:	441a      	add	r2, r3
 8007834:	2300      	movs	r3, #0
 8007836:	9300      	str	r3, [sp, #0]
 8007838:	2300      	movs	r3, #0
 800783a:	2100      	movs	r1, #0
 800783c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800783e:	f7ff fe03 	bl	8007448 <xTimerGenericCommand>
 8007842:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007844:	6a3b      	ldr	r3, [r7, #32]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d152      	bne.n	80078f0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800784a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800784e:	f383 8811 	msr	BASEPRI, r3
 8007852:	f3bf 8f6f 	isb	sy
 8007856:	f3bf 8f4f 	dsb	sy
 800785a:	61bb      	str	r3, [r7, #24]
}
 800785c:	bf00      	nop
 800785e:	bf00      	nop
 8007860:	e7fd      	b.n	800785e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007864:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007868:	f023 0301 	bic.w	r3, r3, #1
 800786c:	b2da      	uxtb	r2, r3
 800786e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007870:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007874:	e03d      	b.n	80078f2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007876:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007878:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800787c:	f043 0301 	orr.w	r3, r3, #1
 8007880:	b2da      	uxtb	r2, r3
 8007882:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007884:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007888:	68ba      	ldr	r2, [r7, #8]
 800788a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800788c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800788e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007890:	699b      	ldr	r3, [r3, #24]
 8007892:	2b00      	cmp	r3, #0
 8007894:	d10b      	bne.n	80078ae <prvProcessReceivedCommands+0x162>
	__asm volatile
 8007896:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800789a:	f383 8811 	msr	BASEPRI, r3
 800789e:	f3bf 8f6f 	isb	sy
 80078a2:	f3bf 8f4f 	dsb	sy
 80078a6:	617b      	str	r3, [r7, #20]
}
 80078a8:	bf00      	nop
 80078aa:	bf00      	nop
 80078ac:	e7fd      	b.n	80078aa <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80078ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078b0:	699a      	ldr	r2, [r3, #24]
 80078b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078b4:	18d1      	adds	r1, r2, r3
 80078b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80078ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80078bc:	f7ff ff04 	bl	80076c8 <prvInsertTimerInActiveList>
					break;
 80078c0:	e017      	b.n	80078f2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80078c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80078c8:	f003 0302 	and.w	r3, r3, #2
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d103      	bne.n	80078d8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80078d0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80078d2:	f000 fb8b 	bl	8007fec <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80078d6:	e00c      	b.n	80078f2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80078d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078da:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80078de:	f023 0301 	bic.w	r3, r3, #1
 80078e2:	b2da      	uxtb	r2, r3
 80078e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078e6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80078ea:	e002      	b.n	80078f2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80078ec:	bf00      	nop
 80078ee:	e000      	b.n	80078f2 <prvProcessReceivedCommands+0x1a6>
					break;
 80078f0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80078f2:	4b08      	ldr	r3, [pc, #32]	@ (8007914 <prvProcessReceivedCommands+0x1c8>)
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	1d39      	adds	r1, r7, #4
 80078f8:	2200      	movs	r2, #0
 80078fa:	4618      	mov	r0, r3
 80078fc:	f7fe f93a 	bl	8005b74 <xQueueReceive>
 8007900:	4603      	mov	r3, r0
 8007902:	2b00      	cmp	r3, #0
 8007904:	f47f af26 	bne.w	8007754 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007908:	bf00      	nop
 800790a:	bf00      	nop
 800790c:	3730      	adds	r7, #48	@ 0x30
 800790e:	46bd      	mov	sp, r7
 8007910:	bd80      	pop	{r7, pc}
 8007912:	bf00      	nop
 8007914:	20001344 	.word	0x20001344

08007918 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007918:	b580      	push	{r7, lr}
 800791a:	b088      	sub	sp, #32
 800791c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800791e:	e049      	b.n	80079b4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007920:	4b2e      	ldr	r3, [pc, #184]	@ (80079dc <prvSwitchTimerLists+0xc4>)
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	68db      	ldr	r3, [r3, #12]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800792a:	4b2c      	ldr	r3, [pc, #176]	@ (80079dc <prvSwitchTimerLists+0xc4>)
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	68db      	ldr	r3, [r3, #12]
 8007930:	68db      	ldr	r3, [r3, #12]
 8007932:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	3304      	adds	r3, #4
 8007938:	4618      	mov	r0, r3
 800793a:	f7fd fd7b 	bl	8005434 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	6a1b      	ldr	r3, [r3, #32]
 8007942:	68f8      	ldr	r0, [r7, #12]
 8007944:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800794c:	f003 0304 	and.w	r3, r3, #4
 8007950:	2b00      	cmp	r3, #0
 8007952:	d02f      	beq.n	80079b4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	699b      	ldr	r3, [r3, #24]
 8007958:	693a      	ldr	r2, [r7, #16]
 800795a:	4413      	add	r3, r2
 800795c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800795e:	68ba      	ldr	r2, [r7, #8]
 8007960:	693b      	ldr	r3, [r7, #16]
 8007962:	429a      	cmp	r2, r3
 8007964:	d90e      	bls.n	8007984 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	68ba      	ldr	r2, [r7, #8]
 800796a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	68fa      	ldr	r2, [r7, #12]
 8007970:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007972:	4b1a      	ldr	r3, [pc, #104]	@ (80079dc <prvSwitchTimerLists+0xc4>)
 8007974:	681a      	ldr	r2, [r3, #0]
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	3304      	adds	r3, #4
 800797a:	4619      	mov	r1, r3
 800797c:	4610      	mov	r0, r2
 800797e:	f7fd fd21 	bl	80053c4 <vListInsert>
 8007982:	e017      	b.n	80079b4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007984:	2300      	movs	r3, #0
 8007986:	9300      	str	r3, [sp, #0]
 8007988:	2300      	movs	r3, #0
 800798a:	693a      	ldr	r2, [r7, #16]
 800798c:	2100      	movs	r1, #0
 800798e:	68f8      	ldr	r0, [r7, #12]
 8007990:	f7ff fd5a 	bl	8007448 <xTimerGenericCommand>
 8007994:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	2b00      	cmp	r3, #0
 800799a:	d10b      	bne.n	80079b4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800799c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079a0:	f383 8811 	msr	BASEPRI, r3
 80079a4:	f3bf 8f6f 	isb	sy
 80079a8:	f3bf 8f4f 	dsb	sy
 80079ac:	603b      	str	r3, [r7, #0]
}
 80079ae:	bf00      	nop
 80079b0:	bf00      	nop
 80079b2:	e7fd      	b.n	80079b0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80079b4:	4b09      	ldr	r3, [pc, #36]	@ (80079dc <prvSwitchTimerLists+0xc4>)
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d1b0      	bne.n	8007920 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80079be:	4b07      	ldr	r3, [pc, #28]	@ (80079dc <prvSwitchTimerLists+0xc4>)
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80079c4:	4b06      	ldr	r3, [pc, #24]	@ (80079e0 <prvSwitchTimerLists+0xc8>)
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	4a04      	ldr	r2, [pc, #16]	@ (80079dc <prvSwitchTimerLists+0xc4>)
 80079ca:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80079cc:	4a04      	ldr	r2, [pc, #16]	@ (80079e0 <prvSwitchTimerLists+0xc8>)
 80079ce:	697b      	ldr	r3, [r7, #20]
 80079d0:	6013      	str	r3, [r2, #0]
}
 80079d2:	bf00      	nop
 80079d4:	3718      	adds	r7, #24
 80079d6:	46bd      	mov	sp, r7
 80079d8:	bd80      	pop	{r7, pc}
 80079da:	bf00      	nop
 80079dc:	2000133c 	.word	0x2000133c
 80079e0:	20001340 	.word	0x20001340

080079e4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80079e4:	b580      	push	{r7, lr}
 80079e6:	b082      	sub	sp, #8
 80079e8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80079ea:	f000 f92f 	bl	8007c4c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80079ee:	4b15      	ldr	r3, [pc, #84]	@ (8007a44 <prvCheckForValidListAndQueue+0x60>)
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d120      	bne.n	8007a38 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80079f6:	4814      	ldr	r0, [pc, #80]	@ (8007a48 <prvCheckForValidListAndQueue+0x64>)
 80079f8:	f7fd fc96 	bl	8005328 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80079fc:	4813      	ldr	r0, [pc, #76]	@ (8007a4c <prvCheckForValidListAndQueue+0x68>)
 80079fe:	f7fd fc93 	bl	8005328 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007a02:	4b13      	ldr	r3, [pc, #76]	@ (8007a50 <prvCheckForValidListAndQueue+0x6c>)
 8007a04:	4a10      	ldr	r2, [pc, #64]	@ (8007a48 <prvCheckForValidListAndQueue+0x64>)
 8007a06:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007a08:	4b12      	ldr	r3, [pc, #72]	@ (8007a54 <prvCheckForValidListAndQueue+0x70>)
 8007a0a:	4a10      	ldr	r2, [pc, #64]	@ (8007a4c <prvCheckForValidListAndQueue+0x68>)
 8007a0c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007a0e:	2300      	movs	r3, #0
 8007a10:	9300      	str	r3, [sp, #0]
 8007a12:	4b11      	ldr	r3, [pc, #68]	@ (8007a58 <prvCheckForValidListAndQueue+0x74>)
 8007a14:	4a11      	ldr	r2, [pc, #68]	@ (8007a5c <prvCheckForValidListAndQueue+0x78>)
 8007a16:	2110      	movs	r1, #16
 8007a18:	200a      	movs	r0, #10
 8007a1a:	f7fd fd9f 	bl	800555c <xQueueGenericCreateStatic>
 8007a1e:	4603      	mov	r3, r0
 8007a20:	4a08      	ldr	r2, [pc, #32]	@ (8007a44 <prvCheckForValidListAndQueue+0x60>)
 8007a22:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007a24:	4b07      	ldr	r3, [pc, #28]	@ (8007a44 <prvCheckForValidListAndQueue+0x60>)
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d005      	beq.n	8007a38 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007a2c:	4b05      	ldr	r3, [pc, #20]	@ (8007a44 <prvCheckForValidListAndQueue+0x60>)
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	490b      	ldr	r1, [pc, #44]	@ (8007a60 <prvCheckForValidListAndQueue+0x7c>)
 8007a32:	4618      	mov	r0, r3
 8007a34:	f7fe fbb8 	bl	80061a8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007a38:	f000 f938 	bl	8007cac <vPortExitCritical>
}
 8007a3c:	bf00      	nop
 8007a3e:	46bd      	mov	sp, r7
 8007a40:	bd80      	pop	{r7, pc}
 8007a42:	bf00      	nop
 8007a44:	20001344 	.word	0x20001344
 8007a48:	20001314 	.word	0x20001314
 8007a4c:	20001328 	.word	0x20001328
 8007a50:	2000133c 	.word	0x2000133c
 8007a54:	20001340 	.word	0x20001340
 8007a58:	200013f0 	.word	0x200013f0
 8007a5c:	20001350 	.word	0x20001350
 8007a60:	08008e7c 	.word	0x08008e7c

08007a64 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007a64:	b480      	push	{r7}
 8007a66:	b085      	sub	sp, #20
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	60f8      	str	r0, [r7, #12]
 8007a6c:	60b9      	str	r1, [r7, #8]
 8007a6e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	3b04      	subs	r3, #4
 8007a74:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007a7c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	3b04      	subs	r3, #4
 8007a82:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007a84:	68bb      	ldr	r3, [r7, #8]
 8007a86:	f023 0201 	bic.w	r2, r3, #1
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	3b04      	subs	r3, #4
 8007a92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007a94:	4a08      	ldr	r2, [pc, #32]	@ (8007ab8 <pxPortInitialiseStack+0x54>)
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	3b14      	subs	r3, #20
 8007a9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007aa0:	687a      	ldr	r2, [r7, #4]
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	3b20      	subs	r3, #32
 8007aaa:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007aac:	68fb      	ldr	r3, [r7, #12]
}
 8007aae:	4618      	mov	r0, r3
 8007ab0:	3714      	adds	r7, #20
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	bc80      	pop	{r7}
 8007ab6:	4770      	bx	lr
 8007ab8:	08007abd 	.word	0x08007abd

08007abc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007abc:	b480      	push	{r7}
 8007abe:	b085      	sub	sp, #20
 8007ac0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007ac6:	4b12      	ldr	r3, [pc, #72]	@ (8007b10 <prvTaskExitError+0x54>)
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ace:	d00b      	beq.n	8007ae8 <prvTaskExitError+0x2c>
	__asm volatile
 8007ad0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ad4:	f383 8811 	msr	BASEPRI, r3
 8007ad8:	f3bf 8f6f 	isb	sy
 8007adc:	f3bf 8f4f 	dsb	sy
 8007ae0:	60fb      	str	r3, [r7, #12]
}
 8007ae2:	bf00      	nop
 8007ae4:	bf00      	nop
 8007ae6:	e7fd      	b.n	8007ae4 <prvTaskExitError+0x28>
	__asm volatile
 8007ae8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aec:	f383 8811 	msr	BASEPRI, r3
 8007af0:	f3bf 8f6f 	isb	sy
 8007af4:	f3bf 8f4f 	dsb	sy
 8007af8:	60bb      	str	r3, [r7, #8]
}
 8007afa:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007afc:	bf00      	nop
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d0fc      	beq.n	8007afe <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007b04:	bf00      	nop
 8007b06:	bf00      	nop
 8007b08:	3714      	adds	r7, #20
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	bc80      	pop	{r7}
 8007b0e:	4770      	bx	lr
 8007b10:	20000014 	.word	0x20000014
	...

08007b20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007b20:	4b07      	ldr	r3, [pc, #28]	@ (8007b40 <pxCurrentTCBConst2>)
 8007b22:	6819      	ldr	r1, [r3, #0]
 8007b24:	6808      	ldr	r0, [r1, #0]
 8007b26:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007b2a:	f380 8809 	msr	PSP, r0
 8007b2e:	f3bf 8f6f 	isb	sy
 8007b32:	f04f 0000 	mov.w	r0, #0
 8007b36:	f380 8811 	msr	BASEPRI, r0
 8007b3a:	f04e 0e0d 	orr.w	lr, lr, #13
 8007b3e:	4770      	bx	lr

08007b40 <pxCurrentTCBConst2>:
 8007b40:	20000e14 	.word	0x20000e14
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007b44:	bf00      	nop
 8007b46:	bf00      	nop

08007b48 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8007b48:	4806      	ldr	r0, [pc, #24]	@ (8007b64 <prvPortStartFirstTask+0x1c>)
 8007b4a:	6800      	ldr	r0, [r0, #0]
 8007b4c:	6800      	ldr	r0, [r0, #0]
 8007b4e:	f380 8808 	msr	MSP, r0
 8007b52:	b662      	cpsie	i
 8007b54:	b661      	cpsie	f
 8007b56:	f3bf 8f4f 	dsb	sy
 8007b5a:	f3bf 8f6f 	isb	sy
 8007b5e:	df00      	svc	0
 8007b60:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007b62:	bf00      	nop
 8007b64:	e000ed08 	.word	0xe000ed08

08007b68 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b084      	sub	sp, #16
 8007b6c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007b6e:	4b32      	ldr	r3, [pc, #200]	@ (8007c38 <xPortStartScheduler+0xd0>)
 8007b70:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	781b      	ldrb	r3, [r3, #0]
 8007b76:	b2db      	uxtb	r3, r3
 8007b78:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	22ff      	movs	r2, #255	@ 0xff
 8007b7e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	781b      	ldrb	r3, [r3, #0]
 8007b84:	b2db      	uxtb	r3, r3
 8007b86:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007b88:	78fb      	ldrb	r3, [r7, #3]
 8007b8a:	b2db      	uxtb	r3, r3
 8007b8c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007b90:	b2da      	uxtb	r2, r3
 8007b92:	4b2a      	ldr	r3, [pc, #168]	@ (8007c3c <xPortStartScheduler+0xd4>)
 8007b94:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007b96:	4b2a      	ldr	r3, [pc, #168]	@ (8007c40 <xPortStartScheduler+0xd8>)
 8007b98:	2207      	movs	r2, #7
 8007b9a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007b9c:	e009      	b.n	8007bb2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8007b9e:	4b28      	ldr	r3, [pc, #160]	@ (8007c40 <xPortStartScheduler+0xd8>)
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	3b01      	subs	r3, #1
 8007ba4:	4a26      	ldr	r2, [pc, #152]	@ (8007c40 <xPortStartScheduler+0xd8>)
 8007ba6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007ba8:	78fb      	ldrb	r3, [r7, #3]
 8007baa:	b2db      	uxtb	r3, r3
 8007bac:	005b      	lsls	r3, r3, #1
 8007bae:	b2db      	uxtb	r3, r3
 8007bb0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007bb2:	78fb      	ldrb	r3, [r7, #3]
 8007bb4:	b2db      	uxtb	r3, r3
 8007bb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007bba:	2b80      	cmp	r3, #128	@ 0x80
 8007bbc:	d0ef      	beq.n	8007b9e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007bbe:	4b20      	ldr	r3, [pc, #128]	@ (8007c40 <xPortStartScheduler+0xd8>)
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f1c3 0307 	rsb	r3, r3, #7
 8007bc6:	2b04      	cmp	r3, #4
 8007bc8:	d00b      	beq.n	8007be2 <xPortStartScheduler+0x7a>
	__asm volatile
 8007bca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bce:	f383 8811 	msr	BASEPRI, r3
 8007bd2:	f3bf 8f6f 	isb	sy
 8007bd6:	f3bf 8f4f 	dsb	sy
 8007bda:	60bb      	str	r3, [r7, #8]
}
 8007bdc:	bf00      	nop
 8007bde:	bf00      	nop
 8007be0:	e7fd      	b.n	8007bde <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007be2:	4b17      	ldr	r3, [pc, #92]	@ (8007c40 <xPortStartScheduler+0xd8>)
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	021b      	lsls	r3, r3, #8
 8007be8:	4a15      	ldr	r2, [pc, #84]	@ (8007c40 <xPortStartScheduler+0xd8>)
 8007bea:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007bec:	4b14      	ldr	r3, [pc, #80]	@ (8007c40 <xPortStartScheduler+0xd8>)
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007bf4:	4a12      	ldr	r2, [pc, #72]	@ (8007c40 <xPortStartScheduler+0xd8>)
 8007bf6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	b2da      	uxtb	r2, r3
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007c00:	4b10      	ldr	r3, [pc, #64]	@ (8007c44 <xPortStartScheduler+0xdc>)
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	4a0f      	ldr	r2, [pc, #60]	@ (8007c44 <xPortStartScheduler+0xdc>)
 8007c06:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007c0a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007c0c:	4b0d      	ldr	r3, [pc, #52]	@ (8007c44 <xPortStartScheduler+0xdc>)
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	4a0c      	ldr	r2, [pc, #48]	@ (8007c44 <xPortStartScheduler+0xdc>)
 8007c12:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007c16:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007c18:	f000 f8b8 	bl	8007d8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007c1c:	4b0a      	ldr	r3, [pc, #40]	@ (8007c48 <xPortStartScheduler+0xe0>)
 8007c1e:	2200      	movs	r2, #0
 8007c20:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007c22:	f7ff ff91 	bl	8007b48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007c26:	f7fe ff67 	bl	8006af8 <vTaskSwitchContext>
	prvTaskExitError();
 8007c2a:	f7ff ff47 	bl	8007abc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007c2e:	2300      	movs	r3, #0
}
 8007c30:	4618      	mov	r0, r3
 8007c32:	3710      	adds	r7, #16
 8007c34:	46bd      	mov	sp, r7
 8007c36:	bd80      	pop	{r7, pc}
 8007c38:	e000e400 	.word	0xe000e400
 8007c3c:	20001440 	.word	0x20001440
 8007c40:	20001444 	.word	0x20001444
 8007c44:	e000ed20 	.word	0xe000ed20
 8007c48:	20000014 	.word	0x20000014

08007c4c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007c4c:	b480      	push	{r7}
 8007c4e:	b083      	sub	sp, #12
 8007c50:	af00      	add	r7, sp, #0
	__asm volatile
 8007c52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c56:	f383 8811 	msr	BASEPRI, r3
 8007c5a:	f3bf 8f6f 	isb	sy
 8007c5e:	f3bf 8f4f 	dsb	sy
 8007c62:	607b      	str	r3, [r7, #4]
}
 8007c64:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007c66:	4b0f      	ldr	r3, [pc, #60]	@ (8007ca4 <vPortEnterCritical+0x58>)
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	3301      	adds	r3, #1
 8007c6c:	4a0d      	ldr	r2, [pc, #52]	@ (8007ca4 <vPortEnterCritical+0x58>)
 8007c6e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007c70:	4b0c      	ldr	r3, [pc, #48]	@ (8007ca4 <vPortEnterCritical+0x58>)
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	2b01      	cmp	r3, #1
 8007c76:	d110      	bne.n	8007c9a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007c78:	4b0b      	ldr	r3, [pc, #44]	@ (8007ca8 <vPortEnterCritical+0x5c>)
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	b2db      	uxtb	r3, r3
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d00b      	beq.n	8007c9a <vPortEnterCritical+0x4e>
	__asm volatile
 8007c82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c86:	f383 8811 	msr	BASEPRI, r3
 8007c8a:	f3bf 8f6f 	isb	sy
 8007c8e:	f3bf 8f4f 	dsb	sy
 8007c92:	603b      	str	r3, [r7, #0]
}
 8007c94:	bf00      	nop
 8007c96:	bf00      	nop
 8007c98:	e7fd      	b.n	8007c96 <vPortEnterCritical+0x4a>
	}
}
 8007c9a:	bf00      	nop
 8007c9c:	370c      	adds	r7, #12
 8007c9e:	46bd      	mov	sp, r7
 8007ca0:	bc80      	pop	{r7}
 8007ca2:	4770      	bx	lr
 8007ca4:	20000014 	.word	0x20000014
 8007ca8:	e000ed04 	.word	0xe000ed04

08007cac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007cac:	b480      	push	{r7}
 8007cae:	b083      	sub	sp, #12
 8007cb0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007cb2:	4b12      	ldr	r3, [pc, #72]	@ (8007cfc <vPortExitCritical+0x50>)
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d10b      	bne.n	8007cd2 <vPortExitCritical+0x26>
	__asm volatile
 8007cba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cbe:	f383 8811 	msr	BASEPRI, r3
 8007cc2:	f3bf 8f6f 	isb	sy
 8007cc6:	f3bf 8f4f 	dsb	sy
 8007cca:	607b      	str	r3, [r7, #4]
}
 8007ccc:	bf00      	nop
 8007cce:	bf00      	nop
 8007cd0:	e7fd      	b.n	8007cce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007cd2:	4b0a      	ldr	r3, [pc, #40]	@ (8007cfc <vPortExitCritical+0x50>)
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	3b01      	subs	r3, #1
 8007cd8:	4a08      	ldr	r2, [pc, #32]	@ (8007cfc <vPortExitCritical+0x50>)
 8007cda:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007cdc:	4b07      	ldr	r3, [pc, #28]	@ (8007cfc <vPortExitCritical+0x50>)
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d105      	bne.n	8007cf0 <vPortExitCritical+0x44>
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007ce8:	683b      	ldr	r3, [r7, #0]
 8007cea:	f383 8811 	msr	BASEPRI, r3
}
 8007cee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007cf0:	bf00      	nop
 8007cf2:	370c      	adds	r7, #12
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	bc80      	pop	{r7}
 8007cf8:	4770      	bx	lr
 8007cfa:	bf00      	nop
 8007cfc:	20000014 	.word	0x20000014

08007d00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007d00:	f3ef 8009 	mrs	r0, PSP
 8007d04:	f3bf 8f6f 	isb	sy
 8007d08:	4b0d      	ldr	r3, [pc, #52]	@ (8007d40 <pxCurrentTCBConst>)
 8007d0a:	681a      	ldr	r2, [r3, #0]
 8007d0c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007d10:	6010      	str	r0, [r2, #0]
 8007d12:	e92d 4008 	stmdb	sp!, {r3, lr}
 8007d16:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007d1a:	f380 8811 	msr	BASEPRI, r0
 8007d1e:	f7fe feeb 	bl	8006af8 <vTaskSwitchContext>
 8007d22:	f04f 0000 	mov.w	r0, #0
 8007d26:	f380 8811 	msr	BASEPRI, r0
 8007d2a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8007d2e:	6819      	ldr	r1, [r3, #0]
 8007d30:	6808      	ldr	r0, [r1, #0]
 8007d32:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007d36:	f380 8809 	msr	PSP, r0
 8007d3a:	f3bf 8f6f 	isb	sy
 8007d3e:	4770      	bx	lr

08007d40 <pxCurrentTCBConst>:
 8007d40:	20000e14 	.word	0x20000e14
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007d44:	bf00      	nop
 8007d46:	bf00      	nop

08007d48 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007d48:	b580      	push	{r7, lr}
 8007d4a:	b082      	sub	sp, #8
 8007d4c:	af00      	add	r7, sp, #0
	__asm volatile
 8007d4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d52:	f383 8811 	msr	BASEPRI, r3
 8007d56:	f3bf 8f6f 	isb	sy
 8007d5a:	f3bf 8f4f 	dsb	sy
 8007d5e:	607b      	str	r3, [r7, #4]
}
 8007d60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007d62:	f7fe fe0f 	bl	8006984 <xTaskIncrementTick>
 8007d66:	4603      	mov	r3, r0
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d003      	beq.n	8007d74 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007d6c:	4b06      	ldr	r3, [pc, #24]	@ (8007d88 <xPortSysTickHandler+0x40>)
 8007d6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d72:	601a      	str	r2, [r3, #0]
 8007d74:	2300      	movs	r3, #0
 8007d76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007d78:	683b      	ldr	r3, [r7, #0]
 8007d7a:	f383 8811 	msr	BASEPRI, r3
}
 8007d7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007d80:	bf00      	nop
 8007d82:	3708      	adds	r7, #8
 8007d84:	46bd      	mov	sp, r7
 8007d86:	bd80      	pop	{r7, pc}
 8007d88:	e000ed04 	.word	0xe000ed04

08007d8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007d8c:	b480      	push	{r7}
 8007d8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007d90:	4b0a      	ldr	r3, [pc, #40]	@ (8007dbc <vPortSetupTimerInterrupt+0x30>)
 8007d92:	2200      	movs	r2, #0
 8007d94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007d96:	4b0a      	ldr	r3, [pc, #40]	@ (8007dc0 <vPortSetupTimerInterrupt+0x34>)
 8007d98:	2200      	movs	r2, #0
 8007d9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007d9c:	4b09      	ldr	r3, [pc, #36]	@ (8007dc4 <vPortSetupTimerInterrupt+0x38>)
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	4a09      	ldr	r2, [pc, #36]	@ (8007dc8 <vPortSetupTimerInterrupt+0x3c>)
 8007da2:	fba2 2303 	umull	r2, r3, r2, r3
 8007da6:	099b      	lsrs	r3, r3, #6
 8007da8:	4a08      	ldr	r2, [pc, #32]	@ (8007dcc <vPortSetupTimerInterrupt+0x40>)
 8007daa:	3b01      	subs	r3, #1
 8007dac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007dae:	4b03      	ldr	r3, [pc, #12]	@ (8007dbc <vPortSetupTimerInterrupt+0x30>)
 8007db0:	2207      	movs	r2, #7
 8007db2:	601a      	str	r2, [r3, #0]
}
 8007db4:	bf00      	nop
 8007db6:	46bd      	mov	sp, r7
 8007db8:	bc80      	pop	{r7}
 8007dba:	4770      	bx	lr
 8007dbc:	e000e010 	.word	0xe000e010
 8007dc0:	e000e018 	.word	0xe000e018
 8007dc4:	20000008 	.word	0x20000008
 8007dc8:	10624dd3 	.word	0x10624dd3
 8007dcc:	e000e014 	.word	0xe000e014

08007dd0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007dd0:	b480      	push	{r7}
 8007dd2:	b085      	sub	sp, #20
 8007dd4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007dd6:	f3ef 8305 	mrs	r3, IPSR
 8007dda:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	2b0f      	cmp	r3, #15
 8007de0:	d915      	bls.n	8007e0e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007de2:	4a17      	ldr	r2, [pc, #92]	@ (8007e40 <vPortValidateInterruptPriority+0x70>)
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	4413      	add	r3, r2
 8007de8:	781b      	ldrb	r3, [r3, #0]
 8007dea:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007dec:	4b15      	ldr	r3, [pc, #84]	@ (8007e44 <vPortValidateInterruptPriority+0x74>)
 8007dee:	781b      	ldrb	r3, [r3, #0]
 8007df0:	7afa      	ldrb	r2, [r7, #11]
 8007df2:	429a      	cmp	r2, r3
 8007df4:	d20b      	bcs.n	8007e0e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8007df6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dfa:	f383 8811 	msr	BASEPRI, r3
 8007dfe:	f3bf 8f6f 	isb	sy
 8007e02:	f3bf 8f4f 	dsb	sy
 8007e06:	607b      	str	r3, [r7, #4]
}
 8007e08:	bf00      	nop
 8007e0a:	bf00      	nop
 8007e0c:	e7fd      	b.n	8007e0a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007e0e:	4b0e      	ldr	r3, [pc, #56]	@ (8007e48 <vPortValidateInterruptPriority+0x78>)
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007e16:	4b0d      	ldr	r3, [pc, #52]	@ (8007e4c <vPortValidateInterruptPriority+0x7c>)
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	429a      	cmp	r2, r3
 8007e1c:	d90b      	bls.n	8007e36 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007e1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e22:	f383 8811 	msr	BASEPRI, r3
 8007e26:	f3bf 8f6f 	isb	sy
 8007e2a:	f3bf 8f4f 	dsb	sy
 8007e2e:	603b      	str	r3, [r7, #0]
}
 8007e30:	bf00      	nop
 8007e32:	bf00      	nop
 8007e34:	e7fd      	b.n	8007e32 <vPortValidateInterruptPriority+0x62>
	}
 8007e36:	bf00      	nop
 8007e38:	3714      	adds	r7, #20
 8007e3a:	46bd      	mov	sp, r7
 8007e3c:	bc80      	pop	{r7}
 8007e3e:	4770      	bx	lr
 8007e40:	e000e3f0 	.word	0xe000e3f0
 8007e44:	20001440 	.word	0x20001440
 8007e48:	e000ed0c 	.word	0xe000ed0c
 8007e4c:	20001444 	.word	0x20001444

08007e50 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007e50:	b580      	push	{r7, lr}
 8007e52:	b08a      	sub	sp, #40	@ 0x28
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007e58:	2300      	movs	r3, #0
 8007e5a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007e5c:	f7fe fcd8 	bl	8006810 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007e60:	4b5c      	ldr	r3, [pc, #368]	@ (8007fd4 <pvPortMalloc+0x184>)
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d101      	bne.n	8007e6c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007e68:	f000 f924 	bl	80080b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007e6c:	4b5a      	ldr	r3, [pc, #360]	@ (8007fd8 <pvPortMalloc+0x188>)
 8007e6e:	681a      	ldr	r2, [r3, #0]
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	4013      	ands	r3, r2
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	f040 8095 	bne.w	8007fa4 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d01e      	beq.n	8007ebe <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007e80:	2208      	movs	r2, #8
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	4413      	add	r3, r2
 8007e86:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	f003 0307 	and.w	r3, r3, #7
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d015      	beq.n	8007ebe <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	f023 0307 	bic.w	r3, r3, #7
 8007e98:	3308      	adds	r3, #8
 8007e9a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	f003 0307 	and.w	r3, r3, #7
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d00b      	beq.n	8007ebe <pvPortMalloc+0x6e>
	__asm volatile
 8007ea6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eaa:	f383 8811 	msr	BASEPRI, r3
 8007eae:	f3bf 8f6f 	isb	sy
 8007eb2:	f3bf 8f4f 	dsb	sy
 8007eb6:	617b      	str	r3, [r7, #20]
}
 8007eb8:	bf00      	nop
 8007eba:	bf00      	nop
 8007ebc:	e7fd      	b.n	8007eba <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d06f      	beq.n	8007fa4 <pvPortMalloc+0x154>
 8007ec4:	4b45      	ldr	r3, [pc, #276]	@ (8007fdc <pvPortMalloc+0x18c>)
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	687a      	ldr	r2, [r7, #4]
 8007eca:	429a      	cmp	r2, r3
 8007ecc:	d86a      	bhi.n	8007fa4 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007ece:	4b44      	ldr	r3, [pc, #272]	@ (8007fe0 <pvPortMalloc+0x190>)
 8007ed0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007ed2:	4b43      	ldr	r3, [pc, #268]	@ (8007fe0 <pvPortMalloc+0x190>)
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007ed8:	e004      	b.n	8007ee4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007edc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007ede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ee6:	685b      	ldr	r3, [r3, #4]
 8007ee8:	687a      	ldr	r2, [r7, #4]
 8007eea:	429a      	cmp	r2, r3
 8007eec:	d903      	bls.n	8007ef6 <pvPortMalloc+0xa6>
 8007eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d1f1      	bne.n	8007eda <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007ef6:	4b37      	ldr	r3, [pc, #220]	@ (8007fd4 <pvPortMalloc+0x184>)
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007efc:	429a      	cmp	r2, r3
 8007efe:	d051      	beq.n	8007fa4 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007f00:	6a3b      	ldr	r3, [r7, #32]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	2208      	movs	r2, #8
 8007f06:	4413      	add	r3, r2
 8007f08:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f0c:	681a      	ldr	r2, [r3, #0]
 8007f0e:	6a3b      	ldr	r3, [r7, #32]
 8007f10:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f14:	685a      	ldr	r2, [r3, #4]
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	1ad2      	subs	r2, r2, r3
 8007f1a:	2308      	movs	r3, #8
 8007f1c:	005b      	lsls	r3, r3, #1
 8007f1e:	429a      	cmp	r2, r3
 8007f20:	d920      	bls.n	8007f64 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007f22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	4413      	add	r3, r2
 8007f28:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007f2a:	69bb      	ldr	r3, [r7, #24]
 8007f2c:	f003 0307 	and.w	r3, r3, #7
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d00b      	beq.n	8007f4c <pvPortMalloc+0xfc>
	__asm volatile
 8007f34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f38:	f383 8811 	msr	BASEPRI, r3
 8007f3c:	f3bf 8f6f 	isb	sy
 8007f40:	f3bf 8f4f 	dsb	sy
 8007f44:	613b      	str	r3, [r7, #16]
}
 8007f46:	bf00      	nop
 8007f48:	bf00      	nop
 8007f4a:	e7fd      	b.n	8007f48 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f4e:	685a      	ldr	r2, [r3, #4]
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	1ad2      	subs	r2, r2, r3
 8007f54:	69bb      	ldr	r3, [r7, #24]
 8007f56:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f5a:	687a      	ldr	r2, [r7, #4]
 8007f5c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007f5e:	69b8      	ldr	r0, [r7, #24]
 8007f60:	f000 f90a 	bl	8008178 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007f64:	4b1d      	ldr	r3, [pc, #116]	@ (8007fdc <pvPortMalloc+0x18c>)
 8007f66:	681a      	ldr	r2, [r3, #0]
 8007f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f6a:	685b      	ldr	r3, [r3, #4]
 8007f6c:	1ad3      	subs	r3, r2, r3
 8007f6e:	4a1b      	ldr	r2, [pc, #108]	@ (8007fdc <pvPortMalloc+0x18c>)
 8007f70:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007f72:	4b1a      	ldr	r3, [pc, #104]	@ (8007fdc <pvPortMalloc+0x18c>)
 8007f74:	681a      	ldr	r2, [r3, #0]
 8007f76:	4b1b      	ldr	r3, [pc, #108]	@ (8007fe4 <pvPortMalloc+0x194>)
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	429a      	cmp	r2, r3
 8007f7c:	d203      	bcs.n	8007f86 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007f7e:	4b17      	ldr	r3, [pc, #92]	@ (8007fdc <pvPortMalloc+0x18c>)
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	4a18      	ldr	r2, [pc, #96]	@ (8007fe4 <pvPortMalloc+0x194>)
 8007f84:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f88:	685a      	ldr	r2, [r3, #4]
 8007f8a:	4b13      	ldr	r3, [pc, #76]	@ (8007fd8 <pvPortMalloc+0x188>)
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	431a      	orrs	r2, r3
 8007f90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f92:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f96:	2200      	movs	r2, #0
 8007f98:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007f9a:	4b13      	ldr	r3, [pc, #76]	@ (8007fe8 <pvPortMalloc+0x198>)
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	3301      	adds	r3, #1
 8007fa0:	4a11      	ldr	r2, [pc, #68]	@ (8007fe8 <pvPortMalloc+0x198>)
 8007fa2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007fa4:	f7fe fc42 	bl	800682c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007fa8:	69fb      	ldr	r3, [r7, #28]
 8007faa:	f003 0307 	and.w	r3, r3, #7
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d00b      	beq.n	8007fca <pvPortMalloc+0x17a>
	__asm volatile
 8007fb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fb6:	f383 8811 	msr	BASEPRI, r3
 8007fba:	f3bf 8f6f 	isb	sy
 8007fbe:	f3bf 8f4f 	dsb	sy
 8007fc2:	60fb      	str	r3, [r7, #12]
}
 8007fc4:	bf00      	nop
 8007fc6:	bf00      	nop
 8007fc8:	e7fd      	b.n	8007fc6 <pvPortMalloc+0x176>
	return pvReturn;
 8007fca:	69fb      	ldr	r3, [r7, #28]
}
 8007fcc:	4618      	mov	r0, r3
 8007fce:	3728      	adds	r7, #40	@ 0x28
 8007fd0:	46bd      	mov	sp, r7
 8007fd2:	bd80      	pop	{r7, pc}
 8007fd4:	20002050 	.word	0x20002050
 8007fd8:	20002064 	.word	0x20002064
 8007fdc:	20002054 	.word	0x20002054
 8007fe0:	20002048 	.word	0x20002048
 8007fe4:	20002058 	.word	0x20002058
 8007fe8:	2000205c 	.word	0x2000205c

08007fec <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007fec:	b580      	push	{r7, lr}
 8007fee:	b086      	sub	sp, #24
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d04f      	beq.n	800809e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007ffe:	2308      	movs	r3, #8
 8008000:	425b      	negs	r3, r3
 8008002:	697a      	ldr	r2, [r7, #20]
 8008004:	4413      	add	r3, r2
 8008006:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008008:	697b      	ldr	r3, [r7, #20]
 800800a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800800c:	693b      	ldr	r3, [r7, #16]
 800800e:	685a      	ldr	r2, [r3, #4]
 8008010:	4b25      	ldr	r3, [pc, #148]	@ (80080a8 <vPortFree+0xbc>)
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	4013      	ands	r3, r2
 8008016:	2b00      	cmp	r3, #0
 8008018:	d10b      	bne.n	8008032 <vPortFree+0x46>
	__asm volatile
 800801a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800801e:	f383 8811 	msr	BASEPRI, r3
 8008022:	f3bf 8f6f 	isb	sy
 8008026:	f3bf 8f4f 	dsb	sy
 800802a:	60fb      	str	r3, [r7, #12]
}
 800802c:	bf00      	nop
 800802e:	bf00      	nop
 8008030:	e7fd      	b.n	800802e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008032:	693b      	ldr	r3, [r7, #16]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d00b      	beq.n	8008052 <vPortFree+0x66>
	__asm volatile
 800803a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800803e:	f383 8811 	msr	BASEPRI, r3
 8008042:	f3bf 8f6f 	isb	sy
 8008046:	f3bf 8f4f 	dsb	sy
 800804a:	60bb      	str	r3, [r7, #8]
}
 800804c:	bf00      	nop
 800804e:	bf00      	nop
 8008050:	e7fd      	b.n	800804e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008052:	693b      	ldr	r3, [r7, #16]
 8008054:	685a      	ldr	r2, [r3, #4]
 8008056:	4b14      	ldr	r3, [pc, #80]	@ (80080a8 <vPortFree+0xbc>)
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	4013      	ands	r3, r2
 800805c:	2b00      	cmp	r3, #0
 800805e:	d01e      	beq.n	800809e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008060:	693b      	ldr	r3, [r7, #16]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	2b00      	cmp	r3, #0
 8008066:	d11a      	bne.n	800809e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008068:	693b      	ldr	r3, [r7, #16]
 800806a:	685a      	ldr	r2, [r3, #4]
 800806c:	4b0e      	ldr	r3, [pc, #56]	@ (80080a8 <vPortFree+0xbc>)
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	43db      	mvns	r3, r3
 8008072:	401a      	ands	r2, r3
 8008074:	693b      	ldr	r3, [r7, #16]
 8008076:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008078:	f7fe fbca 	bl	8006810 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800807c:	693b      	ldr	r3, [r7, #16]
 800807e:	685a      	ldr	r2, [r3, #4]
 8008080:	4b0a      	ldr	r3, [pc, #40]	@ (80080ac <vPortFree+0xc0>)
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	4413      	add	r3, r2
 8008086:	4a09      	ldr	r2, [pc, #36]	@ (80080ac <vPortFree+0xc0>)
 8008088:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800808a:	6938      	ldr	r0, [r7, #16]
 800808c:	f000 f874 	bl	8008178 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008090:	4b07      	ldr	r3, [pc, #28]	@ (80080b0 <vPortFree+0xc4>)
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	3301      	adds	r3, #1
 8008096:	4a06      	ldr	r2, [pc, #24]	@ (80080b0 <vPortFree+0xc4>)
 8008098:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800809a:	f7fe fbc7 	bl	800682c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800809e:	bf00      	nop
 80080a0:	3718      	adds	r7, #24
 80080a2:	46bd      	mov	sp, r7
 80080a4:	bd80      	pop	{r7, pc}
 80080a6:	bf00      	nop
 80080a8:	20002064 	.word	0x20002064
 80080ac:	20002054 	.word	0x20002054
 80080b0:	20002060 	.word	0x20002060

080080b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80080b4:	b480      	push	{r7}
 80080b6:	b085      	sub	sp, #20
 80080b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80080ba:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80080be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80080c0:	4b27      	ldr	r3, [pc, #156]	@ (8008160 <prvHeapInit+0xac>)
 80080c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	f003 0307 	and.w	r3, r3, #7
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d00c      	beq.n	80080e8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	3307      	adds	r3, #7
 80080d2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	f023 0307 	bic.w	r3, r3, #7
 80080da:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80080dc:	68ba      	ldr	r2, [r7, #8]
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	1ad3      	subs	r3, r2, r3
 80080e2:	4a1f      	ldr	r2, [pc, #124]	@ (8008160 <prvHeapInit+0xac>)
 80080e4:	4413      	add	r3, r2
 80080e6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80080ec:	4a1d      	ldr	r2, [pc, #116]	@ (8008164 <prvHeapInit+0xb0>)
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80080f2:	4b1c      	ldr	r3, [pc, #112]	@ (8008164 <prvHeapInit+0xb0>)
 80080f4:	2200      	movs	r2, #0
 80080f6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	68ba      	ldr	r2, [r7, #8]
 80080fc:	4413      	add	r3, r2
 80080fe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008100:	2208      	movs	r2, #8
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	1a9b      	subs	r3, r3, r2
 8008106:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	f023 0307 	bic.w	r3, r3, #7
 800810e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	4a15      	ldr	r2, [pc, #84]	@ (8008168 <prvHeapInit+0xb4>)
 8008114:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008116:	4b14      	ldr	r3, [pc, #80]	@ (8008168 <prvHeapInit+0xb4>)
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	2200      	movs	r2, #0
 800811c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800811e:	4b12      	ldr	r3, [pc, #72]	@ (8008168 <prvHeapInit+0xb4>)
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	2200      	movs	r2, #0
 8008124:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800812a:	683b      	ldr	r3, [r7, #0]
 800812c:	68fa      	ldr	r2, [r7, #12]
 800812e:	1ad2      	subs	r2, r2, r3
 8008130:	683b      	ldr	r3, [r7, #0]
 8008132:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008134:	4b0c      	ldr	r3, [pc, #48]	@ (8008168 <prvHeapInit+0xb4>)
 8008136:	681a      	ldr	r2, [r3, #0]
 8008138:	683b      	ldr	r3, [r7, #0]
 800813a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800813c:	683b      	ldr	r3, [r7, #0]
 800813e:	685b      	ldr	r3, [r3, #4]
 8008140:	4a0a      	ldr	r2, [pc, #40]	@ (800816c <prvHeapInit+0xb8>)
 8008142:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008144:	683b      	ldr	r3, [r7, #0]
 8008146:	685b      	ldr	r3, [r3, #4]
 8008148:	4a09      	ldr	r2, [pc, #36]	@ (8008170 <prvHeapInit+0xbc>)
 800814a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800814c:	4b09      	ldr	r3, [pc, #36]	@ (8008174 <prvHeapInit+0xc0>)
 800814e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008152:	601a      	str	r2, [r3, #0]
}
 8008154:	bf00      	nop
 8008156:	3714      	adds	r7, #20
 8008158:	46bd      	mov	sp, r7
 800815a:	bc80      	pop	{r7}
 800815c:	4770      	bx	lr
 800815e:	bf00      	nop
 8008160:	20001448 	.word	0x20001448
 8008164:	20002048 	.word	0x20002048
 8008168:	20002050 	.word	0x20002050
 800816c:	20002058 	.word	0x20002058
 8008170:	20002054 	.word	0x20002054
 8008174:	20002064 	.word	0x20002064

08008178 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008178:	b480      	push	{r7}
 800817a:	b085      	sub	sp, #20
 800817c:	af00      	add	r7, sp, #0
 800817e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008180:	4b27      	ldr	r3, [pc, #156]	@ (8008220 <prvInsertBlockIntoFreeList+0xa8>)
 8008182:	60fb      	str	r3, [r7, #12]
 8008184:	e002      	b.n	800818c <prvInsertBlockIntoFreeList+0x14>
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	60fb      	str	r3, [r7, #12]
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	687a      	ldr	r2, [r7, #4]
 8008192:	429a      	cmp	r2, r3
 8008194:	d8f7      	bhi.n	8008186 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	685b      	ldr	r3, [r3, #4]
 800819e:	68ba      	ldr	r2, [r7, #8]
 80081a0:	4413      	add	r3, r2
 80081a2:	687a      	ldr	r2, [r7, #4]
 80081a4:	429a      	cmp	r2, r3
 80081a6:	d108      	bne.n	80081ba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	685a      	ldr	r2, [r3, #4]
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	685b      	ldr	r3, [r3, #4]
 80081b0:	441a      	add	r2, r3
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	685b      	ldr	r3, [r3, #4]
 80081c2:	68ba      	ldr	r2, [r7, #8]
 80081c4:	441a      	add	r2, r3
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	429a      	cmp	r2, r3
 80081cc:	d118      	bne.n	8008200 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	681a      	ldr	r2, [r3, #0]
 80081d2:	4b14      	ldr	r3, [pc, #80]	@ (8008224 <prvInsertBlockIntoFreeList+0xac>)
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	429a      	cmp	r2, r3
 80081d8:	d00d      	beq.n	80081f6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	685a      	ldr	r2, [r3, #4]
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	685b      	ldr	r3, [r3, #4]
 80081e4:	441a      	add	r2, r3
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	681a      	ldr	r2, [r3, #0]
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	601a      	str	r2, [r3, #0]
 80081f4:	e008      	b.n	8008208 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80081f6:	4b0b      	ldr	r3, [pc, #44]	@ (8008224 <prvInsertBlockIntoFreeList+0xac>)
 80081f8:	681a      	ldr	r2, [r3, #0]
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	601a      	str	r2, [r3, #0]
 80081fe:	e003      	b.n	8008208 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	681a      	ldr	r2, [r3, #0]
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008208:	68fa      	ldr	r2, [r7, #12]
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	429a      	cmp	r2, r3
 800820e:	d002      	beq.n	8008216 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	687a      	ldr	r2, [r7, #4]
 8008214:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008216:	bf00      	nop
 8008218:	3714      	adds	r7, #20
 800821a:	46bd      	mov	sp, r7
 800821c:	bc80      	pop	{r7}
 800821e:	4770      	bx	lr
 8008220:	20002048 	.word	0x20002048
 8008224:	20002050 	.word	0x20002050

08008228 <sniprintf>:
 8008228:	b40c      	push	{r2, r3}
 800822a:	b530      	push	{r4, r5, lr}
 800822c:	4b18      	ldr	r3, [pc, #96]	@ (8008290 <sniprintf+0x68>)
 800822e:	1e0c      	subs	r4, r1, #0
 8008230:	681d      	ldr	r5, [r3, #0]
 8008232:	b09d      	sub	sp, #116	@ 0x74
 8008234:	da08      	bge.n	8008248 <sniprintf+0x20>
 8008236:	238b      	movs	r3, #139	@ 0x8b
 8008238:	f04f 30ff 	mov.w	r0, #4294967295
 800823c:	602b      	str	r3, [r5, #0]
 800823e:	b01d      	add	sp, #116	@ 0x74
 8008240:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008244:	b002      	add	sp, #8
 8008246:	4770      	bx	lr
 8008248:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800824c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008250:	f04f 0300 	mov.w	r3, #0
 8008254:	931b      	str	r3, [sp, #108]	@ 0x6c
 8008256:	bf0c      	ite	eq
 8008258:	4623      	moveq	r3, r4
 800825a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800825e:	9304      	str	r3, [sp, #16]
 8008260:	9307      	str	r3, [sp, #28]
 8008262:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008266:	9002      	str	r0, [sp, #8]
 8008268:	9006      	str	r0, [sp, #24]
 800826a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800826e:	4628      	mov	r0, r5
 8008270:	ab21      	add	r3, sp, #132	@ 0x84
 8008272:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008274:	a902      	add	r1, sp, #8
 8008276:	9301      	str	r3, [sp, #4]
 8008278:	f000 f9fe 	bl	8008678 <_svfiprintf_r>
 800827c:	1c43      	adds	r3, r0, #1
 800827e:	bfbc      	itt	lt
 8008280:	238b      	movlt	r3, #139	@ 0x8b
 8008282:	602b      	strlt	r3, [r5, #0]
 8008284:	2c00      	cmp	r4, #0
 8008286:	d0da      	beq.n	800823e <sniprintf+0x16>
 8008288:	2200      	movs	r2, #0
 800828a:	9b02      	ldr	r3, [sp, #8]
 800828c:	701a      	strb	r2, [r3, #0]
 800828e:	e7d6      	b.n	800823e <sniprintf+0x16>
 8008290:	20000018 	.word	0x20000018

08008294 <memset>:
 8008294:	4603      	mov	r3, r0
 8008296:	4402      	add	r2, r0
 8008298:	4293      	cmp	r3, r2
 800829a:	d100      	bne.n	800829e <memset+0xa>
 800829c:	4770      	bx	lr
 800829e:	f803 1b01 	strb.w	r1, [r3], #1
 80082a2:	e7f9      	b.n	8008298 <memset+0x4>

080082a4 <_reclaim_reent>:
 80082a4:	4b2d      	ldr	r3, [pc, #180]	@ (800835c <_reclaim_reent+0xb8>)
 80082a6:	b570      	push	{r4, r5, r6, lr}
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	4604      	mov	r4, r0
 80082ac:	4283      	cmp	r3, r0
 80082ae:	d053      	beq.n	8008358 <_reclaim_reent+0xb4>
 80082b0:	69c3      	ldr	r3, [r0, #28]
 80082b2:	b31b      	cbz	r3, 80082fc <_reclaim_reent+0x58>
 80082b4:	68db      	ldr	r3, [r3, #12]
 80082b6:	b163      	cbz	r3, 80082d2 <_reclaim_reent+0x2e>
 80082b8:	2500      	movs	r5, #0
 80082ba:	69e3      	ldr	r3, [r4, #28]
 80082bc:	68db      	ldr	r3, [r3, #12]
 80082be:	5959      	ldr	r1, [r3, r5]
 80082c0:	b9b1      	cbnz	r1, 80082f0 <_reclaim_reent+0x4c>
 80082c2:	3504      	adds	r5, #4
 80082c4:	2d80      	cmp	r5, #128	@ 0x80
 80082c6:	d1f8      	bne.n	80082ba <_reclaim_reent+0x16>
 80082c8:	69e3      	ldr	r3, [r4, #28]
 80082ca:	4620      	mov	r0, r4
 80082cc:	68d9      	ldr	r1, [r3, #12]
 80082ce:	f000 f881 	bl	80083d4 <_free_r>
 80082d2:	69e3      	ldr	r3, [r4, #28]
 80082d4:	6819      	ldr	r1, [r3, #0]
 80082d6:	b111      	cbz	r1, 80082de <_reclaim_reent+0x3a>
 80082d8:	4620      	mov	r0, r4
 80082da:	f000 f87b 	bl	80083d4 <_free_r>
 80082de:	69e3      	ldr	r3, [r4, #28]
 80082e0:	689d      	ldr	r5, [r3, #8]
 80082e2:	b15d      	cbz	r5, 80082fc <_reclaim_reent+0x58>
 80082e4:	4629      	mov	r1, r5
 80082e6:	4620      	mov	r0, r4
 80082e8:	682d      	ldr	r5, [r5, #0]
 80082ea:	f000 f873 	bl	80083d4 <_free_r>
 80082ee:	e7f8      	b.n	80082e2 <_reclaim_reent+0x3e>
 80082f0:	680e      	ldr	r6, [r1, #0]
 80082f2:	4620      	mov	r0, r4
 80082f4:	f000 f86e 	bl	80083d4 <_free_r>
 80082f8:	4631      	mov	r1, r6
 80082fa:	e7e1      	b.n	80082c0 <_reclaim_reent+0x1c>
 80082fc:	6961      	ldr	r1, [r4, #20]
 80082fe:	b111      	cbz	r1, 8008306 <_reclaim_reent+0x62>
 8008300:	4620      	mov	r0, r4
 8008302:	f000 f867 	bl	80083d4 <_free_r>
 8008306:	69e1      	ldr	r1, [r4, #28]
 8008308:	b111      	cbz	r1, 8008310 <_reclaim_reent+0x6c>
 800830a:	4620      	mov	r0, r4
 800830c:	f000 f862 	bl	80083d4 <_free_r>
 8008310:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008312:	b111      	cbz	r1, 800831a <_reclaim_reent+0x76>
 8008314:	4620      	mov	r0, r4
 8008316:	f000 f85d 	bl	80083d4 <_free_r>
 800831a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800831c:	b111      	cbz	r1, 8008324 <_reclaim_reent+0x80>
 800831e:	4620      	mov	r0, r4
 8008320:	f000 f858 	bl	80083d4 <_free_r>
 8008324:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8008326:	b111      	cbz	r1, 800832e <_reclaim_reent+0x8a>
 8008328:	4620      	mov	r0, r4
 800832a:	f000 f853 	bl	80083d4 <_free_r>
 800832e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008330:	b111      	cbz	r1, 8008338 <_reclaim_reent+0x94>
 8008332:	4620      	mov	r0, r4
 8008334:	f000 f84e 	bl	80083d4 <_free_r>
 8008338:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800833a:	b111      	cbz	r1, 8008342 <_reclaim_reent+0x9e>
 800833c:	4620      	mov	r0, r4
 800833e:	f000 f849 	bl	80083d4 <_free_r>
 8008342:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008344:	b111      	cbz	r1, 800834c <_reclaim_reent+0xa8>
 8008346:	4620      	mov	r0, r4
 8008348:	f000 f844 	bl	80083d4 <_free_r>
 800834c:	6a23      	ldr	r3, [r4, #32]
 800834e:	b11b      	cbz	r3, 8008358 <_reclaim_reent+0xb4>
 8008350:	4620      	mov	r0, r4
 8008352:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008356:	4718      	bx	r3
 8008358:	bd70      	pop	{r4, r5, r6, pc}
 800835a:	bf00      	nop
 800835c:	20000018 	.word	0x20000018

08008360 <__errno>:
 8008360:	4b01      	ldr	r3, [pc, #4]	@ (8008368 <__errno+0x8>)
 8008362:	6818      	ldr	r0, [r3, #0]
 8008364:	4770      	bx	lr
 8008366:	bf00      	nop
 8008368:	20000018 	.word	0x20000018

0800836c <__libc_init_array>:
 800836c:	b570      	push	{r4, r5, r6, lr}
 800836e:	2600      	movs	r6, #0
 8008370:	4d0c      	ldr	r5, [pc, #48]	@ (80083a4 <__libc_init_array+0x38>)
 8008372:	4c0d      	ldr	r4, [pc, #52]	@ (80083a8 <__libc_init_array+0x3c>)
 8008374:	1b64      	subs	r4, r4, r5
 8008376:	10a4      	asrs	r4, r4, #2
 8008378:	42a6      	cmp	r6, r4
 800837a:	d109      	bne.n	8008390 <__libc_init_array+0x24>
 800837c:	f000 fc76 	bl	8008c6c <_init>
 8008380:	2600      	movs	r6, #0
 8008382:	4d0a      	ldr	r5, [pc, #40]	@ (80083ac <__libc_init_array+0x40>)
 8008384:	4c0a      	ldr	r4, [pc, #40]	@ (80083b0 <__libc_init_array+0x44>)
 8008386:	1b64      	subs	r4, r4, r5
 8008388:	10a4      	asrs	r4, r4, #2
 800838a:	42a6      	cmp	r6, r4
 800838c:	d105      	bne.n	800839a <__libc_init_array+0x2e>
 800838e:	bd70      	pop	{r4, r5, r6, pc}
 8008390:	f855 3b04 	ldr.w	r3, [r5], #4
 8008394:	4798      	blx	r3
 8008396:	3601      	adds	r6, #1
 8008398:	e7ee      	b.n	8008378 <__libc_init_array+0xc>
 800839a:	f855 3b04 	ldr.w	r3, [r5], #4
 800839e:	4798      	blx	r3
 80083a0:	3601      	adds	r6, #1
 80083a2:	e7f2      	b.n	800838a <__libc_init_array+0x1e>
 80083a4:	08009144 	.word	0x08009144
 80083a8:	08009144 	.word	0x08009144
 80083ac:	08009144 	.word	0x08009144
 80083b0:	08009150 	.word	0x08009150

080083b4 <__retarget_lock_acquire_recursive>:
 80083b4:	4770      	bx	lr

080083b6 <__retarget_lock_release_recursive>:
 80083b6:	4770      	bx	lr

080083b8 <memcpy>:
 80083b8:	440a      	add	r2, r1
 80083ba:	4291      	cmp	r1, r2
 80083bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80083c0:	d100      	bne.n	80083c4 <memcpy+0xc>
 80083c2:	4770      	bx	lr
 80083c4:	b510      	push	{r4, lr}
 80083c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80083ca:	4291      	cmp	r1, r2
 80083cc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80083d0:	d1f9      	bne.n	80083c6 <memcpy+0xe>
 80083d2:	bd10      	pop	{r4, pc}

080083d4 <_free_r>:
 80083d4:	b538      	push	{r3, r4, r5, lr}
 80083d6:	4605      	mov	r5, r0
 80083d8:	2900      	cmp	r1, #0
 80083da:	d040      	beq.n	800845e <_free_r+0x8a>
 80083dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80083e0:	1f0c      	subs	r4, r1, #4
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	bfb8      	it	lt
 80083e6:	18e4      	addlt	r4, r4, r3
 80083e8:	f000 f8de 	bl	80085a8 <__malloc_lock>
 80083ec:	4a1c      	ldr	r2, [pc, #112]	@ (8008460 <_free_r+0x8c>)
 80083ee:	6813      	ldr	r3, [r2, #0]
 80083f0:	b933      	cbnz	r3, 8008400 <_free_r+0x2c>
 80083f2:	6063      	str	r3, [r4, #4]
 80083f4:	6014      	str	r4, [r2, #0]
 80083f6:	4628      	mov	r0, r5
 80083f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80083fc:	f000 b8da 	b.w	80085b4 <__malloc_unlock>
 8008400:	42a3      	cmp	r3, r4
 8008402:	d908      	bls.n	8008416 <_free_r+0x42>
 8008404:	6820      	ldr	r0, [r4, #0]
 8008406:	1821      	adds	r1, r4, r0
 8008408:	428b      	cmp	r3, r1
 800840a:	bf01      	itttt	eq
 800840c:	6819      	ldreq	r1, [r3, #0]
 800840e:	685b      	ldreq	r3, [r3, #4]
 8008410:	1809      	addeq	r1, r1, r0
 8008412:	6021      	streq	r1, [r4, #0]
 8008414:	e7ed      	b.n	80083f2 <_free_r+0x1e>
 8008416:	461a      	mov	r2, r3
 8008418:	685b      	ldr	r3, [r3, #4]
 800841a:	b10b      	cbz	r3, 8008420 <_free_r+0x4c>
 800841c:	42a3      	cmp	r3, r4
 800841e:	d9fa      	bls.n	8008416 <_free_r+0x42>
 8008420:	6811      	ldr	r1, [r2, #0]
 8008422:	1850      	adds	r0, r2, r1
 8008424:	42a0      	cmp	r0, r4
 8008426:	d10b      	bne.n	8008440 <_free_r+0x6c>
 8008428:	6820      	ldr	r0, [r4, #0]
 800842a:	4401      	add	r1, r0
 800842c:	1850      	adds	r0, r2, r1
 800842e:	4283      	cmp	r3, r0
 8008430:	6011      	str	r1, [r2, #0]
 8008432:	d1e0      	bne.n	80083f6 <_free_r+0x22>
 8008434:	6818      	ldr	r0, [r3, #0]
 8008436:	685b      	ldr	r3, [r3, #4]
 8008438:	4408      	add	r0, r1
 800843a:	6010      	str	r0, [r2, #0]
 800843c:	6053      	str	r3, [r2, #4]
 800843e:	e7da      	b.n	80083f6 <_free_r+0x22>
 8008440:	d902      	bls.n	8008448 <_free_r+0x74>
 8008442:	230c      	movs	r3, #12
 8008444:	602b      	str	r3, [r5, #0]
 8008446:	e7d6      	b.n	80083f6 <_free_r+0x22>
 8008448:	6820      	ldr	r0, [r4, #0]
 800844a:	1821      	adds	r1, r4, r0
 800844c:	428b      	cmp	r3, r1
 800844e:	bf01      	itttt	eq
 8008450:	6819      	ldreq	r1, [r3, #0]
 8008452:	685b      	ldreq	r3, [r3, #4]
 8008454:	1809      	addeq	r1, r1, r0
 8008456:	6021      	streq	r1, [r4, #0]
 8008458:	6063      	str	r3, [r4, #4]
 800845a:	6054      	str	r4, [r2, #4]
 800845c:	e7cb      	b.n	80083f6 <_free_r+0x22>
 800845e:	bd38      	pop	{r3, r4, r5, pc}
 8008460:	200021ac 	.word	0x200021ac

08008464 <sbrk_aligned>:
 8008464:	b570      	push	{r4, r5, r6, lr}
 8008466:	4e0f      	ldr	r6, [pc, #60]	@ (80084a4 <sbrk_aligned+0x40>)
 8008468:	460c      	mov	r4, r1
 800846a:	6831      	ldr	r1, [r6, #0]
 800846c:	4605      	mov	r5, r0
 800846e:	b911      	cbnz	r1, 8008476 <sbrk_aligned+0x12>
 8008470:	f000 fba8 	bl	8008bc4 <_sbrk_r>
 8008474:	6030      	str	r0, [r6, #0]
 8008476:	4621      	mov	r1, r4
 8008478:	4628      	mov	r0, r5
 800847a:	f000 fba3 	bl	8008bc4 <_sbrk_r>
 800847e:	1c43      	adds	r3, r0, #1
 8008480:	d103      	bne.n	800848a <sbrk_aligned+0x26>
 8008482:	f04f 34ff 	mov.w	r4, #4294967295
 8008486:	4620      	mov	r0, r4
 8008488:	bd70      	pop	{r4, r5, r6, pc}
 800848a:	1cc4      	adds	r4, r0, #3
 800848c:	f024 0403 	bic.w	r4, r4, #3
 8008490:	42a0      	cmp	r0, r4
 8008492:	d0f8      	beq.n	8008486 <sbrk_aligned+0x22>
 8008494:	1a21      	subs	r1, r4, r0
 8008496:	4628      	mov	r0, r5
 8008498:	f000 fb94 	bl	8008bc4 <_sbrk_r>
 800849c:	3001      	adds	r0, #1
 800849e:	d1f2      	bne.n	8008486 <sbrk_aligned+0x22>
 80084a0:	e7ef      	b.n	8008482 <sbrk_aligned+0x1e>
 80084a2:	bf00      	nop
 80084a4:	200021a8 	.word	0x200021a8

080084a8 <_malloc_r>:
 80084a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084ac:	1ccd      	adds	r5, r1, #3
 80084ae:	f025 0503 	bic.w	r5, r5, #3
 80084b2:	3508      	adds	r5, #8
 80084b4:	2d0c      	cmp	r5, #12
 80084b6:	bf38      	it	cc
 80084b8:	250c      	movcc	r5, #12
 80084ba:	2d00      	cmp	r5, #0
 80084bc:	4606      	mov	r6, r0
 80084be:	db01      	blt.n	80084c4 <_malloc_r+0x1c>
 80084c0:	42a9      	cmp	r1, r5
 80084c2:	d904      	bls.n	80084ce <_malloc_r+0x26>
 80084c4:	230c      	movs	r3, #12
 80084c6:	6033      	str	r3, [r6, #0]
 80084c8:	2000      	movs	r0, #0
 80084ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80084ce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80085a4 <_malloc_r+0xfc>
 80084d2:	f000 f869 	bl	80085a8 <__malloc_lock>
 80084d6:	f8d8 3000 	ldr.w	r3, [r8]
 80084da:	461c      	mov	r4, r3
 80084dc:	bb44      	cbnz	r4, 8008530 <_malloc_r+0x88>
 80084de:	4629      	mov	r1, r5
 80084e0:	4630      	mov	r0, r6
 80084e2:	f7ff ffbf 	bl	8008464 <sbrk_aligned>
 80084e6:	1c43      	adds	r3, r0, #1
 80084e8:	4604      	mov	r4, r0
 80084ea:	d158      	bne.n	800859e <_malloc_r+0xf6>
 80084ec:	f8d8 4000 	ldr.w	r4, [r8]
 80084f0:	4627      	mov	r7, r4
 80084f2:	2f00      	cmp	r7, #0
 80084f4:	d143      	bne.n	800857e <_malloc_r+0xd6>
 80084f6:	2c00      	cmp	r4, #0
 80084f8:	d04b      	beq.n	8008592 <_malloc_r+0xea>
 80084fa:	6823      	ldr	r3, [r4, #0]
 80084fc:	4639      	mov	r1, r7
 80084fe:	4630      	mov	r0, r6
 8008500:	eb04 0903 	add.w	r9, r4, r3
 8008504:	f000 fb5e 	bl	8008bc4 <_sbrk_r>
 8008508:	4581      	cmp	r9, r0
 800850a:	d142      	bne.n	8008592 <_malloc_r+0xea>
 800850c:	6821      	ldr	r1, [r4, #0]
 800850e:	4630      	mov	r0, r6
 8008510:	1a6d      	subs	r5, r5, r1
 8008512:	4629      	mov	r1, r5
 8008514:	f7ff ffa6 	bl	8008464 <sbrk_aligned>
 8008518:	3001      	adds	r0, #1
 800851a:	d03a      	beq.n	8008592 <_malloc_r+0xea>
 800851c:	6823      	ldr	r3, [r4, #0]
 800851e:	442b      	add	r3, r5
 8008520:	6023      	str	r3, [r4, #0]
 8008522:	f8d8 3000 	ldr.w	r3, [r8]
 8008526:	685a      	ldr	r2, [r3, #4]
 8008528:	bb62      	cbnz	r2, 8008584 <_malloc_r+0xdc>
 800852a:	f8c8 7000 	str.w	r7, [r8]
 800852e:	e00f      	b.n	8008550 <_malloc_r+0xa8>
 8008530:	6822      	ldr	r2, [r4, #0]
 8008532:	1b52      	subs	r2, r2, r5
 8008534:	d420      	bmi.n	8008578 <_malloc_r+0xd0>
 8008536:	2a0b      	cmp	r2, #11
 8008538:	d917      	bls.n	800856a <_malloc_r+0xc2>
 800853a:	1961      	adds	r1, r4, r5
 800853c:	42a3      	cmp	r3, r4
 800853e:	6025      	str	r5, [r4, #0]
 8008540:	bf18      	it	ne
 8008542:	6059      	strne	r1, [r3, #4]
 8008544:	6863      	ldr	r3, [r4, #4]
 8008546:	bf08      	it	eq
 8008548:	f8c8 1000 	streq.w	r1, [r8]
 800854c:	5162      	str	r2, [r4, r5]
 800854e:	604b      	str	r3, [r1, #4]
 8008550:	4630      	mov	r0, r6
 8008552:	f000 f82f 	bl	80085b4 <__malloc_unlock>
 8008556:	f104 000b 	add.w	r0, r4, #11
 800855a:	1d23      	adds	r3, r4, #4
 800855c:	f020 0007 	bic.w	r0, r0, #7
 8008560:	1ac2      	subs	r2, r0, r3
 8008562:	bf1c      	itt	ne
 8008564:	1a1b      	subne	r3, r3, r0
 8008566:	50a3      	strne	r3, [r4, r2]
 8008568:	e7af      	b.n	80084ca <_malloc_r+0x22>
 800856a:	6862      	ldr	r2, [r4, #4]
 800856c:	42a3      	cmp	r3, r4
 800856e:	bf0c      	ite	eq
 8008570:	f8c8 2000 	streq.w	r2, [r8]
 8008574:	605a      	strne	r2, [r3, #4]
 8008576:	e7eb      	b.n	8008550 <_malloc_r+0xa8>
 8008578:	4623      	mov	r3, r4
 800857a:	6864      	ldr	r4, [r4, #4]
 800857c:	e7ae      	b.n	80084dc <_malloc_r+0x34>
 800857e:	463c      	mov	r4, r7
 8008580:	687f      	ldr	r7, [r7, #4]
 8008582:	e7b6      	b.n	80084f2 <_malloc_r+0x4a>
 8008584:	461a      	mov	r2, r3
 8008586:	685b      	ldr	r3, [r3, #4]
 8008588:	42a3      	cmp	r3, r4
 800858a:	d1fb      	bne.n	8008584 <_malloc_r+0xdc>
 800858c:	2300      	movs	r3, #0
 800858e:	6053      	str	r3, [r2, #4]
 8008590:	e7de      	b.n	8008550 <_malloc_r+0xa8>
 8008592:	230c      	movs	r3, #12
 8008594:	4630      	mov	r0, r6
 8008596:	6033      	str	r3, [r6, #0]
 8008598:	f000 f80c 	bl	80085b4 <__malloc_unlock>
 800859c:	e794      	b.n	80084c8 <_malloc_r+0x20>
 800859e:	6005      	str	r5, [r0, #0]
 80085a0:	e7d6      	b.n	8008550 <_malloc_r+0xa8>
 80085a2:	bf00      	nop
 80085a4:	200021ac 	.word	0x200021ac

080085a8 <__malloc_lock>:
 80085a8:	4801      	ldr	r0, [pc, #4]	@ (80085b0 <__malloc_lock+0x8>)
 80085aa:	f7ff bf03 	b.w	80083b4 <__retarget_lock_acquire_recursive>
 80085ae:	bf00      	nop
 80085b0:	200021a4 	.word	0x200021a4

080085b4 <__malloc_unlock>:
 80085b4:	4801      	ldr	r0, [pc, #4]	@ (80085bc <__malloc_unlock+0x8>)
 80085b6:	f7ff befe 	b.w	80083b6 <__retarget_lock_release_recursive>
 80085ba:	bf00      	nop
 80085bc:	200021a4 	.word	0x200021a4

080085c0 <__ssputs_r>:
 80085c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085c4:	461f      	mov	r7, r3
 80085c6:	688e      	ldr	r6, [r1, #8]
 80085c8:	4682      	mov	sl, r0
 80085ca:	42be      	cmp	r6, r7
 80085cc:	460c      	mov	r4, r1
 80085ce:	4690      	mov	r8, r2
 80085d0:	680b      	ldr	r3, [r1, #0]
 80085d2:	d82d      	bhi.n	8008630 <__ssputs_r+0x70>
 80085d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80085d8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80085dc:	d026      	beq.n	800862c <__ssputs_r+0x6c>
 80085de:	6965      	ldr	r5, [r4, #20]
 80085e0:	6909      	ldr	r1, [r1, #16]
 80085e2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80085e6:	eba3 0901 	sub.w	r9, r3, r1
 80085ea:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80085ee:	1c7b      	adds	r3, r7, #1
 80085f0:	444b      	add	r3, r9
 80085f2:	106d      	asrs	r5, r5, #1
 80085f4:	429d      	cmp	r5, r3
 80085f6:	bf38      	it	cc
 80085f8:	461d      	movcc	r5, r3
 80085fa:	0553      	lsls	r3, r2, #21
 80085fc:	d527      	bpl.n	800864e <__ssputs_r+0x8e>
 80085fe:	4629      	mov	r1, r5
 8008600:	f7ff ff52 	bl	80084a8 <_malloc_r>
 8008604:	4606      	mov	r6, r0
 8008606:	b360      	cbz	r0, 8008662 <__ssputs_r+0xa2>
 8008608:	464a      	mov	r2, r9
 800860a:	6921      	ldr	r1, [r4, #16]
 800860c:	f7ff fed4 	bl	80083b8 <memcpy>
 8008610:	89a3      	ldrh	r3, [r4, #12]
 8008612:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008616:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800861a:	81a3      	strh	r3, [r4, #12]
 800861c:	6126      	str	r6, [r4, #16]
 800861e:	444e      	add	r6, r9
 8008620:	6026      	str	r6, [r4, #0]
 8008622:	463e      	mov	r6, r7
 8008624:	6165      	str	r5, [r4, #20]
 8008626:	eba5 0509 	sub.w	r5, r5, r9
 800862a:	60a5      	str	r5, [r4, #8]
 800862c:	42be      	cmp	r6, r7
 800862e:	d900      	bls.n	8008632 <__ssputs_r+0x72>
 8008630:	463e      	mov	r6, r7
 8008632:	4632      	mov	r2, r6
 8008634:	4641      	mov	r1, r8
 8008636:	6820      	ldr	r0, [r4, #0]
 8008638:	f000 faaa 	bl	8008b90 <memmove>
 800863c:	2000      	movs	r0, #0
 800863e:	68a3      	ldr	r3, [r4, #8]
 8008640:	1b9b      	subs	r3, r3, r6
 8008642:	60a3      	str	r3, [r4, #8]
 8008644:	6823      	ldr	r3, [r4, #0]
 8008646:	4433      	add	r3, r6
 8008648:	6023      	str	r3, [r4, #0]
 800864a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800864e:	462a      	mov	r2, r5
 8008650:	f000 fad6 	bl	8008c00 <_realloc_r>
 8008654:	4606      	mov	r6, r0
 8008656:	2800      	cmp	r0, #0
 8008658:	d1e0      	bne.n	800861c <__ssputs_r+0x5c>
 800865a:	4650      	mov	r0, sl
 800865c:	6921      	ldr	r1, [r4, #16]
 800865e:	f7ff feb9 	bl	80083d4 <_free_r>
 8008662:	230c      	movs	r3, #12
 8008664:	f8ca 3000 	str.w	r3, [sl]
 8008668:	89a3      	ldrh	r3, [r4, #12]
 800866a:	f04f 30ff 	mov.w	r0, #4294967295
 800866e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008672:	81a3      	strh	r3, [r4, #12]
 8008674:	e7e9      	b.n	800864a <__ssputs_r+0x8a>
	...

08008678 <_svfiprintf_r>:
 8008678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800867c:	4698      	mov	r8, r3
 800867e:	898b      	ldrh	r3, [r1, #12]
 8008680:	4607      	mov	r7, r0
 8008682:	061b      	lsls	r3, r3, #24
 8008684:	460d      	mov	r5, r1
 8008686:	4614      	mov	r4, r2
 8008688:	b09d      	sub	sp, #116	@ 0x74
 800868a:	d510      	bpl.n	80086ae <_svfiprintf_r+0x36>
 800868c:	690b      	ldr	r3, [r1, #16]
 800868e:	b973      	cbnz	r3, 80086ae <_svfiprintf_r+0x36>
 8008690:	2140      	movs	r1, #64	@ 0x40
 8008692:	f7ff ff09 	bl	80084a8 <_malloc_r>
 8008696:	6028      	str	r0, [r5, #0]
 8008698:	6128      	str	r0, [r5, #16]
 800869a:	b930      	cbnz	r0, 80086aa <_svfiprintf_r+0x32>
 800869c:	230c      	movs	r3, #12
 800869e:	603b      	str	r3, [r7, #0]
 80086a0:	f04f 30ff 	mov.w	r0, #4294967295
 80086a4:	b01d      	add	sp, #116	@ 0x74
 80086a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086aa:	2340      	movs	r3, #64	@ 0x40
 80086ac:	616b      	str	r3, [r5, #20]
 80086ae:	2300      	movs	r3, #0
 80086b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80086b2:	2320      	movs	r3, #32
 80086b4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80086b8:	2330      	movs	r3, #48	@ 0x30
 80086ba:	f04f 0901 	mov.w	r9, #1
 80086be:	f8cd 800c 	str.w	r8, [sp, #12]
 80086c2:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800885c <_svfiprintf_r+0x1e4>
 80086c6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80086ca:	4623      	mov	r3, r4
 80086cc:	469a      	mov	sl, r3
 80086ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80086d2:	b10a      	cbz	r2, 80086d8 <_svfiprintf_r+0x60>
 80086d4:	2a25      	cmp	r2, #37	@ 0x25
 80086d6:	d1f9      	bne.n	80086cc <_svfiprintf_r+0x54>
 80086d8:	ebba 0b04 	subs.w	fp, sl, r4
 80086dc:	d00b      	beq.n	80086f6 <_svfiprintf_r+0x7e>
 80086de:	465b      	mov	r3, fp
 80086e0:	4622      	mov	r2, r4
 80086e2:	4629      	mov	r1, r5
 80086e4:	4638      	mov	r0, r7
 80086e6:	f7ff ff6b 	bl	80085c0 <__ssputs_r>
 80086ea:	3001      	adds	r0, #1
 80086ec:	f000 80a7 	beq.w	800883e <_svfiprintf_r+0x1c6>
 80086f0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80086f2:	445a      	add	r2, fp
 80086f4:	9209      	str	r2, [sp, #36]	@ 0x24
 80086f6:	f89a 3000 	ldrb.w	r3, [sl]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	f000 809f 	beq.w	800883e <_svfiprintf_r+0x1c6>
 8008700:	2300      	movs	r3, #0
 8008702:	f04f 32ff 	mov.w	r2, #4294967295
 8008706:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800870a:	f10a 0a01 	add.w	sl, sl, #1
 800870e:	9304      	str	r3, [sp, #16]
 8008710:	9307      	str	r3, [sp, #28]
 8008712:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008716:	931a      	str	r3, [sp, #104]	@ 0x68
 8008718:	4654      	mov	r4, sl
 800871a:	2205      	movs	r2, #5
 800871c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008720:	484e      	ldr	r0, [pc, #312]	@ (800885c <_svfiprintf_r+0x1e4>)
 8008722:	f000 fa5f 	bl	8008be4 <memchr>
 8008726:	9a04      	ldr	r2, [sp, #16]
 8008728:	b9d8      	cbnz	r0, 8008762 <_svfiprintf_r+0xea>
 800872a:	06d0      	lsls	r0, r2, #27
 800872c:	bf44      	itt	mi
 800872e:	2320      	movmi	r3, #32
 8008730:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008734:	0711      	lsls	r1, r2, #28
 8008736:	bf44      	itt	mi
 8008738:	232b      	movmi	r3, #43	@ 0x2b
 800873a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800873e:	f89a 3000 	ldrb.w	r3, [sl]
 8008742:	2b2a      	cmp	r3, #42	@ 0x2a
 8008744:	d015      	beq.n	8008772 <_svfiprintf_r+0xfa>
 8008746:	4654      	mov	r4, sl
 8008748:	2000      	movs	r0, #0
 800874a:	f04f 0c0a 	mov.w	ip, #10
 800874e:	9a07      	ldr	r2, [sp, #28]
 8008750:	4621      	mov	r1, r4
 8008752:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008756:	3b30      	subs	r3, #48	@ 0x30
 8008758:	2b09      	cmp	r3, #9
 800875a:	d94b      	bls.n	80087f4 <_svfiprintf_r+0x17c>
 800875c:	b1b0      	cbz	r0, 800878c <_svfiprintf_r+0x114>
 800875e:	9207      	str	r2, [sp, #28]
 8008760:	e014      	b.n	800878c <_svfiprintf_r+0x114>
 8008762:	eba0 0308 	sub.w	r3, r0, r8
 8008766:	fa09 f303 	lsl.w	r3, r9, r3
 800876a:	4313      	orrs	r3, r2
 800876c:	46a2      	mov	sl, r4
 800876e:	9304      	str	r3, [sp, #16]
 8008770:	e7d2      	b.n	8008718 <_svfiprintf_r+0xa0>
 8008772:	9b03      	ldr	r3, [sp, #12]
 8008774:	1d19      	adds	r1, r3, #4
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	9103      	str	r1, [sp, #12]
 800877a:	2b00      	cmp	r3, #0
 800877c:	bfbb      	ittet	lt
 800877e:	425b      	neglt	r3, r3
 8008780:	f042 0202 	orrlt.w	r2, r2, #2
 8008784:	9307      	strge	r3, [sp, #28]
 8008786:	9307      	strlt	r3, [sp, #28]
 8008788:	bfb8      	it	lt
 800878a:	9204      	strlt	r2, [sp, #16]
 800878c:	7823      	ldrb	r3, [r4, #0]
 800878e:	2b2e      	cmp	r3, #46	@ 0x2e
 8008790:	d10a      	bne.n	80087a8 <_svfiprintf_r+0x130>
 8008792:	7863      	ldrb	r3, [r4, #1]
 8008794:	2b2a      	cmp	r3, #42	@ 0x2a
 8008796:	d132      	bne.n	80087fe <_svfiprintf_r+0x186>
 8008798:	9b03      	ldr	r3, [sp, #12]
 800879a:	3402      	adds	r4, #2
 800879c:	1d1a      	adds	r2, r3, #4
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	9203      	str	r2, [sp, #12]
 80087a2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80087a6:	9305      	str	r3, [sp, #20]
 80087a8:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8008860 <_svfiprintf_r+0x1e8>
 80087ac:	2203      	movs	r2, #3
 80087ae:	4650      	mov	r0, sl
 80087b0:	7821      	ldrb	r1, [r4, #0]
 80087b2:	f000 fa17 	bl	8008be4 <memchr>
 80087b6:	b138      	cbz	r0, 80087c8 <_svfiprintf_r+0x150>
 80087b8:	2240      	movs	r2, #64	@ 0x40
 80087ba:	9b04      	ldr	r3, [sp, #16]
 80087bc:	eba0 000a 	sub.w	r0, r0, sl
 80087c0:	4082      	lsls	r2, r0
 80087c2:	4313      	orrs	r3, r2
 80087c4:	3401      	adds	r4, #1
 80087c6:	9304      	str	r3, [sp, #16]
 80087c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087cc:	2206      	movs	r2, #6
 80087ce:	4825      	ldr	r0, [pc, #148]	@ (8008864 <_svfiprintf_r+0x1ec>)
 80087d0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80087d4:	f000 fa06 	bl	8008be4 <memchr>
 80087d8:	2800      	cmp	r0, #0
 80087da:	d036      	beq.n	800884a <_svfiprintf_r+0x1d2>
 80087dc:	4b22      	ldr	r3, [pc, #136]	@ (8008868 <_svfiprintf_r+0x1f0>)
 80087de:	bb1b      	cbnz	r3, 8008828 <_svfiprintf_r+0x1b0>
 80087e0:	9b03      	ldr	r3, [sp, #12]
 80087e2:	3307      	adds	r3, #7
 80087e4:	f023 0307 	bic.w	r3, r3, #7
 80087e8:	3308      	adds	r3, #8
 80087ea:	9303      	str	r3, [sp, #12]
 80087ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087ee:	4433      	add	r3, r6
 80087f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80087f2:	e76a      	b.n	80086ca <_svfiprintf_r+0x52>
 80087f4:	460c      	mov	r4, r1
 80087f6:	2001      	movs	r0, #1
 80087f8:	fb0c 3202 	mla	r2, ip, r2, r3
 80087fc:	e7a8      	b.n	8008750 <_svfiprintf_r+0xd8>
 80087fe:	2300      	movs	r3, #0
 8008800:	f04f 0c0a 	mov.w	ip, #10
 8008804:	4619      	mov	r1, r3
 8008806:	3401      	adds	r4, #1
 8008808:	9305      	str	r3, [sp, #20]
 800880a:	4620      	mov	r0, r4
 800880c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008810:	3a30      	subs	r2, #48	@ 0x30
 8008812:	2a09      	cmp	r2, #9
 8008814:	d903      	bls.n	800881e <_svfiprintf_r+0x1a6>
 8008816:	2b00      	cmp	r3, #0
 8008818:	d0c6      	beq.n	80087a8 <_svfiprintf_r+0x130>
 800881a:	9105      	str	r1, [sp, #20]
 800881c:	e7c4      	b.n	80087a8 <_svfiprintf_r+0x130>
 800881e:	4604      	mov	r4, r0
 8008820:	2301      	movs	r3, #1
 8008822:	fb0c 2101 	mla	r1, ip, r1, r2
 8008826:	e7f0      	b.n	800880a <_svfiprintf_r+0x192>
 8008828:	ab03      	add	r3, sp, #12
 800882a:	9300      	str	r3, [sp, #0]
 800882c:	462a      	mov	r2, r5
 800882e:	4638      	mov	r0, r7
 8008830:	4b0e      	ldr	r3, [pc, #56]	@ (800886c <_svfiprintf_r+0x1f4>)
 8008832:	a904      	add	r1, sp, #16
 8008834:	f3af 8000 	nop.w
 8008838:	1c42      	adds	r2, r0, #1
 800883a:	4606      	mov	r6, r0
 800883c:	d1d6      	bne.n	80087ec <_svfiprintf_r+0x174>
 800883e:	89ab      	ldrh	r3, [r5, #12]
 8008840:	065b      	lsls	r3, r3, #25
 8008842:	f53f af2d 	bmi.w	80086a0 <_svfiprintf_r+0x28>
 8008846:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008848:	e72c      	b.n	80086a4 <_svfiprintf_r+0x2c>
 800884a:	ab03      	add	r3, sp, #12
 800884c:	9300      	str	r3, [sp, #0]
 800884e:	462a      	mov	r2, r5
 8008850:	4638      	mov	r0, r7
 8008852:	4b06      	ldr	r3, [pc, #24]	@ (800886c <_svfiprintf_r+0x1f4>)
 8008854:	a904      	add	r1, sp, #16
 8008856:	f000 f87d 	bl	8008954 <_printf_i>
 800885a:	e7ed      	b.n	8008838 <_svfiprintf_r+0x1c0>
 800885c:	0800910e 	.word	0x0800910e
 8008860:	08009114 	.word	0x08009114
 8008864:	08009118 	.word	0x08009118
 8008868:	00000000 	.word	0x00000000
 800886c:	080085c1 	.word	0x080085c1

08008870 <_printf_common>:
 8008870:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008874:	4616      	mov	r6, r2
 8008876:	4698      	mov	r8, r3
 8008878:	688a      	ldr	r2, [r1, #8]
 800887a:	690b      	ldr	r3, [r1, #16]
 800887c:	4607      	mov	r7, r0
 800887e:	4293      	cmp	r3, r2
 8008880:	bfb8      	it	lt
 8008882:	4613      	movlt	r3, r2
 8008884:	6033      	str	r3, [r6, #0]
 8008886:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800888a:	460c      	mov	r4, r1
 800888c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008890:	b10a      	cbz	r2, 8008896 <_printf_common+0x26>
 8008892:	3301      	adds	r3, #1
 8008894:	6033      	str	r3, [r6, #0]
 8008896:	6823      	ldr	r3, [r4, #0]
 8008898:	0699      	lsls	r1, r3, #26
 800889a:	bf42      	ittt	mi
 800889c:	6833      	ldrmi	r3, [r6, #0]
 800889e:	3302      	addmi	r3, #2
 80088a0:	6033      	strmi	r3, [r6, #0]
 80088a2:	6825      	ldr	r5, [r4, #0]
 80088a4:	f015 0506 	ands.w	r5, r5, #6
 80088a8:	d106      	bne.n	80088b8 <_printf_common+0x48>
 80088aa:	f104 0a19 	add.w	sl, r4, #25
 80088ae:	68e3      	ldr	r3, [r4, #12]
 80088b0:	6832      	ldr	r2, [r6, #0]
 80088b2:	1a9b      	subs	r3, r3, r2
 80088b4:	42ab      	cmp	r3, r5
 80088b6:	dc2b      	bgt.n	8008910 <_printf_common+0xa0>
 80088b8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80088bc:	6822      	ldr	r2, [r4, #0]
 80088be:	3b00      	subs	r3, #0
 80088c0:	bf18      	it	ne
 80088c2:	2301      	movne	r3, #1
 80088c4:	0692      	lsls	r2, r2, #26
 80088c6:	d430      	bmi.n	800892a <_printf_common+0xba>
 80088c8:	4641      	mov	r1, r8
 80088ca:	4638      	mov	r0, r7
 80088cc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80088d0:	47c8      	blx	r9
 80088d2:	3001      	adds	r0, #1
 80088d4:	d023      	beq.n	800891e <_printf_common+0xae>
 80088d6:	6823      	ldr	r3, [r4, #0]
 80088d8:	6922      	ldr	r2, [r4, #16]
 80088da:	f003 0306 	and.w	r3, r3, #6
 80088de:	2b04      	cmp	r3, #4
 80088e0:	bf14      	ite	ne
 80088e2:	2500      	movne	r5, #0
 80088e4:	6833      	ldreq	r3, [r6, #0]
 80088e6:	f04f 0600 	mov.w	r6, #0
 80088ea:	bf08      	it	eq
 80088ec:	68e5      	ldreq	r5, [r4, #12]
 80088ee:	f104 041a 	add.w	r4, r4, #26
 80088f2:	bf08      	it	eq
 80088f4:	1aed      	subeq	r5, r5, r3
 80088f6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80088fa:	bf08      	it	eq
 80088fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008900:	4293      	cmp	r3, r2
 8008902:	bfc4      	itt	gt
 8008904:	1a9b      	subgt	r3, r3, r2
 8008906:	18ed      	addgt	r5, r5, r3
 8008908:	42b5      	cmp	r5, r6
 800890a:	d11a      	bne.n	8008942 <_printf_common+0xd2>
 800890c:	2000      	movs	r0, #0
 800890e:	e008      	b.n	8008922 <_printf_common+0xb2>
 8008910:	2301      	movs	r3, #1
 8008912:	4652      	mov	r2, sl
 8008914:	4641      	mov	r1, r8
 8008916:	4638      	mov	r0, r7
 8008918:	47c8      	blx	r9
 800891a:	3001      	adds	r0, #1
 800891c:	d103      	bne.n	8008926 <_printf_common+0xb6>
 800891e:	f04f 30ff 	mov.w	r0, #4294967295
 8008922:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008926:	3501      	adds	r5, #1
 8008928:	e7c1      	b.n	80088ae <_printf_common+0x3e>
 800892a:	2030      	movs	r0, #48	@ 0x30
 800892c:	18e1      	adds	r1, r4, r3
 800892e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008932:	1c5a      	adds	r2, r3, #1
 8008934:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008938:	4422      	add	r2, r4
 800893a:	3302      	adds	r3, #2
 800893c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008940:	e7c2      	b.n	80088c8 <_printf_common+0x58>
 8008942:	2301      	movs	r3, #1
 8008944:	4622      	mov	r2, r4
 8008946:	4641      	mov	r1, r8
 8008948:	4638      	mov	r0, r7
 800894a:	47c8      	blx	r9
 800894c:	3001      	adds	r0, #1
 800894e:	d0e6      	beq.n	800891e <_printf_common+0xae>
 8008950:	3601      	adds	r6, #1
 8008952:	e7d9      	b.n	8008908 <_printf_common+0x98>

08008954 <_printf_i>:
 8008954:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008958:	7e0f      	ldrb	r7, [r1, #24]
 800895a:	4691      	mov	r9, r2
 800895c:	2f78      	cmp	r7, #120	@ 0x78
 800895e:	4680      	mov	r8, r0
 8008960:	460c      	mov	r4, r1
 8008962:	469a      	mov	sl, r3
 8008964:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008966:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800896a:	d807      	bhi.n	800897c <_printf_i+0x28>
 800896c:	2f62      	cmp	r7, #98	@ 0x62
 800896e:	d80a      	bhi.n	8008986 <_printf_i+0x32>
 8008970:	2f00      	cmp	r7, #0
 8008972:	f000 80d1 	beq.w	8008b18 <_printf_i+0x1c4>
 8008976:	2f58      	cmp	r7, #88	@ 0x58
 8008978:	f000 80b8 	beq.w	8008aec <_printf_i+0x198>
 800897c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008980:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008984:	e03a      	b.n	80089fc <_printf_i+0xa8>
 8008986:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800898a:	2b15      	cmp	r3, #21
 800898c:	d8f6      	bhi.n	800897c <_printf_i+0x28>
 800898e:	a101      	add	r1, pc, #4	@ (adr r1, 8008994 <_printf_i+0x40>)
 8008990:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008994:	080089ed 	.word	0x080089ed
 8008998:	08008a01 	.word	0x08008a01
 800899c:	0800897d 	.word	0x0800897d
 80089a0:	0800897d 	.word	0x0800897d
 80089a4:	0800897d 	.word	0x0800897d
 80089a8:	0800897d 	.word	0x0800897d
 80089ac:	08008a01 	.word	0x08008a01
 80089b0:	0800897d 	.word	0x0800897d
 80089b4:	0800897d 	.word	0x0800897d
 80089b8:	0800897d 	.word	0x0800897d
 80089bc:	0800897d 	.word	0x0800897d
 80089c0:	08008aff 	.word	0x08008aff
 80089c4:	08008a2b 	.word	0x08008a2b
 80089c8:	08008ab9 	.word	0x08008ab9
 80089cc:	0800897d 	.word	0x0800897d
 80089d0:	0800897d 	.word	0x0800897d
 80089d4:	08008b21 	.word	0x08008b21
 80089d8:	0800897d 	.word	0x0800897d
 80089dc:	08008a2b 	.word	0x08008a2b
 80089e0:	0800897d 	.word	0x0800897d
 80089e4:	0800897d 	.word	0x0800897d
 80089e8:	08008ac1 	.word	0x08008ac1
 80089ec:	6833      	ldr	r3, [r6, #0]
 80089ee:	1d1a      	adds	r2, r3, #4
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	6032      	str	r2, [r6, #0]
 80089f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80089f8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80089fc:	2301      	movs	r3, #1
 80089fe:	e09c      	b.n	8008b3a <_printf_i+0x1e6>
 8008a00:	6833      	ldr	r3, [r6, #0]
 8008a02:	6820      	ldr	r0, [r4, #0]
 8008a04:	1d19      	adds	r1, r3, #4
 8008a06:	6031      	str	r1, [r6, #0]
 8008a08:	0606      	lsls	r6, r0, #24
 8008a0a:	d501      	bpl.n	8008a10 <_printf_i+0xbc>
 8008a0c:	681d      	ldr	r5, [r3, #0]
 8008a0e:	e003      	b.n	8008a18 <_printf_i+0xc4>
 8008a10:	0645      	lsls	r5, r0, #25
 8008a12:	d5fb      	bpl.n	8008a0c <_printf_i+0xb8>
 8008a14:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008a18:	2d00      	cmp	r5, #0
 8008a1a:	da03      	bge.n	8008a24 <_printf_i+0xd0>
 8008a1c:	232d      	movs	r3, #45	@ 0x2d
 8008a1e:	426d      	negs	r5, r5
 8008a20:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008a24:	230a      	movs	r3, #10
 8008a26:	4858      	ldr	r0, [pc, #352]	@ (8008b88 <_printf_i+0x234>)
 8008a28:	e011      	b.n	8008a4e <_printf_i+0xfa>
 8008a2a:	6821      	ldr	r1, [r4, #0]
 8008a2c:	6833      	ldr	r3, [r6, #0]
 8008a2e:	0608      	lsls	r0, r1, #24
 8008a30:	f853 5b04 	ldr.w	r5, [r3], #4
 8008a34:	d402      	bmi.n	8008a3c <_printf_i+0xe8>
 8008a36:	0649      	lsls	r1, r1, #25
 8008a38:	bf48      	it	mi
 8008a3a:	b2ad      	uxthmi	r5, r5
 8008a3c:	2f6f      	cmp	r7, #111	@ 0x6f
 8008a3e:	6033      	str	r3, [r6, #0]
 8008a40:	bf14      	ite	ne
 8008a42:	230a      	movne	r3, #10
 8008a44:	2308      	moveq	r3, #8
 8008a46:	4850      	ldr	r0, [pc, #320]	@ (8008b88 <_printf_i+0x234>)
 8008a48:	2100      	movs	r1, #0
 8008a4a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008a4e:	6866      	ldr	r6, [r4, #4]
 8008a50:	2e00      	cmp	r6, #0
 8008a52:	60a6      	str	r6, [r4, #8]
 8008a54:	db05      	blt.n	8008a62 <_printf_i+0x10e>
 8008a56:	6821      	ldr	r1, [r4, #0]
 8008a58:	432e      	orrs	r6, r5
 8008a5a:	f021 0104 	bic.w	r1, r1, #4
 8008a5e:	6021      	str	r1, [r4, #0]
 8008a60:	d04b      	beq.n	8008afa <_printf_i+0x1a6>
 8008a62:	4616      	mov	r6, r2
 8008a64:	fbb5 f1f3 	udiv	r1, r5, r3
 8008a68:	fb03 5711 	mls	r7, r3, r1, r5
 8008a6c:	5dc7      	ldrb	r7, [r0, r7]
 8008a6e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008a72:	462f      	mov	r7, r5
 8008a74:	42bb      	cmp	r3, r7
 8008a76:	460d      	mov	r5, r1
 8008a78:	d9f4      	bls.n	8008a64 <_printf_i+0x110>
 8008a7a:	2b08      	cmp	r3, #8
 8008a7c:	d10b      	bne.n	8008a96 <_printf_i+0x142>
 8008a7e:	6823      	ldr	r3, [r4, #0]
 8008a80:	07df      	lsls	r7, r3, #31
 8008a82:	d508      	bpl.n	8008a96 <_printf_i+0x142>
 8008a84:	6923      	ldr	r3, [r4, #16]
 8008a86:	6861      	ldr	r1, [r4, #4]
 8008a88:	4299      	cmp	r1, r3
 8008a8a:	bfde      	ittt	le
 8008a8c:	2330      	movle	r3, #48	@ 0x30
 8008a8e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008a92:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008a96:	1b92      	subs	r2, r2, r6
 8008a98:	6122      	str	r2, [r4, #16]
 8008a9a:	464b      	mov	r3, r9
 8008a9c:	4621      	mov	r1, r4
 8008a9e:	4640      	mov	r0, r8
 8008aa0:	f8cd a000 	str.w	sl, [sp]
 8008aa4:	aa03      	add	r2, sp, #12
 8008aa6:	f7ff fee3 	bl	8008870 <_printf_common>
 8008aaa:	3001      	adds	r0, #1
 8008aac:	d14a      	bne.n	8008b44 <_printf_i+0x1f0>
 8008aae:	f04f 30ff 	mov.w	r0, #4294967295
 8008ab2:	b004      	add	sp, #16
 8008ab4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ab8:	6823      	ldr	r3, [r4, #0]
 8008aba:	f043 0320 	orr.w	r3, r3, #32
 8008abe:	6023      	str	r3, [r4, #0]
 8008ac0:	2778      	movs	r7, #120	@ 0x78
 8008ac2:	4832      	ldr	r0, [pc, #200]	@ (8008b8c <_printf_i+0x238>)
 8008ac4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008ac8:	6823      	ldr	r3, [r4, #0]
 8008aca:	6831      	ldr	r1, [r6, #0]
 8008acc:	061f      	lsls	r7, r3, #24
 8008ace:	f851 5b04 	ldr.w	r5, [r1], #4
 8008ad2:	d402      	bmi.n	8008ada <_printf_i+0x186>
 8008ad4:	065f      	lsls	r7, r3, #25
 8008ad6:	bf48      	it	mi
 8008ad8:	b2ad      	uxthmi	r5, r5
 8008ada:	6031      	str	r1, [r6, #0]
 8008adc:	07d9      	lsls	r1, r3, #31
 8008ade:	bf44      	itt	mi
 8008ae0:	f043 0320 	orrmi.w	r3, r3, #32
 8008ae4:	6023      	strmi	r3, [r4, #0]
 8008ae6:	b11d      	cbz	r5, 8008af0 <_printf_i+0x19c>
 8008ae8:	2310      	movs	r3, #16
 8008aea:	e7ad      	b.n	8008a48 <_printf_i+0xf4>
 8008aec:	4826      	ldr	r0, [pc, #152]	@ (8008b88 <_printf_i+0x234>)
 8008aee:	e7e9      	b.n	8008ac4 <_printf_i+0x170>
 8008af0:	6823      	ldr	r3, [r4, #0]
 8008af2:	f023 0320 	bic.w	r3, r3, #32
 8008af6:	6023      	str	r3, [r4, #0]
 8008af8:	e7f6      	b.n	8008ae8 <_printf_i+0x194>
 8008afa:	4616      	mov	r6, r2
 8008afc:	e7bd      	b.n	8008a7a <_printf_i+0x126>
 8008afe:	6833      	ldr	r3, [r6, #0]
 8008b00:	6825      	ldr	r5, [r4, #0]
 8008b02:	1d18      	adds	r0, r3, #4
 8008b04:	6961      	ldr	r1, [r4, #20]
 8008b06:	6030      	str	r0, [r6, #0]
 8008b08:	062e      	lsls	r6, r5, #24
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	d501      	bpl.n	8008b12 <_printf_i+0x1be>
 8008b0e:	6019      	str	r1, [r3, #0]
 8008b10:	e002      	b.n	8008b18 <_printf_i+0x1c4>
 8008b12:	0668      	lsls	r0, r5, #25
 8008b14:	d5fb      	bpl.n	8008b0e <_printf_i+0x1ba>
 8008b16:	8019      	strh	r1, [r3, #0]
 8008b18:	2300      	movs	r3, #0
 8008b1a:	4616      	mov	r6, r2
 8008b1c:	6123      	str	r3, [r4, #16]
 8008b1e:	e7bc      	b.n	8008a9a <_printf_i+0x146>
 8008b20:	6833      	ldr	r3, [r6, #0]
 8008b22:	2100      	movs	r1, #0
 8008b24:	1d1a      	adds	r2, r3, #4
 8008b26:	6032      	str	r2, [r6, #0]
 8008b28:	681e      	ldr	r6, [r3, #0]
 8008b2a:	6862      	ldr	r2, [r4, #4]
 8008b2c:	4630      	mov	r0, r6
 8008b2e:	f000 f859 	bl	8008be4 <memchr>
 8008b32:	b108      	cbz	r0, 8008b38 <_printf_i+0x1e4>
 8008b34:	1b80      	subs	r0, r0, r6
 8008b36:	6060      	str	r0, [r4, #4]
 8008b38:	6863      	ldr	r3, [r4, #4]
 8008b3a:	6123      	str	r3, [r4, #16]
 8008b3c:	2300      	movs	r3, #0
 8008b3e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008b42:	e7aa      	b.n	8008a9a <_printf_i+0x146>
 8008b44:	4632      	mov	r2, r6
 8008b46:	4649      	mov	r1, r9
 8008b48:	4640      	mov	r0, r8
 8008b4a:	6923      	ldr	r3, [r4, #16]
 8008b4c:	47d0      	blx	sl
 8008b4e:	3001      	adds	r0, #1
 8008b50:	d0ad      	beq.n	8008aae <_printf_i+0x15a>
 8008b52:	6823      	ldr	r3, [r4, #0]
 8008b54:	079b      	lsls	r3, r3, #30
 8008b56:	d413      	bmi.n	8008b80 <_printf_i+0x22c>
 8008b58:	68e0      	ldr	r0, [r4, #12]
 8008b5a:	9b03      	ldr	r3, [sp, #12]
 8008b5c:	4298      	cmp	r0, r3
 8008b5e:	bfb8      	it	lt
 8008b60:	4618      	movlt	r0, r3
 8008b62:	e7a6      	b.n	8008ab2 <_printf_i+0x15e>
 8008b64:	2301      	movs	r3, #1
 8008b66:	4632      	mov	r2, r6
 8008b68:	4649      	mov	r1, r9
 8008b6a:	4640      	mov	r0, r8
 8008b6c:	47d0      	blx	sl
 8008b6e:	3001      	adds	r0, #1
 8008b70:	d09d      	beq.n	8008aae <_printf_i+0x15a>
 8008b72:	3501      	adds	r5, #1
 8008b74:	68e3      	ldr	r3, [r4, #12]
 8008b76:	9903      	ldr	r1, [sp, #12]
 8008b78:	1a5b      	subs	r3, r3, r1
 8008b7a:	42ab      	cmp	r3, r5
 8008b7c:	dcf2      	bgt.n	8008b64 <_printf_i+0x210>
 8008b7e:	e7eb      	b.n	8008b58 <_printf_i+0x204>
 8008b80:	2500      	movs	r5, #0
 8008b82:	f104 0619 	add.w	r6, r4, #25
 8008b86:	e7f5      	b.n	8008b74 <_printf_i+0x220>
 8008b88:	0800911f 	.word	0x0800911f
 8008b8c:	08009130 	.word	0x08009130

08008b90 <memmove>:
 8008b90:	4288      	cmp	r0, r1
 8008b92:	b510      	push	{r4, lr}
 8008b94:	eb01 0402 	add.w	r4, r1, r2
 8008b98:	d902      	bls.n	8008ba0 <memmove+0x10>
 8008b9a:	4284      	cmp	r4, r0
 8008b9c:	4623      	mov	r3, r4
 8008b9e:	d807      	bhi.n	8008bb0 <memmove+0x20>
 8008ba0:	1e43      	subs	r3, r0, #1
 8008ba2:	42a1      	cmp	r1, r4
 8008ba4:	d008      	beq.n	8008bb8 <memmove+0x28>
 8008ba6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008baa:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008bae:	e7f8      	b.n	8008ba2 <memmove+0x12>
 8008bb0:	4601      	mov	r1, r0
 8008bb2:	4402      	add	r2, r0
 8008bb4:	428a      	cmp	r2, r1
 8008bb6:	d100      	bne.n	8008bba <memmove+0x2a>
 8008bb8:	bd10      	pop	{r4, pc}
 8008bba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008bbe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008bc2:	e7f7      	b.n	8008bb4 <memmove+0x24>

08008bc4 <_sbrk_r>:
 8008bc4:	b538      	push	{r3, r4, r5, lr}
 8008bc6:	2300      	movs	r3, #0
 8008bc8:	4d05      	ldr	r5, [pc, #20]	@ (8008be0 <_sbrk_r+0x1c>)
 8008bca:	4604      	mov	r4, r0
 8008bcc:	4608      	mov	r0, r1
 8008bce:	602b      	str	r3, [r5, #0]
 8008bd0:	f7f8 fb6c 	bl	80012ac <_sbrk>
 8008bd4:	1c43      	adds	r3, r0, #1
 8008bd6:	d102      	bne.n	8008bde <_sbrk_r+0x1a>
 8008bd8:	682b      	ldr	r3, [r5, #0]
 8008bda:	b103      	cbz	r3, 8008bde <_sbrk_r+0x1a>
 8008bdc:	6023      	str	r3, [r4, #0]
 8008bde:	bd38      	pop	{r3, r4, r5, pc}
 8008be0:	200021a0 	.word	0x200021a0

08008be4 <memchr>:
 8008be4:	4603      	mov	r3, r0
 8008be6:	b510      	push	{r4, lr}
 8008be8:	b2c9      	uxtb	r1, r1
 8008bea:	4402      	add	r2, r0
 8008bec:	4293      	cmp	r3, r2
 8008bee:	4618      	mov	r0, r3
 8008bf0:	d101      	bne.n	8008bf6 <memchr+0x12>
 8008bf2:	2000      	movs	r0, #0
 8008bf4:	e003      	b.n	8008bfe <memchr+0x1a>
 8008bf6:	7804      	ldrb	r4, [r0, #0]
 8008bf8:	3301      	adds	r3, #1
 8008bfa:	428c      	cmp	r4, r1
 8008bfc:	d1f6      	bne.n	8008bec <memchr+0x8>
 8008bfe:	bd10      	pop	{r4, pc}

08008c00 <_realloc_r>:
 8008c00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c04:	4607      	mov	r7, r0
 8008c06:	4614      	mov	r4, r2
 8008c08:	460d      	mov	r5, r1
 8008c0a:	b921      	cbnz	r1, 8008c16 <_realloc_r+0x16>
 8008c0c:	4611      	mov	r1, r2
 8008c0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008c12:	f7ff bc49 	b.w	80084a8 <_malloc_r>
 8008c16:	b92a      	cbnz	r2, 8008c24 <_realloc_r+0x24>
 8008c18:	f7ff fbdc 	bl	80083d4 <_free_r>
 8008c1c:	4625      	mov	r5, r4
 8008c1e:	4628      	mov	r0, r5
 8008c20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c24:	f000 f81a 	bl	8008c5c <_malloc_usable_size_r>
 8008c28:	4284      	cmp	r4, r0
 8008c2a:	4606      	mov	r6, r0
 8008c2c:	d802      	bhi.n	8008c34 <_realloc_r+0x34>
 8008c2e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008c32:	d8f4      	bhi.n	8008c1e <_realloc_r+0x1e>
 8008c34:	4621      	mov	r1, r4
 8008c36:	4638      	mov	r0, r7
 8008c38:	f7ff fc36 	bl	80084a8 <_malloc_r>
 8008c3c:	4680      	mov	r8, r0
 8008c3e:	b908      	cbnz	r0, 8008c44 <_realloc_r+0x44>
 8008c40:	4645      	mov	r5, r8
 8008c42:	e7ec      	b.n	8008c1e <_realloc_r+0x1e>
 8008c44:	42b4      	cmp	r4, r6
 8008c46:	4622      	mov	r2, r4
 8008c48:	4629      	mov	r1, r5
 8008c4a:	bf28      	it	cs
 8008c4c:	4632      	movcs	r2, r6
 8008c4e:	f7ff fbb3 	bl	80083b8 <memcpy>
 8008c52:	4629      	mov	r1, r5
 8008c54:	4638      	mov	r0, r7
 8008c56:	f7ff fbbd 	bl	80083d4 <_free_r>
 8008c5a:	e7f1      	b.n	8008c40 <_realloc_r+0x40>

08008c5c <_malloc_usable_size_r>:
 8008c5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c60:	1f18      	subs	r0, r3, #4
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	bfbc      	itt	lt
 8008c66:	580b      	ldrlt	r3, [r1, r0]
 8008c68:	18c0      	addlt	r0, r0, r3
 8008c6a:	4770      	bx	lr

08008c6c <_init>:
 8008c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c6e:	bf00      	nop
 8008c70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c72:	bc08      	pop	{r3}
 8008c74:	469e      	mov	lr, r3
 8008c76:	4770      	bx	lr

08008c78 <_fini>:
 8008c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c7a:	bf00      	nop
 8008c7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c7e:	bc08      	pop	{r3}
 8008c80:	469e      	mov	lr, r3
 8008c82:	4770      	bx	lr
