# Better SystemVerilog Syntax for Visual Studio Code

This is a fork on [hankhsu1996's repository](https://github.com/hankhsu1996/vscode-better-systemverilog-syntax) (a fantastic project)

[Please open issues on his repository](https://github.com/hankhsu1996/vscode-better-systemverilog-syntax/issues)

[![CI](https://github.com/JackSabine/vscode-better-systemverilog-syntax-custom/actions/workflows/vscode-extension-ci.yml/badge.svg)](https://github.com/JackSabine/vscode-better-systemverilog-syntax-fork-4-pascal-case/actions/workflows/vscode-extension-ci.yml)
![Visual Studio Marketplace Version](https://img.shields.io/visual-studio-marketplace/v/JackSabine.better-systemverilog-syntax-fork-4-pascal-case)
![GitHub License](https://img.shields.io/github/license/JackSabine/vscode-better-systemverilog-syntax-fork-4-pascal-case)

## License

This project is licensed under the MIT License, meaning itâ€™s free for personal and commercial use. For full details, see the [LICENSE](LICENSE) file.
