/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [24:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [36:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [21:0] celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  input clkin_data;
  wire clkin_data;
  input [95:0] in_data;
  wire [95:0] in_data;
  output [95:0] out_data;
  wire [95:0] out_data;
  assign celloutsig_0_6z = ~(celloutsig_0_0z | celloutsig_0_3z);
  assign celloutsig_0_18z = ~(celloutsig_0_7z[1] | celloutsig_0_17z);
  assign celloutsig_0_17z = ~celloutsig_0_10z;
  assign celloutsig_0_9z = ~celloutsig_0_3z;
  assign celloutsig_0_11z = ~celloutsig_0_4z;
  assign celloutsig_0_28z = ~celloutsig_0_8z;
  assign celloutsig_0_8z = ~((celloutsig_0_5z[1] | celloutsig_0_1z[9]) & in_data[34]);
  assign celloutsig_0_19z = ~((celloutsig_0_9z | celloutsig_0_9z) & celloutsig_0_14z);
  assign celloutsig_0_25z = ~((celloutsig_0_18z | celloutsig_0_2z) & celloutsig_0_17z);
  assign celloutsig_0_34z = ~((celloutsig_0_25z | celloutsig_0_28z) & celloutsig_0_13z);
  assign celloutsig_0_7z = { in_data[12:10], celloutsig_0_4z } / { 1'h1, celloutsig_0_5z[1], celloutsig_0_3z, in_data[0] };
  assign celloutsig_0_23z = { celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_13z } && { celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_13z };
  assign celloutsig_0_40z = ! { celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_34z, celloutsig_0_33z };
  assign celloutsig_0_3z = ! { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_10z = celloutsig_0_1z[10:5] || { celloutsig_0_1z[3:0], celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_14z = { celloutsig_0_12z[8:1], celloutsig_0_10z } || { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_12z = { in_data[51:29], celloutsig_0_4z, celloutsig_0_10z } % { 1'h1, in_data[28:5] };
  assign celloutsig_0_0z = | in_data[26:15];
  assign celloutsig_0_4z = | { in_data[33:22], celloutsig_0_0z };
  assign celloutsig_0_2z = | celloutsig_0_1z[14:12];
  assign celloutsig_0_13z = | { celloutsig_0_7z, celloutsig_0_5z[1:0] };
  assign celloutsig_0_24z = { celloutsig_0_1z[18], celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_10z } >> celloutsig_0_16z[9:3];
  assign celloutsig_0_5z = { in_data[58:56], celloutsig_0_4z } - celloutsig_0_1z[9:6];
  assign celloutsig_0_1z = in_data[21:0] - in_data[51:30];
  assign celloutsig_0_33z = { celloutsig_0_24z[3], celloutsig_0_23z, celloutsig_0_13z } - { celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_0_16z = { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_10z } ~^ { in_data[78:72], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_3z };
  assign { out_data[32], out_data[0] } = { celloutsig_0_40z, celloutsig_0_17z };
endmodule
