

================================================================
== Vivado HLS Report for 'Block_codeRepl7839_p'
================================================================
* Date:           Sun Mar 14 17:32:35 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fishery
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 1.838 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %img_4_cols_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 2 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %img_4_rows_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 3 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %img_3_cols_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %img_3_rows_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %img_2_cols_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %img_2_rows_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %I_enhanced_cols_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %I_enhanced_rows_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i10P(i10* %I_enhanced_rows_V_out, i10 270)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:656->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:643->fishery/C++/src/core.cpp:13->fishery/C++/src/core.cpp:47]   --->   Operation 10 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i10P(i10* %I_enhanced_cols_V_out, i10 480)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:657->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:643->fishery/C++/src/core.cpp:13->fishery/C++/src/core.cpp:47]   --->   Operation 11 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i10P(i10* %img_2_rows_V_out, i10 270)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:656->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:643->fishery/C++/src/core.cpp:26->fishery/C++/src/core.cpp:47]   --->   Operation 12 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i10P(i10* %img_2_cols_V_out, i10 480)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:657->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:643->fishery/C++/src/core.cpp:26->fishery/C++/src/core.cpp:47]   --->   Operation 13 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i10P(i10* %img_3_rows_V_out, i10 270)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:656->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:643->fishery/C++/src/core.cpp:28->fishery/C++/src/core.cpp:47]   --->   Operation 14 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i10P(i10* %img_3_cols_V_out, i10 480)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:657->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:643->fishery/C++/src/core.cpp:28->fishery/C++/src/core.cpp:47]   --->   Operation 15 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i10P(i10* %img_4_rows_V_out, i10 270)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:656->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:643->fishery/C++/src/core.cpp:29->fishery/C++/src/core.cpp:47]   --->   Operation 16 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i10P(i10* %img_4_cols_V_out, i10 480)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:657->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:643->fishery/C++/src/core.cpp:29->fishery/C++/src/core.cpp:47]   --->   Operation 17 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 18 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ I_enhanced_rows_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ I_enhanced_cols_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_2_rows_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_2_cols_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_3_rows_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_3_cols_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_4_rows_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_4_cols_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
write_ln656       (write        ) [ 00]
write_ln657       (write        ) [ 00]
write_ln656       (write        ) [ 00]
write_ln657       (write        ) [ 00]
write_ln656       (write        ) [ 00]
write_ln657       (write        ) [ 00]
write_ln656       (write        ) [ 00]
write_ln657       (write        ) [ 00]
ret_ln0           (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="I_enhanced_rows_V_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I_enhanced_rows_V_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="I_enhanced_cols_V_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I_enhanced_cols_V_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_2_rows_V_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_2_rows_V_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_2_cols_V_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_2_cols_V_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="img_3_rows_V_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_3_rows_V_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="img_3_cols_V_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_3_cols_V_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="img_4_rows_V_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_4_rows_V_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="img_4_cols_V_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_4_cols_V_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i10P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="write_ln656_write_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="0" slack="0"/>
<pin id="36" dir="0" index="1" bw="10" slack="0"/>
<pin id="37" dir="0" index="2" bw="10" slack="0"/>
<pin id="38" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln656/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="write_ln657_write_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="0" slack="0"/>
<pin id="44" dir="0" index="1" bw="10" slack="0"/>
<pin id="45" dir="0" index="2" bw="10" slack="0"/>
<pin id="46" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln657/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="write_ln656_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="10" slack="0"/>
<pin id="53" dir="0" index="2" bw="10" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln656/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln657_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="10" slack="0"/>
<pin id="61" dir="0" index="2" bw="10" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln657/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln656_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="10" slack="0"/>
<pin id="69" dir="0" index="2" bw="10" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln656/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln657_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="10" slack="0"/>
<pin id="77" dir="0" index="2" bw="10" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln657/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln656_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="10" slack="0"/>
<pin id="85" dir="0" index="2" bw="10" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln656/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln657_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="10" slack="0"/>
<pin id="93" dir="0" index="2" bw="10" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln657/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="28" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="41"><net_src comp="30" pin="0"/><net_sink comp="34" pin=2"/></net>

<net id="47"><net_src comp="28" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="49"><net_src comp="32" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="55"><net_src comp="28" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="57"><net_src comp="30" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="63"><net_src comp="28" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="6" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="32" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="71"><net_src comp="28" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="30" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="79"><net_src comp="28" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="32" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="87"><net_src comp="28" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="30" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="28" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="32" pin="0"/><net_sink comp="90" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: I_enhanced_rows_V_out | {1 }
	Port: I_enhanced_cols_V_out | {1 }
	Port: img_2_rows_V_out | {1 }
	Port: img_2_cols_V_out | {1 }
	Port: img_3_rows_V_out | {1 }
	Port: img_3_cols_V_out | {1 }
	Port: img_4_rows_V_out | {1 }
	Port: img_4_cols_V_out | {1 }
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|
| Operation|     Functional Unit     |
|----------|-------------------------|
|          | write_ln656_write_fu_34 |
|          | write_ln657_write_fu_42 |
|          | write_ln656_write_fu_50 |
|   write  | write_ln657_write_fu_58 |
|          | write_ln656_write_fu_66 |
|          | write_ln657_write_fu_74 |
|          | write_ln656_write_fu_82 |
|          | write_ln657_write_fu_90 |
|----------|-------------------------|
|   Total  |                         |
|----------|-------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
