// Seed: 1130412301
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input logic id_3,
    output id_4,
    output id_5,
    output id_6,
    input id_7,
    input logic id_8,
    output id_9,
    input tri0 id_10,
    input id_11
);
  type_16(
      1, id_10[1+:1]
  );
  logic id_12;
endmodule
