
---------- Begin Simulation Statistics ----------
final_tick                                 6744904500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 248009                       # Simulator instruction rate (inst/s)
host_mem_usage                                 166292                       # Number of bytes of host memory used
host_op_rate                                   248008                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    35.50                       # Real time elapsed on the host
host_tick_rate                              190018642                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8803289                       # Number of instructions simulated
sim_ops                                       8803289                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006745                       # Number of seconds simulated
sim_ticks                                  6744904500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             58.603775                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  920057                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1569962                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            214708                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1260655                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              18541                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           26744                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8203                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1714634                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  119093                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          111                       # Number of mispredicted indirect branches.
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            159111                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1156154                       # Number of branches committed
system.cpu.commit.bw_lim_events                185893                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           15366                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          452873                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              8954001                       # Number of instructions committed
system.cpu.commit.committedOps                8954001                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     11417950                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.784204                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.935185                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      5522164     48.36%     48.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      3620251     31.71%     80.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1678748     14.70%     94.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       410894      3.60%     98.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       185893      1.63%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     11417950                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      88003                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                90995                       # Number of function calls committed.
system.cpu.commit.int_insts                   8635073                       # Number of committed integer instructions.
system.cpu.commit.loads                       1220514                       # Number of loads committed
system.cpu.commit.membars                        4946                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       150724      1.68%      1.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6693471     74.75%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           65686      0.73%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          30796      0.34%     77.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           3936      0.04%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           8300      0.09%     77.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult          8560      0.10%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           1468      0.02%     77.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt           248      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1208991     13.50%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         747126      8.34%     99.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        16469      0.18%     99.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        18226      0.20%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8954001                       # Class of committed instruction
system.cpu.commit.refs                        1985865                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     8803289                       # Number of Instructions Simulated
system.cpu.committedOps                       8803289                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.532387                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.532387                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               6528958                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                 59023                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               819226                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               10027989                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2137903                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    824813                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 159189                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 15180                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles               1952069                       # Number of cycles decode is unblocking
system.cpu.dtb.data_accesses                  2079628                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                      2079581                       # DTB hits
system.cpu.dtb.data_misses                         47                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  1301335                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                      1301298                       # DTB read hits
system.cpu.dtb.read_misses                         37                       # DTB read misses
system.cpu.dtb.write_accesses                  778293                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                      778283                       # DTB write hits
system.cpu.dtb.write_misses                        10                       # DTB write misses
system.cpu.fetch.Branches                     1714634                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   4190025                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       6163944                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 87275                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       12430252                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  334                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1435                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  429726                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.127104                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            5222356                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1057691                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.921439                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           11602932                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.071303                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.533237                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7067828     60.91%     60.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   969172      8.35%     69.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1093678      9.43%     78.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   615292      5.30%     84.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1856962     16.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             11602932                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    111428                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    60208                       # number of floating regfile writes
system.cpu.idleCycles                         1887115                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               163463                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1194280                       # Number of branches executed
system.cpu.iew.exec_nop                        162474                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.671827                       # Inst execution rate
system.cpu.iew.exec_refs                      2079630                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     778293                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   26351                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1346250                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              10427                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            102180                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               788870                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             9406967                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1301337                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            113019                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9062978                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   326                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 159189                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   328                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            12724                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          117                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         4552                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       125736                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        23519                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             16                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        98441                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          65022                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   4372079                       # num instructions consuming a value
system.cpu.iew.wb_count                       9009365                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.897898                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3925680                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.667853                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9009557                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13430607                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7082449                       # number of integer regfile writes
system.cpu.ipc                               0.652577                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.652577                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                99      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6926473     75.48%     75.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                65838      0.72%     76.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     76.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               31668      0.35%     76.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                4468      0.05%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                8341      0.09%     76.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult               8582      0.09%     76.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                1468      0.02%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                252      0.00%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1331622     14.51%     91.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              762071      8.31%     99.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           16889      0.18%     99.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          18226      0.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9175997                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   90016                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              179910                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        88800                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              92157                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      393184                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.042849                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  391111     99.47%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   1951      0.50%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   121      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     1      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9479066                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           30174188                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8920565                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           9593554                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    9229119                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9175997                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               15374                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          441203                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              5988                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              8                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       197299                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      11602932                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.790834                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.881936                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5505090     47.45%     47.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3428141     29.55%     76.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2327429     20.06%     97.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              276090      2.38%     99.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               66182      0.57%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        11602932                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.680205                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 4190368                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                     4190025                       # ITB hits
system.cpu.itb.fetch_misses                       343                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             12946                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2462                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1346250                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              788870                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   46753                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   9896                       # number of misc regfile writes
system.cpu.numCycles                         13490047                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 4008004                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               6967298                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     73                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  2374036                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents               2211395                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              14077207                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                9666341                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             7531782                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1343020                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1604                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 159189                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               3419546                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   564484                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            114743                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         13946478                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         299137                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              35326                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   6824147                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts          10666                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     20638125                       # The number of ROB reads
system.cpu.rob.rob_writes                    18998730                       # The number of ROB writes
system.cpu.timesIdled                           24414                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                  5473                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        32820                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         66874                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   6744904500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              33795                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           53                       # Transaction distribution
system.membus.trans_dist::WritebackClean        32602                       # Transaction distribution
system.membus.trans_dist::CleanEvict              164                       # Transaction distribution
system.membus.trans_dist::ReadExReq               259                       # Transaction distribution
system.membus.trans_dist::ReadExResp              259                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          33099                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           697                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        98799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 100928                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      4204800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        64576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4269376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             34055                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000029                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005419                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   34054    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       1      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               34055                       # Request fanout histogram
system.membus.reqLayer0.occupancy           202506000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          172437750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy            5159750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6744904500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2118272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          61184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2179456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2118272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2118272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         3392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            3392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           33098                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             956                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               34054                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           53                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 53                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         314055151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           9071144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             323126295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    314055151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        314055151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         502898                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               502898                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         502898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        314055151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          9071144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            323629193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     29279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     23704.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       945.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003860914500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1747                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1747                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               80919                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              27552                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       34055                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      32655                       # Number of write requests accepted
system.mem_ctrls.readBursts                     34055                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    32655                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   9406                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3376                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             10289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              801                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    346845750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  123245000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               809014500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14071.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32821.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    18670                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   25046                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 34055                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                32655                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   20569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        10181                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    338.676358                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   245.397379                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   265.274823                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1601     15.73%     15.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3151     30.95%     46.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1515     14.88%     61.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1375     13.51%     75.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          944      9.27%     84.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          527      5.18%     89.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          344      3.38%     92.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          282      2.77%     95.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          442      4.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        10181                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1747                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.105896                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     13.451799                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.616921                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1222     69.95%     69.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           515     29.48%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             6      0.34%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             2      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1747                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1747                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.746995                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.700647                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.291033                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1252     71.67%     71.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               26      1.49%     73.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              245     14.02%     87.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              127      7.27%     94.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               79      4.52%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               16      0.92%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1747                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1577536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  601984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1872448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2179520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2089920                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       233.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       277.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    323.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    309.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6744895000                       # Total gap between requests
system.mem_ctrls.avgGap                     101107.70                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1517056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        60480                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1872448                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 224918825.759504824877                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8966768.914222581312                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 277609267.855460345745                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        33099                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          956                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        32655                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    771159750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     37854750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 156579963500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     23298.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39597.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4794976.68                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              8553720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              4535025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            15251040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           13592880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     532278240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1075509060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1684351680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3334071645                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        494.309689                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4368145250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    225160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2151599250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             64202880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             34101870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           160742820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          139128660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     532278240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1456838490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1363232160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3750525120                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        556.053109                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3531521000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    225160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2988223500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      6744904500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6744904500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      4150994                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4150994                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4150994                       # number of overall hits
system.cpu.icache.overall_hits::total         4150994                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        39031                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          39031                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        39031                       # number of overall misses
system.cpu.icache.overall_misses::total         39031                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2002330500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2002330500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2002330500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2002330500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      4190025                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4190025                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4190025                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4190025                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009315                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009315                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009315                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009315                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 51301.029951                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51301.029951                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 51301.029951                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51301.029951                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          378                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          126                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        32602                       # number of writebacks
system.cpu.icache.writebacks::total             32602                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         5932                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         5932                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         5932                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         5932                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        33099                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        33099                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        33099                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        33099                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1724075000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1724075000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1724075000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1724075000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007899                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007899                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007899                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007899                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 52088.431675                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52088.431675                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 52088.431675                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52088.431675                       # average overall mshr miss latency
system.cpu.icache.replacements                  32602                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4150994                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4150994                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        39031                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         39031                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2002330500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2002330500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4190025                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4190025                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009315                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009315                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 51301.029951                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51301.029951                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         5932                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         5932                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        33099                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        33099                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1724075000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1724075000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007899                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007899                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 52088.431675                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52088.431675                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6744904500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           481.360402                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1323084                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             32602                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             40.582909                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   481.360402                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.940157                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.940157                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          416                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8413148                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8413148                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6744904500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2037584                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2037584                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2037584                       # number of overall hits
system.cpu.dcache.overall_hits::total         2037584                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1897                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1897                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1897                       # number of overall misses
system.cpu.dcache.overall_misses::total          1897                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    124436000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    124436000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    124436000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    124436000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2039481                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2039481                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2039481                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2039481                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000930                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000930                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000930                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000930                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65596.204533                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65596.204533                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65596.204533                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65596.204533                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          201                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.714286                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           53                       # number of writebacks
system.cpu.dcache.writebacks::total                53                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          943                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          943                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          943                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          943                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          954                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          954                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          954                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          954                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     68082000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     68082000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     68082000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     68082000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000468                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000468                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000468                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000468                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71364.779874                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71364.779874                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71364.779874                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71364.779874                       # average overall mshr miss latency
system.cpu.dcache.replacements                    217                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1278138                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1278138                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          938                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           938                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     68810500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     68810500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1279076                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1279076                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000733                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000733                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73358.742004                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73358.742004                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          243                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          243                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          695                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          695                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     51217000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     51217000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000543                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000543                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73693.525180                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73693.525180                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       759446                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         759446                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          959                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          959                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     55625500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     55625500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       760405                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       760405                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001261                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001261                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58003.649635                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58003.649635                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          700                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          700                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          259                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          259                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     16865000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16865000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000341                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000341                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65115.830116                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65115.830116                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4944                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4944                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       106500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       106500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000404                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000404                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        53250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        53250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       104500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       104500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000404                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000404                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        52250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        52250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4946                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4946                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4946                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4946                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6744904500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           631.552285                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               20952                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               217                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             96.552995                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   631.552285                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.616750                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.616750                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          739                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          728                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.721680                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4099702                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4099702                       # Number of data accesses

---------- End Simulation Statistics   ----------
