{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592939218262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592939218269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 23 22:06:58 2020 " "Processing started: Tue Jun 23 22:06:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592939218269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592939218269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TEST_OY -c TEST_OY " "Command: quartus_map --read_settings_files=on --write_settings_files=off TEST_OY -c TEST_OY" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592939218269 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1592939218802 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1592939218803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_oy/oy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_oy/oy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OY-struct " "Found design unit 1: OY-struct" {  } { { "MY_OY/OY.vhd" "" { Text "C:/test-stands/test_oy/MY_OY/OY.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592939232388 ""} { "Info" "ISGN_ENTITY_NAME" "1 OY " "Found entity 1: OY" {  } { { "MY_OY/OY.vhd" "" { Text "C:/test-stands/test_oy/MY_OY/OY.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592939232388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592939232388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_oy/myoperationautomat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_oy/myoperationautomat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OperationAutomat-arch " "Found design unit 1: OperationAutomat-arch" {  } { { "MY_OY/MyOperationAutomat.vhd" "" { Text "C:/test-stands/test_oy/MY_OY/MyOperationAutomat.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592939232391 ""} { "Info" "ISGN_ENTITY_NAME" "1 OperationAutomat " "Found entity 1: OperationAutomat" {  } { { "MY_OY/MyOperationAutomat.vhd" "" { Text "C:/test-stands/test_oy/MY_OY/MyOperationAutomat.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592939232391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592939232391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_oy/mycontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_oy/mycontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-arch_mealy " "Found design unit 1: ControlUnit-arch_mealy" {  } { { "MY_OY/MyControlUnit.vhd" "" { Text "C:/test-stands/test_oy/MY_OY/MyControlUnit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592939232394 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "MY_OY/MyControlUnit.vhd" "" { Text "C:/test-stands/test_oy/MY_OY/MyControlUnit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592939232394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592939232394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_oy/conf_moore_for_oy.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_oy/conf_moore_for_oy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moore_for_OY " "Found design unit 1: moore_for_OY" {  } { { "MY_OY/conf_moore_for_OY.vhd" "" { Text "C:/test-stands/test_oy/MY_OY/conf_moore_for_OY.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592939232396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592939232396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_oy/arch_body_moore.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_oy/arch_body_moore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-arch_moore " "Found design unit 1: ControlUnit-arch_moore" {  } { { "MY_OY/arch_body_moore.vhd" "" { Text "C:/test-stands/test_oy/MY_OY/arch_body_moore.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592939232406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592939232406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_oy/controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_oy/controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit_meely-arch " "Found design unit 1: ControlUnit_meely-arch" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/test-stands/test_oy/MY_OY/ControlUnit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592939232408 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_meely " "Found entity 1: ControlUnit_meely" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/test-stands/test_oy/MY_OY/ControlUnit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592939232408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592939232408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_oy/mk_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_oy/mk_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mk_pack " "Found design unit 1: mk_pack" {  } { { "MY_OY/mk_pack.vhd" "" { Text "C:/test-stands/test_oy/MY_OY/mk_pack.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592939232410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592939232410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_oy/operation_automat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_oy/operation_automat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Operation_automat-arch " "Found design unit 1: Operation_automat-arch" {  } { { "MY_OY/Operation_automat.vhd" "" { Text "C:/test-stands/test_oy/MY_OY/Operation_automat.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592939232412 ""} { "Info" "ISGN_ENTITY_NAME" "1 Operation_automat " "Found entity 1: Operation_automat" {  } { { "MY_OY/Operation_automat.vhd" "" { Text "C:/test-stands/test_oy/MY_OY/Operation_automat.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592939232412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592939232412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_oy/operation_device.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_oy/operation_device.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Operation_device-behav1 " "Found design unit 1: Operation_device-behav1" {  } { { "MY_OY/Operation_device.vhd" "" { Text "C:/test-stands/test_oy/MY_OY/Operation_device.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592939232415 ""} { "Info" "ISGN_ENTITY_NAME" "1 Operation_device " "Found entity 1: Operation_device" {  } { { "MY_OY/Operation_device.vhd" "" { Text "C:/test-stands/test_oy/MY_OY/Operation_device.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592939232415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592939232415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config.vhd 1 0 " "Found 1 design units, including 0 entities, in source file config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Operation_Device_for_stand " "Found design unit 1: Operation_Device_for_stand" {  } { { "config.vhd" "" { Text "C:/test-stands/test_oy/config.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592939232417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592939232417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_oy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_oy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TEST_OY-bdf_type " "Found design unit 1: TEST_OY-bdf_type" {  } { { "TEST_OY.vhd" "" { Text "C:/test-stands/test_oy/TEST_OY.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592939232419 ""} { "Info" "ISGN_ENTITY_NAME" "1 TEST_OY " "Found entity 1: TEST_OY" {  } { { "TEST_OY.vhd" "" { Text "C:/test-stands/test_oy/TEST_OY.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592939232419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592939232419 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TEST_OY " "Elaborating entity \"TEST_OY\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1592939232575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "OY OY:b2v_inst6 A:struct " "Elaborating entity \"OY\" using architecture \"A:struct\" for hierarchy \"OY:b2v_inst6\"" {  } { { "TEST_OY.vhd" "b2v_inst6" { Text "C:/test-stands/test_oy/TEST_OY.vhd" 144 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592939232611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OperationAutomat OY:b2v_inst6\|OperationAutomat:unit_OA " "Elaborating entity \"OperationAutomat\" for hierarchy \"OY:b2v_inst6\|OperationAutomat:unit_OA\"" {  } { { "MY_OY/OY.vhd" "unit_OA" { Text "C:/test-stands/test_oy/MY_OY/OY.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592939232692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit OY:b2v_inst6\|ControlUnit:unit_YA " "Elaborating entity \"ControlUnit\" for hierarchy \"OY:b2v_inst6\|ControlUnit:unit_YA\"" {  } { { "MY_OY/OY.vhd" "unit_YA" { Text "C:/test-stands/test_oy/MY_OY/OY.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592939232707 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1592939233444 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1592939233444 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592939233623 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592939233624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592939233624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592939233624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592939233624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592939233624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592939233624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592939233624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592939233624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592939233624 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592939233624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_dct.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_dct.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_dct " "Found entity 1: mult_dct" {  } { { "db/mult_dct.tdf" "" { Text "C:/test-stands/test_oy/db/mult_dct.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592939233738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592939233738 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_dct:auto_generated\|le5a\[4\] " "Synthesized away node \"lpm_mult:Mult0\|mult_dct:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_dct.tdf" "" { Text "C:/test-stands/test_oy/db/mult_dct.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1592939233780 "|TEST_OY|lpm_mult:Mult0|mult_dct:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1592939233780 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1592939233780 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "48 " "Ignored 48 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1592939234002 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "44 " "Ignored 44 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1592939234002 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1592939234002 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "TEST_OY.vhd" "" { Text "C:/test-stands/test_oy/TEST_OY.vhd" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1592939234007 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1592939234007 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1592939234198 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1592939235111 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592939235111 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "150 " "Implemented 150 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1592939235412 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1592939235412 ""} { "Info" "ICUT_CUT_TM_LCELLS" "119 " "Implemented 119 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1592939235412 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1592939235412 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592939235466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 23 22:07:15 2020 " "Processing ended: Tue Jun 23 22:07:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592939235466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592939235466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592939235466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592939235466 ""}
