#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov  6 18:29:19 2025
# Process ID: 3569218
# Current directory: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W12_N4
# Command line: vivado -mode batch -source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W12_N4/run.tcl
# Log file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W12_N4/vivado.log
# Journal file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W12_N4/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 2999.993 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W12_N4/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W12_N4/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W12_N4/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3569284
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3040.078 ; gain = 242.801 ; free physical = 91443 ; free virtual = 201848
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.616; parent = 2372.409; children = 254.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.160; parent = 3040.082; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W12_N4/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W12_N4/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3114.047 ; gain = 316.770 ; free physical = 91381 ; free virtual = 201787
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.616; parent = 2372.409; children = 254.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4087.129; parent = 3114.051; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3131.859 ; gain = 334.582 ; free physical = 91381 ; free virtual = 201787
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.616; parent = 2372.409; children = 254.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4104.941; parent = 3131.863; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3131.859 ; gain = 334.582 ; free physical = 91393 ; free virtual = 201798
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.616; parent = 2372.409; children = 254.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4104.941; parent = 3131.863; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3131.859 ; gain = 0.000 ; free physical = 91393 ; free virtual = 201798
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W12_N4/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W12_N4/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3302.578 ; gain = 0.000 ; free physical = 91471 ; free virtual = 201877
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3302.578 ; gain = 0.000 ; free physical = 91479 ; free virtual = 201885
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3302.578 ; gain = 505.301 ; free physical = 91512 ; free virtual = 201918
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.093; parent = 2384.886; children = 254.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4243.645; parent = 3270.566; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3302.578 ; gain = 505.301 ; free physical = 91512 ; free virtual = 201918
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.093; parent = 2384.886; children = 254.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4243.645; parent = 3270.566; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3302.578 ; gain = 505.301 ; free physical = 91512 ; free virtual = 201918
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.093; parent = 2384.886; children = 254.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4243.645; parent = 3270.566; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3302.578 ; gain = 505.301 ; free physical = 91542 ; free virtual = 201950
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.093; parent = 2384.886; children = 254.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4243.645; parent = 3270.566; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 74    
+---Registers : 
	               24 Bit    Registers := 77    
	               17 Bit    Registers := 76    
	                1 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3302.578 ; gain = 505.301 ; free physical = 91809 ; free virtual = 202224
Synthesis current peak Physical Memory [PSS] (MB): peak = 2652.878; parent = 2398.702; children = 254.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4243.645; parent = 3270.566; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 3702.844 ; gain = 905.566 ; free physical = 91446 ; free virtual = 201861
Synthesis current peak Physical Memory [PSS] (MB): peak = 3240.230; parent = 2986.058; children = 254.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4675.926; parent = 3702.848; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 3724.844 ; gain = 927.566 ; free physical = 91433 ; free virtual = 201848
Synthesis current peak Physical Memory [PSS] (MB): peak = 3259.675; parent = 3005.499; children = 254.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4697.926; parent = 3724.848; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 4063.492 ; gain = 1266.215 ; free physical = 90972 ; free virtual = 201387
Synthesis current peak Physical Memory [PSS] (MB): peak = 3269.198; parent = 3015.022; children = 254.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5036.574; parent = 4063.496; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 4063.492 ; gain = 1266.215 ; free physical = 91005 ; free virtual = 201421
Synthesis current peak Physical Memory [PSS] (MB): peak = 3269.972; parent = 3015.796; children = 254.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5036.574; parent = 4063.496; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 4063.492 ; gain = 1266.215 ; free physical = 91005 ; free virtual = 201420
Synthesis current peak Physical Memory [PSS] (MB): peak = 3270.026; parent = 3015.851; children = 254.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5036.574; parent = 4063.496; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 4063.492 ; gain = 1266.215 ; free physical = 91013 ; free virtual = 201428
Synthesis current peak Physical Memory [PSS] (MB): peak = 3271.741; parent = 3017.565; children = 254.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5036.574; parent = 4063.496; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 4063.492 ; gain = 1266.215 ; free physical = 91015 ; free virtual = 201430
Synthesis current peak Physical Memory [PSS] (MB): peak = 3271.804; parent = 3017.628; children = 254.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5036.574; parent = 4063.496; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 4063.492 ; gain = 1266.215 ; free physical = 91015 ; free virtual = 201430
Synthesis current peak Physical Memory [PSS] (MB): peak = 3272.405; parent = 3018.229; children = 254.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5036.574; parent = 4063.496; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 4063.492 ; gain = 1266.215 ; free physical = 91015 ; free virtual = 201430
Synthesis current peak Physical Memory [PSS] (MB): peak = 3272.421; parent = 3018.245; children = 254.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5036.574; parent = 4063.496; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   747|
|3     |LUT2   |  3125|
|4     |LUT4   |  1650|
|5     |LUT5   |  1200|
|6     |LUT6   |  4050|
|7     |FDRE   |  2764|
|8     |IBUF   |  2403|
|9     |OBUF   |    25|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 4063.492 ; gain = 1266.215 ; free physical = 91015 ; free virtual = 201430
Synthesis current peak Physical Memory [PSS] (MB): peak = 3272.452; parent = 3018.276; children = 254.207
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5036.574; parent = 4063.496; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 4063.492 ; gain = 1095.496 ; free physical = 91053 ; free virtual = 201468
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 4063.500 ; gain = 1266.215 ; free physical = 91053 ; free virtual = 201469
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4063.500 ; gain = 0.000 ; free physical = 91179 ; free virtual = 201594
INFO: [Netlist 29-17] Analyzing 3151 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W12_N4/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W12_N4/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4063.500 ; gain = 0.000 ; free physical = 91191 ; free virtual = 201607
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2404 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 2403 instances

Synth Design complete, checksum: d073f256
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:59 . Memory (MB): peak = 4063.500 ; gain = 2359.012 ; free physical = 91396 ; free virtual = 201811
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W12_N4/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W12_N4/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 4549.668 ; gain = 486.168 ; free physical = 91004 ; free virtual = 201420
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 18:30:39 2025...
