/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Pin_1 */
.set Pin_1__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set Pin_1__0__MASK, 0x04
.set Pin_1__0__PC, CYREG_IO_PC_PRT15_PC2
.set Pin_1__0__PORT, 15
.set Pin_1__0__SHIFT, 2
.set Pin_1__AG, CYREG_PRT15_AG
.set Pin_1__AMUX, CYREG_PRT15_AMUX
.set Pin_1__BIE, CYREG_PRT15_BIE
.set Pin_1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Pin_1__BYP, CYREG_PRT15_BYP
.set Pin_1__CTL, CYREG_PRT15_CTL
.set Pin_1__DM0, CYREG_PRT15_DM0
.set Pin_1__DM1, CYREG_PRT15_DM1
.set Pin_1__DM2, CYREG_PRT15_DM2
.set Pin_1__DR, CYREG_PRT15_DR
.set Pin_1__INP_DIS, CYREG_PRT15_INP_DIS
.set Pin_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Pin_1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Pin_1__LCD_EN, CYREG_PRT15_LCD_EN
.set Pin_1__MASK, 0x04
.set Pin_1__PORT, 15
.set Pin_1__PRT, CYREG_PRT15_PRT
.set Pin_1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Pin_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Pin_1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Pin_1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Pin_1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Pin_1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Pin_1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Pin_1__PS, CYREG_PRT15_PS
.set Pin_1__SHIFT, 2
.set Pin_1__SLW, CYREG_PRT15_SLW

/* RX_CAN */
.set RX_CAN__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set RX_CAN__0__MASK, 0x04
.set RX_CAN__0__PC, CYREG_PRT0_PC2
.set RX_CAN__0__PORT, 0
.set RX_CAN__0__SHIFT, 2
.set RX_CAN__AG, CYREG_PRT0_AG
.set RX_CAN__AMUX, CYREG_PRT0_AMUX
.set RX_CAN__BIE, CYREG_PRT0_BIE
.set RX_CAN__BIT_MASK, CYREG_PRT0_BIT_MASK
.set RX_CAN__BYP, CYREG_PRT0_BYP
.set RX_CAN__CTL, CYREG_PRT0_CTL
.set RX_CAN__DM0, CYREG_PRT0_DM0
.set RX_CAN__DM1, CYREG_PRT0_DM1
.set RX_CAN__DM2, CYREG_PRT0_DM2
.set RX_CAN__DR, CYREG_PRT0_DR
.set RX_CAN__INP_DIS, CYREG_PRT0_INP_DIS
.set RX_CAN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set RX_CAN__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set RX_CAN__LCD_EN, CYREG_PRT0_LCD_EN
.set RX_CAN__MASK, 0x04
.set RX_CAN__PORT, 0
.set RX_CAN__PRT, CYREG_PRT0_PRT
.set RX_CAN__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set RX_CAN__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set RX_CAN__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set RX_CAN__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set RX_CAN__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set RX_CAN__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set RX_CAN__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set RX_CAN__PS, CYREG_PRT0_PS
.set RX_CAN__SHIFT, 2
.set RX_CAN__SLW, CYREG_PRT0_SLW

/* RxUART */
.set RxUART__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set RxUART__0__MASK, 0x40
.set RxUART__0__PC, CYREG_PRT12_PC6
.set RxUART__0__PORT, 12
.set RxUART__0__SHIFT, 6
.set RxUART__AG, CYREG_PRT12_AG
.set RxUART__BIE, CYREG_PRT12_BIE
.set RxUART__BIT_MASK, CYREG_PRT12_BIT_MASK
.set RxUART__BYP, CYREG_PRT12_BYP
.set RxUART__DM0, CYREG_PRT12_DM0
.set RxUART__DM1, CYREG_PRT12_DM1
.set RxUART__DM2, CYREG_PRT12_DM2
.set RxUART__DR, CYREG_PRT12_DR
.set RxUART__INP_DIS, CYREG_PRT12_INP_DIS
.set RxUART__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set RxUART__MASK, 0x40
.set RxUART__PORT, 12
.set RxUART__PRT, CYREG_PRT12_PRT
.set RxUART__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set RxUART__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set RxUART__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set RxUART__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set RxUART__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set RxUART__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set RxUART__PS, CYREG_PRT12_PS
.set RxUART__SHIFT, 6
.set RxUART__SIO_CFG, CYREG_PRT12_SIO_CFG
.set RxUART__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set RxUART__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set RxUART__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set RxUART__SLW, CYREG_PRT12_SLW

/* SPICAN */
.set SPICAN_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set SPICAN_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set SPICAN_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set SPICAN_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set SPICAN_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set SPICAN_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set SPICAN_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set SPICAN_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set SPICAN_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set SPICAN_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set SPICAN_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB08_CTL
.set SPICAN_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set SPICAN_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB08_CTL
.set SPICAN_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set SPICAN_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set SPICAN_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set SPICAN_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB08_MSK
.set SPICAN_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set SPICAN_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set SPICAN_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB08_MSK
.set SPICAN_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set SPICAN_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set SPICAN_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set SPICAN_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set SPICAN_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set SPICAN_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB08_ST
.set SPICAN_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set SPICAN_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set SPICAN_BSPIM_RxStsReg__4__MASK, 0x10
.set SPICAN_BSPIM_RxStsReg__4__POS, 4
.set SPICAN_BSPIM_RxStsReg__5__MASK, 0x20
.set SPICAN_BSPIM_RxStsReg__5__POS, 5
.set SPICAN_BSPIM_RxStsReg__6__MASK, 0x40
.set SPICAN_BSPIM_RxStsReg__6__POS, 6
.set SPICAN_BSPIM_RxStsReg__MASK, 0x70
.set SPICAN_BSPIM_RxStsReg__MASK_REG, CYREG_B1_UDB08_MSK
.set SPICAN_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set SPICAN_BSPIM_RxStsReg__STATUS_REG, CYREG_B1_UDB08_ST
.set SPICAN_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set SPICAN_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set SPICAN_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set SPICAN_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set SPICAN_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set SPICAN_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set SPICAN_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set SPICAN_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set SPICAN_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB08_A0
.set SPICAN_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB08_A1
.set SPICAN_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set SPICAN_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB08_D0
.set SPICAN_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB08_D1
.set SPICAN_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set SPICAN_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set SPICAN_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB08_F0
.set SPICAN_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB08_F1
.set SPICAN_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set SPICAN_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set SPICAN_BSPIM_TxStsReg__0__MASK, 0x01
.set SPICAN_BSPIM_TxStsReg__0__POS, 0
.set SPICAN_BSPIM_TxStsReg__1__MASK, 0x02
.set SPICAN_BSPIM_TxStsReg__1__POS, 1
.set SPICAN_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set SPICAN_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set SPICAN_BSPIM_TxStsReg__2__MASK, 0x04
.set SPICAN_BSPIM_TxStsReg__2__POS, 2
.set SPICAN_BSPIM_TxStsReg__3__MASK, 0x08
.set SPICAN_BSPIM_TxStsReg__3__POS, 3
.set SPICAN_BSPIM_TxStsReg__4__MASK, 0x10
.set SPICAN_BSPIM_TxStsReg__4__POS, 4
.set SPICAN_BSPIM_TxStsReg__MASK, 0x1F
.set SPICAN_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB07_MSK
.set SPICAN_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set SPICAN_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB07_ST

/* TX_CAN */
.set TX_CAN__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set TX_CAN__0__MASK, 0x01
.set TX_CAN__0__PC, CYREG_PRT2_PC0
.set TX_CAN__0__PORT, 2
.set TX_CAN__0__SHIFT, 0
.set TX_CAN__AG, CYREG_PRT2_AG
.set TX_CAN__AMUX, CYREG_PRT2_AMUX
.set TX_CAN__BIE, CYREG_PRT2_BIE
.set TX_CAN__BIT_MASK, CYREG_PRT2_BIT_MASK
.set TX_CAN__BYP, CYREG_PRT2_BYP
.set TX_CAN__CTL, CYREG_PRT2_CTL
.set TX_CAN__DM0, CYREG_PRT2_DM0
.set TX_CAN__DM1, CYREG_PRT2_DM1
.set TX_CAN__DM2, CYREG_PRT2_DM2
.set TX_CAN__DR, CYREG_PRT2_DR
.set TX_CAN__INP_DIS, CYREG_PRT2_INP_DIS
.set TX_CAN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set TX_CAN__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set TX_CAN__LCD_EN, CYREG_PRT2_LCD_EN
.set TX_CAN__MASK, 0x01
.set TX_CAN__PORT, 2
.set TX_CAN__PRT, CYREG_PRT2_PRT
.set TX_CAN__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set TX_CAN__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set TX_CAN__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set TX_CAN__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set TX_CAN__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set TX_CAN__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set TX_CAN__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set TX_CAN__PS, CYREG_PRT2_PS
.set TX_CAN__SHIFT, 0
.set TX_CAN__SLW, CYREG_PRT2_SLW

/* TxUART */
.set TxUART__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set TxUART__0__MASK, 0x80
.set TxUART__0__PC, CYREG_PRT12_PC7
.set TxUART__0__PORT, 12
.set TxUART__0__SHIFT, 7
.set TxUART__AG, CYREG_PRT12_AG
.set TxUART__BIE, CYREG_PRT12_BIE
.set TxUART__BIT_MASK, CYREG_PRT12_BIT_MASK
.set TxUART__BYP, CYREG_PRT12_BYP
.set TxUART__DM0, CYREG_PRT12_DM0
.set TxUART__DM1, CYREG_PRT12_DM1
.set TxUART__DM2, CYREG_PRT12_DM2
.set TxUART__DR, CYREG_PRT12_DR
.set TxUART__INP_DIS, CYREG_PRT12_INP_DIS
.set TxUART__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set TxUART__MASK, 0x80
.set TxUART__PORT, 12
.set TxUART__PRT, CYREG_PRT12_PRT
.set TxUART__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set TxUART__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set TxUART__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set TxUART__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set TxUART__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set TxUART__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set TxUART__PS, CYREG_PRT12_PS
.set TxUART__SHIFT, 7
.set TxUART__SIO_CFG, CYREG_PRT12_SIO_CFG
.set TxUART__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set TxUART__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set TxUART__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set TxUART__SLW, CYREG_PRT12_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x00
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x01
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x01

/* Timer_En */
.set Timer_En__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set Timer_En__0__MASK, 0x08
.set Timer_En__0__PC, CYREG_PRT12_PC3
.set Timer_En__0__PORT, 12
.set Timer_En__0__SHIFT, 3
.set Timer_En__AG, CYREG_PRT12_AG
.set Timer_En__BIE, CYREG_PRT12_BIE
.set Timer_En__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Timer_En__BYP, CYREG_PRT12_BYP
.set Timer_En__DM0, CYREG_PRT12_DM0
.set Timer_En__DM1, CYREG_PRT12_DM1
.set Timer_En__DM2, CYREG_PRT12_DM2
.set Timer_En__DR, CYREG_PRT12_DR
.set Timer_En__INP_DIS, CYREG_PRT12_INP_DIS
.set Timer_En__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Timer_En__MASK, 0x08
.set Timer_En__PORT, 12
.set Timer_En__PRT, CYREG_PRT12_PRT
.set Timer_En__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Timer_En__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Timer_En__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Timer_En__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Timer_En__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Timer_En__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Timer_En__PS, CYREG_PRT12_PS
.set Timer_En__SHIFT, 3
.set Timer_En__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Timer_En__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Timer_En__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Timer_En__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Timer_En__SLW, CYREG_PRT12_SLW

/* UART_DBG */
.set UART_DBG_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_DBG_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB11_CTL
.set UART_DBG_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set UART_DBG_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB11_CTL
.set UART_DBG_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set UART_DBG_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_DBG_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_DBG_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB11_MSK
.set UART_DBG_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB11_MSK
.set UART_DBG_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_DBG_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_DBG_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_DBG_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB11_ST_CTL
.set UART_DBG_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB11_ST_CTL
.set UART_DBG_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB11_ST
.set UART_DBG_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set UART_DBG_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB11_A0
.set UART_DBG_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB11_A1
.set UART_DBG_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set UART_DBG_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB11_D0
.set UART_DBG_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB11_D1
.set UART_DBG_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_DBG_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set UART_DBG_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB11_F0
.set UART_DBG_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB11_F1
.set UART_DBG_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_DBG_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_DBG_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_DBG_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set UART_DBG_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_DBG_BUART_sRX_RxSts__3__POS, 3
.set UART_DBG_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_DBG_BUART_sRX_RxSts__4__POS, 4
.set UART_DBG_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_DBG_BUART_sRX_RxSts__5__POS, 5
.set UART_DBG_BUART_sRX_RxSts__MASK, 0x38
.set UART_DBG_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB10_MSK
.set UART_DBG_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_DBG_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB10_ST
.set UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB10_A0
.set UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB10_A1
.set UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB10_D0
.set UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB10_D1
.set UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB10_F0
.set UART_DBG_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB10_F1
.set UART_DBG_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set UART_DBG_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set UART_DBG_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set UART_DBG_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set UART_DBG_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_DBG_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set UART_DBG_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set UART_DBG_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set UART_DBG_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB09_A0
.set UART_DBG_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB09_A1
.set UART_DBG_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set UART_DBG_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB09_D0
.set UART_DBG_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB09_D1
.set UART_DBG_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_DBG_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set UART_DBG_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB09_F0
.set UART_DBG_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB09_F1
.set UART_DBG_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_DBG_BUART_sTX_TxSts__0__POS, 0
.set UART_DBG_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_DBG_BUART_sTX_TxSts__1__POS, 1
.set UART_DBG_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_DBG_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set UART_DBG_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_DBG_BUART_sTX_TxSts__2__POS, 2
.set UART_DBG_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_DBG_BUART_sTX_TxSts__3__POS, 3
.set UART_DBG_BUART_sTX_TxSts__MASK, 0x0F
.set UART_DBG_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB09_MSK
.set UART_DBG_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_DBG_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB09_ST
.set UART_DBG_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set UART_DBG_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set UART_DBG_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set UART_DBG_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_DBG_IntClock__INDEX, 0x01
.set UART_DBG_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_DBG_IntClock__PM_ACT_MSK, 0x02
.set UART_DBG_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_DBG_IntClock__PM_STBY_MSK, 0x02

/* isr_RxUart */
.set isr_RxUart__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_RxUart__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_RxUart__INTC_MASK, 0x01
.set isr_RxUart__INTC_NUMBER, 0
.set isr_RxUart__INTC_PRIOR_NUM, 7
.set isr_RxUart__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set isr_RxUart__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_RxUart__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Vehicle_CAN */
.set Vehicle_CAN_CanIP__CSR_BUF_SR, CYREG_CAN0_CSR_BUF_SR
.set Vehicle_CAN_CanIP__CSR_CFG, CYREG_CAN0_CSR_CFG
.set Vehicle_CAN_CanIP__CSR_CMD, CYREG_CAN0_CSR_CMD
.set Vehicle_CAN_CanIP__CSR_ERR_SR, CYREG_CAN0_CSR_ERR_SR
.set Vehicle_CAN_CanIP__CSR_INT_EN, CYREG_CAN0_CSR_INT_EN
.set Vehicle_CAN_CanIP__CSR_INT_SR, CYREG_CAN0_CSR_INT_SR
.set Vehicle_CAN_CanIP__PM_ACT_CFG, CYREG_PM_ACT_CFG6
.set Vehicle_CAN_CanIP__PM_ACT_MSK, 0x01
.set Vehicle_CAN_CanIP__PM_STBY_CFG, CYREG_PM_STBY_CFG6
.set Vehicle_CAN_CanIP__PM_STBY_MSK, 0x01
.set Vehicle_CAN_CanIP__RX0_ACR, CYREG_CAN0_RX0_ACR
.set Vehicle_CAN_CanIP__RX0_ACRD, CYREG_CAN0_RX0_ACRD
.set Vehicle_CAN_CanIP__RX0_AMR, CYREG_CAN0_RX0_AMR
.set Vehicle_CAN_CanIP__RX0_AMRD, CYREG_CAN0_RX0_AMRD
.set Vehicle_CAN_CanIP__RX0_CMD, CYREG_CAN0_RX0_CMD
.set Vehicle_CAN_CanIP__RX0_DH, CYREG_CAN0_RX0_DH
.set Vehicle_CAN_CanIP__RX0_DL, CYREG_CAN0_RX0_DL
.set Vehicle_CAN_CanIP__RX0_ID, CYREG_CAN0_RX0_ID
.set Vehicle_CAN_CanIP__RX1_ACR, CYREG_CAN0_RX1_ACR
.set Vehicle_CAN_CanIP__RX1_ACRD, CYREG_CAN0_RX1_ACRD
.set Vehicle_CAN_CanIP__RX1_AMR, CYREG_CAN0_RX1_AMR
.set Vehicle_CAN_CanIP__RX1_AMRD, CYREG_CAN0_RX1_AMRD
.set Vehicle_CAN_CanIP__RX1_CMD, CYREG_CAN0_RX1_CMD
.set Vehicle_CAN_CanIP__RX1_DH, CYREG_CAN0_RX1_DH
.set Vehicle_CAN_CanIP__RX1_DL, CYREG_CAN0_RX1_DL
.set Vehicle_CAN_CanIP__RX1_ID, CYREG_CAN0_RX1_ID
.set Vehicle_CAN_CanIP__RX10_ACR, CYREG_CAN0_RX10_ACR
.set Vehicle_CAN_CanIP__RX10_ACRD, CYREG_CAN0_RX10_ACRD
.set Vehicle_CAN_CanIP__RX10_AMR, CYREG_CAN0_RX10_AMR
.set Vehicle_CAN_CanIP__RX10_AMRD, CYREG_CAN0_RX10_AMRD
.set Vehicle_CAN_CanIP__RX10_CMD, CYREG_CAN0_RX10_CMD
.set Vehicle_CAN_CanIP__RX10_DH, CYREG_CAN0_RX10_DH
.set Vehicle_CAN_CanIP__RX10_DL, CYREG_CAN0_RX10_DL
.set Vehicle_CAN_CanIP__RX10_ID, CYREG_CAN0_RX10_ID
.set Vehicle_CAN_CanIP__RX11_ACR, CYREG_CAN0_RX11_ACR
.set Vehicle_CAN_CanIP__RX11_ACRD, CYREG_CAN0_RX11_ACRD
.set Vehicle_CAN_CanIP__RX11_AMR, CYREG_CAN0_RX11_AMR
.set Vehicle_CAN_CanIP__RX11_AMRD, CYREG_CAN0_RX11_AMRD
.set Vehicle_CAN_CanIP__RX11_CMD, CYREG_CAN0_RX11_CMD
.set Vehicle_CAN_CanIP__RX11_DH, CYREG_CAN0_RX11_DH
.set Vehicle_CAN_CanIP__RX11_DL, CYREG_CAN0_RX11_DL
.set Vehicle_CAN_CanIP__RX11_ID, CYREG_CAN0_RX11_ID
.set Vehicle_CAN_CanIP__RX12_ACR, CYREG_CAN0_RX12_ACR
.set Vehicle_CAN_CanIP__RX12_ACRD, CYREG_CAN0_RX12_ACRD
.set Vehicle_CAN_CanIP__RX12_AMR, CYREG_CAN0_RX12_AMR
.set Vehicle_CAN_CanIP__RX12_AMRD, CYREG_CAN0_RX12_AMRD
.set Vehicle_CAN_CanIP__RX12_CMD, CYREG_CAN0_RX12_CMD
.set Vehicle_CAN_CanIP__RX12_DH, CYREG_CAN0_RX12_DH
.set Vehicle_CAN_CanIP__RX12_DL, CYREG_CAN0_RX12_DL
.set Vehicle_CAN_CanIP__RX12_ID, CYREG_CAN0_RX12_ID
.set Vehicle_CAN_CanIP__RX13_ACR, CYREG_CAN0_RX13_ACR
.set Vehicle_CAN_CanIP__RX13_ACRD, CYREG_CAN0_RX13_ACRD
.set Vehicle_CAN_CanIP__RX13_AMR, CYREG_CAN0_RX13_AMR
.set Vehicle_CAN_CanIP__RX13_AMRD, CYREG_CAN0_RX13_AMRD
.set Vehicle_CAN_CanIP__RX13_CMD, CYREG_CAN0_RX13_CMD
.set Vehicle_CAN_CanIP__RX13_DH, CYREG_CAN0_RX13_DH
.set Vehicle_CAN_CanIP__RX13_DL, CYREG_CAN0_RX13_DL
.set Vehicle_CAN_CanIP__RX13_ID, CYREG_CAN0_RX13_ID
.set Vehicle_CAN_CanIP__RX14_ACR, CYREG_CAN0_RX14_ACR
.set Vehicle_CAN_CanIP__RX14_ACRD, CYREG_CAN0_RX14_ACRD
.set Vehicle_CAN_CanIP__RX14_AMR, CYREG_CAN0_RX14_AMR
.set Vehicle_CAN_CanIP__RX14_AMRD, CYREG_CAN0_RX14_AMRD
.set Vehicle_CAN_CanIP__RX14_CMD, CYREG_CAN0_RX14_CMD
.set Vehicle_CAN_CanIP__RX14_DH, CYREG_CAN0_RX14_DH
.set Vehicle_CAN_CanIP__RX14_DL, CYREG_CAN0_RX14_DL
.set Vehicle_CAN_CanIP__RX14_ID, CYREG_CAN0_RX14_ID
.set Vehicle_CAN_CanIP__RX15_ACR, CYREG_CAN0_RX15_ACR
.set Vehicle_CAN_CanIP__RX15_ACRD, CYREG_CAN0_RX15_ACRD
.set Vehicle_CAN_CanIP__RX15_AMR, CYREG_CAN0_RX15_AMR
.set Vehicle_CAN_CanIP__RX15_AMRD, CYREG_CAN0_RX15_AMRD
.set Vehicle_CAN_CanIP__RX15_CMD, CYREG_CAN0_RX15_CMD
.set Vehicle_CAN_CanIP__RX15_DH, CYREG_CAN0_RX15_DH
.set Vehicle_CAN_CanIP__RX15_DL, CYREG_CAN0_RX15_DL
.set Vehicle_CAN_CanIP__RX15_ID, CYREG_CAN0_RX15_ID
.set Vehicle_CAN_CanIP__RX2_ACR, CYREG_CAN0_RX2_ACR
.set Vehicle_CAN_CanIP__RX2_ACRD, CYREG_CAN0_RX2_ACRD
.set Vehicle_CAN_CanIP__RX2_AMR, CYREG_CAN0_RX2_AMR
.set Vehicle_CAN_CanIP__RX2_AMRD, CYREG_CAN0_RX2_AMRD
.set Vehicle_CAN_CanIP__RX2_CMD, CYREG_CAN0_RX2_CMD
.set Vehicle_CAN_CanIP__RX2_DH, CYREG_CAN0_RX2_DH
.set Vehicle_CAN_CanIP__RX2_DL, CYREG_CAN0_RX2_DL
.set Vehicle_CAN_CanIP__RX2_ID, CYREG_CAN0_RX2_ID
.set Vehicle_CAN_CanIP__RX3_ACR, CYREG_CAN0_RX3_ACR
.set Vehicle_CAN_CanIP__RX3_ACRD, CYREG_CAN0_RX3_ACRD
.set Vehicle_CAN_CanIP__RX3_AMR, CYREG_CAN0_RX3_AMR
.set Vehicle_CAN_CanIP__RX3_AMRD, CYREG_CAN0_RX3_AMRD
.set Vehicle_CAN_CanIP__RX3_CMD, CYREG_CAN0_RX3_CMD
.set Vehicle_CAN_CanIP__RX3_DH, CYREG_CAN0_RX3_DH
.set Vehicle_CAN_CanIP__RX3_DL, CYREG_CAN0_RX3_DL
.set Vehicle_CAN_CanIP__RX3_ID, CYREG_CAN0_RX3_ID
.set Vehicle_CAN_CanIP__RX4_ACR, CYREG_CAN0_RX4_ACR
.set Vehicle_CAN_CanIP__RX4_ACRD, CYREG_CAN0_RX4_ACRD
.set Vehicle_CAN_CanIP__RX4_AMR, CYREG_CAN0_RX4_AMR
.set Vehicle_CAN_CanIP__RX4_AMRD, CYREG_CAN0_RX4_AMRD
.set Vehicle_CAN_CanIP__RX4_CMD, CYREG_CAN0_RX4_CMD
.set Vehicle_CAN_CanIP__RX4_DH, CYREG_CAN0_RX4_DH
.set Vehicle_CAN_CanIP__RX4_DL, CYREG_CAN0_RX4_DL
.set Vehicle_CAN_CanIP__RX4_ID, CYREG_CAN0_RX4_ID
.set Vehicle_CAN_CanIP__RX5_ACR, CYREG_CAN0_RX5_ACR
.set Vehicle_CAN_CanIP__RX5_ACRD, CYREG_CAN0_RX5_ACRD
.set Vehicle_CAN_CanIP__RX5_AMR, CYREG_CAN0_RX5_AMR
.set Vehicle_CAN_CanIP__RX5_AMRD, CYREG_CAN0_RX5_AMRD
.set Vehicle_CAN_CanIP__RX5_CMD, CYREG_CAN0_RX5_CMD
.set Vehicle_CAN_CanIP__RX5_DH, CYREG_CAN0_RX5_DH
.set Vehicle_CAN_CanIP__RX5_DL, CYREG_CAN0_RX5_DL
.set Vehicle_CAN_CanIP__RX5_ID, CYREG_CAN0_RX5_ID
.set Vehicle_CAN_CanIP__RX6_ACR, CYREG_CAN0_RX6_ACR
.set Vehicle_CAN_CanIP__RX6_ACRD, CYREG_CAN0_RX6_ACRD
.set Vehicle_CAN_CanIP__RX6_AMR, CYREG_CAN0_RX6_AMR
.set Vehicle_CAN_CanIP__RX6_AMRD, CYREG_CAN0_RX6_AMRD
.set Vehicle_CAN_CanIP__RX6_CMD, CYREG_CAN0_RX6_CMD
.set Vehicle_CAN_CanIP__RX6_DH, CYREG_CAN0_RX6_DH
.set Vehicle_CAN_CanIP__RX6_DL, CYREG_CAN0_RX6_DL
.set Vehicle_CAN_CanIP__RX6_ID, CYREG_CAN0_RX6_ID
.set Vehicle_CAN_CanIP__RX7_ACR, CYREG_CAN0_RX7_ACR
.set Vehicle_CAN_CanIP__RX7_ACRD, CYREG_CAN0_RX7_ACRD
.set Vehicle_CAN_CanIP__RX7_AMR, CYREG_CAN0_RX7_AMR
.set Vehicle_CAN_CanIP__RX7_AMRD, CYREG_CAN0_RX7_AMRD
.set Vehicle_CAN_CanIP__RX7_CMD, CYREG_CAN0_RX7_CMD
.set Vehicle_CAN_CanIP__RX7_DH, CYREG_CAN0_RX7_DH
.set Vehicle_CAN_CanIP__RX7_DL, CYREG_CAN0_RX7_DL
.set Vehicle_CAN_CanIP__RX7_ID, CYREG_CAN0_RX7_ID
.set Vehicle_CAN_CanIP__RX8_ACR, CYREG_CAN0_RX8_ACR
.set Vehicle_CAN_CanIP__RX8_ACRD, CYREG_CAN0_RX8_ACRD
.set Vehicle_CAN_CanIP__RX8_AMR, CYREG_CAN0_RX8_AMR
.set Vehicle_CAN_CanIP__RX8_AMRD, CYREG_CAN0_RX8_AMRD
.set Vehicle_CAN_CanIP__RX8_CMD, CYREG_CAN0_RX8_CMD
.set Vehicle_CAN_CanIP__RX8_DH, CYREG_CAN0_RX8_DH
.set Vehicle_CAN_CanIP__RX8_DL, CYREG_CAN0_RX8_DL
.set Vehicle_CAN_CanIP__RX8_ID, CYREG_CAN0_RX8_ID
.set Vehicle_CAN_CanIP__RX9_ACR, CYREG_CAN0_RX9_ACR
.set Vehicle_CAN_CanIP__RX9_ACRD, CYREG_CAN0_RX9_ACRD
.set Vehicle_CAN_CanIP__RX9_AMR, CYREG_CAN0_RX9_AMR
.set Vehicle_CAN_CanIP__RX9_AMRD, CYREG_CAN0_RX9_AMRD
.set Vehicle_CAN_CanIP__RX9_CMD, CYREG_CAN0_RX9_CMD
.set Vehicle_CAN_CanIP__RX9_DH, CYREG_CAN0_RX9_DH
.set Vehicle_CAN_CanIP__RX9_DL, CYREG_CAN0_RX9_DL
.set Vehicle_CAN_CanIP__RX9_ID, CYREG_CAN0_RX9_ID
.set Vehicle_CAN_CanIP__TX0_CMD, CYREG_CAN0_TX0_CMD
.set Vehicle_CAN_CanIP__TX0_DH, CYREG_CAN0_TX0_DH
.set Vehicle_CAN_CanIP__TX0_DL, CYREG_CAN0_TX0_DL
.set Vehicle_CAN_CanIP__TX0_ID, CYREG_CAN0_TX0_ID
.set Vehicle_CAN_CanIP__TX1_CMD, CYREG_CAN0_TX1_CMD
.set Vehicle_CAN_CanIP__TX1_DH, CYREG_CAN0_TX1_DH
.set Vehicle_CAN_CanIP__TX1_DL, CYREG_CAN0_TX1_DL
.set Vehicle_CAN_CanIP__TX1_ID, CYREG_CAN0_TX1_ID
.set Vehicle_CAN_CanIP__TX2_CMD, CYREG_CAN0_TX2_CMD
.set Vehicle_CAN_CanIP__TX2_DH, CYREG_CAN0_TX2_DH
.set Vehicle_CAN_CanIP__TX2_DL, CYREG_CAN0_TX2_DL
.set Vehicle_CAN_CanIP__TX2_ID, CYREG_CAN0_TX2_ID
.set Vehicle_CAN_CanIP__TX3_CMD, CYREG_CAN0_TX3_CMD
.set Vehicle_CAN_CanIP__TX3_DH, CYREG_CAN0_TX3_DH
.set Vehicle_CAN_CanIP__TX3_DL, CYREG_CAN0_TX3_DL
.set Vehicle_CAN_CanIP__TX3_ID, CYREG_CAN0_TX3_ID
.set Vehicle_CAN_CanIP__TX4_CMD, CYREG_CAN0_TX4_CMD
.set Vehicle_CAN_CanIP__TX4_DH, CYREG_CAN0_TX4_DH
.set Vehicle_CAN_CanIP__TX4_DL, CYREG_CAN0_TX4_DL
.set Vehicle_CAN_CanIP__TX4_ID, CYREG_CAN0_TX4_ID
.set Vehicle_CAN_CanIP__TX5_CMD, CYREG_CAN0_TX5_CMD
.set Vehicle_CAN_CanIP__TX5_DH, CYREG_CAN0_TX5_DH
.set Vehicle_CAN_CanIP__TX5_DL, CYREG_CAN0_TX5_DL
.set Vehicle_CAN_CanIP__TX5_ID, CYREG_CAN0_TX5_ID
.set Vehicle_CAN_CanIP__TX6_CMD, CYREG_CAN0_TX6_CMD
.set Vehicle_CAN_CanIP__TX6_DH, CYREG_CAN0_TX6_DH
.set Vehicle_CAN_CanIP__TX6_DL, CYREG_CAN0_TX6_DL
.set Vehicle_CAN_CanIP__TX6_ID, CYREG_CAN0_TX6_ID
.set Vehicle_CAN_CanIP__TX7_CMD, CYREG_CAN0_TX7_CMD
.set Vehicle_CAN_CanIP__TX7_DH, CYREG_CAN0_TX7_DH
.set Vehicle_CAN_CanIP__TX7_DL, CYREG_CAN0_TX7_DL
.set Vehicle_CAN_CanIP__TX7_ID, CYREG_CAN0_TX7_ID
.set Vehicle_CAN_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Vehicle_CAN_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Vehicle_CAN_isr__INTC_MASK, 0x10000
.set Vehicle_CAN_isr__INTC_NUMBER, 16
.set Vehicle_CAN_isr__INTC_PRIOR_NUM, 7
.set Vehicle_CAN_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_16
.set Vehicle_CAN_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Vehicle_CAN_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* doTHM_FanEn */
.set doTHM_FanEn__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set doTHM_FanEn__0__MASK, 0x10
.set doTHM_FanEn__0__PC, CYREG_PRT1_PC4
.set doTHM_FanEn__0__PORT, 1
.set doTHM_FanEn__0__SHIFT, 4
.set doTHM_FanEn__AG, CYREG_PRT1_AG
.set doTHM_FanEn__AMUX, CYREG_PRT1_AMUX
.set doTHM_FanEn__BIE, CYREG_PRT1_BIE
.set doTHM_FanEn__BIT_MASK, CYREG_PRT1_BIT_MASK
.set doTHM_FanEn__BYP, CYREG_PRT1_BYP
.set doTHM_FanEn__CTL, CYREG_PRT1_CTL
.set doTHM_FanEn__DM0, CYREG_PRT1_DM0
.set doTHM_FanEn__DM1, CYREG_PRT1_DM1
.set doTHM_FanEn__DM2, CYREG_PRT1_DM2
.set doTHM_FanEn__DR, CYREG_PRT1_DR
.set doTHM_FanEn__INP_DIS, CYREG_PRT1_INP_DIS
.set doTHM_FanEn__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set doTHM_FanEn__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set doTHM_FanEn__LCD_EN, CYREG_PRT1_LCD_EN
.set doTHM_FanEn__MASK, 0x10
.set doTHM_FanEn__PORT, 1
.set doTHM_FanEn__PRT, CYREG_PRT1_PRT
.set doTHM_FanEn__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set doTHM_FanEn__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set doTHM_FanEn__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set doTHM_FanEn__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set doTHM_FanEn__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set doTHM_FanEn__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set doTHM_FanEn__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set doTHM_FanEn__PS, CYREG_PRT1_PS
.set doTHM_FanEn__SHIFT, 4
.set doTHM_FanEn__SLW, CYREG_PRT1_SLW

/* Global_Timer */
.set Global_Timer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Global_Timer_TimerUDB_rstSts_stsreg__0__POS, 0
.set Global_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Global_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set Global_Timer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Global_Timer_TimerUDB_rstSts_stsreg__2__POS, 2
.set Global_Timer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Global_Timer_TimerUDB_rstSts_stsreg__3__POS, 3
.set Global_Timer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Global_Timer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB04_MSK
.set Global_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Global_Timer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB04_ST
.set Global_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set Global_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set Global_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set Global_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set Global_Timer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Global_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set Global_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set Global_Timer_TimerUDB_sT32_timerdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set Global_Timer_TimerUDB_sT32_timerdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set Global_Timer_TimerUDB_sT32_timerdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set Global_Timer_TimerUDB_sT32_timerdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set Global_Timer_TimerUDB_sT32_timerdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set Global_Timer_TimerUDB_sT32_timerdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set Global_Timer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Global_Timer_TimerUDB_sT32_timerdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set Global_Timer_TimerUDB_sT32_timerdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set Global_Timer_TimerUDB_sT32_timerdp_u0__F1_REG, CYREG_B0_UDB04_F1
.set Global_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set Global_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set Global_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set Global_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set Global_Timer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Global_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set Global_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set Global_Timer_TimerUDB_sT32_timerdp_u1__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set Global_Timer_TimerUDB_sT32_timerdp_u1__A0_REG, CYREG_B0_UDB05_A0
.set Global_Timer_TimerUDB_sT32_timerdp_u1__A1_REG, CYREG_B0_UDB05_A1
.set Global_Timer_TimerUDB_sT32_timerdp_u1__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set Global_Timer_TimerUDB_sT32_timerdp_u1__D0_REG, CYREG_B0_UDB05_D0
.set Global_Timer_TimerUDB_sT32_timerdp_u1__D1_REG, CYREG_B0_UDB05_D1
.set Global_Timer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Global_Timer_TimerUDB_sT32_timerdp_u1__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set Global_Timer_TimerUDB_sT32_timerdp_u1__F0_REG, CYREG_B0_UDB05_F0
.set Global_Timer_TimerUDB_sT32_timerdp_u1__F1_REG, CYREG_B0_UDB05_F1
.set Global_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set Global_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set Global_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set Global_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set Global_Timer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Global_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set Global_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set Global_Timer_TimerUDB_sT32_timerdp_u2__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set Global_Timer_TimerUDB_sT32_timerdp_u2__A0_REG, CYREG_B0_UDB06_A0
.set Global_Timer_TimerUDB_sT32_timerdp_u2__A1_REG, CYREG_B0_UDB06_A1
.set Global_Timer_TimerUDB_sT32_timerdp_u2__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set Global_Timer_TimerUDB_sT32_timerdp_u2__D0_REG, CYREG_B0_UDB06_D0
.set Global_Timer_TimerUDB_sT32_timerdp_u2__D1_REG, CYREG_B0_UDB06_D1
.set Global_Timer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Global_Timer_TimerUDB_sT32_timerdp_u2__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set Global_Timer_TimerUDB_sT32_timerdp_u2__F0_REG, CYREG_B0_UDB06_F0
.set Global_Timer_TimerUDB_sT32_timerdp_u2__F1_REG, CYREG_B0_UDB06_F1
.set Global_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set Global_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set Global_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set Global_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set Global_Timer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Global_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set Global_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set Global_Timer_TimerUDB_sT32_timerdp_u3__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set Global_Timer_TimerUDB_sT32_timerdp_u3__A0_REG, CYREG_B0_UDB07_A0
.set Global_Timer_TimerUDB_sT32_timerdp_u3__A1_REG, CYREG_B0_UDB07_A1
.set Global_Timer_TimerUDB_sT32_timerdp_u3__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set Global_Timer_TimerUDB_sT32_timerdp_u3__D0_REG, CYREG_B0_UDB07_D0
.set Global_Timer_TimerUDB_sT32_timerdp_u3__D1_REG, CYREG_B0_UDB07_D1
.set Global_Timer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Global_Timer_TimerUDB_sT32_timerdp_u3__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set Global_Timer_TimerUDB_sT32_timerdp_u3__F0_REG, CYREG_B0_UDB07_F0
.set Global_Timer_TimerUDB_sT32_timerdp_u3__F1_REG, CYREG_B0_UDB07_F1

/* doTHM_PumpEn */
.set doTHM_PumpEn__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set doTHM_PumpEn__0__MASK, 0x80
.set doTHM_PumpEn__0__PC, CYREG_PRT0_PC7
.set doTHM_PumpEn__0__PORT, 0
.set doTHM_PumpEn__0__SHIFT, 7
.set doTHM_PumpEn__AG, CYREG_PRT0_AG
.set doTHM_PumpEn__AMUX, CYREG_PRT0_AMUX
.set doTHM_PumpEn__BIE, CYREG_PRT0_BIE
.set doTHM_PumpEn__BIT_MASK, CYREG_PRT0_BIT_MASK
.set doTHM_PumpEn__BYP, CYREG_PRT0_BYP
.set doTHM_PumpEn__CTL, CYREG_PRT0_CTL
.set doTHM_PumpEn__DM0, CYREG_PRT0_DM0
.set doTHM_PumpEn__DM1, CYREG_PRT0_DM1
.set doTHM_PumpEn__DM2, CYREG_PRT0_DM2
.set doTHM_PumpEn__DR, CYREG_PRT0_DR
.set doTHM_PumpEn__INP_DIS, CYREG_PRT0_INP_DIS
.set doTHM_PumpEn__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set doTHM_PumpEn__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set doTHM_PumpEn__LCD_EN, CYREG_PRT0_LCD_EN
.set doTHM_PumpEn__MASK, 0x80
.set doTHM_PumpEn__PORT, 0
.set doTHM_PumpEn__PRT, CYREG_PRT0_PRT
.set doTHM_PumpEn__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set doTHM_PumpEn__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set doTHM_PumpEn__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set doTHM_PumpEn__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set doTHM_PumpEn__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set doTHM_PumpEn__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set doTHM_PumpEn__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set doTHM_PumpEn__PS, CYREG_PRT0_PS
.set doTHM_PumpEn__SHIFT, 7
.set doTHM_PumpEn__SLW, CYREG_PRT0_SLW

/* aiECU_PyroRear */
.set aiECU_PyroRear__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set aiECU_PyroRear__0__MASK, 0x20
.set aiECU_PyroRear__0__PC, CYREG_PRT1_PC5
.set aiECU_PyroRear__0__PORT, 1
.set aiECU_PyroRear__0__SHIFT, 5
.set aiECU_PyroRear__AG, CYREG_PRT1_AG
.set aiECU_PyroRear__AMUX, CYREG_PRT1_AMUX
.set aiECU_PyroRear__BIE, CYREG_PRT1_BIE
.set aiECU_PyroRear__BIT_MASK, CYREG_PRT1_BIT_MASK
.set aiECU_PyroRear__BYP, CYREG_PRT1_BYP
.set aiECU_PyroRear__CTL, CYREG_PRT1_CTL
.set aiECU_PyroRear__DM0, CYREG_PRT1_DM0
.set aiECU_PyroRear__DM1, CYREG_PRT1_DM1
.set aiECU_PyroRear__DM2, CYREG_PRT1_DM2
.set aiECU_PyroRear__DR, CYREG_PRT1_DR
.set aiECU_PyroRear__INP_DIS, CYREG_PRT1_INP_DIS
.set aiECU_PyroRear__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set aiECU_PyroRear__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set aiECU_PyroRear__LCD_EN, CYREG_PRT1_LCD_EN
.set aiECU_PyroRear__MASK, 0x20
.set aiECU_PyroRear__PORT, 1
.set aiECU_PyroRear__PRT, CYREG_PRT1_PRT
.set aiECU_PyroRear__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set aiECU_PyroRear__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set aiECU_PyroRear__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set aiECU_PyroRear__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set aiECU_PyroRear__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set aiECU_PyroRear__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set aiECU_PyroRear__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set aiECU_PyroRear__PS, CYREG_PRT1_PS
.set aiECU_PyroRear__SHIFT, 5
.set aiECU_PyroRear__SLW, CYREG_PRT1_SLW

/* aiECU_PyroFront */
.set aiECU_PyroFront__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set aiECU_PyroFront__0__MASK, 0x20
.set aiECU_PyroFront__0__PC, CYREG_IO_PC_PRT15_PC5
.set aiECU_PyroFront__0__PORT, 15
.set aiECU_PyroFront__0__SHIFT, 5
.set aiECU_PyroFront__AG, CYREG_PRT15_AG
.set aiECU_PyroFront__AMUX, CYREG_PRT15_AMUX
.set aiECU_PyroFront__BIE, CYREG_PRT15_BIE
.set aiECU_PyroFront__BIT_MASK, CYREG_PRT15_BIT_MASK
.set aiECU_PyroFront__BYP, CYREG_PRT15_BYP
.set aiECU_PyroFront__CTL, CYREG_PRT15_CTL
.set aiECU_PyroFront__DM0, CYREG_PRT15_DM0
.set aiECU_PyroFront__DM1, CYREG_PRT15_DM1
.set aiECU_PyroFront__DM2, CYREG_PRT15_DM2
.set aiECU_PyroFront__DR, CYREG_PRT15_DR
.set aiECU_PyroFront__INP_DIS, CYREG_PRT15_INP_DIS
.set aiECU_PyroFront__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set aiECU_PyroFront__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set aiECU_PyroFront__LCD_EN, CYREG_PRT15_LCD_EN
.set aiECU_PyroFront__MASK, 0x20
.set aiECU_PyroFront__PORT, 15
.set aiECU_PyroFront__PRT, CYREG_PRT15_PRT
.set aiECU_PyroFront__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set aiECU_PyroFront__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set aiECU_PyroFront__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set aiECU_PyroFront__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set aiECU_PyroFront__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set aiECU_PyroFront__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set aiECU_PyroFront__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set aiECU_PyroFront__PS, CYREG_PRT15_PS
.set aiECU_PyroFront__SHIFT, 5
.set aiECU_PyroFront__SLW, CYREG_PRT15_SLW

/* aiBMS_PackVoltage */
.set aiBMS_PackVoltage__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set aiBMS_PackVoltage__0__MASK, 0x40
.set aiBMS_PackVoltage__0__PC, CYREG_PRT0_PC6
.set aiBMS_PackVoltage__0__PORT, 0
.set aiBMS_PackVoltage__0__SHIFT, 6
.set aiBMS_PackVoltage__AG, CYREG_PRT0_AG
.set aiBMS_PackVoltage__AMUX, CYREG_PRT0_AMUX
.set aiBMS_PackVoltage__BIE, CYREG_PRT0_BIE
.set aiBMS_PackVoltage__BIT_MASK, CYREG_PRT0_BIT_MASK
.set aiBMS_PackVoltage__BYP, CYREG_PRT0_BYP
.set aiBMS_PackVoltage__CTL, CYREG_PRT0_CTL
.set aiBMS_PackVoltage__DM0, CYREG_PRT0_DM0
.set aiBMS_PackVoltage__DM1, CYREG_PRT0_DM1
.set aiBMS_PackVoltage__DM2, CYREG_PRT0_DM2
.set aiBMS_PackVoltage__DR, CYREG_PRT0_DR
.set aiBMS_PackVoltage__INP_DIS, CYREG_PRT0_INP_DIS
.set aiBMS_PackVoltage__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set aiBMS_PackVoltage__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set aiBMS_PackVoltage__LCD_EN, CYREG_PRT0_LCD_EN
.set aiBMS_PackVoltage__MASK, 0x40
.set aiBMS_PackVoltage__PORT, 0
.set aiBMS_PackVoltage__PRT, CYREG_PRT0_PRT
.set aiBMS_PackVoltage__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set aiBMS_PackVoltage__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set aiBMS_PackVoltage__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set aiBMS_PackVoltage__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set aiBMS_PackVoltage__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set aiBMS_PackVoltage__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set aiBMS_PackVoltage__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set aiBMS_PackVoltage__PS, CYREG_PRT0_PS
.set aiBMS_PackVoltage__SHIFT, 6
.set aiBMS_PackVoltage__SLW, CYREG_PRT0_SLW

/* aiBMS_VoltageSense */
.set aiBMS_VoltageSense__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set aiBMS_VoltageSense__0__MASK, 0x40
.set aiBMS_VoltageSense__0__PC, CYREG_PRT2_PC6
.set aiBMS_VoltageSense__0__PORT, 2
.set aiBMS_VoltageSense__0__SHIFT, 6
.set aiBMS_VoltageSense__AG, CYREG_PRT2_AG
.set aiBMS_VoltageSense__AMUX, CYREG_PRT2_AMUX
.set aiBMS_VoltageSense__BIE, CYREG_PRT2_BIE
.set aiBMS_VoltageSense__BIT_MASK, CYREG_PRT2_BIT_MASK
.set aiBMS_VoltageSense__BYP, CYREG_PRT2_BYP
.set aiBMS_VoltageSense__CTL, CYREG_PRT2_CTL
.set aiBMS_VoltageSense__DM0, CYREG_PRT2_DM0
.set aiBMS_VoltageSense__DM1, CYREG_PRT2_DM1
.set aiBMS_VoltageSense__DM2, CYREG_PRT2_DM2
.set aiBMS_VoltageSense__DR, CYREG_PRT2_DR
.set aiBMS_VoltageSense__INP_DIS, CYREG_PRT2_INP_DIS
.set aiBMS_VoltageSense__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set aiBMS_VoltageSense__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set aiBMS_VoltageSense__LCD_EN, CYREG_PRT2_LCD_EN
.set aiBMS_VoltageSense__MASK, 0x40
.set aiBMS_VoltageSense__PORT, 2
.set aiBMS_VoltageSense__PRT, CYREG_PRT2_PRT
.set aiBMS_VoltageSense__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set aiBMS_VoltageSense__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set aiBMS_VoltageSense__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set aiBMS_VoltageSense__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set aiBMS_VoltageSense__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set aiBMS_VoltageSense__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set aiBMS_VoltageSense__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set aiBMS_VoltageSense__PS, CYREG_PRT2_PS
.set aiBMS_VoltageSense__SHIFT, 6
.set aiBMS_VoltageSense__SLW, CYREG_PRT2_SLW

/* aiTHM_CoolantInlet */
.set aiTHM_CoolantInlet__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set aiTHM_CoolantInlet__0__MASK, 0x01
.set aiTHM_CoolantInlet__0__PC, CYREG_IO_PC_PRT15_PC0
.set aiTHM_CoolantInlet__0__PORT, 15
.set aiTHM_CoolantInlet__0__SHIFT, 0
.set aiTHM_CoolantInlet__AG, CYREG_PRT15_AG
.set aiTHM_CoolantInlet__AMUX, CYREG_PRT15_AMUX
.set aiTHM_CoolantInlet__BIE, CYREG_PRT15_BIE
.set aiTHM_CoolantInlet__BIT_MASK, CYREG_PRT15_BIT_MASK
.set aiTHM_CoolantInlet__BYP, CYREG_PRT15_BYP
.set aiTHM_CoolantInlet__CTL, CYREG_PRT15_CTL
.set aiTHM_CoolantInlet__DM0, CYREG_PRT15_DM0
.set aiTHM_CoolantInlet__DM1, CYREG_PRT15_DM1
.set aiTHM_CoolantInlet__DM2, CYREG_PRT15_DM2
.set aiTHM_CoolantInlet__DR, CYREG_PRT15_DR
.set aiTHM_CoolantInlet__INP_DIS, CYREG_PRT15_INP_DIS
.set aiTHM_CoolantInlet__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set aiTHM_CoolantInlet__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set aiTHM_CoolantInlet__LCD_EN, CYREG_PRT15_LCD_EN
.set aiTHM_CoolantInlet__MASK, 0x01
.set aiTHM_CoolantInlet__PORT, 15
.set aiTHM_CoolantInlet__PRT, CYREG_PRT15_PRT
.set aiTHM_CoolantInlet__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set aiTHM_CoolantInlet__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set aiTHM_CoolantInlet__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set aiTHM_CoolantInlet__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set aiTHM_CoolantInlet__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set aiTHM_CoolantInlet__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set aiTHM_CoolantInlet__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set aiTHM_CoolantInlet__PS, CYREG_PRT15_PS
.set aiTHM_CoolantInlet__SHIFT, 0
.set aiTHM_CoolantInlet__SLW, CYREG_PRT15_SLW

/* diBMS_RelayNegFdbk */
.set diBMS_RelayNegFdbk__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set diBMS_RelayNegFdbk__0__MASK, 0x08
.set diBMS_RelayNegFdbk__0__PC, CYREG_PRT0_PC3
.set diBMS_RelayNegFdbk__0__PORT, 0
.set diBMS_RelayNegFdbk__0__SHIFT, 3
.set diBMS_RelayNegFdbk__AG, CYREG_PRT0_AG
.set diBMS_RelayNegFdbk__AMUX, CYREG_PRT0_AMUX
.set diBMS_RelayNegFdbk__BIE, CYREG_PRT0_BIE
.set diBMS_RelayNegFdbk__BIT_MASK, CYREG_PRT0_BIT_MASK
.set diBMS_RelayNegFdbk__BYP, CYREG_PRT0_BYP
.set diBMS_RelayNegFdbk__CTL, CYREG_PRT0_CTL
.set diBMS_RelayNegFdbk__DM0, CYREG_PRT0_DM0
.set diBMS_RelayNegFdbk__DM1, CYREG_PRT0_DM1
.set diBMS_RelayNegFdbk__DM2, CYREG_PRT0_DM2
.set diBMS_RelayNegFdbk__DR, CYREG_PRT0_DR
.set diBMS_RelayNegFdbk__INP_DIS, CYREG_PRT0_INP_DIS
.set diBMS_RelayNegFdbk__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set diBMS_RelayNegFdbk__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set diBMS_RelayNegFdbk__LCD_EN, CYREG_PRT0_LCD_EN
.set diBMS_RelayNegFdbk__MASK, 0x08
.set diBMS_RelayNegFdbk__PORT, 0
.set diBMS_RelayNegFdbk__PRT, CYREG_PRT0_PRT
.set diBMS_RelayNegFdbk__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set diBMS_RelayNegFdbk__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set diBMS_RelayNegFdbk__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set diBMS_RelayNegFdbk__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set diBMS_RelayNegFdbk__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set diBMS_RelayNegFdbk__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set diBMS_RelayNegFdbk__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set diBMS_RelayNegFdbk__PS, CYREG_PRT0_PS
.set diBMS_RelayNegFdbk__SHIFT, 3
.set diBMS_RelayNegFdbk__SLW, CYREG_PRT0_SLW

/* diBMS_RelayPosFdbk */
.set diBMS_RelayPosFdbk__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set diBMS_RelayPosFdbk__0__MASK, 0x10
.set diBMS_RelayPosFdbk__0__PC, CYREG_PRT0_PC4
.set diBMS_RelayPosFdbk__0__PORT, 0
.set diBMS_RelayPosFdbk__0__SHIFT, 4
.set diBMS_RelayPosFdbk__AG, CYREG_PRT0_AG
.set diBMS_RelayPosFdbk__AMUX, CYREG_PRT0_AMUX
.set diBMS_RelayPosFdbk__BIE, CYREG_PRT0_BIE
.set diBMS_RelayPosFdbk__BIT_MASK, CYREG_PRT0_BIT_MASK
.set diBMS_RelayPosFdbk__BYP, CYREG_PRT0_BYP
.set diBMS_RelayPosFdbk__CTL, CYREG_PRT0_CTL
.set diBMS_RelayPosFdbk__DM0, CYREG_PRT0_DM0
.set diBMS_RelayPosFdbk__DM1, CYREG_PRT0_DM1
.set diBMS_RelayPosFdbk__DM2, CYREG_PRT0_DM2
.set diBMS_RelayPosFdbk__DR, CYREG_PRT0_DR
.set diBMS_RelayPosFdbk__INP_DIS, CYREG_PRT0_INP_DIS
.set diBMS_RelayPosFdbk__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set diBMS_RelayPosFdbk__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set diBMS_RelayPosFdbk__LCD_EN, CYREG_PRT0_LCD_EN
.set diBMS_RelayPosFdbk__MASK, 0x10
.set diBMS_RelayPosFdbk__PORT, 0
.set diBMS_RelayPosFdbk__PRT, CYREG_PRT0_PRT
.set diBMS_RelayPosFdbk__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set diBMS_RelayPosFdbk__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set diBMS_RelayPosFdbk__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set diBMS_RelayPosFdbk__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set diBMS_RelayPosFdbk__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set diBMS_RelayPosFdbk__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set diBMS_RelayPosFdbk__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set diBMS_RelayPosFdbk__PS, CYREG_PRT0_PS
.set diBMS_RelayPosFdbk__SHIFT, 4
.set diBMS_RelayPosFdbk__SLW, CYREG_PRT0_SLW

/* aiBMS_OutputVoltage */
.set aiBMS_OutputVoltage__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set aiBMS_OutputVoltage__0__MASK, 0x80
.set aiBMS_OutputVoltage__0__PC, CYREG_PRT2_PC7
.set aiBMS_OutputVoltage__0__PORT, 2
.set aiBMS_OutputVoltage__0__SHIFT, 7
.set aiBMS_OutputVoltage__AG, CYREG_PRT2_AG
.set aiBMS_OutputVoltage__AMUX, CYREG_PRT2_AMUX
.set aiBMS_OutputVoltage__BIE, CYREG_PRT2_BIE
.set aiBMS_OutputVoltage__BIT_MASK, CYREG_PRT2_BIT_MASK
.set aiBMS_OutputVoltage__BYP, CYREG_PRT2_BYP
.set aiBMS_OutputVoltage__CTL, CYREG_PRT2_CTL
.set aiBMS_OutputVoltage__DM0, CYREG_PRT2_DM0
.set aiBMS_OutputVoltage__DM1, CYREG_PRT2_DM1
.set aiBMS_OutputVoltage__DM2, CYREG_PRT2_DM2
.set aiBMS_OutputVoltage__DR, CYREG_PRT2_DR
.set aiBMS_OutputVoltage__INP_DIS, CYREG_PRT2_INP_DIS
.set aiBMS_OutputVoltage__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set aiBMS_OutputVoltage__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set aiBMS_OutputVoltage__LCD_EN, CYREG_PRT2_LCD_EN
.set aiBMS_OutputVoltage__MASK, 0x80
.set aiBMS_OutputVoltage__PORT, 2
.set aiBMS_OutputVoltage__PRT, CYREG_PRT2_PRT
.set aiBMS_OutputVoltage__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set aiBMS_OutputVoltage__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set aiBMS_OutputVoltage__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set aiBMS_OutputVoltage__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set aiBMS_OutputVoltage__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set aiBMS_OutputVoltage__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set aiBMS_OutputVoltage__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set aiBMS_OutputVoltage__PS, CYREG_PRT2_PS
.set aiBMS_OutputVoltage__SHIFT, 7
.set aiBMS_OutputVoltage__SLW, CYREG_PRT2_SLW

/* aiTHM_CoolantOutlet */
.set aiTHM_CoolantOutlet__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set aiTHM_CoolantOutlet__0__MASK, 0x04
.set aiTHM_CoolantOutlet__0__PC, CYREG_PRT1_PC2
.set aiTHM_CoolantOutlet__0__PORT, 1
.set aiTHM_CoolantOutlet__0__SHIFT, 2
.set aiTHM_CoolantOutlet__AG, CYREG_PRT1_AG
.set aiTHM_CoolantOutlet__AMUX, CYREG_PRT1_AMUX
.set aiTHM_CoolantOutlet__BIE, CYREG_PRT1_BIE
.set aiTHM_CoolantOutlet__BIT_MASK, CYREG_PRT1_BIT_MASK
.set aiTHM_CoolantOutlet__BYP, CYREG_PRT1_BYP
.set aiTHM_CoolantOutlet__CTL, CYREG_PRT1_CTL
.set aiTHM_CoolantOutlet__DM0, CYREG_PRT1_DM0
.set aiTHM_CoolantOutlet__DM1, CYREG_PRT1_DM1
.set aiTHM_CoolantOutlet__DM2, CYREG_PRT1_DM2
.set aiTHM_CoolantOutlet__DR, CYREG_PRT1_DR
.set aiTHM_CoolantOutlet__INP_DIS, CYREG_PRT1_INP_DIS
.set aiTHM_CoolantOutlet__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set aiTHM_CoolantOutlet__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set aiTHM_CoolantOutlet__LCD_EN, CYREG_PRT1_LCD_EN
.set aiTHM_CoolantOutlet__MASK, 0x04
.set aiTHM_CoolantOutlet__PORT, 1
.set aiTHM_CoolantOutlet__PRT, CYREG_PRT1_PRT
.set aiTHM_CoolantOutlet__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set aiTHM_CoolantOutlet__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set aiTHM_CoolantOutlet__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set aiTHM_CoolantOutlet__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set aiTHM_CoolantOutlet__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set aiTHM_CoolantOutlet__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set aiTHM_CoolantOutlet__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set aiTHM_CoolantOutlet__PS, CYREG_PRT1_PS
.set aiTHM_CoolantOutlet__SHIFT, 2
.set aiTHM_CoolantOutlet__SLW, CYREG_PRT1_SLW

/* doBMS_RelayNegDrive */
.set doBMS_RelayNegDrive__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set doBMS_RelayNegDrive__0__MASK, 0x80
.set doBMS_RelayNegDrive__0__PC, CYREG_PRT1_PC7
.set doBMS_RelayNegDrive__0__PORT, 1
.set doBMS_RelayNegDrive__0__SHIFT, 7
.set doBMS_RelayNegDrive__AG, CYREG_PRT1_AG
.set doBMS_RelayNegDrive__AMUX, CYREG_PRT1_AMUX
.set doBMS_RelayNegDrive__BIE, CYREG_PRT1_BIE
.set doBMS_RelayNegDrive__BIT_MASK, CYREG_PRT1_BIT_MASK
.set doBMS_RelayNegDrive__BYP, CYREG_PRT1_BYP
.set doBMS_RelayNegDrive__CTL, CYREG_PRT1_CTL
.set doBMS_RelayNegDrive__DM0, CYREG_PRT1_DM0
.set doBMS_RelayNegDrive__DM1, CYREG_PRT1_DM1
.set doBMS_RelayNegDrive__DM2, CYREG_PRT1_DM2
.set doBMS_RelayNegDrive__DR, CYREG_PRT1_DR
.set doBMS_RelayNegDrive__INP_DIS, CYREG_PRT1_INP_DIS
.set doBMS_RelayNegDrive__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set doBMS_RelayNegDrive__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set doBMS_RelayNegDrive__LCD_EN, CYREG_PRT1_LCD_EN
.set doBMS_RelayNegDrive__MASK, 0x80
.set doBMS_RelayNegDrive__PORT, 1
.set doBMS_RelayNegDrive__PRT, CYREG_PRT1_PRT
.set doBMS_RelayNegDrive__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set doBMS_RelayNegDrive__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set doBMS_RelayNegDrive__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set doBMS_RelayNegDrive__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set doBMS_RelayNegDrive__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set doBMS_RelayNegDrive__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set doBMS_RelayNegDrive__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set doBMS_RelayNegDrive__PS, CYREG_PRT1_PS
.set doBMS_RelayNegDrive__SHIFT, 7
.set doBMS_RelayNegDrive__SLW, CYREG_PRT1_SLW

/* doBMS_RelayPosDrive */
.set doBMS_RelayPosDrive__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set doBMS_RelayPosDrive__0__MASK, 0x40
.set doBMS_RelayPosDrive__0__PC, CYREG_PRT1_PC6
.set doBMS_RelayPosDrive__0__PORT, 1
.set doBMS_RelayPosDrive__0__SHIFT, 6
.set doBMS_RelayPosDrive__AG, CYREG_PRT1_AG
.set doBMS_RelayPosDrive__AMUX, CYREG_PRT1_AMUX
.set doBMS_RelayPosDrive__BIE, CYREG_PRT1_BIE
.set doBMS_RelayPosDrive__BIT_MASK, CYREG_PRT1_BIT_MASK
.set doBMS_RelayPosDrive__BYP, CYREG_PRT1_BYP
.set doBMS_RelayPosDrive__CTL, CYREG_PRT1_CTL
.set doBMS_RelayPosDrive__DM0, CYREG_PRT1_DM0
.set doBMS_RelayPosDrive__DM1, CYREG_PRT1_DM1
.set doBMS_RelayPosDrive__DM2, CYREG_PRT1_DM2
.set doBMS_RelayPosDrive__DR, CYREG_PRT1_DR
.set doBMS_RelayPosDrive__INP_DIS, CYREG_PRT1_INP_DIS
.set doBMS_RelayPosDrive__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set doBMS_RelayPosDrive__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set doBMS_RelayPosDrive__LCD_EN, CYREG_PRT1_LCD_EN
.set doBMS_RelayPosDrive__MASK, 0x40
.set doBMS_RelayPosDrive__PORT, 1
.set doBMS_RelayPosDrive__PRT, CYREG_PRT1_PRT
.set doBMS_RelayPosDrive__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set doBMS_RelayPosDrive__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set doBMS_RelayPosDrive__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set doBMS_RelayPosDrive__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set doBMS_RelayPosDrive__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set doBMS_RelayPosDrive__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set doBMS_RelayPosDrive__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set doBMS_RelayPosDrive__PS, CYREG_PRT1_PS
.set doBMS_RelayPosDrive__SHIFT, 6
.set doBMS_RelayPosDrive__SLW, CYREG_PRT1_SLW

/* doBMS_RelayPreCharge */
.set doBMS_RelayPreCharge__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set doBMS_RelayPreCharge__0__MASK, 0x02
.set doBMS_RelayPreCharge__0__PC, CYREG_PRT0_PC1
.set doBMS_RelayPreCharge__0__PORT, 0
.set doBMS_RelayPreCharge__0__SHIFT, 1
.set doBMS_RelayPreCharge__AG, CYREG_PRT0_AG
.set doBMS_RelayPreCharge__AMUX, CYREG_PRT0_AMUX
.set doBMS_RelayPreCharge__BIE, CYREG_PRT0_BIE
.set doBMS_RelayPreCharge__BIT_MASK, CYREG_PRT0_BIT_MASK
.set doBMS_RelayPreCharge__BYP, CYREG_PRT0_BYP
.set doBMS_RelayPreCharge__CTL, CYREG_PRT0_CTL
.set doBMS_RelayPreCharge__DM0, CYREG_PRT0_DM0
.set doBMS_RelayPreCharge__DM1, CYREG_PRT0_DM1
.set doBMS_RelayPreCharge__DM2, CYREG_PRT0_DM2
.set doBMS_RelayPreCharge__DR, CYREG_PRT0_DR
.set doBMS_RelayPreCharge__INP_DIS, CYREG_PRT0_INP_DIS
.set doBMS_RelayPreCharge__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set doBMS_RelayPreCharge__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set doBMS_RelayPreCharge__LCD_EN, CYREG_PRT0_LCD_EN
.set doBMS_RelayPreCharge__MASK, 0x02
.set doBMS_RelayPreCharge__PORT, 0
.set doBMS_RelayPreCharge__PRT, CYREG_PRT0_PRT
.set doBMS_RelayPreCharge__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set doBMS_RelayPreCharge__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set doBMS_RelayPreCharge__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set doBMS_RelayPreCharge__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set doBMS_RelayPreCharge__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set doBMS_RelayPreCharge__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set doBMS_RelayPreCharge__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set doBMS_RelayPreCharge__PS, CYREG_PRT0_PS
.set doBMS_RelayPreCharge__SHIFT, 1
.set doBMS_RelayPreCharge__SLW, CYREG_PRT0_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000001
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
