 
set ::env(PROJECT_NAME) eh2_lsu
set ::env(DESIGN_TOP) eh2_lsu
set ::env(DESIGN_DIR) RTL_Benchmark/SVerilog/Chipalliance/Cores-SweRV-EH2/design/lsu
set ::env(TOP_VERILOG) RTL_Benchmark/SVerilog/Chipalliance/Cores-SweRV-EH2/design/lsu/eh2_lsu.sv
set ::env(CLOCK_COUNT) 5
set ::env(DOMAIN) digital_design

