<stg><name>receiver_Pipeline_VITIS_LOOP_211_17</name>


<trans_list>

<trans id="71" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.body617.0.split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body617.0.split:0 %i_8 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body617.0.split:3 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_8, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="5">
<![CDATA[
for.body617.0.split:4 %zext_ln211 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln211"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body617.0.split:5 %arr_5_I_addr = getelementptr i28 %arr_5_I, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="arr_5_I_addr"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="28" op_0_bw="5">
<![CDATA[
for.body617.0.split:6 %arr_5_I_load = load i5 %arr_5_I_addr

]]></Node>
<StgValue><ssdm name="arr_5_I_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body617.0.split:8 %arr_5_I_1_addr = getelementptr i28 %arr_5_I_1, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="arr_5_I_1_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="28" op_0_bw="5">
<![CDATA[
for.body617.0.split:9 %arr_5_I_1_load = load i5 %arr_5_I_1_addr

]]></Node>
<StgValue><ssdm name="arr_5_I_1_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body617.0.split:14 %arr_5_Q_addr = getelementptr i28 %arr_5_Q, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="arr_5_Q_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body617.0.split:15 %arr_5_Q_1_addr = getelementptr i28 %arr_5_Q_1, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="arr_5_Q_1_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="28" op_0_bw="5">
<![CDATA[
for.body617.0.split:16 %arr_5_Q_load = load i5 %arr_5_Q_addr

]]></Node>
<StgValue><ssdm name="arr_5_Q_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="28" op_0_bw="5">
<![CDATA[
for.body617.0.split:18 %arr_5_Q_1_load = load i5 %arr_5_Q_1_addr

]]></Node>
<StgValue><ssdm name="arr_5_Q_1_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body617.0.split:23 %or_ln211 = or i7 %i_8, i7 2

]]></Node>
<StgValue><ssdm name="or_ln211"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body617.0.split:24 %icmp_ln211 = icmp_ult  i7 %or_ln211, i7 70

]]></Node>
<StgValue><ssdm name="icmp_ln211"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body617.0.split:26 %br_ln211 = br i1 %icmp_ln211, void %for.end638.exitStub, void %for.body617.1

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body617.1:0 %arr_5_I_2_addr = getelementptr i28 %arr_5_I_2, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="arr_5_I_2_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="28" op_0_bw="5">
<![CDATA[
for.body617.1:1 %arr_5_I_2_load = load i5 %arr_5_I_2_addr

]]></Node>
<StgValue><ssdm name="arr_5_I_2_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body617.1:3 %arr_5_I_3_addr = getelementptr i28 %arr_5_I_3, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="arr_5_I_3_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="28" op_0_bw="5">
<![CDATA[
for.body617.1:4 %arr_5_I_3_load = load i5 %arr_5_I_3_addr

]]></Node>
<StgValue><ssdm name="arr_5_I_3_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body617.1:9 %arr_5_Q_2_addr = getelementptr i28 %arr_5_Q_2, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="arr_5_Q_2_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body617.1:10 %arr_5_Q_3_addr = getelementptr i28 %arr_5_Q_3, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="arr_5_Q_3_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="28" op_0_bw="5">
<![CDATA[
for.body617.1:11 %arr_5_Q_2_load = load i5 %arr_5_Q_2_addr

]]></Node>
<StgValue><ssdm name="arr_5_Q_2_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="28" op_0_bw="5">
<![CDATA[
for.body617.1:13 %arr_5_Q_3_load = load i5 %arr_5_Q_3_addr

]]></Node>
<StgValue><ssdm name="arr_5_Q_3_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body617.1:18 %add_ln211 = add i7 %i_8, i7 4

]]></Node>
<StgValue><ssdm name="add_ln211"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body617.1:19 %store_ln211 = store i7 %add_ln211, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body617.0.split:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body617.0.split:2 %specloopname_ln211 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln211"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="28" op_0_bw="5">
<![CDATA[
for.body617.0.split:6 %arr_5_I_load = load i5 %arr_5_I_addr

]]></Node>
<StgValue><ssdm name="arr_5_I_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="29" op_0_bw="28">
<![CDATA[
for.body617.0.split:7 %sext_ln213 = sext i28 %arr_5_I_load

]]></Node>
<StgValue><ssdm name="sext_ln213"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="28" op_0_bw="5">
<![CDATA[
for.body617.0.split:9 %arr_5_I_1_load = load i5 %arr_5_I_1_addr

]]></Node>
<StgValue><ssdm name="arr_5_I_1_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="29" op_0_bw="28">
<![CDATA[
for.body617.0.split:10 %sext_ln213_1 = sext i28 %arr_5_I_1_load

]]></Node>
<StgValue><ssdm name="sext_ln213_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.body617.0.split:11 %add_ln213 = add i29 %sext_ln213_1, i29 %sext_ln213

]]></Node>
<StgValue><ssdm name="add_ln213"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="29" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body617.0.split:12 %arr_6_I_addr = getelementptr i29 %arr_6_I, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="arr_6_I_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="29" op_1_bw="5">
<![CDATA[
for.body617.0.split:13 %store_ln213 = store i29 %add_ln213, i5 %arr_6_I_addr

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="28" op_0_bw="5">
<![CDATA[
for.body617.0.split:16 %arr_5_Q_load = load i5 %arr_5_Q_addr

]]></Node>
<StgValue><ssdm name="arr_5_Q_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="29" op_0_bw="28">
<![CDATA[
for.body617.0.split:17 %sext_ln214 = sext i28 %arr_5_Q_load

]]></Node>
<StgValue><ssdm name="sext_ln214"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="28" op_0_bw="5">
<![CDATA[
for.body617.0.split:18 %arr_5_Q_1_load = load i5 %arr_5_Q_1_addr

]]></Node>
<StgValue><ssdm name="arr_5_Q_1_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="29" op_0_bw="28">
<![CDATA[
for.body617.0.split:19 %sext_ln214_1 = sext i28 %arr_5_Q_1_load

]]></Node>
<StgValue><ssdm name="sext_ln214_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.body617.0.split:20 %add_ln214 = add i29 %sext_ln214_1, i29 %sext_ln214

]]></Node>
<StgValue><ssdm name="add_ln214"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="29" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body617.0.split:21 %arr_6_Q_addr = getelementptr i29 %arr_6_Q, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="arr_6_Q_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="29" op_1_bw="5">
<![CDATA[
for.body617.0.split:22 %store_ln214 = store i29 %add_ln214, i5 %arr_6_Q_addr

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body617.0.split:25 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="28" op_0_bw="5">
<![CDATA[
for.body617.1:1 %arr_5_I_2_load = load i5 %arr_5_I_2_addr

]]></Node>
<StgValue><ssdm name="arr_5_I_2_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="29" op_0_bw="28">
<![CDATA[
for.body617.1:2 %sext_ln213_2 = sext i28 %arr_5_I_2_load

]]></Node>
<StgValue><ssdm name="sext_ln213_2"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="28" op_0_bw="5">
<![CDATA[
for.body617.1:4 %arr_5_I_3_load = load i5 %arr_5_I_3_addr

]]></Node>
<StgValue><ssdm name="arr_5_I_3_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="29" op_0_bw="28">
<![CDATA[
for.body617.1:5 %sext_ln213_3 = sext i28 %arr_5_I_3_load

]]></Node>
<StgValue><ssdm name="sext_ln213_3"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.body617.1:6 %add_ln213_1 = add i29 %sext_ln213_3, i29 %sext_ln213_2

]]></Node>
<StgValue><ssdm name="add_ln213_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="29" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body617.1:7 %arr_6_I_1_addr = getelementptr i29 %arr_6_I_1, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="arr_6_I_1_addr"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="29" op_1_bw="5">
<![CDATA[
for.body617.1:8 %store_ln213 = store i29 %add_ln213_1, i5 %arr_6_I_1_addr

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="28" op_0_bw="5">
<![CDATA[
for.body617.1:11 %arr_5_Q_2_load = load i5 %arr_5_Q_2_addr

]]></Node>
<StgValue><ssdm name="arr_5_Q_2_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="29" op_0_bw="28">
<![CDATA[
for.body617.1:12 %sext_ln214_2 = sext i28 %arr_5_Q_2_load

]]></Node>
<StgValue><ssdm name="sext_ln214_2"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="28" op_0_bw="5">
<![CDATA[
for.body617.1:13 %arr_5_Q_3_load = load i5 %arr_5_Q_3_addr

]]></Node>
<StgValue><ssdm name="arr_5_Q_3_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="29" op_0_bw="28">
<![CDATA[
for.body617.1:14 %sext_ln214_3 = sext i28 %arr_5_Q_3_load

]]></Node>
<StgValue><ssdm name="sext_ln214_3"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.body617.1:15 %add_ln214_1 = add i29 %sext_ln214_3, i29 %sext_ln214_2

]]></Node>
<StgValue><ssdm name="add_ln214_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="29" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body617.1:16 %arr_6_Q_1_addr = getelementptr i29 %arr_6_Q_1, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="arr_6_Q_1_addr"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="29" op_1_bw="5">
<![CDATA[
for.body617.1:17 %store_ln214 = store i29 %add_ln214_1, i5 %arr_6_Q_1_addr

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
for.body617.1:20 %br_ln211 = br void %for.body617.0.split

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0">
<![CDATA[
for.end638.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
