   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"lpc17xx_can.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.align	1
  19              		.global	PrintMessage
  20              		.thumb
  21              		.thumb_func
  23              	PrintMessage:
  24              	.LFB57:
  25              		.file 1 "../Source Files/lpc17xx_can.c"
   1:../Source Files/lpc17xx_can.c **** /**********************************************************************
   2:../Source Files/lpc17xx_can.c **** * $Id$		lpc17xx_can.c
   3:../Source Files/lpc17xx_can.c **** *//**
   4:../Source Files/lpc17xx_can.c **** * @file		lpc17xx_can.c
   5:../Source Files/lpc17xx_can.c **** * @brief	Contains all functions support for CAN firmware library on LPC17xx
   6:../Source Files/lpc17xx_can.c **** * @version	1.0
   7:../Source Files/lpc17xx_can.c **** * @date		20. Dec. 2013
   8:../Source Files/lpc17xx_can.c **** * @author	Dwijay.Edutech Learning Solutions
   9:../Source Files/lpc17xx_can.c **** ***********************************************************************
  10:../Source Files/lpc17xx_can.c **** * Software that is described herein is for illustrative purposes only
  11:../Source Files/lpc17xx_can.c **** * which provides customers with programming information regarding the
  12:../Source Files/lpc17xx_can.c **** * products. This software is supplied "AS IS" without any warranties.
  13:../Source Files/lpc17xx_can.c **** * NXP Semiconductors assumes no responsibility or liability for the
  14:../Source Files/lpc17xx_can.c **** * use of the software, conveys no license or title under any patent,
  15:../Source Files/lpc17xx_can.c **** * copyright, or mask work right to the product. NXP Semiconductors
  16:../Source Files/lpc17xx_can.c **** * reserves the right to make changes in the software without
  17:../Source Files/lpc17xx_can.c **** * notification. NXP Semiconductors also make no representation or
  18:../Source Files/lpc17xx_can.c **** * warranty that such application will be suitable for the specified
  19:../Source Files/lpc17xx_can.c **** * use without further testing or modification.
  20:../Source Files/lpc17xx_can.c **** **********************************************************************/
  21:../Source Files/lpc17xx_can.c **** 
  22:../Source Files/lpc17xx_can.c **** /* Peripheral group ----------------------------------------------------------- */
  23:../Source Files/lpc17xx_can.c **** /** @addtogroup CAN
  24:../Source Files/lpc17xx_can.c ****  * @{
  25:../Source Files/lpc17xx_can.c ****  */
  26:../Source Files/lpc17xx_can.c **** 
  27:../Source Files/lpc17xx_can.c **** /* Includes ------------------------------------------------------------------- */
  28:../Source Files/lpc17xx_can.c **** #include "lpc17xx_can.h"
  29:../Source Files/lpc17xx_can.c **** 
  30:../Source Files/lpc17xx_can.c **** /* If this source file built with example, the LPC17xx FW library configuration
  31:../Source Files/lpc17xx_can.c ****  * file in each example directory ("lpc17xx_libcfg.h") must be included,
  32:../Source Files/lpc17xx_can.c ****  * otherwise the default FW library configuration file must be included instead
  33:../Source Files/lpc17xx_can.c ****  */
  34:../Source Files/lpc17xx_can.c **** 
  35:../Source Files/lpc17xx_can.c **** /* Private Variables ---------------------------------------------------------- */
  36:../Source Files/lpc17xx_can.c **** /** @defgroup CAN_Private_Variables CAN Private Variables
  37:../Source Files/lpc17xx_can.c ****  * @{
  38:../Source Files/lpc17xx_can.c ****  */
  39:../Source Files/lpc17xx_can.c **** 
  40:../Source Files/lpc17xx_can.c **** FunctionalState FULLCAN_ENABLE;
  41:../Source Files/lpc17xx_can.c **** 
  42:../Source Files/lpc17xx_can.c **** 
  43:../Source Files/lpc17xx_can.c **** /* Counts number of filters (CAN message objects) used */
  44:../Source Files/lpc17xx_can.c **** uint16_t CANAF_FullCAN_cnt = 0;
  45:../Source Files/lpc17xx_can.c **** uint16_t CANAF_std_cnt = 0;
  46:../Source Files/lpc17xx_can.c **** uint16_t CANAF_gstd_cnt = 0;
  47:../Source Files/lpc17xx_can.c **** uint16_t CANAF_ext_cnt = 0;
  48:../Source Files/lpc17xx_can.c **** uint16_t CANAF_gext_cnt = 0;
  49:../Source Files/lpc17xx_can.c **** 
  50:../Source Files/lpc17xx_can.c **** /* End of Private Variables ----------------------------------------------------*/
  51:../Source Files/lpc17xx_can.c **** /**
  52:../Source Files/lpc17xx_can.c ****  * @}
  53:../Source Files/lpc17xx_can.c ****  */
  54:../Source Files/lpc17xx_can.c **** 
  55:../Source Files/lpc17xx_can.c **** #if 0
  56:../Source Files/lpc17xx_can.c **** /*----------------- INTERRUPT SERVICE ROUTINES --------------------------*/
  57:../Source Files/lpc17xx_can.c **** /*********************************************************************//**
  58:../Source Files/lpc17xx_can.c ****  * @brief		CAN_IRQ Handler, control receive message operation
  59:../Source Files/lpc17xx_can.c ****  * param[in]	none
  60:../Source Files/lpc17xx_can.c ****  * @return 		none
  61:../Source Files/lpc17xx_can.c ****  **********************************************************************/
  62:../Source Files/lpc17xx_can.c **** void CAN_IRQHandler()
  63:../Source Files/lpc17xx_can.c **** {
  64:../Source Files/lpc17xx_can.c **** 	uint8_t IntStatus;
  65:../Source Files/lpc17xx_can.c **** //	uint32_t data1;
  66:../Source Files/lpc17xx_can.c **** 	/* Get CAN status */
  67:../Source Files/lpc17xx_can.c **** 	IntStatus = CAN_GetCTRLStatus(LPC_CAN1, CANCTRL_STS);
  68:../Source Files/lpc17xx_can.c **** 	//check receive buffer status
  69:../Source Files/lpc17xx_can.c **** 	if((IntStatus>>0)&0x01)
  70:../Source Files/lpc17xx_can.c **** 	{
  71:../Source Files/lpc17xx_can.c **** 		CAN_ReceiveMsg(LPC_CAN1,&RXMsg);
  72:../Source Files/lpc17xx_can.c **** 		printf(LPC_UART0,"\n\rReceived buffer:\n\r");
  73:../Source Files/lpc17xx_can.c **** 		PrintMessage(&RXMsg);
  74:../Source Files/lpc17xx_can.c **** 		//Validate received and transmited message
  75:../Source Files/lpc17xx_can.c **** 		if(Check_Message(&TXMsg, &RXMsg))
  76:../Source Files/lpc17xx_can.c **** 			printf(LPC_UART0,"\n\rSelf test is SUCCESSFUL!!!");
  77:../Source Files/lpc17xx_can.c **** 		else
  78:../Source Files/lpc17xx_can.c **** 			printf(LPC_UART0,"\n\rSelf test is FAIL!!!");
  79:../Source Files/lpc17xx_can.c **** 	}
  80:../Source Files/lpc17xx_can.c **** }
  81:../Source Files/lpc17xx_can.c **** #endif
  82:../Source Files/lpc17xx_can.c **** 
  83:../Source Files/lpc17xx_can.c **** /* Private Variables ---------------------------------------------------------- */
  84:../Source Files/lpc17xx_can.c **** static void can_SetBaudrate (LPC_CAN_TypeDef *CANx, uint32_t baudrate);
  85:../Source Files/lpc17xx_can.c **** 
  86:../Source Files/lpc17xx_can.c **** /*********************************************************************//**
  87:../Source Files/lpc17xx_can.c ****  * @brief 		Setting CAN baud rate (bps)
  88:../Source Files/lpc17xx_can.c ****  * @param[in] 	CANx point to LPC_CAN_TypeDef object, should be:
  89:../Source Files/lpc17xx_can.c ****  * 				- LPC_CAN1: CAN1 peripheral
  90:../Source Files/lpc17xx_can.c ****  * 				- LPC_CAN2: CAN2 peripheral
  91:../Source Files/lpc17xx_can.c ****  * @param[in]	baudrate: is the baud rate value will be set
  92:../Source Files/lpc17xx_can.c ****  * @return 		None
  93:../Source Files/lpc17xx_can.c ****  ***********************************************************************/
  94:../Source Files/lpc17xx_can.c **** static void can_SetBaudrate (LPC_CAN_TypeDef *CANx, uint32_t baudrate)
  95:../Source Files/lpc17xx_can.c **** {
  96:../Source Files/lpc17xx_can.c **** 	uint32_t result = 0;
  97:../Source Files/lpc17xx_can.c **** 	uint8_t NT, TSEG1, TSEG2, BRFail;
  98:../Source Files/lpc17xx_can.c **** 	uint32_t CANPclk = 0;
  99:../Source Files/lpc17xx_can.c **** 	uint32_t BRP;
 100:../Source Files/lpc17xx_can.c **** 	CHECK_PARAM(PARAM_CANx(CANx));
 101:../Source Files/lpc17xx_can.c **** 
 102:../Source Files/lpc17xx_can.c **** 	if (CANx == LPC_CAN1)
 103:../Source Files/lpc17xx_can.c **** 	{
 104:../Source Files/lpc17xx_can.c **** 		CANPclk = CLKPWR_GetPCLK (CLKPWR_PCLKSEL_CAN1);
 105:../Source Files/lpc17xx_can.c **** 	}
 106:../Source Files/lpc17xx_can.c **** 	else
 107:../Source Files/lpc17xx_can.c **** 	{
 108:../Source Files/lpc17xx_can.c **** 		CANPclk = CLKPWR_GetPCLK (CLKPWR_PCLKSEL_CAN2);
 109:../Source Files/lpc17xx_can.c **** 	}
 110:../Source Files/lpc17xx_can.c **** 	result = CANPclk / baudrate;
 111:../Source Files/lpc17xx_can.c **** 	/* Calculate suitable nominal time value
 112:../Source Files/lpc17xx_can.c **** 	 * NT (nominal time) = (TSEG1 + TSEG2 + 3)
 113:../Source Files/lpc17xx_can.c **** 	 * NT <= 24
 114:../Source Files/lpc17xx_can.c **** 	 * TSEG1 >= 2*TSEG2
 115:../Source Files/lpc17xx_can.c **** 	 */
 116:../Source Files/lpc17xx_can.c **** 	BRFail = 1;
 117:../Source Files/lpc17xx_can.c **** 	for(NT=24;NT>0;NT=NT-2)
 118:../Source Files/lpc17xx_can.c **** 	{
 119:../Source Files/lpc17xx_can.c **** 		if ((result%NT)==0)
 120:../Source Files/lpc17xx_can.c **** 		{
 121:../Source Files/lpc17xx_can.c **** 			BRP = result / NT - 1;
 122:../Source Files/lpc17xx_can.c **** 			NT--;
 123:../Source Files/lpc17xx_can.c **** 			TSEG2 = (NT/3) - 1;
 124:../Source Files/lpc17xx_can.c **** 			TSEG1 = NT -(NT/3) - 1;
 125:../Source Files/lpc17xx_can.c **** 			BRFail = 0;
 126:../Source Files/lpc17xx_can.c **** 			break;
 127:../Source Files/lpc17xx_can.c **** 		}
 128:../Source Files/lpc17xx_can.c **** 	}
 129:../Source Files/lpc17xx_can.c **** 	if(BRFail)
 130:../Source Files/lpc17xx_can.c **** 		while(1); // Failed to calculate exact CAN baud rate
 131:../Source Files/lpc17xx_can.c **** 	/* Enter reset mode */
 132:../Source Files/lpc17xx_can.c **** 	CANx->MOD = 0x01;
 133:../Source Files/lpc17xx_can.c **** 	/* Set bit timing
 134:../Source Files/lpc17xx_can.c **** 	 * Default: SAM = 0x00;
 135:../Source Files/lpc17xx_can.c **** 	 *          SJW = 0x03;
 136:../Source Files/lpc17xx_can.c **** 	 */
 137:../Source Files/lpc17xx_can.c **** 	CANx->BTR  = (TSEG2<<20)|(TSEG1<<16)|(3<<14)|BRP;
 138:../Source Files/lpc17xx_can.c **** 	/* Return to normal operating */
 139:../Source Files/lpc17xx_can.c **** 	CANx->MOD = 0;
 140:../Source Files/lpc17xx_can.c **** }
 141:../Source Files/lpc17xx_can.c **** /* End of Private Functions ----------------------------------------------------*/
 142:../Source Files/lpc17xx_can.c **** 
 143:../Source Files/lpc17xx_can.c **** 
 144:../Source Files/lpc17xx_can.c **** /* Public Functions ----------------------------------------------------------- */
 145:../Source Files/lpc17xx_can.c **** /** @addtogroup CAN_Public_Functions
 146:../Source Files/lpc17xx_can.c ****  * @{
 147:../Source Files/lpc17xx_can.c ****  */
 148:../Source Files/lpc17xx_can.c **** 
 149:../Source Files/lpc17xx_can.c **** /********************************************************************//**
 150:../Source Files/lpc17xx_can.c ****  * @brief		Initialize and Config CAN peripheral
 151:../Source Files/lpc17xx_can.c ****  * @param[in]	None
 152:../Source Files/lpc17xx_can.c ****  * @return 		None
 153:../Source Files/lpc17xx_can.c ****  *********************************************************************/
 154:../Source Files/lpc17xx_can.c **** void CAN_Config (void)
 155:../Source Files/lpc17xx_can.c **** {
 156:../Source Files/lpc17xx_can.c **** 	/* Initialize CAN1 peripheral
 157:../Source Files/lpc17xx_can.c **** 	 * Note: Self-test mode doesn't require pin selection
 158:../Source Files/lpc17xx_can.c **** 	 */
 159:../Source Files/lpc17xx_can.c **** 	CAN_Init(LPC_CAN1, 125000);
 160:../Source Files/lpc17xx_can.c **** 
 161:../Source Files/lpc17xx_can.c **** 	//Enable self-test mode
 162:../Source Files/lpc17xx_can.c **** 	CAN_ModeConfig(LPC_CAN1, CAN_SELFTEST_MODE, ENABLE);
 163:../Source Files/lpc17xx_can.c **** 
 164:../Source Files/lpc17xx_can.c **** 	//Enable Interrupt
 165:../Source Files/lpc17xx_can.c **** 	CAN_IRQCmd(LPC_CAN1, CANINT_RIE, ENABLE);
 166:../Source Files/lpc17xx_can.c **** 	CAN_IRQCmd(LPC_CAN1, CANINT_TIE1, ENABLE);
 167:../Source Files/lpc17xx_can.c **** 
 168:../Source Files/lpc17xx_can.c **** 	//Enable CAN Interrupt
 169:../Source Files/lpc17xx_can.c **** 	NVIC_EnableIRQ(CAN_IRQn);
 170:../Source Files/lpc17xx_can.c **** 	CAN_SetAFMode(LPC_CANAF,CAN_AccBP);
 171:../Source Files/lpc17xx_can.c **** 	CAN_InitMessage();
 172:../Source Files/lpc17xx_can.c **** }
 173:../Source Files/lpc17xx_can.c **** 
 174:../Source Files/lpc17xx_can.c **** 
 175:../Source Files/lpc17xx_can.c **** /*********************************************************************//**
 176:../Source Files/lpc17xx_can.c ****  * @brief		Print Message via COM1
 177:../Source Files/lpc17xx_can.c ****  * param[in]	msg: point to CAN_MSG_Type object that will be printed
 178:../Source Files/lpc17xx_can.c ****  * @return 		none
 179:../Source Files/lpc17xx_can.c ****  **********************************************************************/
 180:../Source Files/lpc17xx_can.c **** void PrintMessage(CAN_MSG_Type* CAN_Msg)
 181:../Source Files/lpc17xx_can.c **** {
  26              		.loc 1 181 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              	.LVL0:
  31 0000 10B5     		push	{r4, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 4, -8
  35              		.cfi_offset 14, -4
  36              		.loc 1 181 0
  37 0002 0446     		mov	r4, r0
 182:../Source Files/lpc17xx_can.c **** 	uint32_t data;
 183:../Source Files/lpc17xx_can.c **** 	printf(LPC_UART0,"Message ID:     0x%x08\n\r",CAN_Msg->id);
  38              		.loc 1 183 0
  39 0004 1F49     		ldr	r1, .L9
  40 0006 2268     		ldr	r2, [r4, #0]
  41 0008 1F48     		ldr	r0, .L9+4
  42              	.LVL1:
  43 000a FFF7FEFF 		bl	printf
  44              	.LVL2:
 184:../Source Files/lpc17xx_can.c **** 	printf(LPC_UART0,"Message length: %d02 BYTES\n\r",CAN_Msg->len);
  45              		.loc 1 184 0
  46 000e 1F49     		ldr	r1, .L9+8
  47 0010 227B     		ldrb	r2, [r4, #12]	@ zero_extendqisi2
  48 0012 1D48     		ldr	r0, .L9+4
  49 0014 FFF7FEFF 		bl	printf
  50              	.LVL3:
 185:../Source Files/lpc17xx_can.c **** 
 186:../Source Files/lpc17xx_can.c **** 	printf(LPC_UART0,"Message type:   ");
  51              		.loc 1 186 0
  52 0018 1B48     		ldr	r0, .L9+4
  53 001a 1D49     		ldr	r1, .L9+12
  54 001c FFF7FEFF 		bl	printf
  55              	.LVL4:
 187:../Source Files/lpc17xx_can.c **** 	if(CAN_Msg->type==DATA_FRAME)
  56              		.loc 1 187 0
  57 0020 A37B     		ldrb	r3, [r4, #14]	@ zero_extendqisi2
 188:../Source Files/lpc17xx_can.c **** 	{
 189:../Source Files/lpc17xx_can.c **** 		printf(LPC_UART0,"DATA FRAME \n\r");
  58              		.loc 1 189 0
  59 0022 1948     		ldr	r0, .L9+4
 187:../Source Files/lpc17xx_can.c **** 	if(CAN_Msg->type==DATA_FRAME)
  60              		.loc 1 187 0
  61 0024 0BB9     		cbnz	r3, .L2
  62              		.loc 1 189 0
  63 0026 1B49     		ldr	r1, .L9+16
  64 0028 00E0     		b	.L6
  65              	.L2:
 190:../Source Files/lpc17xx_can.c **** 	}
 191:../Source Files/lpc17xx_can.c **** 	else
 192:../Source Files/lpc17xx_can.c **** 		printf(LPC_UART0,"REMOTE FRAME \n\r");
  66              		.loc 1 192 0
  67 002a 1B49     		ldr	r1, .L9+20
  68              	.L6:
  69 002c FFF7FEFF 		bl	printf
  70              	.LVL5:
 193:../Source Files/lpc17xx_can.c **** 	printf(LPC_UART0,"Message format: ");
  71              		.loc 1 193 0
  72 0030 1A49     		ldr	r1, .L9+24
  73 0032 1548     		ldr	r0, .L9+4
  74 0034 FFF7FEFF 		bl	printf
  75              	.LVL6:
 194:../Source Files/lpc17xx_can.c **** 	if(CAN_Msg->format==STD_ID_FORMAT)
  76              		.loc 1 194 0
  77 0038 617B     		ldrb	r1, [r4, #13]	@ zero_extendqisi2
 195:../Source Files/lpc17xx_can.c **** 	{
 196:../Source Files/lpc17xx_can.c **** 		printf(LPC_UART0,"STANDARD ID FRAME FORMAT\n\r");
  78              		.loc 1 196 0
  79 003a 1348     		ldr	r0, .L9+4
 194:../Source Files/lpc17xx_can.c **** 	if(CAN_Msg->format==STD_ID_FORMAT)
  80              		.loc 1 194 0
  81 003c 09B9     		cbnz	r1, .L4
  82              		.loc 1 196 0
  83 003e 1849     		ldr	r1, .L9+28
  84 0040 00E0     		b	.L7
  85              	.L4:
 197:../Source Files/lpc17xx_can.c **** 	}
 198:../Source Files/lpc17xx_can.c **** 	else
 199:../Source Files/lpc17xx_can.c **** 		printf(LPC_UART0,"EXTENDED ID FRAME FORMAT\n\r");
  86              		.loc 1 199 0
  87 0042 1849     		ldr	r1, .L9+32
  88              	.L7:
  89 0044 FFF7FEFF 		bl	printf
  90              	.LVL7:
 200:../Source Files/lpc17xx_can.c **** 
 201:../Source Files/lpc17xx_can.c **** 	data = (CAN_Msg->dataA[0])|(CAN_Msg->dataA[1]<<8)|(CAN_Msg->dataA[2]<<16)|(CAN_Msg->dataA[3]<<24);
  91              		.loc 1 201 0
  92 0048 A079     		ldrb	r0, [r4, #6]	@ zero_extendqisi2
  93              	.LVL8:
  94 004a 6279     		ldrb	r2, [r4, #5]	@ zero_extendqisi2
  95              	.LVL9:
  96 004c 2179     		ldrb	r1, [r4, #4]	@ zero_extendqisi2
  97 004e 0304     		lsls	r3, r0, #16
  98 0050 43EA0223 		orr	r3, r3, r2, lsl #8
  99 0054 E279     		ldrb	r2, [r4, #7]	@ zero_extendqisi2
 100              	.LVL10:
 101 0056 0B43     		orrs	r3, r3, r1
 202:../Source Files/lpc17xx_can.c **** 	printf(LPC_UART0,"Message dataA:  0x%x08\n\r",data);
 102              		.loc 1 202 0
 103 0058 43EA0262 		orr	r2, r3, r2, lsl #24
 104 005c 1249     		ldr	r1, .L9+36
 105 005e 0A48     		ldr	r0, .L9+4
 106              	.LVL11:
 107 0060 FFF7FEFF 		bl	printf
 108              	.LVL12:
 203:../Source Files/lpc17xx_can.c **** 	data = (CAN_Msg->dataB[0])|(CAN_Msg->dataB[1]<<8)|(CAN_Msg->dataB[2]<<16)|(CAN_Msg->dataB[3]<<24);
 109              		.loc 1 203 0
 110 0064 A37A     		ldrb	r3, [r4, #10]	@ zero_extendqisi2
 111              	.LVL13:
 112 0066 607A     		ldrb	r0, [r4, #9]	@ zero_extendqisi2
 113              	.LVL14:
 114 0068 1904     		lsls	r1, r3, #16
 115 006a 227A     		ldrb	r2, [r4, #8]	@ zero_extendqisi2
 116 006c 41EA0023 		orr	r3, r1, r0, lsl #8
 117              	.LVL15:
 118 0070 1343     		orrs	r3, r3, r2
 119 0072 E27A     		ldrb	r2, [r4, #11]	@ zero_extendqisi2
 204:../Source Files/lpc17xx_can.c **** 	printf(LPC_UART0,"Message dataB:  0x%x08\n\n\r",data);
 120              		.loc 1 204 0
 121 0074 0448     		ldr	r0, .L9+4
 122              	.LVL16:
 123 0076 0D49     		ldr	r1, .L9+40
 124 0078 43EA0262 		orr	r2, r3, r2, lsl #24
 205:../Source Files/lpc17xx_can.c **** }
 125              		.loc 1 205 0
 126 007c BDE81040 		pop	{r4, lr}
 204:../Source Files/lpc17xx_can.c **** 	printf(LPC_UART0,"Message dataB:  0x%x08\n\n\r",data);
 127              		.loc 1 204 0
 128 0080 FFF7FEBF 		b	printf
 129              	.LVL17:
 130              	.L10:
 131              		.align	2
 132              	.L9:
 133 0084 00000000 		.word	.LC0
 134 0088 00C00040 		.word	1073790976
 135 008c 19000000 		.word	.LC1
 136 0090 36000000 		.word	.LC2
 137 0094 47000000 		.word	.LC3
 138 0098 55000000 		.word	.LC4
 139 009c 65000000 		.word	.LC5
 140 00a0 76000000 		.word	.LC6
 141 00a4 91000000 		.word	.LC7
 142 00a8 AC000000 		.word	.LC8
 143 00ac C5000000 		.word	.LC9
 144              		.cfi_endproc
 145              	.LFE57:
 147              		.align	1
 148              		.global	CAN_InitMessage
 149              		.thumb
 150              		.thumb_func
 152              	CAN_InitMessage:
 153              	.LFB58:
 206:../Source Files/lpc17xx_can.c **** 
 207:../Source Files/lpc17xx_can.c **** 
 208:../Source Files/lpc17xx_can.c **** /*********************************************************************//**
 209:../Source Files/lpc17xx_can.c ****  * @brief		Initialize transmit and receive message for Bypass operation
 210:../Source Files/lpc17xx_can.c ****  * @param[in]	none
 211:../Source Files/lpc17xx_can.c ****  * @return 		none
 212:../Source Files/lpc17xx_can.c ****  **********************************************************************/
 213:../Source Files/lpc17xx_can.c **** void CAN_InitMessage(void)
 214:../Source Files/lpc17xx_can.c **** {
 154              		.loc 1 214 0
 155              		.cfi_startproc
 156              		@ args = 0, pretend = 0, frame = 0
 157              		@ frame_needed = 0, uses_anonymous_args = 0
 158              		@ link register save eliminated.
 215:../Source Files/lpc17xx_can.c **** 	TXMsg.format = EXT_ID_FORMAT;
 159              		.loc 1 215 0
 160 00b0 0F4B     		ldr	r3, .L12
 161 00b2 0122     		movs	r2, #1
 216:../Source Files/lpc17xx_can.c **** 	TXMsg.id = 0x00001234;
 162              		.loc 1 216 0
 163 00b4 41F23420 		movw	r0, #4660
 217:../Source Files/lpc17xx_can.c **** 	TXMsg.len = 8;
 164              		.loc 1 217 0
 165 00b8 0821     		movs	r1, #8
 215:../Source Files/lpc17xx_can.c **** 	TXMsg.format = EXT_ID_FORMAT;
 166              		.loc 1 215 0
 167 00ba 5A73     		strb	r2, [r3, #13]
 216:../Source Files/lpc17xx_can.c **** 	TXMsg.id = 0x00001234;
 168              		.loc 1 216 0
 169 00bc 1860     		str	r0, [r3, #0]
 218:../Source Files/lpc17xx_can.c **** 	TXMsg.type = DATA_FRAME;
 170              		.loc 1 218 0
 171 00be 0022     		movs	r2, #0
 219:../Source Files/lpc17xx_can.c **** 	TXMsg.dataA[0] = TXMsg.dataA[1] = TXMsg.dataA[2] = TXMsg.dataA[3] = 0x12;
 172              		.loc 1 219 0
 173 00c0 1220     		movs	r0, #18
 217:../Source Files/lpc17xx_can.c **** 	TXMsg.len = 8;
 174              		.loc 1 217 0
 175 00c2 1973     		strb	r1, [r3, #12]
 220:../Source Files/lpc17xx_can.c **** 	TXMsg.dataB[0] = TXMsg.dataB[1] = TXMsg.dataB[2] = TXMsg.dataB[3] = 0x34;
 176              		.loc 1 220 0
 177 00c4 3421     		movs	r1, #52
 218:../Source Files/lpc17xx_can.c **** 	TXMsg.type = DATA_FRAME;
 178              		.loc 1 218 0
 179 00c6 9A73     		strb	r2, [r3, #14]
 219:../Source Files/lpc17xx_can.c **** 	TXMsg.dataA[0] = TXMsg.dataA[1] = TXMsg.dataA[2] = TXMsg.dataA[3] = 0x12;
 180              		.loc 1 219 0
 181 00c8 D871     		strb	r0, [r3, #7]
 182 00ca 9871     		strb	r0, [r3, #6]
 183 00cc 5871     		strb	r0, [r3, #5]
 184 00ce 1871     		strb	r0, [r3, #4]
 185              		.loc 1 220 0
 186 00d0 1972     		strb	r1, [r3, #8]
 187 00d2 D972     		strb	r1, [r3, #11]
 188 00d4 9972     		strb	r1, [r3, #10]
 189 00d6 5972     		strb	r1, [r3, #9]
 221:../Source Files/lpc17xx_can.c **** 
 222:../Source Files/lpc17xx_can.c **** 	RXMsg.format = 0x00;
 190              		.loc 1 222 0
 191 00d8 064B     		ldr	r3, .L12+4
 192 00da 5A73     		strb	r2, [r3, #13]
 223:../Source Files/lpc17xx_can.c **** 	RXMsg.id = 0x00;
 193              		.loc 1 223 0
 194 00dc 1A60     		str	r2, [r3, #0]
 224:../Source Files/lpc17xx_can.c **** 	RXMsg.len = 0x00;
 195              		.loc 1 224 0
 196 00de 1A73     		strb	r2, [r3, #12]
 225:../Source Files/lpc17xx_can.c **** 	RXMsg.type = 0x00;
 197              		.loc 1 225 0
 198 00e0 9A73     		strb	r2, [r3, #14]
 226:../Source Files/lpc17xx_can.c **** 	RXMsg.dataA[0] = RXMsg.dataA[1] = RXMsg.dataA[2] = RXMsg.dataA[3] = 0x00000000;
 199              		.loc 1 226 0
 200 00e2 DA71     		strb	r2, [r3, #7]
 201 00e4 9A71     		strb	r2, [r3, #6]
 202 00e6 5A71     		strb	r2, [r3, #5]
 203 00e8 1A71     		strb	r2, [r3, #4]
 227:../Source Files/lpc17xx_can.c **** 	RXMsg.dataB[0] = RXMsg.dataA[1] = RXMsg.dataA[2] = RXMsg.dataA[3] = 0x00000000;
 204              		.loc 1 227 0
 205 00ea 1A72     		strb	r2, [r3, #8]
 206 00ec 7047     		bx	lr
 207              	.L13:
 208 00ee 00BF     		.align	2
 209              	.L12:
 210 00f0 00000000 		.word	TXMsg
 211 00f4 00000000 		.word	RXMsg
 212              		.cfi_endproc
 213              	.LFE58:
 215              		.align	1
 216              		.global	Check_Message
 217              		.thumb
 218              		.thumb_func
 220              	Check_Message:
 221              	.LFB59:
 228:../Source Files/lpc17xx_can.c **** }
 229:../Source Files/lpc17xx_can.c **** 
 230:../Source Files/lpc17xx_can.c **** 
 231:../Source Files/lpc17xx_can.c **** /*********************************************************************//**
 232:../Source Files/lpc17xx_can.c ****  * @brief		Compare two message
 233:../Source Files/lpc17xx_can.c ****  * @param[in]	Tx_Msg transmit message
 234:../Source Files/lpc17xx_can.c ****  * @param[in]	Rx_Msg receive message
 235:../Source Files/lpc17xx_can.c ****  * @return 		Bool	should be:
 236:../Source Files/lpc17xx_can.c ****  * 				- TRUE: if two message is the same
 237:../Source Files/lpc17xx_can.c ****  * 				- FALSE: if two message is different
 238:../Source Files/lpc17xx_can.c ****  **********************************************************************/
 239:../Source Files/lpc17xx_can.c **** Bool Check_Message(CAN_MSG_Type* TX_Msg, CAN_MSG_Type* RX_Msg)
 240:../Source Files/lpc17xx_can.c **** {
 222              		.loc 1 240 0
 223              		.cfi_startproc
 224              		@ args = 0, pretend = 0, frame = 0
 225              		@ frame_needed = 0, uses_anonymous_args = 0
 226              	.LVL18:
 227 00f8 30B5     		push	{r4, r5, lr}
 228              	.LCFI1:
 229              		.cfi_def_cfa_offset 12
 230              		.cfi_offset 4, -12
 231              		.cfi_offset 5, -8
 232              		.cfi_offset 14, -4
 241:../Source Files/lpc17xx_can.c **** 	uint8_t i;
 242:../Source Files/lpc17xx_can.c **** 	if((TXMsg.format != RXMsg.format)|(TXMsg.id != RXMsg.id)|(TXMsg.len != RXMsg.len)\
 233              		.loc 1 242 0
 234 00fa 164B     		ldr	r3, .L20
 235 00fc 164A     		ldr	r2, .L20+4
 236 00fe 1868     		ldr	r0, [r3, #0]
 237              	.LVL19:
 238 0100 1168     		ldr	r1, [r2, #0]
 239              	.LVL20:
 240 0102 547B     		ldrb	r4, [r2, #13]	@ zero_extendqisi2
 241 0104 5D7B     		ldrb	r5, [r3, #13]	@ zero_extendqisi2
 242 0106 A542     		cmp	r5, r4
 243 0108 08BF     		it	eq
 244 010a 8842     		cmpeq	r0, r1
 245 010c 1C7B     		ldrb	r4, [r3, #12]	@ zero_extendqisi2
 246 010e 117B     		ldrb	r1, [r2, #12]	@ zero_extendqisi2
 247 0110 0CBF     		ite	eq
 248 0112 0020     		moveq	r0, #0
 249 0114 0120     		movne	r0, #1
 250 0116 8C42     		cmp	r4, r1
 251 0118 18BF     		it	ne
 252 011a 40F00100 		orrne	r0, r0, #1
 253 011e B0B9     		cbnz	r0, .L18
 243:../Source Files/lpc17xx_can.c **** 		|(TXMsg.type != RXMsg.type))
 254              		.loc 1 243 0
 255 0120 997B     		ldrb	r1, [r3, #14]	@ zero_extendqisi2
 256 0122 937B     		ldrb	r3, [r2, #14]	@ zero_extendqisi2
 242:../Source Files/lpc17xx_can.c **** 	if((TXMsg.format != RXMsg.format)|(TXMsg.id != RXMsg.id)|(TXMsg.len != RXMsg.len)\
 257              		.loc 1 242 0
 258 0124 CB1A     		subs	r3, r1, r3
 259 0126 18BF     		it	ne
 260 0128 0123     		movne	r3, #1
 261 012a 83B9     		cbnz	r3, .L18
 262              	.L16:
 239:../Source Files/lpc17xx_can.c **** Bool Check_Message(CAN_MSG_Type* TX_Msg, CAN_MSG_Type* RX_Msg)
 263              		.loc 1 239 0
 264 012c 094A     		ldr	r2, .L20
 265 012e 0A4C     		ldr	r4, .L20+4
 266 0130 9918     		adds	r1, r3, r2
 267 0132 1A19     		adds	r2, r3, r4
 244:../Source Files/lpc17xx_can.c **** 		return FALSE;
 245:../Source Files/lpc17xx_can.c **** 	for(i=0;i<4;i++)
 246:../Source Files/lpc17xx_can.c **** 	{
 247:../Source Files/lpc17xx_can.c **** 		if((TXMsg.dataA[i]!=RXMsg.dataA[i])|(TXMsg.dataB[i]!=RXMsg.dataB[i]))
 268              		.loc 1 247 0
 269 0134 107A     		ldrb	r0, [r2, #8]	@ zero_extendqisi2
 270 0136 0C7A     		ldrb	r4, [r1, #8]	@ zero_extendqisi2
 271 0138 8442     		cmp	r4, r0
 272 013a 08D1     		bne	.L18
 273 013c 0979     		ldrb	r1, [r1, #4]	@ zero_extendqisi2
 274 013e 1279     		ldrb	r2, [r2, #4]	@ zero_extendqisi2
 275 0140 9142     		cmp	r1, r2
 276 0142 04D1     		bne	.L18
 277              	.LVL21:
 278 0144 0133     		adds	r3, r3, #1
 245:../Source Files/lpc17xx_can.c **** 	for(i=0;i<4;i++)
 279              		.loc 1 245 0
 280 0146 042B     		cmp	r3, #4
 281 0148 F0D1     		bne	.L16
 248:../Source Files/lpc17xx_can.c **** 			return FALSE;
 249:../Source Files/lpc17xx_can.c **** 	}
 250:../Source Files/lpc17xx_can.c **** 	return TRUE;
 282              		.loc 1 250 0
 283 014a 0120     		movs	r0, #1
 284 014c 30BD     		pop	{r4, r5, pc}
 285              	.L18:
 244:../Source Files/lpc17xx_can.c **** 		return FALSE;
 286              		.loc 1 244 0
 287 014e 0020     		movs	r0, #0
 251:../Source Files/lpc17xx_can.c **** }
 288              		.loc 1 251 0
 289 0150 30BD     		pop	{r4, r5, pc}
 290              	.L21:
 291 0152 00BF     		.align	2
 292              	.L20:
 293 0154 00000000 		.word	TXMsg
 294 0158 00000000 		.word	RXMsg
 295              		.cfi_endproc
 296              	.LFE59:
 298              		.align	1
 299              		.global	CAN_Init
 300              		.thumb
 301              		.thumb_func
 303              	CAN_Init:
 304              	.LFB60:
 252:../Source Files/lpc17xx_can.c **** 
 253:../Source Files/lpc17xx_can.c **** 
 254:../Source Files/lpc17xx_can.c **** /********************************************************************//**
 255:../Source Files/lpc17xx_can.c ****  * @brief		Initialize CAN peripheral with given baudrate
 256:../Source Files/lpc17xx_can.c ****  * @param[in]	CANx pointer to LPC_CAN_TypeDef, should be:
 257:../Source Files/lpc17xx_can.c ****  * 				- LPC_CAN1: CAN1 peripheral
 258:../Source Files/lpc17xx_can.c ****  * 				- LPC_CAN2: CAN2 peripheral
 259:../Source Files/lpc17xx_can.c ****  * @param[in]	baudrate: the value of CAN baudrate will be set (bps)
 260:../Source Files/lpc17xx_can.c ****  * @return 		None
 261:../Source Files/lpc17xx_can.c ****  *********************************************************************/
 262:../Source Files/lpc17xx_can.c **** void CAN_Init(LPC_CAN_TypeDef *CANx, uint32_t baudrate)
 263:../Source Files/lpc17xx_can.c **** {
 305              		.loc 1 263 0
 306              		.cfi_startproc
 307              		@ args = 0, pretend = 0, frame = 0
 308              		@ frame_needed = 0, uses_anonymous_args = 0
 309              	.LVL22:
 264:../Source Files/lpc17xx_can.c **** 	uint32_t temp;
 265:../Source Files/lpc17xx_can.c **** 	uint16_t i;
 266:../Source Files/lpc17xx_can.c **** 	CHECK_PARAM(PARAM_CANx(CANx));
 267:../Source Files/lpc17xx_can.c **** 
 268:../Source Files/lpc17xx_can.c **** 	if(CANx == LPC_CAN1)
 310              		.loc 1 268 0
 311 015c 2D4B     		ldr	r3, .L36
 263:../Source Files/lpc17xx_can.c **** {
 312              		.loc 1 263 0
 313 015e 70B5     		push	{r4, r5, r6, lr}
 314              	.LCFI2:
 315              		.cfi_def_cfa_offset 16
 316              		.cfi_offset 4, -16
 317              		.cfi_offset 5, -12
 318              		.cfi_offset 6, -8
 319              		.cfi_offset 14, -4
 320              		.loc 1 268 0
 321 0160 9842     		cmp	r0, r3
 263:../Source Files/lpc17xx_can.c **** {
 322              		.loc 1 263 0
 323 0162 0446     		mov	r4, r0
 324 0164 0E46     		mov	r6, r1
 269:../Source Files/lpc17xx_can.c **** 	{
 270:../Source Files/lpc17xx_can.c **** 		/* Turn on power and clock for CAN1 */
 271:../Source Files/lpc17xx_can.c **** 		CLKPWR_ConfigPPWR(CLKPWR_PCONP_PCAN1, ENABLE);
 325              		.loc 1 271 0
 326 0166 0CBF     		ite	eq
 327 0168 4FF40050 		moveq	r0, #8192
 328              	.LVL23:
 272:../Source Files/lpc17xx_can.c **** 		/* Set clock divide for CAN1 */
 273:../Source Files/lpc17xx_can.c **** 	}
 274:../Source Files/lpc17xx_can.c **** 	else
 275:../Source Files/lpc17xx_can.c **** 	{
 276:../Source Files/lpc17xx_can.c **** 		/* Turn on power and clock for CAN2 */
 277:../Source Files/lpc17xx_can.c **** 		CLKPWR_ConfigPPWR(CLKPWR_PCONP_PCAN2, ENABLE);
 329              		.loc 1 277 0
 330 016c 4FF48040 		movne	r0, #16384
 331 0170 0121     		movs	r1, #1
 332              	.LVL24:
 333 0172 FFF7FEFF 		bl	CLKPWR_ConfigPPWR
 334              	.LVL25:
 278:../Source Files/lpc17xx_can.c **** 		/* Set clock divide for CAN2 */
 279:../Source Files/lpc17xx_can.c **** 	}
 280:../Source Files/lpc17xx_can.c **** 	CLKPWR_SetPCLKDiv (CLKPWR_PCLKSEL_CAN1, CLKPWR_PCLKSEL_CCLK_DIV_2);
 335              		.loc 1 280 0
 336 0176 1A20     		movs	r0, #26
 337 0178 0221     		movs	r1, #2
 338 017a FFF7FEFF 		bl	CLKPWR_SetPCLKDiv
 339              	.LVL26:
 281:../Source Files/lpc17xx_can.c **** 	CLKPWR_SetPCLKDiv (CLKPWR_PCLKSEL_CAN2, CLKPWR_PCLKSEL_CCLK_DIV_2);
 340              		.loc 1 281 0
 341 017e 1C20     		movs	r0, #28
 342 0180 0221     		movs	r1, #2
 343 0182 FFF7FEFF 		bl	CLKPWR_SetPCLKDiv
 344              	.LVL27:
 282:../Source Files/lpc17xx_can.c **** 	CLKPWR_SetPCLKDiv (CLKPWR_PCLKSEL_ACF, CLKPWR_PCLKSEL_CCLK_DIV_2);
 345              		.loc 1 282 0
 346 0186 1E20     		movs	r0, #30
 347 0188 0221     		movs	r1, #2
 348 018a FFF7FEFF 		bl	CLKPWR_SetPCLKDiv
 349              	.LVL28:
 283:../Source Files/lpc17xx_can.c **** 
 284:../Source Files/lpc17xx_can.c **** 	CANx->MOD = 1; // Enter Reset Mode
 285:../Source Files/lpc17xx_can.c **** 	CANx->IER = 0; // Disable All CAN Interrupts
 350              		.loc 1 285 0
 351 018e 0025     		movs	r5, #0
 284:../Source Files/lpc17xx_can.c **** 	CANx->MOD = 1; // Enter Reset Mode
 352              		.loc 1 284 0
 353 0190 0120     		movs	r0, #1
 286:../Source Files/lpc17xx_can.c **** 	CANx->GSR = 0;
 287:../Source Files/lpc17xx_can.c **** 	/* Request command to release Rx, Tx buffer and clear data overrun */
 288:../Source Files/lpc17xx_can.c **** 	//CANx->CMR = CAN_CMR_AT | CAN_CMR_RRB | CAN_CMR_CDO;
 289:../Source Files/lpc17xx_can.c **** 	CANx->CMR = (1<<1)|(1<<2)|(1<<3);
 354              		.loc 1 289 0
 355 0192 0E22     		movs	r2, #14
 284:../Source Files/lpc17xx_can.c **** 	CANx->MOD = 1; // Enter Reset Mode
 356              		.loc 1 284 0
 357 0194 2060     		str	r0, [r4, #0]
 285:../Source Files/lpc17xx_can.c **** 	CANx->IER = 0; // Disable All CAN Interrupts
 358              		.loc 1 285 0
 359 0196 2561     		str	r5, [r4, #16]
 286:../Source Files/lpc17xx_can.c **** 	CANx->GSR = 0;
 360              		.loc 1 286 0
 361 0198 A560     		str	r5, [r4, #8]
 362              		.loc 1 289 0
 363 019a 6260     		str	r2, [r4, #4]
 290:../Source Files/lpc17xx_can.c **** 	/* Read to clear interrupt pending in interrupt capture register */
 291:../Source Files/lpc17xx_can.c **** 	temp = CANx->ICR;
 364              		.loc 1 291 0
 365 019c E268     		ldr	r2, [r4, #12]
 292:../Source Files/lpc17xx_can.c **** 	CANx->MOD = 0;// Return Normal operating
 293:../Source Files/lpc17xx_can.c **** 
 294:../Source Files/lpc17xx_can.c **** 	//Reset CANAF value
 295:../Source Files/lpc17xx_can.c **** 	LPC_CANAF->AFMR = 0x01;
 366              		.loc 1 295 0
 367 019e 1E4A     		ldr	r2, .L36+4
 292:../Source Files/lpc17xx_can.c **** 	CANx->MOD = 0;// Return Normal operating
 368              		.loc 1 292 0
 369 01a0 2560     		str	r5, [r4, #0]
 370              		.loc 1 295 0
 371 01a2 1060     		str	r0, [r2, #0]
 372              	.LVL29:
 373              	.L25:
 296:../Source Files/lpc17xx_can.c **** 
 297:../Source Files/lpc17xx_can.c **** 	//clear ALUT RAM
 298:../Source Files/lpc17xx_can.c **** 	for (i = 0; i < 512; i++) {
 299:../Source Files/lpc17xx_can.c **** 		LPC_CANAF_RAM->mask[i] = 0x00;
 374              		.loc 1 299 0 discriminator 2
 375 01a4 1D49     		ldr	r1, .L36+8
 376 01a6 0023     		movs	r3, #0
 377 01a8 41F82530 		str	r3, [r1, r5, lsl #2]
 378 01ac 0135     		adds	r5, r5, #1
 298:../Source Files/lpc17xx_can.c **** 	for (i = 0; i < 512; i++) {
 379              		.loc 1 298 0 discriminator 2
 380 01ae B5F5007F 		cmp	r5, #512
 381 01b2 F7D1     		bne	.L25
 382              	.LBB4:
 383              	.LBB5:
 102:../Source Files/lpc17xx_can.c **** 	if (CANx == LPC_CAN1)
 384              		.loc 1 102 0
 385 01b4 1748     		ldr	r0, .L36
 386              	.LBE5:
 387              	.LBE4:
 300:../Source Files/lpc17xx_can.c **** 	}
 301:../Source Files/lpc17xx_can.c **** 
 302:../Source Files/lpc17xx_can.c **** 	LPC_CANAF->SFF_sa = 0x00;
 388              		.loc 1 302 0
 389 01b6 5360     		str	r3, [r2, #4]
 390              	.LBB8:
 391              	.LBB6:
 102:../Source Files/lpc17xx_can.c **** 	if (CANx == LPC_CAN1)
 392              		.loc 1 102 0
 393 01b8 8442     		cmp	r4, r0
 394              	.LBE6:
 395              	.LBE8:
 303:../Source Files/lpc17xx_can.c **** 	LPC_CANAF->SFF_GRP_sa = 0x00;
 396              		.loc 1 303 0
 397 01ba 9360     		str	r3, [r2, #8]
 304:../Source Files/lpc17xx_can.c **** 	LPC_CANAF->EFF_sa = 0x00;
 398              		.loc 1 304 0
 399 01bc D360     		str	r3, [r2, #12]
 305:../Source Files/lpc17xx_can.c **** 	LPC_CANAF->EFF_GRP_sa = 0x00;
 400              		.loc 1 305 0
 401 01be 1361     		str	r3, [r2, #16]
 306:../Source Files/lpc17xx_can.c **** 	LPC_CANAF->ENDofTable = 0x00;
 402              		.loc 1 306 0
 403 01c0 5361     		str	r3, [r2, #20]
 307:../Source Files/lpc17xx_can.c **** 
 308:../Source Files/lpc17xx_can.c **** 	LPC_CANAF->AFMR = 0x00;
 404              		.loc 1 308 0
 405 01c2 1360     		str	r3, [r2, #0]
 406              	.LVL30:
 407              	.LBB9:
 408              	.LBB7:
 102:../Source Files/lpc17xx_can.c **** 	if (CANx == LPC_CAN1)
 409              		.loc 1 102 0
 410 01c4 01D1     		bne	.L26
 104:../Source Files/lpc17xx_can.c **** 		CANPclk = CLKPWR_GetPCLK (CLKPWR_PCLKSEL_CAN1);
 411              		.loc 1 104 0
 412 01c6 1A20     		movs	r0, #26
 413 01c8 00E0     		b	.L35
 414              	.L26:
 108:../Source Files/lpc17xx_can.c **** 		CANPclk = CLKPWR_GetPCLK (CLKPWR_PCLKSEL_CAN2);
 415              		.loc 1 108 0
 416 01ca 1C20     		movs	r0, #28
 417              	.L35:
 418 01cc FFF7FEFF 		bl	CLKPWR_GetPCLK
 419              	.LVL31:
 110:../Source Files/lpc17xx_can.c **** 	result = CANPclk / baudrate;
 420              		.loc 1 110 0
 421 01d0 1823     		movs	r3, #24
 422 01d2 B0FBF6F0 		udiv	r0, r0, r6
 423              	.LVL32:
 424              	.L29:
 119:../Source Files/lpc17xx_can.c **** 		if ((result%NT)==0)
 425              		.loc 1 119 0
 426 01d6 B0FBF3F5 		udiv	r5, r0, r3
 427 01da 03FB1502 		mls	r2, r3, r5, r0
 428 01de D9B2     		uxtb	r1, r3
 429 01e0 AAB9     		cbnz	r2, .L28
 430              	.LVL33:
 122:../Source Files/lpc17xx_can.c **** 			NT--;
 431              		.loc 1 122 0
 432 01e2 481E     		subs	r0, r1, #1
 433              	.LVL34:
 123:../Source Files/lpc17xx_can.c **** 			TSEG2 = (NT/3) - 1;
 434              		.loc 1 123 0
 435 01e4 C3B2     		uxtb	r3, r0
 436 01e6 0320     		movs	r0, #3
 437 01e8 B3FBF0F3 		udiv	r3, r3, r0
 438              	.LVL35:
 124:../Source Files/lpc17xx_can.c **** 			TSEG1 = NT -(NT/3) - 1;
 439              		.loc 1 124 0
 440 01ec 0239     		subs	r1, r1, #2
 441              	.LVL36:
 132:../Source Files/lpc17xx_can.c **** 	CANx->MOD = 0x01;
 442              		.loc 1 132 0
 443 01ee 0120     		movs	r0, #1
 444 01f0 2060     		str	r0, [r4, #0]
 124:../Source Files/lpc17xx_can.c **** 			TSEG1 = NT -(NT/3) - 1;
 445              		.loc 1 124 0
 446 01f2 C81A     		subs	r0, r1, r3
 123:../Source Files/lpc17xx_can.c **** 			TSEG2 = (NT/3) - 1;
 447              		.loc 1 123 0
 448 01f4 013B     		subs	r3, r3, #1
 449              	.LVL37:
 137:../Source Files/lpc17xx_can.c **** 	CANx->BTR  = (TSEG2<<20)|(TSEG1<<16)|(3<<14)|BRP;
 450              		.loc 1 137 0
 451 01f6 C1B2     		uxtb	r1, r0
 452              	.LVL38:
 453 01f8 D8B2     		uxtb	r0, r3
 121:../Source Files/lpc17xx_can.c **** 			BRP = result / NT - 1;
 454              		.loc 1 121 0
 455 01fa 013D     		subs	r5, r5, #1
 137:../Source Files/lpc17xx_can.c **** 	CANx->BTR  = (TSEG2<<20)|(TSEG1<<16)|(3<<14)|BRP;
 456              		.loc 1 137 0
 457 01fc 0305     		lsls	r3, r0, #20
 458              	.LVL39:
 459 01fe 45F44045 		orr	r5, r5, #49152
 460 0202 43EA0141 		orr	r1, r3, r1, lsl #16
 461 0206 0D43     		orrs	r5, r5, r1
 462 0208 6561     		str	r5, [r4, #20]
 139:../Source Files/lpc17xx_can.c **** 	CANx->MOD = 0;
 463              		.loc 1 139 0
 464 020a 2260     		str	r2, [r4, #0]
 465 020c 70BD     		pop	{r4, r5, r6, pc}
 466              	.LVL40:
 467              	.L28:
 117:../Source Files/lpc17xx_can.c **** 	for(NT=24;NT>0;NT=NT-2)
 468              		.loc 1 117 0
 469 020e 023B     		subs	r3, r3, #2
 470 0210 E1D1     		bne	.L29
 471              	.L30:
 472 0212 FEE7     		b	.L30
 473              	.L37:
 474              		.align	2
 475              	.L36:
 476 0214 00400440 		.word	1074020352
 477 0218 00C00340 		.word	1073987584
 478 021c 00800340 		.word	1073971200
 479              	.LBE7:
 480              	.LBE9:
 481              		.cfi_endproc
 482              	.LFE60:
 484              		.align	1
 485              		.global	CAN_DeInit
 486              		.thumb
 487              		.thumb_func
 489              	CAN_DeInit:
 490              	.LFB61:
 309:../Source Files/lpc17xx_can.c **** 	/* Set baudrate */
 310:../Source Files/lpc17xx_can.c **** 	can_SetBaudrate (CANx, baudrate);
 311:../Source Files/lpc17xx_can.c **** }
 312:../Source Files/lpc17xx_can.c **** 
 313:../Source Files/lpc17xx_can.c **** /********************************************************************//**
 314:../Source Files/lpc17xx_can.c ****  * @brief		CAN deInit
 315:../Source Files/lpc17xx_can.c ****  * @param[in]	CANx pointer to LPC_CAN_TypeDef, should be:
 316:../Source Files/lpc17xx_can.c ****  * 				- LPC_CAN1: CAN1 peripheral
 317:../Source Files/lpc17xx_can.c ****  * 				- LPC_CAN2: CAN2 peripheral
 318:../Source Files/lpc17xx_can.c ****  * @return 		None
 319:../Source Files/lpc17xx_can.c ****  *********************************************************************/
 320:../Source Files/lpc17xx_can.c **** void CAN_DeInit(LPC_CAN_TypeDef *CANx)
 321:../Source Files/lpc17xx_can.c **** {
 491              		.loc 1 321 0
 492              		.cfi_startproc
 493              		@ args = 0, pretend = 0, frame = 0
 494              		@ frame_needed = 0, uses_anonymous_args = 0
 495              		@ link register save eliminated.
 496              	.LVL41:
 322:../Source Files/lpc17xx_can.c **** 	CHECK_PARAM(PARAM_CANx(CANx));
 323:../Source Files/lpc17xx_can.c **** 
 324:../Source Files/lpc17xx_can.c **** 	if(CANx == LPC_CAN1)
 497              		.loc 1 324 0
 498 0220 044B     		ldr	r3, .L41
 499 0222 9842     		cmp	r0, r3
 325:../Source Files/lpc17xx_can.c **** 	{
 326:../Source Files/lpc17xx_can.c **** 		/* Turn on power and clock for CAN1 */
 327:../Source Files/lpc17xx_can.c **** 		CLKPWR_ConfigPPWR(CLKPWR_PCONP_PCAN1, DISABLE);
 500              		.loc 1 327 0
 501 0224 0CBF     		ite	eq
 502 0226 4FF40050 		moveq	r0, #8192
 503              	.LVL42:
 328:../Source Files/lpc17xx_can.c **** 	}
 329:../Source Files/lpc17xx_can.c **** 	else
 330:../Source Files/lpc17xx_can.c **** 	{
 331:../Source Files/lpc17xx_can.c **** 		/* Turn on power and clock for CAN1 */
 332:../Source Files/lpc17xx_can.c **** 		CLKPWR_ConfigPPWR(CLKPWR_PCONP_PCAN2, DISABLE);
 504              		.loc 1 332 0
 505 022a 4FF48040 		movne	r0, #16384
 506 022e 0021     		movs	r1, #0
 333:../Source Files/lpc17xx_can.c **** 	}
 334:../Source Files/lpc17xx_can.c **** }
 507              		.loc 1 334 0
 332:../Source Files/lpc17xx_can.c **** 		CLKPWR_ConfigPPWR(CLKPWR_PCONP_PCAN2, DISABLE);
 508              		.loc 1 332 0
 509 0230 FFF7FEBF 		b	CLKPWR_ConfigPPWR
 510              	.LVL43:
 511              	.L42:
 512              		.align	2
 513              	.L41:
 514 0234 00400440 		.word	1074020352
 515              		.cfi_endproc
 516              	.LFE61:
 518              		.align	1
 519              		.global	CAN_SetupAFLUT
 520              		.thumb
 521              		.thumb_func
 523              	CAN_SetupAFLUT:
 524              	.LFB62:
 335:../Source Files/lpc17xx_can.c **** 
 336:../Source Files/lpc17xx_can.c **** /********************************************************************//**
 337:../Source Files/lpc17xx_can.c ****  * @brief		Setup Acceptance Filter Look-Up Table
 338:../Source Files/lpc17xx_can.c ****  * @param[in]	CANAFx	pointer to LPC_CANAF_TypeDef
 339:../Source Files/lpc17xx_can.c ****  * 				Should be: LPC_CANAF
 340:../Source Files/lpc17xx_can.c ****  * @param[in]	AFSection	the pointer to AF_SectionDef structure
 341:../Source Files/lpc17xx_can.c ****  * 				It contain information about 5 sections will be install in AFLUT
 342:../Source Files/lpc17xx_can.c ****  * @return 		CAN Error	could be:
 343:../Source Files/lpc17xx_can.c ****  * 				- CAN_OBJECTS_FULL_ERROR: No more rx or tx objects available
 344:../Source Files/lpc17xx_can.c ****  * 				- CAN_AF_ENTRY_ERROR: table error-violation of ascending numerical order
 345:../Source Files/lpc17xx_can.c ****  * 				- CAN_OK: ID is added into table successfully
 346:../Source Files/lpc17xx_can.c ****  *********************************************************************/
 347:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_SetupAFLUT(LPC_CANAF_TypeDef* CANAFx, AF_SectionDef* AFSection)
 348:../Source Files/lpc17xx_can.c **** {
 525              		.loc 1 348 0
 526              		.cfi_startproc
 527              		@ args = 0, pretend = 0, frame = 8
 528              		@ frame_needed = 0, uses_anonymous_args = 0
 529              	.LVL44:
 349:../Source Files/lpc17xx_can.c **** 	uint8_t ctrl1,ctrl2;
 350:../Source Files/lpc17xx_can.c **** 	uint8_t dis1, dis2;
 351:../Source Files/lpc17xx_can.c **** 	uint16_t SID, ID_temp,i, count = 0;
 352:../Source Files/lpc17xx_can.c **** 	uint32_t EID, entry, buf;
 353:../Source Files/lpc17xx_can.c **** 	uint16_t lowerSID, upperSID;
 354:../Source Files/lpc17xx_can.c **** 	uint32_t lowerEID, upperEID;
 355:../Source Files/lpc17xx_can.c **** 
 356:../Source Files/lpc17xx_can.c **** 	CHECK_PARAM(PARAM_CANAFx(CANAFx));
 357:../Source Files/lpc17xx_can.c **** 	CANAFx->AFMR = 0x01;
 358:../Source Files/lpc17xx_can.c **** 
 359:../Source Files/lpc17xx_can.c **** /***** setup FullCAN Table *****/
 360:../Source Files/lpc17xx_can.c **** 	if(AFSection->FullCAN_Sec == NULL)
 530              		.loc 1 360 0
 531 0238 0B68     		ldr	r3, [r1, #0]
 348:../Source Files/lpc17xx_can.c **** {
 532              		.loc 1 348 0
 533 023a 2DE9F74F 		push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 534              	.LCFI3:
 535              		.cfi_def_cfa_offset 48
 536              		.cfi_offset 0, -48
 537              		.cfi_offset 1, -44
 538              		.cfi_offset 2, -40
 539              		.cfi_offset 4, -36
 540              		.cfi_offset 5, -32
 541              		.cfi_offset 6, -28
 542              		.cfi_offset 7, -24
 543              		.cfi_offset 8, -20
 544              		.cfi_offset 9, -16
 545              		.cfi_offset 10, -12
 546              		.cfi_offset 11, -8
 547              		.cfi_offset 14, -4
 357:../Source Files/lpc17xx_can.c **** 	CANAFx->AFMR = 0x01;
 548              		.loc 1 357 0
 549 023e 0124     		movs	r4, #1
 550 0240 0460     		str	r4, [r0, #0]
 551 0242 A84A     		ldr	r2, .L123
 552              		.loc 1 360 0
 553 0244 0BB9     		cbnz	r3, .L44
 361:../Source Files/lpc17xx_can.c **** 	{
 362:../Source Files/lpc17xx_can.c **** 		FULLCAN_ENABLE = DISABLE;
 554              		.loc 1 362 0
 555 0246 1370     		strb	r3, [r2, #0]
 556 0248 6CE0     		b	.L45
 557              	.L44:
 558 024a A74B     		ldr	r3, .L123+4
 363:../Source Files/lpc17xx_can.c **** 	}
 364:../Source Files/lpc17xx_can.c **** 	else
 365:../Source Files/lpc17xx_can.c **** 	{
 366:../Source Files/lpc17xx_can.c **** 		FULLCAN_ENABLE = ENABLE;
 559              		.loc 1 366 0
 560 024c 1470     		strb	r4, [r2, #0]
 561              	.LVL45:
 562 024e 1F88     		ldrh	r7, [r3, #0]
 351:../Source Files/lpc17xx_can.c **** 	uint16_t SID, ID_temp,i, count = 0;
 563              		.loc 1 351 0
 564 0250 0023     		movs	r3, #0
 367:../Source Files/lpc17xx_can.c **** 		for(i=0;i<(AFSection->FC_NumEntry);i++)
 565              		.loc 1 367 0
 566 0252 3A46     		mov	r2, r7
 567              	.LVL46:
 568              	.L46:
 569              		.loc 1 367 0 is_stmt 0 discriminator 1
 570 0254 D01B     		subs	r0, r2, r7
 571 0256 0C79     		ldrb	r4, [r1, #4]	@ zero_extendqisi2
 572 0258 80B2     		uxth	r0, r0
 573 025a 8442     		cmp	r4, r0
 574 025c 60D9     		bls	.L118
 575              	.L54:
 368:../Source Files/lpc17xx_can.c **** 		{
 369:../Source Files/lpc17xx_can.c **** 			if(count + 1 > 64)
 576              		.loc 1 369 0 is_stmt 1
 577 025e 3F2B     		cmp	r3, #63
 578 0260 03DD     		ble	.L47
 579 0262 A148     		ldr	r0, .L123+4
 580 0264 0280     		strh	r2, [r0, #0]	@ movhi
 581              	.LVL47:
 582              	.L58:
 370:../Source Files/lpc17xx_can.c **** 			{
 371:../Source Files/lpc17xx_can.c **** 				return CAN_OBJECTS_FULL_ERROR;
 583              		.loc 1 371 0
 584 0266 0220     		movs	r0, #2
 585 0268 A8E1     		b	.L48
 586              	.LVL48:
 587              	.L47:
 372:../Source Files/lpc17xx_can.c **** 			}
 373:../Source Files/lpc17xx_can.c **** 			ctrl1 = AFSection->FullCAN_Sec->controller;
 588              		.loc 1 373 0
 589 026a 0C68     		ldr	r4, [r1, #0]
 374:../Source Files/lpc17xx_can.c **** 			SID = AFSection->FullCAN_Sec->id_11;
 375:../Source Files/lpc17xx_can.c **** 			dis1 = AFSection->FullCAN_Sec->disable;
 376:../Source Files/lpc17xx_can.c **** 
 377:../Source Files/lpc17xx_can.c **** 			CHECK_PARAM(PARAM_CTRL(ctrl1));
 378:../Source Files/lpc17xx_can.c **** 			CHECK_PARAM(PARAM_ID_11(SID));
 379:../Source Files/lpc17xx_can.c **** 			CHECK_PARAM(PARAM_MSG_DISABLE(dis1));
 380:../Source Files/lpc17xx_can.c **** 			entry = 0x00; //reset entry value
 381:../Source Files/lpc17xx_can.c **** 			if((CANAF_FullCAN_cnt & 0x00000001)==0)
 590              		.loc 1 381 0
 591 026c 12F0010F 		tst	r2, #1
 373:../Source Files/lpc17xx_can.c **** 			ctrl1 = AFSection->FullCAN_Sec->controller;
 592              		.loc 1 373 0
 593 0270 2678     		ldrb	r6, [r4, #0]	@ zero_extendqisi2
 594              	.LVL49:
 374:../Source Files/lpc17xx_can.c **** 			SID = AFSection->FullCAN_Sec->id_11;
 595              		.loc 1 374 0
 596 0272 6588     		ldrh	r5, [r4, #2]
 597              	.LVL50:
 375:../Source Files/lpc17xx_can.c **** 			dis1 = AFSection->FullCAN_Sec->disable;
 598              		.loc 1 375 0
 599 0274 94F801C0 		ldrb	ip, [r4, #1]	@ zero_extendqisi2
 600              	.LVL51:
 601 0278 9C48     		ldr	r0, .L123+8
 602              		.loc 1 381 0
 603 027a 2BD1     		bne	.L49
 382:../Source Files/lpc17xx_can.c **** 			{
 383:../Source Files/lpc17xx_can.c **** 				if(count!=0x00)
 604              		.loc 1 383 0
 605 027c 7BB1     		cbz	r3, .L50
 384:../Source Files/lpc17xx_can.c **** 				{
 385:../Source Files/lpc17xx_can.c **** 					buf = LPC_CANAF_RAM->mask[count-1];
 606              		.loc 1 385 0
 607 027e 03F1FF38 		add	r8, r3, #-1
 608 0282 50F82880 		ldr	r8, [r0, r8, lsl #2]
 609              	.LVL52:
 386:../Source Files/lpc17xx_can.c **** 					ID_temp = (buf & 0xE7FF); //mask controller & identifier bits
 610              		.loc 1 386 0
 611 0286 4EF2FF70 		movw	r0, #59391
 612 028a 08EA0000 		and	r0, r8, r0
 387:../Source Files/lpc17xx_can.c **** 					if(ID_temp > ((ctrl1<<13)|SID))
 613              		.loc 1 387 0
 614 028e 45EA4638 		orr	r8, r5, r6, lsl #13
 615              	.LVL53:
 616 0292 4045     		cmp	r0, r8
 617 0294 03DD     		ble	.L50
 618              	.L112:
 619 0296 9449     		ldr	r1, .L123+4
 620              	.LVL54:
 621 0298 0A80     		strh	r2, [r1, #0]	@ movhi
 622              	.LVL55:
 623              	.L53:
 388:../Source Files/lpc17xx_can.c **** 					{
 389:../Source Files/lpc17xx_can.c **** 						return CAN_AF_ENTRY_ERROR;
 624              		.loc 1 389 0
 625 029a 0520     		movs	r0, #5
 626 029c 8EE1     		b	.L48
 627              	.LVL56:
 628              	.L50:
 390:../Source Files/lpc17xx_can.c **** 					}
 391:../Source Files/lpc17xx_can.c **** 				}
 392:../Source Files/lpc17xx_can.c **** 				entry = (ctrl1<<29)|(dis1<<28)|(SID<<16)|(1<<27);
 393:../Source Files/lpc17xx_can.c **** 				LPC_CANAF_RAM->mask[count] &= 0x0000FFFF;
 629              		.loc 1 393 0
 630 029e 9348     		ldr	r0, .L123+8
 392:../Source Files/lpc17xx_can.c **** 				entry = (ctrl1<<29)|(dis1<<28)|(SID<<16)|(1<<27);
 631              		.loc 1 392 0
 632 02a0 4FEA0C7C 		lsl	ip, ip, #28
 633              	.LVL57:
 634              		.loc 1 393 0
 635 02a4 50F82380 		ldr	r8, [r0, r3, lsl #2]
 392:../Source Files/lpc17xx_can.c **** 				entry = (ctrl1<<29)|(dis1<<28)|(SID<<16)|(1<<27);
 636              		.loc 1 392 0
 637 02a8 4CEA4676 		orr	r6, ip, r6, lsl #29
 638              	.LVL58:
 639              		.loc 1 393 0
 640 02ac 1FFA88F8 		uxth	r8, r8
 641 02b0 40F82380 		str	r8, [r0, r3, lsl #2]
 394:../Source Files/lpc17xx_can.c **** 				LPC_CANAF_RAM->mask[count] |= entry;
 642              		.loc 1 394 0
 643 02b4 50F82380 		ldr	r8, [r0, r3, lsl #2]
 392:../Source Files/lpc17xx_can.c **** 				entry = (ctrl1<<29)|(dis1<<28)|(SID<<16)|(1<<27);
 644              		.loc 1 392 0
 645 02b8 46F00066 		orr	r6, r6, #134217728
 646 02bc 46EA0545 		orr	r5, r6, r5, lsl #16
 647              	.LVL59:
 648              		.loc 1 394 0
 649 02c0 48EA0505 		orr	r5, r8, r5
 650 02c4 40F82350 		str	r5, [r0, r3, lsl #2]
 395:../Source Files/lpc17xx_can.c **** 				CANAF_FullCAN_cnt++;
 396:../Source Files/lpc17xx_can.c **** 				if(CANAF_FullCAN_cnt == AFSection->FC_NumEntry) //this is the lastest FullCAN entry
 651              		.loc 1 396 0
 652 02c8 0D79     		ldrb	r5, [r1, #4]	@ zero_extendqisi2
 347:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_SetupAFLUT(LPC_CANAF_TypeDef* CANAFx, AF_SectionDef* AFSection)
 653              		.loc 1 347 0
 654 02ca 501C     		adds	r0, r2, #1
 655              		.loc 1 396 0
 656 02cc 80B2     		uxth	r0, r0
 657 02ce 8542     		cmp	r5, r0
 658 02d0 21D1     		bne	.L51
 659 02d2 1EE0     		b	.L115
 660              	.LVL60:
 661              	.L49:
 397:../Source Files/lpc17xx_can.c **** 					count++;
 398:../Source Files/lpc17xx_can.c **** 			}
 399:../Source Files/lpc17xx_can.c **** 			else
 400:../Source Files/lpc17xx_can.c **** 			{
 401:../Source Files/lpc17xx_can.c **** 				buf = LPC_CANAF_RAM->mask[count];
 662              		.loc 1 401 0
 663 02d4 50F82390 		ldr	r9, [r0, r3, lsl #2]
 664              	.LVL61:
 402:../Source Files/lpc17xx_can.c **** 				ID_temp = (buf >>16) & 0xE7FF;
 403:../Source Files/lpc17xx_can.c **** 				if(ID_temp > ((ctrl1<<13)|SID))
 665              		.loc 1 403 0
 666 02d8 4FEA4638 		lsl	r8, r6, #13
 402:../Source Files/lpc17xx_can.c **** 				ID_temp = (buf >>16) & 0xE7FF;
 667              		.loc 1 402 0
 668 02dc 4FEA1949 		lsr	r9, r9, #16
 669              	.LVL62:
 670 02e0 4EF2FF76 		movw	r6, #59391
 671 02e4 09EA0606 		and	r6, r9, r6
 672              		.loc 1 403 0
 673 02e8 48EA0509 		orr	r9, r8, r5
 674 02ec 4E45     		cmp	r6, r9
 675 02ee D2DC     		bgt	.L112
 676              	.L52:
 677              	.LVL63:
 404:../Source Files/lpc17xx_can.c **** 				{
 405:../Source Files/lpc17xx_can.c **** 					return CAN_AF_ENTRY_ERROR;
 406:../Source Files/lpc17xx_can.c **** 				}
 407:../Source Files/lpc17xx_can.c **** 				entry = (ctrl1<<13)|(dis1<<12)|(SID<<0)|(1<<11);
 408:../Source Files/lpc17xx_can.c **** 				LPC_CANAF_RAM->mask[count] &= 0xFFFF0000;
 678              		.loc 1 408 0
 679 02f0 50F82360 		ldr	r6, [r0, r3, lsl #2]
 407:../Source Files/lpc17xx_can.c **** 				entry = (ctrl1<<13)|(dis1<<12)|(SID<<0)|(1<<11);
 680              		.loc 1 407 0
 681 02f4 48EA0C3C 		orr	ip, r8, ip, lsl #12
 682              	.LVL64:
 683              		.loc 1 408 0
 684 02f8 360C     		lsrs	r6, r6, #16
 685 02fa 3604     		lsls	r6, r6, #16
 686 02fc 40F82360 		str	r6, [r0, r3, lsl #2]
 409:../Source Files/lpc17xx_can.c **** 				LPC_CANAF_RAM->mask[count]|= entry;
 687              		.loc 1 409 0
 688 0300 50F82360 		ldr	r6, [r0, r3, lsl #2]
 407:../Source Files/lpc17xx_can.c **** 				entry = (ctrl1<<13)|(dis1<<12)|(SID<<0)|(1<<11);
 689              		.loc 1 407 0
 690 0304 45F40065 		orr	r5, r5, #2048
 691              	.LVL65:
 692 0308 4CEA0505 		orr	r5, ip, r5
 693              		.loc 1 409 0
 694 030c 3543     		orrs	r5, r5, r6
 695 030e 40F82350 		str	r5, [r0, r3, lsl #2]
 696              	.LVL66:
 697              	.L115:
 410:../Source Files/lpc17xx_can.c **** 				count++;
 698              		.loc 1 410 0
 699 0312 0133     		adds	r3, r3, #1
 700              	.LVL67:
 701 0314 9BB2     		uxth	r3, r3
 702              	.LVL68:
 703              	.L51:
 411:../Source Files/lpc17xx_can.c **** 				CANAF_FullCAN_cnt++;
 412:../Source Files/lpc17xx_can.c **** 			}
 413:../Source Files/lpc17xx_can.c **** 			AFSection->FullCAN_Sec = (FullCAN_Entry *)((uint32_t)(AFSection->FullCAN_Sec)+ sizeof(FullCAN_En
 704              		.loc 1 413 0
 705 0316 0434     		adds	r4, r4, #4
 706              	.LVL69:
 707 0318 0132     		adds	r2, r2, #1
 708              	.LVL70:
 709 031a 0C60     		str	r4, [r1, #0]
 710              	.LVL71:
 711 031c 92B2     		uxth	r2, r2
 712 031e 99E7     		b	.L46
 713              	.LVL72:
 714              	.L118:
 715 0320 7148     		ldr	r0, .L123+4
 716 0322 0280     		strh	r2, [r0, #0]	@ movhi
 717              	.LVL73:
 718              	.L45:
 414:../Source Files/lpc17xx_can.c **** 		}
 415:../Source Files/lpc17xx_can.c **** 	}
 416:../Source Files/lpc17xx_can.c **** 
 417:../Source Files/lpc17xx_can.c **** /***** Setup Explicit Standard Frame Format Section *****/
 418:../Source Files/lpc17xx_can.c **** 	if(AFSection->SFF_Sec != NULL)
 719              		.loc 1 418 0
 720 0324 8A68     		ldr	r2, [r1, #8]
 721 0326 002A     		cmp	r2, #0
 722 0328 64D0     		beq	.L55
 723 032a 6F4F     		ldr	r7, .L123+4
 724 032c 7F88     		ldrh	r7, [r7, #2]
 725 032e 3A46     		mov	r2, r7
 726              	.LVL74:
 727              	.L56:
 419:../Source Files/lpc17xx_can.c **** 	{
 420:../Source Files/lpc17xx_can.c **** 		for(i=0;i<(AFSection->SFF_NumEntry);i++)
 728              		.loc 1 420 0 discriminator 1
 729 0330 D01B     		subs	r0, r2, r7
 730 0332 0C7B     		ldrb	r4, [r1, #12]	@ zero_extendqisi2
 731 0334 80B2     		uxth	r0, r0
 732 0336 8442     		cmp	r4, r0
 733 0338 5AD9     		bls	.L119
 734              	.L63:
 421:../Source Files/lpc17xx_can.c **** 		{
 422:../Source Files/lpc17xx_can.c **** 			if(count + 1 > 512)
 735              		.loc 1 422 0
 736 033a B3F5007F 		cmp	r3, #512
 737 033e 02DB     		blt	.L57
 738 0340 6948     		ldr	r0, .L123+4
 739 0342 4280     		strh	r2, [r0, #2]	@ movhi
 740 0344 8FE7     		b	.L58
 741              	.L57:
 423:../Source Files/lpc17xx_can.c **** 			{
 424:../Source Files/lpc17xx_can.c **** 				return CAN_OBJECTS_FULL_ERROR;
 425:../Source Files/lpc17xx_can.c **** 			}
 426:../Source Files/lpc17xx_can.c **** 			ctrl1 = AFSection->SFF_Sec->controller;
 742              		.loc 1 426 0
 743 0346 8C68     		ldr	r4, [r1, #8]
 427:../Source Files/lpc17xx_can.c **** 			SID = AFSection->SFF_Sec->id_11;
 428:../Source Files/lpc17xx_can.c **** 			dis1 = AFSection->SFF_Sec->disable;
 429:../Source Files/lpc17xx_can.c **** 
 430:../Source Files/lpc17xx_can.c **** 			//check parameter
 431:../Source Files/lpc17xx_can.c **** 			CHECK_PARAM(PARAM_CTRL(ctrl1));
 432:../Source Files/lpc17xx_can.c **** 			CHECK_PARAM(PARAM_ID_11(SID));
 433:../Source Files/lpc17xx_can.c **** 			CHECK_PARAM(PARAM_MSG_DISABLE(dis1));
 434:../Source Files/lpc17xx_can.c **** 
 435:../Source Files/lpc17xx_can.c **** 			entry = 0x00; //reset entry value
 436:../Source Files/lpc17xx_can.c **** 			if((CANAF_std_cnt & 0x00000001)==0)
 744              		.loc 1 436 0
 745 0348 12F0010F 		tst	r2, #1
 426:../Source Files/lpc17xx_can.c **** 			ctrl1 = AFSection->SFF_Sec->controller;
 746              		.loc 1 426 0
 747 034c 2678     		ldrb	r6, [r4, #0]	@ zero_extendqisi2
 748              	.LVL75:
 427:../Source Files/lpc17xx_can.c **** 			SID = AFSection->SFF_Sec->id_11;
 749              		.loc 1 427 0
 750 034e 6588     		ldrh	r5, [r4, #2]
 751              	.LVL76:
 428:../Source Files/lpc17xx_can.c **** 			dis1 = AFSection->SFF_Sec->disable;
 752              		.loc 1 428 0
 753 0350 94F801C0 		ldrb	ip, [r4, #1]	@ zero_extendqisi2
 754              	.LVL77:
 755 0354 6548     		ldr	r0, .L123+8
 756              		.loc 1 436 0
 757 0356 24D1     		bne	.L59
 437:../Source Files/lpc17xx_can.c **** 			{
 438:../Source Files/lpc17xx_can.c **** 				if(CANAF_std_cnt !=0 )
 758              		.loc 1 438 0
 759 0358 5AB1     		cbz	r2, .L60
 439:../Source Files/lpc17xx_can.c **** 				{
 440:../Source Files/lpc17xx_can.c **** 					buf = LPC_CANAF_RAM->mask[count-1];
 760              		.loc 1 440 0
 761 035a 03F1FF38 		add	r8, r3, #-1
 762 035e 50F82880 		ldr	r8, [r0, r8, lsl #2]
 763              	.LVL78:
 441:../Source Files/lpc17xx_can.c **** 					ID_temp = (buf & 0xE7FF); //mask controller & identifier bits
 764              		.loc 1 441 0
 765 0362 4EF2FF70 		movw	r0, #59391
 766 0366 08EA0000 		and	r0, r8, r0
 442:../Source Files/lpc17xx_can.c **** 					if(ID_temp > ((ctrl1<<13)|SID))
 767              		.loc 1 442 0
 768 036a 45EA4638 		orr	r8, r5, r6, lsl #13
 769              	.LVL79:
 770 036e 4045     		cmp	r0, r8
 771 0370 25DC     		bgt	.L113
 772              	.L60:
 773              	.LVL80:
 443:../Source Files/lpc17xx_can.c **** 					{
 444:../Source Files/lpc17xx_can.c **** 						return CAN_AF_ENTRY_ERROR;
 445:../Source Files/lpc17xx_can.c **** 					}
 446:../Source Files/lpc17xx_can.c **** 				}
 447:../Source Files/lpc17xx_can.c **** 				entry = (ctrl1<<29)|(dis1<<28)|(SID<<16);
 448:../Source Files/lpc17xx_can.c **** 				LPC_CANAF_RAM->mask[count] &= 0x0000FFFF;
 774              		.loc 1 448 0
 775 0372 5E48     		ldr	r0, .L123+8
 447:../Source Files/lpc17xx_can.c **** 				entry = (ctrl1<<29)|(dis1<<28)|(SID<<16);
 776              		.loc 1 447 0
 777 0374 7607     		lsls	r6, r6, #29
 778              	.LVL81:
 779              		.loc 1 448 0
 780 0376 50F82380 		ldr	r8, [r0, r3, lsl #2]
 447:../Source Files/lpc17xx_can.c **** 				entry = (ctrl1<<29)|(dis1<<28)|(SID<<16);
 781              		.loc 1 447 0
 782 037a 46EA0C7C 		orr	ip, r6, ip, lsl #28
 783              	.LVL82:
 784              		.loc 1 448 0
 785 037e 1FFA88F8 		uxth	r8, r8
 786 0382 40F82380 		str	r8, [r0, r3, lsl #2]
 449:../Source Files/lpc17xx_can.c **** 				LPC_CANAF_RAM->mask[count] |= entry;
 787              		.loc 1 449 0
 788 0386 50F82380 		ldr	r8, [r0, r3, lsl #2]
 447:../Source Files/lpc17xx_can.c **** 				entry = (ctrl1<<29)|(dis1<<28)|(SID<<16);
 789              		.loc 1 447 0
 790 038a 4CEA0545 		orr	r5, ip, r5, lsl #16
 791              	.LVL83:
 792              		.loc 1 449 0
 793 038e 48EA0505 		orr	r5, r8, r5
 794 0392 40F82350 		str	r5, [r0, r3, lsl #2]
 450:../Source Files/lpc17xx_can.c **** 				CANAF_std_cnt++;
 451:../Source Files/lpc17xx_can.c **** 				if(CANAF_std_cnt == AFSection->SFF_NumEntry)//if this is the last SFF entry
 795              		.loc 1 451 0
 796 0396 0D7B     		ldrb	r5, [r1, #12]	@ zero_extendqisi2
 347:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_SetupAFLUT(LPC_CANAF_TypeDef* CANAFx, AF_SectionDef* AFSection)
 797              		.loc 1 347 0
 798 0398 501C     		adds	r0, r2, #1
 799              		.loc 1 451 0
 800 039a 80B2     		uxth	r0, r0
 801 039c 8542     		cmp	r5, r0
 802 039e 22D1     		bne	.L61
 803 03a0 1FE0     		b	.L116
 804              	.LVL84:
 805              	.L59:
 452:../Source Files/lpc17xx_can.c **** 					count++;
 453:../Source Files/lpc17xx_can.c **** 			}
 454:../Source Files/lpc17xx_can.c **** 			else
 455:../Source Files/lpc17xx_can.c **** 			{
 456:../Source Files/lpc17xx_can.c **** 				buf = LPC_CANAF_RAM->mask[count];
 806              		.loc 1 456 0
 807 03a2 50F82390 		ldr	r9, [r0, r3, lsl #2]
 808              	.LVL85:
 457:../Source Files/lpc17xx_can.c **** 				ID_temp = (buf >>16) & 0xE7FF;
 458:../Source Files/lpc17xx_can.c **** 				if(ID_temp > ((ctrl1<<13)|SID))
 809              		.loc 1 458 0
 810 03a6 4FEA4638 		lsl	r8, r6, #13
 457:../Source Files/lpc17xx_can.c **** 				ID_temp = (buf >>16) & 0xE7FF;
 811              		.loc 1 457 0
 812 03aa 4FEA1949 		lsr	r9, r9, #16
 813              	.LVL86:
 814 03ae 4EF2FF76 		movw	r6, #59391
 815 03b2 09EA0606 		and	r6, r9, r6
 816              		.loc 1 458 0
 817 03b6 48EA0509 		orr	r9, r8, r5
 818 03ba 4E45     		cmp	r6, r9
 819 03bc 02DD     		ble	.L62
 820              	.L113:
 821 03be 4A49     		ldr	r1, .L123+4
 822              	.LVL87:
 823 03c0 4A80     		strh	r2, [r1, #2]	@ movhi
 824 03c2 6AE7     		b	.L53
 825              	.LVL88:
 826              	.L62:
 459:../Source Files/lpc17xx_can.c **** 				{
 460:../Source Files/lpc17xx_can.c **** 					return CAN_AF_ENTRY_ERROR;
 461:../Source Files/lpc17xx_can.c **** 				}
 462:../Source Files/lpc17xx_can.c **** 				entry = (ctrl1<<13)|(dis1<<12)|(SID<<0);
 463:../Source Files/lpc17xx_can.c **** 				LPC_CANAF_RAM->mask[count] &= 0xFFFF0000;
 827              		.loc 1 463 0
 828 03c4 50F82360 		ldr	r6, [r0, r3, lsl #2]
 462:../Source Files/lpc17xx_can.c **** 				entry = (ctrl1<<13)|(dis1<<12)|(SID<<0);
 829              		.loc 1 462 0
 830 03c8 48EA0C3C 		orr	ip, r8, ip, lsl #12
 831              	.LVL89:
 832              		.loc 1 463 0
 833 03cc 360C     		lsrs	r6, r6, #16
 834 03ce 3604     		lsls	r6, r6, #16
 835 03d0 40F82360 		str	r6, [r0, r3, lsl #2]
 464:../Source Files/lpc17xx_can.c **** 				LPC_CANAF_RAM->mask[count] |= entry;
 836              		.loc 1 464 0
 837 03d4 50F82360 		ldr	r6, [r0, r3, lsl #2]
 462:../Source Files/lpc17xx_can.c **** 				entry = (ctrl1<<13)|(dis1<<12)|(SID<<0);
 838              		.loc 1 462 0
 839 03d8 4CEA0505 		orr	r5, ip, r5
 840              	.LVL90:
 841              		.loc 1 464 0
 842 03dc 3543     		orrs	r5, r5, r6
 843 03de 40F82350 		str	r5, [r0, r3, lsl #2]
 844              	.LVL91:
 845              	.L116:
 465:../Source Files/lpc17xx_can.c **** 				count++;
 846              		.loc 1 465 0
 847 03e2 0133     		adds	r3, r3, #1
 848              	.LVL92:
 849 03e4 9BB2     		uxth	r3, r3
 850              	.LVL93:
 851              	.L61:
 466:../Source Files/lpc17xx_can.c **** 				CANAF_std_cnt++;
 467:../Source Files/lpc17xx_can.c **** 			}
 468:../Source Files/lpc17xx_can.c **** 			AFSection->SFF_Sec = (SFF_Entry *)((uint32_t)(AFSection->SFF_Sec)+ sizeof(SFF_Entry));
 852              		.loc 1 468 0
 853 03e6 0434     		adds	r4, r4, #4
 854              	.LVL94:
 855 03e8 0132     		adds	r2, r2, #1
 856              	.LVL95:
 857 03ea 8C60     		str	r4, [r1, #8]
 858              	.LVL96:
 859 03ec 92B2     		uxth	r2, r2
 860 03ee 9FE7     		b	.L56
 861              	.LVL97:
 862              	.L119:
 863 03f0 3D48     		ldr	r0, .L123+4
 864 03f2 4280     		strh	r2, [r0, #2]	@ movhi
 865              	.LVL98:
 866              	.L55:
 469:../Source Files/lpc17xx_can.c **** 		}
 470:../Source Files/lpc17xx_can.c **** 	}
 471:../Source Files/lpc17xx_can.c **** 
 472:../Source Files/lpc17xx_can.c **** /***** Setup Group of Standard Frame Format Identifier Section *****/
 473:../Source Files/lpc17xx_can.c **** 	if(AFSection->SFF_GPR_Sec != NULL)
 867              		.loc 1 473 0
 868 03f4 0A69     		ldr	r2, [r1, #16]
 869 03f6 002A     		cmp	r2, #0
 870 03f8 49D0     		beq	.L64
 871 03fa 3B4E     		ldr	r6, .L123+4
 872 03fc B588     		ldrh	r5, [r6, #4]
 873 03fe 2A46     		mov	r2, r5
 874              	.LVL99:
 875              	.L65:
 347:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_SetupAFLUT(LPC_CANAF_TypeDef* CANAFx, AF_SectionDef* AFSection)
 876              		.loc 1 347 0 discriminator 1
 877 0400 5C1B     		subs	r4, r3, r5
 878 0402 A018     		adds	r0, r4, r2
 879 0404 84B2     		uxth	r4, r0
 880              	.LVL100:
 474:../Source Files/lpc17xx_can.c **** 	{
 475:../Source Files/lpc17xx_can.c **** 		for(i=0;i<(AFSection->SFF_GPR_NumEntry);i++)
 881              		.loc 1 475 0 discriminator 1
 882 0406 0E7D     		ldrb	r6, [r1, #20]	@ zero_extendqisi2
 883 0408 501B     		subs	r0, r2, r5
 884              	.LVL101:
 885 040a 80B2     		uxth	r0, r0
 886 040c 8642     		cmp	r6, r0
 887 040e 3BD9     		bls	.L120
 888              	.L70:
 476:../Source Files/lpc17xx_can.c **** 		{
 477:../Source Files/lpc17xx_can.c **** 			if(count + 1 > 512)
 889              		.loc 1 477 0
 890 0410 B4F5007F 		cmp	r4, #512
 891 0414 02DB     		blt	.L66
 892 0416 344B     		ldr	r3, .L123+4
 893 0418 9A80     		strh	r2, [r3, #4]	@ movhi
 894 041a 24E7     		b	.L58
 895              	.L66:
 478:../Source Files/lpc17xx_can.c **** 			{
 479:../Source Files/lpc17xx_can.c **** 				return CAN_OBJECTS_FULL_ERROR;
 480:../Source Files/lpc17xx_can.c **** 			}
 481:../Source Files/lpc17xx_can.c **** 			ctrl1 = AFSection->SFF_GPR_Sec->controller1;
 896              		.loc 1 481 0
 897 041c 0869     		ldr	r0, [r1, #16]
 482:../Source Files/lpc17xx_can.c **** 			ctrl2 = AFSection->SFF_GPR_Sec->controller2;
 483:../Source Files/lpc17xx_can.c **** 			dis1 = AFSection->SFF_GPR_Sec->disable1;
 484:../Source Files/lpc17xx_can.c **** 			dis2 = AFSection->SFF_GPR_Sec->disable2;
 898              		.loc 1 484 0
 899 041e 4679     		ldrb	r6, [r0, #5]	@ zero_extendqisi2
 481:../Source Files/lpc17xx_can.c **** 			ctrl1 = AFSection->SFF_GPR_Sec->controller1;
 900              		.loc 1 481 0
 901 0420 0778     		ldrb	r7, [r0, #0]	@ zero_extendqisi2
 902              	.LVL102:
 903              		.loc 1 484 0
 904 0422 0196     		str	r6, [sp, #4]
 482:../Source Files/lpc17xx_can.c **** 			ctrl2 = AFSection->SFF_GPR_Sec->controller2;
 905              		.loc 1 482 0
 906 0424 90F80480 		ldrb	r8, [r0, #4]	@ zero_extendqisi2
 907              	.LVL103:
 483:../Source Files/lpc17xx_can.c **** 			dis1 = AFSection->SFF_GPR_Sec->disable1;
 908              		.loc 1 483 0
 909 0428 90F801A0 		ldrb	sl, [r0, #1]	@ zero_extendqisi2
 910              	.LVL104:
 485:../Source Files/lpc17xx_can.c **** 			lowerSID = AFSection->SFF_GPR_Sec->lowerID;
 911              		.loc 1 485 0
 912 042c 4688     		ldrh	r6, [r0, #2]
 913              	.LVL105:
 486:../Source Files/lpc17xx_can.c **** 			upperSID = AFSection->SFF_GPR_Sec->upperID;
 914              		.loc 1 486 0
 915 042e B0F80690 		ldrh	r9, [r0, #6]
 916              	.LVL106:
 487:../Source Files/lpc17xx_can.c **** 
 488:../Source Files/lpc17xx_can.c **** 			/* check parameter */
 489:../Source Files/lpc17xx_can.c **** 			CHECK_PARAM(PARAM_CTRL(ctrl1));
 490:../Source Files/lpc17xx_can.c **** 			CHECK_PARAM(PARAM_CTRL(ctrl2));
 491:../Source Files/lpc17xx_can.c **** 			CHECK_PARAM(PARAM_MSG_DISABLE(dis1));
 492:../Source Files/lpc17xx_can.c **** 			CHECK_PARAM(PARAM_MSG_DISABLE(dis2));
 493:../Source Files/lpc17xx_can.c **** 			CHECK_PARAM(PARAM_ID_11(lowerSID));
 494:../Source Files/lpc17xx_can.c **** 			CHECK_PARAM(PARAM_ID_11(upperSID));
 495:../Source Files/lpc17xx_can.c **** 
 496:../Source Files/lpc17xx_can.c **** 			entry = 0x00;
 497:../Source Files/lpc17xx_can.c **** 			if(CANAF_gstd_cnt!=0)
 917              		.loc 1 497 0
 918 0432 A2B1     		cbz	r2, .L67
 498:../Source Files/lpc17xx_can.c **** 			{
 499:../Source Files/lpc17xx_can.c **** 				buf = LPC_CANAF_RAM->mask[count-1];
 919              		.loc 1 499 0
 920 0434 DFF8B4C0 		ldr	ip, .L123+8
 921 0438 04F1FF3B 		add	fp, r4, #-1
 922 043c 5CF82BB0 		ldr	fp, [ip, fp, lsl #2]
 923              	.LVL107:
 500:../Source Files/lpc17xx_can.c **** 				ID_temp = buf & 0xE7FF;
 501:../Source Files/lpc17xx_can.c **** 				if((ctrl1 != ctrl2)||(lowerSID > upperSID)||(ID_temp > ((ctrl1<<13)|lowerSID)))
 924              		.loc 1 501 0
 925 0440 4745     		cmp	r7, r8
 500:../Source Files/lpc17xx_can.c **** 				ID_temp = buf & 0xE7FF;
 926              		.loc 1 500 0
 927 0442 4EF2FF7C 		movw	ip, #59391
 928 0446 0BEA0C0C 		and	ip, fp, ip
 929              	.LVL108:
 930              		.loc 1 501 0
 931 044a 05D1     		bne	.L114
 932              	.L68:
 933              		.loc 1 501 0 is_stmt 0 discriminator 1
 934 044c 4E45     		cmp	r6, r9
 935 044e 03D8     		bhi	.L114
 936              	.L69:
 937 0450 46EA473B 		orr	fp, r6, r7, lsl #13
 938              	.LVL109:
 939 0454 DC45     		cmp	ip, fp
 940 0456 02DD     		ble	.L67
 941              	.L114:
 942 0458 2349     		ldr	r1, .L123+4
 943              	.LVL110:
 944 045a 8A80     		strh	r2, [r1, #4]	@ movhi
 945 045c 1DE7     		b	.L53
 946              	.LVL111:
 947              	.L67:
 502:../Source Files/lpc17xx_can.c **** 				{
 503:../Source Files/lpc17xx_can.c **** 					return CAN_AF_ENTRY_ERROR;
 504:../Source Files/lpc17xx_can.c **** 				}
 505:../Source Files/lpc17xx_can.c **** 			}
 506:../Source Files/lpc17xx_can.c **** 			entry = (ctrl1 << 29)|(dis1 << 28)|(lowerSID << 16)|  \
 948              		.loc 1 506 0 is_stmt 1
 949 045e 4FEA0A7A 		lsl	sl, sl, #28
 950 0462 4AEA4777 		orr	r7, sl, r7, lsl #29
 951 0466 47EA0909 		orr	r9, r7, r9
 952 046a 49EA0646 		orr	r6, r9, r6, lsl #16
 507:../Source Files/lpc17xx_can.c **** 					(ctrl2 << 13)|(dis2 << 12)|(upperSID << 0);
 953              		.loc 1 507 0
 954 046e 019F     		ldr	r7, [sp, #4]
 955 0470 46EA4836 		orr	r6, r6, r8, lsl #13
 956 0474 46EA0736 		orr	r6, r6, r7, lsl #12
 957              	.LVL112:
 508:../Source Files/lpc17xx_can.c **** 			LPC_CANAF_RAM->mask[count] = entry;
 958              		.loc 1 508 0
 959 0478 1C4F     		ldr	r7, .L123+8
 509:../Source Files/lpc17xx_can.c **** 			CANAF_gstd_cnt++;
 510:../Source Files/lpc17xx_can.c **** 			count++;
 511:../Source Files/lpc17xx_can.c **** 			AFSection->SFF_GPR_Sec = (SFF_GPR_Entry *)((uint32_t)(AFSection->SFF_GPR_Sec)+ sizeof(SFF_GPR_En
 960              		.loc 1 511 0
 961 047a 0830     		adds	r0, r0, #8
 962              	.LVL113:
 508:../Source Files/lpc17xx_can.c **** 			LPC_CANAF_RAM->mask[count] = entry;
 963              		.loc 1 508 0
 964 047c 47F82460 		str	r6, [r7, r4, lsl #2]
 509:../Source Files/lpc17xx_can.c **** 			CANAF_gstd_cnt++;
 965              		.loc 1 509 0
 966 0480 541C     		adds	r4, r2, #1
 967              	.LVL114:
 968 0482 A2B2     		uxth	r2, r4
 969              	.LVL115:
 970              		.loc 1 511 0
 971 0484 0861     		str	r0, [r1, #16]
 972              	.LVL116:
 973 0486 BBE7     		b	.L65
 974              	.LVL117:
 975              	.L120:
 976 0488 174B     		ldr	r3, .L123+4
 977 048a 9A80     		strh	r2, [r3, #4]	@ movhi
 475:../Source Files/lpc17xx_can.c **** 		for(i=0;i<(AFSection->SFF_GPR_NumEntry);i++)
 978              		.loc 1 475 0
 979 048c 2346     		mov	r3, r4
 980              	.LVL118:
 981              	.L64:
 512:../Source Files/lpc17xx_can.c **** 		}
 513:../Source Files/lpc17xx_can.c **** 	}
 514:../Source Files/lpc17xx_can.c **** 
 515:../Source Files/lpc17xx_can.c **** /***** Setup Explicit Extend Frame Format Identifier Section *****/
 516:../Source Files/lpc17xx_can.c **** 	if(AFSection->EFF_Sec != NULL)
 982              		.loc 1 516 0
 983 048e 8A69     		ldr	r2, [r1, #24]
 984 0490 002A     		cmp	r2, #0
 985 0492 30D0     		beq	.L71
 986 0494 144D     		ldr	r5, .L123+4
 987 0496 EC88     		ldrh	r4, [r5, #6]
 988 0498 2246     		mov	r2, r4
 989              	.LVL119:
 990              	.L72:
 347:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_SetupAFLUT(LPC_CANAF_TypeDef* CANAFx, AF_SectionDef* AFSection)
 991              		.loc 1 347 0 discriminator 1
 992 049a 1E1B     		subs	r6, r3, r4
 993 049c B018     		adds	r0, r6, r2
 517:../Source Files/lpc17xx_can.c **** 	{
 518:../Source Files/lpc17xx_can.c **** 		for(i=0;i<(AFSection->EFF_NumEntry);i++)
 994              		.loc 1 518 0 discriminator 1
 995 049e 151B     		subs	r5, r2, r4
 996 04a0 0E7F     		ldrb	r6, [r1, #28]	@ zero_extendqisi2
 997 04a2 ADB2     		uxth	r5, r5
 998 04a4 AE42     		cmp	r6, r5
 347:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_SetupAFLUT(LPC_CANAF_TypeDef* CANAFx, AF_SectionDef* AFSection)
 999              		.loc 1 347 0 discriminator 1
 1000 04a6 80B2     		uxth	r0, r0
 1001              	.LVL120:
 1002              		.loc 1 518 0 discriminator 1
 1003 04a8 22D9     		bls	.L121
 1004              	.L75:
 519:../Source Files/lpc17xx_can.c **** 		{
 520:../Source Files/lpc17xx_can.c **** 			if(count + 1 > 512)
 1005              		.loc 1 520 0
 1006 04aa B0F5007F 		cmp	r0, #512
 1007 04ae 02DB     		blt	.L73
 1008 04b0 0D4B     		ldr	r3, .L123+4
 1009 04b2 DA80     		strh	r2, [r3, #6]	@ movhi
 1010 04b4 D7E6     		b	.L58
 1011              	.L73:
 521:../Source Files/lpc17xx_can.c **** 			{
 522:../Source Files/lpc17xx_can.c **** 				return CAN_OBJECTS_FULL_ERROR;
 523:../Source Files/lpc17xx_can.c **** 			}
 524:../Source Files/lpc17xx_can.c **** 			EID = AFSection->EFF_Sec->ID_29;
 1012              		.loc 1 524 0
 1013 04b6 8D69     		ldr	r5, [r1, #24]
 1014              	.LVL121:
 525:../Source Files/lpc17xx_can.c **** 			ctrl1 = AFSection->EFF_Sec->controller;
 526:../Source Files/lpc17xx_can.c **** 
 527:../Source Files/lpc17xx_can.c **** 			// check parameter
 528:../Source Files/lpc17xx_can.c **** 			CHECK_PARAM(PARAM_ID_29(EID));
 529:../Source Files/lpc17xx_can.c **** 			CHECK_PARAM(PARAM_CTRL(ctrl1));
 530:../Source Files/lpc17xx_can.c **** 
 531:../Source Files/lpc17xx_can.c **** 			entry = (ctrl1 << 29)|(EID << 0);
 1015              		.loc 1 531 0
 1016 04b8 2E78     		ldrb	r6, [r5, #0]	@ zero_extendqisi2
 1017 04ba 6D68     		ldr	r5, [r5, #4]
 1018              	.LVL122:
 1019 04bc 45EA4676 		orr	r6, r5, r6, lsl #29
 1020              	.LVL123:
 1021 04c0 0A4D     		ldr	r5, .L123+8
 1022              	.LVL124:
 532:../Source Files/lpc17xx_can.c **** 			if(CANAF_ext_cnt != 0)
 1023              		.loc 1 532 0
 1024 04c2 3AB1     		cbz	r2, .L74
 533:../Source Files/lpc17xx_can.c **** 			{
 534:../Source Files/lpc17xx_can.c **** 				buf = LPC_CANAF_RAM->mask[count-1];
 1025              		.loc 1 534 0
 1026 04c4 471E     		subs	r7, r0, #1
 1027 04c6 55F82770 		ldr	r7, [r5, r7, lsl #2]
 1028              	.LVL125:
 535:../Source Files/lpc17xx_can.c **** //				EID_temp = buf & 0x0FFFFFFF;
 536:../Source Files/lpc17xx_can.c **** 				if(buf > entry)
 1029              		.loc 1 536 0
 1030 04ca B742     		cmp	r7, r6
 1031 04cc 02D9     		bls	.L74
 1032 04ce 0649     		ldr	r1, .L123+4
 1033              	.LVL126:
 1034 04d0 CA80     		strh	r2, [r1, #6]	@ movhi
 1035 04d2 E2E6     		b	.L53
 1036              	.LVL127:
 1037              	.L74:
 537:../Source Files/lpc17xx_can.c **** 				{
 538:../Source Files/lpc17xx_can.c **** 					return CAN_AF_ENTRY_ERROR;
 539:../Source Files/lpc17xx_can.c **** 				}
 540:../Source Files/lpc17xx_can.c **** 			}
 541:../Source Files/lpc17xx_can.c **** 			LPC_CANAF_RAM->mask[count] = entry;
 1038              		.loc 1 541 0
 1039 04d4 45F82060 		str	r6, [r5, r0, lsl #2]
 542:../Source Files/lpc17xx_can.c **** 			CANAF_ext_cnt ++;
 543:../Source Files/lpc17xx_can.c **** 			count++;
 544:../Source Files/lpc17xx_can.c **** 			AFSection->EFF_Sec = (EFF_Entry *)((uint32_t)(AFSection->EFF_Sec)+ sizeof(EFF_Entry));
 1040              		.loc 1 544 0
 1041 04d8 8E69     		ldr	r6, [r1, #24]
 1042              	.LVL128:
 542:../Source Files/lpc17xx_can.c **** 			CANAF_ext_cnt ++;
 1043              		.loc 1 542 0
 1044 04da 501C     		adds	r0, r2, #1
 1045              	.LVL129:
 1046              		.loc 1 544 0
 1047 04dc 0836     		adds	r6, r6, #8
 542:../Source Files/lpc17xx_can.c **** 			CANAF_ext_cnt ++;
 1048              		.loc 1 542 0
 1049 04de 82B2     		uxth	r2, r0
 1050              	.LVL130:
 1051              		.loc 1 544 0
 1052 04e0 8E61     		str	r6, [r1, #24]
 1053              	.LVL131:
 1054 04e2 DAE7     		b	.L72
 1055              	.L124:
 1056              		.align	2
 1057              	.L123:
 1058 04e4 00000000 		.word	FULLCAN_ENABLE
 1059 04e8 00000000 		.word	.LANCHOR0
 1060 04ec 00800340 		.word	1073971200
 1061              	.LVL132:
 1062              	.L121:
 1063 04f0 334B     		ldr	r3, .L125
 1064 04f2 DA80     		strh	r2, [r3, #6]	@ movhi
 518:../Source Files/lpc17xx_can.c **** 		for(i=0;i<(AFSection->EFF_NumEntry);i++)
 1065              		.loc 1 518 0
 1066 04f4 0346     		mov	r3, r0
 1067              	.LVL133:
 1068              	.L71:
 545:../Source Files/lpc17xx_can.c **** 		}
 546:../Source Files/lpc17xx_can.c **** 	}
 547:../Source Files/lpc17xx_can.c **** 
 548:../Source Files/lpc17xx_can.c **** /***** Setup Group of Extended Frame Format Identifier Section *****/
 549:../Source Files/lpc17xx_can.c **** 	if(AFSection->EFF_GPR_Sec != NULL)
 1069              		.loc 1 549 0
 1070 04f6 0A6A     		ldr	r2, [r1, #32]
 1071 04f8 12BB     		cbnz	r2, .L76
 1072              	.LVL134:
 1073              	.L85:
 550:../Source Files/lpc17xx_can.c **** 	{
 551:../Source Files/lpc17xx_can.c **** 		for(i=0;i<(AFSection->EFF_GPR_NumEntry);i++)
 552:../Source Files/lpc17xx_can.c **** 		{
 553:../Source Files/lpc17xx_can.c **** 			if(count + 2 > 512)
 554:../Source Files/lpc17xx_can.c **** 			{
 555:../Source Files/lpc17xx_can.c **** 				return CAN_OBJECTS_FULL_ERROR;
 556:../Source Files/lpc17xx_can.c **** 			}
 557:../Source Files/lpc17xx_can.c **** 			ctrl1 = AFSection->EFF_GPR_Sec->controller1;
 558:../Source Files/lpc17xx_can.c **** 			ctrl2 = AFSection->EFF_GPR_Sec->controller2;
 559:../Source Files/lpc17xx_can.c **** 			lowerEID = AFSection->EFF_GPR_Sec->lowerEID;
 560:../Source Files/lpc17xx_can.c **** 			upperEID = AFSection->EFF_GPR_Sec->upperEID;
 561:../Source Files/lpc17xx_can.c **** 
 562:../Source Files/lpc17xx_can.c **** 			//check parameter
 563:../Source Files/lpc17xx_can.c **** 			CHECK_PARAM(PARAM_CTRL(ctrl1));
 564:../Source Files/lpc17xx_can.c **** 			CHECK_PARAM(PARAM_CTRL(ctrl2));
 565:../Source Files/lpc17xx_can.c **** 			CHECK_PARAM(PARAM_ID_29(lowerEID));
 566:../Source Files/lpc17xx_can.c **** 			CHECK_PARAM(PARAM_ID_29(upperEID));
 567:../Source Files/lpc17xx_can.c **** 
 568:../Source Files/lpc17xx_can.c **** 			entry = 0x00;
 569:../Source Files/lpc17xx_can.c **** 			if(CANAF_gext_cnt != 0)
 570:../Source Files/lpc17xx_can.c **** 			{
 571:../Source Files/lpc17xx_can.c **** 				buf = LPC_CANAF_RAM->mask[count-1];
 572:../Source Files/lpc17xx_can.c **** //				EID_temp = buf & 0x0FFFFFFF;
 573:../Source Files/lpc17xx_can.c **** 				if((ctrl1 != ctrl2) || (lowerEID > upperEID) || (buf > ((ctrl1 << 29)|(lowerEID << 0))))
 574:../Source Files/lpc17xx_can.c **** 				{
 575:../Source Files/lpc17xx_can.c **** 					return CAN_AF_ENTRY_ERROR;
 576:../Source Files/lpc17xx_can.c **** 				}
 577:../Source Files/lpc17xx_can.c **** 			}
 578:../Source Files/lpc17xx_can.c **** 			entry = (ctrl1 << 29)|(lowerEID << 0);
 579:../Source Files/lpc17xx_can.c **** 			LPC_CANAF_RAM->mask[count++] = entry;
 580:../Source Files/lpc17xx_can.c **** 			entry = (ctrl2 << 29)|(upperEID << 0);
 581:../Source Files/lpc17xx_can.c **** 			LPC_CANAF_RAM->mask[count++] = entry;
 582:../Source Files/lpc17xx_can.c **** 			CANAF_gext_cnt++;
 583:../Source Files/lpc17xx_can.c **** 			AFSection->EFF_GPR_Sec = (EFF_GPR_Entry *)((uint32_t)(AFSection->EFF_GPR_Sec)+ sizeof(EFF_GPR_En
 584:../Source Files/lpc17xx_can.c **** 		}
 585:../Source Files/lpc17xx_can.c **** 	}
 586:../Source Files/lpc17xx_can.c **** 	//update address values
 587:../Source Files/lpc17xx_can.c **** 	LPC_CANAF->SFF_sa = ((CANAF_FullCAN_cnt + 1)>>1)<<2;
 1074              		.loc 1 587 0
 1075 04fa 314A     		ldr	r2, .L125
 1076 04fc 1388     		ldrh	r3, [r2, #0]
 1077 04fe 581C     		adds	r0, r3, #1
 1078 0500 4110     		asrs	r1, r0, #1
 1079 0502 304B     		ldr	r3, .L125+4
 1080 0504 8800     		lsls	r0, r1, #2
 588:../Source Files/lpc17xx_can.c **** 	LPC_CANAF->SFF_GRP_sa = LPC_CANAF->SFF_sa + (((CANAF_std_cnt+1)>>1)<< 2);
 1081              		.loc 1 588 0
 1082 0506 5188     		ldrh	r1, [r2, #2]
 587:../Source Files/lpc17xx_can.c **** 	LPC_CANAF->SFF_sa = ((CANAF_FullCAN_cnt + 1)>>1)<<2;
 1083              		.loc 1 587 0
 1084 0508 5860     		str	r0, [r3, #4]
 1085              		.loc 1 588 0
 1086 050a 5868     		ldr	r0, [r3, #4]
 1087 050c 0131     		adds	r1, r1, #1
 1088 050e 4910     		asrs	r1, r1, #1
 1089 0510 00EB8100 		add	r0, r0, r1, lsl #2
 1090 0514 9860     		str	r0, [r3, #8]
 589:../Source Files/lpc17xx_can.c **** 	LPC_CANAF->EFF_sa = LPC_CANAF->SFF_GRP_sa + (CANAF_gstd_cnt << 2);
 1091              		.loc 1 589 0
 1092 0516 9968     		ldr	r1, [r3, #8]
 1093 0518 9088     		ldrh	r0, [r2, #4]
 1094 051a 01EB8001 		add	r1, r1, r0, lsl #2
 1095 051e D960     		str	r1, [r3, #12]
 590:../Source Files/lpc17xx_can.c **** 	LPC_CANAF->EFF_GRP_sa = LPC_CANAF->EFF_sa + (CANAF_ext_cnt << 2);
 1096              		.loc 1 590 0
 1097 0520 D088     		ldrh	r0, [r2, #6]
 1098 0522 D968     		ldr	r1, [r3, #12]
 591:../Source Files/lpc17xx_can.c **** 	LPC_CANAF->ENDofTable = LPC_CANAF->EFF_GRP_sa + (CANAF_gext_cnt << 3);
 1099              		.loc 1 591 0
 1100 0524 1289     		ldrh	r2, [r2, #8]
 590:../Source Files/lpc17xx_can.c **** 	LPC_CANAF->EFF_GRP_sa = LPC_CANAF->EFF_sa + (CANAF_ext_cnt << 2);
 1101              		.loc 1 590 0
 1102 0526 01EB8001 		add	r1, r1, r0, lsl #2
 1103 052a 1961     		str	r1, [r3, #16]
 1104              		.loc 1 591 0
 1105 052c 1869     		ldr	r0, [r3, #16]
 1106 052e 00EBC201 		add	r1, r0, r2, lsl #3
 592:../Source Files/lpc17xx_can.c **** 
 593:../Source Files/lpc17xx_can.c **** 	if(FULLCAN_ENABLE == DISABLE)
 1107              		.loc 1 593 0
 1108 0532 2548     		ldr	r0, .L125+8
 591:../Source Files/lpc17xx_can.c **** 	LPC_CANAF->ENDofTable = LPC_CANAF->EFF_GRP_sa + (CANAF_gext_cnt << 3);
 1109              		.loc 1 591 0
 1110 0534 5961     		str	r1, [r3, #20]
 1111              		.loc 1 593 0
 1112 0536 0278     		ldrb	r2, [r0, #0]	@ zero_extendqisi2
 1113 0538 002A     		cmp	r2, #0
 1114 053a 3DD0     		beq	.L117
 1115              	.L110:
 594:../Source Files/lpc17xx_can.c **** 	{
 595:../Source Files/lpc17xx_can.c **** 		LPC_CANAF->AFMR = 0x00; // Normal mode
 596:../Source Files/lpc17xx_can.c **** 	}
 597:../Source Files/lpc17xx_can.c **** 	else
 598:../Source Files/lpc17xx_can.c **** 	{
 599:../Source Files/lpc17xx_can.c **** 		LPC_CANAF->AFMR = 0x04;
 1116              		.loc 1 599 0
 1117 053c 0422     		movs	r2, #4
 1118 053e 3BE0     		b	.L117
 1119              	.LVL135:
 1120              	.L76:
 1121 0540 1F4C     		ldr	r4, .L125
 1122 0542 2689     		ldrh	r6, [r4, #8]
 549:../Source Files/lpc17xx_can.c **** 	if(AFSection->EFF_GPR_Sec != NULL)
 1123              		.loc 1 549 0
 1124 0544 3246     		mov	r2, r6
 1125              	.LVL136:
 1126              	.L79:
 551:../Source Files/lpc17xx_can.c **** 		for(i=0;i<(AFSection->EFF_GPR_NumEntry);i++)
 1127              		.loc 1 551 0 discriminator 1
 1128 0546 901B     		subs	r0, r2, r6
 1129 0548 91F82440 		ldrb	r4, [r1, #36]	@ zero_extendqisi2
 1130 054c 80B2     		uxth	r0, r0
 1131 054e 8442     		cmp	r4, r0
 1132 0550 2FD9     		bls	.L122
 1133              	.L84:
 553:../Source Files/lpc17xx_can.c **** 			if(count + 2 > 512)
 1134              		.loc 1 553 0
 1135 0552 B3F5FF7F 		cmp	r3, #510
 1136 0556 02DD     		ble	.L80
 1137 0558 194B     		ldr	r3, .L125
 1138              	.LVL137:
 1139 055a 1A81     		strh	r2, [r3, #8]	@ movhi
 1140 055c 83E6     		b	.L58
 1141              	.LVL138:
 1142              	.L80:
 557:../Source Files/lpc17xx_can.c **** 			ctrl1 = AFSection->EFF_GPR_Sec->controller1;
 1143              		.loc 1 557 0
 1144 055e 0F6A     		ldr	r7, [r1, #32]
 1145 0560 3D78     		ldrb	r5, [r7, #0]	@ zero_extendqisi2
 1146              	.LVL139:
 558:../Source Files/lpc17xx_can.c **** 			ctrl2 = AFSection->EFF_GPR_Sec->controller2;
 1147              		.loc 1 558 0
 1148 0562 97F801C0 		ldrb	ip, [r7, #1]	@ zero_extendqisi2
 1149              	.LVL140:
 559:../Source Files/lpc17xx_can.c **** 			lowerEID = AFSection->EFF_GPR_Sec->lowerEID;
 1150              		.loc 1 559 0
 1151 0566 7C68     		ldr	r4, [r7, #4]
 1152              	.LVL141:
 560:../Source Files/lpc17xx_can.c **** 			upperEID = AFSection->EFF_GPR_Sec->upperEID;
 1153              		.loc 1 560 0
 1154 0568 BF68     		ldr	r7, [r7, #8]
 1155              	.LVL142:
 569:../Source Files/lpc17xx_can.c **** 			if(CANAF_gext_cnt != 0)
 1156              		.loc 1 569 0
 1157 056a 7AB1     		cbz	r2, .L81
 571:../Source Files/lpc17xx_can.c **** 				buf = LPC_CANAF_RAM->mask[count-1];
 1158              		.loc 1 571 0
 1159 056c 1748     		ldr	r0, .L125+12
 1160 056e 03F1FF38 		add	r8, r3, #-1
 573:../Source Files/lpc17xx_can.c **** 				if((ctrl1 != ctrl2) || (lowerEID > upperEID) || (buf > ((ctrl1 << 29)|(lowerEID << 0))))
 1161              		.loc 1 573 0
 1162 0572 6545     		cmp	r5, ip
 571:../Source Files/lpc17xx_can.c **** 				buf = LPC_CANAF_RAM->mask[count-1];
 1163              		.loc 1 571 0
 1164 0574 50F82880 		ldr	r8, [r0, r8, lsl #2]
 1165              	.LVL143:
 573:../Source Files/lpc17xx_can.c **** 				if((ctrl1 != ctrl2) || (lowerEID > upperEID) || (buf > ((ctrl1 << 29)|(lowerEID << 0))))
 1166              		.loc 1 573 0
 1167 0578 05D1     		bne	.L111
 1168              	.L82:
 573:../Source Files/lpc17xx_can.c **** 				if((ctrl1 != ctrl2) || (lowerEID > upperEID) || (buf > ((ctrl1 << 29)|(lowerEID << 0))))
 1169              		.loc 1 573 0 is_stmt 0 discriminator 1
 1170 057a BC42     		cmp	r4, r7
 1171 057c 03D8     		bhi	.L111
 1172              	.L83:
 1173 057e 44EA4570 		orr	r0, r4, r5, lsl #29
 1174 0582 8045     		cmp	r8, r0
 1175 0584 02D9     		bls	.L81
 1176              	.L111:
 1177 0586 0E49     		ldr	r1, .L125
 1178              	.LVL144:
 1179 0588 0A81     		strh	r2, [r1, #8]	@ movhi
 1180 058a 86E6     		b	.L53
 1181              	.LVL145:
 1182              	.L81:
 579:../Source Files/lpc17xx_can.c **** 			LPC_CANAF_RAM->mask[count++] = entry;
 1183              		.loc 1 579 0 is_stmt 1
 1184 058c 0F48     		ldr	r0, .L125+12
 578:../Source Files/lpc17xx_can.c **** 			entry = (ctrl1 << 29)|(lowerEID << 0);
 1185              		.loc 1 578 0
 1186 058e 44EA4574 		orr	r4, r4, r5, lsl #29
 1187              	.LVL146:
 579:../Source Files/lpc17xx_can.c **** 			LPC_CANAF_RAM->mask[count++] = entry;
 1188              		.loc 1 579 0
 1189 0592 40F82340 		str	r4, [r0, r3, lsl #2]
 1190              	.LVL147:
 1191 0596 5C1C     		adds	r4, r3, #1
 1192              	.LVL148:
 580:../Source Files/lpc17xx_can.c **** 			entry = (ctrl2 << 29)|(upperEID << 0);
 1193              		.loc 1 580 0
 1194 0598 47EA4C77 		orr	r7, r7, ip, lsl #29
 1195              	.LVL149:
 581:../Source Files/lpc17xx_can.c **** 			LPC_CANAF_RAM->mask[count++] = entry;
 1196              		.loc 1 581 0
 1197 059c A4B2     		uxth	r4, r4
 1198 059e 40F82470 		str	r7, [r0, r4, lsl #2]
 583:../Source Files/lpc17xx_can.c **** 			AFSection->EFF_GPR_Sec = (EFF_GPR_Entry *)((uint32_t)(AFSection->EFF_GPR_Sec)+ sizeof(EFF_GPR_En
 1199              		.loc 1 583 0
 1200 05a2 086A     		ldr	r0, [r1, #32]
 581:../Source Files/lpc17xx_can.c **** 			LPC_CANAF_RAM->mask[count++] = entry;
 1201              		.loc 1 581 0
 1202 05a4 0233     		adds	r3, r3, #2
 1203              	.LVL150:
 583:../Source Files/lpc17xx_can.c **** 			AFSection->EFF_GPR_Sec = (EFF_GPR_Entry *)((uint32_t)(AFSection->EFF_GPR_Sec)+ sizeof(EFF_GPR_En
 1204              		.loc 1 583 0
 1205 05a6 0C30     		adds	r0, r0, #12
 1206 05a8 0132     		adds	r2, r2, #1
 1207              	.LVL151:
 581:../Source Files/lpc17xx_can.c **** 			LPC_CANAF_RAM->mask[count++] = entry;
 1208              		.loc 1 581 0
 1209 05aa 9BB2     		uxth	r3, r3
 1210              	.LVL152:
 583:../Source Files/lpc17xx_can.c **** 			AFSection->EFF_GPR_Sec = (EFF_GPR_Entry *)((uint32_t)(AFSection->EFF_GPR_Sec)+ sizeof(EFF_GPR_En
 1211              		.loc 1 583 0
 1212 05ac 0862     		str	r0, [r1, #32]
 1213              	.LVL153:
 1214 05ae 92B2     		uxth	r2, r2
 1215 05b0 C9E7     		b	.L79
 1216              	.LVL154:
 1217              	.L122:
 1218 05b2 0349     		ldr	r1, .L125
 1219              	.LVL155:
 1220 05b4 0A81     		strh	r2, [r1, #8]	@ movhi
 1221 05b6 A0E7     		b	.L85
 1222              	.LVL156:
 1223              	.L117:
 1224              		.loc 1 599 0
 1225 05b8 1A60     		str	r2, [r3, #0]
 600:../Source Files/lpc17xx_can.c **** 	}
 601:../Source Files/lpc17xx_can.c **** 	return CAN_OK;
 1226              		.loc 1 601 0
 1227 05ba 0120     		movs	r0, #1
 1228              	.L48:
 602:../Source Files/lpc17xx_can.c **** }
 1229              		.loc 1 602 0
 1230 05bc BDE8FE8F 		pop	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1231              	.L126:
 1232              		.align	2
 1233              	.L125:
 1234 05c0 00000000 		.word	.LANCHOR0
 1235 05c4 00C00340 		.word	1073987584
 1236 05c8 00000000 		.word	FULLCAN_ENABLE
 1237 05cc 00800340 		.word	1073971200
 1238              		.cfi_endproc
 1239              	.LFE62:
 1241              		.align	1
 1242              		.global	CAN_LoadExplicitEntry
 1243              		.thumb
 1244              		.thumb_func
 1246              	CAN_LoadExplicitEntry:
 1247              	.LFB63:
 603:../Source Files/lpc17xx_can.c **** /********************************************************************//**
 604:../Source Files/lpc17xx_can.c ****  * @brief		Add Explicit ID into AF Look-Up Table dynamically.
 605:../Source Files/lpc17xx_can.c ****  * @param[in]	CANx pointer to LPC_CAN_TypeDef, should be:
 606:../Source Files/lpc17xx_can.c ****  * 				- LPC_CAN1: CAN1 peripheral
 607:../Source Files/lpc17xx_can.c ****  * 				- LPC_CAN2: CAN2 peripheral
 608:../Source Files/lpc17xx_can.c ****  * @param[in]	id: The ID of entry will be added
 609:../Source Files/lpc17xx_can.c ****  * @param[in]	format: is the type of ID Frame Format, should be:
 610:../Source Files/lpc17xx_can.c ****  * 				- STD_ID_FORMAT: 11-bit ID value
 611:../Source Files/lpc17xx_can.c ****  * 				- EXT_ID_FORMAT: 29-bit ID value
 612:../Source Files/lpc17xx_can.c ****  * @return 		CAN Error, could be:
 613:../Source Files/lpc17xx_can.c ****  * 				- CAN_OBJECTS_FULL_ERROR: No more rx or tx objects available
 614:../Source Files/lpc17xx_can.c ****  * 				- CAN_ID_EXIT_ERROR: ID exited in table
 615:../Source Files/lpc17xx_can.c ****  * 				- CAN_OK: ID is added into table successfully
 616:../Source Files/lpc17xx_can.c ****  *********************************************************************/
 617:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_LoadExplicitEntry(LPC_CAN_TypeDef* CANx, uint32_t id, CAN_ID_FORMAT_Type format)
 618:../Source Files/lpc17xx_can.c **** {
 1248              		.loc 1 618 0
 1249              		.cfi_startproc
 1250              		@ args = 0, pretend = 0, frame = 0
 1251              		@ frame_needed = 0, uses_anonymous_args = 0
 1252              	.LVL157:
 619:../Source Files/lpc17xx_can.c **** 	uint32_t tmp0 = 0;
 620:../Source Files/lpc17xx_can.c **** 	uint32_t buf0=0, buf1=0;
 621:../Source Files/lpc17xx_can.c **** 	int16_t cnt1=0, cnt2=0, bound1=0, total=0;
 622:../Source Files/lpc17xx_can.c **** 
 623:../Source Files/lpc17xx_can.c **** 
 624:../Source Files/lpc17xx_can.c **** 	CHECK_PARAM(PARAM_CANx(CANx));
 625:../Source Files/lpc17xx_can.c **** 	CHECK_PARAM(PARAM_ID_FORMAT(format));
 626:../Source Files/lpc17xx_can.c **** 
 627:../Source Files/lpc17xx_can.c **** 	if (CANx == LPC_CAN1)
 1253              		.loc 1 627 0
 1254 05d0 9D4B     		ldr	r3, .L170
 618:../Source Files/lpc17xx_can.c **** {
 1255              		.loc 1 618 0
 1256 05d2 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1257              	.LCFI4:
 1258              		.cfi_def_cfa_offset 36
 1259              		.cfi_offset 4, -36
 1260              		.cfi_offset 5, -32
 1261              		.cfi_offset 6, -28
 1262              		.cfi_offset 7, -24
 1263              		.cfi_offset 8, -20
 1264              		.cfi_offset 9, -16
 1265              		.cfi_offset 10, -12
 1266              		.cfi_offset 11, -8
 1267              		.cfi_offset 14, -4
 1268              		.loc 1 627 0
 1269 05d6 9842     		cmp	r0, r3
 1270 05d8 05D0     		beq	.L156
 628:../Source Files/lpc17xx_can.c **** 	{
 629:../Source Files/lpc17xx_can.c **** 		tmp0 = 0;
 630:../Source Files/lpc17xx_can.c **** 	}
 631:../Source Files/lpc17xx_can.c **** 	else if (CANx == LPC_CAN2)
 1271              		.loc 1 631 0
 1272 05da 03F58044 		add	r4, r3, #16384
 1273 05de 051B     		subs	r5, r0, r4
 1274 05e0 6842     		rsbs	r0, r5, #0
 1275              	.LVL158:
 1276 05e2 6841     		adcs	r0, r0, r5
 1277 05e4 00E0     		b	.L128
 1278              	.LVL159:
 1279              	.L156:
 629:../Source Files/lpc17xx_can.c **** 		tmp0 = 0;
 1280              		.loc 1 629 0
 1281 05e6 0020     		movs	r0, #0
 1282              	.LVL160:
 1283              	.L128:
 632:../Source Files/lpc17xx_can.c **** 	{
 633:../Source Files/lpc17xx_can.c **** 		tmp0 = 1;
 634:../Source Files/lpc17xx_can.c **** 	}
 635:../Source Files/lpc17xx_can.c **** 
 636:../Source Files/lpc17xx_can.c **** 	/* Acceptance Filter Memory full - return */
 637:../Source Files/lpc17xx_can.c **** 	total =((CANAF_FullCAN_cnt+1)>>1)+ CANAF_FullCAN_cnt*3 +((CANAF_std_cnt + 1) >> 1)+  \
 1284              		.loc 1 637 0
 1285 05e8 984B     		ldr	r3, .L170+4
 1286 05ea 4FF0030B 		mov	fp, #3
 1287 05ee B3F80490 		ldrh	r9, [r3, #4]
 1288 05f2 B3F806C0 		ldrh	ip, [r3, #6]
 1289 05f6 B3F80080 		ldrh	r8, [r3, #0]
 1290 05fa 0CEB090A 		add	sl, ip, r9
 1291 05fe 08F10106 		add	r6, r8, #1
 1292 0602 0BFB08A8 		mla	r8, fp, r8, sl
 1293 0606 5C88     		ldrh	r4, [r3, #2]
 1294 0608 1B89     		ldrh	r3, [r3, #8]
 1295 060a 7510     		asrs	r5, r6, #1
 1296 060c 08EB4303 		add	r3, r8, r3, lsl #1
 1297 0610 661C     		adds	r6, r4, #1
 1298 0612 AFB2     		uxth	r7, r5
 1299 0614 7608     		lsrs	r6, r6, #1
 1300 0616 FB18     		adds	r3, r7, r3
 1301 0618 F318     		adds	r3, r6, r3
 1302 061a 9BB2     		uxth	r3, r3
 1303 061c 1FFA83F8 		uxth	r8, r3
 1304              	.LVL161:
 638:../Source Files/lpc17xx_can.c **** 			CANAF_gstd_cnt + CANAF_ext_cnt + (CANAF_gext_cnt<<1);
 639:../Source Files/lpc17xx_can.c **** 	if (total >= 512){ //don't have enough space
 1305              		.loc 1 639 0
 1306 0620 0FFA88FA 		sxth	sl, r8
 1307 0624 BAF5007F 		cmp	sl, #512
 1308 0628 80F20A81 		bge	.L157
 640:../Source Files/lpc17xx_can.c **** 		return CAN_OBJECTS_FULL_ERROR;
 641:../Source Files/lpc17xx_can.c **** 	}
 642:../Source Files/lpc17xx_can.c **** 
 643:../Source Files/lpc17xx_can.c **** 	/* Setup Acceptance Filter Configuration
 644:../Source Files/lpc17xx_can.c ****     Acceptance Filter Mode Register = Off */
 645:../Source Files/lpc17xx_can.c **** 	LPC_CANAF->AFMR = 0x00000001;
 1309              		.loc 1 645 0
 1310 062c DFF824A2 		ldr	sl, .L170+12
 1311 0630 4FF0010B 		mov	fp, #1
 1312 0634 CAF800B0 		str	fp, [sl, #0]
 646:../Source Files/lpc17xx_can.c **** 
 647:../Source Files/lpc17xx_can.c **** /*********** Add Explicit Standard Identifier Frame Format entry *********/
 648:../Source Files/lpc17xx_can.c ****  	if(format == STD_ID_FORMAT)
 1313              		.loc 1 648 0
 1314 0638 002A     		cmp	r2, #0
 1315 063a 40F0BF80 		bne	.L130
 649:../Source Files/lpc17xx_can.c ****  	{
 650:../Source Files/lpc17xx_can.c ****  		id &= 0x07FF;
 1316              		.loc 1 650 0
 1317 063e 4905     		lsls	r1, r1, #21
 1318              	.LVL162:
 651:../Source Files/lpc17xx_can.c ****  		id |= (tmp0 << 13); /* Add controller number */
 1319              		.loc 1 651 0
 1320 0640 4003     		lsls	r0, r0, #13
 1321              	.LVL163:
 652:../Source Files/lpc17xx_can.c **** 		/* Move all remaining sections one place up
 653:../Source Files/lpc17xx_can.c **** 		if new entry will increase FullCAN list */
 654:../Source Files/lpc17xx_can.c **** 		if ((CANAF_std_cnt & 0x0001) == 0)
 1322              		.loc 1 654 0
 1323 0642 14EA0B08 		ands	r8, r4, fp
 651:../Source Files/lpc17xx_can.c ****  		id |= (tmp0 << 13); /* Add controller number */
 1324              		.loc 1 651 0
 1325 0646 40EA5151 		orr	r1, r0, r1, lsr #21
 1326              	.LVL164:
 1327              		.loc 1 654 0
 1328 064a 20D1     		bne	.L131
 655:../Source Files/lpc17xx_can.c **** 		{
 656:../Source Files/lpc17xx_can.c **** 			cnt1   = ((CANAF_FullCAN_cnt+1)>>1)+((CANAF_std_cnt+1)>>1);
 1329              		.loc 1 656 0
 1330 064c F019     		adds	r0, r6, r7
 1331 064e 80B2     		uxth	r0, r0
 657:../Source Files/lpc17xx_can.c **** 			bound1 = total - cnt1;
 1332              		.loc 1 657 0
 1333 0650 1B1A     		subs	r3, r3, r0
 1334              	.LVL165:
 656:../Source Files/lpc17xx_can.c **** 			cnt1   = ((CANAF_FullCAN_cnt+1)>>1)+((CANAF_std_cnt+1)>>1);
 1335              		.loc 1 656 0
 1336 0652 1FFA80F9 		uxth	r9, r0
 1337              	.LVL166:
 1338              		.loc 1 657 0
 1339 0656 98B2     		uxth	r0, r3
 1340              	.LVL167:
 658:../Source Files/lpc17xx_can.c **** 			buf0   = LPC_CANAF_RAM->mask[cnt1];
 1341              		.loc 1 658 0
 1342 0658 7D4B     		ldr	r3, .L170+8
 1343              	.LVL168:
 1344 065a 0FFA89FC 		sxth	ip, r9
 1345              	.LVL169:
 1346 065e 53F82CC0 		ldr	ip, [r3, ip, lsl #2]
 1347              	.LVL170:
 1348              	.L132:
 659:../Source Files/lpc17xx_can.c **** 			while(bound1--)
 1349              		.loc 1 659 0 discriminator 1
 1350 0662 0138     		subs	r0, r0, #1
 1351              	.LVL171:
 1352 0664 80B2     		uxth	r0, r0
 1353              	.LVL172:
 1354 0666 03B2     		sxth	r3, r0
 1355 0668 0132     		adds	r2, r2, #1
 1356 066a 0133     		adds	r3, r3, #1
 1357 066c 784B     		ldr	r3, .L170+8
 1358 066e 08D0     		beq	.L166
 1359              	.L133:
 617:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_LoadExplicitEntry(LPC_CAN_TypeDef* CANx, uint32_t id, CAN_ID_FORMAT_Type format)
 1360              		.loc 1 617 0
 1361 0670 0FFA89FA 		sxth	sl, r9
 1362 0674 9244     		add	sl, sl, r2
 660:../Source Files/lpc17xx_can.c **** 			{
 661:../Source Files/lpc17xx_can.c **** 				cnt1++;
 662:../Source Files/lpc17xx_can.c **** 				buf1 = LPC_CANAF_RAM->mask[cnt1];
 1363              		.loc 1 662 0
 1364 0676 53F82AB0 		ldr	fp, [r3, sl, lsl #2]
 1365              	.LVL173:
 663:../Source Files/lpc17xx_can.c **** 				LPC_CANAF_RAM->mask[cnt1] = buf0;
 1366              		.loc 1 663 0
 1367 067a 43F82AC0 		str	ip, [r3, sl, lsl #2]
 1368              	.LVL174:
 664:../Source Files/lpc17xx_can.c **** 				buf0 = buf1;
 1369              		.loc 1 664 0
 1370 067e DC46     		mov	ip, fp
 1371 0680 EFE7     		b	.L132
 1372              	.LVL175:
 1373              	.L166:
 665:../Source Files/lpc17xx_can.c **** 			}
 666:../Source Files/lpc17xx_can.c **** 		}
 667:../Source Files/lpc17xx_can.c **** 		if (CANAF_std_cnt == 0)
 1374              		.loc 1 667 0
 1375 0682 24B9     		cbnz	r4, .L131
 1376              	.LVL176:
 668:../Source Files/lpc17xx_can.c **** 		{
 669:../Source Files/lpc17xx_can.c **** 			cnt2 = (CANAF_FullCAN_cnt + 1)>>1;
 670:../Source Files/lpc17xx_can.c **** 			/* For entering first ID */
 671:../Source Files/lpc17xx_can.c **** 			LPC_CANAF_RAM->mask[cnt2] = 0x0000FFFF | (id << 16);
 1377              		.loc 1 671 0
 1378 0684 C943     		mvns	r1, r1
 1379              	.LVL177:
 1380 0686 2DB2     		sxth	r5, r5
 1381              	.LVL178:
 1382 0688 6FEA0141 		mvn	r1, r1, lsl #16
 1383              	.LVL179:
 1384 068c 14E0     		b	.L161
 1385              	.LVL180:
 1386              	.L131:
 672:../Source Files/lpc17xx_can.c **** 		}
 673:../Source Files/lpc17xx_can.c **** 		else if (CANAF_std_cnt == 1)
 1387              		.loc 1 673 0
 1388 068e 012C     		cmp	r4, #1
 1389 0690 15D1     		bne	.L135
 1390              	.LVL181:
 674:../Source Files/lpc17xx_can.c **** 		{
 675:../Source Files/lpc17xx_can.c **** 			cnt2 = (CANAF_FullCAN_cnt + 1)>>1;
 676:../Source Files/lpc17xx_can.c **** 			/* For entering second ID */
 677:../Source Files/lpc17xx_can.c **** 			if (((LPC_CANAF_RAM->mask[cnt2] >> 16)& 0xE7FF) > id)
 1391              		.loc 1 677 0
 1392 0692 6F4B     		ldr	r3, .L170+8
 1393 0694 2DB2     		sxth	r5, r5
 1394              	.LVL182:
 1395 0696 53F82500 		ldr	r0, [r3, r5, lsl #2]
 1396 069a 4EF2FF72 		movw	r2, #59391
 1397 069e 000C     		lsrs	r0, r0, #16
 1398 06a0 0240     		ands	r2, r2, r0
 678:../Source Files/lpc17xx_can.c **** 			{
 679:../Source Files/lpc17xx_can.c **** 				LPC_CANAF_RAM->mask[cnt2] = (LPC_CANAF_RAM->mask[cnt2] >> 16) | (id << 16);
 1399              		.loc 1 679 0
 1400 06a2 53F82500 		ldr	r0, [r3, r5, lsl #2]
 677:../Source Files/lpc17xx_can.c **** 			if (((LPC_CANAF_RAM->mask[cnt2] >> 16)& 0xE7FF) > id)
 1401              		.loc 1 677 0
 1402 06a6 8A42     		cmp	r2, r1
 1403              		.loc 1 679 0
 1404 06a8 4FEA1042 		lsr	r2, r0, #16
 677:../Source Files/lpc17xx_can.c **** 			if (((LPC_CANAF_RAM->mask[cnt2] >> 16)& 0xE7FF) > id)
 1405              		.loc 1 677 0
 1406 06ac 02D9     		bls	.L136
 1407              		.loc 1 679 0
 1408 06ae 42EA0141 		orr	r1, r2, r1, lsl #16
 1409              	.LVL183:
 1410 06b2 01E0     		b	.L161
 1411              	.LVL184:
 1412              	.L136:
 680:../Source Files/lpc17xx_can.c **** 			}
 681:../Source Files/lpc17xx_can.c **** 			else
 682:../Source Files/lpc17xx_can.c **** 			{
 683:../Source Files/lpc17xx_can.c **** 				LPC_CANAF_RAM->mask[cnt2] = (LPC_CANAF_RAM->mask[cnt2] & 0xFFFF0000) | id;
 1413              		.loc 1 683 0
 1414 06b4 1004     		lsls	r0, r2, #16
 1415 06b6 0143     		orrs	r1, r1, r0
 1416              	.LVL185:
 1417              	.L161:
 1418 06b8 43F82510 		str	r1, [r3, r5, lsl #2]
 1419 06bc 73E0     		b	.L134
 1420              	.LVL186:
 1421              	.L135:
 684:../Source Files/lpc17xx_can.c **** 			}
 685:../Source Files/lpc17xx_can.c **** 		}
 686:../Source Files/lpc17xx_can.c **** 		else
 687:../Source Files/lpc17xx_can.c **** 		{
 688:../Source Files/lpc17xx_can.c **** 			/* Find where to insert new ID */
 689:../Source Files/lpc17xx_can.c **** 			cnt1 = (CANAF_FullCAN_cnt+1)>>1;
 690:../Source Files/lpc17xx_can.c **** 			cnt2 = CANAF_std_cnt;
 691:../Source Files/lpc17xx_can.c **** 			bound1 = ((CANAF_FullCAN_cnt+1)>>1)+((CANAF_std_cnt+1)>>1);
 1422              		.loc 1 691 0
 1423 06be F719     		adds	r7, r6, r7
 1424              	.LVL187:
 1425 06c0 BEB2     		uxth	r6, r7
 1426              	.LVL188:
 689:../Source Files/lpc17xx_can.c **** 			cnt1 = (CANAF_FullCAN_cnt+1)>>1;
 1427              		.loc 1 689 0
 1428 06c2 1FFA85F9 		uxth	r9, r5
 1429              	.LVL189:
 1430              		.loc 1 691 0
 1431 06c6 B7B2     		uxth	r7, r6
 1432              	.LVL190:
 692:../Source Files/lpc17xx_can.c **** 			while (cnt1 < bound1)
 1433              		.loc 1 692 0
 1434 06c8 4FF0000C 		mov	ip, #0
 1435              	.LVL191:
 1436              	.L137:
 617:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_LoadExplicitEntry(LPC_CAN_TypeDef* CANx, uint32_t id, CAN_ID_FORMAT_Type format)
 1437              		.loc 1 617 0 discriminator 1
 1438 06cc 0CEB0502 		add	r2, ip, r5
 1439 06d0 93B2     		uxth	r3, r2
 1440              	.LVL192:
 1441              		.loc 1 692 0 discriminator 1
 1442 06d2 18B2     		sxth	r0, r3
 1443 06d4 3AB2     		sxth	r2, r7
 1444              	.LVL193:
 1445 06d6 9042     		cmp	r0, r2
 1446 06d8 5D4A     		ldr	r2, .L170+8
 1447 06da 1CDA     		bge	.L167
 1448              	.L140:
 617:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_LoadExplicitEntry(LPC_CAN_TypeDef* CANx, uint32_t id, CAN_ID_FORMAT_Type format)
 1449              		.loc 1 617 0
 1450 06dc 0FFA89FB 		sxth	fp, r9
 1451 06e0 0CEB0B0A 		add	sl, ip, fp
 693:../Source Files/lpc17xx_can.c **** 			{
 694:../Source Files/lpc17xx_can.c **** 				/* Loop through standard existing IDs */
 695:../Source Files/lpc17xx_can.c **** 				if (((LPC_CANAF_RAM->mask[cnt1] >> 16) & 0xE7FF) > id)
 1452              		.loc 1 695 0
 1453 06e4 52F82A00 		ldr	r0, [r2, sl, lsl #2]
 1454 06e8 4FEA104B 		lsr	fp, r0, #16
 1455 06ec 4EF2FF70 		movw	r0, #59391
 1456 06f0 0BEA0000 		and	r0, fp, r0
 1457 06f4 8842     		cmp	r0, r1
 1458 06f6 01D9     		bls	.L138
 696:../Source Files/lpc17xx_can.c **** 				{
 697:../Source Files/lpc17xx_can.c **** 					cnt2 = cnt1 * 2;
 1459              		.loc 1 697 0
 1460 06f8 5F00     		lsls	r7, r3, #1
 1461 06fa 0AE0     		b	.L164
 1462              	.L138:
 698:../Source Files/lpc17xx_can.c **** 					break;
 699:../Source Files/lpc17xx_can.c **** 				}
 700:../Source Files/lpc17xx_can.c **** 
 701:../Source Files/lpc17xx_can.c **** 				if ((LPC_CANAF_RAM->mask[cnt1] & 0x0000E7FF) > id)
 1463              		.loc 1 701 0
 1464 06fc 52F82A00 		ldr	r0, [r2, sl, lsl #2]
 1465 0700 4EF2FF72 		movw	r2, #59391
 1466 0704 0240     		ands	r2, r2, r0
 1467 0706 8A42     		cmp	r2, r1
 1468 0708 0CF1010C 		add	ip, ip, #1
 1469 070c DED9     		bls	.L137
 702:../Source Files/lpc17xx_can.c **** 				{
 703:../Source Files/lpc17xx_can.c **** 					cnt2 = cnt1 * 2 + 1;
 1470              		.loc 1 703 0
 1471 070e 5D00     		lsls	r5, r3, #1
 1472              	.LVL194:
 1473 0710 6F1C     		adds	r7, r5, #1
 1474              	.L164:
 1475 0712 B8B2     		uxth	r0, r7
 1476              	.LVL195:
 704:../Source Files/lpc17xx_can.c **** 					break;
 1477              		.loc 1 704 0
 1478 0714 10E0     		b	.L160
 1479              	.LVL196:
 1480              	.L167:
 705:../Source Files/lpc17xx_can.c **** 				}
 706:../Source Files/lpc17xx_can.c **** 
 707:../Source Files/lpc17xx_can.c **** 				cnt1++;
 708:../Source Files/lpc17xx_can.c **** 			}
 709:../Source Files/lpc17xx_can.c **** 			/* cnt1 = U32 where to insert new ID */
 710:../Source Files/lpc17xx_can.c **** 			/* cnt2 = U16 where to insert new ID */
 711:../Source Files/lpc17xx_can.c **** 
 712:../Source Files/lpc17xx_can.c **** 			if (cnt1 == bound1)
 1481              		.loc 1 712 0
 1482 0716 0ED1     		bne	.L141
 713:../Source Files/lpc17xx_can.c **** 			{
 714:../Source Files/lpc17xx_can.c **** 				/* Adding ID as last entry */
 715:../Source Files/lpc17xx_can.c **** 				/* Even number of IDs exists */
 716:../Source Files/lpc17xx_can.c **** 				if ((CANAF_std_cnt & 0x0001) == 0)
 1483              		.loc 1 716 0
 1484 0718 B8F1000F 		cmp	r8, #0
 1485 071c 03D1     		bne	.L142
 717:../Source Files/lpc17xx_can.c **** 				{
 718:../Source Files/lpc17xx_can.c **** 					LPC_CANAF_RAM->mask[cnt1]  = 0x0000FFFF | (id << 16);
 1486              		.loc 1 718 0
 1487 071e CB43     		mvns	r3, r1
 1488              	.LVL197:
 1489 0720 6FEA0341 		mvn	r1, r3, lsl #16
 1490              	.LVL198:
 1491 0724 04E0     		b	.L162
 1492              	.LVL199:
 1493              	.L142:
 719:../Source Files/lpc17xx_can.c **** 				}
 720:../Source Files/lpc17xx_can.c **** 				/* Odd  number of IDs exists */
 721:../Source Files/lpc17xx_can.c **** 				else
 722:../Source Files/lpc17xx_can.c **** 				{
 723:../Source Files/lpc17xx_can.c **** 					LPC_CANAF_RAM->mask[cnt1]  = (LPC_CANAF_RAM->mask[cnt1] & 0xFFFF0000) | id;
 1494              		.loc 1 723 0
 1495 0726 52F82030 		ldr	r3, [r2, r0, lsl #2]
 1496 072a 1B0C     		lsrs	r3, r3, #16
 1497 072c 1B04     		lsls	r3, r3, #16
 1498 072e 1943     		orrs	r1, r1, r3
 1499              	.LVL200:
 1500              	.L162:
 1501 0730 42F82010 		str	r1, [r2, r0, lsl #2]
 1502 0734 37E0     		b	.L134
 1503              	.LVL201:
 1504              	.L141:
 690:../Source Files/lpc17xx_can.c **** 			cnt2 = CANAF_std_cnt;
 1505              		.loc 1 690 0
 1506 0736 A0B2     		uxth	r0, r4
 1507              	.LVL202:
 1508              	.L160:
 724:../Source Files/lpc17xx_can.c **** 				}
 725:../Source Files/lpc17xx_can.c **** 			}
 726:../Source Files/lpc17xx_can.c **** 			else
 727:../Source Files/lpc17xx_can.c **** 			{
 728:../Source Files/lpc17xx_can.c **** 				buf0 = LPC_CANAF_RAM->mask[cnt1]; /* Remember current entry */
 1509              		.loc 1 728 0
 1510 0738 DFF814C1 		ldr	ip, .L170+8
 1511 073c 1FB2     		sxth	r7, r3
 1512 073e 5CF82720 		ldr	r2, [ip, r7, lsl #2]
 1513              	.LVL203:
 729:../Source Files/lpc17xx_can.c **** 				if ((cnt2 & 0x0001) == 0)
 1514              		.loc 1 729 0
 1515 0742 10F0010F 		tst	r0, #1
 1516 0746 4FEA1240 		lsr	r0, r2, #16
 730:../Source Files/lpc17xx_can.c **** 				{
 731:../Source Files/lpc17xx_can.c **** 					/* Insert new mask to even address*/
 732:../Source Files/lpc17xx_can.c **** 					buf1 = (id << 16) | (buf0 >> 16);
 1517              		.loc 1 732 0
 1518 074a 0CBF     		ite	eq
 1519 074c 40EA0141 		orreq	r1, r0, r1, lsl #16
 1520              	.LVL204:
 733:../Source Files/lpc17xx_can.c **** 				}
 734:../Source Files/lpc17xx_can.c **** 				else
 735:../Source Files/lpc17xx_can.c **** 				{
 736:../Source Files/lpc17xx_can.c **** 					/* Insert new mask to odd  address */
 737:../Source Files/lpc17xx_can.c **** 					buf1 = (buf0 & 0xFFFF0000) | id;
 1521              		.loc 1 737 0
 1522 0750 41EA0041 		orrne	r1, r1, r0, lsl #16
 1523              	.LVL205:
 738:../Source Files/lpc17xx_can.c **** 				}
 739:../Source Files/lpc17xx_can.c **** 				LPC_CANAF_RAM->mask[cnt1] = buf1;/* Insert mask */
 740:../Source Files/lpc17xx_can.c **** 				bound1 = ((CANAF_FullCAN_cnt+1)>>1)+((CANAF_std_cnt+1)>>1)-1;
 1524              		.loc 1 740 0
 1525 0754 013E     		subs	r6, r6, #1
 1526              	.LVL206:
 739:../Source Files/lpc17xx_can.c **** 				LPC_CANAF_RAM->mask[cnt1] = buf1;/* Insert mask */
 1527              		.loc 1 739 0
 1528 0756 4CF82710 		str	r1, [ip, r7, lsl #2]
 690:../Source Files/lpc17xx_can.c **** 			cnt2 = CANAF_std_cnt;
 1529              		.loc 1 690 0
 1530 075a 1D46     		mov	r5, r3
 1531              		.loc 1 740 0
 1532 075c B6B2     		uxth	r6, r6
 1533              	.LVL207:
 741:../Source Files/lpc17xx_can.c **** 				/* Move all remaining standard mask entries one place up */
 742:../Source Files/lpc17xx_can.c **** 				while (cnt1 < bound1)
 1534              		.loc 1 742 0
 1535 075e 0021     		movs	r1, #0
 1536              	.LVL208:
 1537              	.L145:
 1538              		.loc 1 742 0 is_stmt 0 discriminator 1
 1539 0760 18B2     		sxth	r0, r3
 1540 0762 0FFA86FC 		sxth	ip, r6
 1541 0766 0131     		adds	r1, r1, #1
 1542 0768 6045     		cmp	r0, ip
 1543 076a 10DA     		bge	.L168
 1544              	.L146:
 743:../Source Files/lpc17xx_can.c **** 				{
 744:../Source Files/lpc17xx_can.c **** 					cnt1++;
 1545              		.loc 1 744 0 is_stmt 1
 1546 076c 5F1C     		adds	r7, r3, #1
 617:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_LoadExplicitEntry(LPC_CAN_TypeDef* CANx, uint32_t id, CAN_ID_FORMAT_Type format)
 1547              		.loc 1 617 0
 1548 076e 0FFA85F9 		sxth	r9, r5
 1549              		.loc 1 744 0
 1550 0772 BBB2     		uxth	r3, r7
 1551              	.LVL209:
 745:../Source Files/lpc17xx_can.c **** 					buf1  = LPC_CANAF_RAM->mask[cnt1];
 1552              		.loc 1 745 0
 1553 0774 364F     		ldr	r7, .L170+8
 1554              	.LVL210:
 617:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_LoadExplicitEntry(LPC_CAN_TypeDef* CANx, uint32_t id, CAN_ID_FORMAT_Type format)
 1555              		.loc 1 617 0
 1556 0776 09EB010C 		add	ip, r9, r1
 1557              		.loc 1 745 0
 1558 077a 57F82C00 		ldr	r0, [r7, ip, lsl #2]
 1559              	.LVL211:
 746:../Source Files/lpc17xx_can.c **** 					LPC_CANAF_RAM->mask[cnt1] = (buf1 >> 16) | (buf0 << 16);
 1560              		.loc 1 746 0
 1561 077e 4FEA1049 		lsr	r9, r0, #16
 1562 0782 49EA0242 		orr	r2, r9, r2, lsl #16
 1563              	.LVL212:
 1564 0786 47F82C20 		str	r2, [r7, ip, lsl #2]
 1565              	.LVL213:
 747:../Source Files/lpc17xx_can.c **** 					buf0  = buf1;
 1566              		.loc 1 747 0
 1567 078a 0246     		mov	r2, r0
 1568 078c E8E7     		b	.L145
 1569              	.LVL214:
 1570              	.L168:
 748:../Source Files/lpc17xx_can.c **** 				}
 749:../Source Files/lpc17xx_can.c **** 
 750:../Source Files/lpc17xx_can.c **** 				if ((CANAF_std_cnt & 0x0001) == 0)
 1571              		.loc 1 750 0
 1572 078e B8F1000F 		cmp	r8, #0
 1573 0792 08D1     		bne	.L134
 751:../Source Files/lpc17xx_can.c **** 				{
 752:../Source Files/lpc17xx_can.c **** 					/* Even number of IDs exists */
 753:../Source Files/lpc17xx_can.c **** 					LPC_CANAF_RAM->mask[cnt1+1] = (buf0 <<16) |(0x0000FFFF);
 1574              		.loc 1 753 0
 1575 0794 1304     		lsls	r3, r2, #16
 1576              	.LVL215:
 1577 0796 6FEA1342 		mvn	r2, r3, lsr #16
 1578              	.LVL216:
 1579 079a 2D4B     		ldr	r3, .L170+8
 1580 079c 411C     		adds	r1, r0, #1
 1581 079e 6FEA0240 		mvn	r0, r2, lsl #16
 1582 07a2 43F82100 		str	r0, [r3, r1, lsl #2]
 1583              	.LVL217:
 1584              	.L134:
 754:../Source Files/lpc17xx_can.c **** 				}
 755:../Source Files/lpc17xx_can.c **** 			}
 756:../Source Files/lpc17xx_can.c **** 		}
 757:../Source Files/lpc17xx_can.c **** 		CANAF_std_cnt++;
 758:../Source Files/lpc17xx_can.c **** 		//update address values
 759:../Source Files/lpc17xx_can.c **** 		LPC_CANAF->SFF_GRP_sa +=0x04 ;
 1585              		.loc 1 759 0
 1586 07a6 2B48     		ldr	r0, .L170+12
 757:../Source Files/lpc17xx_can.c **** 		CANAF_std_cnt++;
 1587              		.loc 1 757 0
 1588 07a8 284B     		ldr	r3, .L170+4
 1589              		.loc 1 759 0
 1590 07aa 8268     		ldr	r2, [r0, #8]
 757:../Source Files/lpc17xx_can.c **** 		CANAF_std_cnt++;
 1591              		.loc 1 757 0
 1592 07ac 0134     		adds	r4, r4, #1
 1593              	.LVL218:
 1594              		.loc 1 759 0
 1595 07ae 111D     		adds	r1, r2, #4
 757:../Source Files/lpc17xx_can.c **** 		CANAF_std_cnt++;
 1596              		.loc 1 757 0
 1597 07b0 5C80     		strh	r4, [r3, #2]	@ movhi
 1598              		.loc 1 759 0
 1599 07b2 8160     		str	r1, [r0, #8]
 760:../Source Files/lpc17xx_can.c **** 		LPC_CANAF->EFF_sa     +=0x04 ;
 1600              		.loc 1 760 0
 1601 07b4 C368     		ldr	r3, [r0, #12]
 1602 07b6 1A1D     		adds	r2, r3, #4
 1603 07b8 C260     		str	r2, [r0, #12]
 1604 07ba 32E0     		b	.L163
 1605              	.LVL219:
 1606              	.L130:
 761:../Source Files/lpc17xx_can.c **** 		LPC_CANAF->EFF_GRP_sa +=0x04;
 762:../Source Files/lpc17xx_can.c **** 		LPC_CANAF->ENDofTable +=0x04;
 763:../Source Files/lpc17xx_can.c ****  	}
 764:../Source Files/lpc17xx_can.c **** 
 765:../Source Files/lpc17xx_can.c **** /*********** Add Explicit Extended Identifier Frame Format entry *********/
 766:../Source Files/lpc17xx_can.c ****  	else
 767:../Source Files/lpc17xx_can.c ****  	{
 768:../Source Files/lpc17xx_can.c ****  		/* Add controller number */
 769:../Source Files/lpc17xx_can.c ****  		id |= (tmp0) << 29;
 770:../Source Files/lpc17xx_can.c **** 
 771:../Source Files/lpc17xx_can.c ****  		cnt1 = ((CANAF_FullCAN_cnt+1)>>1)+(((CANAF_std_cnt + 1) >> 1) + CANAF_gstd_cnt);
 1607              		.loc 1 771 0
 1608 07bc BA19     		adds	r2, r7, r6
 1609              	.LVL220:
 1610 07be 09EB0204 		add	r4, r9, r2
 1611 07c2 A6B2     		uxth	r6, r4
 769:../Source Files/lpc17xx_can.c ****  		id |= (tmp0) << 29;
 1612              		.loc 1 769 0
 1613 07c4 41EA4071 		orr	r1, r1, r0, lsl #29
 1614              	.LVL221:
 1615              		.loc 1 771 0
 1616 07c8 B4B2     		uxth	r4, r6
 1617              	.LVL222:
 772:../Source Files/lpc17xx_can.c ****  		cnt2 = 0;
 773:../Source Files/lpc17xx_can.c ****  		while (cnt2 < CANAF_ext_cnt)
 1618              		.loc 1 773 0
 1619 07ca 0023     		movs	r3, #0
 1620              	.LVL223:
 1621              	.L148:
 617:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_LoadExplicitEntry(LPC_CAN_TypeDef* CANx, uint32_t id, CAN_ID_FORMAT_Type format)
 1622              		.loc 1 617 0 discriminator 1
 1623 07cc F518     		adds	r5, r6, r3
 1624              		.loc 1 773 0 discriminator 1
 1625 07ce 6345     		cmp	r3, ip
 1626 07d0 98B2     		uxth	r0, r3
 617:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_LoadExplicitEntry(LPC_CAN_TypeDef* CANx, uint32_t id, CAN_ID_FORMAT_Type format)
 1627              		.loc 1 617 0 discriminator 1
 1628 07d2 ADB2     		uxth	r5, r5
 1629 07d4 1E4A     		ldr	r2, .L170+8
 1630              		.loc 1 773 0 discriminator 1
 1631 07d6 05DA     		bge	.L152
 1632              	.L151:
 617:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_LoadExplicitEntry(LPC_CAN_TypeDef* CANx, uint32_t id, CAN_ID_FORMAT_Type format)
 1633              		.loc 1 617 0
 1634 07d8 27B2     		sxth	r7, r4
 1635 07da DF19     		adds	r7, r3, r7
 774:../Source Files/lpc17xx_can.c ****  		{
 775:../Source Files/lpc17xx_can.c ****  			/* Loop through extended existing masks*/
 776:../Source Files/lpc17xx_can.c ****  			if (LPC_CANAF_RAM->mask[cnt1] > id)
 1636              		.loc 1 776 0
 1637 07dc 52F82770 		ldr	r7, [r2, r7, lsl #2]
 1638 07e0 8F42     		cmp	r7, r1
 1639 07e2 0AD9     		bls	.L149
 1640              	.L152:
 777:../Source Files/lpc17xx_can.c ****  			{
 778:../Source Files/lpc17xx_can.c ****  				break;
 779:../Source Files/lpc17xx_can.c ****  			}
 780:../Source Files/lpc17xx_can.c ****  			cnt1++;/* cnt1 = U32 where to insert new mask */
 781:../Source Files/lpc17xx_can.c **** 			cnt2++;
 782:../Source Files/lpc17xx_can.c ****  		}
 783:../Source Files/lpc17xx_can.c **** 
 784:../Source Files/lpc17xx_can.c ****  		buf0 = LPC_CANAF_RAM->mask[cnt1];  /* Remember current entry */
 1641              		.loc 1 784 0
 1642 07e4 2BB2     		sxth	r3, r5
 1643 07e6 52F82340 		ldr	r4, [r2, r3, lsl #2]
 1644              	.LVL224:
 785:../Source Files/lpc17xx_can.c ****  		LPC_CANAF_RAM->mask[cnt1] = id;    /* Insert mask */
 1645              		.loc 1 785 0
 1646 07ea 42F82310 		str	r1, [r2, r3, lsl #2]
 786:../Source Files/lpc17xx_can.c **** 
 787:../Source Files/lpc17xx_can.c ****  		CANAF_ext_cnt++;
 1647              		.loc 1 787 0
 1648 07ee 1749     		ldr	r1, .L170+4
 1649              	.LVL225:
 1650 07f0 0CF10102 		add	r2, ip, #1
 1651              	.LVL226:
 1652 07f4 CA80     		strh	r2, [r1, #6]	@ movhi
 1653              	.LVL227:
 788:../Source Files/lpc17xx_can.c **** 
 789:../Source Files/lpc17xx_can.c ****  		bound1 = total;
 790:../Source Files/lpc17xx_can.c ****  		/* Move all remaining extended mask entries one place up*/
 791:../Source Files/lpc17xx_can.c ****  		while (cnt2 < bound1)
 1654              		.loc 1 791 0
 1655 07f6 0023     		movs	r3, #0
 1656              	.LVL228:
 1657 07f8 01E0     		b	.L150
 1658              	.LVL229:
 1659              	.L149:
 1660 07fa 0133     		adds	r3, r3, #1
 1661 07fc E6E7     		b	.L148
 1662              	.LVL230:
 1663              	.L150:
 1664 07fe 0133     		adds	r3, r3, #1
 617:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_LoadExplicitEntry(LPC_CAN_TypeDef* CANx, uint32_t id, CAN_ID_FORMAT_Type format)
 1665              		.loc 1 617 0 discriminator 1
 1666 0800 5A1E     		subs	r2, r3, #1
 1667 0802 1118     		adds	r1, r2, r0
 1668              		.loc 1 791 0 discriminator 1
 1669 0804 09B2     		sxth	r1, r1
 1670 0806 0FFA88F2 		sxth	r2, r8
 1671 080a 9142     		cmp	r1, r2
 1672 080c 08DA     		bge	.L169
 1673              	.L153:
 617:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_LoadExplicitEntry(LPC_CAN_TypeDef* CANx, uint32_t id, CAN_ID_FORMAT_Type format)
 1674              		.loc 1 617 0
 1675 080e 2EB2     		sxth	r6, r5
 792:../Source Files/lpc17xx_can.c ****  		{
 793:../Source Files/lpc17xx_can.c ****  			cnt1++;
 794:../Source Files/lpc17xx_can.c ****  			cnt2++;
 795:../Source Files/lpc17xx_can.c ****  			buf1 = LPC_CANAF_RAM->mask[cnt1];
 1676              		.loc 1 795 0
 1677 0810 0F4A     		ldr	r2, .L170+8
 617:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_LoadExplicitEntry(LPC_CAN_TypeDef* CANx, uint32_t id, CAN_ID_FORMAT_Type format)
 1678              		.loc 1 617 0
 1679 0812 F118     		adds	r1, r6, r3
 1680              		.loc 1 795 0
 1681 0814 52F82160 		ldr	r6, [r2, r1, lsl #2]
 1682              	.LVL231:
 796:../Source Files/lpc17xx_can.c ****  			LPC_CANAF_RAM->mask[cnt1] = buf0;
 1683              		.loc 1 796 0
 1684 0818 42F82140 		str	r4, [r2, r1, lsl #2]
 1685              	.LVL232:
 797:../Source Files/lpc17xx_can.c ****  			buf0 = buf1;
 1686              		.loc 1 797 0
 1687 081c 3446     		mov	r4, r6
 1688 081e EEE7     		b	.L150
 1689              	.LVL233:
 1690              	.L169:
 798:../Source Files/lpc17xx_can.c ****  		}
 799:../Source Files/lpc17xx_can.c ****  		/* update address values */
 800:../Source Files/lpc17xx_can.c ****  		LPC_CANAF->EFF_GRP_sa += 4;
 1691              		.loc 1 800 0
 1692 0820 0C48     		ldr	r0, .L170+12
 1693              	.LVL234:
 1694              	.L163:
 1695 0822 0169     		ldr	r1, [r0, #16]
 1696 0824 0B1D     		adds	r3, r1, #4
 1697 0826 0361     		str	r3, [r0, #16]
 801:../Source Files/lpc17xx_can.c ****  		LPC_CANAF->ENDofTable += 4;
 1698              		.loc 1 801 0
 1699 0828 4269     		ldr	r2, [r0, #20]
 1700 082a 0A4B     		ldr	r3, .L170+12
 1701 082c 111D     		adds	r1, r2, #4
 1702 082e 4161     		str	r1, [r0, #20]
 802:../Source Files/lpc17xx_can.c ****  	}
 803:../Source Files/lpc17xx_can.c ****  	if(CANAF_FullCAN_cnt == 0) //not use FullCAN mode
 1703              		.loc 1 803 0
 1704 0830 0648     		ldr	r0, .L170+4
 1705 0832 0288     		ldrh	r2, [r0, #0]
 1706 0834 02B1     		cbz	r2, .L165
 1707              	.L154:
 804:../Source Files/lpc17xx_can.c ****  	{
 805:../Source Files/lpc17xx_can.c ****  		LPC_CANAF->AFMR = 0x00;//not use FullCAN mode
 806:../Source Files/lpc17xx_can.c ****  	}
 807:../Source Files/lpc17xx_can.c ****  	else
 808:../Source Files/lpc17xx_can.c ****  	{
 809:../Source Files/lpc17xx_can.c ****  		LPC_CANAF->AFMR = 0x04;
 1708              		.loc 1 809 0
 1709 0836 0422     		movs	r2, #4
 1710              	.L165:
 1711 0838 1A60     		str	r2, [r3, #0]
 810:../Source Files/lpc17xx_can.c ****  	}
 811:../Source Files/lpc17xx_can.c **** 
 812:../Source Files/lpc17xx_can.c ****  	return CAN_OK;
 1712              		.loc 1 812 0
 1713 083a 0120     		movs	r0, #1
 1714 083c BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1715              	.LVL235:
 1716              	.L157:
 640:../Source Files/lpc17xx_can.c **** 		return CAN_OBJECTS_FULL_ERROR;
 1717              		.loc 1 640 0
 1718 0840 0220     		movs	r0, #2
 1719              	.LVL236:
 1720 0842 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1721              	.L171:
 1722 0846 00BF     		.align	2
 1723              	.L170:
 1724 0848 00400440 		.word	1074020352
 1725 084c 00000000 		.word	.LANCHOR0
 1726 0850 00800340 		.word	1073971200
 1727 0854 00C00340 		.word	1073987584
 1728              		.cfi_endproc
 1729              	.LFE63:
 1731              		.align	1
 1732              		.global	CAN_LoadFullCANEntry
 1733              		.thumb
 1734              		.thumb_func
 1736              	CAN_LoadFullCANEntry:
 1737              	.LFB64:
 813:../Source Files/lpc17xx_can.c **** }
 814:../Source Files/lpc17xx_can.c **** 
 815:../Source Files/lpc17xx_can.c **** /********************************************************************//**
 816:../Source Files/lpc17xx_can.c ****  * @brief		Load FullCAN entry into AFLUT
 817:../Source Files/lpc17xx_can.c ****  * @param[in]	CANx: CAN peripheral selected, should be:
 818:../Source Files/lpc17xx_can.c ****  * 				- LPC_CAN1: CAN1 peripheral
 819:../Source Files/lpc17xx_can.c ****  * 				- LPC_CAN2: CAN2 peripheral
 820:../Source Files/lpc17xx_can.c ****  * @param[in]	id: identifier of entry that will be added
 821:../Source Files/lpc17xx_can.c ****  * @return 		CAN_ERROR, could be:
 822:../Source Files/lpc17xx_can.c ****  * 				- CAN_OK: loading is successful
 823:../Source Files/lpc17xx_can.c ****  * 				- CAN_ID_EXIT_ERROR: ID exited in FullCAN Section
 824:../Source Files/lpc17xx_can.c ****  * 				- CAN_OBJECTS_FULL_ERROR: no more space available
 825:../Source Files/lpc17xx_can.c ****  *********************************************************************/
 826:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_LoadFullCANEntry (LPC_CAN_TypeDef* CANx, uint16_t id)
 827:../Source Files/lpc17xx_can.c **** {
 1738              		.loc 1 827 0
 1739              		.cfi_startproc
 1740              		@ args = 0, pretend = 0, frame = 8
 1741              		@ frame_needed = 0, uses_anonymous_args = 0
 1742              	.LVL237:
 828:../Source Files/lpc17xx_can.c **** 	uint32_t ctrl0 = 0;
 829:../Source Files/lpc17xx_can.c **** 	uint32_t buf0=0, buf1=0, buf2=0;
 830:../Source Files/lpc17xx_can.c **** 	uint32_t tmp0=0, tmp1=0, tmp2=0;
 831:../Source Files/lpc17xx_can.c **** 	int16_t cnt1=0, cnt2=0, bound1=0, total=0;
 832:../Source Files/lpc17xx_can.c **** 	uint32_t abc;
 833:../Source Files/lpc17xx_can.c **** 
 834:../Source Files/lpc17xx_can.c **** 	CHECK_PARAM(PARAM_CANx(CANx));
 835:../Source Files/lpc17xx_can.c **** 
 836:../Source Files/lpc17xx_can.c **** 	if (CANx == LPC_CAN1)
 1743              		.loc 1 836 0
 1744 0858 984B     		ldr	r3, .L214
 827:../Source Files/lpc17xx_can.c **** {
 1745              		.loc 1 827 0
 1746 085a 2DE9F74F 		push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1747              	.LCFI5:
 1748              		.cfi_def_cfa_offset 48
 1749              		.cfi_offset 0, -48
 1750              		.cfi_offset 1, -44
 1751              		.cfi_offset 2, -40
 1752              		.cfi_offset 4, -36
 1753              		.cfi_offset 5, -32
 1754              		.cfi_offset 6, -28
 1755              		.cfi_offset 7, -24
 1756              		.cfi_offset 8, -20
 1757              		.cfi_offset 9, -16
 1758              		.cfi_offset 10, -12
 1759              		.cfi_offset 11, -8
 1760              		.cfi_offset 14, -4
 1761              		.loc 1 836 0
 1762 085e 9842     		cmp	r0, r3
 1763 0860 05D0     		beq	.L198
 837:../Source Files/lpc17xx_can.c **** 	{
 838:../Source Files/lpc17xx_can.c **** 		ctrl0 = 0;
 839:../Source Files/lpc17xx_can.c **** 	}
 840:../Source Files/lpc17xx_can.c **** 	else if (CANx == LPC_CAN2)
 1764              		.loc 1 840 0
 1765 0862 03F58042 		add	r2, r3, #16384
 1766 0866 841A     		subs	r4, r0, r2
 1767 0868 6042     		rsbs	r0, r4, #0
 1768              	.LVL238:
 1769 086a 6041     		adcs	r0, r0, r4
 1770 086c 00E0     		b	.L173
 1771              	.LVL239:
 1772              	.L198:
 838:../Source Files/lpc17xx_can.c **** 		ctrl0 = 0;
 1773              		.loc 1 838 0
 1774 086e 0020     		movs	r0, #0
 1775              	.LVL240:
 1776              	.L173:
 841:../Source Files/lpc17xx_can.c **** 	{
 842:../Source Files/lpc17xx_can.c **** 		ctrl0 = 1;
 843:../Source Files/lpc17xx_can.c **** 	}
 844:../Source Files/lpc17xx_can.c **** 
 845:../Source Files/lpc17xx_can.c **** 	/* Acceptance Filter Memory full - return */
 846:../Source Files/lpc17xx_can.c **** 	total =((CANAF_FullCAN_cnt+1)>>1)+ CANAF_FullCAN_cnt*3 +((CANAF_std_cnt + 1) >> 1)+  \
 1777              		.loc 1 846 0
 1778 0870 934A     		ldr	r2, .L214+4
 1779 0872 4FF00309 		mov	r9, #3
 1780 0876 D588     		ldrh	r5, [r2, #6]
 1781 0878 9488     		ldrh	r4, [r2, #4]
 1782 087a 1388     		ldrh	r3, [r2, #0]
 1783 087c 2C19     		adds	r4, r5, r4
 1784 087e 09FB0344 		mla	r4, r9, r3, r4
 1785 0882 B2F808C0 		ldrh	ip, [r2, #8]
 1786 0886 5288     		ldrh	r2, [r2, #2]
 1787 0888 04EB4C04 		add	r4, r4, ip, lsl #1
 1788 088c 03F10109 		add	r9, r3, #1
 1789 0890 04EB5904 		add	r4, r4, r9, lsr #1
 1790 0894 02F1010C 		add	ip, r2, #1
 1791 0898 04EB5C09 		add	r9, r4, ip, lsr #1
 1792 089c 1FFA89F9 		uxth	r9, r9
 1793 08a0 1FFA89F4 		uxth	r4, r9
 1794              	.LVL241:
 847:../Source Files/lpc17xx_can.c **** 			CANAF_gstd_cnt + CANAF_ext_cnt + (CANAF_gext_cnt<<1);
 848:../Source Files/lpc17xx_can.c **** 	//don't have enough space for this fullCAN Entry and its Object(3*32 bytes)
 849:../Source Files/lpc17xx_can.c **** 	if ((total >=508)||(CANAF_FullCAN_cnt>=64)){
 1795              		.loc 1 849 0
 1796 08a4 22B2     		sxth	r2, r4
 1797 08a6 B2F5FE7F 		cmp	r2, #508
 1798 08aa 80F2F580 		bge	.L200
 1799              		.loc 1 849 0 is_stmt 0 discriminator 1
 1800 08ae 3F2B     		cmp	r3, #63
 1801 08b0 00F2F280 		bhi	.L200
 850:../Source Files/lpc17xx_can.c **** 		return CAN_OBJECTS_FULL_ERROR;
 851:../Source Files/lpc17xx_can.c **** 	}
 852:../Source Files/lpc17xx_can.c **** 	/* Setup Acceptance Filter Configuration
 853:../Source Files/lpc17xx_can.c ****     Acceptance Filter Mode Register = Off */
 854:../Source Files/lpc17xx_can.c **** 	LPC_CANAF->AFMR = 0x00000001;
 855:../Source Files/lpc17xx_can.c **** 
 856:../Source Files/lpc17xx_can.c **** 	/* Add mask for standard identifiers   */
 857:../Source Files/lpc17xx_can.c **** 	id &= 0x07FF;
 1802              		.loc 1 857 0 is_stmt 1
 1803 08b4 4905     		lsls	r1, r1, #21
 1804              	.LVL242:
 854:../Source Files/lpc17xx_can.c **** 	LPC_CANAF->AFMR = 0x00000001;
 1805              		.loc 1 854 0
 1806 08b6 0125     		movs	r5, #1
 1807              		.loc 1 857 0
 1808 08b8 4F0D     		lsrs	r7, r1, #21
 854:../Source Files/lpc17xx_can.c **** 	LPC_CANAF->AFMR = 0x00000001;
 1809              		.loc 1 854 0
 1810 08ba 824E     		ldr	r6, .L214+8
 858:../Source Files/lpc17xx_can.c **** 	id |= (ctrl0 << 13) | (1 << 11); /* Add controller number */
 1811              		.loc 1 858 0
 1812 08bc 47EA4030 		orr	r0, r7, r0, lsl #13
 1813              	.LVL243:
 859:../Source Files/lpc17xx_can.c **** //	total = ((CANAF_std_cnt + 1) >> 1)+ CANAF_gstd_cnt + CANAF_ext_cnt + (CANAF_gext_cnt<<1);
 860:../Source Files/lpc17xx_can.c **** 	/* Move all remaining sections one place up
 861:../Source Files/lpc17xx_can.c **** 	if new entry will increase FullCAN list */
 862:../Source Files/lpc17xx_can.c **** 	if (((CANAF_FullCAN_cnt & 0x0001) == 0)&&(total!=0))
 1814              		.loc 1 862 0
 1815 08c0 13EA0501 		ands	r1, r3, r5
 854:../Source Files/lpc17xx_can.c **** 	LPC_CANAF->AFMR = 0x00000001;
 1816              		.loc 1 854 0
 1817 08c4 3560     		str	r5, [r6, #0]
 1818              	.LVL244:
 858:../Source Files/lpc17xx_can.c **** 	id |= (ctrl0 << 13) | (1 << 11); /* Add controller number */
 1819              		.loc 1 858 0
 1820 08c6 40F40062 		orr	r2, r0, #2048
 1821              	.LVL245:
 1822              		.loc 1 862 0
 1823 08ca 1DD1     		bne	.L175
 1824              		.loc 1 862 0 is_stmt 0 discriminator 1
 1825 08cc 2CB9     		cbnz	r4, .L176
 1826              	.LVL246:
 1827              	.L180:
 863:../Source Files/lpc17xx_can.c **** 	{
 864:../Source Files/lpc17xx_can.c **** 		//then remove remaining section
 865:../Source Files/lpc17xx_can.c **** 		cnt1   = (CANAF_FullCAN_cnt >> 1);
 866:../Source Files/lpc17xx_can.c **** 		bound1 = total;
 867:../Source Files/lpc17xx_can.c **** 		buf0   = LPC_CANAF_RAM->mask[cnt1];
 868:../Source Files/lpc17xx_can.c **** 
 869:../Source Files/lpc17xx_can.c **** 		while (bound1--)
 870:../Source Files/lpc17xx_can.c **** 		{
 871:../Source Files/lpc17xx_can.c **** 			cnt1++;
 872:../Source Files/lpc17xx_can.c **** 			buf1 = LPC_CANAF_RAM->mask[cnt1];
 873:../Source Files/lpc17xx_can.c **** 			LPC_CANAF_RAM->mask[cnt1] = buf0;
 874:../Source Files/lpc17xx_can.c **** 			buf0 = buf1;
 875:../Source Files/lpc17xx_can.c **** 		}
 876:../Source Files/lpc17xx_can.c **** 	}
 877:../Source Files/lpc17xx_can.c **** 	if (CANAF_FullCAN_cnt == 0)
 1828              		.loc 1 877 0 is_stmt 1
 1829 08ce DBB9     		cbnz	r3, .L175
 1830              	.L177:
 878:../Source Files/lpc17xx_can.c **** 	{
 879:../Source Files/lpc17xx_can.c **** 		/* For entering first ID */
 880:../Source Files/lpc17xx_can.c **** 		LPC_CANAF_RAM->mask[0] = 0x0000FFFF | (id << 16);
 1831              		.loc 1 880 0
 1832 08d0 D243     		mvns	r2, r2
 1833              	.LVL247:
 1834 08d2 6FEA0242 		mvn	r2, r2, lsl #16
 1835              	.LVL248:
 1836 08d6 7C4D     		ldr	r5, .L214+12
 1837 08d8 28E0     		b	.L206
 1838              	.LVL249:
 1839              	.L176:
 867:../Source Files/lpc17xx_can.c **** 		buf0   = LPC_CANAF_RAM->mask[cnt1];
 1840              		.loc 1 867 0
 1841 08da 7B4D     		ldr	r5, .L214+12
 865:../Source Files/lpc17xx_can.c **** 		cnt1   = (CANAF_FullCAN_cnt >> 1);
 1842              		.loc 1 865 0
 1843 08dc 5F08     		lsrs	r7, r3, #1
 1844              	.LVL250:
 867:../Source Files/lpc17xx_can.c **** 		buf0   = LPC_CANAF_RAM->mask[cnt1];
 1845              		.loc 1 867 0
 1846 08de 55F82760 		ldr	r6, [r5, r7, lsl #2]
 1847              	.LVL251:
 869:../Source Files/lpc17xx_can.c **** 		while (bound1--)
 1848              		.loc 1 869 0
 1849 08e2 0D46     		mov	r5, r1
 1850              	.LVL252:
 1851              	.L178:
 869:../Source Files/lpc17xx_can.c **** 		while (bound1--)
 1852              		.loc 1 869 0 is_stmt 0 discriminator 1
 1853 08e4 013C     		subs	r4, r4, #1
 1854              	.LVL253:
 1855 08e6 A4B2     		uxth	r4, r4
 1856              	.LVL254:
 1857 08e8 0FFA84F8 		sxth	r8, r4
 1858 08ec 0135     		adds	r5, r5, #1
 1859 08ee B8F1FF3F 		cmp	r8, #-1
 1860 08f2 ECD0     		beq	.L180
 1861              	.L179:
 872:../Source Files/lpc17xx_can.c **** 			buf1 = LPC_CANAF_RAM->mask[cnt1];
 1862              		.loc 1 872 0 is_stmt 1
 1863 08f4 DFF8D0C1 		ldr	ip, .L214+12
 826:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_LoadFullCANEntry (LPC_CAN_TypeDef* CANx, uint16_t id)
 1864              		.loc 1 826 0
 1865 08f8 07EB0508 		add	r8, r7, r5
 872:../Source Files/lpc17xx_can.c **** 			buf1 = LPC_CANAF_RAM->mask[cnt1];
 1866              		.loc 1 872 0
 1867 08fc 5CF828A0 		ldr	sl, [ip, r8, lsl #2]
 1868              	.LVL255:
 873:../Source Files/lpc17xx_can.c **** 			LPC_CANAF_RAM->mask[cnt1] = buf0;
 1869              		.loc 1 873 0
 1870 0900 4CF82860 		str	r6, [ip, r8, lsl #2]
 1871              	.LVL256:
 874:../Source Files/lpc17xx_can.c **** 			buf0 = buf1;
 1872              		.loc 1 874 0
 1873 0904 5646     		mov	r6, sl
 1874 0906 EDE7     		b	.L178
 1875              	.LVL257:
 1876              	.L175:
 881:../Source Files/lpc17xx_can.c **** 	}
 882:../Source Files/lpc17xx_can.c **** 	else if (CANAF_FullCAN_cnt == 1)
 1877              		.loc 1 882 0
 1878 0908 012B     		cmp	r3, #1
 1879 090a 12D1     		bne	.L182
 883:../Source Files/lpc17xx_can.c **** 	{
 884:../Source Files/lpc17xx_can.c **** 		/* For entering second ID */
 885:../Source Files/lpc17xx_can.c **** 		if (((LPC_CANAF_RAM->mask[0] >> 16)& 0xE7FF) > id)
 1880              		.loc 1 885 0
 1881 090c 6E4D     		ldr	r5, .L214+12
 1882 090e 4EF2FF71 		movw	r1, #59391
 1883 0912 2F68     		ldr	r7, [r5, #0]
 886:../Source Files/lpc17xx_can.c **** 		{
 887:../Source Files/lpc17xx_can.c **** 			LPC_CANAF_RAM->mask[0] = (LPC_CANAF_RAM->mask[0] >> 16) | (id << 16);
 1884              		.loc 1 887 0
 1885 0914 2E68     		ldr	r6, [r5, #0]
 885:../Source Files/lpc17xx_can.c **** 		if (((LPC_CANAF_RAM->mask[0] >> 16)& 0xE7FF) > id)
 1886              		.loc 1 885 0
 1887 0916 3C0C     		lsrs	r4, r7, #16
 1888 0918 2140     		ands	r1, r1, r4
 1889 091a 9142     		cmp	r1, r2
 1890              		.loc 1 887 0
 1891 091c 4FEA1640 		lsr	r0, r6, #16
 885:../Source Files/lpc17xx_can.c **** 		if (((LPC_CANAF_RAM->mask[0] >> 16)& 0xE7FF) > id)
 1892              		.loc 1 885 0
 1893 0920 02D9     		bls	.L183
 1894              		.loc 1 887 0
 1895 0922 40EA0242 		orr	r2, r0, r2, lsl #16
 1896              	.LVL258:
 1897 0926 01E0     		b	.L206
 1898              	.LVL259:
 1899              	.L183:
 888:../Source Files/lpc17xx_can.c **** 		}
 889:../Source Files/lpc17xx_can.c **** 		else
 890:../Source Files/lpc17xx_can.c **** 		{
 891:../Source Files/lpc17xx_can.c **** 			LPC_CANAF_RAM->mask[0] = (LPC_CANAF_RAM->mask[0] & 0xFFFF0000) | id;
 1900              		.loc 1 891 0
 1901 0928 0704     		lsls	r7, r0, #16
 1902 092a 3A43     		orrs	r2, r2, r7
 1903              	.LVL260:
 1904              	.L206:
 1905 092c 2A60     		str	r2, [r5, #0]
 831:../Source Files/lpc17xx_can.c **** 	int16_t cnt1=0, cnt2=0, bound1=0, total=0;
 1906              		.loc 1 831 0
 1907 092e 0025     		movs	r5, #0
 1908 0930 5EE0     		b	.L181
 1909              	.LVL261:
 1910              	.L182:
 892:../Source Files/lpc17xx_can.c **** 		}
 893:../Source Files/lpc17xx_can.c **** 	}
 894:../Source Files/lpc17xx_can.c **** 	else
 895:../Source Files/lpc17xx_can.c **** 	{
 896:../Source Files/lpc17xx_can.c **** 		/* Find where to insert new ID */
 897:../Source Files/lpc17xx_can.c **** 		cnt1 = 0;
 898:../Source Files/lpc17xx_can.c **** 		cnt2 = CANAF_FullCAN_cnt;
 899:../Source Files/lpc17xx_can.c **** 		bound1 = (CANAF_FullCAN_cnt - 1) >> 1;
 1911              		.loc 1 899 0
 1912 0932 5E1E     		subs	r6, r3, #1
 1913 0934 C6F34F07 		ubfx	r7, r6, #1, #16
 1914 0938 0197     		str	r7, [sp, #4]
 898:../Source Files/lpc17xx_can.c **** 		cnt2 = CANAF_FullCAN_cnt;
 1915              		.loc 1 898 0
 1916 093a 9DB2     		uxth	r5, r3
 1917              	.LVL262:
 900:../Source Files/lpc17xx_can.c **** 		while (cnt1 <= bound1)
 1918              		.loc 1 900 0
 1919 093c 0027     		movs	r7, #0
 1920              	.LVL263:
 1921              	.L184:
 1922              		.loc 1 900 0 is_stmt 0 discriminator 1
 1923 093e DDF80480 		ldr	r8, [sp, #4]
 1924 0942 BCB2     		uxth	r4, r7
 1925              	.LVL264:
 1926 0944 0FFA88F6 		sxth	r6, r8
 1927 0948 0FFA84FC 		sxth	ip, r4
 1928 094c B445     		cmp	ip, r6
 1929 094e 5E4E     		ldr	r6, .L214+12
 1930 0950 00F3A480 		bgt	.L209
 1931              	.L187:
 901:../Source Files/lpc17xx_can.c **** 		{
 902:../Source Files/lpc17xx_can.c **** 			abc = (LPC_CANAF_RAM->mask[cnt1] >> 16)& 0xE7FF;
 1932              		.loc 1 902 0 is_stmt 1
 1933 0954 56F82780 		ldr	r8, [r6, r7, lsl #2]
 1934              	.LVL265:
 903:../Source Files/lpc17xx_can.c **** 			/* Loop through standard existing IDs */
 904:../Source Files/lpc17xx_can.c **** 			if (((LPC_CANAF_RAM->mask[cnt1] >> 16) & 0xE7FF) > (id & 0xE7FF))
 1935              		.loc 1 904 0
 1936 0958 56F827B0 		ldr	fp, [r6, r7, lsl #2]
 1937 095c 4EF2FF78 		movw	r8, #59391
 1938 0960 4FEA1B4B 		lsr	fp, fp, #16
 1939 0964 0BEA0808 		and	r8, fp, r8
 1940 0968 8045     		cmp	r8, r0
 902:../Source Files/lpc17xx_can.c **** 			abc = (LPC_CANAF_RAM->mask[cnt1] >> 16)& 0xE7FF;
 1941              		.loc 1 902 0
 1942 096a BC46     		mov	ip, r7
 1943              		.loc 1 904 0
 1944 096c 8246     		mov	sl, r0
 1945 096e 01D9     		bls	.L185
 905:../Source Files/lpc17xx_can.c **** 			{
 906:../Source Files/lpc17xx_can.c **** 				cnt2 = cnt1 * 2;
 1946              		.loc 1 906 0
 1947 0970 6500     		lsls	r5, r4, #1
 1948 0972 0DE0     		b	.L208
 1949              	.L185:
 907:../Source Files/lpc17xx_can.c **** 				break;
 908:../Source Files/lpc17xx_can.c **** 			}
 909:../Source Files/lpc17xx_can.c **** 
 910:../Source Files/lpc17xx_can.c **** 			abc = LPC_CANAF_RAM->mask[cnt1] & 0x0000E7FF;
 1950              		.loc 1 910 0
 1951 0974 56F82780 		ldr	r8, [r6, r7, lsl #2]
 911:../Source Files/lpc17xx_can.c **** 			if ((LPC_CANAF_RAM->mask[cnt1] & 0x0000E7FF) > (id & 0xE7FF))
 1952              		.loc 1 911 0
 1953 0978 56F82780 		ldr	r8, [r6, r7, lsl #2]
 1954 097c 4EF2FF76 		movw	r6, #59391
 1955 0980 08EA0606 		and	r6, r8, r6
 1956 0984 8642     		cmp	r6, r0
 1957 0986 07F10107 		add	r7, r7, #1
 1958              	.LVL266:
 1959 098a D8D9     		bls	.L184
 912:../Source Files/lpc17xx_can.c **** 			{
 913:../Source Files/lpc17xx_can.c **** 				cnt2 = cnt1 * 2 + 1;
 1960              		.loc 1 913 0
 1961 098c 6000     		lsls	r0, r4, #1
 1962 098e 451C     		adds	r5, r0, #1
 1963              	.L208:
 914:../Source Files/lpc17xx_can.c **** 				break;
 915:../Source Files/lpc17xx_can.c **** 			}
 916:../Source Files/lpc17xx_can.c **** 
 917:../Source Files/lpc17xx_can.c **** 			cnt1++;
 918:../Source Files/lpc17xx_can.c **** 		}
 919:../Source Files/lpc17xx_can.c **** 		/* cnt1 = U32 where to insert new ID */
 920:../Source Files/lpc17xx_can.c **** 		/* cnt2 = U16 where to insert new ID */
 921:../Source Files/lpc17xx_can.c **** 
 922:../Source Files/lpc17xx_can.c **** 		if (cnt1 > bound1)
 923:../Source Files/lpc17xx_can.c **** 		{
 924:../Source Files/lpc17xx_can.c **** 			/* Adding ID as last entry */
 925:../Source Files/lpc17xx_can.c **** 			/* Even number of IDs exists */
 926:../Source Files/lpc17xx_can.c **** 			if ((CANAF_FullCAN_cnt & 0x0001) == 0)
 927:../Source Files/lpc17xx_can.c **** 			{
 928:../Source Files/lpc17xx_can.c **** 				LPC_CANAF_RAM->mask[cnt1]  = 0x0000FFFF | (id << 16);
 929:../Source Files/lpc17xx_can.c **** 			}
 930:../Source Files/lpc17xx_can.c **** 			/* Odd  number of IDs exists */
 931:../Source Files/lpc17xx_can.c **** 			else
 932:../Source Files/lpc17xx_can.c **** 			{
 933:../Source Files/lpc17xx_can.c **** 				LPC_CANAF_RAM->mask[cnt1]  = (LPC_CANAF_RAM->mask[cnt1] & 0xFFFF0000) | id;
 934:../Source Files/lpc17xx_can.c **** 			}
 935:../Source Files/lpc17xx_can.c **** 		}
 936:../Source Files/lpc17xx_can.c **** 		else
 937:../Source Files/lpc17xx_can.c **** 		{
 938:../Source Files/lpc17xx_can.c **** 			buf0 = LPC_CANAF_RAM->mask[cnt1]; /* Remember current entry */
 1964              		.loc 1 938 0
 1965 0990 4D4F     		ldr	r7, .L214+12
 913:../Source Files/lpc17xx_can.c **** 				cnt2 = cnt1 * 2 + 1;
 1966              		.loc 1 913 0
 1967 0992 ADB2     		uxth	r5, r5
 1968              	.LVL267:
 1969              		.loc 1 938 0
 1970 0994 57F82C00 		ldr	r0, [r7, ip, lsl #2]
 939:../Source Files/lpc17xx_can.c **** 			if ((cnt2 & 0x0001) == 0)
 1971              		.loc 1 939 0
 1972 0998 15F0010F 		tst	r5, #1
 914:../Source Files/lpc17xx_can.c **** 				break;
 1973              		.loc 1 914 0
 1974 099c A046     		mov	r8, r4
 1975              	.LVL268:
 1976 099e 4FEA1046 		lsr	r6, r0, #16
 1977              		.loc 1 939 0
 1978 09a2 02D1     		bne	.L210
 1979              	.L194:
 940:../Source Files/lpc17xx_can.c **** 			{
 941:../Source Files/lpc17xx_can.c **** 				/* Insert new mask to even address*/
 942:../Source Files/lpc17xx_can.c **** 				buf1 = (id << 16) | (buf0 >> 16);
 1980              		.loc 1 942 0
 1981 09a4 46EA0242 		orr	r2, r6, r2, lsl #16
 1982              	.LVL269:
 1983 09a8 01E0     		b	.L189
 1984              	.LVL270:
 1985              	.L210:
 943:../Source Files/lpc17xx_can.c **** 			}
 944:../Source Files/lpc17xx_can.c **** 			else
 945:../Source Files/lpc17xx_can.c **** 			{
 946:../Source Files/lpc17xx_can.c **** 				/* Insert new mask to odd  address */
 947:../Source Files/lpc17xx_can.c **** 				buf1 = (buf0 & 0xFFFF0000) | id;
 1986              		.loc 1 947 0
 1987 09aa 42EA0642 		orr	r2, r2, r6, lsl #16
 1988              	.LVL271:
 1989              	.L189:
 948:../Source Files/lpc17xx_can.c **** 			}
 949:../Source Files/lpc17xx_can.c **** 			LPC_CANAF_RAM->mask[cnt1] = buf1;/* Insert mask */
 1990              		.loc 1 949 0
 1991 09ae 47F82C20 		str	r2, [r7, ip, lsl #2]
 950:../Source Files/lpc17xx_can.c **** 			bound1 = CANAF_FullCAN_cnt >> 1;
 1992              		.loc 1 950 0
 1993 09b2 4FEA530A 		lsr	sl, r3, #1
 1994              	.LVL272:
 951:../Source Files/lpc17xx_can.c **** 			/* Move all remaining standard mask entries one place up */
 952:../Source Files/lpc17xx_can.c **** 			while (cnt1 < bound1)
 1995              		.loc 1 952 0
 1996 09b6 0027     		movs	r7, #0
 1997              	.LVL273:
 1998              	.L190:
 1999              		.loc 1 952 0 is_stmt 0 discriminator 1
 2000 09b8 26B2     		sxth	r6, r4
 2001 09ba 0137     		adds	r7, r7, #1
 2002 09bc 5645     		cmp	r6, sl
 2003 09be 424A     		ldr	r2, .L214+12
 2004 09c0 0DDA     		bge	.L211
 2005              	.L191:
 826:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_LoadFullCANEntry (LPC_CAN_TypeDef* CANx, uint16_t id)
 2006              		.loc 1 826 0 is_stmt 1
 2007 09c2 0FFA88FC 		sxth	ip, r8
 953:../Source Files/lpc17xx_can.c **** 			{
 954:../Source Files/lpc17xx_can.c **** 				cnt1++;
 2008              		.loc 1 954 0
 2009 09c6 661C     		adds	r6, r4, #1
 826:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_LoadFullCANEntry (LPC_CAN_TypeDef* CANx, uint16_t id)
 2010              		.loc 1 826 0
 2011 09c8 BC44     		add	ip, ip, r7
 2012              		.loc 1 954 0
 2013 09ca B4B2     		uxth	r4, r6
 2014              	.LVL274:
 955:../Source Files/lpc17xx_can.c **** 				buf1  = LPC_CANAF_RAM->mask[cnt1];
 2015              		.loc 1 955 0
 2016 09cc 52F82C60 		ldr	r6, [r2, ip, lsl #2]
 2017              	.LVL275:
 956:../Source Files/lpc17xx_can.c **** 				LPC_CANAF_RAM->mask[cnt1] = (buf1 >> 16) | (buf0 << 16);
 2018              		.loc 1 956 0
 2019 09d0 0004     		lsls	r0, r0, #16
 2020              	.LVL276:
 2021 09d2 40EA1640 		orr	r0, r0, r6, lsr #16
 2022 09d6 42F82C00 		str	r0, [r2, ip, lsl #2]
 2023              	.LVL277:
 957:../Source Files/lpc17xx_can.c **** 				buf0  = buf1;
 2024              		.loc 1 957 0
 2025 09da 3046     		mov	r0, r6
 2026 09dc ECE7     		b	.L190
 2027              	.LVL278:
 2028              	.L211:
 958:../Source Files/lpc17xx_can.c **** 			}
 959:../Source Files/lpc17xx_can.c **** 
 960:../Source Files/lpc17xx_can.c **** 			if ((CANAF_FullCAN_cnt & 0x0001) == 0)
 2029              		.loc 1 960 0
 2030 09de 39B9     		cbnz	r1, .L181
 961:../Source Files/lpc17xx_can.c **** 			{
 962:../Source Files/lpc17xx_can.c **** 				/* Even number of IDs exists */
 963:../Source Files/lpc17xx_can.c **** 				LPC_CANAF_RAM->mask[cnt1] = (LPC_CANAF_RAM->mask[cnt1] & 0xFFFF0000)
 2031              		.loc 1 963 0
 2032 09e0 52F82640 		ldr	r4, [r2, r6, lsl #2]
 2033              	.LVL279:
 964:../Source Files/lpc17xx_can.c **** 											| (0x0000FFFF);
 2034              		.loc 1 964 0
 2035 09e4 6FEA1441 		mvn	r1, r4, lsr #16
 2036 09e8 6FEA0140 		mvn	r0, r1, lsl #16
 2037              	.LVL280:
 963:../Source Files/lpc17xx_can.c **** 				LPC_CANAF_RAM->mask[cnt1] = (LPC_CANAF_RAM->mask[cnt1] & 0xFFFF0000)
 2038              		.loc 1 963 0
 2039 09ec 42F82600 		str	r0, [r2, r6, lsl #2]
 2040              	.LVL281:
 2041              	.L181:
 965:../Source Files/lpc17xx_can.c **** 			}
 966:../Source Files/lpc17xx_can.c **** 		}
 967:../Source Files/lpc17xx_can.c **** 	}
 968:../Source Files/lpc17xx_can.c **** 	//restruct FulCAN Object Section
 969:../Source Files/lpc17xx_can.c **** 	bound1 = CANAF_FullCAN_cnt - cnt2;
 970:../Source Files/lpc17xx_can.c **** 	cnt1 = total - (CANAF_FullCAN_cnt)*3 + cnt2*3 + 1;
 2042              		.loc 1 970 0
 2043 09f0 6FF00201 		mvn	r1, #2
 2044 09f4 01FB0399 		mla	r9, r1, r3, r9
 2045              	.LVL282:
 969:../Source Files/lpc17xx_can.c **** 	bound1 = CANAF_FullCAN_cnt - cnt2;
 2046              		.loc 1 969 0
 2047 09f8 ADB2     		uxth	r5, r5
 2048              	.LVL283:
 2049              		.loc 1 970 0
 2050 09fa 0326     		movs	r6, #3
 2051              	.LVL284:
 2052 09fc 06FB0597 		mla	r7, r6, r5, r9
 969:../Source Files/lpc17xx_can.c **** 	bound1 = CANAF_FullCAN_cnt - cnt2;
 2053              		.loc 1 969 0
 2054 0a00 5C1B     		subs	r4, r3, r5
 2055 0a02 A0B2     		uxth	r0, r4
 2056              	.LVL285:
 2057              		.loc 1 970 0
 2058 0a04 BCB2     		uxth	r4, r7
 2059              	.LVL286:
 2060 0a06 621C     		adds	r2, r4, #1
 971:../Source Files/lpc17xx_can.c **** 	buf0 = LPC_CANAF_RAM->mask[cnt1];
 2061              		.loc 1 971 0
 2062 0a08 11B2     		sxth	r1, r2
 2063 0a0a 2F4A     		ldr	r2, .L214+12
 972:../Source Files/lpc17xx_can.c **** 	buf1 = LPC_CANAF_RAM->mask[cnt1+1];
 973:../Source Files/lpc17xx_can.c **** 	buf2 = LPC_CANAF_RAM->mask[cnt1+2];
 974:../Source Files/lpc17xx_can.c **** 	LPC_CANAF_RAM->mask[cnt1]=LPC_CANAF_RAM->mask[cnt1+1]= LPC_CANAF_RAM->mask[cnt1+2]=0x00;
 2064              		.loc 1 974 0
 2065 0a0c 0026     		movs	r6, #0
 2066              	.LVL287:
 972:../Source Files/lpc17xx_can.c **** 	buf1 = LPC_CANAF_RAM->mask[cnt1+1];
 2067              		.loc 1 972 0
 2068 0a0e 01F10108 		add	r8, r1, #1
 973:../Source Files/lpc17xx_can.c **** 	buf2 = LPC_CANAF_RAM->mask[cnt1+2];
 2069              		.loc 1 973 0
 2070 0a12 01F10209 		add	r9, r1, #2
 975:../Source Files/lpc17xx_can.c **** 	cnt1+=3;
 2071              		.loc 1 975 0
 2072 0a16 0434     		adds	r4, r4, #4
 2073              	.LVL288:
 971:../Source Files/lpc17xx_can.c **** 	buf0 = LPC_CANAF_RAM->mask[cnt1];
 2074              		.loc 1 971 0
 2075 0a18 52F82170 		ldr	r7, [r2, r1, lsl #2]
 2076              	.LVL289:
 2077              		.loc 1 975 0
 2078 0a1c A4B2     		uxth	r4, r4
 2079              	.LVL290:
 972:../Source Files/lpc17xx_can.c **** 	buf1 = LPC_CANAF_RAM->mask[cnt1+1];
 2080              		.loc 1 972 0
 2081 0a1e 52F82850 		ldr	r5, [r2, r8, lsl #2]
 2082              	.LVL291:
 973:../Source Files/lpc17xx_can.c **** 	buf2 = LPC_CANAF_RAM->mask[cnt1+2];
 2083              		.loc 1 973 0
 2084 0a22 52F829C0 		ldr	ip, [r2, r9, lsl #2]
 2085              	.LVL292:
 974:../Source Files/lpc17xx_can.c **** 	LPC_CANAF_RAM->mask[cnt1]=LPC_CANAF_RAM->mask[cnt1+1]= LPC_CANAF_RAM->mask[cnt1+2]=0x00;
 2086              		.loc 1 974 0
 2087 0a26 42F82960 		str	r6, [r2, r9, lsl #2]
 2088 0a2a 42F82860 		str	r6, [r2, r8, lsl #2]
 2089 0a2e 42F82160 		str	r6, [r2, r1, lsl #2]
 2090              	.LVL293:
 2091              	.L192:
 976:../Source Files/lpc17xx_can.c **** 	while(bound1--)
 2092              		.loc 1 976 0 discriminator 1
 2093 0a32 0138     		subs	r0, r0, #1
 2094              	.LVL294:
 2095 0a34 80B2     		uxth	r0, r0
 2096              	.LVL295:
 2097 0a36 01B2     		sxth	r1, r0
 2098 0a38 4A1C     		adds	r2, r1, #1
 2099 0a3a 16D0     		beq	.L212
 2100              	.L193:
 977:../Source Files/lpc17xx_can.c **** 	{
 978:../Source Files/lpc17xx_can.c **** 		tmp0 = LPC_CANAF_RAM->mask[cnt1];
 2101              		.loc 1 978 0
 2102 0a3c 224A     		ldr	r2, .L214+12
 2103 0a3e 21B2     		sxth	r1, r4
 979:../Source Files/lpc17xx_can.c **** 		tmp1 = LPC_CANAF_RAM->mask[cnt1+1];
 2104              		.loc 1 979 0
 2105 0a40 01F10108 		add	r8, r1, #1
 980:../Source Files/lpc17xx_can.c **** 		tmp2 = LPC_CANAF_RAM->mask[cnt1+2];
 2106              		.loc 1 980 0
 2107 0a44 8E1C     		adds	r6, r1, #2
 978:../Source Files/lpc17xx_can.c **** 		tmp0 = LPC_CANAF_RAM->mask[cnt1];
 2108              		.loc 1 978 0
 2109 0a46 52F821B0 		ldr	fp, [r2, r1, lsl #2]
 2110              	.LVL296:
 979:../Source Files/lpc17xx_can.c **** 		tmp1 = LPC_CANAF_RAM->mask[cnt1+1];
 2111              		.loc 1 979 0
 2112 0a4a 52F828A0 		ldr	sl, [r2, r8, lsl #2]
 2113              	.LVL297:
 2114              		.loc 1 980 0
 2115 0a4e 52F82690 		ldr	r9, [r2, r6, lsl #2]
 2116              	.LVL298:
 981:../Source Files/lpc17xx_can.c **** 		LPC_CANAF_RAM->mask[cnt1]= buf0;
 2117              		.loc 1 981 0
 2118 0a52 42F82170 		str	r7, [r2, r1, lsl #2]
 982:../Source Files/lpc17xx_can.c **** 		LPC_CANAF_RAM->mask[cnt1+1]= buf1;
 2119              		.loc 1 982 0
 2120 0a56 42F82850 		str	r5, [r2, r8, lsl #2]
 826:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_LoadFullCANEntry (LPC_CAN_TypeDef* CANx, uint16_t id)
 2121              		.loc 1 826 0
 2122 0a5a E51C     		adds	r5, r4, #3
 2123              	.LVL299:
 983:../Source Files/lpc17xx_can.c **** 		LPC_CANAF_RAM->mask[cnt1+2]= buf2;
 2124              		.loc 1 983 0
 2125 0a5c 42F826C0 		str	ip, [r2, r6, lsl #2]
 2126              	.LVL300:
 826:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_LoadFullCANEntry (LPC_CAN_TypeDef* CANx, uint16_t id)
 2127              		.loc 1 826 0
 2128 0a60 ACB2     		uxth	r4, r5
 2129              	.LVL301:
 984:../Source Files/lpc17xx_can.c **** 		buf0 = tmp0;
 2130              		.loc 1 984 0
 2131 0a62 5F46     		mov	r7, fp
 985:../Source Files/lpc17xx_can.c **** 		buf1 = tmp1;
 2132              		.loc 1 985 0
 2133 0a64 5546     		mov	r5, sl
 2134              	.LVL302:
 986:../Source Files/lpc17xx_can.c **** 		buf2 = tmp2;
 2135              		.loc 1 986 0
 2136 0a66 CC46     		mov	ip, r9
 2137 0a68 E3E7     		b	.L192
 2138              	.LVL303:
 2139              	.L212:
 987:../Source Files/lpc17xx_can.c **** 		cnt1+=3;
 988:../Source Files/lpc17xx_can.c **** 	}
 989:../Source Files/lpc17xx_can.c **** 	CANAF_FullCAN_cnt++;
 990:../Source Files/lpc17xx_can.c **** 	//update address values
 991:../Source Files/lpc17xx_can.c **** 	LPC_CANAF->SFF_sa 	  +=0x04;
 2140              		.loc 1 991 0
 2141 0a6a 1648     		ldr	r0, .L214+8
 2142              	.LVL304:
 989:../Source Files/lpc17xx_can.c **** 	CANAF_FullCAN_cnt++;
 2143              		.loc 1 989 0
 2144 0a6c 144A     		ldr	r2, .L214+4
 2145              		.loc 1 991 0
 2146 0a6e 4168     		ldr	r1, [r0, #4]
 989:../Source Files/lpc17xx_can.c **** 	CANAF_FullCAN_cnt++;
 2147              		.loc 1 989 0
 2148 0a70 0133     		adds	r3, r3, #1
 2149              	.LVL305:
 2150 0a72 1380     		strh	r3, [r2, #0]	@ movhi
 2151              		.loc 1 991 0
 2152 0a74 0B1D     		adds	r3, r1, #4
 2153              	.LVL306:
 2154 0a76 4360     		str	r3, [r0, #4]
 992:../Source Files/lpc17xx_can.c **** 	LPC_CANAF->SFF_GRP_sa +=0x04 ;
 2155              		.loc 1 992 0
 2156 0a78 8268     		ldr	r2, [r0, #8]
 2157 0a7a 111D     		adds	r1, r2, #4
 2158 0a7c 8160     		str	r1, [r0, #8]
 993:../Source Files/lpc17xx_can.c **** 	LPC_CANAF->EFF_sa     +=0x04 ;
 2159              		.loc 1 993 0
 2160 0a7e C368     		ldr	r3, [r0, #12]
 2161 0a80 1A1D     		adds	r2, r3, #4
 2162 0a82 C260     		str	r2, [r0, #12]
 994:../Source Files/lpc17xx_can.c **** 	LPC_CANAF->EFF_GRP_sa +=0x04;
 2163              		.loc 1 994 0
 2164 0a84 0169     		ldr	r1, [r0, #16]
 2165 0a86 0B1D     		adds	r3, r1, #4
 2166 0a88 0361     		str	r3, [r0, #16]
 995:../Source Files/lpc17xx_can.c **** 	LPC_CANAF->ENDofTable +=0x04;
 2167              		.loc 1 995 0
 2168 0a8a 4269     		ldr	r2, [r0, #20]
 996:../Source Files/lpc17xx_can.c **** 
 997:../Source Files/lpc17xx_can.c **** 	LPC_CANAF->AFMR = 0x04;
 2169              		.loc 1 997 0
 2170 0a8c 0423     		movs	r3, #4
 995:../Source Files/lpc17xx_can.c **** 	LPC_CANAF->ENDofTable +=0x04;
 2171              		.loc 1 995 0
 2172 0a8e 111D     		adds	r1, r2, #4
 2173 0a90 4161     		str	r1, [r0, #20]
 2174              		.loc 1 997 0
 2175 0a92 0360     		str	r3, [r0, #0]
 998:../Source Files/lpc17xx_can.c ****  	return CAN_OK;
 2176              		.loc 1 998 0
 2177 0a94 0120     		movs	r0, #1
 2178 0a96 0EE0     		b	.L203
 2179              	.LVL307:
 2180              	.L200:
 850:../Source Files/lpc17xx_can.c **** 		return CAN_OBJECTS_FULL_ERROR;
 2181              		.loc 1 850 0
 2182 0a98 0220     		movs	r0, #2
 2183              	.LVL308:
 2184 0a9a 0CE0     		b	.L203
 2185              	.LVL309:
 2186              	.L209:
 926:../Source Files/lpc17xx_can.c **** 			if ((CANAF_FullCAN_cnt & 0x0001) == 0)
 2187              		.loc 1 926 0
 2188 0a9c 19B9     		cbnz	r1, .L213
 2189              	.L196:
 928:../Source Files/lpc17xx_can.c **** 				LPC_CANAF_RAM->mask[cnt1]  = 0x0000FFFF | (id << 16);
 2190              		.loc 1 928 0
 2191 0a9e D443     		mvns	r4, r2
 2192 0aa0 6FEA0442 		mvn	r2, r4, lsl #16
 2193              	.LVL310:
 2194 0aa4 04E0     		b	.L207
 2195              	.LVL311:
 2196              	.L213:
 933:../Source Files/lpc17xx_can.c **** 				LPC_CANAF_RAM->mask[cnt1]  = (LPC_CANAF_RAM->mask[cnt1] & 0xFFFF0000) | id;
 2197              		.loc 1 933 0
 2198 0aa6 56F82C00 		ldr	r0, [r6, ip, lsl #2]
 2199 0aaa 010C     		lsrs	r1, r0, #16
 2200 0aac 0F04     		lsls	r7, r1, #16
 2201              	.LVL312:
 2202 0aae 3A43     		orrs	r2, r2, r7
 2203              	.LVL313:
 2204              	.L207:
 2205 0ab0 46F82C20 		str	r2, [r6, ip, lsl #2]
 2206 0ab4 9CE7     		b	.L181
 2207              	.LVL314:
 2208              	.L203:
 999:../Source Files/lpc17xx_can.c **** }
 2209              		.loc 1 999 0
 2210 0ab6 BDE8FE8F 		pop	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 2211              	.L215:
 2212 0aba 00BF     		.align	2
 2213              	.L214:
 2214 0abc 00400440 		.word	1074020352
 2215 0ac0 00000000 		.word	.LANCHOR0
 2216 0ac4 00C00340 		.word	1073987584
 2217 0ac8 00800340 		.word	1073971200
 2218              		.cfi_endproc
 2219              	.LFE64:
 2221              		.align	1
 2222              		.global	CAN_LoadGroupEntry
 2223              		.thumb
 2224              		.thumb_func
 2226              	CAN_LoadGroupEntry:
 2227              	.LFB65:
1000:../Source Files/lpc17xx_can.c **** 
1001:../Source Files/lpc17xx_can.c **** /********************************************************************//**
1002:../Source Files/lpc17xx_can.c ****  * @brief		Load Group entry into AFLUT
1003:../Source Files/lpc17xx_can.c ****  * @param[in]	CANx: CAN peripheral selected, should be:
1004:../Source Files/lpc17xx_can.c ****  * 				- LPC_CAN1: CAN1 peripheral
1005:../Source Files/lpc17xx_can.c ****  * 				- LPC_CAN2: CAN2 peripheral
1006:../Source Files/lpc17xx_can.c ****  * @param[in]	lowerID, upperID: lower and upper identifier of entry
1007:../Source Files/lpc17xx_can.c ****  * @param[in]	format: type of ID format, should be:
1008:../Source Files/lpc17xx_can.c ****  * 				- STD_ID_FORMAT: Standard ID format (11-bit value)
1009:../Source Files/lpc17xx_can.c ****  * 				- EXT_ID_FORMAT: Extended ID format (29-bit value)
1010:../Source Files/lpc17xx_can.c ****  * @return 		CAN_ERROR, could be:
1011:../Source Files/lpc17xx_can.c ****  * 				- CAN_OK: loading is successful
1012:../Source Files/lpc17xx_can.c ****  * 				- CAN_CONFLICT_ID_ERROR: Conflict ID occurs
1013:../Source Files/lpc17xx_can.c ****  * 				- CAN_OBJECTS_FULL_ERROR: no more space available
1014:../Source Files/lpc17xx_can.c ****  *********************************************************************/
1015:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_LoadGroupEntry(LPC_CAN_TypeDef* CANx, uint32_t lowerID, \
1016:../Source Files/lpc17xx_can.c **** 		uint32_t upperID, CAN_ID_FORMAT_Type format)
1017:../Source Files/lpc17xx_can.c **** {
 2228              		.loc 1 1017 0
 2229              		.cfi_startproc
 2230              		@ args = 0, pretend = 0, frame = 16
 2231              		@ frame_needed = 0, uses_anonymous_args = 0
 2232              	.LVL315:
 2233 0acc 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 2234              	.LCFI6:
 2235              		.cfi_def_cfa_offset 36
 2236              		.cfi_offset 4, -36
 2237              		.cfi_offset 5, -32
 2238              		.cfi_offset 6, -28
 2239              		.cfi_offset 7, -24
 2240              		.cfi_offset 8, -20
 2241              		.cfi_offset 9, -16
 2242              		.cfi_offset 10, -12
 2243              		.cfi_offset 11, -8
 2244              		.cfi_offset 14, -4
1018:../Source Files/lpc17xx_can.c **** 	uint16_t tmp = 0;
1019:../Source Files/lpc17xx_can.c **** 	uint32_t buf0, buf1, entry1, entry2, LID,UID;
1020:../Source Files/lpc17xx_can.c **** 	int16_t cnt1, bound1, total;
1021:../Source Files/lpc17xx_can.c **** 	//LPC_CANAF_RAM_TypeDef *AFLUTTest = LPC_CANAF_RAM;
1022:../Source Files/lpc17xx_can.c **** 
1023:../Source Files/lpc17xx_can.c **** 	CHECK_PARAM(PARAM_CANx(CANx));
1024:../Source Files/lpc17xx_can.c **** 	CHECK_PARAM(PARAM_ID_FORMAT(format));
1025:../Source Files/lpc17xx_can.c **** 
1026:../Source Files/lpc17xx_can.c **** 	if(lowerID > upperID) return CAN_CONFLICT_ID_ERROR;
 2245              		.loc 1 1026 0
 2246 0ad0 9142     		cmp	r1, r2
1017:../Source Files/lpc17xx_can.c **** {
 2247              		.loc 1 1017 0
 2248 0ad2 85B0     		sub	sp, sp, #20
 2249              	.LCFI7:
 2250              		.cfi_def_cfa_offset 56
 2251              		.loc 1 1026 0
 2252 0ad4 01D9     		bls	.L217
 2253              	.LVL316:
 2254              	.L227:
 2255 0ad6 0620     		movs	r0, #6
 2256 0ad8 52E1     		b	.L218
 2257              	.LVL317:
 2258              	.L217:
1027:../Source Files/lpc17xx_can.c **** 	if(CANx == LPC_CAN1)
 2259              		.loc 1 1027 0
 2260 0ada AB4C     		ldr	r4, .L253
1028:../Source Files/lpc17xx_can.c **** 	{
1029:../Source Files/lpc17xx_can.c **** 		tmp = 0;
1030:../Source Files/lpc17xx_can.c **** 	}
1031:../Source Files/lpc17xx_can.c **** 	else
1032:../Source Files/lpc17xx_can.c **** 	{
1033:../Source Files/lpc17xx_can.c **** 		tmp = 1;
1034:../Source Files/lpc17xx_can.c **** 	}
1035:../Source Files/lpc17xx_can.c **** 
1036:../Source Files/lpc17xx_can.c **** 	total =((CANAF_FullCAN_cnt+1)>>1)+ CANAF_FullCAN_cnt*3 +((CANAF_std_cnt + 1) >> 1)+  \
 2261              		.loc 1 1036 0
 2262 0adc 4FF00309 		mov	r9, #3
1027:../Source Files/lpc17xx_can.c **** 	if(CANx == LPC_CAN1)
 2263              		.loc 1 1027 0
 2264 0ae0 001B     		subs	r0, r0, r4
 2265              	.LVL318:
 2266              		.loc 1 1036 0
 2267 0ae2 AA4C     		ldr	r4, .L253+4
1027:../Source Files/lpc17xx_can.c **** 	if(CANx == LPC_CAN1)
 2268              		.loc 1 1027 0
 2269 0ae4 18BF     		it	ne
 2270 0ae6 0120     		movne	r0, #1
 2271              	.LVL319:
 2272              		.loc 1 1036 0
 2273 0ae8 6688     		ldrh	r6, [r4, #2]
 2274 0aea B4F800C0 		ldrh	ip, [r4, #0]
 2275 0aee 751C     		adds	r5, r6, #1
 2276 0af0 B4F808B0 		ldrh	fp, [r4, #8]
 2277 0af4 6E08     		lsrs	r6, r5, #1
 2278 0af6 A588     		ldrh	r5, [r4, #4]
 2279 0af8 E488     		ldrh	r4, [r4, #6]
 2280 0afa 4FEA4B08 		lsl	r8, fp, #1
 2281 0afe 2C19     		adds	r4, r5, r4
 2282 0b00 A4B2     		uxth	r4, r4
 2283 0b02 09FB0C4A 		mla	sl, r9, ip, r4
 2284 0b06 0CF10107 		add	r7, ip, #1
 2285 0b0a 1FFA88F8 		uxth	r8, r8
 2286 0b0e 08EB0A0C 		add	ip, r8, sl
 2287 0b12 7F08     		lsrs	r7, r7, #1
 2288 0b14 07EB0C09 		add	r9, r7, ip
 2289 0b18 06EB090A 		add	sl, r6, r9
1037:../Source Files/lpc17xx_can.c **** 			CANAF_gstd_cnt + CANAF_ext_cnt + (CANAF_gext_cnt<<1);
1038:../Source Files/lpc17xx_can.c **** 
1039:../Source Files/lpc17xx_can.c **** 	/* Setup Acceptance Filter Configuration
1040:../Source Files/lpc17xx_can.c **** 	Acceptance Filter Mode Register = Off */
1041:../Source Files/lpc17xx_can.c **** 	LPC_CANAF->AFMR = 0x00000001;
 2290              		.loc 1 1041 0
 2291 0b1c DFF87492 		ldr	r9, .L253+12
1036:../Source Files/lpc17xx_can.c **** 	total =((CANAF_FullCAN_cnt+1)>>1)+ CANAF_FullCAN_cnt*3 +((CANAF_std_cnt + 1) >> 1)+  \
 2292              		.loc 1 1036 0
 2293 0b20 1FFA8AFC 		uxth	ip, sl
 2294              	.LVL320:
 2295              		.loc 1 1041 0
 2296 0b24 4FF0010A 		mov	sl, #1
 2297              	.LVL321:
 2298 0b28 C9F800A0 		str	sl, [r9, #0]
 2299 0b2c 0FFA8CF9 		sxth	r9, ip
1042:../Source Files/lpc17xx_can.c **** 
1043:../Source Files/lpc17xx_can.c **** /*********Add Group of Standard Identifier Frame Format************/
1044:../Source Files/lpc17xx_can.c **** 	if(format == STD_ID_FORMAT)
 2300              		.loc 1 1044 0
 2301 0b30 002B     		cmp	r3, #0
 2302 0b32 73D1     		bne	.L219
1045:../Source Files/lpc17xx_can.c **** 	{
1046:../Source Files/lpc17xx_can.c **** 		if ((total >= 512)){//don't have enough space
 2303              		.loc 1 1046 0
 2304 0b34 B9F5007F 		cmp	r9, #512
 2305 0b38 80F22181 		bge	.L246
1047:../Source Files/lpc17xx_can.c **** 			return CAN_OBJECTS_FULL_ERROR;
1048:../Source Files/lpc17xx_can.c **** 		}
1049:../Source Files/lpc17xx_can.c **** 		lowerID &=0x7FF; //mask ID
 2306              		.loc 1 1049 0
 2307 0b3c 4905     		lsls	r1, r1, #21
 2308              	.LVL322:
1050:../Source Files/lpc17xx_can.c **** 		upperID &=0x7FF;
 2309              		.loc 1 1050 0
 2310 0b3e 5205     		lsls	r2, r2, #21
 2311              	.LVL323:
1049:../Source Files/lpc17xx_can.c **** 		lowerID &=0x7FF; //mask ID
 2312              		.loc 1 1049 0
 2313 0b40 490D     		lsrs	r1, r1, #21
 2314              	.LVL324:
 2315              		.loc 1 1050 0
 2316 0b42 520D     		lsrs	r2, r2, #21
 2317              	.LVL325:
1051:../Source Files/lpc17xx_can.c **** 		entry1  = (tmp << 29)|(lowerID << 16)|(tmp << 13)|(upperID << 0);
 2318              		.loc 1 1051 0
 2319 0b44 42EA0143 		orr	r3, r2, r1, lsl #16
 2320              	.LVL326:
1052:../Source Files/lpc17xx_can.c **** 		cnt1 = ((CANAF_FullCAN_cnt+1)>>1) + ((CANAF_std_cnt + 1) >> 1);
 2321              		.loc 1 1052 0
 2322 0b48 F619     		adds	r6, r6, r7
1051:../Source Files/lpc17xx_can.c **** 		entry1  = (tmp << 29)|(lowerID << 16)|(tmp << 13)|(upperID << 0);
 2323              		.loc 1 1051 0
 2324 0b4a 43EA4073 		orr	r3, r3, r0, lsl #29
 2325              		.loc 1 1052 0
 2326 0b4e B6B2     		uxth	r6, r6
1051:../Source Files/lpc17xx_can.c **** 		entry1  = (tmp << 29)|(lowerID << 16)|(tmp << 13)|(upperID << 0);
 2327              		.loc 1 1051 0
 2328 0b50 43EA4030 		orr	r0, r3, r0, lsl #13
 2329              	.LVL327:
 2330              		.loc 1 1052 0
 2331 0b54 B3B2     		uxth	r3, r6
 2332              	.LVL328:
1053:../Source Files/lpc17xx_can.c **** 
1054:../Source Files/lpc17xx_can.c **** 		//if this is the first Group standard ID entry
1055:../Source Files/lpc17xx_can.c **** 		if(CANAF_gstd_cnt == 0)
 2333              		.loc 1 1055 0
 2334 0b56 25B9     		cbnz	r5, .L220
1056:../Source Files/lpc17xx_can.c **** 		{
1057:../Source Files/lpc17xx_can.c **** 			LPC_CANAF_RAM->mask[cnt1] = entry1;
 2335              		.loc 1 1057 0
 2336 0b58 8D49     		ldr	r1, .L253+8
 2337              	.LVL329:
 2338 0b5a 1BB2     		sxth	r3, r3
 2339 0b5c 41F82300 		str	r0, [r1, r3, lsl #2]
 2340 0b60 4EE0     		b	.L221
 2341              	.LVL330:
 2342              	.L220:
1058:../Source Files/lpc17xx_can.c **** 		}
1059:../Source Files/lpc17xx_can.c **** 		else
1060:../Source Files/lpc17xx_can.c **** 		{
1061:../Source Files/lpc17xx_can.c **** 			//find the position to add new Group entry
1062:../Source Files/lpc17xx_can.c **** 			bound1 = ((CANAF_FullCAN_cnt+1)>>1) + ((CANAF_std_cnt + 1) >> 1) + CANAF_gstd_cnt;
 2343              		.loc 1 1062 0
 2344 0b62 7519     		adds	r5, r6, r5
 2345 0b64 1FFA85F8 		uxth	r8, r5
 2346              	.LVL331:
1063:../Source Files/lpc17xx_can.c **** 			while(cnt1 < bound1)
1064:../Source Files/lpc17xx_can.c **** 			{
1065:../Source Files/lpc17xx_can.c **** 				//compare controller first
1066:../Source Files/lpc17xx_can.c **** 				while((LPC_CANAF_RAM->mask[cnt1] >> 29)< (entry1 >> 29))//increase until meet greater or equal 
 2347              		.loc 1 1066 0
 2348 0b68 4FEA5079 		lsr	r9, r0, #29
 2349              	.LVL332:
 2350              	.L222:
1063:../Source Files/lpc17xx_can.c **** 			while(cnt1 < bound1)
 2351              		.loc 1 1063 0 discriminator 1
 2352 0b6c 1DB2     		sxth	r5, r3
 2353 0b6e 0FFA88F4 		sxth	r4, r8
 2354 0b72 A542     		cmp	r5, r4
 2355 0b74 26DA     		bge	.L228
 2356              	.L245:
1063:../Source Files/lpc17xx_can.c **** 			while(cnt1 < bound1)
 2357              		.loc 1 1063 0 is_stmt 0
 2358 0b76 0025     		movs	r5, #0
 2359              	.LVL333:
 2360              	.L223:
1015:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_LoadGroupEntry(LPC_CAN_TypeDef* CANx, uint32_t lowerID, \
 2361              		.loc 1 1015 0 is_stmt 1 discriminator 1
 2362 0b78 EF18     		adds	r7, r5, r3
 2363 0b7a 1EB2     		sxth	r6, r3
 2364 0b7c BCB2     		uxth	r4, r7
 2365 0b7e AF19     		adds	r7, r5, r6
 2366              		.loc 1 1066 0 discriminator 1
 2367 0b80 834E     		ldr	r6, .L253+8
 2368 0b82 0135     		adds	r5, r5, #1
 2369 0b84 56F827A0 		ldr	sl, [r6, r7, lsl #2]
 2370 0b88 B9EB5A7F 		cmp	r9, sl, lsr #29
 2371 0b8c F4D8     		bhi	.L223
1067:../Source Files/lpc17xx_can.c **** 					cnt1++;
1068:../Source Files/lpc17xx_can.c **** 				buf0 = LPC_CANAF_RAM->mask[cnt1];
 2372              		.loc 1 1068 0
 2373 0b8e 56F82750 		ldr	r5, [r6, r7, lsl #2]
 2374              	.LVL334:
1069:../Source Files/lpc17xx_can.c **** 				if((LPC_CANAF_RAM->mask[cnt1] >> 29)> (entry1 >> 29)) //meet greater controller
 2375              		.loc 1 1069 0
 2376 0b92 56F82730 		ldr	r3, [r6, r7, lsl #2]
 2377 0b96 B9EB537F 		cmp	r9, r3, lsr #29
 2378 0b9a 05D3     		bcc	.L250
 2379              	.L224:
 2380              	.LVL335:
1070:../Source Files/lpc17xx_can.c **** 				{
1071:../Source Files/lpc17xx_can.c **** 					//add at this position
1072:../Source Files/lpc17xx_can.c **** 					LPC_CANAF_RAM->mask[cnt1] = entry1;
1073:../Source Files/lpc17xx_can.c **** 					break;
1074:../Source Files/lpc17xx_can.c **** 				}
1075:../Source Files/lpc17xx_can.c **** 				else //meet equal controller
1076:../Source Files/lpc17xx_can.c **** 				{
1077:../Source Files/lpc17xx_can.c **** 					LID  = (buf0 >> 16)&0x7FF;
1078:../Source Files/lpc17xx_can.c **** 					UID  = buf0 & 0x7FF;
 2381              		.loc 1 1078 0
 2382 0b9c 6B05     		lsls	r3, r5, #21
1077:../Source Files/lpc17xx_can.c **** 					LID  = (buf0 >> 16)&0x7FF;
 2383              		.loc 1 1077 0
 2384 0b9e C5F30A4A 		ubfx	sl, r5, #16, #11
 2385              		.loc 1 1078 0
 2386 0ba2 5B0D     		lsrs	r3, r3, #21
 2387              	.LVL336:
1079:../Source Files/lpc17xx_can.c **** 					if (upperID <= LID)
 2388              		.loc 1 1079 0
 2389 0ba4 5245     		cmp	r2, sl
 2390 0ba6 08D8     		bhi	.L226
 2391              	.LVL337:
 2392              	.L250:
1080:../Source Files/lpc17xx_can.c **** 					{
1081:../Source Files/lpc17xx_can.c **** 						//add new entry before this entry
1082:../Source Files/lpc17xx_can.c **** 						LPC_CANAF_RAM->mask[cnt1] = entry1;
1083:../Source Files/lpc17xx_can.c **** 						break;
1084:../Source Files/lpc17xx_can.c **** 					}
1085:../Source Files/lpc17xx_can.c **** 					else if (lowerID >= UID)
1086:../Source Files/lpc17xx_can.c **** 					{
1087:../Source Files/lpc17xx_can.c **** 						//load next entry to compare
1088:../Source Files/lpc17xx_can.c **** 						cnt1 ++;
1089:../Source Files/lpc17xx_can.c **** 					}
1090:../Source Files/lpc17xx_can.c **** 					else
1091:../Source Files/lpc17xx_can.c **** 						return CAN_CONFLICT_ID_ERROR;
1092:../Source Files/lpc17xx_can.c **** 				}
1093:../Source Files/lpc17xx_can.c **** 			}
1094:../Source Files/lpc17xx_can.c **** 			if(cnt1 >= bound1)
 2393              		.loc 1 1094 0
 2394 0ba8 21B2     		sxth	r1, r4
 2395              	.LVL338:
 2396 0baa 0FFA88F8 		sxth	r8, r8
 2397              	.LVL339:
 2398 0bae 4145     		cmp	r1, r8
1082:../Source Files/lpc17xx_can.c **** 						LPC_CANAF_RAM->mask[cnt1] = entry1;
 2399              		.loc 1 1082 0
 2400 0bb0 46F82700 		str	r0, [r6, r7, lsl #2]
 2401              	.LVL340:
 2402              		.loc 1 1094 0
 2403 0bb4 0DDB     		blt	.L229
 2404 0bb6 2346     		mov	r3, r4
 2405 0bb8 04E0     		b	.L228
 2406              	.LVL341:
 2407              	.L226:
1085:../Source Files/lpc17xx_can.c **** 					else if (lowerID >= UID)
 2408              		.loc 1 1085 0
 2409 0bba 9942     		cmp	r1, r3
 2410 0bbc 8BD3     		bcc	.L227
1088:../Source Files/lpc17xx_can.c **** 						cnt1 ++;
 2411              		.loc 1 1088 0
 2412 0bbe 0134     		adds	r4, r4, #1
 2413 0bc0 A3B2     		uxth	r3, r4
 2414              	.LVL342:
 2415 0bc2 D3E7     		b	.L222
 2416              	.LVL343:
 2417              	.L228:
1095:../Source Files/lpc17xx_can.c **** 			{
1096:../Source Files/lpc17xx_can.c **** 				//add new entry at the last position in this list
1097:../Source Files/lpc17xx_can.c **** 				buf0 = LPC_CANAF_RAM->mask[cnt1];
 2418              		.loc 1 1097 0
 2419 0bc4 724A     		ldr	r2, .L253+8
 2420              	.LVL344:
 2421 0bc6 1CB2     		sxth	r4, r3
 2422 0bc8 52F82450 		ldr	r5, [r2, r4, lsl #2]
 2423              	.LVL345:
1098:../Source Files/lpc17xx_can.c **** 				LPC_CANAF_RAM->mask[cnt1] = entry1;
 2424              		.loc 1 1098 0
 2425 0bcc 42F82400 		str	r0, [r2, r4, lsl #2]
 2426 0bd0 1C46     		mov	r4, r3
 2427              	.L229:
1099:../Source Files/lpc17xx_can.c **** 			}
1100:../Source Files/lpc17xx_can.c **** 
1101:../Source Files/lpc17xx_can.c **** 			//remove all remaining entry of this section one place up
1102:../Source Files/lpc17xx_can.c **** 			bound1 = total - cnt1;
 2428              		.loc 1 1102 0
 2429 0bd2 C4EB0C0C 		rsb	ip, r4, ip
 2430              	.LVL346:
 2431 0bd6 1FFA8CFC 		uxth	ip, ip
 2432              	.LVL347:
1103:../Source Files/lpc17xx_can.c **** 			while(bound1--)
 2433              		.loc 1 1103 0
 2434 0bda 0023     		movs	r3, #0
 2435              	.LVL348:
 2436              	.L230:
 2437              		.loc 1 1103 0 is_stmt 0 discriminator 1
 2438 0bdc 0CF1FF30 		add	r0, ip, #-1
 2439 0be0 1FFA80FC 		uxth	ip, r0
 2440              	.LVL349:
 2441 0be4 0FFA8CF1 		sxth	r1, ip
 2442 0be8 0133     		adds	r3, r3, #1
 2443 0bea 4A1C     		adds	r2, r1, #1
 2444 0bec 08D0     		beq	.L221
 2445              	.L231:
1015:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_LoadGroupEntry(LPC_CAN_TypeDef* CANx, uint32_t lowerID, \
 2446              		.loc 1 1015 0 is_stmt 1
 2447 0bee 22B2     		sxth	r2, r4
 2448 0bf0 D118     		adds	r1, r2, r3
1104:../Source Files/lpc17xx_can.c **** 			{
1105:../Source Files/lpc17xx_can.c **** 				cnt1++;
1106:../Source Files/lpc17xx_can.c **** 				buf1 = LPC_CANAF_RAM->mask[cnt1];
 2449              		.loc 1 1106 0
 2450 0bf2 674A     		ldr	r2, .L253+8
 2451 0bf4 52F82100 		ldr	r0, [r2, r1, lsl #2]
 2452              	.LVL350:
1107:../Source Files/lpc17xx_can.c **** 				LPC_CANAF_RAM->mask[cnt1] = buf0;
 2453              		.loc 1 1107 0
 2454 0bf8 42F82150 		str	r5, [r2, r1, lsl #2]
 2455              	.LVL351:
1108:../Source Files/lpc17xx_can.c **** 				buf0 = buf1;
 2456              		.loc 1 1108 0
 2457 0bfc 0546     		mov	r5, r0
 2458 0bfe EDE7     		b	.L230
 2459              	.LVL352:
 2460              	.L221:
1109:../Source Files/lpc17xx_can.c **** 			}
1110:../Source Files/lpc17xx_can.c **** 		}
1111:../Source Files/lpc17xx_can.c **** 		CANAF_gstd_cnt++;
 2461              		.loc 1 1111 0
 2462 0c00 6248     		ldr	r0, .L253+4
 2463 0c02 8288     		ldrh	r2, [r0, #4]
 2464 0c04 531C     		adds	r3, r2, #1
 2465 0c06 8380     		strh	r3, [r0, #4]	@ movhi
1112:../Source Files/lpc17xx_can.c **** 		//update address values
1113:../Source Files/lpc17xx_can.c **** 		LPC_CANAF->EFF_sa     +=0x04 ;
 2466              		.loc 1 1113 0
 2467 0c08 624B     		ldr	r3, .L253+12
 2468 0c0a D968     		ldr	r1, [r3, #12]
 2469 0c0c 081D     		adds	r0, r1, #4
 2470 0c0e D860     		str	r0, [r3, #12]
1114:../Source Files/lpc17xx_can.c **** 		LPC_CANAF->EFF_GRP_sa +=0x04;
 2471              		.loc 1 1114 0
 2472 0c10 1A69     		ldr	r2, [r3, #16]
 2473 0c12 111D     		adds	r1, r2, #4
 2474 0c14 1961     		str	r1, [r3, #16]
1115:../Source Files/lpc17xx_can.c **** 		LPC_CANAF->ENDofTable +=0x04;
 2475              		.loc 1 1115 0
 2476 0c16 5869     		ldr	r0, [r3, #20]
 2477 0c18 0430     		adds	r0, r0, #4
 2478 0c1a AAE0     		b	.L252
 2479              	.LVL353:
 2480              	.L219:
1116:../Source Files/lpc17xx_can.c **** 	}
1117:../Source Files/lpc17xx_can.c **** 
1118:../Source Files/lpc17xx_can.c **** 
1119:../Source Files/lpc17xx_can.c **** /*********Add Group of Extended Identifier Frame Format************/
1120:../Source Files/lpc17xx_can.c **** 	else
1121:../Source Files/lpc17xx_can.c **** 	{
1122:../Source Files/lpc17xx_can.c **** 		if ((total >= 511)){//don't have enough space
 2481              		.loc 1 1122 0
 2482 0c1c B9F5FF7F 		cmp	r9, #510
 2483 0c20 00F3AD80 		bgt	.L246
1123:../Source Files/lpc17xx_can.c **** 			return CAN_OBJECTS_FULL_ERROR;
1124:../Source Files/lpc17xx_can.c **** 		}
1125:../Source Files/lpc17xx_can.c **** 		lowerID  &= 0x1FFFFFFF; //mask ID
1126:../Source Files/lpc17xx_can.c **** 		upperID &= 0x1FFFFFFF;
1127:../Source Files/lpc17xx_can.c **** 		entry1   = (tmp << 29)|(lowerID << 0);
1128:../Source Files/lpc17xx_can.c **** 		entry2   = (tmp << 29)|(upperID << 0);
1129:../Source Files/lpc17xx_can.c **** 
1130:../Source Files/lpc17xx_can.c **** 		cnt1 = ((CANAF_FullCAN_cnt+1)>>1) + ((CANAF_std_cnt + 1) >> 1) + CANAF_gstd_cnt + CANAF_ext_cnt;
 2484              		.loc 1 1130 0
 2485 0c24 BE19     		adds	r6, r7, r6
 2486 0c26 A319     		adds	r3, r4, r6
 2487              	.LVL354:
1125:../Source Files/lpc17xx_can.c **** 		lowerID  &= 0x1FFFFFFF; //mask ID
 2488              		.loc 1 1125 0
 2489 0c28 21F06041 		bic	r1, r1, #-536870912
 2490              	.LVL355:
1126:../Source Files/lpc17xx_can.c **** 		upperID &= 0x1FFFFFFF;
 2491              		.loc 1 1126 0
 2492 0c2c 22F06049 		bic	r9, r2, #-536870912
 2493              		.loc 1 1130 0
 2494 0c30 9CB2     		uxth	r4, r3
1127:../Source Files/lpc17xx_can.c **** 		entry1   = (tmp << 29)|(lowerID << 0);
 2495              		.loc 1 1127 0
 2496 0c32 4207     		lsls	r2, r0, #29
 2497              	.LVL356:
 2498 0c34 42EA0105 		orr	r5, r2, r1
1125:../Source Files/lpc17xx_can.c **** 		lowerID  &= 0x1FFFFFFF; //mask ID
 2499              		.loc 1 1125 0
 2500 0c38 0091     		str	r1, [sp, #0]
 2501              	.LVL357:
1128:../Source Files/lpc17xx_can.c **** 		entry2   = (tmp << 29)|(upperID << 0);
 2502              		.loc 1 1128 0
 2503 0c3a 42EA0902 		orr	r2, r2, r9
 2504              	.LVL358:
 2505              		.loc 1 1130 0
 2506 0c3e 1FFA84FA 		uxth	sl, r4
 2507              	.LVL359:
1131:../Source Files/lpc17xx_can.c **** 		//if this is the first Group standard ID entry
1132:../Source Files/lpc17xx_can.c **** 		if(CANAF_gext_cnt == 0)
 2508              		.loc 1 1132 0
 2509 0c42 BBF1000F 		cmp	fp, #0
 2510 0c46 09D1     		bne	.L233
1133:../Source Files/lpc17xx_can.c **** 		{
1134:../Source Files/lpc17xx_can.c **** 			LPC_CANAF_RAM->mask[cnt1] = entry1;
 2511              		.loc 1 1134 0
 2512 0c48 0FFA8AF1 		sxth	r1, sl
 2513              	.LVL360:
 2514 0c4c 504B     		ldr	r3, .L253+8
1135:../Source Files/lpc17xx_can.c **** 			LPC_CANAF_RAM->mask[cnt1+1] = entry2;
 2515              		.loc 1 1135 0
 2516 0c4e 01F1010A 		add	sl, r1, #1
1134:../Source Files/lpc17xx_can.c **** 			LPC_CANAF_RAM->mask[cnt1] = entry1;
 2517              		.loc 1 1134 0
 2518 0c52 43F82150 		str	r5, [r3, r1, lsl #2]
 2519              		.loc 1 1135 0
 2520 0c56 43F82A20 		str	r2, [r3, sl, lsl #2]
 2521 0c5a 83E0     		b	.L234
 2522              	.LVL361:
 2523              	.L233:
1136:../Source Files/lpc17xx_can.c **** 		}
1137:../Source Files/lpc17xx_can.c **** 		else
1138:../Source Files/lpc17xx_can.c **** 		{
1139:../Source Files/lpc17xx_can.c **** 			//find the position to add new Group entry
1140:../Source Files/lpc17xx_can.c **** 			bound1 = ((CANAF_FullCAN_cnt+1)>>1) + ((CANAF_std_cnt + 1) >> 1) + CANAF_gstd_cnt \
 2524              		.loc 1 1140 0
 2525 0c5c 04EB0807 		add	r7, r4, r8
1141:../Source Files/lpc17xx_can.c **** 						+ CANAF_ext_cnt + (CANAF_gext_cnt<<1);
1142:../Source Files/lpc17xx_can.c **** 			while(cnt1 < bound1)
1143:../Source Files/lpc17xx_can.c **** 			{
1144:../Source Files/lpc17xx_can.c **** 				while((LPC_CANAF_RAM->mask[cnt1] >>29)< tmp) //increase until meet greater or equal controller
1145:../Source Files/lpc17xx_can.c **** 					cnt1++;
1146:../Source Files/lpc17xx_can.c **** 				buf0 = LPC_CANAF_RAM->mask[cnt1];
1147:../Source Files/lpc17xx_can.c **** 				buf1 = LPC_CANAF_RAM->mask[cnt1+1];
1148:../Source Files/lpc17xx_can.c **** 				if((LPC_CANAF_RAM->mask[cnt1] >> 29)> (entry1 >> 29)) //meet greater controller
 2526              		.loc 1 1148 0
 2527 0c60 6E0F     		lsrs	r6, r5, #29
1140:../Source Files/lpc17xx_can.c **** 			bound1 = ((CANAF_FullCAN_cnt+1)>>1) + ((CANAF_std_cnt + 1) >> 1) + CANAF_gstd_cnt \
 2528              		.loc 1 1140 0
 2529 0c62 1FFA87FB 		uxth	fp, r7
 2530              	.LVL362:
 2531              		.loc 1 1148 0
 2532 0c66 0296     		str	r6, [sp, #8]
 2533              	.LVL363:
 2534              	.L235:
1142:../Source Files/lpc17xx_can.c **** 			while(cnt1 < bound1)
 2535              		.loc 1 1142 0 discriminator 1
 2536 0c68 0FFA8AF4 		sxth	r4, sl
 2537 0c6c 0FFA8BF1 		sxth	r1, fp
 2538 0c70 8C42     		cmp	r4, r1
 2539 0c72 3CDA     		bge	.L240
 2540              	.L247:
1142:../Source Files/lpc17xx_can.c **** 			while(cnt1 < bound1)
 2541              		.loc 1 1142 0 is_stmt 0
 2542 0c74 0026     		movs	r6, #0
 2543              	.LVL364:
 2544              	.L236:
1015:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_LoadGroupEntry(LPC_CAN_TypeDef* CANx, uint32_t lowerID, \
 2545              		.loc 1 1015 0 is_stmt 1 discriminator 1
 2546 0c76 0FFA8AF4 		sxth	r4, sl
1144:../Source Files/lpc17xx_can.c **** 				while((LPC_CANAF_RAM->mask[cnt1] >>29)< tmp) //increase until meet greater or equal controller
 2547              		.loc 1 1144 0 discriminator 1
 2548 0c7a 454B     		ldr	r3, .L253+8
1015:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_LoadGroupEntry(LPC_CAN_TypeDef* CANx, uint32_t lowerID, \
 2549              		.loc 1 1015 0 discriminator 1
 2550 0c7c 3419     		adds	r4, r6, r4
1144:../Source Files/lpc17xx_can.c **** 				while((LPC_CANAF_RAM->mask[cnt1] >>29)< tmp) //increase until meet greater or equal controller
 2551              		.loc 1 1144 0 discriminator 1
 2552 0c7e 53F82470 		ldr	r7, [r3, r4, lsl #2]
1015:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_LoadGroupEntry(LPC_CAN_TypeDef* CANx, uint32_t lowerID, \
 2553              		.loc 1 1015 0 discriminator 1
 2554 0c82 06EB0A08 		add	r8, r6, sl
 2555 0c86 0136     		adds	r6, r6, #1
1144:../Source Files/lpc17xx_can.c **** 				while((LPC_CANAF_RAM->mask[cnt1] >>29)< tmp) //increase until meet greater or equal controller
 2556              		.loc 1 1144 0 discriminator 1
 2557 0c88 B0EB577F 		cmp	r0, r7, lsr #29
1015:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_LoadGroupEntry(LPC_CAN_TypeDef* CANx, uint32_t lowerID, \
 2558              		.loc 1 1015 0 discriminator 1
 2559 0c8c 1FFA88F8 		uxth	r8, r8
1144:../Source Files/lpc17xx_can.c **** 				while((LPC_CANAF_RAM->mask[cnt1] >>29)< tmp) //increase until meet greater or equal controller
 2560              		.loc 1 1144 0 discriminator 1
 2561 0c90 F1D8     		bhi	.L236
1147:../Source Files/lpc17xx_can.c **** 				buf1 = LPC_CANAF_RAM->mask[cnt1+1];
 2562              		.loc 1 1147 0
 2563 0c92 611C     		adds	r1, r4, #1
1146:../Source Files/lpc17xx_can.c **** 				buf0 = LPC_CANAF_RAM->mask[cnt1];
 2564              		.loc 1 1146 0
 2565 0c94 53F82460 		ldr	r6, [r3, r4, lsl #2]
 2566              	.LVL365:
 2567              		.loc 1 1148 0
 2568 0c98 DDF808A0 		ldr	sl, [sp, #8]
1147:../Source Files/lpc17xx_can.c **** 				buf1 = LPC_CANAF_RAM->mask[cnt1+1];
 2569              		.loc 1 1147 0
 2570 0c9c 53F82170 		ldr	r7, [r3, r1, lsl #2]
 2571              	.LVL366:
 2572              		.loc 1 1148 0
 2573 0ca0 53F82410 		ldr	r1, [r3, r4, lsl #2]
 2574 0ca4 BAEB517F 		cmp	sl, r1, lsr #29
 2575 0ca8 06D3     		bcc	.L251
 2576              	.L237:
 2577              	.LVL367:
1149:../Source Files/lpc17xx_can.c **** 				{
1150:../Source Files/lpc17xx_can.c **** 					//add at this position
1151:../Source Files/lpc17xx_can.c **** 					LPC_CANAF_RAM->mask[cnt1] = entry1;
1152:../Source Files/lpc17xx_can.c **** 					LPC_CANAF_RAM->mask[++cnt1] = entry2;
1153:../Source Files/lpc17xx_can.c **** 					break;
1154:../Source Files/lpc17xx_can.c **** 				}
1155:../Source Files/lpc17xx_can.c **** 				else //meet equal controller
1156:../Source Files/lpc17xx_can.c **** 				{
1157:../Source Files/lpc17xx_can.c **** 					LID  = buf0 & 0x1FFFFFFF; //mask ID
 2578              		.loc 1 1157 0
 2579 0caa 26F0604A 		bic	sl, r6, #-536870912
 2580              	.LVL368:
1158:../Source Files/lpc17xx_can.c **** 					UID  = buf1 & 0x1FFFFFFF;
 2581              		.loc 1 1158 0
 2582 0cae 27F06041 		bic	r1, r7, #-536870912
1159:../Source Files/lpc17xx_can.c **** 					if (upperID <= LID)
 2583              		.loc 1 1159 0
 2584 0cb2 D145     		cmp	r9, sl
1158:../Source Files/lpc17xx_can.c **** 					UID  = buf1 & 0x1FFFFFFF;
 2585              		.loc 1 1158 0
 2586 0cb4 0191     		str	r1, [sp, #4]
 2587              	.LVL369:
 2588              		.loc 1 1159 0
 2589 0cb6 10D8     		bhi	.L239
 2590              	.LVL370:
 2591              	.L251:
1160:../Source Files/lpc17xx_can.c **** 					{
1161:../Source Files/lpc17xx_can.c **** 						//add new entry before this entry
1162:../Source Files/lpc17xx_can.c **** 						LPC_CANAF_RAM->mask[cnt1] = entry1;
1163:../Source Files/lpc17xx_can.c **** 						LPC_CANAF_RAM->mask[++cnt1] = entry2;
 2592              		.loc 1 1163 0
 2593 0cb8 08F10108 		add	r8, r8, #1
 2594 0cbc 1FFA88FA 		uxth	sl, r8
 2595              	.LVL371:
 2596 0cc0 0FFA8AF0 		sxth	r0, sl
1162:../Source Files/lpc17xx_can.c **** 						LPC_CANAF_RAM->mask[cnt1] = entry1;
 2597              		.loc 1 1162 0
 2598 0cc4 43F82450 		str	r5, [r3, r4, lsl #2]
1164:../Source Files/lpc17xx_can.c **** 						break;
1165:../Source Files/lpc17xx_can.c **** 					}
1166:../Source Files/lpc17xx_can.c **** 					else if (lowerID >= UID)
1167:../Source Files/lpc17xx_can.c **** 					{
1168:../Source Files/lpc17xx_can.c **** 						//load next entry to compare
1169:../Source Files/lpc17xx_can.c **** 						cnt1 +=2;
1170:../Source Files/lpc17xx_can.c **** 					}
1171:../Source Files/lpc17xx_can.c **** 					else
1172:../Source Files/lpc17xx_can.c **** 						return CAN_CONFLICT_ID_ERROR;
1173:../Source Files/lpc17xx_can.c **** 				}
1174:../Source Files/lpc17xx_can.c **** 			}
1175:../Source Files/lpc17xx_can.c **** 			if(cnt1 >= bound1)
 2599              		.loc 1 1175 0
 2600 0cc8 0FFA8AF1 		sxth	r1, sl
1163:../Source Files/lpc17xx_can.c **** 						LPC_CANAF_RAM->mask[++cnt1] = entry2;
 2601              		.loc 1 1163 0
 2602 0ccc 43F82020 		str	r2, [r3, r0, lsl #2]
 2603              		.loc 1 1175 0
 2604 0cd0 0FFA8BF3 		sxth	r3, fp
 2605 0cd4 9942     		cmp	r1, r3
 2606 0cd6 1CDB     		blt	.L241
 2607 0cd8 09E0     		b	.L240
 2608              	.LVL372:
 2609              	.L239:
1166:../Source Files/lpc17xx_can.c **** 					else if (lowerID >= UID)
 2610              		.loc 1 1166 0
 2611 0cda 9DE80804 		ldmia	sp, {r3, sl}
 2612              	.LVL373:
 2613 0cde 5345     		cmp	r3, sl
 2614 0ce0 FFF4F9AE 		bcc	.L227
1169:../Source Files/lpc17xx_can.c **** 						cnt1 +=2;
 2615              		.loc 1 1169 0
 2616 0ce4 08F10208 		add	r8, r8, #2
 2617 0ce8 1FFA88FA 		uxth	sl, r8
 2618              	.LVL374:
 2619 0cec BCE7     		b	.L235
 2620              	.LVL375:
 2621              	.L240:
1176:../Source Files/lpc17xx_can.c **** 			{
1177:../Source Files/lpc17xx_can.c **** 				//add new entry at the last position in this list
1178:../Source Files/lpc17xx_can.c **** 				buf0 = LPC_CANAF_RAM->mask[cnt1];
 2622              		.loc 1 1178 0
 2623 0cee 0FFA8AF1 		sxth	r1, sl
1179:../Source Files/lpc17xx_can.c **** 				buf1 = LPC_CANAF_RAM->mask[cnt1+1];
1180:../Source Files/lpc17xx_can.c **** 				LPC_CANAF_RAM->mask[cnt1]   = entry1;
1181:../Source Files/lpc17xx_can.c **** 				LPC_CANAF_RAM->mask[++cnt1] = entry2;
 2624              		.loc 1 1181 0
 2625 0cf2 0AF1010A 		add	sl, sl, #1
1178:../Source Files/lpc17xx_can.c **** 				buf0 = LPC_CANAF_RAM->mask[cnt1];
 2626              		.loc 1 1178 0
 2627 0cf6 264B     		ldr	r3, .L253+8
 2628              		.loc 1 1181 0
 2629 0cf8 1FFA8AFA 		uxth	sl, sl
1179:../Source Files/lpc17xx_can.c **** 				buf1 = LPC_CANAF_RAM->mask[cnt1+1];
 2630              		.loc 1 1179 0
 2631 0cfc 4F1C     		adds	r7, r1, #1
 2632              		.loc 1 1181 0
 2633 0cfe 0FFA8AF0 		sxth	r0, sl
1178:../Source Files/lpc17xx_can.c **** 				buf0 = LPC_CANAF_RAM->mask[cnt1];
 2634              		.loc 1 1178 0
 2635 0d02 53F82160 		ldr	r6, [r3, r1, lsl #2]
 2636              	.LVL376:
1179:../Source Files/lpc17xx_can.c **** 				buf1 = LPC_CANAF_RAM->mask[cnt1+1];
 2637              		.loc 1 1179 0
 2638 0d06 53F82770 		ldr	r7, [r3, r7, lsl #2]
 2639              	.LVL377:
1180:../Source Files/lpc17xx_can.c **** 				LPC_CANAF_RAM->mask[cnt1]   = entry1;
 2640              		.loc 1 1180 0
 2641 0d0a 43F82150 		str	r5, [r3, r1, lsl #2]
 2642              		.loc 1 1181 0
 2643 0d0e 43F82020 		str	r2, [r3, r0, lsl #2]
 2644              	.LVL378:
 2645              	.L241:
1182:../Source Files/lpc17xx_can.c **** 			}
1183:../Source Files/lpc17xx_can.c **** 			//remove all remaining entry of this section two place up
1184:../Source Files/lpc17xx_can.c **** 			bound1 = total - cnt1 + 1;
 2646              		.loc 1 1184 0
 2647 0d12 1FFA8AF1 		uxth	r1, sl
 2648 0d16 0CF10102 		add	r2, ip, #1
 2649              	.LVL379:
 2650 0d1a C1EB020C 		rsb	ip, r1, r2
 2651              	.LVL380:
1185:../Source Files/lpc17xx_can.c **** 			cnt1++;
 2652              		.loc 1 1185 0
 2653 0d1e 0AF10103 		add	r3, sl, #1
1184:../Source Files/lpc17xx_can.c **** 			bound1 = total - cnt1 + 1;
 2654              		.loc 1 1184 0
 2655 0d22 1FFA8CFC 		uxth	ip, ip
 2656              	.LVL381:
 2657              		.loc 1 1185 0
 2658 0d26 1FFA83FA 		uxth	sl, r3
 2659              	.LVL382:
 2660              	.L242:
1015:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_LoadGroupEntry(LPC_CAN_TypeDef* CANx, uint32_t lowerID, \
 2661              		.loc 1 1015 0 discriminator 1
 2662 0d2a 481C     		adds	r0, r1, #1
 2663 0d2c 0CEB0003 		add	r3, ip, r0
 2664 0d30 1FFA8AF2 		uxth	r2, sl
 2665 0d34 981A     		subs	r0, r3, r2
1186:../Source Files/lpc17xx_can.c **** 			while(bound1>0)
 2666              		.loc 1 1186 0 discriminator 1
 2667 0d36 03B2     		sxth	r3, r0
 2668 0d38 002B     		cmp	r3, #0
 2669 0d3a 13DD     		ble	.L234
 2670              	.L243:
1187:../Source Files/lpc17xx_can.c **** 			{
1188:../Source Files/lpc17xx_can.c **** 				entry1 = LPC_CANAF_RAM->mask[cnt1];
 2671              		.loc 1 1188 0
 2672 0d3c 0FFA8AFA 		sxth	sl, sl
 2673              	.LVL383:
 2674 0d40 134B     		ldr	r3, .L253+8
1189:../Source Files/lpc17xx_can.c **** 				entry2 = LPC_CANAF_RAM->mask[cnt1+1];
 2675              		.loc 1 1189 0
 2676 0d42 0AF10100 		add	r0, sl, #1
1188:../Source Files/lpc17xx_can.c **** 				entry1 = LPC_CANAF_RAM->mask[cnt1];
 2677              		.loc 1 1188 0
 2678 0d46 53F82A50 		ldr	r5, [r3, sl, lsl #2]
 2679              	.LVL384:
 2680              		.loc 1 1189 0
 2681 0d4a 53F82040 		ldr	r4, [r3, r0, lsl #2]
 2682              	.LVL385:
1190:../Source Files/lpc17xx_can.c **** 				LPC_CANAF_RAM->mask[cnt1]   = buf0;
 2683              		.loc 1 1190 0
 2684 0d4e 43F82A60 		str	r6, [r3, sl, lsl #2]
1015:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_LoadGroupEntry(LPC_CAN_TypeDef* CANx, uint32_t lowerID, \
 2685              		.loc 1 1015 0
 2686 0d52 02F10206 		add	r6, r2, #2
 2687              	.LVL386:
1191:../Source Files/lpc17xx_can.c **** 				LPC_CANAF_RAM->mask[cnt1+1] = buf1;
 2688              		.loc 1 1191 0
 2689 0d56 43F82070 		str	r7, [r3, r0, lsl #2]
 2690              	.LVL387:
1015:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_LoadGroupEntry(LPC_CAN_TypeDef* CANx, uint32_t lowerID, \
 2691              		.loc 1 1015 0
 2692 0d5a 1FFA86FA 		uxth	sl, r6
 2693              	.LVL388:
1192:../Source Files/lpc17xx_can.c **** 				buf0 = entry1;
1193:../Source Files/lpc17xx_can.c **** 				buf1 = entry2;
 2694              		.loc 1 1193 0
 2695 0d5e 2746     		mov	r7, r4
1192:../Source Files/lpc17xx_can.c **** 				buf0 = entry1;
 2696              		.loc 1 1192 0
 2697 0d60 2E46     		mov	r6, r5
 2698              	.LVL389:
 2699 0d62 E2E7     		b	.L242
 2700              	.LVL390:
 2701              	.L234:
1194:../Source Files/lpc17xx_can.c **** 				cnt1   +=2;
1195:../Source Files/lpc17xx_can.c **** 				bound1 -=2;
1196:../Source Files/lpc17xx_can.c **** 			}
1197:../Source Files/lpc17xx_can.c **** 		}
1198:../Source Files/lpc17xx_can.c **** 		CANAF_gext_cnt++;
 2702              		.loc 1 1198 0
 2703 0d64 0948     		ldr	r0, .L253+4
1199:../Source Files/lpc17xx_can.c **** 		//update address values
1200:../Source Files/lpc17xx_can.c **** 		LPC_CANAF->ENDofTable +=0x08;
 2704              		.loc 1 1200 0
 2705 0d66 0B4B     		ldr	r3, .L253+12
1198:../Source Files/lpc17xx_can.c **** 		CANAF_gext_cnt++;
 2706              		.loc 1 1198 0
 2707 0d68 0289     		ldrh	r2, [r0, #8]
 2708 0d6a 511C     		adds	r1, r2, #1
 2709 0d6c 0181     		strh	r1, [r0, #8]	@ movhi
 2710              		.loc 1 1200 0
 2711 0d6e 5869     		ldr	r0, [r3, #20]
 2712 0d70 0830     		adds	r0, r0, #8
 2713              	.LVL391:
 2714              	.L252:
 2715 0d72 5861     		str	r0, [r3, #20]
1201:../Source Files/lpc17xx_can.c **** 	}
1202:../Source Files/lpc17xx_can.c **** 	LPC_CANAF->AFMR = 0x04;
 2716              		.loc 1 1202 0
 2717 0d74 074B     		ldr	r3, .L253+12
 2718 0d76 0422     		movs	r2, #4
 2719 0d78 1A60     		str	r2, [r3, #0]
1203:../Source Files/lpc17xx_can.c ****  	return CAN_OK;
 2720              		.loc 1 1203 0
 2721 0d7a 0120     		movs	r0, #1
 2722 0d7c 00E0     		b	.L218
 2723              	.LVL392:
 2724              	.L246:
1047:../Source Files/lpc17xx_can.c **** 			return CAN_OBJECTS_FULL_ERROR;
 2725              		.loc 1 1047 0
 2726 0d7e 0220     		movs	r0, #2
 2727              	.LVL393:
 2728              	.L218:
1204:../Source Files/lpc17xx_can.c **** }
 2729              		.loc 1 1204 0
 2730 0d80 05B0     		add	sp, sp, #20
 2731 0d82 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
 2732              	.L254:
 2733 0d86 00BF     		.align	2
 2734              	.L253:
 2735 0d88 00400440 		.word	1074020352
 2736 0d8c 00000000 		.word	.LANCHOR0
 2737 0d90 00800340 		.word	1073971200
 2738 0d94 00C00340 		.word	1073987584
 2739              		.cfi_endproc
 2740              	.LFE65:
 2742              		.align	1
 2743              		.global	CAN_RemoveEntry
 2744              		.thumb
 2745              		.thumb_func
 2747              	CAN_RemoveEntry:
 2748              	.LFB66:
1205:../Source Files/lpc17xx_can.c **** 
1206:../Source Files/lpc17xx_can.c **** /********************************************************************//**
1207:../Source Files/lpc17xx_can.c ****  * @brief		Remove AFLUT entry (FullCAN entry and Explicit Standard entry)
1208:../Source Files/lpc17xx_can.c ****  * @param[in]	EntryType: the type of entry that want to remove, should be:
1209:../Source Files/lpc17xx_can.c ****  * 				- FULLCAN_ENTRY
1210:../Source Files/lpc17xx_can.c ****  * 				- EXPLICIT_STANDARD_ENTRY
1211:../Source Files/lpc17xx_can.c ****  * 				- GROUP_STANDARD_ENTRY
1212:../Source Files/lpc17xx_can.c ****  * 				- EXPLICIT_EXTEND_ENTRY
1213:../Source Files/lpc17xx_can.c ****  * 				- GROUP_EXTEND_ENTRY
1214:../Source Files/lpc17xx_can.c ****  * @param[in]	position: the position of this entry in its section
1215:../Source Files/lpc17xx_can.c ****  * Note: the first position is 0
1216:../Source Files/lpc17xx_can.c ****  * @return 		CAN_ERROR, could be:
1217:../Source Files/lpc17xx_can.c ****  * 				- CAN_OK: removing is successful
1218:../Source Files/lpc17xx_can.c ****  * 				- CAN_ENTRY_NOT_EXIT_ERROR: entry want to remove is not exit
1219:../Source Files/lpc17xx_can.c ****  *********************************************************************/
1220:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_RemoveEntry(AFLUT_ENTRY_Type EntryType, uint16_t position)
1221:../Source Files/lpc17xx_can.c **** {
 2749              		.loc 1 1221 0
 2750              		.cfi_startproc
 2751              		@ args = 0, pretend = 0, frame = 0
 2752              		@ frame_needed = 0, uses_anonymous_args = 0
 2753              	.LVL394:
 2754 0d98 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 2755              	.LCFI8:
 2756              		.cfi_def_cfa_offset 36
 2757              		.cfi_offset 4, -36
 2758              		.cfi_offset 5, -32
 2759              		.cfi_offset 6, -28
 2760              		.cfi_offset 7, -24
 2761              		.cfi_offset 8, -20
 2762              		.cfi_offset 9, -16
 2763              		.cfi_offset 10, -12
 2764              		.cfi_offset 11, -8
 2765              		.cfi_offset 14, -4
1222:../Source Files/lpc17xx_can.c **** 	uint16_t cnt, bound, total;
1223:../Source Files/lpc17xx_can.c **** 	uint32_t buf0, buf1;
1224:../Source Files/lpc17xx_can.c **** 	CHECK_PARAM(PARAM_AFLUT_ENTRY_TYPE(EntryType));
1225:../Source Files/lpc17xx_can.c **** 	CHECK_PARAM(PARAM_POSITION(position));
1226:../Source Files/lpc17xx_can.c **** 
1227:../Source Files/lpc17xx_can.c **** 	/* Setup Acceptance Filter Configuration
1228:../Source Files/lpc17xx_can.c **** 	Acceptance Filter Mode Register = Off */
1229:../Source Files/lpc17xx_can.c **** 	LPC_CANAF->AFMR = 0x00000001;
 2766              		.loc 1 1229 0
 2767 0d9c BE4B     		ldr	r3, .L310
1230:../Source Files/lpc17xx_can.c **** 	total = ((CANAF_FullCAN_cnt+1)>>1)+((CANAF_std_cnt + 1) >> 1) + \
 2768              		.loc 1 1230 0
 2769 0d9e BF4C     		ldr	r4, .L310+4
1229:../Source Files/lpc17xx_can.c **** 	LPC_CANAF->AFMR = 0x00000001;
 2770              		.loc 1 1229 0
 2771 0da0 0122     		movs	r2, #1
 2772 0da2 1A60     		str	r2, [r3, #0]
 2773              		.loc 1 1230 0
 2774 0da4 6588     		ldrh	r5, [r4, #2]
 2775 0da6 2388     		ldrh	r3, [r4, #0]
 2776 0da8 05EB020B 		add	fp, r5, r2
 2777 0dac 03EB020C 		add	ip, r3, r2
 2778 0db0 2CFA02FC 		lsr	ip, ip, r2
 2779 0db4 2BFA02FB 		lsr	fp, fp, r2
 2780 0db8 A288     		ldrh	r2, [r4, #4]
 2781 0dba 0BEB0C0A 		add	sl, fp, ip
 2782 0dbe 1FFA8AFA 		uxth	sl, sl
 2783 0dc2 E788     		ldrh	r7, [r4, #6]
 2784 0dc4 0AEB0209 		add	r9, sl, r2
 2785 0dc8 1FFA89F9 		uxth	r9, r9
 2786 0dcc 09EB0708 		add	r8, r9, r7
 2787 0dd0 2689     		ldrh	r6, [r4, #8]
 2788 0dd2 1FFA88F8 		uxth	r8, r8
 2789 0dd6 08EB4604 		add	r4, r8, r6, lsl #1
 2790 0dda A4B2     		uxth	r4, r4
 2791              	.LVL395:
1231:../Source Files/lpc17xx_can.c **** 			CANAF_gstd_cnt + CANAF_ext_cnt + (CANAF_gext_cnt<<1);
1232:../Source Files/lpc17xx_can.c **** 
1233:../Source Files/lpc17xx_can.c **** 
1234:../Source Files/lpc17xx_can.c **** /************** Remove FullCAN Entry *************/
1235:../Source Files/lpc17xx_can.c **** 	if(EntryType == FULLCAN_ENTRY)
 2792              		.loc 1 1235 0
 2793 0ddc 0028     		cmp	r0, #0
 2794 0dde 40F09880 		bne	.L256
1236:../Source Files/lpc17xx_can.c **** 	{
1237:../Source Files/lpc17xx_can.c **** 		if((CANAF_FullCAN_cnt==0)||(position >= CANAF_FullCAN_cnt))
 2795              		.loc 1 1237 0
 2796 0de2 002B     		cmp	r3, #0
 2797 0de4 00F09281 		beq	.L301
 2798              		.loc 1 1237 0 is_stmt 0 discriminator 1
 2799 0de8 9942     		cmp	r1, r3
 2800 0dea 80F08F81 		bcs	.L301
1238:../Source Files/lpc17xx_can.c **** 		{
1239:../Source Files/lpc17xx_can.c **** 			return CAN_ENTRY_NOT_EXIT_ERROR;
1240:../Source Files/lpc17xx_can.c **** 		}
1241:../Source Files/lpc17xx_can.c **** 		else
1242:../Source Files/lpc17xx_can.c **** 		{
1243:../Source Files/lpc17xx_can.c **** 			cnt = position >> 1;
1244:../Source Files/lpc17xx_can.c **** 			buf0 = LPC_CANAF_RAM->mask[cnt];
1245:../Source Files/lpc17xx_can.c **** 			bound = (CANAF_FullCAN_cnt - position -1)>>1;
 2801              		.loc 1 1245 0 is_stmt 1
 2802 0dee C1EB0309 		rsb	r9, r1, r3
1244:../Source Files/lpc17xx_can.c **** 			buf0 = LPC_CANAF_RAM->mask[cnt];
 2803              		.loc 1 1244 0
 2804 0df2 AB4D     		ldr	r5, .L310+8
1243:../Source Files/lpc17xx_can.c **** 			cnt = position >> 1;
 2805              		.loc 1 1243 0
 2806 0df4 4F08     		lsrs	r7, r1, #1
 2807              	.LVL396:
 2808              		.loc 1 1245 0
 2809 0df6 09F1FF3A 		add	sl, r9, #-1
1246:../Source Files/lpc17xx_can.c **** 			if((position & 0x0001) == 0) //event position
 2810              		.loc 1 1246 0
 2811 0dfa 11F00109 		ands	r9, r1, #1
1244:../Source Files/lpc17xx_can.c **** 			buf0 = LPC_CANAF_RAM->mask[cnt];
 2812              		.loc 1 1244 0
 2813 0dfe 55F82750 		ldr	r5, [r5, r7, lsl #2]
 2814              	.LVL397:
1245:../Source Files/lpc17xx_can.c **** 			bound = (CANAF_FullCAN_cnt - position -1)>>1;
 2815              		.loc 1 1245 0
 2816 0e02 CAF34F0A 		ubfx	sl, sl, #1, #16
 2817              	.LVL398:
 2818              		.loc 1 1246 0
 2819 0e06 12D1     		bne	.L259
 2820              	.L292:
 2821 0e08 4846     		mov	r0, r9
 2822              	.LVL399:
 2823              	.L258:
1220:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_RemoveEntry(AFLUT_ENTRY_Type EntryType, uint16_t position)
 2824              		.loc 1 1220 0 discriminator 1
 2825 0e0a 86B2     		uxth	r6, r0
 2826 0e0c F219     		adds	r2, r6, r7
1247:../Source Files/lpc17xx_can.c **** 			{
1248:../Source Files/lpc17xx_can.c **** 				while(bound--)
 2827              		.loc 1 1248 0 discriminator 1
 2828 0e0e B245     		cmp	sl, r6
1220:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_RemoveEntry(AFLUT_ENTRY_Type EntryType, uint16_t position)
 2829              		.loc 1 1220 0 discriminator 1
 2830 0e10 92B2     		uxth	r2, r2
 2831              	.LVL400:
 2832              		.loc 1 1248 0 discriminator 1
 2833 0e12 25D0     		beq	.L261
 2834              	.L260:
1249:../Source Files/lpc17xx_can.c **** 				{
1250:../Source Files/lpc17xx_can.c **** 					//remove all remaining FullCAN entry one place down
1251:../Source Files/lpc17xx_can.c **** 					buf1  = LPC_CANAF_RAM->mask[cnt+1];
 2835              		.loc 1 1251 0
 2836 0e14 DFF88882 		ldr	r8, .L310+8
 2837 0e18 561C     		adds	r6, r2, #1
 2838 0e1a 58F82660 		ldr	r6, [r8, r6, lsl #2]
 2839              	.LVL401:
1252:../Source Files/lpc17xx_can.c **** 					LPC_CANAF_RAM->mask[cnt] = (buf1 >> 16) | (buf0 << 16);
 2840              		.loc 1 1252 0
 2841 0e1e 2D04     		lsls	r5, r5, #16
 2842              	.LVL402:
 2843 0e20 45EA1645 		orr	r5, r5, r6, lsr #16
 2844 0e24 48F82250 		str	r5, [r8, r2, lsl #2]
 2845              	.LVL403:
 2846 0e28 0130     		adds	r0, r0, #1
1253:../Source Files/lpc17xx_can.c **** 					buf0  = buf1;
 2847              		.loc 1 1253 0
 2848 0e2a 3546     		mov	r5, r6
 2849 0e2c EDE7     		b	.L258
 2850              	.LVL404:
 2851              	.L259:
1220:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_RemoveEntry(AFLUT_ENTRY_Type EntryType, uint16_t position)
 2852              		.loc 1 1220 0 discriminator 1
 2853 0e2e 86B2     		uxth	r6, r0
 2854 0e30 F219     		adds	r2, r6, r7
1254:../Source Files/lpc17xx_can.c **** 					cnt++;
1255:../Source Files/lpc17xx_can.c **** 				}
1256:../Source Files/lpc17xx_can.c **** 			}
1257:../Source Files/lpc17xx_can.c **** 			else //odd position
1258:../Source Files/lpc17xx_can.c **** 			{
1259:../Source Files/lpc17xx_can.c **** 				while(bound--)
 2855              		.loc 1 1259 0 discriminator 1
 2856 0e32 B245     		cmp	sl, r6
1220:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_RemoveEntry(AFLUT_ENTRY_Type EntryType, uint16_t position)
 2857              		.loc 1 1220 0 discriminator 1
 2858 0e34 92B2     		uxth	r2, r2
 2859              	.LVL405:
 2860              		.loc 1 1259 0 discriminator 1
 2861 0e36 13D0     		beq	.L261
 2862              	.L262:
1260:../Source Files/lpc17xx_can.c **** 				{
1261:../Source Files/lpc17xx_can.c **** 					//remove all remaining FullCAN entry one place down
1262:../Source Files/lpc17xx_can.c **** 					buf1  = LPC_CANAF_RAM->mask[cnt+1];
 2863              		.loc 1 1262 0
 2864 0e38 994E     		ldr	r6, .L310+8
 2865 0e3a 02F10108 		add	r8, r2, #1
 2866 0e3e 56F828B0 		ldr	fp, [r6, r8, lsl #2]
 2867              	.LVL406:
1263:../Source Files/lpc17xx_can.c **** 					LPC_CANAF_RAM->mask[cnt] = (buf0 & 0xFFFF0000)|(buf1 >> 16);
 2868              		.loc 1 1263 0
 2869 0e42 2D0C     		lsrs	r5, r5, #16
 2870              	.LVL407:
 2871 0e44 2D04     		lsls	r5, r5, #16
 2872 0e46 45EA1B45 		orr	r5, r5, fp, lsr #16
 2873 0e4a 46F82250 		str	r5, [r6, r2, lsl #2]
1264:../Source Files/lpc17xx_can.c **** 					LPC_CANAF_RAM->mask[cnt+1] = LPC_CANAF_RAM->mask[cnt+1] << 16;
 2874              		.loc 1 1264 0
 2875 0e4e 56F82820 		ldr	r2, [r6, r8, lsl #2]
 2876              	.LVL408:
 2877 0e52 0130     		adds	r0, r0, #1
 2878 0e54 1504     		lsls	r5, r2, #16
 2879 0e56 46F82850 		str	r5, [r6, r8, lsl #2]
1265:../Source Files/lpc17xx_can.c **** 					buf0  = buf1<<16;
 2880              		.loc 1 1265 0
 2881 0e5a 4FEA0B45 		lsl	r5, fp, #16
 2882              	.LVL409:
 2883 0e5e E6E7     		b	.L259
 2884              	.LVL410:
 2885              	.L261:
1266:../Source Files/lpc17xx_can.c **** 					cnt++;
1267:../Source Files/lpc17xx_can.c **** 				}
1268:../Source Files/lpc17xx_can.c **** 			}
1269:../Source Files/lpc17xx_can.c **** 			if((CANAF_FullCAN_cnt & 0x0001) == 0)
 2886              		.loc 1 1269 0
 2887 0e60 D807     		lsls	r0, r3, #31
 2888 0e62 0BD4     		bmi	.L263
 2889 0e64 8E48     		ldr	r0, .L310+8
1270:../Source Files/lpc17xx_can.c **** 			{
1271:../Source Files/lpc17xx_can.c **** 				if((position & 0x0001)==0)
 2890              		.loc 1 1271 0
 2891 0e66 B9F1000F 		cmp	r9, #0
 2892 0e6a 00D1     		bne	.L264
1272:../Source Files/lpc17xx_can.c **** 					LPC_CANAF_RAM->mask[cnt] = (buf0 << 16) | (0x0000FFFF);
 2893              		.loc 1 1272 0
 2894 0e6c 2D04     		lsls	r5, r5, #16
 2895              	.LVL411:
 2896              	.L264:
1273:../Source Files/lpc17xx_can.c **** 				else
1274:../Source Files/lpc17xx_can.c **** 					LPC_CANAF_RAM->mask[cnt] = buf0 | 0x0000FFFF;
 2897              		.loc 1 1274 0
 2898 0e6e 6FEA1545 		mvn	r5, r5, lsr #16
 2899 0e72 6FEA0545 		mvn	r5, r5, lsl #16
 2900 0e76 40F82250 		str	r5, [r0, r2, lsl #2]
 2901 0e7a 26E0     		b	.L265
 2902              	.LVL412:
 2903              	.L263:
1275:../Source Files/lpc17xx_can.c **** 			}
1276:../Source Files/lpc17xx_can.c **** 			else
1277:../Source Files/lpc17xx_can.c **** 			{
1278:../Source Files/lpc17xx_can.c **** 				//remove all remaining section one place down
1279:../Source Files/lpc17xx_can.c **** 				cnt = (CANAF_FullCAN_cnt + 1)>>1;
1280:../Source Files/lpc17xx_can.c **** 				bound = total + CANAF_FullCAN_cnt * 3;
 2904              		.loc 1 1280 0
 2905 0e7c 0327     		movs	r7, #3
 2906 0e7e 07FB0346 		mla	r6, r7, r3, r4
1281:../Source Files/lpc17xx_can.c **** 				while(bound>cnt)
 2907              		.loc 1 1281 0
 2908 0e82 0025     		movs	r5, #0
 2909              	.LVL413:
1280:../Source Files/lpc17xx_can.c **** 				bound = total + CANAF_FullCAN_cnt * 3;
 2910              		.loc 1 1280 0
 2911 0e84 B7B2     		uxth	r7, r6
 2912              	.LVL414:
 2913              	.L266:
1220:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_RemoveEntry(AFLUT_ENTRY_Type EntryType, uint16_t position)
 2914              		.loc 1 1220 0 discriminator 1
 2915 0e86 0CEB0500 		add	r0, ip, r5
 2916 0e8a 80B2     		uxth	r0, r0
 2917              	.LVL415:
 2918              		.loc 1 1281 0 discriminator 1
 2919 0e8c 8742     		cmp	r7, r0
 2920 0e8e 844A     		ldr	r2, .L310+8
 2921 0e90 00F1FF36 		add	r6, r0, #-1
 2922 0e94 05D9     		bls	.L304
 2923              	.L267:
1282:../Source Files/lpc17xx_can.c **** 				{
1283:../Source Files/lpc17xx_can.c **** 					LPC_CANAF_RAM->mask[cnt-1] = LPC_CANAF_RAM->mask[cnt];
 2924              		.loc 1 1283 0
 2925 0e96 52F82000 		ldr	r0, [r2, r0, lsl #2]
 2926              	.LVL416:
 2927 0e9a 0135     		adds	r5, r5, #1
 2928 0e9c 42F82600 		str	r0, [r2, r6, lsl #2]
 2929              	.LVL417:
 2930 0ea0 F1E7     		b	.L266
 2931              	.LVL418:
 2932              	.L304:
1284:../Source Files/lpc17xx_can.c **** 					cnt++;
1285:../Source Files/lpc17xx_can.c **** 				}
1286:../Source Files/lpc17xx_can.c **** 				LPC_CANAF_RAM->mask[cnt-1]=0x00;
 2933              		.loc 1 1286 0
 2934 0ea2 0020     		movs	r0, #0
 2935              	.LVL419:
 2936 0ea4 42F82600 		str	r0, [r2, r6, lsl #2]
1287:../Source Files/lpc17xx_can.c **** 				//update address values
1288:../Source Files/lpc17xx_can.c **** 				LPC_CANAF->SFF_sa 	  -=0x04;
 2937              		.loc 1 1288 0
 2938 0ea8 02F58042 		add	r2, r2, #16384
 2939 0eac 5068     		ldr	r0, [r2, #4]
 2940 0eae 0438     		subs	r0, r0, #4
 2941 0eb0 5060     		str	r0, [r2, #4]
1289:../Source Files/lpc17xx_can.c **** 				LPC_CANAF->SFF_GRP_sa -=0x04 ;
 2942              		.loc 1 1289 0
 2943 0eb2 9068     		ldr	r0, [r2, #8]
 2944 0eb4 0438     		subs	r0, r0, #4
 2945 0eb6 9060     		str	r0, [r2, #8]
1290:../Source Files/lpc17xx_can.c **** 				LPC_CANAF->EFF_sa     -=0x04 ;
 2946              		.loc 1 1290 0
 2947 0eb8 D068     		ldr	r0, [r2, #12]
 2948 0eba 0438     		subs	r0, r0, #4
 2949 0ebc D060     		str	r0, [r2, #12]
1291:../Source Files/lpc17xx_can.c **** 				LPC_CANAF->EFF_GRP_sa -=0x04;
 2950              		.loc 1 1291 0
 2951 0ebe 1069     		ldr	r0, [r2, #16]
 2952 0ec0 0438     		subs	r0, r0, #4
 2953 0ec2 1061     		str	r0, [r2, #16]
1292:../Source Files/lpc17xx_can.c **** 				LPC_CANAF->ENDofTable -=0x04;
 2954              		.loc 1 1292 0
 2955 0ec4 5069     		ldr	r0, [r2, #20]
 2956 0ec6 0438     		subs	r0, r0, #4
 2957 0ec8 5061     		str	r0, [r2, #20]
 2958              	.LVL420:
 2959              	.L265:
1293:../Source Files/lpc17xx_can.c **** 			}
1294:../Source Files/lpc17xx_can.c **** 			CANAF_FullCAN_cnt--;
 2960              		.loc 1 1294 0
 2961 0eca 5A1E     		subs	r2, r3, #1
 2962 0ecc 7348     		ldr	r0, .L310+4
 2963 0ece 93B2     		uxth	r3, r2
 2964 0ed0 0380     		strh	r3, [r0, #0]	@ movhi
1295:../Source Files/lpc17xx_can.c **** 
1296:../Source Files/lpc17xx_can.c **** 			//delete its FullCAN Object in the FullCAN Object section
1297:../Source Files/lpc17xx_can.c **** 			//remove all remaining FullCAN Object three place down
1298:../Source Files/lpc17xx_can.c **** 			cnt = total + position * 3;
 2965              		.loc 1 1298 0
 2966 0ed2 0320     		movs	r0, #3
 2967 0ed4 00FB0142 		mla	r2, r0, r1, r4
1299:../Source Files/lpc17xx_can.c **** 			bound = (CANAF_FullCAN_cnt - position + 1) * 3;
 2968              		.loc 1 1299 0
 2969 0ed8 591A     		subs	r1, r3, r1
 2970              	.LVL421:
 2971 0eda 4B1C     		adds	r3, r1, #1
1298:../Source Files/lpc17xx_can.c **** 			cnt = total + position * 3;
 2972              		.loc 1 1298 0
 2973 0edc 92B2     		uxth	r2, r2
 2974              	.LVL422:
1220:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_RemoveEntry(AFLUT_ENTRY_Type EntryType, uint16_t position)
 2975              		.loc 1 1220 0
 2976 0ede 00FB0320 		mla	r0, r0, r3, r2
 2977 0ee2 81B2     		uxth	r1, r0
 2978              	.LVL423:
 2979              	.L268:
1300:../Source Files/lpc17xx_can.c **** 
1301:../Source Files/lpc17xx_can.c **** 			while(bound)
 2980              		.loc 1 1301 0 discriminator 1
 2981 0ee4 8A42     		cmp	r2, r1
 2982 0ee6 00F00B81 		beq	.L270
 2983              	.L269:
1302:../Source Files/lpc17xx_can.c **** 			{
1303:../Source Files/lpc17xx_can.c **** 				LPC_CANAF_RAM->mask[cnt]=LPC_CANAF_RAM->mask[cnt+3];;
 2984              		.loc 1 1303 0
 2985 0eea 6D4B     		ldr	r3, .L310+8
 2986 0eec D01C     		adds	r0, r2, #3
 2987 0eee 53F82040 		ldr	r4, [r3, r0, lsl #2]
1304:../Source Files/lpc17xx_can.c **** 				LPC_CANAF_RAM->mask[cnt+1]=LPC_CANAF_RAM->mask[cnt+4];
 2988              		.loc 1 1304 0
 2989 0ef2 151D     		adds	r5, r2, #4
1303:../Source Files/lpc17xx_can.c **** 				LPC_CANAF_RAM->mask[cnt]=LPC_CANAF_RAM->mask[cnt+3];;
 2990              		.loc 1 1303 0
 2991 0ef4 43F82240 		str	r4, [r3, r2, lsl #2]
 2992              		.loc 1 1304 0
 2993 0ef8 53F82550 		ldr	r5, [r3, r5, lsl #2]
 2994 0efc 541C     		adds	r4, r2, #1
 2995 0efe 43F82450 		str	r5, [r3, r4, lsl #2]
1305:../Source Files/lpc17xx_can.c **** 				LPC_CANAF_RAM->mask[cnt+2]=LPC_CANAF_RAM->mask[cnt+5];
 2996              		.loc 1 1305 0
 2997 0f02 941C     		adds	r4, r2, #2
 2998 0f04 0532     		adds	r2, r2, #5
 2999              	.LVL424:
 3000 0f06 53F82220 		ldr	r2, [r3, r2, lsl #2]
 3001              	.LVL425:
 3002 0f0a 43F82420 		str	r2, [r3, r4, lsl #2]
1306:../Source Files/lpc17xx_can.c **** 				bound -=3;
1307:../Source Files/lpc17xx_can.c **** 				cnt   +=3;
 3003              		.loc 1 1307 0
 3004 0f0e 82B2     		uxth	r2, r0
 3005              	.LVL426:
 3006 0f10 E8E7     		b	.L268
 3007              	.LVL427:
 3008              	.L256:
1308:../Source Files/lpc17xx_can.c **** 			}
1309:../Source Files/lpc17xx_can.c **** 		}
1310:../Source Files/lpc17xx_can.c **** 	}
1311:../Source Files/lpc17xx_can.c **** 
1312:../Source Files/lpc17xx_can.c **** /************** Remove Explicit Standard ID Entry *************/
1313:../Source Files/lpc17xx_can.c **** 	else if(EntryType == EXPLICIT_STANDARD_ENTRY)
 3009              		.loc 1 1313 0
 3010 0f12 0128     		cmp	r0, #1
 3011 0f14 7DD1     		bne	.L271
1314:../Source Files/lpc17xx_can.c **** 	{
1315:../Source Files/lpc17xx_can.c **** 		if((CANAF_std_cnt==0)||(position >= CANAF_std_cnt))
 3012              		.loc 1 1315 0
 3013 0f16 002D     		cmp	r5, #0
 3014 0f18 00F0F880 		beq	.L301
 3015              		.loc 1 1315 0 is_stmt 0 discriminator 1
 3016 0f1c A942     		cmp	r1, r5
 3017 0f1e 80F0F580 		bcs	.L301
1316:../Source Files/lpc17xx_can.c **** 		{
1317:../Source Files/lpc17xx_can.c **** 			return CAN_ENTRY_NOT_EXIT_ERROR;
1318:../Source Files/lpc17xx_can.c **** 		}
1319:../Source Files/lpc17xx_can.c **** 		else
1320:../Source Files/lpc17xx_can.c **** 		{
1321:../Source Files/lpc17xx_can.c **** 			cnt = ((CANAF_FullCAN_cnt+1)>>1)+ (position >> 1);
1322:../Source Files/lpc17xx_can.c **** 			buf0 = LPC_CANAF_RAM->mask[cnt];
1323:../Source Files/lpc17xx_can.c **** 			bound = (CANAF_std_cnt - position - 1)>>1;
 3018              		.loc 1 1323 0 is_stmt 1
 3019 0f22 C1EB0508 		rsb	r8, r1, r5
1321:../Source Files/lpc17xx_can.c **** 			cnt = ((CANAF_FullCAN_cnt+1)>>1)+ (position >> 1);
 3020              		.loc 1 1321 0
 3021 0f26 0CEB5106 		add	r6, ip, r1, lsr #1
1322:../Source Files/lpc17xx_can.c **** 			buf0 = LPC_CANAF_RAM->mask[cnt];
 3022              		.loc 1 1322 0
 3023 0f2a 5D48     		ldr	r0, .L310+8
 3024              	.LVL428:
1321:../Source Files/lpc17xx_can.c **** 			cnt = ((CANAF_FullCAN_cnt+1)>>1)+ (position >> 1);
 3025              		.loc 1 1321 0
 3026 0f2c 1FFA86FC 		uxth	ip, r6
 3027              	.LVL429:
 3028              		.loc 1 1323 0
 3029 0f30 08F1FF32 		add	r2, r8, #-1
1324:../Source Files/lpc17xx_can.c **** 			if((position & 0x0001) == 0) //event position
 3030              		.loc 1 1324 0
 3031 0f34 11F00101 		ands	r1, r1, #1
 3032              	.LVL430:
1322:../Source Files/lpc17xx_can.c **** 			buf0 = LPC_CANAF_RAM->mask[cnt];
 3033              		.loc 1 1322 0
 3034 0f38 50F82C30 		ldr	r3, [r0, ip, lsl #2]
 3035              	.LVL431:
1323:../Source Files/lpc17xx_can.c **** 			bound = (CANAF_std_cnt - position - 1)>>1;
 3036              		.loc 1 1323 0
 3037 0f3c C2F34F08 		ubfx	r8, r2, #1, #16
 3038              	.LVL432:
 3039              		.loc 1 1324 0
 3040 0f40 01D0     		beq	.L295
 3041 0f42 0026     		movs	r6, #0
 3042              	.LVL433:
 3043 0f44 12E0     		b	.L273
 3044              	.LVL434:
 3045              	.L295:
 3046 0f46 0846     		mov	r0, r1
 3047              	.LVL435:
 3048              	.L272:
1220:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_RemoveEntry(AFLUT_ENTRY_Type EntryType, uint16_t position)
 3049              		.loc 1 1220 0 discriminator 1
 3050 0f48 86B2     		uxth	r6, r0
 3051 0f4a 06EB0C02 		add	r2, r6, ip
1325:../Source Files/lpc17xx_can.c **** 			{
1326:../Source Files/lpc17xx_can.c **** 				while(bound--)
 3052              		.loc 1 1326 0 discriminator 1
 3053 0f4e B045     		cmp	r8, r6
1220:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_RemoveEntry(AFLUT_ENTRY_Type EntryType, uint16_t position)
 3054              		.loc 1 1220 0 discriminator 1
 3055 0f50 92B2     		uxth	r2, r2
 3056              	.LVL436:
 3057              		.loc 1 1326 0 discriminator 1
 3058 0f52 25D0     		beq	.L275
 3059              	.L274:
1327:../Source Files/lpc17xx_can.c **** 				{
1328:../Source Files/lpc17xx_can.c **** 					//remove all remaining FullCAN entry one place down
1329:../Source Files/lpc17xx_can.c **** 					buf1  = LPC_CANAF_RAM->mask[cnt+1];
 3060              		.loc 1 1329 0
 3061 0f54 524F     		ldr	r7, .L310+8
 3062 0f56 561C     		adds	r6, r2, #1
 3063 0f58 57F82660 		ldr	r6, [r7, r6, lsl #2]
 3064              	.LVL437:
1330:../Source Files/lpc17xx_can.c **** 					LPC_CANAF_RAM->mask[cnt] = (buf1 >> 16) | (buf0 << 16);
 3065              		.loc 1 1330 0
 3066 0f5c 1B04     		lsls	r3, r3, #16
 3067              	.LVL438:
 3068 0f5e 43EA1643 		orr	r3, r3, r6, lsr #16
 3069 0f62 47F82230 		str	r3, [r7, r2, lsl #2]
 3070              	.LVL439:
 3071 0f66 0130     		adds	r0, r0, #1
1331:../Source Files/lpc17xx_can.c **** 					buf0  = buf1;
 3072              		.loc 1 1331 0
 3073 0f68 3346     		mov	r3, r6
 3074 0f6a EDE7     		b	.L272
 3075              	.LVL440:
 3076              	.L273:
1220:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_RemoveEntry(AFLUT_ENTRY_Type EntryType, uint16_t position)
 3077              		.loc 1 1220 0 discriminator 1
 3078 0f6c B7B2     		uxth	r7, r6
 3079 0f6e 07EB0C00 		add	r0, r7, ip
1332:../Source Files/lpc17xx_can.c **** 					cnt++;
1333:../Source Files/lpc17xx_can.c **** 				}
1334:../Source Files/lpc17xx_can.c **** 			}
1335:../Source Files/lpc17xx_can.c **** 			else //odd position
1336:../Source Files/lpc17xx_can.c **** 			{
1337:../Source Files/lpc17xx_can.c **** 				while(bound--)
 3080              		.loc 1 1337 0 discriminator 1
 3081 0f72 B845     		cmp	r8, r7
1220:../Source Files/lpc17xx_can.c **** CAN_ERROR CAN_RemoveEntry(AFLUT_ENTRY_Type EntryType, uint16_t position)
 3082              		.loc 1 1220 0 discriminator 1
 3083 0f74 80B2     		uxth	r0, r0
 3084              	.LVL441:
 3085              		.loc 1 1337 0 discriminator 1
 3086 0f76 12D0     		beq	.L305
 3087              	.L276:
1338:../Source Files/lpc17xx_can.c **** 				{
1339:../Source Files/lpc17xx_can.c **** 					//remove all remaining FullCAN entry one place down
1340:../Source Files/lpc17xx_can.c **** 					buf1  = LPC_CANAF_RAM->mask[cnt+1];
 3088              		.loc 1 1340 0
 3089 0f78 494A     		ldr	r2, .L310+8
 3090 0f7a 471C     		adds	r7, r0, #1
 3091 0f7c 52F82790 		ldr	r9, [r2, r7, lsl #2]
 3092              	.LVL442:
1341:../Source Files/lpc17xx_can.c **** 					LPC_CANAF_RAM->mask[cnt] = (buf0 & 0xFFFF0000)|(buf1 >> 16);
 3093              		.loc 1 1341 0
 3094 0f80 1B0C     		lsrs	r3, r3, #16
 3095              	.LVL443:
 3096 0f82 1B04     		lsls	r3, r3, #16
 3097 0f84 43EA1943 		orr	r3, r3, r9, lsr #16
 3098 0f88 42F82030 		str	r3, [r2, r0, lsl #2]
1342:../Source Files/lpc17xx_can.c **** 					LPC_CANAF_RAM->mask[cnt+1] = LPC_CANAF_RAM->mask[cnt+1] << 16;
 3099              		.loc 1 1342 0
 3100 0f8c 52F82700 		ldr	r0, [r2, r7, lsl #2]
 3101              	.LVL444:
 3102 0f90 0136     		adds	r6, r6, #1
 3103 0f92 0304     		lsls	r3, r0, #16
 3104 0f94 42F82730 		str	r3, [r2, r7, lsl #2]
1343:../Source Files/lpc17xx_can.c **** 					buf0  = buf1<<16;
 3105              		.loc 1 1343 0
 3106 0f98 4FEA0943 		lsl	r3, r9, #16
 3107              	.LVL445:
 3108 0f9c E6E7     		b	.L273
 3109              	.LVL446:
 3110              	.L305:
 3111 0f9e 0246     		mov	r2, r0
 3112              	.LVL447:
 3113              	.L275:
1344:../Source Files/lpc17xx_can.c **** 					cnt++;
1345:../Source Files/lpc17xx_can.c **** 				}
1346:../Source Files/lpc17xx_can.c **** 			}
1347:../Source Files/lpc17xx_can.c **** 			if((CANAF_std_cnt & 0x0001) == 0)
 3114              		.loc 1 1347 0
 3115 0fa0 E807     		lsls	r0, r5, #31
 3116 0fa2 09D4     		bmi	.L277
 3117 0fa4 3E48     		ldr	r0, .L310+8
1348:../Source Files/lpc17xx_can.c **** 			{
1349:../Source Files/lpc17xx_can.c **** 				if((position & 0x0001)==0)
 3118              		.loc 1 1349 0
 3119 0fa6 01B9     		cbnz	r1, .L278
1350:../Source Files/lpc17xx_can.c **** 					LPC_CANAF_RAM->mask[cnt] = (buf0 << 16) | (0x0000FFFF);
 3120              		.loc 1 1350 0
 3121 0fa8 1B04     		lsls	r3, r3, #16
 3122              	.LVL448:
 3123              	.L278:
1351:../Source Files/lpc17xx_can.c **** 				else
1352:../Source Files/lpc17xx_can.c **** 					LPC_CANAF_RAM->mask[cnt] = buf0 | 0x0000FFFF;
 3124              		.loc 1 1352 0
 3125 0faa 6FEA1341 		mvn	r1, r3, lsr #16
 3126 0fae 6FEA0143 		mvn	r3, r1, lsl #16
 3127 0fb2 40F82230 		str	r3, [r0, r2, lsl #2]
 3128 0fb6 28E0     		b	.L279
 3129              	.LVL449:
 3130              	.L277:
1353:../Source Files/lpc17xx_can.c **** 			}
1354:../Source Files/lpc17xx_can.c **** 			else
1355:../Source Files/lpc17xx_can.c **** 			{
1356:../Source Files/lpc17xx_can.c **** 				//remove all remaining section one place down
1357:../Source Files/lpc17xx_can.c **** 				cnt = ((CANAF_FullCAN_cnt + 1)>>1) + ((CANAF_std_cnt + 1) >> 1);
 3131              		.loc 1 1357 0
 3132 0fb8 3849     		ldr	r1, .L310+4
1358:../Source Files/lpc17xx_can.c **** 				bound = total + CANAF_FullCAN_cnt * 3;
 3133              		.loc 1 1358 0
 3134 0fba 0322     		movs	r2, #3
 3135              	.LVL450:
1357:../Source Files/lpc17xx_can.c **** 				cnt = ((CANAF_FullCAN_cnt + 1)>>1) + ((CANAF_std_cnt + 1) >> 1);
 3136              		.loc 1 1357 0
 3137 0fbc 0B88     		ldrh	r3, [r1, #0]
 3138              	.LVL451:
 3139              		.loc 1 1358 0
 3140 0fbe 02FB0341 		mla	r1, r2, r3, r4
1357:../Source Files/lpc17xx_can.c **** 				cnt = ((CANAF_FullCAN_cnt + 1)>>1) + ((CANAF_std_cnt + 1) >> 1);
 3141              		.loc 1 1357 0
 3142 0fc2 581C     		adds	r0, r3, #1
 3143 0fc4 0BEB500B 		add	fp, fp, r0, lsr #1
 3144 0fc8 1FFA8BFB 		uxth	fp, fp
 3145              	.LVL452:
 3146              		.loc 1 1358 0
 3147 0fcc 8BB2     		uxth	r3, r1
 3148              	.LVL453:
 3149              	.L280:
1359:../Source Files/lpc17xx_can.c **** 				while(bound>cnt)
 3150              		.loc 1 1359 0 discriminator 1
 3151 0fce 5B45     		cmp	r3, fp
 3152 0fd0 3349     		ldr	r1, .L310+8
 3153 0fd2 0BF1FF30 		add	r0, fp, #-1
 3154 0fd6 08D9     		bls	.L306
 3155              	.L281:
1360:../Source Files/lpc17xx_can.c **** 				{
1361:../Source Files/lpc17xx_can.c **** 					LPC_CANAF_RAM->mask[cnt-1] = LPC_CANAF_RAM->mask[cnt];
 3156              		.loc 1 1361 0
 3157 0fd8 51F82B20 		ldr	r2, [r1, fp, lsl #2]
1362:../Source Files/lpc17xx_can.c **** 					cnt++;
 3158              		.loc 1 1362 0
 3159 0fdc 0BF1010C 		add	ip, fp, #1
1361:../Source Files/lpc17xx_can.c **** 					LPC_CANAF_RAM->mask[cnt-1] = LPC_CANAF_RAM->mask[cnt];
 3160              		.loc 1 1361 0
 3161 0fe0 41F82020 		str	r2, [r1, r0, lsl #2]
 3162              		.loc 1 1362 0
 3163 0fe4 1FFA8CFB 		uxth	fp, ip
 3164              	.LVL454:
 3165 0fe8 F1E7     		b	.L280
 3166              	.LVL455:
 3167              	.L306:
1363:../Source Files/lpc17xx_can.c **** 				}
1364:../Source Files/lpc17xx_can.c **** 				LPC_CANAF_RAM->mask[cnt-1]=0x00;
 3168              		.loc 1 1364 0
 3169 0fea 0023     		movs	r3, #0
 3170              	.LVL456:
 3171 0fec 41F82030 		str	r3, [r1, r0, lsl #2]
1365:../Source Files/lpc17xx_can.c **** 				//update address value
1366:../Source Files/lpc17xx_can.c **** 				LPC_CANAF->SFF_GRP_sa -=0x04 ;
 3172              		.loc 1 1366 0
 3173 0ff0 2949     		ldr	r1, .L310
 3174 0ff2 8A68     		ldr	r2, [r1, #8]
 3175 0ff4 101F     		subs	r0, r2, #4
 3176 0ff6 8860     		str	r0, [r1, #8]
1367:../Source Files/lpc17xx_can.c **** 				LPC_CANAF->EFF_sa     -=0x04 ;
 3177              		.loc 1 1367 0
 3178 0ff8 CB68     		ldr	r3, [r1, #12]
 3179 0ffa 1A1F     		subs	r2, r3, #4
 3180 0ffc CA60     		str	r2, [r1, #12]
1368:../Source Files/lpc17xx_can.c **** 				LPC_CANAF->EFF_GRP_sa -=0x04;
 3181              		.loc 1 1368 0
 3182 0ffe 0869     		ldr	r0, [r1, #16]
 3183 1000 031F     		subs	r3, r0, #4
 3184 1002 0B61     		str	r3, [r1, #16]
1369:../Source Files/lpc17xx_can.c **** 				LPC_CANAF->ENDofTable -=0x04;
 3185              		.loc 1 1369 0
 3186 1004 4A69     		ldr	r2, [r1, #20]
 3187 1006 101F     		subs	r0, r2, #4
 3188 1008 4861     		str	r0, [r1, #20]
 3189              	.LVL457:
 3190              	.L279:
1370:../Source Files/lpc17xx_can.c **** 			}
1371:../Source Files/lpc17xx_can.c **** 			CANAF_std_cnt--;
 3191              		.loc 1 1371 0
 3192 100a 244A     		ldr	r2, .L310+4
 3193 100c 013D     		subs	r5, r5, #1
 3194 100e 5580     		strh	r5, [r2, #2]	@ movhi
 3195 1010 76E0     		b	.L270
 3196              	.LVL458:
 3197              	.L271:
1372:../Source Files/lpc17xx_can.c **** 		}
1373:../Source Files/lpc17xx_can.c **** 	}
1374:../Source Files/lpc17xx_can.c **** 
1375:../Source Files/lpc17xx_can.c **** /************** Remove Group of Standard ID Entry *************/
1376:../Source Files/lpc17xx_can.c **** 	else if(EntryType == GROUP_STANDARD_ENTRY)
 3198              		.loc 1 1376 0
 3199 1012 0228     		cmp	r0, #2
 3200 1014 24D1     		bne	.L282
1377:../Source Files/lpc17xx_can.c **** 	{
1378:../Source Files/lpc17xx_can.c **** 		if((CANAF_gstd_cnt==0)||(position >= CANAF_gstd_cnt))
 3201              		.loc 1 1378 0
 3202 1016 002A     		cmp	r2, #0
 3203 1018 78D0     		beq	.L301
 3204              		.loc 1 1378 0 is_stmt 0 discriminator 1
 3205 101a 9142     		cmp	r1, r2
 3206 101c 76D2     		bcs	.L301
1379:../Source Files/lpc17xx_can.c **** 		{
1380:../Source Files/lpc17xx_can.c **** 			return CAN_ENTRY_NOT_EXIT_ERROR;
1381:../Source Files/lpc17xx_can.c **** 		}
1382:../Source Files/lpc17xx_can.c **** 		else
1383:../Source Files/lpc17xx_can.c **** 		{
1384:../Source Files/lpc17xx_can.c **** 			cnt = ((CANAF_FullCAN_cnt + 1)>>1) + ((CANAF_std_cnt + 1) >> 1)+ position + 1;
 3207              		.loc 1 1384 0 is_stmt 1
 3208 101e 481C     		adds	r0, r1, #1
 3209              	.LVL459:
1385:../Source Files/lpc17xx_can.c **** 			bound = total + CANAF_FullCAN_cnt * 3;
 3210              		.loc 1 1385 0
 3211 1020 0321     		movs	r1, #3
 3212              	.LVL460:
 3213 1022 01FB0343 		mla	r3, r1, r3, r4
1384:../Source Files/lpc17xx_can.c **** 			cnt = ((CANAF_FullCAN_cnt + 1)>>1) + ((CANAF_std_cnt + 1) >> 1)+ position + 1;
 3214              		.loc 1 1384 0
 3215 1026 8244     		add	sl, sl, r0
 3216 1028 1FFA8AFA 		uxth	sl, sl
 3217              	.LVL461:
 3218              		.loc 1 1385 0
 3219 102c 9BB2     		uxth	r3, r3
 3220              	.LVL462:
 3221              	.L283:
1386:../Source Files/lpc17xx_can.c **** 			while (cnt<bound)
 3222              		.loc 1 1386 0 discriminator 1
 3223 102e 9A45     		cmp	sl, r3
 3224 1030 1B49     		ldr	r1, .L310+8
 3225 1032 0AF1FF30 		add	r0, sl, #-1
 3226 1036 08D2     		bcs	.L307
 3227              	.L284:
1387:../Source Files/lpc17xx_can.c **** 			{
1388:../Source Files/lpc17xx_can.c **** 				LPC_CANAF_RAM->mask[cnt-1] = LPC_CANAF_RAM->mask[cnt];
 3228              		.loc 1 1388 0
 3229 1038 51F82A40 		ldr	r4, [r1, sl, lsl #2]
1389:../Source Files/lpc17xx_can.c **** 				cnt++;
 3230              		.loc 1 1389 0
 3231 103c 0AF1010C 		add	ip, sl, #1
1388:../Source Files/lpc17xx_can.c **** 				LPC_CANAF_RAM->mask[cnt-1] = LPC_CANAF_RAM->mask[cnt];
 3232              		.loc 1 1388 0
 3233 1040 41F82040 		str	r4, [r1, r0, lsl #2]
 3234              		.loc 1 1389 0
 3235 1044 1FFA8CFA 		uxth	sl, ip
 3236              	.LVL463:
 3237 1048 F1E7     		b	.L283
 3238              	.LVL464:
 3239              	.L307:
1390:../Source Files/lpc17xx_can.c **** 			}
1391:../Source Files/lpc17xx_can.c **** 			LPC_CANAF_RAM->mask[cnt-1]=0x00;
 3240              		.loc 1 1391 0
 3241 104a 0023     		movs	r3, #0
 3242              	.LVL465:
 3243 104c 41F82030 		str	r3, [r1, r0, lsl #2]
1392:../Source Files/lpc17xx_can.c **** 		}
1393:../Source Files/lpc17xx_can.c **** 		CANAF_gstd_cnt--;
 3244              		.loc 1 1393 0
 3245 1050 1249     		ldr	r1, .L310+4
 3246 1052 013A     		subs	r2, r2, #1
 3247 1054 8A80     		strh	r2, [r1, #4]	@ movhi
1394:../Source Files/lpc17xx_can.c **** 		//update address value
1395:../Source Files/lpc17xx_can.c **** 		LPC_CANAF->EFF_sa     -=0x04;
 3248              		.loc 1 1395 0
 3249 1056 1049     		ldr	r1, .L310
 3250 1058 C868     		ldr	r0, [r1, #12]
 3251 105a 031F     		subs	r3, r0, #4
 3252 105c CB60     		str	r3, [r1, #12]
 3253 105e 28E0     		b	.L303
 3254              	.LVL466:
 3255              	.L282:
1396:../Source Files/lpc17xx_can.c **** 		LPC_CANAF->EFF_GRP_sa -=0x04;
1397:../Source Files/lpc17xx_can.c **** 		LPC_CANAF->ENDofTable -=0x04;
1398:../Source Files/lpc17xx_can.c **** 	}
1399:../Source Files/lpc17xx_can.c **** 
1400:../Source Files/lpc17xx_can.c **** /************** Remove Explicit Extended ID Entry *************/
1401:../Source Files/lpc17xx_can.c **** 	else if(EntryType == EXPLICIT_EXTEND_ENTRY)
 3256              		.loc 1 1401 0
 3257 1060 0328     		cmp	r0, #3
 3258 1062 2CD1     		bne	.L285
1402:../Source Files/lpc17xx_can.c **** 	{
1403:../Source Files/lpc17xx_can.c **** 		if((CANAF_ext_cnt==0)||(position >= CANAF_ext_cnt))
 3259              		.loc 1 1403 0
 3260 1064 002F     		cmp	r7, #0
 3261 1066 51D0     		beq	.L301
 3262              		.loc 1 1403 0 is_stmt 0 discriminator 1
 3263 1068 B942     		cmp	r1, r7
 3264 106a 4FD2     		bcs	.L301
1404:../Source Files/lpc17xx_can.c **** 		{
1405:../Source Files/lpc17xx_can.c **** 			return CAN_ENTRY_NOT_EXIT_ERROR;
1406:../Source Files/lpc17xx_can.c **** 		}
1407:../Source Files/lpc17xx_can.c **** 		else
1408:../Source Files/lpc17xx_can.c **** 		{
1409:../Source Files/lpc17xx_can.c **** 			cnt = ((CANAF_FullCAN_cnt + 1)>>1) + ((CANAF_std_cnt + 1) >> 1)+ CANAF_gstd_cnt + position + 1;
1410:../Source Files/lpc17xx_can.c **** 			bound = total + CANAF_FullCAN_cnt * 3;
 3265              		.loc 1 1410 0 is_stmt 1
 3266 106c 00FB0343 		mla	r3, r0, r3, r4
1409:../Source Files/lpc17xx_can.c **** 			cnt = ((CANAF_FullCAN_cnt + 1)>>1) + ((CANAF_std_cnt + 1) >> 1)+ CANAF_gstd_cnt + position + 1;
 3267              		.loc 1 1409 0
 3268 1070 4D1C     		adds	r5, r1, #1
 3269 1072 09EB050C 		add	ip, r9, r5
 3270 1076 1FFA8CF9 		uxth	r9, ip
 3271              	.LVL467:
 3272              		.loc 1 1410 0
 3273 107a 9BB2     		uxth	r3, r3
 3274              	.LVL468:
 3275              	.L286:
1411:../Source Files/lpc17xx_can.c **** 			while (cnt<bound)
 3276              		.loc 1 1411 0 discriminator 1
 3277 107c 9945     		cmp	r9, r3
 3278 107e 0848     		ldr	r0, .L310+8
 3279 1080 09F1FF35 		add	r5, r9, #-1
 3280 1084 0ED2     		bcs	.L308
 3281              	.L287:
1412:../Source Files/lpc17xx_can.c **** 			{
1413:../Source Files/lpc17xx_can.c **** 				LPC_CANAF_RAM->mask[cnt-1] = LPC_CANAF_RAM->mask[cnt];
 3282              		.loc 1 1413 0
 3283 1086 50F82920 		ldr	r2, [r0, r9, lsl #2]
1414:../Source Files/lpc17xx_can.c **** 				cnt++;
 3284              		.loc 1 1414 0
 3285 108a 09F10109 		add	r9, r9, #1
 3286              	.LVL469:
1413:../Source Files/lpc17xx_can.c **** 				LPC_CANAF_RAM->mask[cnt-1] = LPC_CANAF_RAM->mask[cnt];
 3287              		.loc 1 1413 0
 3288 108e 40F82520 		str	r2, [r0, r5, lsl #2]
 3289              		.loc 1 1414 0
 3290 1092 1FFA89F9 		uxth	r9, r9
 3291              	.LVL470:
 3292 1096 F1E7     		b	.L286
 3293              	.L311:
 3294              		.align	2
 3295              	.L310:
 3296 1098 00C00340 		.word	1073987584
 3297 109c 00000000 		.word	.LANCHOR0
 3298 10a0 00800340 		.word	1073971200
 3299              	.L308:
1415:../Source Files/lpc17xx_can.c **** 			}
1416:../Source Files/lpc17xx_can.c **** 			LPC_CANAF_RAM->mask[cnt-1]=0x00;
1417:../Source Files/lpc17xx_can.c **** 		}
1418:../Source Files/lpc17xx_can.c **** 		CANAF_ext_cnt--;
 3300              		.loc 1 1418 0
 3301 10a4 1B49     		ldr	r1, .L312
 3302              	.LVL471:
1416:../Source Files/lpc17xx_can.c **** 			LPC_CANAF_RAM->mask[cnt-1]=0x00;
 3303              		.loc 1 1416 0
 3304 10a6 0022     		movs	r2, #0
 3305              		.loc 1 1418 0
 3306 10a8 013F     		subs	r7, r7, #1
1416:../Source Files/lpc17xx_can.c **** 			LPC_CANAF_RAM->mask[cnt-1]=0x00;
 3307              		.loc 1 1416 0
 3308 10aa 40F82520 		str	r2, [r0, r5, lsl #2]
 3309              		.loc 1 1418 0
 3310 10ae CF80     		strh	r7, [r1, #6]	@ movhi
1419:../Source Files/lpc17xx_can.c **** 		LPC_CANAF->EFF_GRP_sa -=0x04;
 3311              		.loc 1 1419 0
 3312 10b0 1949     		ldr	r1, .L312+4
 3313              	.LVL472:
 3314              	.L303:
 3315 10b2 0A69     		ldr	r2, [r1, #16]
 3316 10b4 101F     		subs	r0, r2, #4
 3317 10b6 0861     		str	r0, [r1, #16]
1420:../Source Files/lpc17xx_can.c **** 		LPC_CANAF->ENDofTable -=0x04;
 3318              		.loc 1 1420 0
 3319 10b8 4B69     		ldr	r3, [r1, #20]
 3320 10ba 181F     		subs	r0, r3, #4
 3321 10bc 1FE0     		b	.L302
 3322              	.LVL473:
 3323              	.L285:
1421:../Source Files/lpc17xx_can.c **** 	}
1422:../Source Files/lpc17xx_can.c **** 
1423:../Source Files/lpc17xx_can.c **** /************** Remove Group of Extended ID Entry *************/
1424:../Source Files/lpc17xx_can.c **** 	else
1425:../Source Files/lpc17xx_can.c **** 	{
1426:../Source Files/lpc17xx_can.c **** 		if((CANAF_gext_cnt==0)||(position >= CANAF_gext_cnt))
 3324              		.loc 1 1426 0
 3325 10be 2EB3     		cbz	r6, .L301
 3326              		.loc 1 1426 0 is_stmt 0 discriminator 1
 3327 10c0 B142     		cmp	r1, r6
 3328 10c2 23D2     		bcs	.L301
1427:../Source Files/lpc17xx_can.c **** 		{
1428:../Source Files/lpc17xx_can.c **** 			return CAN_ENTRY_NOT_EXIT_ERROR;
1429:../Source Files/lpc17xx_can.c **** 		}
1430:../Source Files/lpc17xx_can.c **** 		else
1431:../Source Files/lpc17xx_can.c **** 		{
1432:../Source Files/lpc17xx_can.c **** 			cnt = total - (CANAF_gext_cnt<<1) + (position<<1);
1433:../Source Files/lpc17xx_can.c **** 			bound = total + CANAF_FullCAN_cnt * 3;
 3329              		.loc 1 1433 0 is_stmt 1
 3330 10c4 0320     		movs	r0, #3
 3331              	.LVL474:
 3332 10c6 00FB0342 		mla	r2, r0, r3, r4
1432:../Source Files/lpc17xx_can.c **** 			cnt = total - (CANAF_gext_cnt<<1) + (position<<1);
 3333              		.loc 1 1432 0
 3334 10ca 08EB4101 		add	r1, r8, r1, lsl #1
 3335              	.LVL475:
 3336 10ce 89B2     		uxth	r1, r1
 3337              	.LVL476:
 3338              		.loc 1 1433 0
 3339 10d0 93B2     		uxth	r3, r2
 3340              	.LVL477:
 3341              	.L288:
1434:../Source Files/lpc17xx_can.c **** 			while (cnt<bound)
 3342              		.loc 1 1434 0 discriminator 1
 3343 10d2 9942     		cmp	r1, r3
 3344 10d4 0DD2     		bcs	.L309
 3345              	.L289:
1435:../Source Files/lpc17xx_can.c **** 			{
1436:../Source Files/lpc17xx_can.c **** 				//remove all remaining entry two place up
1437:../Source Files/lpc17xx_can.c **** 				LPC_CANAF_RAM->mask[cnt] = LPC_CANAF_RAM->mask[cnt+2];
 3346              		.loc 1 1437 0
 3347 10d6 1148     		ldr	r0, .L312+8
 3348 10d8 8D1C     		adds	r5, r1, #2
 3349 10da 50F82520 		ldr	r2, [r0, r5, lsl #2]
 3350 10de 40F82120 		str	r2, [r0, r1, lsl #2]
1438:../Source Files/lpc17xx_can.c **** 				LPC_CANAF_RAM->mask[cnt+1] = LPC_CANAF_RAM->mask[cnt+3];
 3351              		.loc 1 1438 0
 3352 10e2 4A1C     		adds	r2, r1, #1
 3353 10e4 0331     		adds	r1, r1, #3
 3354              	.LVL478:
 3355 10e6 50F82110 		ldr	r1, [r0, r1, lsl #2]
 3356              	.LVL479:
 3357 10ea 40F82210 		str	r1, [r0, r2, lsl #2]
1439:../Source Files/lpc17xx_can.c **** 				cnt+=2;
 3358              		.loc 1 1439 0
 3359 10ee A9B2     		uxth	r1, r5
 3360              	.LVL480:
 3361 10f0 EFE7     		b	.L288
 3362              	.LVL481:
 3363              	.L309:
1440:../Source Files/lpc17xx_can.c **** 			}
1441:../Source Files/lpc17xx_can.c **** 		}
1442:../Source Files/lpc17xx_can.c **** 		CANAF_gext_cnt--;
1443:../Source Files/lpc17xx_can.c **** 		LPC_CANAF->ENDofTable -=0x08;
 3364              		.loc 1 1443 0
 3365 10f2 0949     		ldr	r1, .L312+4
 3366              	.LVL482:
1442:../Source Files/lpc17xx_can.c **** 		CANAF_gext_cnt--;
 3367              		.loc 1 1442 0
 3368 10f4 074B     		ldr	r3, .L312
 3369              	.LVL483:
 3370              		.loc 1 1443 0
 3371 10f6 4869     		ldr	r0, [r1, #20]
1442:../Source Files/lpc17xx_can.c **** 		CANAF_gext_cnt--;
 3372              		.loc 1 1442 0
 3373 10f8 013E     		subs	r6, r6, #1
 3374              	.LVL484:
 3375 10fa 1E81     		strh	r6, [r3, #8]	@ movhi
 3376              		.loc 1 1443 0
 3377 10fc 0838     		subs	r0, r0, #8
 3378              	.LVL485:
 3379              	.L302:
 3380 10fe 4861     		str	r0, [r1, #20]
 3381              	.LVL486:
 3382              	.L270:
1444:../Source Files/lpc17xx_can.c **** 	}
1445:../Source Files/lpc17xx_can.c **** 	LPC_CANAF->AFMR = 0x04;
 3383              		.loc 1 1445 0
 3384 1100 0549     		ldr	r1, .L312+4
 3385              	.LVL487:
 3386 1102 0422     		movs	r2, #4
 3387 1104 0A60     		str	r2, [r1, #0]
1446:../Source Files/lpc17xx_can.c **** 	return CAN_OK;
 3388              		.loc 1 1446 0
 3389 1106 0120     		movs	r0, #1
 3390 1108 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
 3391              	.LVL488:
 3392              	.L301:
1239:../Source Files/lpc17xx_can.c **** 			return CAN_ENTRY_NOT_EXIT_ERROR;
 3393              		.loc 1 1239 0
 3394 110c 0720     		movs	r0, #7
 3395              	.LVL489:
1447:../Source Files/lpc17xx_can.c **** }
 3396              		.loc 1 1447 0
 3397 110e BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
 3398              	.L313:
 3399 1112 00BF     		.align	2
 3400              	.L312:
 3401 1114 00000000 		.word	.LANCHOR0
 3402 1118 00C00340 		.word	1073987584
 3403 111c 00800340 		.word	1073971200
 3404              		.cfi_endproc
 3405              	.LFE66:
 3407              		.align	1
 3408              		.global	CAN_SendMsg
 3409              		.thumb
 3410              		.thumb_func
 3412              	CAN_SendMsg:
 3413              	.LFB67:
1448:../Source Files/lpc17xx_can.c **** 
1449:../Source Files/lpc17xx_can.c **** /********************************************************************//**
1450:../Source Files/lpc17xx_can.c ****  * @brief		Send message data
1451:../Source Files/lpc17xx_can.c ****  * @param[in]	CANx pointer to LPC_CAN_TypeDef, should be:
1452:../Source Files/lpc17xx_can.c ****  * 				- LPC_CAN1: CAN1 peripheral
1453:../Source Files/lpc17xx_can.c ****  * 				- LPC_CAN2: CAN2 peripheral
1454:../Source Files/lpc17xx_can.c ****  * @param[in]	CAN_Msg point to the CAN_MSG_Type Structure, it contains message
1455:../Source Files/lpc17xx_can.c ****  * 				information such as: ID, DLC, RTR, ID Format
1456:../Source Files/lpc17xx_can.c ****  * @return 		Status:
1457:../Source Files/lpc17xx_can.c ****  * 				- SUCCESS: send message successfully
1458:../Source Files/lpc17xx_can.c ****  * 				- ERROR: send message unsuccessfully
1459:../Source Files/lpc17xx_can.c ****  *********************************************************************/
1460:../Source Files/lpc17xx_can.c **** Status CAN_SendMsg (LPC_CAN_TypeDef *CANx, CAN_MSG_Type *CAN_Msg)
1461:../Source Files/lpc17xx_can.c **** {
 3414              		.loc 1 1461 0
 3415              		.cfi_startproc
 3416              		@ args = 0, pretend = 0, frame = 0
 3417              		@ frame_needed = 0, uses_anonymous_args = 0
 3418              		@ link register save eliminated.
 3419              	.LVL490:
1462:../Source Files/lpc17xx_can.c **** 	uint32_t data;
1463:../Source Files/lpc17xx_can.c **** 	CHECK_PARAM(PARAM_CANx(CANx));
1464:../Source Files/lpc17xx_can.c **** 	CHECK_PARAM(PARAM_ID_FORMAT(CAN_Msg->format));
1465:../Source Files/lpc17xx_can.c **** 	if(CAN_Msg->format==STD_ID_FORMAT)
1466:../Source Files/lpc17xx_can.c **** 	{
1467:../Source Files/lpc17xx_can.c **** 		CHECK_PARAM(PARAM_ID_11(CAN_Msg->id));
1468:../Source Files/lpc17xx_can.c **** 	}
1469:../Source Files/lpc17xx_can.c **** 	else
1470:../Source Files/lpc17xx_can.c **** 	{
1471:../Source Files/lpc17xx_can.c **** 		CHECK_PARAM(PARAM_ID_29(CAN_Msg->id));
1472:../Source Files/lpc17xx_can.c **** 	}
1473:../Source Files/lpc17xx_can.c **** 	CHECK_PARAM(PARAM_DLC(CAN_Msg->len));
1474:../Source Files/lpc17xx_can.c **** 	CHECK_PARAM(PARAM_FRAME_TYPE(CAN_Msg->type));
1475:../Source Files/lpc17xx_can.c **** 
1476:../Source Files/lpc17xx_can.c **** 	//Check status of Transmit Buffer 1
1477:../Source Files/lpc17xx_can.c **** 	if (CANx->SR & (1<<2))
 3420              		.loc 1 1477 0
 3421 1120 C369     		ldr	r3, [r0, #28]
 3422 1122 5A07     		lsls	r2, r3, #29
 3423 1124 34D5     		bpl	.L315
1478:../Source Files/lpc17xx_can.c **** 	{
1479:../Source Files/lpc17xx_can.c **** 		/* Transmit Channel 1 is available */
1480:../Source Files/lpc17xx_can.c **** 		/* Write frame informations and frame data into its CANxTFI1,
1481:../Source Files/lpc17xx_can.c **** 		 * CANxTID1, CANxTDA1, CANxTDB1 register */
1482:../Source Files/lpc17xx_can.c **** 		CANx->TFI1 &= ~0x000F0000;
 3424              		.loc 1 1482 0
 3425 1126 026B     		ldr	r2, [r0, #48]
 3426 1128 22F47023 		bic	r3, r2, #983040
 3427 112c 0363     		str	r3, [r0, #48]
1483:../Source Files/lpc17xx_can.c **** 		CANx->TFI1 |= (CAN_Msg->len)<<16;
 3428              		.loc 1 1483 0
 3429 112e 036B     		ldr	r3, [r0, #48]
 3430 1130 0A7B     		ldrb	r2, [r1, #12]	@ zero_extendqisi2
 3431 1132 43EA0243 		orr	r3, r3, r2, lsl #16
 3432 1136 0363     		str	r3, [r0, #48]
1484:../Source Files/lpc17xx_can.c **** 		if(CAN_Msg->type == REMOTE_FRAME)
 3433              		.loc 1 1484 0
 3434 1138 8A7B     		ldrb	r2, [r1, #14]	@ zero_extendqisi2
1485:../Source Files/lpc17xx_can.c **** 		{
1486:../Source Files/lpc17xx_can.c **** 			CANx->TFI1 |= (1<<30); //set bit RTR
 3435              		.loc 1 1486 0
 3436 113a 036B     		ldr	r3, [r0, #48]
1484:../Source Files/lpc17xx_can.c **** 		if(CAN_Msg->type == REMOTE_FRAME)
 3437              		.loc 1 1484 0
 3438 113c 012A     		cmp	r2, #1
 3439              		.loc 1 1486 0
 3440 113e 0CBF     		ite	eq
 3441 1140 43F08043 		orreq	r3, r3, #1073741824
1487:../Source Files/lpc17xx_can.c **** 		}
1488:../Source Files/lpc17xx_can.c **** 		else
1489:../Source Files/lpc17xx_can.c **** 		{
1490:../Source Files/lpc17xx_can.c **** 			CANx->TFI1 &= ~(1<<30);
 3442              		.loc 1 1490 0
 3443 1144 23F08043 		bicne	r3, r3, #1073741824
 3444 1148 0363     		str	r3, [r0, #48]
1491:../Source Files/lpc17xx_can.c **** 		}
1492:../Source Files/lpc17xx_can.c **** 		if(CAN_Msg->format == EXT_ID_FORMAT)
 3445              		.loc 1 1492 0
 3446 114a 4A7B     		ldrb	r2, [r1, #13]	@ zero_extendqisi2
1493:../Source Files/lpc17xx_can.c **** 		{
1494:../Source Files/lpc17xx_can.c **** 			CANx->TFI1 |= (1<<31); //set bit FF
 3447              		.loc 1 1494 0
 3448 114c 036B     		ldr	r3, [r0, #48]
1492:../Source Files/lpc17xx_can.c **** 		if(CAN_Msg->format == EXT_ID_FORMAT)
 3449              		.loc 1 1492 0
 3450 114e 012A     		cmp	r2, #1
 3451              		.loc 1 1494 0
 3452 1150 0CBF     		ite	eq
 3453 1152 43F00043 		orreq	r3, r3, #-2147483648
1495:../Source Files/lpc17xx_can.c **** 		}
1496:../Source Files/lpc17xx_can.c **** 		else
1497:../Source Files/lpc17xx_can.c **** 		{
1498:../Source Files/lpc17xx_can.c **** 			CANx->TFI1 &= ~(1<<31);
 3454              		.loc 1 1498 0
 3455 1156 23F00043 		bicne	r3, r3, #-2147483648
 3456 115a 0363     		str	r3, [r0, #48]
1499:../Source Files/lpc17xx_can.c **** 		}
1500:../Source Files/lpc17xx_can.c **** 
1501:../Source Files/lpc17xx_can.c **** 		/* Write CAN ID*/
1502:../Source Files/lpc17xx_can.c **** 		CANx->TID1 = CAN_Msg->id;
 3457              		.loc 1 1502 0
 3458 115c 0A68     		ldr	r2, [r1, #0]
 3459 115e 4263     		str	r2, [r0, #52]
1503:../Source Files/lpc17xx_can.c **** 
1504:../Source Files/lpc17xx_can.c **** 		/*Write first 4 data bytes*/
1505:../Source Files/lpc17xx_can.c **** 		data = (CAN_Msg->dataA[0])|(((CAN_Msg->dataA[1]))<<8)|((CAN_Msg->dataA[2])<<16)|((CAN_Msg->dataA[
 3460              		.loc 1 1505 0
 3461 1160 8B79     		ldrb	r3, [r1, #6]	@ zero_extendqisi2
 3462 1162 4A79     		ldrb	r2, [r1, #5]	@ zero_extendqisi2
 3463 1164 1B04     		lsls	r3, r3, #16
 3464 1166 43EA0223 		orr	r3, r3, r2, lsl #8
 3465 116a 0A79     		ldrb	r2, [r1, #4]	@ zero_extendqisi2
 3466 116c 1343     		orrs	r3, r3, r2
 3467 116e CA79     		ldrb	r2, [r1, #7]	@ zero_extendqisi2
 3468 1170 43EA0263 		orr	r3, r3, r2, lsl #24
 3469              	.LVL491:
1506:../Source Files/lpc17xx_can.c **** 		CANx->TDA1 = data;
 3470              		.loc 1 1506 0
 3471 1174 8363     		str	r3, [r0, #56]
1507:../Source Files/lpc17xx_can.c **** 
1508:../Source Files/lpc17xx_can.c **** 		/*Write second 4 data bytes*/
1509:../Source Files/lpc17xx_can.c **** 		data = (CAN_Msg->dataB[0])|(((CAN_Msg->dataB[1]))<<8)|((CAN_Msg->dataB[2])<<16)|((CAN_Msg->dataB[
 3472              		.loc 1 1509 0
 3473 1176 8B7A     		ldrb	r3, [r1, #10]	@ zero_extendqisi2
 3474              	.LVL492:
 3475 1178 4A7A     		ldrb	r2, [r1, #9]	@ zero_extendqisi2
 3476 117a 1B04     		lsls	r3, r3, #16
 3477 117c 43EA0223 		orr	r3, r3, r2, lsl #8
 3478 1180 0A7A     		ldrb	r2, [r1, #8]	@ zero_extendqisi2
 3479 1182 C97A     		ldrb	r1, [r1, #11]	@ zero_extendqisi2
 3480              	.LVL493:
 3481 1184 1343     		orrs	r3, r3, r2
 3482 1186 43EA0163 		orr	r3, r3, r1, lsl #24
 3483              	.LVL494:
1510:../Source Files/lpc17xx_can.c **** 		CANx->TDB1 = data;
 3484              		.loc 1 1510 0
 3485 118a C363     		str	r3, [r0, #60]
1511:../Source Files/lpc17xx_can.c **** 
1512:../Source Files/lpc17xx_can.c **** 		 /*Write transmission request*/
1513:../Source Files/lpc17xx_can.c **** 		 CANx->CMR = 0x21;
 3486              		.loc 1 1513 0
 3487 118c 2122     		movs	r2, #33
 3488 118e 6FE0     		b	.L337
 3489              	.LVL495:
 3490              	.L315:
1514:../Source Files/lpc17xx_can.c **** 		 return SUCCESS;
1515:../Source Files/lpc17xx_can.c **** 	}
1516:../Source Files/lpc17xx_can.c **** 	//check status of Transmit Buffer 2
1517:../Source Files/lpc17xx_can.c **** 	else if(CANx->SR & (1<<10))
 3491              		.loc 1 1517 0
 3492 1190 C269     		ldr	r2, [r0, #28]
 3493 1192 5305     		lsls	r3, r2, #21
 3494 1194 34D5     		bpl	.L321
1518:../Source Files/lpc17xx_can.c **** 	{
1519:../Source Files/lpc17xx_can.c **** 		/* Transmit Channel 2 is available */
1520:../Source Files/lpc17xx_can.c **** 		/* Write frame informations and frame data into its CANxTFI2,
1521:../Source Files/lpc17xx_can.c **** 		 * CANxTID2, CANxTDA2, CANxTDB2 register */
1522:../Source Files/lpc17xx_can.c **** 		CANx->TFI2 &= ~0x000F0000;
 3495              		.loc 1 1522 0
 3496 1196 036C     		ldr	r3, [r0, #64]
 3497 1198 23F47022 		bic	r2, r3, #983040
 3498 119c 0264     		str	r2, [r0, #64]
1523:../Source Files/lpc17xx_can.c **** 		CANx->TFI2 |= (CAN_Msg->len)<<16;
 3499              		.loc 1 1523 0
 3500 119e 036C     		ldr	r3, [r0, #64]
 3501 11a0 0A7B     		ldrb	r2, [r1, #12]	@ zero_extendqisi2
 3502 11a2 43EA0243 		orr	r3, r3, r2, lsl #16
 3503 11a6 0364     		str	r3, [r0, #64]
1524:../Source Files/lpc17xx_can.c **** 		if(CAN_Msg->type == REMOTE_FRAME)
 3504              		.loc 1 1524 0
 3505 11a8 8A7B     		ldrb	r2, [r1, #14]	@ zero_extendqisi2
1525:../Source Files/lpc17xx_can.c **** 		{
1526:../Source Files/lpc17xx_can.c **** 			CANx->TFI2 |= (1<<30); //set bit RTR
 3506              		.loc 1 1526 0
 3507 11aa 036C     		ldr	r3, [r0, #64]
1524:../Source Files/lpc17xx_can.c **** 		if(CAN_Msg->type == REMOTE_FRAME)
 3508              		.loc 1 1524 0
 3509 11ac 012A     		cmp	r2, #1
 3510              		.loc 1 1526 0
 3511 11ae 0CBF     		ite	eq
 3512 11b0 43F08043 		orreq	r3, r3, #1073741824
1527:../Source Files/lpc17xx_can.c **** 		}
1528:../Source Files/lpc17xx_can.c **** 		else
1529:../Source Files/lpc17xx_can.c **** 		{
1530:../Source Files/lpc17xx_can.c **** 			CANx->TFI2 &= ~(1<<30);
 3513              		.loc 1 1530 0
 3514 11b4 23F08043 		bicne	r3, r3, #1073741824
 3515 11b8 0364     		str	r3, [r0, #64]
1531:../Source Files/lpc17xx_can.c **** 		}
1532:../Source Files/lpc17xx_can.c **** 		if(CAN_Msg->format == EXT_ID_FORMAT)
 3516              		.loc 1 1532 0
 3517 11ba 4A7B     		ldrb	r2, [r1, #13]	@ zero_extendqisi2
1533:../Source Files/lpc17xx_can.c **** 		{
1534:../Source Files/lpc17xx_can.c **** 			CANx->TFI2 |= (1<<31); //set bit FF
 3518              		.loc 1 1534 0
 3519 11bc 036C     		ldr	r3, [r0, #64]
1532:../Source Files/lpc17xx_can.c **** 		if(CAN_Msg->format == EXT_ID_FORMAT)
 3520              		.loc 1 1532 0
 3521 11be 012A     		cmp	r2, #1
 3522              		.loc 1 1534 0
 3523 11c0 0CBF     		ite	eq
 3524 11c2 43F00043 		orreq	r3, r3, #-2147483648
1535:../Source Files/lpc17xx_can.c **** 		}
1536:../Source Files/lpc17xx_can.c **** 		else
1537:../Source Files/lpc17xx_can.c **** 		{
1538:../Source Files/lpc17xx_can.c **** 			CANx->TFI2 &= ~(1<<31);
 3525              		.loc 1 1538 0
 3526 11c6 23F00043 		bicne	r3, r3, #-2147483648
 3527 11ca 0364     		str	r3, [r0, #64]
1539:../Source Files/lpc17xx_can.c **** 		}
1540:../Source Files/lpc17xx_can.c **** 
1541:../Source Files/lpc17xx_can.c **** 		/* Write CAN ID*/
1542:../Source Files/lpc17xx_can.c **** 		CANx->TID2 = CAN_Msg->id;
 3528              		.loc 1 1542 0
 3529 11cc 0A68     		ldr	r2, [r1, #0]
 3530 11ce 4264     		str	r2, [r0, #68]
1543:../Source Files/lpc17xx_can.c **** 
1544:../Source Files/lpc17xx_can.c **** 		/*Write first 4 data bytes*/
1545:../Source Files/lpc17xx_can.c **** 		data = (CAN_Msg->dataA[0])|(((CAN_Msg->dataA[1]))<<8)|((CAN_Msg->dataA[2])<<16)|((CAN_Msg->dataA[
 3531              		.loc 1 1545 0
 3532 11d0 8B79     		ldrb	r3, [r1, #6]	@ zero_extendqisi2
 3533 11d2 4A79     		ldrb	r2, [r1, #5]	@ zero_extendqisi2
 3534 11d4 1B04     		lsls	r3, r3, #16
 3535 11d6 43EA0223 		orr	r3, r3, r2, lsl #8
 3536 11da 0A79     		ldrb	r2, [r1, #4]	@ zero_extendqisi2
 3537 11dc 1343     		orrs	r3, r3, r2
 3538 11de CA79     		ldrb	r2, [r1, #7]	@ zero_extendqisi2
 3539 11e0 43EA0263 		orr	r3, r3, r2, lsl #24
 3540              	.LVL496:
1546:../Source Files/lpc17xx_can.c **** 		CANx->TDA2 = data;
 3541              		.loc 1 1546 0
 3542 11e4 8364     		str	r3, [r0, #72]
1547:../Source Files/lpc17xx_can.c **** 
1548:../Source Files/lpc17xx_can.c **** 		/*Write second 4 data bytes*/
1549:../Source Files/lpc17xx_can.c **** 		data = (CAN_Msg->dataB[0])|(((CAN_Msg->dataB[1]))<<8)|((CAN_Msg->dataB[2])<<16)|((CAN_Msg->dataB[
 3543              		.loc 1 1549 0
 3544 11e6 8B7A     		ldrb	r3, [r1, #10]	@ zero_extendqisi2
 3545              	.LVL497:
 3546 11e8 4A7A     		ldrb	r2, [r1, #9]	@ zero_extendqisi2
 3547 11ea 1B04     		lsls	r3, r3, #16
 3548 11ec 43EA0223 		orr	r3, r3, r2, lsl #8
 3549 11f0 0A7A     		ldrb	r2, [r1, #8]	@ zero_extendqisi2
 3550 11f2 C97A     		ldrb	r1, [r1, #11]	@ zero_extendqisi2
 3551              	.LVL498:
 3552 11f4 1343     		orrs	r3, r3, r2
 3553 11f6 43EA0163 		orr	r3, r3, r1, lsl #24
 3554              	.LVL499:
1550:../Source Files/lpc17xx_can.c **** 		CANx->TDB2 = data;
 3555              		.loc 1 1550 0
 3556 11fa C364     		str	r3, [r0, #76]
1551:../Source Files/lpc17xx_can.c **** 
1552:../Source Files/lpc17xx_can.c **** 		/*Write transmission request*/
1553:../Source Files/lpc17xx_can.c **** 		CANx->CMR = 0x41;
 3557              		.loc 1 1553 0
 3558 11fc 4122     		movs	r2, #65
 3559 11fe 37E0     		b	.L337
 3560              	.LVL500:
 3561              	.L321:
1554:../Source Files/lpc17xx_can.c **** 		return SUCCESS;
1555:../Source Files/lpc17xx_can.c **** 	}
1556:../Source Files/lpc17xx_can.c **** 	//check status of Transmit Buffer 3
1557:../Source Files/lpc17xx_can.c **** 	else if (CANx->SR & (1<<18))
 3562              		.loc 1 1557 0
 3563 1200 C369     		ldr	r3, [r0, #28]
 3564 1202 13F48022 		ands	r2, r3, #262144
 3565 1206 36D0     		beq	.L330
1558:../Source Files/lpc17xx_can.c **** 	{
1559:../Source Files/lpc17xx_can.c **** 		/* Transmit Channel 3 is available */
1560:../Source Files/lpc17xx_can.c **** 		/* Write frame informations and frame data into its CANxTFI3,
1561:../Source Files/lpc17xx_can.c **** 		 * CANxTID3, CANxTDA3, CANxTDB3 register */
1562:../Source Files/lpc17xx_can.c **** 		CANx->TFI3 &= ~0x000F0000;
 3566              		.loc 1 1562 0
 3567 1208 036D     		ldr	r3, [r0, #80]
 3568 120a 23F47022 		bic	r2, r3, #983040
 3569 120e 0265     		str	r2, [r0, #80]
1563:../Source Files/lpc17xx_can.c **** 		CANx->TFI3 |= (CAN_Msg->len)<<16;
 3570              		.loc 1 1563 0
 3571 1210 036D     		ldr	r3, [r0, #80]
 3572 1212 0A7B     		ldrb	r2, [r1, #12]	@ zero_extendqisi2
 3573 1214 43EA0243 		orr	r3, r3, r2, lsl #16
 3574 1218 0365     		str	r3, [r0, #80]
1564:../Source Files/lpc17xx_can.c **** 		if(CAN_Msg->type == REMOTE_FRAME)
 3575              		.loc 1 1564 0
 3576 121a 8A7B     		ldrb	r2, [r1, #14]	@ zero_extendqisi2
1565:../Source Files/lpc17xx_can.c **** 		{
1566:../Source Files/lpc17xx_can.c **** 			CANx->TFI3 |= (1<<30); //set bit RTR
 3577              		.loc 1 1566 0
 3578 121c 036D     		ldr	r3, [r0, #80]
1564:../Source Files/lpc17xx_can.c **** 		if(CAN_Msg->type == REMOTE_FRAME)
 3579              		.loc 1 1564 0
 3580 121e 012A     		cmp	r2, #1
 3581              		.loc 1 1566 0
 3582 1220 0CBF     		ite	eq
 3583 1222 43F08043 		orreq	r3, r3, #1073741824
1567:../Source Files/lpc17xx_can.c **** 		}
1568:../Source Files/lpc17xx_can.c **** 		else
1569:../Source Files/lpc17xx_can.c **** 		{
1570:../Source Files/lpc17xx_can.c **** 			CANx->TFI3 &= ~(1<<30);
 3584              		.loc 1 1570 0
 3585 1226 23F08043 		bicne	r3, r3, #1073741824
 3586 122a 0365     		str	r3, [r0, #80]
1571:../Source Files/lpc17xx_can.c **** 		}
1572:../Source Files/lpc17xx_can.c **** 		if(CAN_Msg->format == EXT_ID_FORMAT)
 3587              		.loc 1 1572 0
 3588 122c 4A7B     		ldrb	r2, [r1, #13]	@ zero_extendqisi2
1573:../Source Files/lpc17xx_can.c **** 		{
1574:../Source Files/lpc17xx_can.c **** 			CANx->TFI3 |= (1<<31); //set bit FF
 3589              		.loc 1 1574 0
 3590 122e 036D     		ldr	r3, [r0, #80]
1572:../Source Files/lpc17xx_can.c **** 		if(CAN_Msg->format == EXT_ID_FORMAT)
 3591              		.loc 1 1572 0
 3592 1230 012A     		cmp	r2, #1
 3593              		.loc 1 1574 0
 3594 1232 0CBF     		ite	eq
 3595 1234 43F00043 		orreq	r3, r3, #-2147483648
1575:../Source Files/lpc17xx_can.c **** 		}
1576:../Source Files/lpc17xx_can.c **** 		else
1577:../Source Files/lpc17xx_can.c **** 		{
1578:../Source Files/lpc17xx_can.c **** 			CANx->TFI3 &= ~(1<<31);
 3596              		.loc 1 1578 0
 3597 1238 23F00043 		bicne	r3, r3, #-2147483648
 3598 123c 0365     		str	r3, [r0, #80]
1579:../Source Files/lpc17xx_can.c **** 		}
1580:../Source Files/lpc17xx_can.c **** 
1581:../Source Files/lpc17xx_can.c **** 		/* Write CAN ID*/
1582:../Source Files/lpc17xx_can.c **** 		CANx->TID3 = CAN_Msg->id;
 3599              		.loc 1 1582 0
 3600 123e 0A68     		ldr	r2, [r1, #0]
 3601 1240 4265     		str	r2, [r0, #84]
1583:../Source Files/lpc17xx_can.c **** 
1584:../Source Files/lpc17xx_can.c **** 		/*Write first 4 data bytes*/
1585:../Source Files/lpc17xx_can.c **** 		data = (CAN_Msg->dataA[0])|(((CAN_Msg->dataA[1]))<<8)|((CAN_Msg->dataA[2])<<16)|((CAN_Msg->dataA[
 3602              		.loc 1 1585 0
 3603 1242 8B79     		ldrb	r3, [r1, #6]	@ zero_extendqisi2
 3604 1244 4A79     		ldrb	r2, [r1, #5]	@ zero_extendqisi2
 3605 1246 1B04     		lsls	r3, r3, #16
 3606 1248 43EA0223 		orr	r3, r3, r2, lsl #8
 3607 124c 0A79     		ldrb	r2, [r1, #4]	@ zero_extendqisi2
 3608 124e 1343     		orrs	r3, r3, r2
 3609 1250 CA79     		ldrb	r2, [r1, #7]	@ zero_extendqisi2
 3610 1252 43EA0263 		orr	r3, r3, r2, lsl #24
 3611              	.LVL501:
1586:../Source Files/lpc17xx_can.c **** 		CANx->TDA3 = data;
 3612              		.loc 1 1586 0
 3613 1256 8365     		str	r3, [r0, #88]
1587:../Source Files/lpc17xx_can.c **** 
1588:../Source Files/lpc17xx_can.c **** 		/*Write second 4 data bytes*/
1589:../Source Files/lpc17xx_can.c **** 		data = (CAN_Msg->dataB[0])|(((CAN_Msg->dataB[1]))<<8)|((CAN_Msg->dataB[2])<<16)|((CAN_Msg->dataB[
 3614              		.loc 1 1589 0
 3615 1258 8B7A     		ldrb	r3, [r1, #10]	@ zero_extendqisi2
 3616              	.LVL502:
 3617 125a 4A7A     		ldrb	r2, [r1, #9]	@ zero_extendqisi2
 3618 125c 1B04     		lsls	r3, r3, #16
 3619 125e 43EA0223 		orr	r3, r3, r2, lsl #8
 3620 1262 0A7A     		ldrb	r2, [r1, #8]	@ zero_extendqisi2
 3621 1264 C97A     		ldrb	r1, [r1, #11]	@ zero_extendqisi2
 3622              	.LVL503:
 3623 1266 1343     		orrs	r3, r3, r2
 3624 1268 43EA0163 		orr	r3, r3, r1, lsl #24
 3625              	.LVL504:
1590:../Source Files/lpc17xx_can.c **** 		CANx->TDB3 = data;
 3626              		.loc 1 1590 0
 3627 126c C365     		str	r3, [r0, #92]
1591:../Source Files/lpc17xx_can.c **** 
1592:../Source Files/lpc17xx_can.c **** 		/*Write transmission request*/
1593:../Source Files/lpc17xx_can.c **** 		CANx->CMR = 0x81;
 3628              		.loc 1 1593 0
 3629 126e 8122     		movs	r2, #129
 3630              	.L337:
 3631 1270 4260     		str	r2, [r0, #4]
1594:../Source Files/lpc17xx_can.c **** 		return SUCCESS;
 3632              		.loc 1 1594 0
 3633 1272 0120     		movs	r0, #1
 3634              	.LVL505:
 3635 1274 7047     		bx	lr
 3636              	.LVL506:
 3637              	.L330:
1595:../Source Files/lpc17xx_can.c **** 	}
1596:../Source Files/lpc17xx_can.c **** 	else
1597:../Source Files/lpc17xx_can.c **** 	{
1598:../Source Files/lpc17xx_can.c **** 		return ERROR;
 3638              		.loc 1 1598 0
 3639 1276 1046     		mov	r0, r2
 3640              	.LVL507:
1599:../Source Files/lpc17xx_can.c **** 	}
1600:../Source Files/lpc17xx_can.c **** }
 3641              		.loc 1 1600 0
 3642 1278 7047     		bx	lr
 3643              		.cfi_endproc
 3644              	.LFE67:
 3646              		.align	1
 3647              		.global	CAN_ReceiveMsg
 3648              		.thumb
 3649              		.thumb_func
 3651              	CAN_ReceiveMsg:
 3652              	.LFB68:
1601:../Source Files/lpc17xx_can.c **** 
1602:../Source Files/lpc17xx_can.c **** /********************************************************************//**
1603:../Source Files/lpc17xx_can.c ****  * @brief		Receive message data
1604:../Source Files/lpc17xx_can.c ****  * @param[in]	CANx pointer to LPC_CAN_TypeDef, should be:
1605:../Source Files/lpc17xx_can.c ****  * 				- LPC_CAN1: CAN1 peripheral
1606:../Source Files/lpc17xx_can.c ****  * 				- LPC_CAN2: CAN2 peripheral
1607:../Source Files/lpc17xx_can.c ****  * @param[in]	CAN_Msg point to the CAN_MSG_Type Struct, it will contain received
1608:../Source Files/lpc17xx_can.c ****  *  			message information such as: ID, DLC, RTR, ID Format
1609:../Source Files/lpc17xx_can.c ****  * @return 		Status:
1610:../Source Files/lpc17xx_can.c ****  * 				- SUCCESS: receive message successfully
1611:../Source Files/lpc17xx_can.c ****  * 				- ERROR: receive message unsuccessfully
1612:../Source Files/lpc17xx_can.c ****  *********************************************************************/
1613:../Source Files/lpc17xx_can.c **** Status CAN_ReceiveMsg (LPC_CAN_TypeDef *CANx, CAN_MSG_Type *CAN_Msg)
1614:../Source Files/lpc17xx_can.c **** {
 3653              		.loc 1 1614 0
 3654              		.cfi_startproc
 3655              		@ args = 0, pretend = 0, frame = 0
 3656              		@ frame_needed = 0, uses_anonymous_args = 0
 3657              		@ link register save eliminated.
 3658              	.LVL508:
1615:../Source Files/lpc17xx_can.c **** 	uint32_t data;
1616:../Source Files/lpc17xx_can.c **** 
1617:../Source Files/lpc17xx_can.c **** 	CHECK_PARAM(PARAM_CANx(CANx));
1618:../Source Files/lpc17xx_can.c **** 
1619:../Source Files/lpc17xx_can.c **** 	//check status of Receive Buffer
1620:../Source Files/lpc17xx_can.c **** 	if((CANx->SR &0x00000001))
 3659              		.loc 1 1620 0
 3660 127a C369     		ldr	r3, [r0, #28]
 3661 127c 13F00102 		ands	r2, r3, #1
 3662 1280 25D0     		beq	.L341
1621:../Source Files/lpc17xx_can.c **** 	{
1622:../Source Files/lpc17xx_can.c **** 		/* Receive message is available */
1623:../Source Files/lpc17xx_can.c **** 		/* Read frame informations */
1624:../Source Files/lpc17xx_can.c **** 		CAN_Msg->format   = (uint8_t)(((CANx->RFS) & 0x80000000)>>31);
 3663              		.loc 1 1624 0
 3664 1282 036A     		ldr	r3, [r0, #32]
 3665 1284 DA0F     		lsrs	r2, r3, #31
 3666 1286 4A73     		strb	r2, [r1, #13]
1625:../Source Files/lpc17xx_can.c **** 		CAN_Msg->type     = (uint8_t)(((CANx->RFS) & 0x40000000)>>30);
 3667              		.loc 1 1625 0
 3668 1288 036A     		ldr	r3, [r0, #32]
 3669 128a C3F38073 		ubfx	r3, r3, #30, #1
 3670 128e 8B73     		strb	r3, [r1, #14]
1626:../Source Files/lpc17xx_can.c **** 		CAN_Msg->len      = (uint8_t)(((CANx->RFS) & 0x000F0000)>>16);
 3671              		.loc 1 1626 0
 3672 1290 026A     		ldr	r2, [r0, #32]
 3673 1292 C2F30342 		ubfx	r2, r2, #16, #4
 3674 1296 0A73     		strb	r2, [r1, #12]
1627:../Source Files/lpc17xx_can.c **** 
1628:../Source Files/lpc17xx_can.c **** 
1629:../Source Files/lpc17xx_can.c **** 		/* Read CAN message identifier */
1630:../Source Files/lpc17xx_can.c **** 		CAN_Msg->id = CANx->RID;
 3675              		.loc 1 1630 0
 3676 1298 426A     		ldr	r2, [r0, #36]
 3677 129a 0A60     		str	r2, [r1, #0]
1631:../Source Files/lpc17xx_can.c **** 
1632:../Source Files/lpc17xx_can.c **** 		/* Read the data if received message was DATA FRAME */
1633:../Source Files/lpc17xx_can.c **** 		if (CAN_Msg->type == DATA_FRAME)
 3678              		.loc 1 1633 0
 3679 129c 9BB9     		cbnz	r3, .L340
1634:../Source Files/lpc17xx_can.c **** 		{
1635:../Source Files/lpc17xx_can.c **** 			/* Read first 4 data bytes */
1636:../Source Files/lpc17xx_can.c **** 			data = CANx->RDA;
 3680              		.loc 1 1636 0
 3681 129e 836A     		ldr	r3, [r0, #40]
 3682              	.LVL509:
1637:../Source Files/lpc17xx_can.c **** 			*((uint8_t *) &CAN_Msg->dataA[0])= data & 0x000000FF;
1638:../Source Files/lpc17xx_can.c **** 			*((uint8_t *) &CAN_Msg->dataA[1])= (data & 0x0000FF00)>>8;;
 3683              		.loc 1 1638 0
 3684 12a0 C3F30722 		ubfx	r2, r3, #8, #8
1637:../Source Files/lpc17xx_can.c **** 			*((uint8_t *) &CAN_Msg->dataA[0])= data & 0x000000FF;
 3685              		.loc 1 1637 0
 3686 12a4 0B71     		strb	r3, [r1, #4]
 3687              		.loc 1 1638 0
 3688 12a6 4A71     		strb	r2, [r1, #5]
1639:../Source Files/lpc17xx_can.c **** 			*((uint8_t *) &CAN_Msg->dataA[2])= (data & 0x00FF0000)>>16;
 3689              		.loc 1 1639 0
 3690 12a8 C3F30742 		ubfx	r2, r3, #16, #8
1640:../Source Files/lpc17xx_can.c **** 			*((uint8_t *) &CAN_Msg->dataA[3])= (data & 0xFF000000)>>24;
 3691              		.loc 1 1640 0
 3692 12ac 1B0E     		lsrs	r3, r3, #24
 3693              	.LVL510:
1639:../Source Files/lpc17xx_can.c **** 			*((uint8_t *) &CAN_Msg->dataA[2])= (data & 0x00FF0000)>>16;
 3694              		.loc 1 1639 0
 3695 12ae 8A71     		strb	r2, [r1, #6]
 3696              		.loc 1 1640 0
 3697 12b0 CB71     		strb	r3, [r1, #7]
1641:../Source Files/lpc17xx_can.c **** 
1642:../Source Files/lpc17xx_can.c **** 			/* Read second 4 data bytes */
1643:../Source Files/lpc17xx_can.c **** 			data = CANx->RDB;
 3698              		.loc 1 1643 0
 3699 12b2 C36A     		ldr	r3, [r0, #44]
 3700              	.LVL511:
1644:../Source Files/lpc17xx_can.c **** 			*((uint8_t *) &CAN_Msg->dataB[0])= data & 0x000000FF;
1645:../Source Files/lpc17xx_can.c **** 			*((uint8_t *) &CAN_Msg->dataB[1])= (data & 0x0000FF00)>>8;
 3701              		.loc 1 1645 0
 3702 12b4 C3F30722 		ubfx	r2, r3, #8, #8
1644:../Source Files/lpc17xx_can.c **** 			*((uint8_t *) &CAN_Msg->dataB[0])= data & 0x000000FF;
 3703              		.loc 1 1644 0
 3704 12b8 0B72     		strb	r3, [r1, #8]
 3705              		.loc 1 1645 0
 3706 12ba 4A72     		strb	r2, [r1, #9]
1646:../Source Files/lpc17xx_can.c **** 			*((uint8_t *) &CAN_Msg->dataB[2])= (data & 0x00FF0000)>>16;
 3707              		.loc 1 1646 0
 3708 12bc C3F30742 		ubfx	r2, r3, #16, #8
1647:../Source Files/lpc17xx_can.c **** 			*((uint8_t *) &CAN_Msg->dataB[3])= (data & 0xFF000000)>>24;
 3709              		.loc 1 1647 0
 3710 12c0 1B0E     		lsrs	r3, r3, #24
 3711              	.LVL512:
1646:../Source Files/lpc17xx_can.c **** 			*((uint8_t *) &CAN_Msg->dataB[2])= (data & 0x00FF0000)>>16;
 3712              		.loc 1 1646 0
 3713 12c2 8A72     		strb	r2, [r1, #10]
 3714              		.loc 1 1647 0
 3715 12c4 CB72     		strb	r3, [r1, #11]
 3716              	.L340:
1648:../Source Files/lpc17xx_can.c **** 
1649:../Source Files/lpc17xx_can.c **** 		/*release receive buffer*/
1650:../Source Files/lpc17xx_can.c **** 		CANx->CMR = 0x04;
1651:../Source Files/lpc17xx_can.c **** 		}
1652:../Source Files/lpc17xx_can.c **** 		else
1653:../Source Files/lpc17xx_can.c **** 		{
1654:../Source Files/lpc17xx_can.c **** 			/* Received Frame is a Remote Frame, not have data, we just receive
1655:../Source Files/lpc17xx_can.c **** 			 * message information only */
1656:../Source Files/lpc17xx_can.c **** 			CANx->CMR = 0x04; /*release receive buffer*/
 3717              		.loc 1 1656 0
 3718 12c6 0421     		movs	r1, #4
 3719              	.LVL513:
 3720 12c8 4160     		str	r1, [r0, #4]
1657:../Source Files/lpc17xx_can.c **** 			return SUCCESS;
 3721              		.loc 1 1657 0
 3722 12ca 0120     		movs	r0, #1
 3723              	.LVL514:
 3724 12cc 7047     		bx	lr
 3725              	.LVL515:
 3726              	.L341:
1658:../Source Files/lpc17xx_can.c **** 		}
1659:../Source Files/lpc17xx_can.c **** 	}
1660:../Source Files/lpc17xx_can.c **** 	else
1661:../Source Files/lpc17xx_can.c **** 	{
1662:../Source Files/lpc17xx_can.c **** 		// no receive message available
1663:../Source Files/lpc17xx_can.c **** 		return ERROR;
 3727              		.loc 1 1663 0
 3728 12ce 1046     		mov	r0, r2
 3729              	.LVL516:
1664:../Source Files/lpc17xx_can.c **** 	}
1665:../Source Files/lpc17xx_can.c **** 	return SUCCESS;
1666:../Source Files/lpc17xx_can.c **** }
 3730              		.loc 1 1666 0
 3731 12d0 7047     		bx	lr
 3732              		.cfi_endproc
 3733              	.LFE68:
 3735              		.align	1
 3736              		.global	FCAN_ReadObj
 3737              		.thumb
 3738              		.thumb_func
 3740              	FCAN_ReadObj:
 3741              	.LFB69:
1667:../Source Files/lpc17xx_can.c **** 
1668:../Source Files/lpc17xx_can.c **** /********************************************************************//**
1669:../Source Files/lpc17xx_can.c ****  * @brief		Receive FullCAN Object
1670:../Source Files/lpc17xx_can.c ****  * @param[in]	CANAFx: CAN Acceptance Filter register, should be: LPC_CANAF
1671:../Source Files/lpc17xx_can.c ****  * @param[in]	CAN_Msg point to the CAN_MSG_Type Struct, it will contain received
1672:../Source Files/lpc17xx_can.c ****  *  			message information such as: ID, DLC, RTR, ID Format
1673:../Source Files/lpc17xx_can.c ****  * @return 		CAN_ERROR, could be:
1674:../Source Files/lpc17xx_can.c ****  * 				- CAN_FULL_OBJ_NOT_RCV: FullCAN Object is not be received
1675:../Source Files/lpc17xx_can.c ****  * 				- CAN_OK: Received FullCAN Object successful
1676:../Source Files/lpc17xx_can.c ****  *
1677:../Source Files/lpc17xx_can.c ****  *********************************************************************/
1678:../Source Files/lpc17xx_can.c **** CAN_ERROR FCAN_ReadObj (LPC_CANAF_TypeDef* CANAFx, CAN_MSG_Type *CAN_Msg)
1679:../Source Files/lpc17xx_can.c **** {
 3742              		.loc 1 1679 0
 3743              		.cfi_startproc
 3744              		@ args = 0, pretend = 0, frame = 0
 3745              		@ frame_needed = 0, uses_anonymous_args = 0
 3746              	.LVL517:
1680:../Source Files/lpc17xx_can.c **** 	uint32_t *pSrc, data;
1681:../Source Files/lpc17xx_can.c **** 	uint32_t interrut_word, msg_idx, test_bit, head_idx, tail_idx;
1682:../Source Files/lpc17xx_can.c **** 
1683:../Source Files/lpc17xx_can.c **** 	CHECK_PARAM(PARAM_CANAFx(CANAFx));
1684:../Source Files/lpc17xx_can.c **** 
1685:../Source Files/lpc17xx_can.c **** 	interrut_word = 0;
1686:../Source Files/lpc17xx_can.c **** 
1687:../Source Files/lpc17xx_can.c **** 	if (LPC_CANAF->FCANIC0 != 0)
 3747              		.loc 1 1687 0
 3748 12d2 2B4B     		ldr	r3, .L356
1679:../Source Files/lpc17xx_can.c **** {
 3749              		.loc 1 1679 0
 3750 12d4 F0B5     		push	{r4, r5, r6, r7, lr}
 3751              	.LCFI9:
 3752              		.cfi_def_cfa_offset 20
 3753              		.cfi_offset 4, -20
 3754              		.cfi_offset 5, -16
 3755              		.cfi_offset 6, -12
 3756              		.cfi_offset 7, -8
 3757              		.cfi_offset 14, -4
 3758              		.loc 1 1687 0
 3759 12d6 5A6A     		ldr	r2, [r3, #36]
 3760 12d8 1AB1     		cbz	r2, .L343
1688:../Source Files/lpc17xx_can.c **** 	{
1689:../Source Files/lpc17xx_can.c **** 		interrut_word = LPC_CANAF->FCANIC0;
 3761              		.loc 1 1689 0
 3762 12da 586A     		ldr	r0, [r3, #36]
 3763              	.LVL518:
1690:../Source Files/lpc17xx_can.c **** 		head_idx = 0;
1691:../Source Files/lpc17xx_can.c **** 		tail_idx = 31;
 3764              		.loc 1 1691 0
 3765 12dc 1F26     		movs	r6, #31
1690:../Source Files/lpc17xx_can.c **** 		head_idx = 0;
 3766              		.loc 1 1690 0
 3767 12de 0025     		movs	r5, #0
 3768 12e0 06E0     		b	.L344
 3769              	.LVL519:
 3770              	.L343:
1692:../Source Files/lpc17xx_can.c **** 	}
1693:../Source Files/lpc17xx_can.c **** 	else if (LPC_CANAF->FCANIC1 != 0)
 3771              		.loc 1 1693 0
 3772 12e2 986A     		ldr	r0, [r3, #40]
 3773              	.LVL520:
 3774 12e4 08B9     		cbnz	r0, .L345
 3775              	.LVL521:
 3776              	.L347:
1694:../Source Files/lpc17xx_can.c **** 	{
1695:../Source Files/lpc17xx_can.c **** 		interrut_word = LPC_CANAF->FCANIC1;
1696:../Source Files/lpc17xx_can.c **** 		head_idx = 32;
1697:../Source Files/lpc17xx_can.c **** 		tail_idx = 63;
1698:../Source Files/lpc17xx_can.c **** 	}
1699:../Source Files/lpc17xx_can.c **** 
1700:../Source Files/lpc17xx_can.c **** 	if (interrut_word != 0)
1701:../Source Files/lpc17xx_can.c **** 	{
1702:../Source Files/lpc17xx_can.c **** 		/* Detect for interrupt pending */
1703:../Source Files/lpc17xx_can.c **** 		msg_idx = 0;
1704:../Source Files/lpc17xx_can.c **** 		for (msg_idx = head_idx; msg_idx <= tail_idx; msg_idx++)
1705:../Source Files/lpc17xx_can.c **** 		{
1706:../Source Files/lpc17xx_can.c **** 			test_bit = interrut_word & 0x1;
1707:../Source Files/lpc17xx_can.c **** 			interrut_word = interrut_word >> 1;
1708:../Source Files/lpc17xx_can.c **** 
1709:../Source Files/lpc17xx_can.c **** 			if (test_bit)
1710:../Source Files/lpc17xx_can.c **** 			{
1711:../Source Files/lpc17xx_can.c **** 				pSrc = (uint32_t *) (LPC_CANAF->ENDofTable + LPC_CANAF_RAM_BASE + msg_idx * 12);
1712:../Source Files/lpc17xx_can.c **** 
1713:../Source Files/lpc17xx_can.c **** 	    	 	/* Has been finished updating the content */
1714:../Source Files/lpc17xx_can.c **** 	    	 	if ((*pSrc & 0x03000000L) == 0x03000000L)
1715:../Source Files/lpc17xx_can.c **** 	    	 	{
1716:../Source Files/lpc17xx_can.c **** 	    	 		/*clear semaphore*/
1717:../Source Files/lpc17xx_can.c **** 	    	 		*pSrc &= 0xFCFFFFFF;
1718:../Source Files/lpc17xx_can.c **** 
1719:../Source Files/lpc17xx_can.c **** 	    	 		/*Set to DatA*/
1720:../Source Files/lpc17xx_can.c **** 	    	 		pSrc++;
1721:../Source Files/lpc17xx_can.c **** 	    	 		/* Copy to dest buf */
1722:../Source Files/lpc17xx_can.c **** 	    	 		data = *pSrc;
1723:../Source Files/lpc17xx_can.c **** 	    			*((uint8_t *) &CAN_Msg->dataA[0])= data & 0x000000FF;
1724:../Source Files/lpc17xx_can.c **** 	    			*((uint8_t *) &CAN_Msg->dataA[1])= (data & 0x0000FF00)>>8;
1725:../Source Files/lpc17xx_can.c **** 	    			*((uint8_t *) &CAN_Msg->dataA[2])= (data & 0x00FF0000)>>16;
1726:../Source Files/lpc17xx_can.c **** 	    			*((uint8_t *) &CAN_Msg->dataA[3])= (data & 0xFF000000)>>24;
1727:../Source Files/lpc17xx_can.c **** 
1728:../Source Files/lpc17xx_can.c **** 	    	 		/*Set to DatB*/
1729:../Source Files/lpc17xx_can.c **** 	    	 		pSrc++;
1730:../Source Files/lpc17xx_can.c **** 	    	 		/* Copy to dest buf */
1731:../Source Files/lpc17xx_can.c **** 	    	 		data = *pSrc;
1732:../Source Files/lpc17xx_can.c **** 	    			*((uint8_t *) &CAN_Msg->dataB[0])= data & 0x000000FF;
1733:../Source Files/lpc17xx_can.c **** 	    			*((uint8_t *) &CAN_Msg->dataB[1])= (data & 0x0000FF00)>>8;
1734:../Source Files/lpc17xx_can.c **** 	    			*((uint8_t *) &CAN_Msg->dataB[2])= (data & 0x00FF0000)>>16;
1735:../Source Files/lpc17xx_can.c **** 	    			*((uint8_t *) &CAN_Msg->dataB[3])= (data & 0xFF000000)>>24;
1736:../Source Files/lpc17xx_can.c **** 	    	 		/*Back to Dat1*/
1737:../Source Files/lpc17xx_can.c **** 	    	 		pSrc -= 2;
1738:../Source Files/lpc17xx_can.c **** 
1739:../Source Files/lpc17xx_can.c **** 	    	 		CAN_Msg->id = *pSrc & 0x7FF;
1740:../Source Files/lpc17xx_can.c **** 	    	 		CAN_Msg->len = (uint8_t) (*pSrc >> 16) & 0x0F;
1741:../Source Files/lpc17xx_can.c **** 					CAN_Msg->format = 0; //FullCAN Object ID always is 11-bit value
1742:../Source Files/lpc17xx_can.c **** 					CAN_Msg->type = (uint8_t)(*pSrc >> 30) &0x01;
1743:../Source Files/lpc17xx_can.c **** 	    	 		/*Re-read semaphore*/
1744:../Source Files/lpc17xx_can.c **** 	    	 		if ((*pSrc & 0x03000000L) == 0)
1745:../Source Files/lpc17xx_can.c **** 	    	 		{
1746:../Source Files/lpc17xx_can.c **** 	    	 			return CAN_OK;
1747:../Source Files/lpc17xx_can.c **** 	    	 		}
1748:../Source Files/lpc17xx_can.c **** 	    	 	}
1749:../Source Files/lpc17xx_can.c **** 			}
1750:../Source Files/lpc17xx_can.c **** 		}
1751:../Source Files/lpc17xx_can.c **** 	}
1752:../Source Files/lpc17xx_can.c **** 	return CAN_FULL_OBJ_NOT_RCV;
 3777              		.loc 1 1752 0
 3778 12e6 0320     		movs	r0, #3
 3779 12e8 F0BD     		pop	{r4, r5, r6, r7, pc}
 3780              	.LVL522:
 3781              	.L345:
1695:../Source Files/lpc17xx_can.c **** 		interrut_word = LPC_CANAF->FCANIC1;
 3782              		.loc 1 1695 0
 3783 12ea 986A     		ldr	r0, [r3, #40]
 3784              	.LVL523:
1697:../Source Files/lpc17xx_can.c **** 		tail_idx = 63;
 3785              		.loc 1 1697 0
 3786 12ec 3F26     		movs	r6, #63
1696:../Source Files/lpc17xx_can.c **** 		head_idx = 32;
 3787              		.loc 1 1696 0
 3788 12ee 2025     		movs	r5, #32
 3789              	.LVL524:
 3790              	.L344:
1700:../Source Files/lpc17xx_can.c **** 	if (interrut_word != 0)
 3791              		.loc 1 1700 0
 3792 12f0 0028     		cmp	r0, #0
 3793 12f2 F8D0     		beq	.L347
 3794 12f4 0C23     		movs	r3, #12
 3795 12f6 6B43     		muls	r3, r5, r3
 3796              	.LVL525:
 3797              	.L348:
1704:../Source Files/lpc17xx_can.c **** 		for (msg_idx = head_idx; msg_idx <= tail_idx; msg_idx++)
 3798              		.loc 1 1704 0 discriminator 1
 3799 12f8 B542     		cmp	r5, r6
 3800 12fa F4D8     		bhi	.L347
 3801              	.L351:
1706:../Source Files/lpc17xx_can.c **** 			test_bit = interrut_word & 0x1;
 3802              		.loc 1 1706 0
 3803 12fc 00F00102 		and	r2, r0, #1
 3804              	.LVL526:
1707:../Source Files/lpc17xx_can.c **** 			interrut_word = interrut_word >> 1;
 3805              		.loc 1 1707 0
 3806 1300 4008     		lsrs	r0, r0, #1
 3807              	.LVL527:
1709:../Source Files/lpc17xx_can.c **** 			if (test_bit)
 3808              		.loc 1 1709 0
 3809 1302 12B9     		cbnz	r2, .L349
 3810              	.LVL528:
 3811              	.L350:
1704:../Source Files/lpc17xx_can.c **** 		for (msg_idx = head_idx; msg_idx <= tail_idx; msg_idx++)
 3812              		.loc 1 1704 0
 3813 1304 0135     		adds	r5, r5, #1
 3814              	.LVL529:
 3815 1306 0C33     		adds	r3, r3, #12
 3816 1308 F6E7     		b	.L348
 3817              	.LVL530:
 3818              	.L349:
1711:../Source Files/lpc17xx_can.c **** 				pSrc = (uint32_t *) (LPC_CANAF->ENDofTable + LPC_CANAF_RAM_BASE + msg_idx * 12);
 3819              		.loc 1 1711 0
 3820 130a 1D4C     		ldr	r4, .L356
 3821 130c 6769     		ldr	r7, [r4, #20]
 3822 130e 07F18042 		add	r2, r7, #1073741824
 3823              	.LVL531:
 3824 1312 02F56032 		add	r2, r2, #229376
1714:../Source Files/lpc17xx_can.c **** 	    	 	if ((*pSrc & 0x03000000L) == 0x03000000L)
 3825              		.loc 1 1714 0
 3826 1316 D458     		ldr	r4, [r2, r3]
1711:../Source Files/lpc17xx_can.c **** 				pSrc = (uint32_t *) (LPC_CANAF->ENDofTable + LPC_CANAF_RAM_BASE + msg_idx * 12);
 3827              		.loc 1 1711 0
 3828 1318 D718     		adds	r7, r2, r3
 3829              	.LVL532:
1714:../Source Files/lpc17xx_can.c **** 	    	 	if ((*pSrc & 0x03000000L) == 0x03000000L)
 3830              		.loc 1 1714 0
 3831 131a 04F0407C 		and	ip, r4, #50331648
 3832 131e BCF1407F 		cmp	ip, #50331648
 3833 1322 EFD1     		bne	.L350
1717:../Source Files/lpc17xx_can.c **** 	    	 		*pSrc &= 0xFCFFFFFF;
 3834              		.loc 1 1717 0
 3835 1324 24F04074 		bic	r4, r4, #50331648
 3836 1328 D450     		str	r4, [r2, r3]
 3837              	.LVL533:
1722:../Source Files/lpc17xx_can.c **** 	    	 		data = *pSrc;
 3838              		.loc 1 1722 0
 3839 132a 7C68     		ldr	r4, [r7, #4]
 3840              	.LVL534:
1724:../Source Files/lpc17xx_can.c **** 	    			*((uint8_t *) &CAN_Msg->dataA[1])= (data & 0x0000FF00)>>8;
 3841              		.loc 1 1724 0
 3842 132c C4F3072C 		ubfx	ip, r4, #8, #8
1723:../Source Files/lpc17xx_can.c **** 	    			*((uint8_t *) &CAN_Msg->dataA[0])= data & 0x000000FF;
 3843              		.loc 1 1723 0
 3844 1330 0C71     		strb	r4, [r1, #4]
1724:../Source Files/lpc17xx_can.c **** 	    			*((uint8_t *) &CAN_Msg->dataA[1])= (data & 0x0000FF00)>>8;
 3845              		.loc 1 1724 0
 3846 1332 81F805C0 		strb	ip, [r1, #5]
1725:../Source Files/lpc17xx_can.c **** 	    			*((uint8_t *) &CAN_Msg->dataA[2])= (data & 0x00FF0000)>>16;
 3847              		.loc 1 1725 0
 3848 1336 C4F3074C 		ubfx	ip, r4, #16, #8
1726:../Source Files/lpc17xx_can.c **** 	    			*((uint8_t *) &CAN_Msg->dataA[3])= (data & 0xFF000000)>>24;
 3849              		.loc 1 1726 0
 3850 133a 240E     		lsrs	r4, r4, #24
 3851              	.LVL535:
1725:../Source Files/lpc17xx_can.c **** 	    			*((uint8_t *) &CAN_Msg->dataA[2])= (data & 0x00FF0000)>>16;
 3852              		.loc 1 1725 0
 3853 133c 81F806C0 		strb	ip, [r1, #6]
1726:../Source Files/lpc17xx_can.c **** 	    			*((uint8_t *) &CAN_Msg->dataA[3])= (data & 0xFF000000)>>24;
 3854              		.loc 1 1726 0
 3855 1340 CC71     		strb	r4, [r1, #7]
 3856              	.LVL536:
1731:../Source Files/lpc17xx_can.c **** 	    	 		data = *pSrc;
 3857              		.loc 1 1731 0
 3858 1342 BC68     		ldr	r4, [r7, #8]
 3859              	.LVL537:
1733:../Source Files/lpc17xx_can.c **** 	    			*((uint8_t *) &CAN_Msg->dataB[1])= (data & 0x0000FF00)>>8;
 3860              		.loc 1 1733 0
 3861 1344 C4F30727 		ubfx	r7, r4, #8, #8
 3862              	.LVL538:
1732:../Source Files/lpc17xx_can.c **** 	    			*((uint8_t *) &CAN_Msg->dataB[0])= data & 0x000000FF;
 3863              		.loc 1 1732 0
 3864 1348 0C72     		strb	r4, [r1, #8]
1733:../Source Files/lpc17xx_can.c **** 	    			*((uint8_t *) &CAN_Msg->dataB[1])= (data & 0x0000FF00)>>8;
 3865              		.loc 1 1733 0
 3866 134a 4F72     		strb	r7, [r1, #9]
1734:../Source Files/lpc17xx_can.c **** 	    			*((uint8_t *) &CAN_Msg->dataB[2])= (data & 0x00FF0000)>>16;
 3867              		.loc 1 1734 0
 3868 134c C4F30747 		ubfx	r7, r4, #16, #8
1735:../Source Files/lpc17xx_can.c **** 	    			*((uint8_t *) &CAN_Msg->dataB[3])= (data & 0xFF000000)>>24;
 3869              		.loc 1 1735 0
 3870 1350 240E     		lsrs	r4, r4, #24
 3871              	.LVL539:
1734:../Source Files/lpc17xx_can.c **** 	    			*((uint8_t *) &CAN_Msg->dataB[2])= (data & 0x00FF0000)>>16;
 3872              		.loc 1 1734 0
 3873 1352 8F72     		strb	r7, [r1, #10]
1735:../Source Files/lpc17xx_can.c **** 	    			*((uint8_t *) &CAN_Msg->dataB[3])= (data & 0xFF000000)>>24;
 3874              		.loc 1 1735 0
 3875 1354 CC72     		strb	r4, [r1, #11]
 3876              	.LVL540:
1739:../Source Files/lpc17xx_can.c **** 	    	 		CAN_Msg->id = *pSrc & 0x7FF;
 3877              		.loc 1 1739 0
 3878 1356 D458     		ldr	r4, [r2, r3]
 3879 1358 6405     		lsls	r4, r4, #21
 3880 135a 640D     		lsrs	r4, r4, #21
 3881 135c 0C60     		str	r4, [r1, #0]
1740:../Source Files/lpc17xx_can.c **** 	    	 		CAN_Msg->len = (uint8_t) (*pSrc >> 16) & 0x0F;
 3882              		.loc 1 1740 0
 3883 135e D458     		ldr	r4, [r2, r3]
 3884 1360 C4F30344 		ubfx	r4, r4, #16, #4
 3885 1364 0C73     		strb	r4, [r1, #12]
1741:../Source Files/lpc17xx_can.c **** 					CAN_Msg->format = 0; //FullCAN Object ID always is 11-bit value
 3886              		.loc 1 1741 0
 3887 1366 0024     		movs	r4, #0
 3888 1368 4C73     		strb	r4, [r1, #13]
1742:../Source Files/lpc17xx_can.c **** 					CAN_Msg->type = (uint8_t)(*pSrc >> 30) &0x01;
 3889              		.loc 1 1742 0
 3890 136a D458     		ldr	r4, [r2, r3]
 3891 136c C4F38074 		ubfx	r4, r4, #30, #1
 3892 1370 8C73     		strb	r4, [r1, #14]
1744:../Source Files/lpc17xx_can.c **** 	    	 		if ((*pSrc & 0x03000000L) == 0)
 3893              		.loc 1 1744 0
 3894 1372 D258     		ldr	r2, [r2, r3]
 3895              	.LVL541:
 3896 1374 12F0407F 		tst	r2, #50331648
 3897 1378 C4D1     		bne	.L350
1746:../Source Files/lpc17xx_can.c **** 	    	 			return CAN_OK;
 3898              		.loc 1 1746 0
 3899 137a 0120     		movs	r0, #1
 3900              	.LVL542:
1753:../Source Files/lpc17xx_can.c **** }
 3901              		.loc 1 1753 0
 3902 137c F0BD     		pop	{r4, r5, r6, r7, pc}
 3903              	.L357:
 3904 137e 00BF     		.align	2
 3905              	.L356:
 3906 1380 00C00340 		.word	1073987584
 3907              		.cfi_endproc
 3908              	.LFE69:
 3910              		.align	1
 3911              		.global	CAN_GetCTRLStatus
 3912              		.thumb
 3913              		.thumb_func
 3915              	CAN_GetCTRLStatus:
 3916              	.LFB70:
1754:../Source Files/lpc17xx_can.c **** /********************************************************************//**
1755:../Source Files/lpc17xx_can.c ****  * @brief		Get CAN Control Status
1756:../Source Files/lpc17xx_can.c ****  * @param[in]	CANx pointer to LPC_CAN_TypeDef, should be:
1757:../Source Files/lpc17xx_can.c ****  * 				- LPC_CAN1: CAN1 peripheral
1758:../Source Files/lpc17xx_can.c ****  * 				- LPC_CAN2: CAN2 peripheral
1759:../Source Files/lpc17xx_can.c ****  * @param[in]	arg: type of CAN status to get from CAN status register
1760:../Source Files/lpc17xx_can.c ****  * 				Should be:
1761:../Source Files/lpc17xx_can.c ****  * 				- CANCTRL_GLOBAL_STS: CAN Global Status
1762:../Source Files/lpc17xx_can.c ****  * 				- CANCTRL_INT_CAP: CAN Interrupt and Capture
1763:../Source Files/lpc17xx_can.c ****  * 				- CANCTRL_ERR_WRN: CAN Error Warning Limit
1764:../Source Files/lpc17xx_can.c ****  * 				- CANCTRL_STS: CAN Control Status
1765:../Source Files/lpc17xx_can.c ****  * @return 		Current Control Status that you want to get value
1766:../Source Files/lpc17xx_can.c ****  *********************************************************************/
1767:../Source Files/lpc17xx_can.c **** uint32_t CAN_GetCTRLStatus (LPC_CAN_TypeDef* CANx, CAN_CTRL_STS_Type arg)
1768:../Source Files/lpc17xx_can.c **** {
 3917              		.loc 1 1768 0
 3918              		.cfi_startproc
 3919              		@ args = 0, pretend = 0, frame = 0
 3920              		@ frame_needed = 0, uses_anonymous_args = 0
 3921              		@ link register save eliminated.
 3922              	.LVL543:
1769:../Source Files/lpc17xx_can.c **** 	CHECK_PARAM(PARAM_CANx(CANx));
1770:../Source Files/lpc17xx_can.c **** 	CHECK_PARAM(PARAM_CTRL_STS_TYPE(arg));
1771:../Source Files/lpc17xx_can.c **** 
1772:../Source Files/lpc17xx_can.c **** 	switch (arg)
 3923              		.loc 1 1772 0
 3924 1384 0129     		cmp	r1, #1
 3925 1386 06D0     		beq	.L361
 3926 1388 03D3     		bcc	.L360
 3927 138a 0229     		cmp	r1, #2
 3928 138c 05D1     		bne	.L364
1773:../Source Files/lpc17xx_can.c **** 	{
1774:../Source Files/lpc17xx_can.c **** 	case CANCTRL_GLOBAL_STS:
1775:../Source Files/lpc17xx_can.c **** 		return CANx->GSR;
1776:../Source Files/lpc17xx_can.c **** 
1777:../Source Files/lpc17xx_can.c **** 	case CANCTRL_INT_CAP:
1778:../Source Files/lpc17xx_can.c **** 		return CANx->ICR;
1779:../Source Files/lpc17xx_can.c **** 
1780:../Source Files/lpc17xx_can.c **** 	case CANCTRL_ERR_WRN:
1781:../Source Files/lpc17xx_can.c **** 		return CANx->EWL;
 3929              		.loc 1 1781 0
 3930 138e 8069     		ldr	r0, [r0, #24]
 3931              	.LVL544:
 3932 1390 7047     		bx	lr
 3933              	.LVL545:
 3934              	.L360:
1775:../Source Files/lpc17xx_can.c **** 		return CANx->GSR;
 3935              		.loc 1 1775 0
 3936 1392 8068     		ldr	r0, [r0, #8]
 3937              	.LVL546:
 3938 1394 7047     		bx	lr
 3939              	.LVL547:
 3940              	.L361:
1778:../Source Files/lpc17xx_can.c **** 		return CANx->ICR;
 3941              		.loc 1 1778 0
 3942 1396 C068     		ldr	r0, [r0, #12]
 3943              	.LVL548:
 3944 1398 7047     		bx	lr
 3945              	.LVL549:
 3946              	.L364:
1782:../Source Files/lpc17xx_can.c **** 
1783:../Source Files/lpc17xx_can.c **** 	default: // CANCTRL_STS
1784:../Source Files/lpc17xx_can.c **** 		return CANx->SR;
 3947              		.loc 1 1784 0
 3948 139a C069     		ldr	r0, [r0, #28]
 3949              	.LVL550:
1785:../Source Files/lpc17xx_can.c **** 	}
1786:../Source Files/lpc17xx_can.c **** }
 3950              		.loc 1 1786 0
 3951 139c 7047     		bx	lr
 3952              		.cfi_endproc
 3953              	.LFE70:
 3955              		.align	1
 3956              		.global	CAN_GetCRStatus
 3957              		.thumb
 3958              		.thumb_func
 3960              	CAN_GetCRStatus:
 3961              	.LFB71:
1787:../Source Files/lpc17xx_can.c **** /********************************************************************//**
1788:../Source Files/lpc17xx_can.c ****  * @brief		Get CAN Central Status
1789:../Source Files/lpc17xx_can.c ****  * @param[in]	CANCRx point to LPC_CANCR_TypeDef, should be: LPC_CANCR
1790:../Source Files/lpc17xx_can.c ****  * @param[in]	arg: type of CAN status to get from CAN Central status register
1791:../Source Files/lpc17xx_can.c ****  * 				Should be:
1792:../Source Files/lpc17xx_can.c ****  * 				- CANCR_TX_STS: Central CAN Tx Status
1793:../Source Files/lpc17xx_can.c ****  * 				- CANCR_RX_STS: Central CAN Rx Status
1794:../Source Files/lpc17xx_can.c ****  * 				- CANCR_MS: Central CAN Miscellaneous Status
1795:../Source Files/lpc17xx_can.c ****  * @return 		Current Central Status that you want to get value
1796:../Source Files/lpc17xx_can.c ****  *********************************************************************/
1797:../Source Files/lpc17xx_can.c **** uint32_t CAN_GetCRStatus (LPC_CANCR_TypeDef* CANCRx, CAN_CR_STS_Type arg)
1798:../Source Files/lpc17xx_can.c **** {
 3962              		.loc 1 1798 0
 3963              		.cfi_startproc
 3964              		@ args = 0, pretend = 0, frame = 0
 3965              		@ frame_needed = 0, uses_anonymous_args = 0
 3966              		@ link register save eliminated.
 3967              	.LVL551:
1799:../Source Files/lpc17xx_can.c **** 	CHECK_PARAM(PARAM_CANCRx(CANCRx));
1800:../Source Files/lpc17xx_can.c **** 	CHECK_PARAM(PARAM_CR_STS_TYPE(arg));
1801:../Source Files/lpc17xx_can.c **** 
1802:../Source Files/lpc17xx_can.c **** 	switch (arg)
 3968              		.loc 1 1802 0
 3969 139e 19B1     		cbz	r1, .L367
 3970 13a0 0129     		cmp	r1, #1
 3971 13a2 03D1     		bne	.L370
1803:../Source Files/lpc17xx_can.c **** 	{
1804:../Source Files/lpc17xx_can.c **** 	case CANCR_TX_STS:
1805:../Source Files/lpc17xx_can.c **** 		return CANCRx->CANTxSR;
1806:../Source Files/lpc17xx_can.c **** 
1807:../Source Files/lpc17xx_can.c **** 	case CANCR_RX_STS:
1808:../Source Files/lpc17xx_can.c **** 		return CANCRx->CANRxSR;
 3972              		.loc 1 1808 0
 3973 13a4 4068     		ldr	r0, [r0, #4]
 3974              	.LVL552:
 3975 13a6 7047     		bx	lr
 3976              	.LVL553:
 3977              	.L367:
1805:../Source Files/lpc17xx_can.c **** 		return CANCRx->CANTxSR;
 3978              		.loc 1 1805 0
 3979 13a8 0068     		ldr	r0, [r0, #0]
 3980              	.LVL554:
 3981 13aa 7047     		bx	lr
 3982              	.LVL555:
 3983              	.L370:
1809:../Source Files/lpc17xx_can.c **** 
1810:../Source Files/lpc17xx_can.c **** 	default:	// CANCR_MS
1811:../Source Files/lpc17xx_can.c **** 		return CANCRx->CANMSR;
 3984              		.loc 1 1811 0
 3985 13ac 8068     		ldr	r0, [r0, #8]
 3986              	.LVL556:
1812:../Source Files/lpc17xx_can.c **** 	}
1813:../Source Files/lpc17xx_can.c **** }
 3987              		.loc 1 1813 0
 3988 13ae 7047     		bx	lr
 3989              		.cfi_endproc
 3990              	.LFE71:
 3992              		.align	1
 3993              		.global	CAN_IRQCmd
 3994              		.thumb
 3995              		.thumb_func
 3997              	CAN_IRQCmd:
 3998              	.LFB72:
1814:../Source Files/lpc17xx_can.c **** /********************************************************************//**
1815:../Source Files/lpc17xx_can.c ****  * @brief		Enable/Disable CAN Interrupt
1816:../Source Files/lpc17xx_can.c ****  * @param[in]	CANx pointer to LPC_CAN_TypeDef, should be:
1817:../Source Files/lpc17xx_can.c ****  * 				- LPC_CAN1: CAN1 peripheral
1818:../Source Files/lpc17xx_can.c ****  * 				- LPC_CAN2: CAN2 peripheral
1819:../Source Files/lpc17xx_can.c ****  * @param[in]	arg: type of CAN interrupt that you want to enable/disable
1820:../Source Files/lpc17xx_can.c ****  * 				Should be:
1821:../Source Files/lpc17xx_can.c ****  * 				- CANINT_RIE: CAN Receiver Interrupt Enable
1822:../Source Files/lpc17xx_can.c ****  * 				- CANINT_TIE1: CAN Transmit Interrupt Enable
1823:../Source Files/lpc17xx_can.c ****  * 				- CANINT_EIE: CAN Error Warning Interrupt Enable
1824:../Source Files/lpc17xx_can.c ****  * 				- CANINT_DOIE: CAN Data Overrun Interrupt Enable
1825:../Source Files/lpc17xx_can.c ****  * 				- CANINT_WUIE: CAN Wake-Up Interrupt Enable
1826:../Source Files/lpc17xx_can.c ****  * 				- CANINT_EPIE: CAN Error Passive Interrupt Enable
1827:../Source Files/lpc17xx_can.c ****  * 				- CANINT_ALIE: CAN Arbitration Lost Interrupt Enable
1828:../Source Files/lpc17xx_can.c ****  * 				- CANINT_BEIE: CAN Bus Error Interrupt Enable
1829:../Source Files/lpc17xx_can.c ****  * 				- CANINT_IDIE: CAN ID Ready Interrupt Enable
1830:../Source Files/lpc17xx_can.c ****  * 				- CANINT_TIE2: CAN Transmit Interrupt Enable for Buffer2
1831:../Source Files/lpc17xx_can.c ****  * 				- CANINT_TIE3: CAN Transmit Interrupt Enable for Buffer3
1832:../Source Files/lpc17xx_can.c ****  * 				- CANINT_FCE: FullCAN Interrupt Enable
1833:../Source Files/lpc17xx_can.c ****  * @param[in]	NewState: New state of this function, should be:
1834:../Source Files/lpc17xx_can.c ****  * 				- ENABLE
1835:../Source Files/lpc17xx_can.c ****  * 				- DISABLE
1836:../Source Files/lpc17xx_can.c ****  * @return 		none
1837:../Source Files/lpc17xx_can.c ****  *********************************************************************/
1838:../Source Files/lpc17xx_can.c **** void CAN_IRQCmd (LPC_CAN_TypeDef* CANx, CAN_INT_EN_Type arg, FunctionalState NewState)
1839:../Source Files/lpc17xx_can.c **** {
 3999              		.loc 1 1839 0
 4000              		.cfi_startproc
 4001              		@ args = 0, pretend = 0, frame = 0
 4002              		@ frame_needed = 0, uses_anonymous_args = 0
 4003              		@ link register save eliminated.
 4004              	.LVL557:
1840:../Source Files/lpc17xx_can.c **** 	CHECK_PARAM(PARAM_CANx(CANx));
1841:../Source Files/lpc17xx_can.c **** 	CHECK_PARAM(PARAM_INT_EN_TYPE(arg));
1842:../Source Files/lpc17xx_can.c **** 	CHECK_PARAM(PARAM_FUNCTIONALSTATE(NewState));
1843:../Source Files/lpc17xx_can.c **** 
1844:../Source Files/lpc17xx_can.c **** 	if(NewState == ENABLE)
 4005              		.loc 1 1844 0
 4006 13b0 012A     		cmp	r2, #1
 4007 13b2 0DD1     		bne	.L372
1845:../Source Files/lpc17xx_can.c **** 	{
1846:../Source Files/lpc17xx_can.c **** 		if(arg==CANINT_FCE)
 4008              		.loc 1 1846 0
 4009 13b4 0B29     		cmp	r1, #11
 4010 13b6 05D1     		bne	.L373
 4011              	.LBB12:
 4012              	.LBB13:
1847:../Source Files/lpc17xx_can.c **** 		{
1848:../Source Files/lpc17xx_can.c **** 			LPC_CANAF->AFMR = 0x01;
 4013              		.loc 1 1848 0
 4014 13b8 0E49     		ldr	r1, .L376
 4015              	.LVL558:
 4016 13ba 0A60     		str	r2, [r1, #0]
1849:../Source Files/lpc17xx_can.c **** 			LPC_CANAF->FCANIE = 0x01;
 4017              		.loc 1 1849 0
 4018 13bc 0A62     		str	r2, [r1, #32]
1850:../Source Files/lpc17xx_can.c **** 			LPC_CANAF->AFMR = 0x04;
 4019              		.loc 1 1850 0
 4020 13be 0422     		movs	r2, #4
 4021              	.LVL559:
 4022 13c0 0A60     		str	r2, [r1, #0]
 4023 13c2 7047     		bx	lr
 4024              	.LVL560:
 4025              	.L373:
 4026              	.LBE13:
 4027              	.LBE12:
1851:../Source Files/lpc17xx_can.c **** 		}
1852:../Source Files/lpc17xx_can.c **** 		else
1853:../Source Files/lpc17xx_can.c **** 			CANx->IER |= (1 << arg);
 4028              		.loc 1 1853 0
 4029 13c4 02FA01F2 		lsl	r2, r2, r1
 4030              	.LVL561:
 4031 13c8 0369     		ldr	r3, [r0, #16]
 4032 13ca 1A43     		orrs	r2, r2, r3
 4033 13cc 0261     		str	r2, [r0, #16]
 4034 13ce 7047     		bx	lr
 4035              	.LVL562:
 4036              	.L372:
1854:../Source Files/lpc17xx_can.c **** 	}
1855:../Source Files/lpc17xx_can.c **** 	else
1856:../Source Files/lpc17xx_can.c **** 	{
1857:../Source Files/lpc17xx_can.c **** 		if(arg==CANINT_FCE){
 4037              		.loc 1 1857 0
 4038 13d0 0B29     		cmp	r1, #11
 4039 13d2 4FF00103 		mov	r3, #1
 4040 13d6 05D1     		bne	.L375
1858:../Source Files/lpc17xx_can.c **** 			LPC_CANAF->AFMR = 0x01;
 4041              		.loc 1 1858 0
 4042 13d8 0648     		ldr	r0, .L376
 4043              	.LVL563:
 4044 13da 0360     		str	r3, [r0, #0]
1859:../Source Files/lpc17xx_can.c **** 			LPC_CANAF->FCANIE = 0x01;
 4045              		.loc 1 1859 0
 4046 13dc 0362     		str	r3, [r0, #32]
1860:../Source Files/lpc17xx_can.c **** 			LPC_CANAF->AFMR = 0x00;
 4047              		.loc 1 1860 0
 4048 13de 0023     		movs	r3, #0
 4049 13e0 0360     		str	r3, [r0, #0]
 4050 13e2 7047     		bx	lr
 4051              	.LVL564:
 4052              	.L375:
1861:../Source Files/lpc17xx_can.c **** 		}
1862:../Source Files/lpc17xx_can.c **** 		else
1863:../Source Files/lpc17xx_can.c **** 			CANx->IER &= ~(1 << arg);
 4053              		.loc 1 1863 0
 4054 13e4 03FA01F3 		lsl	r3, r3, r1
 4055 13e8 0269     		ldr	r2, [r0, #16]
 4056              	.LVL565:
 4057 13ea 22EA0301 		bic	r1, r2, r3
 4058              	.LVL566:
 4059 13ee 0161     		str	r1, [r0, #16]
 4060 13f0 7047     		bx	lr
 4061              	.L377:
 4062 13f2 00BF     		.align	2
 4063              	.L376:
 4064 13f4 00C00340 		.word	1073987584
 4065              		.cfi_endproc
 4066              	.LFE72:
 4068              		.align	1
 4069              		.global	CAN_SetAFMode
 4070              		.thumb
 4071              		.thumb_func
 4073              	CAN_SetAFMode:
 4074              	.LFB73:
1864:../Source Files/lpc17xx_can.c **** 	}
1865:../Source Files/lpc17xx_can.c **** }
1866:../Source Files/lpc17xx_can.c **** 
1867:../Source Files/lpc17xx_can.c **** /********************************************************************//**
1868:../Source Files/lpc17xx_can.c ****  * @brief		Setting Acceptance Filter mode
1869:../Source Files/lpc17xx_can.c ****  * @param[in]	CANAFx point to LPC_CANAF_TypeDef object, should be: LPC_CANAF
1870:../Source Files/lpc17xx_can.c ****  * @param[in]	AFMode: type of AF mode that you want to set, should be:
1871:../Source Files/lpc17xx_can.c ****  * 				- CAN_Normal: Normal mode
1872:../Source Files/lpc17xx_can.c ****  * 				- CAN_AccOff: Acceptance Filter Off Mode
1873:../Source Files/lpc17xx_can.c ****  * 				- CAN_AccBP: Acceptance Fileter Bypass Mode
1874:../Source Files/lpc17xx_can.c ****  * 				- CAN_eFCAN: FullCAN Mode Enhancement
1875:../Source Files/lpc17xx_can.c ****  * @return 		none
1876:../Source Files/lpc17xx_can.c ****  *********************************************************************/
1877:../Source Files/lpc17xx_can.c **** void CAN_SetAFMode (LPC_CANAF_TypeDef* CANAFx, CAN_AFMODE_Type AFMode)
1878:../Source Files/lpc17xx_can.c **** {
 4075              		.loc 1 1878 0
 4076              		.cfi_startproc
 4077              		@ args = 0, pretend = 0, frame = 0
 4078              		@ frame_needed = 0, uses_anonymous_args = 0
 4079              		@ link register save eliminated.
 4080              	.LVL567:
1879:../Source Files/lpc17xx_can.c **** 	CHECK_PARAM(PARAM_CANAFx(CANAFx));
1880:../Source Files/lpc17xx_can.c **** 	CHECK_PARAM(PARAM_AFMODE_TYPE(AFMode));
1881:../Source Files/lpc17xx_can.c **** 
1882:../Source Files/lpc17xx_can.c **** 	switch(AFMode)
 4081              		.loc 1 1882 0
 4082 13f8 0329     		cmp	r1, #3
 4083 13fa 0BD8     		bhi	.L378
 4084 13fc DFE801F0 		tbb	[pc, r1]
 4085              	.L384:
 4086 1400 02       		.byte	(.L380-.L384)/2
 4087 1401 04       		.byte	(.L381-.L384)/2
 4088 1402 06       		.byte	(.L382-.L384)/2
 4089 1403 08       		.byte	(.L383-.L384)/2
 4090              		.align	1
 4091              	.L380:
1883:../Source Files/lpc17xx_can.c **** 	{
1884:../Source Files/lpc17xx_can.c **** 	case CAN_Normal:
1885:../Source Files/lpc17xx_can.c **** 		CANAFx->AFMR = 0x00;
 4092              		.loc 1 1885 0
 4093 1404 0023     		movs	r3, #0
 4094 1406 04E0     		b	.L385
 4095              	.L381:
1886:../Source Files/lpc17xx_can.c **** 		break;
1887:../Source Files/lpc17xx_can.c **** 	case CAN_AccOff:
1888:../Source Files/lpc17xx_can.c **** 		CANAFx->AFMR = 0x01;
 4096              		.loc 1 1888 0
 4097 1408 0123     		movs	r3, #1
 4098 140a 02E0     		b	.L385
 4099              	.L382:
1889:../Source Files/lpc17xx_can.c **** 		break;
1890:../Source Files/lpc17xx_can.c **** 	case CAN_AccBP:
1891:../Source Files/lpc17xx_can.c **** 		CANAFx->AFMR = 0x02;
 4100              		.loc 1 1891 0
 4101 140c 0223     		movs	r3, #2
 4102 140e 00E0     		b	.L385
 4103              	.L383:
1892:../Source Files/lpc17xx_can.c **** 		break;
1893:../Source Files/lpc17xx_can.c **** 	case CAN_eFCAN:
1894:../Source Files/lpc17xx_can.c **** 		CANAFx->AFMR = 0x04;
 4104              		.loc 1 1894 0
 4105 1410 0423     		movs	r3, #4
 4106              	.L385:
 4107 1412 0360     		str	r3, [r0, #0]
 4108              	.L378:
 4109 1414 7047     		bx	lr
 4110              		.cfi_endproc
 4111              	.LFE73:
 4113              		.align	1
 4114              		.global	CAN_ModeConfig
 4115              		.thumb
 4116              		.thumb_func
 4118              	CAN_ModeConfig:
 4119              	.LFB74:
1895:../Source Files/lpc17xx_can.c **** 		break;
1896:../Source Files/lpc17xx_can.c **** 	}
1897:../Source Files/lpc17xx_can.c **** }
1898:../Source Files/lpc17xx_can.c **** 
1899:../Source Files/lpc17xx_can.c **** /********************************************************************//**
1900:../Source Files/lpc17xx_can.c ****  * @brief		Enable/Disable CAN Mode
1901:../Source Files/lpc17xx_can.c ****  * @param[in]	CANx pointer to LPC_CAN_TypeDef, should be:
1902:../Source Files/lpc17xx_can.c ****  * 				- LPC_CAN1: CAN1 peripheral
1903:../Source Files/lpc17xx_can.c ****  * 				- LPC_CAN2: CAN2 peripheral
1904:../Source Files/lpc17xx_can.c ****  * @param[in]	mode: type of CAN mode that you want to enable/disable, should be:
1905:../Source Files/lpc17xx_can.c ****  * 				- CAN_OPERATING_MODE: Normal Operating Mode
1906:../Source Files/lpc17xx_can.c ****  * 				- CAN_RESET_MODE: Reset Mode
1907:../Source Files/lpc17xx_can.c ****  * 				- CAN_LISTENONLY_MODE: Listen Only Mode
1908:../Source Files/lpc17xx_can.c ****  * 				- CAN_SELFTEST_MODE: Self Test Mode
1909:../Source Files/lpc17xx_can.c ****  * 				- CAN_TXPRIORITY_MODE: Transmit Priority Mode
1910:../Source Files/lpc17xx_can.c ****  * 				- CAN_SLEEP_MODE: Sleep Mode
1911:../Source Files/lpc17xx_can.c ****  * 				- CAN_RXPOLARITY_MODE: Receive Polarity Mode
1912:../Source Files/lpc17xx_can.c ****  * 				- CAN_TEST_MODE: Test Mode
1913:../Source Files/lpc17xx_can.c ****  * @param[in]	NewState: New State of this function, should be:
1914:../Source Files/lpc17xx_can.c ****  * 				- ENABLE
1915:../Source Files/lpc17xx_can.c ****  * 				- DISABLE
1916:../Source Files/lpc17xx_can.c ****  * @return 		none
1917:../Source Files/lpc17xx_can.c ****  *********************************************************************/
1918:../Source Files/lpc17xx_can.c **** void CAN_ModeConfig(LPC_CAN_TypeDef* CANx, CAN_MODE_Type mode, FunctionalState NewState)
1919:../Source Files/lpc17xx_can.c **** {
 4120              		.loc 1 1919 0
 4121              		.cfi_startproc
 4122              		@ args = 0, pretend = 0, frame = 0
 4123              		@ frame_needed = 0, uses_anonymous_args = 0
 4124              		@ link register save eliminated.
 4125              	.LVL568:
1920:../Source Files/lpc17xx_can.c **** 	CHECK_PARAM(PARAM_CANx(CANx));
1921:../Source Files/lpc17xx_can.c **** 	CHECK_PARAM(PARAM_MODE_TYPE(mode));
1922:../Source Files/lpc17xx_can.c **** 	CHECK_PARAM(PARAM_FUNCTIONALSTATE(NewState));
1923:../Source Files/lpc17xx_can.c **** 
1924:../Source Files/lpc17xx_can.c **** 	switch(mode)
 4126              		.loc 1 1924 0
 4127 1416 0729     		cmp	r1, #7
 4128 1418 49D8     		bhi	.L386
 4129 141a DFE801F0 		tbb	[pc, r1]
 4130              	.L396:
 4131 141e 04       		.byte	(.L388-.L396)/2
 4132 141f 06       		.byte	(.L389-.L396)/2
 4133 1420 0C       		.byte	(.L390-.L396)/2
 4134 1421 18       		.byte	(.L391-.L396)/2
 4135 1422 28       		.byte	(.L392-.L396)/2
 4136 1423 30       		.byte	(.L393-.L396)/2
 4137 1424 38       		.byte	(.L394-.L396)/2
 4138 1425 40       		.byte	(.L395-.L396)/2
 4139              		.align	1
 4140              	.L388:
1925:../Source Files/lpc17xx_can.c **** 	{
1926:../Source Files/lpc17xx_can.c **** 	case CAN_OPERATING_MODE:
1927:../Source Files/lpc17xx_can.c **** 		CANx->MOD = 0x00;
 4141              		.loc 1 1927 0
 4142 1426 0023     		movs	r3, #0
 4143 1428 40E0     		b	.L408
 4144              	.L389:
1928:../Source Files/lpc17xx_can.c **** 		break;
1929:../Source Files/lpc17xx_can.c **** 	case CAN_RESET_MODE:
1930:../Source Files/lpc17xx_can.c **** 		if(NewState == ENABLE)
 4145              		.loc 1 1930 0
 4146 142a 012A     		cmp	r2, #1
1931:../Source Files/lpc17xx_can.c **** 			CANx->MOD |=CAN_MOD_RM;
 4147              		.loc 1 1931 0
 4148 142c 0368     		ldr	r3, [r0, #0]
1930:../Source Files/lpc17xx_can.c **** 		if(NewState == ENABLE)
 4149              		.loc 1 1930 0
 4150 142e 1BD1     		bne	.L409
 4151              		.loc 1 1931 0
 4152 1430 43F00103 		orr	r3, r3, #1
 4153 1434 3AE0     		b	.L408
 4154              	.L390:
1932:../Source Files/lpc17xx_can.c **** 		else
1933:../Source Files/lpc17xx_can.c **** 			CANx->MOD &= ~CAN_MOD_RM;
1934:../Source Files/lpc17xx_can.c **** 		break;
1935:../Source Files/lpc17xx_can.c **** 	case CAN_LISTENONLY_MODE:
1936:../Source Files/lpc17xx_can.c **** 		CANx->MOD |=CAN_MOD_RM;//Enter Reset mode
 4155              		.loc 1 1936 0
 4156 1436 0368     		ldr	r3, [r0, #0]
1937:../Source Files/lpc17xx_can.c **** 		if(NewState == ENABLE)
 4157              		.loc 1 1937 0
 4158 1438 012A     		cmp	r2, #1
1936:../Source Files/lpc17xx_can.c **** 		CANx->MOD |=CAN_MOD_RM;//Enter Reset mode
 4159              		.loc 1 1936 0
 4160 143a 43F00101 		orr	r1, r3, #1
 4161              	.LVL569:
 4162 143e 0160     		str	r1, [r0, #0]
1938:../Source Files/lpc17xx_can.c **** 			CANx->MOD |=CAN_MOD_LOM;
 4163              		.loc 1 1938 0
 4164 1440 0168     		ldr	r1, [r0, #0]
 4165 1442 0CBF     		ite	eq
 4166 1444 41F00201 		orreq	r1, r1, #2
1939:../Source Files/lpc17xx_can.c **** 		else
1940:../Source Files/lpc17xx_can.c **** 			CANx->MOD &=~CAN_MOD_LOM;
 4167              		.loc 1 1940 0
 4168 1448 21F00201 		bicne	r1, r1, #2
 4169 144c 0AE0     		b	.L407
 4170              	.LVL570:
 4171              	.L391:
1941:../Source Files/lpc17xx_can.c **** 		CANx->MOD &=~CAN_MOD_RM;//Release Reset mode
1942:../Source Files/lpc17xx_can.c **** 		break;
1943:../Source Files/lpc17xx_can.c **** 	case CAN_SELFTEST_MODE:
1944:../Source Files/lpc17xx_can.c **** 		CANx->MOD |=CAN_MOD_RM;//Enter Reset mode
 4172              		.loc 1 1944 0
 4173 144e 0168     		ldr	r1, [r0, #0]
 4174              	.LVL571:
1945:../Source Files/lpc17xx_can.c **** 		if(NewState == ENABLE)
 4175              		.loc 1 1945 0
 4176 1450 012A     		cmp	r2, #1
1944:../Source Files/lpc17xx_can.c **** 		CANx->MOD |=CAN_MOD_RM;//Enter Reset mode
 4177              		.loc 1 1944 0
 4178 1452 41F00103 		orr	r3, r1, #1
 4179 1456 0360     		str	r3, [r0, #0]
1946:../Source Files/lpc17xx_can.c **** 			CANx->MOD |=CAN_MOD_STM;
 4180              		.loc 1 1946 0
 4181 1458 0168     		ldr	r1, [r0, #0]
 4182 145a 0CBF     		ite	eq
 4183 145c 41F00401 		orreq	r1, r1, #4
1947:../Source Files/lpc17xx_can.c **** 		else
1948:../Source Files/lpc17xx_can.c **** 			CANx->MOD &=~CAN_MOD_STM;
 4184              		.loc 1 1948 0
 4185 1460 21F00401 		bicne	r1, r1, #4
 4186              	.L407:
 4187 1464 0160     		str	r1, [r0, #0]
1949:../Source Files/lpc17xx_can.c **** 		CANx->MOD &=~CAN_MOD_RM;//Release Reset mode
 4188              		.loc 1 1949 0
 4189 1466 0368     		ldr	r3, [r0, #0]
 4190              	.L409:
 4191 1468 23F00103 		bic	r3, r3, #1
 4192 146c 1EE0     		b	.L408
 4193              	.LVL572:
 4194              	.L392:
1950:../Source Files/lpc17xx_can.c **** 		break;
1951:../Source Files/lpc17xx_can.c **** 	case CAN_TXPRIORITY_MODE:
1952:../Source Files/lpc17xx_can.c **** 		if(NewState == ENABLE)
1953:../Source Files/lpc17xx_can.c **** 			CANx->MOD |=CAN_MOD_TPM;
 4195              		.loc 1 1953 0
 4196 146e 0368     		ldr	r3, [r0, #0]
1952:../Source Files/lpc17xx_can.c **** 		if(NewState == ENABLE)
 4197              		.loc 1 1952 0
 4198 1470 012A     		cmp	r2, #1
 4199              		.loc 1 1953 0
 4200 1472 0CBF     		ite	eq
 4201 1474 43F00803 		orreq	r3, r3, #8
1954:../Source Files/lpc17xx_can.c **** 		else
1955:../Source Files/lpc17xx_can.c **** 			CANx->MOD &=~CAN_MOD_TPM;
 4202              		.loc 1 1955 0
 4203 1478 23F00803 		bicne	r3, r3, #8
 4204 147c 16E0     		b	.L408
 4205              	.L393:
1956:../Source Files/lpc17xx_can.c **** 		break;
1957:../Source Files/lpc17xx_can.c **** 	case CAN_SLEEP_MODE:
1958:../Source Files/lpc17xx_can.c **** 		if(NewState == ENABLE)
1959:../Source Files/lpc17xx_can.c **** 			CANx->MOD |=CAN_MOD_SM;
 4206              		.loc 1 1959 0
 4207 147e 0368     		ldr	r3, [r0, #0]
1958:../Source Files/lpc17xx_can.c **** 		if(NewState == ENABLE)
 4208              		.loc 1 1958 0
 4209 1480 012A     		cmp	r2, #1
 4210              		.loc 1 1959 0
 4211 1482 0CBF     		ite	eq
 4212 1484 43F01003 		orreq	r3, r3, #16
1960:../Source Files/lpc17xx_can.c **** 		else
1961:../Source Files/lpc17xx_can.c **** 			CANx->MOD &=~CAN_MOD_SM;
 4213              		.loc 1 1961 0
 4214 1488 23F01003 		bicne	r3, r3, #16
 4215 148c 0EE0     		b	.L408
 4216              	.L394:
1962:../Source Files/lpc17xx_can.c **** 		break;
1963:../Source Files/lpc17xx_can.c **** 	case CAN_RXPOLARITY_MODE:
1964:../Source Files/lpc17xx_can.c **** 		if(NewState == ENABLE)
1965:../Source Files/lpc17xx_can.c **** 			CANx->MOD |=CAN_MOD_RPM;
 4217              		.loc 1 1965 0
 4218 148e 0368     		ldr	r3, [r0, #0]
1964:../Source Files/lpc17xx_can.c **** 		if(NewState == ENABLE)
 4219              		.loc 1 1964 0
 4220 1490 012A     		cmp	r2, #1
 4221              		.loc 1 1965 0
 4222 1492 0CBF     		ite	eq
 4223 1494 43F02003 		orreq	r3, r3, #32
1966:../Source Files/lpc17xx_can.c **** 		else
1967:../Source Files/lpc17xx_can.c **** 			CANx->MOD &=~CAN_MOD_RPM;
 4224              		.loc 1 1967 0
 4225 1498 23F02003 		bicne	r3, r3, #32
 4226 149c 06E0     		b	.L408
 4227              	.L395:
1968:../Source Files/lpc17xx_can.c **** 		break;
1969:../Source Files/lpc17xx_can.c **** 	case CAN_TEST_MODE:
1970:../Source Files/lpc17xx_can.c **** 		if(NewState == ENABLE)
1971:../Source Files/lpc17xx_can.c **** 			CANx->MOD |=CAN_MOD_TM;
 4228              		.loc 1 1971 0
 4229 149e 0368     		ldr	r3, [r0, #0]
1970:../Source Files/lpc17xx_can.c **** 		if(NewState == ENABLE)
 4230              		.loc 1 1970 0
 4231 14a0 012A     		cmp	r2, #1
 4232              		.loc 1 1971 0
 4233 14a2 0CBF     		ite	eq
 4234 14a4 43F08003 		orreq	r3, r3, #128
1972:../Source Files/lpc17xx_can.c **** 		else
1973:../Source Files/lpc17xx_can.c **** 			CANx->MOD &=~CAN_MOD_TM;
 4235              		.loc 1 1973 0
 4236 14a8 23F08003 		bicne	r3, r3, #128
 4237              	.LVL573:
 4238              	.L408:
 4239 14ac 0360     		str	r3, [r0, #0]
 4240              	.L386:
 4241 14ae 7047     		bx	lr
 4242              		.cfi_endproc
 4243              	.LFE74:
 4245              		.align	1
 4246              		.global	CAN_Config
 4247              		.thumb
 4248              		.thumb_func
 4250              	CAN_Config:
 4251              	.LFB56:
 155:../Source Files/lpc17xx_can.c **** {
 4252              		.loc 1 155 0
 4253              		.cfi_startproc
 4254              		@ args = 0, pretend = 0, frame = 0
 4255              		@ frame_needed = 0, uses_anonymous_args = 0
 4256 14b0 10B5     		push	{r4, lr}
 4257              	.LCFI10:
 4258              		.cfi_def_cfa_offset 8
 4259              		.cfi_offset 4, -8
 4260              		.cfi_offset 14, -4
 159:../Source Files/lpc17xx_can.c **** 	CAN_Init(LPC_CAN1, 125000);
 4261              		.loc 1 159 0
 4262 14b2 0E4C     		ldr	r4, .L411
 4263 14b4 0E49     		ldr	r1, .L411+4
 4264 14b6 2046     		mov	r0, r4
 4265 14b8 FFF7FEFF 		bl	CAN_Init
 4266              	.LVL574:
 162:../Source Files/lpc17xx_can.c **** 	CAN_ModeConfig(LPC_CAN1, CAN_SELFTEST_MODE, ENABLE);
 4267              		.loc 1 162 0
 4268 14bc 2046     		mov	r0, r4
 4269 14be 0321     		movs	r1, #3
 4270 14c0 0122     		movs	r2, #1
 4271 14c2 FFF7FEFF 		bl	CAN_ModeConfig
 4272              	.LVL575:
 4273              	.LBB26:
 4274              	.LBB27:
1853:../Source Files/lpc17xx_can.c **** 			CANx->IER |= (1 << arg);
 4275              		.loc 1 1853 0
 4276 14c6 2369     		ldr	r3, [r4, #16]
 4277 14c8 43F00100 		orr	r0, r3, #1
 4278 14cc 2061     		str	r0, [r4, #16]
 4279              	.LVL576:
 4280              	.LBE27:
 4281              	.LBE26:
 4282              	.LBB28:
 4283              	.LBB29:
 4284 14ce 2169     		ldr	r1, [r4, #16]
 4285              	.LBE29:
 4286              	.LBE28:
 4287              	.LBB31:
 4288              	.LBB32:
 4289              		.file 2 "C:\\E_Workspace\\LPC1768\\Eg8_TFT\\CM3 Core/core_cm3.h"
   1:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /**************************************************************************//**
   2:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  * @file     core_cm3.h
   3:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  * @version  V2.01
   5:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  * @date     06. December 2010
   6:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  *
   7:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  * @note
   8:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  * Copyright (C) 2009-2010 ARM Limited. All rights reserved.
   9:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  *
  10:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  * @par
  11:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  * within development tools that are supporting such ARM based processors.
  14:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  *
  15:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  * @par
  16:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  *
  22:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  ******************************************************************************/
  23:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #if defined ( __ICCARM__ )
  24:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  25:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #endif
  26:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
  27:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #ifdef __cplusplus
  28:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  extern "C" {
  29:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #endif
  30:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
  31:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  32:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define __CORE_CM3_H_GENERIC
  33:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
  34:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
  35:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /*******************************************************************************
  36:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  *                 CMSIS definitions
  37:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  ******************************************************************************/
  38:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /** @ingroup  CMSIS
  39:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  * @addtogroup CMSIS_core_definitions CMSIS Core Definitions
  40:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   This file defines all structures and symbols for CMSIS core:
  41:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****    - CMSIS version number
  42:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****    - Cortex-M core
  43:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****    - Cortex-M core Revision Number
  44:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   @{
  45:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  */
  46:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
  47:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /*  CMSIS CM3 definitions */
  48:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x02)                                                       /*!<
  49:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x00)                                                       /*!<
  50:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | __CM3_CMSIS_VERSION_SUB) /*!<
  51:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
  52:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define __CORTEX_M                (0x03)                                                       /*!<
  53:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
  54:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
  55:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #if defined ( __CC_ARM   )
  56:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  57:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  58:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
  59:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #elif defined ( __ICCARM__ )
  60:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
  61:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
  62:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
  63:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #elif defined   (  __GNUC__  )
  64:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  65:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  66:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
  67:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #elif defined   (  __TASKING__  )
  68:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
  69:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
  70:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
  71:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #endif
  72:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
  73:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #include <stdint.h>                      /*!< standard types definitions                      */
  74:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #include "core_cmInstr.h"                /*!< Core Instruction Access                         */
  75:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #include "core_cmFunc.h"                 /*!< Core Function Access                            */
  76:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
  77:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
  78:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
  79:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
  80:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #ifndef __CMSIS_GENERIC
  81:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
  82:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
  83:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
  84:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
  85:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
  86:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #ifdef __cplusplus
  87:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   #define     __I     volatile           /*!< defines 'read only' permissions                 */
  88:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #else
  89:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   #define     __I     volatile const     /*!< defines 'read only' permissions                 */
  90:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #endif
  91:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define     __O     volatile             /*!< defines 'write only' permissions                */
  92:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define     __IO    volatile             /*!< defines 'read / write' permissions              */
  93:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
  94:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /*@} end of group CMSIS_core_definitions */
  95:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
  96:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
  97:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
  98:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /*******************************************************************************
  99:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  *                 Register Abstraction
 100:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  ******************************************************************************/
 101:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 102:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /** @ingroup  CMSIS
 103:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  * @addtogroup CMSIS_core_register CMSIS Core Register
 104:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   Core Register contain:
 105:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   - Core Register
 106:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   - Core NVIC Register
 107:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   - Core SCB Register
 108:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   - Core SysTick Register
 109:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   - Core Debug Register
 110:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   - Core MPU Register
 111:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** */
 112:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 113:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /** \ingroup  CMSIS_core_register
 114:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     \defgroup CMSIS_CORE CMSIS Core
 115:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   Type definitions for the Cortex-M Core Registers
 116:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   @{
 117:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  */
 118:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 119:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 120:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  */
 121:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** typedef union
 122:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** {
 123:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   struct
 124:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   {
 125:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #if (__CORTEX_M != 0x04)
 126:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 127:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #else
 128:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 129:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 130:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 131:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #endif
 132:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 133:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 134:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 135:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 136:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 137:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 138:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 139:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** } APSR_Type;
 140:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 141:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 142:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 143:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  */
 144:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** typedef union
 145:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** {
 146:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   struct
 147:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   {
 148:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 149:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 150:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 151:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 152:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** } IPSR_Type;
 153:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 154:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 155:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 156:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  */
 157:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** typedef union
 158:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** {
 159:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   struct
 160:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   {
 161:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 162:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #if (__CORTEX_M != 0x04)
 163:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 164:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #else
 165:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 166:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 167:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 168:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #endif
 169:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 170:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 171:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 172:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 173:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 174:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 175:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 176:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 177:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 178:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** } xPSR_Type;
 179:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 180:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 181:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 182:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  */
 183:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** typedef union
 184:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** {
 185:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   struct
 186:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   {
 187:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 188:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 189:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 190:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 191:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 192:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 193:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** } CONTROL_Type;
 194:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 195:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /*@} end of group CMSIS_CORE */
 196:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 197:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 198:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /** \ingroup  CMSIS_core_register
 199:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     \defgroup CMSIS_NVIC CMSIS NVIC
 200:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   Type definitions for the Cortex-M NVIC Registers
 201:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   @{
 202:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  */
 203:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 204:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 205:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  */
 206:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** typedef struct
 207:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** {
 208:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 209:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****        uint32_t RESERVED0[24];
 210:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 211:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****        uint32_t RSERVED1[24];
 212:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 213:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****        uint32_t RESERVED2[24];
 214:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 215:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****        uint32_t RESERVED3[24];
 216:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 217:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****        uint32_t RESERVED4[56];
 218:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 219:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****        uint32_t RESERVED5[644];
 220:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 221:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** }  NVIC_Type;
 222:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 223:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /*@} end of group CMSIS_NVIC */
 224:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 225:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 226:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /** \ingroup  CMSIS_core_register
 227:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     \defgroup CMSIS_SCB CMSIS SCB
 228:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   Type definitions for the Cortex-M System Control Block Registers
 229:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   @{
 230:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  */
 231:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 232:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /** \brief  Structure type to access the System Control Block (SCB).
 233:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  */
 234:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** typedef struct
 235:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** {
 236:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPU ID Base Register            
 237:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control State Register
 238:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 239:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt / Reset Co
 240:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 241:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 242:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 243:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 244:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 245:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  Hard Fault Status Register      
 246:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 247:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  Mem Manage Address Register     
 248:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  Bus Fault Address Register      
 249:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 250:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 251:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 252:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 253:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 254:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  ISA Feature Register            
 255:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** } SCB_Type;
 256:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 257:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /* SCB CPUID Register Definitions */
 258:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 259:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 260:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 261:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 262:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 263:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 264:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 265:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 266:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 267:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 268:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 269:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 270:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 271:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 272:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 273:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 274:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 275:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 276:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 277:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 278:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 279:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 280:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 281:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 282:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 283:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 284:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 285:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 286:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 287:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 288:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 289:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 290:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 291:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 292:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 293:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 294:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 295:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 296:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 297:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 298:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 299:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 300:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 301:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 302:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 303:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 304:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 305:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 306:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 307:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 308:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 309:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 310:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 311:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 312:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 313:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 314:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 315:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 316:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 317:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 318:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 319:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 320:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 321:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 322:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 323:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 324:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 325:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 326:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 327:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 328:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 329:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 330:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /* SCB System Control Register Definitions */
 331:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 332:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 333:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 334:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 335:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 336:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 337:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 338:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 339:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 340:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /* SCB Configuration Control Register Definitions */
 341:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 342:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 343:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 344:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 345:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 346:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 347:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 348:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 349:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 350:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 351:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 352:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 353:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 354:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 355:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 356:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 357:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 358:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 359:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 360:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 361:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 362:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 363:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 364:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 365:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 366:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 367:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 368:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 369:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 370:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 371:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 372:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 373:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 374:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 375:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 376:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 377:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 378:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 379:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 380:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 381:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 382:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 383:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 384:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 385:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 386:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 387:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 388:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 389:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 390:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 391:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 392:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 393:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 394:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 395:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 396:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 397:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 398:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 399:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 400:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 401:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 402:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 403:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 404:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 405:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 406:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 407:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 408:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 409:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 410:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 411:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 412:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 413:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 414:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 415:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 416:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 417:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 418:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 419:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 420:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 421:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 422:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 423:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 424:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 425:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 426:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 427:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 428:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 429:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 430:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 431:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 432:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 433:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 434:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 435:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 436:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 437:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 438:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /*@} end of group CMSIS_SCB */
 439:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 440:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 441:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /** \ingroup  CMSIS_core_register
 442:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     \defgroup CMSIS_SysTick CMSIS SysTick
 443:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   Type definitions for the Cortex-M System Timer Registers
 444:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   @{
 445:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  */
 446:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 447:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /** \brief  Structure type to access the System Timer (SysTick).
 448:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  */
 449:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** typedef struct
 450:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** {
 451:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 452:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 453:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 454:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 455:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** } SysTick_Type;
 456:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 457:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /* SysTick Control / Status Register Definitions */
 458:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 459:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 460:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 461:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 462:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 463:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 464:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 465:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 466:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 467:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 468:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 469:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 470:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /* SysTick Reload Register Definitions */
 471:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 472:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 473:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 474:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /* SysTick Current Register Definitions */
 475:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 476:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 477:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 478:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /* SysTick Calibration Register Definitions */
 479:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 480:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 481:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 482:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 483:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 484:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 485:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 486:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 487:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 488:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /*@} end of group CMSIS_SysTick */
 489:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 490:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 491:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /** \ingroup  CMSIS_core_register
 492:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     \defgroup CMSIS_ITM CMSIS ITM
 493:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   Type definitions for the Cortex-M Instrumentation Trace Macrocell (ITM)
 494:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   @{
 495:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  */
 496:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 497:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 498:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  */
 499:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** typedef struct
 500:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** {
 501:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __O  union
 502:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   {
 503:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 504:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 505:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 506:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 507:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****        uint32_t RESERVED0[864];
 508:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t TER;                     /*!< Offset:       (R/W)  ITM Trace Enable Register       
 509:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****        uint32_t RESERVED1[15];
 510:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t TPR;                     /*!< Offset:       (R/W)  ITM Trace Privilege Register    
 511:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****        uint32_t RESERVED2[15];
 512:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t TCR;                     /*!< Offset:       (R/W)  ITM Trace Control Register      
 513:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****        uint32_t RESERVED3[29];
 514:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t IWR;                     /*!< Offset:       (R/W)  ITM Integration Write Register  
 515:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t IRR;                     /*!< Offset:       (R/W)  ITM Integration Read Register   
 516:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t IMCR;                    /*!< Offset:       (R/W)  ITM Integration Mode Control Reg
 517:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****        uint32_t RESERVED4[43];
 518:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t LAR;                     /*!< Offset:       (R/W)  ITM Lock Access Register        
 519:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t LSR;                     /*!< Offset:       (R/W)  ITM Lock Status Register        
 520:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****        uint32_t RESERVED5[6];
 521:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __I  uint32_t PID4;                    /*!< Offset:       (R/ )  ITM Peripheral Identification Re
 522:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __I  uint32_t PID5;                    /*!< Offset:       (R/ )  ITM Peripheral Identification Re
 523:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __I  uint32_t PID6;                    /*!< Offset:       (R/ )  ITM Peripheral Identification Re
 524:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __I  uint32_t PID7;                    /*!< Offset:       (R/ )  ITM Peripheral Identification Re
 525:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __I  uint32_t PID0;                    /*!< Offset:       (R/ )  ITM Peripheral Identification Re
 526:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __I  uint32_t PID1;                    /*!< Offset:       (R/ )  ITM Peripheral Identification Re
 527:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __I  uint32_t PID2;                    /*!< Offset:       (R/ )  ITM Peripheral Identification Re
 528:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __I  uint32_t PID3;                    /*!< Offset:       (R/ )  ITM Peripheral Identification Re
 529:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __I  uint32_t CID0;                    /*!< Offset:       (R/ )  ITM Component  Identification Re
 530:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __I  uint32_t CID1;                    /*!< Offset:       (R/ )  ITM Component  Identification Re
 531:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __I  uint32_t CID2;                    /*!< Offset:       (R/ )  ITM Component  Identification Re
 532:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __I  uint32_t CID3;                    /*!< Offset:       (R/ )  ITM Component  Identification Re
 533:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** } ITM_Type;
 534:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 535:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 536:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 537:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 538:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 539:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /* ITM Trace Control Register Definitions */
 540:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 541:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 542:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 543:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define ITM_TCR_ATBID_Pos                  16                                             /*!< ITM 
 544:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define ITM_TCR_ATBID_Msk                  (0x7FUL << ITM_TCR_ATBID_Pos)                  /*!< ITM 
 545:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 546:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 547:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 548:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 549:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 550:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 551:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 552:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 553:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 554:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 555:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 556:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 557:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 558:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 559:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 560:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 561:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 562:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 563:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 564:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /* ITM Integration Write Register Definitions */
 565:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 566:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 567:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 568:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /* ITM Integration Read Register Definitions */
 569:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 570:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 571:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 572:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 573:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 574:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 575:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 576:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /* ITM Lock Status Register Definitions */
 577:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 578:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 579:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 580:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 581:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 582:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 583:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 584:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL << ITM_LSR_Present_Pos)                   /*!< ITM 
 585:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 586:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 587:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 588:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 589:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /** \ingroup  CMSIS_core_register
 590:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     \defgroup CMSIS_InterruptType CMSIS Interrupt Type
 591:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   Type definitions for the Cortex-M Interrupt Type Register
 592:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   @{
 593:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  */
 594:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 595:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /** \brief  Structure type to access the Interrupt Type Register.
 596:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  */
 597:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** typedef struct
 598:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** {
 599:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****        uint32_t RESERVED0;
 600:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Control Type Register 
 601:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 602:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 603:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #else
 604:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****        uint32_t RESERVED1;
 605:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #endif
 606:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** } InterruptType_Type;
 607:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 608:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 609:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define IntType_ICTR_INTLINESNUM_Pos  0                                                   /*!< Inte
 610:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define IntType_ICTR_INTLINESNUM_Msk (0x1FUL << IntType_ICTR_INTLINESNUM_Pos)             /*!< Inte
 611:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 612:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /* Auxiliary Control Register Definitions */
 613:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define IntType_ACTLR_DISFOLD_Pos     2                                                   /*!< Inte
 614:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define IntType_ACTLR_DISFOLD_Msk    (1UL << IntType_ACTLR_DISFOLD_Pos)                   /*!< Inte
 615:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 616:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define IntType_ACTLR_DISDEFWBUF_Pos  1                                                   /*!< Inte
 617:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define IntType_ACTLR_DISDEFWBUF_Msk (1UL << IntType_ACTLR_DISDEFWBUF_Pos)                /*!< Inte
 618:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 619:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define IntType_ACTLR_DISMCYCINT_Pos  0                                                   /*!< Inte
 620:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define IntType_ACTLR_DISMCYCINT_Msk (1UL << IntType_ACTLR_DISMCYCINT_Pos)                /*!< Inte
 621:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 622:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /*@}*/ /* end of group CMSIS_InterruptType */
 623:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 624:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 625:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #if (__MPU_PRESENT == 1)
 626:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /** \ingroup  CMSIS_core_register
 627:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     \defgroup CMSIS_MPU CMSIS MPU
 628:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   Type definitions for the Cortex-M Memory Protection Unit (MPU)
 629:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   @{
 630:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  */
 631:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 632:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
 633:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  */
 634:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** typedef struct
 635:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** {
 636:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
 637:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
 638:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
 639:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 640:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
 641:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
 642:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
 643:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
 644:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
 645:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
 646:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
 647:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** } MPU_Type;
 648:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 649:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /* MPU Type Register */
 650:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 651:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 652:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 653:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 654:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 655:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 656:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 657:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 658:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 659:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /* MPU Control Register */
 660:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 661:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 662:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 663:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 664:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 665:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 666:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 667:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 668:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 669:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /* MPU Region Number Register */
 670:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 671:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
 672:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 673:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /* MPU Region Base Address Register */
 674:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 675:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 676:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 677:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 678:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 679:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 680:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 681:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 682:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 683:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /* MPU Region Attribute and Size Register */
 684:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
 685:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
 686:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 687:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
 688:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define MPU_RASR_AP_Msk                    (7UL << MPU_RASR_AP_Pos)                       /*!< MPU 
 689:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 690:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
 691:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define MPU_RASR_TEX_Msk                   (7UL << MPU_RASR_TEX_Pos)                      /*!< MPU 
 692:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 693:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
 694:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
 695:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 696:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
 697:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
 698:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 699:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
 700:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
 701:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 702:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 703:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
 704:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 705:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 706:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 707:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 708:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define MPU_RASR_ENA_Pos                     0                                            /*!< MPU 
 709:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define MPU_RASR_ENA_Msk                    (0x1UL << MPU_RASR_ENA_Pos)                   /*!< MPU 
 710:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 711:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /*@} end of group CMSIS_MPU */
 712:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #endif
 713:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 714:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 715:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /** \ingroup  CMSIS_core_register
 716:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     \defgroup CMSIS_CoreDebug CMSIS Core Debug
 717:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   Type definitions for the Cortex-M Core Debug Registers
 718:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   @{
 719:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  */
 720:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 721:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
 722:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  */
 723:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** typedef struct
 724:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** {
 725:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
 726:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
 727:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
 728:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
 729:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** } CoreDebug_Type;
 730:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 731:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /* Debug Halting Control and Status Register */
 732:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 733:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 734:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 735:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 736:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 737:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 738:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 739:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 740:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 741:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 742:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 743:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 744:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 745:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 746:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 747:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 748:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 749:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 750:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 751:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 752:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 753:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 754:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 755:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 756:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 757:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 758:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 759:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 760:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 761:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 762:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 763:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 764:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 765:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 766:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 767:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 768:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /* Debug Core Register Selector Register */
 769:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 770:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 771:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 772:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 773:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 774:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 775:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /* Debug Exception and Monitor Control Register */
 776:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 777:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 778:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 779:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 780:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 781:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 782:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 783:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 784:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 785:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 786:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 787:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 788:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 789:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 790:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 791:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 792:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 793:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 794:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 795:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 796:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 797:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 798:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 799:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 800:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 801:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 802:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 803:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 804:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 805:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 806:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 807:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 808:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 809:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 810:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 811:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 812:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 813:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 814:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 815:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
 816:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 817:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 818:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /** \ingroup  CMSIS_core_register
 819:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   @{
 820:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  */
 821:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 822:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
 823:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 824:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
 825:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
 826:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
 827:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
 828:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 829:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 830:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define InterruptType       ((InterruptType_Type *) SCS_BASE)         /*!< Interrupt Type Register 
 831:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SCB                 ((SCB_Type *)           SCB_BASE)         /*!< SCB configuration struct
 832:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define SysTick             ((SysTick_Type *)       SysTick_BASE)     /*!< SysTick configuration st
 833:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define NVIC                ((NVIC_Type *)          NVIC_BASE)        /*!< NVIC configuration struc
 834:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define ITM                 ((ITM_Type *)           ITM_BASE)         /*!< ITM configuration struct
 835:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 836:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 837:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #if (__MPU_PRESENT == 1)
 838:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
 839:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   #define MPU               ((MPU_Type*)            MPU_BASE)         /*!< Memory Protection Unit  
 840:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** #endif
 841:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 842:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /*@} */
 843:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 844:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 845:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 846:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /*******************************************************************************
 847:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  *                Hardware Abstraction Layer
 848:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  ******************************************************************************/
 849:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /** \ingroup  CMSIS
 850:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   \addtogroup CMSIS_Core_FunctionInterface CMSIS Core Function Interface
 851:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   Core Function Interface contains:
 852:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   - Core NVIC Functions
 853:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   - Core SysTick Functions
 854:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   - Core Debug Functions
 855:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   - Core Register Access Functions
 856:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** */
 857:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 858:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 859:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 860:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /* ##########################   NVIC functions  #################################### */
 861:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 862:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     \defgroup CMSIS_Core_NVICFunctions CMSIS Core NVIC Functions
 863:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   @{
 864:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  */
 865:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /** @addtogroup CMSIS_Core_NVICFunctions
 866:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  * @{
 867:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  */
 868:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /** \brief  Set Priority Grouping
 869:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 870:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   This function sets the priority grouping field using the required unlock sequence.
 871:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
 872:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   Only values from 0..7 are used.
 873:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   In case of a conflict between priority grouping and available
 874:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
 875:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 876:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     \param [in]      PriorityGroup  Priority grouping field
 877:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  */
 878:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
 879:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** {
 880:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   uint32_t reg_value;
 881:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);                         /* only values 0..7 a
 882:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 883:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
 884:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
 885:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   reg_value  =  (reg_value                       |
 886:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****                 (0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 887:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
 888:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   SCB->AIRCR =  reg_value;
 889:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** }
 890:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 891:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 892:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /** \brief  Get Priority Grouping
 893:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 894:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   This function gets the priority grouping from NVIC Interrupt Controller.
 895:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   Priority grouping is SCB->AIRCR [10:8] PRIGROUP field.
 896:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 897:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     \return                Priority grouping field
 898:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  */
 899:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** static __INLINE uint32_t NVIC_GetPriorityGrouping(void)
 900:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** {
 901:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
 902:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** }
 903:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 904:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 905:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** /** \brief  Enable External Interrupt
 906:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 907:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     This function enables a device specific interupt in the NVIC interrupt controller.
 908:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     The interrupt number cannot be a negative value.
 909:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** 
 910:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****     \param [in]      IRQn  Number of the external interrupt to enable
 911:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****  */
 912:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
 913:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h **** {
 914:C:\E_Workspace\LPC1768\Eg8_TFT\CM3 Core\core_cm3.h ****   NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 4290              		.loc 2 914 0
 4291 14d0 084B     		ldr	r3, .L411+8
 4292              	.LBE32:
 4293              	.LBE31:
 4294              	.LBB35:
 4295              	.LBB30:
1853:../Source Files/lpc17xx_can.c **** 			CANx->IER |= (1 << arg);
 4296              		.loc 1 1853 0
 4297 14d2 41F00202 		orr	r2, r1, #2
 4298 14d6 2261     		str	r2, [r4, #16]
 4299              	.LVL577:
 4300              	.LBE30:
 4301              	.LBE35:
 4302              	.LBB36:
 4303              	.LBB37:
1891:../Source Files/lpc17xx_can.c **** 		CANAFx->AFMR = 0x02;
 4304              		.loc 1 1891 0
 4305 14d8 074A     		ldr	r2, .L411+12
 4306              	.LBE37:
 4307              	.LBE36:
 4308              	.LBB40:
 4309              	.LBB33:
 4310              		.loc 2 914 0
 4311 14da 4FF00070 		mov	r0, #33554432
 4312              	.LBE33:
 4313              	.LBE40:
 4314              	.LBB41:
 4315              	.LBB38:
1891:../Source Files/lpc17xx_can.c **** 		CANAFx->AFMR = 0x02;
 4316              		.loc 1 1891 0
 4317 14de 0221     		movs	r1, #2
 4318              	.LBE38:
 4319              	.LBE41:
 4320              	.LBB42:
 4321              	.LBB34:
 4322              		.loc 2 914 0
 4323 14e0 1860     		str	r0, [r3, #0]
 4324              	.LVL578:
 4325              	.LBE34:
 4326              	.LBE42:
 4327              	.LBB43:
 4328              	.LBB39:
1891:../Source Files/lpc17xx_can.c **** 		CANAFx->AFMR = 0x02;
 4329              		.loc 1 1891 0
 4330 14e2 1160     		str	r1, [r2, #0]
 4331              	.LBE39:
 4332              	.LBE43:
 172:../Source Files/lpc17xx_can.c **** }
 4333              		.loc 1 172 0
 4334 14e4 BDE81040 		pop	{r4, lr}
 171:../Source Files/lpc17xx_can.c **** 	CAN_InitMessage();
 4335              		.loc 1 171 0
 4336 14e8 FFF7FEBF 		b	CAN_InitMessage
 4337              	.LVL579:
 4338              	.L412:
 4339              		.align	2
 4340              	.L411:
 4341 14ec 00400440 		.word	1074020352
 4342 14f0 48E80100 		.word	125000
 4343 14f4 00E100E0 		.word	-536813312
 4344 14f8 00C00340 		.word	1073987584
 4345              		.cfi_endproc
 4346              	.LFE56:
 4348              		.align	1
 4349              		.global	CAN_SetCommand
 4350              		.thumb
 4351              		.thumb_func
 4353              	CAN_SetCommand:
 4354              	.LFB75:
1974:../Source Files/lpc17xx_can.c **** 		break;
1975:../Source Files/lpc17xx_can.c **** 	}
1976:../Source Files/lpc17xx_can.c **** }
1977:../Source Files/lpc17xx_can.c **** /*********************************************************************//**
1978:../Source Files/lpc17xx_can.c ****  * @brief		Set CAN command request
1979:../Source Files/lpc17xx_can.c ****  * @param[in]	CANx point to CAN peripheral selected, should be:
1980:../Source Files/lpc17xx_can.c ****  * 				- LPC_CAN1: CAN1 peripheral
1981:../Source Files/lpc17xx_can.c ****  * 				- LPC_CAN2: CAN2 peripheral
1982:../Source Files/lpc17xx_can.c ****  * @param[in]	CMRType	command request type, should be:
1983:../Source Files/lpc17xx_can.c ****  * 				- CAN_CMR_TR: Transmission request
1984:../Source Files/lpc17xx_can.c ****  * 				- CAN_CMR_AT: Abort Transmission request
1985:../Source Files/lpc17xx_can.c ****  * 				- CAN_CMR_RRB: Release Receive Buffer request
1986:../Source Files/lpc17xx_can.c ****  * 				- CAN_CMR_CDO: Clear Data Overrun request
1987:../Source Files/lpc17xx_can.c ****  * 				- CAN_CMR_SRR: Self Reception request
1988:../Source Files/lpc17xx_can.c ****  * 				- CAN_CMR_STB1: Select Tx Buffer 1 request
1989:../Source Files/lpc17xx_can.c ****  * 				- CAN_CMR_STB2: Select Tx Buffer 2 request
1990:../Source Files/lpc17xx_can.c ****  * 				- CAN_CMR_STB3: Select Tx Buffer 3 request
1991:../Source Files/lpc17xx_can.c ****  * @return		CANICR (CAN interrupt and Capture register) value
1992:../Source Files/lpc17xx_can.c ****  **********************************************************************/
1993:../Source Files/lpc17xx_can.c **** void CAN_SetCommand(LPC_CAN_TypeDef* CANx, uint32_t CMRType)
1994:../Source Files/lpc17xx_can.c **** {
 4355              		.loc 1 1994 0
 4356              		.cfi_startproc
 4357              		@ args = 0, pretend = 0, frame = 0
 4358              		@ frame_needed = 0, uses_anonymous_args = 0
 4359              		@ link register save eliminated.
 4360              	.LVL580:
1995:../Source Files/lpc17xx_can.c **** 	CHECK_PARAM(PARAM_CANx(CANx));
1996:../Source Files/lpc17xx_can.c **** 	CANx->CMR |= CMRType;
 4361              		.loc 1 1996 0
 4362 14fc 4368     		ldr	r3, [r0, #4]
 4363 14fe 1943     		orrs	r1, r1, r3
 4364              	.LVL581:
 4365 1500 4160     		str	r1, [r0, #4]
 4366 1502 7047     		bx	lr
 4367              		.cfi_endproc
 4368              	.LFE75:
 4370              		.align	1
 4371              		.global	CAN_IntGetStatus
 4372              		.thumb
 4373              		.thumb_func
 4375              	CAN_IntGetStatus:
 4376              	.LFB76:
1997:../Source Files/lpc17xx_can.c **** }
1998:../Source Files/lpc17xx_can.c **** 
1999:../Source Files/lpc17xx_can.c **** /*********************************************************************//**
2000:../Source Files/lpc17xx_can.c ****  * @brief		Get CAN interrupt status
2001:../Source Files/lpc17xx_can.c ****  * @param[in]	CANx point to CAN peripheral selected, should be:
2002:../Source Files/lpc17xx_can.c ****  * 				- LPC_CAN1: CAN1 peripheral
2003:../Source Files/lpc17xx_can.c ****  * 				- LPC_CAN2: CAN2 peripheral
2004:../Source Files/lpc17xx_can.c ****  * @return		CANICR (CAN interrupt and Capture register) value
2005:../Source Files/lpc17xx_can.c ****  **********************************************************************/
2006:../Source Files/lpc17xx_can.c **** uint32_t CAN_IntGetStatus(LPC_CAN_TypeDef* CANx)
2007:../Source Files/lpc17xx_can.c **** {
 4377              		.loc 1 2007 0
 4378              		.cfi_startproc
 4379              		@ args = 0, pretend = 0, frame = 0
 4380              		@ frame_needed = 0, uses_anonymous_args = 0
 4381              		@ link register save eliminated.
 4382              	.LVL582:
2008:../Source Files/lpc17xx_can.c **** 	CHECK_PARAM(PARAM_CANx(CANx));
2009:../Source Files/lpc17xx_can.c **** 	return CANx->ICR;
 4383              		.loc 1 2009 0
 4384 1504 C068     		ldr	r0, [r0, #12]
 4385              	.LVL583:
2010:../Source Files/lpc17xx_can.c **** }
 4386              		.loc 1 2010 0
 4387 1506 7047     		bx	lr
 4388              		.cfi_endproc
 4389              	.LFE76:
 4391              		.align	1
 4392              		.global	CAN_FullCANIntGetStatus
 4393              		.thumb
 4394              		.thumb_func
 4396              	CAN_FullCANIntGetStatus:
 4397              	.LFB77:
2011:../Source Files/lpc17xx_can.c **** 
2012:../Source Files/lpc17xx_can.c **** /*********************************************************************//**
2013:../Source Files/lpc17xx_can.c ****  * @brief		Check if FullCAN interrupt enable or not
2014:../Source Files/lpc17xx_can.c ****  * @param[in]	CANAFx point to LPC_CANAF_TypeDef object, should be: LPC_CANAF
2015:../Source Files/lpc17xx_can.c ****  * @return		IntStatus, could be:
2016:../Source Files/lpc17xx_can.c ****  * 				- SET: if FullCAN interrupt is enable
2017:../Source Files/lpc17xx_can.c ****  * 				- RESET: if FullCAN interrupt is disable
2018:../Source Files/lpc17xx_can.c ****  **********************************************************************/
2019:../Source Files/lpc17xx_can.c **** IntStatus CAN_FullCANIntGetStatus (LPC_CANAF_TypeDef* CANAFx)
2020:../Source Files/lpc17xx_can.c **** {
 4398              		.loc 1 2020 0
 4399              		.cfi_startproc
 4400              		@ args = 0, pretend = 0, frame = 0
 4401              		@ frame_needed = 0, uses_anonymous_args = 0
 4402              		@ link register save eliminated.
 4403              	.LVL584:
2021:../Source Files/lpc17xx_can.c **** 	CHECK_PARAM( PARAM_CANAFx(CANAFx));
2022:../Source Files/lpc17xx_can.c **** 	if (CANAFx->FCANIE)
 4404              		.loc 1 2022 0
 4405 1508 006A     		ldr	r0, [r0, #32]
 4406              	.LVL585:
2023:../Source Files/lpc17xx_can.c **** 		return SET;
2024:../Source Files/lpc17xx_can.c **** 	return RESET;
2025:../Source Files/lpc17xx_can.c **** }
 4407              		.loc 1 2025 0
 4408 150a 0030     		adds	r0, r0, #0
 4409 150c 18BF     		it	ne
 4410 150e 0120     		movne	r0, #1
 4411 1510 7047     		bx	lr
 4412              		.cfi_endproc
 4413              	.LFE77:
 4415              		.align	1
 4416              		.global	CAN_FullCANPendGetStatus
 4417              		.thumb
 4418              		.thumb_func
 4420              	CAN_FullCANPendGetStatus:
 4421              	.LFB78:
2026:../Source Files/lpc17xx_can.c **** 
2027:../Source Files/lpc17xx_can.c **** /*********************************************************************//**
2028:../Source Files/lpc17xx_can.c ****  * @brief		Get value of FullCAN interrupt and capture register
2029:../Source Files/lpc17xx_can.c ****  * @param[in]	CANAFx point to LPC_CANAF_TypeDef object, should be: LPC_CANAF
2030:../Source Files/lpc17xx_can.c ****  * @param[in]	type: FullCAN IC type, should be:
2031:../Source Files/lpc17xx_can.c ****  * 				- FULLCAN_IC0: FullCAN Interrupt Capture 0
2032:../Source Files/lpc17xx_can.c ****  * 				- FULLCAN_IC1: FullCAN Interrupt Capture 1
2033:../Source Files/lpc17xx_can.c ****  * @return		FCANIC0 or FCANIC1 (FullCAN interrupt and Capture register) value
2034:../Source Files/lpc17xx_can.c ****  **********************************************************************/
2035:../Source Files/lpc17xx_can.c **** uint32_t CAN_FullCANPendGetStatus(LPC_CANAF_TypeDef* CANAFx, FullCAN_IC_Type type)
2036:../Source Files/lpc17xx_can.c **** {
 4422              		.loc 1 2036 0
 4423              		.cfi_startproc
 4424              		@ args = 0, pretend = 0, frame = 0
 4425              		@ frame_needed = 0, uses_anonymous_args = 0
 4426              		@ link register save eliminated.
 4427              	.LVL586:
2037:../Source Files/lpc17xx_can.c **** 	CHECK_PARAM(PARAM_CANAFx(CANAFx));
2038:../Source Files/lpc17xx_can.c **** 	CHECK_PARAM( PARAM_FULLCAN_IC(type));
2039:../Source Files/lpc17xx_can.c **** 	if (type == FULLCAN_IC0)
 4428              		.loc 1 2039 0
 4429 1512 09B9     		cbnz	r1, .L417
2040:../Source Files/lpc17xx_can.c **** 		return CANAFx->FCANIC0;
 4430              		.loc 1 2040 0
 4431 1514 406A     		ldr	r0, [r0, #36]
 4432              	.LVL587:
 4433 1516 7047     		bx	lr
 4434              	.LVL588:
 4435              	.L417:
2041:../Source Files/lpc17xx_can.c **** 	return CANAFx->FCANIC1;
 4436              		.loc 1 2041 0
 4437 1518 806A     		ldr	r0, [r0, #40]
 4438              	.LVL589:
2042:../Source Files/lpc17xx_can.c **** }
 4439              		.loc 1 2042 0
 4440 151a 7047     		bx	lr
 4441              		.cfi_endproc
 4442              	.LFE78:
 4444              		.global	CANAF_gext_cnt
 4445              		.global	CANAF_ext_cnt
 4446              		.global	CANAF_gstd_cnt
 4447              		.global	CANAF_std_cnt
 4448              		.global	CANAF_FullCAN_cnt
 4449              		.comm	FULLCAN_ENABLE,1,1
 4450              		.comm	RXMsg,16,4
 4451              		.comm	TXMsg,16,4
 4452              		.comm	Rx_Buf1,64,1
 4453              		.comm	Tx_Buf1,64,1
 4454              		.comm	TxIntStat,1,1
 4455              		.comm	rb,528,4
 4456              		.comm	EscFlag,2,2
 4457              		.section	.rodata.str1.1,"aMS",%progbits,1
 4458              	.LC0:
 4459 0000 4D657373 		.ascii	"Message ID:     0x%x08\012\015\000"
 4459      61676520 
 4459      49443A20 
 4459      20202020 
 4459      30782578 
 4460              	.LC1:
 4461 0019 4D657373 		.ascii	"Message length: %d02 BYTES\012\015\000"
 4461      61676520 
 4461      6C656E67 
 4461      74683A20 
 4461      25643032 
 4462              	.LC2:
 4463 0036 4D657373 		.ascii	"Message type:   \000"
 4463      61676520 
 4463      74797065 
 4463      3A202020 
 4463      00
 4464              	.LC3:
 4465 0047 44415441 		.ascii	"DATA FRAME \012\015\000"
 4465      20465241 
 4465      4D45200A 
 4465      0D00
 4466              	.LC4:
 4467 0055 52454D4F 		.ascii	"REMOTE FRAME \012\015\000"
 4467      54452046 
 4467      52414D45 
 4467      200A0D00 
 4468              	.LC5:
 4469 0065 4D657373 		.ascii	"Message format: \000"
 4469      61676520 
 4469      666F726D 
 4469      61743A20 
 4469      00
 4470              	.LC6:
 4471 0076 5354414E 		.ascii	"STANDARD ID FRAME FORMAT\012\015\000"
 4471      44415244 
 4471      20494420 
 4471      4652414D 
 4471      4520464F 
 4472              	.LC7:
 4473 0091 45585445 		.ascii	"EXTENDED ID FRAME FORMAT\012\015\000"
 4473      4E444544 
 4473      20494420 
 4473      4652414D 
 4473      4520464F 
 4474              	.LC8:
 4475 00ac 4D657373 		.ascii	"Message dataA:  0x%x08\012\015\000"
 4475      61676520 
 4475      64617461 
 4475      413A2020 
 4475      30782578 
 4476              	.LC9:
 4477 00c5 4D657373 		.ascii	"Message dataB:  0x%x08\012\012\015\000"
 4477      61676520 
 4477      64617461 
 4477      423A2020 
 4477      30782578 
 4478              		.bss
 4479              		.align	1
 4480              		.set	.LANCHOR0,. + 0
 4483              	CANAF_FullCAN_cnt:
 4484 0000 0000     		.space	2
 4487              	CANAF_std_cnt:
 4488 0002 0000     		.space	2
 4491              	CANAF_gstd_cnt:
 4492 0004 0000     		.space	2
 4495              	CANAF_ext_cnt:
 4496 0006 0000     		.space	2
 4499              	CANAF_gext_cnt:
 4500 0008 0000     		.space	2
 4501              		.text
 4502              	.Letext0:
 4503              		.file 3 "C:\\E_Workspace\\LPC1768\\Eg8_TFT\\CM3 Core/LPC17xx.h"
 4504              		.file 4 "c:\\program files\\gnu tools arm embedded\\4.7 2013q2\\bin\\../lib/gcc/arm-none-eabi/4.7.
 4505              		.file 5 "C:\\E_Workspace\\LPC1768\\Eg8_TFT\\Header Files/lpc_types.h"
 4506              		.file 6 "C:\\E_Workspace\\LPC1768\\Eg8_TFT\\Header Files/lpc17xx_uart.h"
 4507              		.file 7 "C:\\E_Workspace\\LPC1768\\Eg8_TFT\\Header Files/lpc17xx_can.h"
 4508              		.file 8 "C:\\E_Workspace\\LPC1768\\Eg8_TFT\\Header Files/lpc17xx_ssp.h"
 4509              		.file 9 "C:\\E_Workspace\\LPC1768\\Eg8_TFT\\Header Files/lpc17xx_clkpwr.h"
DEFINED SYMBOLS
                            *ABS*:00000000 lpc17xx_can.c
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:18     .text:00000000 $t
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:23     .text:00000000 PrintMessage
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:133    .text:00000084 $d
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:147    .text:000000b0 $t
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:152    .text:000000b0 CAN_InitMessage
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:210    .text:000000f0 $d
                            *COM*:00000010 TXMsg
                            *COM*:00000010 RXMsg
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:215    .text:000000f8 $t
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:220    .text:000000f8 Check_Message
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:293    .text:00000154 $d
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:298    .text:0000015c $t
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:303    .text:0000015c CAN_Init
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:476    .text:00000214 $d
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:484    .text:00000220 $t
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:489    .text:00000220 CAN_DeInit
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:514    .text:00000234 $d
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:518    .text:00000238 $t
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:523    .text:00000238 CAN_SetupAFLUT
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:1058   .text:000004e4 $d
                            *COM*:00000001 FULLCAN_ENABLE
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:1063   .text:000004f0 $t
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:1234   .text:000005c0 $d
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:1241   .text:000005d0 $t
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:1246   .text:000005d0 CAN_LoadExplicitEntry
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:1724   .text:00000848 $d
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:1731   .text:00000858 $t
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:1736   .text:00000858 CAN_LoadFullCANEntry
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:2214   .text:00000abc $d
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:2221   .text:00000acc $t
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:2226   .text:00000acc CAN_LoadGroupEntry
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:2735   .text:00000d88 $d
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:2742   .text:00000d98 $t
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:2747   .text:00000d98 CAN_RemoveEntry
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:3296   .text:00001098 $d
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:3301   .text:000010a4 $t
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:3401   .text:00001114 $d
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:3407   .text:00001120 $t
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:3412   .text:00001120 CAN_SendMsg
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:3651   .text:0000127a CAN_ReceiveMsg
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:3740   .text:000012d2 FCAN_ReadObj
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:3906   .text:00001380 $d
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:3910   .text:00001384 $t
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:3915   .text:00001384 CAN_GetCTRLStatus
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:3960   .text:0000139e CAN_GetCRStatus
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:3997   .text:000013b0 CAN_IRQCmd
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:4064   .text:000013f4 $d
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:4068   .text:000013f8 $t
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:4073   .text:000013f8 CAN_SetAFMode
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:4086   .text:00001400 $d
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:4090   .text:00001404 $t
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:4118   .text:00001416 CAN_ModeConfig
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:4131   .text:0000141e $d
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:4139   .text:00001426 $t
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:4250   .text:000014b0 CAN_Config
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:4341   .text:000014ec $d
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:4348   .text:000014fc $t
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:4353   .text:000014fc CAN_SetCommand
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:4375   .text:00001504 CAN_IntGetStatus
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:4396   .text:00001508 CAN_FullCANIntGetStatus
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:4420   .text:00001512 CAN_FullCANPendGetStatus
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:4499   .bss:00000008 CANAF_gext_cnt
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:4495   .bss:00000006 CANAF_ext_cnt
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:4491   .bss:00000004 CANAF_gstd_cnt
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:4487   .bss:00000002 CANAF_std_cnt
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:4483   .bss:00000000 CANAF_FullCAN_cnt
                            *COM*:00000040 Rx_Buf1
                            *COM*:00000040 Tx_Buf1
                            *COM*:00000001 TxIntStat
                            *COM*:00000210 rb
                            *COM*:00000002 EscFlag
C:\Users\Edu_win7\AppData\Local\Temp\cc8n0pJg.s:4479   .bss:00000000 $d
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.549b84bf9d8399e395ff8216fcbb3d69
                           .group:00000000 wm4.LPC17xx.h.27.964facdaadd4aa3f18ac78c8a78f0013
                           .group:00000000 wm4.core_cm3.h.32.3cac756d6e704b813781f82afd94fa5f
                           .group:00000000 wm4.newlib.h.8.a9901dc52d1357e3e94003403d43f8b5
                           .group:00000000 wm4.features.h.22.b72b3baab2bb2eab3661375590100b6b
                           .group:00000000 wm4.config.h.193.5fb8ef056cdff92dec3dee9552839d8c
                           .group:00000000 wm4._ansi.h.23.7aefdac4826acebbfc9f3822a0aeb14c
                           .group:00000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:00000000 wm4.core_cmInstr.h.25.6beb15babd14c076008ec0890c26e21c
                           .group:00000000 wm4.core_cm3.h.83.1a3cb9afc687cf157efeddb3d5f3109e
                           .group:00000000 wm4.LPC17xx.h.953.82b7a9ed60bb594048bc8738cf1d3489
                           .group:00000000 wm4.lpc_types.h.32.72d58ce80fabd1a5430c6ec0500a090b
                           .group:00000000 wm4.lpc17xx_pinsel.h.30.767cda9b27a5c688cd97e5947d664047
                           .group:00000000 wm4.lpc17xx_clkpwr.h.30.8537d92ff6965961e80fda89ac5019f2
                           .group:00000000 wm4.lpc17xx_systick.h.30.9f34c15ae315a203fed1d933040ad7b9
                           .group:00000000 wm4.lpc17xx_gpio.h.30.0b884ee110dd20865784f12e1569ecf1
                           .group:00000000 wm4.lpc17xx_wdt.h.34.a2dcafab9849854019efb51f717a8129
                           .group:00000000 wm4.stdarg.h.31.b70f21342353634f7b44d85f85f13832
                           .group:00000000 wm4.lpc17xx_uart.h.58.dbba6e724b29a6214e9cafbaf3ee8a9e
                           .group:00000000 wm4.lpc17xx_ssp.h.48.cd045d667ab7b89d5d550d38997df61b
                           .group:00000000 wm4.lpc_ssp_glcd.h.29.0f086fd3ba564c80425f085247dfad00
                           .group:00000000 wm4.lpc17xx_can.h.46.04f0e640a8dbc747fc72bb000e68c16f

UNDEFINED SYMBOLS
printf
CLKPWR_ConfigPPWR
CLKPWR_SetPCLKDiv
CLKPWR_GetPCLK
