
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Sagar/UNSW/study/comp3601/Xilinx/Vivado/2021.1/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1277.945 ; gain = 0.000
Command: link_design -top design_1_wrapper -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint 'd:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_audio_pipeline_0_0/design_1_audio_pipeline_0_0.dcp' for cell 'design_1_i/audio_pipeline_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.dcp' for cell 'design_1_i/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint 'd:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'd:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.332 . Memory (MB): peak = 1550.895 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 767 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [d:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/U0'
Finished Parsing XDC File [d:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/U0'
Parsing XDC File [d:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [d:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [d:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [d:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [d:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [d:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [d:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [d:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [d:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [d:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_lrclk'. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_dout'. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_bclk'. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_dout'. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_din'. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_bclk'. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_dout'. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_lrclk'. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_dout'. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_in'. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_bclk'. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_dout'. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_lrclk'. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_dout'. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_din'. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_bclk'. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_dout'. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_lrclk'. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_dout'. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_din'. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc]
Parsing XDC File [d:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [d:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [d:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
INFO: [Project 1-1714] 18 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_audio_pipeline_0_0_i2s_master' instantiated as 'design_1_i/audio_pipeline_0/U0/inst_i2s_master' [D:/Sagar/UNSW/study/comp3601/Project/git/COMP3601_TeamNASP/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/imports/hdl/audio_pipeline.vhd:137]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2481.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 347 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 24 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 320 instances

22 Infos, 27 Warnings, 21 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 2481.238 ; gain = 1203.293
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC INBB-3] Black Box Instances: Cell 'design_1_i/audio_pipeline_0/U0/inst_i2s_master' of type 'design_1_audio_pipeline_0_0_i2s_master' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.
INFO: [Project 1-461] DRC finished with 1 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2481.238 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 27 Warnings, 21 Critical Warnings and 2 Errors encountered.
opt_design failed
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Fri Oct 13 13:52:08 2023...
