
MCU_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000030a0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  080031ac  080031ac  000131ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080031cc  080031cc  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  080031cc  080031cc  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  080031cc  080031cc  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080031cc  080031cc  000131cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080031d0  080031d0  000131d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  080031d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000168  20000078  0800324c  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001e0  0800324c  000201e0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   000097e5  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c07  00000000  00000000  00029886  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ab8  00000000  00000000  0002b490  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000998  00000000  00000000  0002bf48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016f49  00000000  00000000  0002c8e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b801  00000000  00000000  00043829  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084681  00000000  00000000  0004f02a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d36ab  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a00  00000000  00000000  000d3700  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000078 	.word	0x20000078
 8000128:	00000000 	.word	0x00000000
 800012c:	08003194 	.word	0x08003194

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000007c 	.word	0x2000007c
 8000148:	08003194 	.word	0x08003194

0800014c <is_pressed>:

int flag_for_pressed[NUMBER_OF_BUTTON] = {0};
int flag_for_pressed_3s[NUMBER_OF_BUTTON] = {0};


int is_pressed(int index){
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if(index > NUMBER_OF_BUTTON) return 0;
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	2b04      	cmp	r3, #4
 8000158:	dd01      	ble.n	800015e <is_pressed+0x12>
 800015a:	2300      	movs	r3, #0
 800015c:	e00d      	b.n	800017a <is_pressed+0x2e>
	if(flag_for_pressed[index]){
 800015e:	4a09      	ldr	r2, [pc, #36]	; (8000184 <is_pressed+0x38>)
 8000160:	687b      	ldr	r3, [r7, #4]
 8000162:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000166:	2b00      	cmp	r3, #0
 8000168:	d006      	beq.n	8000178 <is_pressed+0x2c>
		flag_for_pressed[index] = 0;
 800016a:	4a06      	ldr	r2, [pc, #24]	; (8000184 <is_pressed+0x38>)
 800016c:	687b      	ldr	r3, [r7, #4]
 800016e:	2100      	movs	r1, #0
 8000170:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 8000174:	2301      	movs	r3, #1
 8000176:	e000      	b.n	800017a <is_pressed+0x2e>
	}
	return 0;
 8000178:	2300      	movs	r3, #0
}
 800017a:	4618      	mov	r0, r3
 800017c:	370c      	adds	r7, #12
 800017e:	46bd      	mov	sp, r7
 8000180:	bc80      	pop	{r7}
 8000182:	4770      	bx	lr
 8000184:	20000094 	.word	0x20000094

08000188 <read_input>:

int register0_key[NUMBER_OF_BUTTON] = {[0 ... NUMBER_OF_BUTTON-1] = BUTTON_IS_RELEASED};
int register1_key[NUMBER_OF_BUTTON] = {[0 ... NUMBER_OF_BUTTON-1] = BUTTON_IS_RELEASED};
int register2_key[NUMBER_OF_BUTTON] = {[0 ... NUMBER_OF_BUTTON-1] = BUTTON_IS_RELEASED};
int button_buffer[NUMBER_OF_BUTTON] = {[0 ... NUMBER_OF_BUTTON-1] = BUTTON_IS_RELEASED};
void read_input(){
 8000188:	b580      	push	{r7, lr}
 800018a:	b082      	sub	sp, #8
 800018c:	af00      	add	r7, sp, #0
	for(int i = 0 ; i < NUMBER_OF_BUTTON; ++i){
 800018e:	2300      	movs	r3, #0
 8000190:	607b      	str	r3, [r7, #4]
 8000192:	e069      	b.n	8000268 <read_input+0xe0>
		register0_key[i] = register1_key[i];
 8000194:	4a38      	ldr	r2, [pc, #224]	; (8000278 <read_input+0xf0>)
 8000196:	687b      	ldr	r3, [r7, #4]
 8000198:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800019c:	4937      	ldr	r1, [pc, #220]	; (800027c <read_input+0xf4>)
 800019e:	687b      	ldr	r3, [r7, #4]
 80001a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		register1_key[i] = register2_key[i];
 80001a4:	4a36      	ldr	r2, [pc, #216]	; (8000280 <read_input+0xf8>)
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001ac:	4932      	ldr	r1, [pc, #200]	; (8000278 <read_input+0xf0>)
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80001b4:	687b      	ldr	r3, [r7, #4]
 80001b6:	2b03      	cmp	r3, #3
 80001b8:	d836      	bhi.n	8000228 <read_input+0xa0>
 80001ba:	a201      	add	r2, pc, #4	; (adr r2, 80001c0 <read_input+0x38>)
 80001bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80001c0:	080001d1 	.word	0x080001d1
 80001c4:	080001e7 	.word	0x080001e7
 80001c8:	080001fd 	.word	0x080001fd
 80001cc:	08000213 	.word	0x08000213
		switch(i){
		case 0 :
			 register2_key[i] = HAL_GPIO_ReadPin(A0_GPIO_Port, A0_Pin);
 80001d0:	2101      	movs	r1, #1
 80001d2:	482c      	ldr	r0, [pc, #176]	; (8000284 <read_input+0xfc>)
 80001d4:	f001 fc3c 	bl	8001a50 <HAL_GPIO_ReadPin>
 80001d8:	4603      	mov	r3, r0
 80001da:	4619      	mov	r1, r3
 80001dc:	4a28      	ldr	r2, [pc, #160]	; (8000280 <read_input+0xf8>)
 80001de:	687b      	ldr	r3, [r7, #4]
 80001e0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			break;
 80001e4:	e021      	b.n	800022a <read_input+0xa2>
		case 1:
			register2_key[i] = HAL_GPIO_ReadPin(A1_GPIO_Port, A1_Pin);
 80001e6:	2102      	movs	r1, #2
 80001e8:	4826      	ldr	r0, [pc, #152]	; (8000284 <read_input+0xfc>)
 80001ea:	f001 fc31 	bl	8001a50 <HAL_GPIO_ReadPin>
 80001ee:	4603      	mov	r3, r0
 80001f0:	4619      	mov	r1, r3
 80001f2:	4a23      	ldr	r2, [pc, #140]	; (8000280 <read_input+0xf8>)
 80001f4:	687b      	ldr	r3, [r7, #4]
 80001f6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			break;
 80001fa:	e016      	b.n	800022a <read_input+0xa2>
		case 2:
			register2_key[i] = HAL_GPIO_ReadPin(A2_GPIO_Port, A2_Pin);
 80001fc:	2110      	movs	r1, #16
 80001fe:	4821      	ldr	r0, [pc, #132]	; (8000284 <read_input+0xfc>)
 8000200:	f001 fc26 	bl	8001a50 <HAL_GPIO_ReadPin>
 8000204:	4603      	mov	r3, r0
 8000206:	4619      	mov	r1, r3
 8000208:	4a1d      	ldr	r2, [pc, #116]	; (8000280 <read_input+0xf8>)
 800020a:	687b      	ldr	r3, [r7, #4]
 800020c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			break;
 8000210:	e00b      	b.n	800022a <read_input+0xa2>
		case 3:
			register2_key[i] = HAL_GPIO_ReadPin(A3_GPIO_Port, A3_Pin);
 8000212:	2101      	movs	r1, #1
 8000214:	481c      	ldr	r0, [pc, #112]	; (8000288 <read_input+0x100>)
 8000216:	f001 fc1b 	bl	8001a50 <HAL_GPIO_ReadPin>
 800021a:	4603      	mov	r3, r0
 800021c:	4619      	mov	r1, r3
 800021e:	4a18      	ldr	r2, [pc, #96]	; (8000280 <read_input+0xf8>)
 8000220:	687b      	ldr	r3, [r7, #4]
 8000222:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			break;
 8000226:	e000      	b.n	800022a <read_input+0xa2>
		default:
			break;
 8000228:	bf00      	nop
		}

		if(register0_key[i] == register1_key[i] && register1_key[i] == register2_key[i]){
 800022a:	4a14      	ldr	r2, [pc, #80]	; (800027c <read_input+0xf4>)
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000232:	4911      	ldr	r1, [pc, #68]	; (8000278 <read_input+0xf0>)
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800023a:	429a      	cmp	r2, r3
 800023c:	d111      	bne.n	8000262 <read_input+0xda>
 800023e:	4a0e      	ldr	r2, [pc, #56]	; (8000278 <read_input+0xf0>)
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000246:	490e      	ldr	r1, [pc, #56]	; (8000280 <read_input+0xf8>)
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800024e:	429a      	cmp	r2, r3
 8000250:	d107      	bne.n	8000262 <read_input+0xda>
			button_buffer[i] = register2_key[i];
 8000252:	4a0b      	ldr	r2, [pc, #44]	; (8000280 <read_input+0xf8>)
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800025a:	490c      	ldr	r1, [pc, #48]	; (800028c <read_input+0x104>)
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0 ; i < NUMBER_OF_BUTTON; ++i){
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	3301      	adds	r3, #1
 8000266:	607b      	str	r3, [r7, #4]
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	2b03      	cmp	r3, #3
 800026c:	dd92      	ble.n	8000194 <read_input+0xc>
		}
	}
}
 800026e:	bf00      	nop
 8000270:	bf00      	nop
 8000272:	3708      	adds	r7, #8
 8000274:	46bd      	mov	sp, r7
 8000276:	bd80      	pop	{r7, pc}
 8000278:	20000020 	.word	0x20000020
 800027c:	20000010 	.word	0x20000010
 8000280:	20000030 	.word	0x20000030
 8000284:	40010800 	.word	0x40010800
 8000288:	40010c00 	.word	0x40010c00
 800028c:	20000040 	.word	0x20000040

08000290 <fsm_for_button>:

void fsm_for_button(){
 8000290:	b580      	push	{r7, lr}
 8000292:	b082      	sub	sp, #8
 8000294:	af00      	add	r7, sp, #0
	for(int i = 0; i < NUMBER_OF_BUTTON; ++i){
 8000296:	2300      	movs	r3, #0
 8000298:	607b      	str	r3, [r7, #4]
 800029a:	e057      	b.n	800034c <fsm_for_button+0xbc>
		switch(state_of_button[i]){
 800029c:	4a2f      	ldr	r2, [pc, #188]	; (800035c <fsm_for_button+0xcc>)
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002a4:	2b16      	cmp	r3, #22
 80002a6:	d03b      	beq.n	8000320 <fsm_for_button+0x90>
 80002a8:	2b16      	cmp	r3, #22
 80002aa:	dc45      	bgt.n	8000338 <fsm_for_button+0xa8>
 80002ac:	2b14      	cmp	r3, #20
 80002ae:	d002      	beq.n	80002b6 <fsm_for_button+0x26>
 80002b0:	2b15      	cmp	r3, #21
 80002b2:	d016      	beq.n	80002e2 <fsm_for_button+0x52>
				state_of_button[i] = BUTTON_RELEASED;
			}

			break;
		default:
			break;
 80002b4:	e040      	b.n	8000338 <fsm_for_button+0xa8>
			if(button_buffer[i] == BUTTON_IS_PRESSED){
 80002b6:	4a2a      	ldr	r2, [pc, #168]	; (8000360 <fsm_for_button+0xd0>)
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002be:	2b00      	cmp	r3, #0
 80002c0:	d13c      	bne.n	800033c <fsm_for_button+0xac>
				flag_for_pressed[i] = 1;
 80002c2:	4a28      	ldr	r2, [pc, #160]	; (8000364 <fsm_for_button+0xd4>)
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	2101      	movs	r1, #1
 80002c8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				set_timer(i, 3000);
 80002cc:	f640 31b8 	movw	r1, #3000	; 0xbb8
 80002d0:	6878      	ldr	r0, [r7, #4]
 80002d2:	f000 ff3d 	bl	8001150 <set_timer>
				state_of_button[i] = BUTTON_PRESSED;
 80002d6:	4a21      	ldr	r2, [pc, #132]	; (800035c <fsm_for_button+0xcc>)
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	2115      	movs	r1, #21
 80002dc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			break;
 80002e0:	e02c      	b.n	800033c <fsm_for_button+0xac>
			if(is_timer_timeout(i)){
 80002e2:	6878      	ldr	r0, [r7, #4]
 80002e4:	f000 ff7a 	bl	80011dc <is_timer_timeout>
 80002e8:	4603      	mov	r3, r0
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d009      	beq.n	8000302 <fsm_for_button+0x72>
				flag_for_pressed_3s[i] = 1;
 80002ee:	4a1e      	ldr	r2, [pc, #120]	; (8000368 <fsm_for_button+0xd8>)
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	2101      	movs	r1, #1
 80002f4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				state_of_button[i] = BUTTON_PRESSED_3S;
 80002f8:	4a18      	ldr	r2, [pc, #96]	; (800035c <fsm_for_button+0xcc>)
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	2116      	movs	r1, #22
 80002fe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			if(button_buffer[i] == BUTTON_IS_RELEASED){
 8000302:	4a17      	ldr	r2, [pc, #92]	; (8000360 <fsm_for_button+0xd0>)
 8000304:	687b      	ldr	r3, [r7, #4]
 8000306:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800030a:	2b01      	cmp	r3, #1
 800030c:	d118      	bne.n	8000340 <fsm_for_button+0xb0>
				clear_timer(i);
 800030e:	6878      	ldr	r0, [r7, #4]
 8000310:	f000 ff38 	bl	8001184 <clear_timer>
				state_of_button[i] = BUTTON_RELEASED;
 8000314:	4a11      	ldr	r2, [pc, #68]	; (800035c <fsm_for_button+0xcc>)
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	2114      	movs	r1, #20
 800031a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			break;
 800031e:	e00f      	b.n	8000340 <fsm_for_button+0xb0>
			if(button_buffer[i] == BUTTON_IS_RELEASED){
 8000320:	4a0f      	ldr	r2, [pc, #60]	; (8000360 <fsm_for_button+0xd0>)
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000328:	2b01      	cmp	r3, #1
 800032a:	d10b      	bne.n	8000344 <fsm_for_button+0xb4>
				state_of_button[i] = BUTTON_RELEASED;
 800032c:	4a0b      	ldr	r2, [pc, #44]	; (800035c <fsm_for_button+0xcc>)
 800032e:	687b      	ldr	r3, [r7, #4]
 8000330:	2114      	movs	r1, #20
 8000332:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			break;
 8000336:	e005      	b.n	8000344 <fsm_for_button+0xb4>
			break;
 8000338:	bf00      	nop
 800033a:	e004      	b.n	8000346 <fsm_for_button+0xb6>
			break;
 800033c:	bf00      	nop
 800033e:	e002      	b.n	8000346 <fsm_for_button+0xb6>
			break;
 8000340:	bf00      	nop
 8000342:	e000      	b.n	8000346 <fsm_for_button+0xb6>
			break;
 8000344:	bf00      	nop
	for(int i = 0; i < NUMBER_OF_BUTTON; ++i){
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	3301      	adds	r3, #1
 800034a:	607b      	str	r3, [r7, #4]
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	2b03      	cmp	r3, #3
 8000350:	dda4      	ble.n	800029c <fsm_for_button+0xc>



		}
	}
}
 8000352:	bf00      	nop
 8000354:	bf00      	nop
 8000356:	3708      	adds	r7, #8
 8000358:	46bd      	mov	sp, r7
 800035a:	bd80      	pop	{r7, pc}
 800035c:	20000000 	.word	0x20000000
 8000360:	20000040 	.word	0x20000040
 8000364:	20000094 	.word	0x20000094
 8000368:	200000a4 	.word	0x200000a4

0800036c <fsm_traffic_1_run>:

#include "fsm_traffic.h"



void fsm_traffic_1_run(){
 800036c:	b580      	push	{r7, lr}
 800036e:	af00      	add	r7, sp, #0
	switch(state_led_traffic_1){
 8000370:	4b29      	ldr	r3, [pc, #164]	; (8000418 <fsm_traffic_1_run+0xac>)
 8000372:	681b      	ldr	r3, [r3, #0]
 8000374:	2b0c      	cmp	r3, #12
 8000376:	d030      	beq.n	80003da <fsm_traffic_1_run+0x6e>
 8000378:	2b0c      	cmp	r3, #12
 800037a:	dc43      	bgt.n	8000404 <fsm_traffic_1_run+0x98>
 800037c:	2b0a      	cmp	r3, #10
 800037e:	d002      	beq.n	8000386 <fsm_traffic_1_run+0x1a>
 8000380:	2b0b      	cmp	r3, #11
 8000382:	d015      	beq.n	80003b0 <fsm_traffic_1_run+0x44>
				turn_on_traffic_led_1(state_led_traffic_1);
				set_timer(4,duration_time_of_YELLOW);
			}
		break;
		default:
		break;
 8000384:	e03e      	b.n	8000404 <fsm_traffic_1_run+0x98>
			if(is_timer_timeout(4)){
 8000386:	2004      	movs	r0, #4
 8000388:	f000 ff28 	bl	80011dc <is_timer_timeout>
 800038c:	4603      	mov	r3, r0
 800038e:	2b00      	cmp	r3, #0
 8000390:	d03a      	beq.n	8000408 <fsm_traffic_1_run+0x9c>
				state_led_traffic_1 =GREEN;
 8000392:	4b21      	ldr	r3, [pc, #132]	; (8000418 <fsm_traffic_1_run+0xac>)
 8000394:	220c      	movs	r2, #12
 8000396:	601a      	str	r2, [r3, #0]
				turn_on_traffic_led_1(state_led_traffic_1);
 8000398:	4b1f      	ldr	r3, [pc, #124]	; (8000418 <fsm_traffic_1_run+0xac>)
 800039a:	681b      	ldr	r3, [r3, #0]
 800039c:	4618      	mov	r0, r3
 800039e:	f000 ff67 	bl	8001270 <turn_on_traffic_led_1>
				set_timer(4,duration_time_of_GREEN);
 80003a2:	4b1e      	ldr	r3, [pc, #120]	; (800041c <fsm_traffic_1_run+0xb0>)
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	4619      	mov	r1, r3
 80003a8:	2004      	movs	r0, #4
 80003aa:	f000 fed1 	bl	8001150 <set_timer>
		break;
 80003ae:	e02b      	b.n	8000408 <fsm_traffic_1_run+0x9c>
			if(is_timer_timeout(4)){
 80003b0:	2004      	movs	r0, #4
 80003b2:	f000 ff13 	bl	80011dc <is_timer_timeout>
 80003b6:	4603      	mov	r3, r0
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	d027      	beq.n	800040c <fsm_traffic_1_run+0xa0>
				state_led_traffic_1 = RED;
 80003bc:	4b16      	ldr	r3, [pc, #88]	; (8000418 <fsm_traffic_1_run+0xac>)
 80003be:	220a      	movs	r2, #10
 80003c0:	601a      	str	r2, [r3, #0]
				turn_on_traffic_led_1(state_led_traffic_1);
 80003c2:	4b15      	ldr	r3, [pc, #84]	; (8000418 <fsm_traffic_1_run+0xac>)
 80003c4:	681b      	ldr	r3, [r3, #0]
 80003c6:	4618      	mov	r0, r3
 80003c8:	f000 ff52 	bl	8001270 <turn_on_traffic_led_1>
				set_timer(4,duration_time_of_RED);
 80003cc:	4b14      	ldr	r3, [pc, #80]	; (8000420 <fsm_traffic_1_run+0xb4>)
 80003ce:	681b      	ldr	r3, [r3, #0]
 80003d0:	4619      	mov	r1, r3
 80003d2:	2004      	movs	r0, #4
 80003d4:	f000 febc 	bl	8001150 <set_timer>
		break;
 80003d8:	e018      	b.n	800040c <fsm_traffic_1_run+0xa0>
			if(is_timer_timeout(4)){
 80003da:	2004      	movs	r0, #4
 80003dc:	f000 fefe 	bl	80011dc <is_timer_timeout>
 80003e0:	4603      	mov	r3, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d014      	beq.n	8000410 <fsm_traffic_1_run+0xa4>
				state_led_traffic_1 = YELLOW;
 80003e6:	4b0c      	ldr	r3, [pc, #48]	; (8000418 <fsm_traffic_1_run+0xac>)
 80003e8:	220b      	movs	r2, #11
 80003ea:	601a      	str	r2, [r3, #0]
				turn_on_traffic_led_1(state_led_traffic_1);
 80003ec:	4b0a      	ldr	r3, [pc, #40]	; (8000418 <fsm_traffic_1_run+0xac>)
 80003ee:	681b      	ldr	r3, [r3, #0]
 80003f0:	4618      	mov	r0, r3
 80003f2:	f000 ff3d 	bl	8001270 <turn_on_traffic_led_1>
				set_timer(4,duration_time_of_YELLOW);
 80003f6:	4b0b      	ldr	r3, [pc, #44]	; (8000424 <fsm_traffic_1_run+0xb8>)
 80003f8:	681b      	ldr	r3, [r3, #0]
 80003fa:	4619      	mov	r1, r3
 80003fc:	2004      	movs	r0, #4
 80003fe:	f000 fea7 	bl	8001150 <set_timer>
		break;
 8000402:	e005      	b.n	8000410 <fsm_traffic_1_run+0xa4>
		break;
 8000404:	bf00      	nop
 8000406:	e004      	b.n	8000412 <fsm_traffic_1_run+0xa6>
		break;
 8000408:	bf00      	nop
 800040a:	e002      	b.n	8000412 <fsm_traffic_1_run+0xa6>
		break;
 800040c:	bf00      	nop
 800040e:	e000      	b.n	8000412 <fsm_traffic_1_run+0xa6>
		break;
 8000410:	bf00      	nop
	}
}
 8000412:	bf00      	nop
 8000414:	bd80      	pop	{r7, pc}
 8000416:	bf00      	nop
 8000418:	20000050 	.word	0x20000050
 800041c:	20000060 	.word	0x20000060
 8000420:	20000058 	.word	0x20000058
 8000424:	2000005c 	.word	0x2000005c

08000428 <fsm_traffic_2_run>:


void fsm_traffic_2_run(){
 8000428:	b580      	push	{r7, lr}
 800042a:	af00      	add	r7, sp, #0
	switch(state_led_traffic_2){
 800042c:	4b29      	ldr	r3, [pc, #164]	; (80004d4 <fsm_traffic_2_run+0xac>)
 800042e:	681b      	ldr	r3, [r3, #0]
 8000430:	2b0c      	cmp	r3, #12
 8000432:	d030      	beq.n	8000496 <fsm_traffic_2_run+0x6e>
 8000434:	2b0c      	cmp	r3, #12
 8000436:	dc43      	bgt.n	80004c0 <fsm_traffic_2_run+0x98>
 8000438:	2b0a      	cmp	r3, #10
 800043a:	d002      	beq.n	8000442 <fsm_traffic_2_run+0x1a>
 800043c:	2b0b      	cmp	r3, #11
 800043e:	d015      	beq.n	800046c <fsm_traffic_2_run+0x44>
				turn_on_traffic_led_2(state_led_traffic_2);
				set_timer(5,duration_time_of_YELLOW);
			}
		break;
		default:
		break;
 8000440:	e03e      	b.n	80004c0 <fsm_traffic_2_run+0x98>
			if(is_timer_timeout(5)){
 8000442:	2005      	movs	r0, #5
 8000444:	f000 feca 	bl	80011dc <is_timer_timeout>
 8000448:	4603      	mov	r3, r0
 800044a:	2b00      	cmp	r3, #0
 800044c:	d03a      	beq.n	80004c4 <fsm_traffic_2_run+0x9c>
				state_led_traffic_2 = GREEN;
 800044e:	4b21      	ldr	r3, [pc, #132]	; (80004d4 <fsm_traffic_2_run+0xac>)
 8000450:	220c      	movs	r2, #12
 8000452:	601a      	str	r2, [r3, #0]
				turn_on_traffic_led_2(state_led_traffic_2);
 8000454:	4b1f      	ldr	r3, [pc, #124]	; (80004d4 <fsm_traffic_2_run+0xac>)
 8000456:	681b      	ldr	r3, [r3, #0]
 8000458:	4618      	mov	r0, r3
 800045a:	f000 ff5b 	bl	8001314 <turn_on_traffic_led_2>
				set_timer(5,duration_time_of_GREEN);
 800045e:	4b1e      	ldr	r3, [pc, #120]	; (80004d8 <fsm_traffic_2_run+0xb0>)
 8000460:	681b      	ldr	r3, [r3, #0]
 8000462:	4619      	mov	r1, r3
 8000464:	2005      	movs	r0, #5
 8000466:	f000 fe73 	bl	8001150 <set_timer>
		break;
 800046a:	e02b      	b.n	80004c4 <fsm_traffic_2_run+0x9c>
			if(is_timer_timeout(5)){
 800046c:	2005      	movs	r0, #5
 800046e:	f000 feb5 	bl	80011dc <is_timer_timeout>
 8000472:	4603      	mov	r3, r0
 8000474:	2b00      	cmp	r3, #0
 8000476:	d027      	beq.n	80004c8 <fsm_traffic_2_run+0xa0>
				state_led_traffic_2 = RED;
 8000478:	4b16      	ldr	r3, [pc, #88]	; (80004d4 <fsm_traffic_2_run+0xac>)
 800047a:	220a      	movs	r2, #10
 800047c:	601a      	str	r2, [r3, #0]
				turn_on_traffic_led_2(state_led_traffic_2);
 800047e:	4b15      	ldr	r3, [pc, #84]	; (80004d4 <fsm_traffic_2_run+0xac>)
 8000480:	681b      	ldr	r3, [r3, #0]
 8000482:	4618      	mov	r0, r3
 8000484:	f000 ff46 	bl	8001314 <turn_on_traffic_led_2>
				set_timer(5,duration_time_of_RED);
 8000488:	4b14      	ldr	r3, [pc, #80]	; (80004dc <fsm_traffic_2_run+0xb4>)
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	4619      	mov	r1, r3
 800048e:	2005      	movs	r0, #5
 8000490:	f000 fe5e 	bl	8001150 <set_timer>
		break;
 8000494:	e018      	b.n	80004c8 <fsm_traffic_2_run+0xa0>
			if(is_timer_timeout(5)){
 8000496:	2005      	movs	r0, #5
 8000498:	f000 fea0 	bl	80011dc <is_timer_timeout>
 800049c:	4603      	mov	r3, r0
 800049e:	2b00      	cmp	r3, #0
 80004a0:	d014      	beq.n	80004cc <fsm_traffic_2_run+0xa4>
				state_led_traffic_2 = YELLOW;
 80004a2:	4b0c      	ldr	r3, [pc, #48]	; (80004d4 <fsm_traffic_2_run+0xac>)
 80004a4:	220b      	movs	r2, #11
 80004a6:	601a      	str	r2, [r3, #0]
				turn_on_traffic_led_2(state_led_traffic_2);
 80004a8:	4b0a      	ldr	r3, [pc, #40]	; (80004d4 <fsm_traffic_2_run+0xac>)
 80004aa:	681b      	ldr	r3, [r3, #0]
 80004ac:	4618      	mov	r0, r3
 80004ae:	f000 ff31 	bl	8001314 <turn_on_traffic_led_2>
				set_timer(5,duration_time_of_YELLOW);
 80004b2:	4b0b      	ldr	r3, [pc, #44]	; (80004e0 <fsm_traffic_2_run+0xb8>)
 80004b4:	681b      	ldr	r3, [r3, #0]
 80004b6:	4619      	mov	r1, r3
 80004b8:	2005      	movs	r0, #5
 80004ba:	f000 fe49 	bl	8001150 <set_timer>
		break;
 80004be:	e005      	b.n	80004cc <fsm_traffic_2_run+0xa4>
		break;
 80004c0:	bf00      	nop
 80004c2:	e004      	b.n	80004ce <fsm_traffic_2_run+0xa6>
		break;
 80004c4:	bf00      	nop
 80004c6:	e002      	b.n	80004ce <fsm_traffic_2_run+0xa6>
		break;
 80004c8:	bf00      	nop
 80004ca:	e000      	b.n	80004ce <fsm_traffic_2_run+0xa6>
		break;
 80004cc:	bf00      	nop
	}
}
 80004ce:	bf00      	nop
 80004d0:	bd80      	pop	{r7, pc}
 80004d2:	bf00      	nop
 80004d4:	20000054 	.word	0x20000054
 80004d8:	20000060 	.word	0x20000060
 80004dc:	20000058 	.word	0x20000058
 80004e0:	2000005c 	.word	0x2000005c

080004e4 <fsm_system_run>:


void fsm_system_run(){
 80004e4:	b580      	push	{r7, lr}
 80004e6:	af00      	add	r7, sp, #0
	switch(mode){
 80004e8:	4b9d      	ldr	r3, [pc, #628]	; (8000760 <fsm_system_run+0x27c>)
 80004ea:	681b      	ldr	r3, [r3, #0]
 80004ec:	2b04      	cmp	r3, #4
 80004ee:	f200 81ac 	bhi.w	800084a <fsm_system_run+0x366>
 80004f2:	a201      	add	r2, pc, #4	; (adr r2, 80004f8 <fsm_system_run+0x14>)
 80004f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004f8:	0800050d 	.word	0x0800050d
 80004fc:	08000569 	.word	0x08000569
 8000500:	080005f9 	.word	0x080005f9
 8000504:	080006ad 	.word	0x080006ad
 8000508:	08000789 	.word	0x08000789
		case INIT_SYSTEM:
			//TODO
			state_led_traffic_1 = RED;
 800050c:	4b95      	ldr	r3, [pc, #596]	; (8000764 <fsm_system_run+0x280>)
 800050e:	220a      	movs	r2, #10
 8000510:	601a      	str	r2, [r3, #0]
			turn_on_traffic_led_1(state_led_traffic_1);
 8000512:	4b94      	ldr	r3, [pc, #592]	; (8000764 <fsm_system_run+0x280>)
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	4618      	mov	r0, r3
 8000518:	f000 feaa 	bl	8001270 <turn_on_traffic_led_1>
			state_led_traffic_2 = GREEN;
 800051c:	4b92      	ldr	r3, [pc, #584]	; (8000768 <fsm_system_run+0x284>)
 800051e:	220c      	movs	r2, #12
 8000520:	601a      	str	r2, [r3, #0]
			turn_on_traffic_led_2(state_led_traffic_2);
 8000522:	4b91      	ldr	r3, [pc, #580]	; (8000768 <fsm_system_run+0x284>)
 8000524:	681b      	ldr	r3, [r3, #0]
 8000526:	4618      	mov	r0, r3
 8000528:	f000 fef4 	bl	8001314 <turn_on_traffic_led_2>

			set_timer(4, duration_time_of_RED);
 800052c:	4b8f      	ldr	r3, [pc, #572]	; (800076c <fsm_system_run+0x288>)
 800052e:	681b      	ldr	r3, [r3, #0]
 8000530:	4619      	mov	r1, r3
 8000532:	2004      	movs	r0, #4
 8000534:	f000 fe0c 	bl	8001150 <set_timer>
			set_timer(5, duration_time_of_GREEN);
 8000538:	4b8d      	ldr	r3, [pc, #564]	; (8000770 <fsm_system_run+0x28c>)
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	4619      	mov	r1, r3
 800053e:	2005      	movs	r0, #5
 8000540:	f000 fe06 	bl	8001150 <set_timer>

			update_buffer_high(get_time_of_counter(4));
 8000544:	2004      	movs	r0, #4
 8000546:	f000 fe35 	bl	80011b4 <get_time_of_counter>
 800054a:	4603      	mov	r3, r0
 800054c:	4618      	mov	r0, r3
 800054e:	f000 f997 	bl	8000880 <update_buffer_high>
			update_buffer_low(get_time_of_counter(5));
 8000552:	2005      	movs	r0, #5
 8000554:	f000 fe2e 	bl	80011b4 <get_time_of_counter>
 8000558:	4603      	mov	r3, r0
 800055a:	4618      	mov	r0, r3
 800055c:	f000 f9be 	bl	80008dc <update_buffer_low>
			//STATE STRANSITION
			mode = NORMAL_MODE;
 8000560:	4b7f      	ldr	r3, [pc, #508]	; (8000760 <fsm_system_run+0x27c>)
 8000562:	2201      	movs	r2, #1
 8000564:	601a      	str	r2, [r3, #0]
		break;
 8000566:	e179      	b.n	800085c <fsm_system_run+0x378>
		case NORMAL_MODE:
			//TODO
			fsm_traffic_1_run();
 8000568:	f7ff ff00 	bl	800036c <fsm_traffic_1_run>
			fsm_traffic_2_run();
 800056c:	f7ff ff5c 	bl	8000428 <fsm_traffic_2_run>
			update_buffer_high(get_time_of_counter(4));
 8000570:	2004      	movs	r0, #4
 8000572:	f000 fe1f 	bl	80011b4 <get_time_of_counter>
 8000576:	4603      	mov	r3, r0
 8000578:	4618      	mov	r0, r3
 800057a:	f000 f981 	bl	8000880 <update_buffer_high>
			update_buffer_low(get_time_of_counter(5));
 800057e:	2005      	movs	r0, #5
 8000580:	f000 fe18 	bl	80011b4 <get_time_of_counter>
 8000584:	4603      	mov	r3, r0
 8000586:	4618      	mov	r0, r3
 8000588:	f000 f9a8 	bl	80008dc <update_buffer_low>

			//STATE STRANSITION
			//button 1 is pressed,  NORMAl_MODE -> MODIFY_RED_MODE
			if(is_pressed(BUTTON_1)){
 800058c:	2001      	movs	r0, #1
 800058e:	f7ff fddd 	bl	800014c <is_pressed>
 8000592:	4603      	mov	r3, r0
 8000594:	2b00      	cmp	r3, #0
 8000596:	f000 815a 	beq.w	800084e <fsm_system_run+0x36a>
				clear_timer(4);
 800059a:	2004      	movs	r0, #4
 800059c:	f000 fdf2 	bl	8001184 <clear_timer>
				clear_timer(5);
 80005a0:	2005      	movs	r0, #5
 80005a2:	f000 fdef 	bl	8001184 <clear_timer>
				state_led_traffic_1 = RED;
 80005a6:	4b6f      	ldr	r3, [pc, #444]	; (8000764 <fsm_system_run+0x280>)
 80005a8:	220a      	movs	r2, #10
 80005aa:	601a      	str	r2, [r3, #0]
				turn_on_traffic_led_1(state_led_traffic_1);
 80005ac:	4b6d      	ldr	r3, [pc, #436]	; (8000764 <fsm_system_run+0x280>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	4618      	mov	r0, r3
 80005b2:	f000 fe5d 	bl	8001270 <turn_on_traffic_led_1>
				state_led_traffic_2 = RED;
 80005b6:	4b6c      	ldr	r3, [pc, #432]	; (8000768 <fsm_system_run+0x284>)
 80005b8:	220a      	movs	r2, #10
 80005ba:	601a      	str	r2, [r3, #0]
				turn_on_traffic_led_2(state_led_traffic_2);
 80005bc:	4b6a      	ldr	r3, [pc, #424]	; (8000768 <fsm_system_run+0x284>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	4618      	mov	r0, r3
 80005c2:	f000 fea7 	bl	8001314 <turn_on_traffic_led_2>

				is_on = 0;
 80005c6:	4b6b      	ldr	r3, [pc, #428]	; (8000774 <fsm_system_run+0x290>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	601a      	str	r2, [r3, #0]
				set_timer(6, 500);
 80005cc:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80005d0:	2006      	movs	r0, #6
 80005d2:	f000 fdbd 	bl	8001150 <set_timer>
				buffer_duration_time = duration_time_of_RED;
 80005d6:	4b65      	ldr	r3, [pc, #404]	; (800076c <fsm_system_run+0x288>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	4a67      	ldr	r2, [pc, #412]	; (8000778 <fsm_system_run+0x294>)
 80005dc:	6013      	str	r3, [r2, #0]


				update_buffer_high(1000);
 80005de:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005e2:	f000 f94d 	bl	8000880 <update_buffer_high>
				update_buffer_low(buffer_duration_time);
 80005e6:	4b64      	ldr	r3, [pc, #400]	; (8000778 <fsm_system_run+0x294>)
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	4618      	mov	r0, r3
 80005ec:	f000 f976 	bl	80008dc <update_buffer_low>
				mode = MODIFY_RED_MODE;
 80005f0:	4b5b      	ldr	r3, [pc, #364]	; (8000760 <fsm_system_run+0x27c>)
 80005f2:	2202      	movs	r2, #2
 80005f4:	601a      	str	r2, [r3, #0]
			}
		break;
 80005f6:	e12a      	b.n	800084e <fsm_system_run+0x36a>
		case MODIFY_RED_MODE:
			//todo

			blinking_led_traffic(state_led_traffic_1);
 80005f8:	4b5a      	ldr	r3, [pc, #360]	; (8000764 <fsm_system_run+0x280>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	4618      	mov	r0, r3
 80005fe:	f000 fee3 	bl	80013c8 <blinking_led_traffic>



			//button 2 is pressed, buffer_duration_time increase 1, if buffer exceed 99, buffer = 0;
			if(is_pressed(BUTTON_2)){
 8000602:	2002      	movs	r0, #2
 8000604:	f7ff fda2 	bl	800014c <is_pressed>
 8000608:	4603      	mov	r3, r0
 800060a:	2b00      	cmp	r3, #0
 800060c:	d014      	beq.n	8000638 <fsm_system_run+0x154>
				buffer_duration_time = (buffer_duration_time +1000)% (100*1000);
 800060e:	4b5a      	ldr	r3, [pc, #360]	; (8000778 <fsm_system_run+0x294>)
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	f503 727a 	add.w	r2, r3, #1000	; 0x3e8
 8000616:	4b59      	ldr	r3, [pc, #356]	; (800077c <fsm_system_run+0x298>)
 8000618:	fb83 1302 	smull	r1, r3, r3, r2
 800061c:	1359      	asrs	r1, r3, #13
 800061e:	17d3      	asrs	r3, r2, #31
 8000620:	1acb      	subs	r3, r1, r3
 8000622:	4957      	ldr	r1, [pc, #348]	; (8000780 <fsm_system_run+0x29c>)
 8000624:	fb01 f303 	mul.w	r3, r1, r3
 8000628:	1ad3      	subs	r3, r2, r3
 800062a:	4a53      	ldr	r2, [pc, #332]	; (8000778 <fsm_system_run+0x294>)
 800062c:	6013      	str	r3, [r2, #0]
				update_buffer_low(buffer_duration_time);
 800062e:	4b52      	ldr	r3, [pc, #328]	; (8000778 <fsm_system_run+0x294>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	4618      	mov	r0, r3
 8000634:	f000 f952 	bl	80008dc <update_buffer_low>
			}
			//button 3 is pressed,  duration time of system = buffer_duration_time;
			if(is_pressed(BUTTON_3)){
 8000638:	2003      	movs	r0, #3
 800063a:	f7ff fd87 	bl	800014c <is_pressed>
 800063e:	4603      	mov	r3, r0
 8000640:	2b00      	cmp	r3, #0
 8000642:	d003      	beq.n	800064c <fsm_system_run+0x168>
				duration_time_of_RED = buffer_duration_time;
 8000644:	4b4c      	ldr	r3, [pc, #304]	; (8000778 <fsm_system_run+0x294>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	4a48      	ldr	r2, [pc, #288]	; (800076c <fsm_system_run+0x288>)
 800064a:	6013      	str	r3, [r2, #0]
			}
			//STATE STRANSITION
			//button 1 is pressed, MODIFY_RED_MODE -> MODIFY_YELLOW_MODE
			if(is_pressed(BUTTON_1)){
 800064c:	2001      	movs	r0, #1
 800064e:	f7ff fd7d 	bl	800014c <is_pressed>
 8000652:	4603      	mov	r3, r0
 8000654:	2b00      	cmp	r3, #0
 8000656:	f000 80fc 	beq.w	8000852 <fsm_system_run+0x36e>
				state_led_traffic_1 = YELLOW;
 800065a:	4b42      	ldr	r3, [pc, #264]	; (8000764 <fsm_system_run+0x280>)
 800065c:	220b      	movs	r2, #11
 800065e:	601a      	str	r2, [r3, #0]
				turn_on_traffic_led_1(state_led_traffic_1);
 8000660:	4b40      	ldr	r3, [pc, #256]	; (8000764 <fsm_system_run+0x280>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	4618      	mov	r0, r3
 8000666:	f000 fe03 	bl	8001270 <turn_on_traffic_led_1>
				state_led_traffic_2 = YELLOW;
 800066a:	4b3f      	ldr	r3, [pc, #252]	; (8000768 <fsm_system_run+0x284>)
 800066c:	220b      	movs	r2, #11
 800066e:	601a      	str	r2, [r3, #0]
				turn_on_traffic_led_2(state_led_traffic_2);
 8000670:	4b3d      	ldr	r3, [pc, #244]	; (8000768 <fsm_system_run+0x284>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	4618      	mov	r0, r3
 8000676:	f000 fe4d 	bl	8001314 <turn_on_traffic_led_2>

				is_on = 0;
 800067a:	4b3e      	ldr	r3, [pc, #248]	; (8000774 <fsm_system_run+0x290>)
 800067c:	2200      	movs	r2, #0
 800067e:	601a      	str	r2, [r3, #0]
				set_timer(6, 500);
 8000680:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000684:	2006      	movs	r0, #6
 8000686:	f000 fd63 	bl	8001150 <set_timer>
				buffer_duration_time = duration_time_of_YELLOW;
 800068a:	4b3e      	ldr	r3, [pc, #248]	; (8000784 <fsm_system_run+0x2a0>)
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	4a3a      	ldr	r2, [pc, #232]	; (8000778 <fsm_system_run+0x294>)
 8000690:	6013      	str	r3, [r2, #0]

				update_buffer_high(2000);
 8000692:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000696:	f000 f8f3 	bl	8000880 <update_buffer_high>
				update_buffer_low(buffer_duration_time);
 800069a:	4b37      	ldr	r3, [pc, #220]	; (8000778 <fsm_system_run+0x294>)
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	4618      	mov	r0, r3
 80006a0:	f000 f91c 	bl	80008dc <update_buffer_low>

				mode = MODIFY_YELLOW_MODE;
 80006a4:	4b2e      	ldr	r3, [pc, #184]	; (8000760 <fsm_system_run+0x27c>)
 80006a6:	2203      	movs	r2, #3
 80006a8:	601a      	str	r2, [r3, #0]
			}
		break;
 80006aa:	e0d2      	b.n	8000852 <fsm_system_run+0x36e>
		case MODIFY_YELLOW_MODE:
			blinking_led_traffic(state_led_traffic_1);
 80006ac:	4b2d      	ldr	r3, [pc, #180]	; (8000764 <fsm_system_run+0x280>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	4618      	mov	r0, r3
 80006b2:	f000 fe89 	bl	80013c8 <blinking_led_traffic>

			//button 2 is pressed, buffer_duration_time increase 1, if buffer exceed 99, buffer = 0;
			if(is_pressed(BUTTON_2)){
 80006b6:	2002      	movs	r0, #2
 80006b8:	f7ff fd48 	bl	800014c <is_pressed>
 80006bc:	4603      	mov	r3, r0
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d014      	beq.n	80006ec <fsm_system_run+0x208>
				buffer_duration_time = (buffer_duration_time +1000)% (100*1000);
 80006c2:	4b2d      	ldr	r3, [pc, #180]	; (8000778 <fsm_system_run+0x294>)
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	f503 727a 	add.w	r2, r3, #1000	; 0x3e8
 80006ca:	4b2c      	ldr	r3, [pc, #176]	; (800077c <fsm_system_run+0x298>)
 80006cc:	fb83 1302 	smull	r1, r3, r3, r2
 80006d0:	1359      	asrs	r1, r3, #13
 80006d2:	17d3      	asrs	r3, r2, #31
 80006d4:	1acb      	subs	r3, r1, r3
 80006d6:	492a      	ldr	r1, [pc, #168]	; (8000780 <fsm_system_run+0x29c>)
 80006d8:	fb01 f303 	mul.w	r3, r1, r3
 80006dc:	1ad3      	subs	r3, r2, r3
 80006de:	4a26      	ldr	r2, [pc, #152]	; (8000778 <fsm_system_run+0x294>)
 80006e0:	6013      	str	r3, [r2, #0]
				update_buffer_low(buffer_duration_time);
 80006e2:	4b25      	ldr	r3, [pc, #148]	; (8000778 <fsm_system_run+0x294>)
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	4618      	mov	r0, r3
 80006e8:	f000 f8f8 	bl	80008dc <update_buffer_low>
			}
			//button 3 is pressed,  duration time of system = buffer_duration_time;
			if(is_pressed(BUTTON_3)){
 80006ec:	2003      	movs	r0, #3
 80006ee:	f7ff fd2d 	bl	800014c <is_pressed>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d003      	beq.n	8000700 <fsm_system_run+0x21c>
				duration_time_of_YELLOW = buffer_duration_time;
 80006f8:	4b1f      	ldr	r3, [pc, #124]	; (8000778 <fsm_system_run+0x294>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a21      	ldr	r2, [pc, #132]	; (8000784 <fsm_system_run+0x2a0>)
 80006fe:	6013      	str	r3, [r2, #0]
			}

			//STATE STRANSITION
			//button 1 is pressed,MODIFY_YELLOW_MODE  ->  MODIFY_GREEN_MODE
			if(is_pressed(BUTTON_1)){
 8000700:	2001      	movs	r0, #1
 8000702:	f7ff fd23 	bl	800014c <is_pressed>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	f000 80a4 	beq.w	8000856 <fsm_system_run+0x372>
				state_led_traffic_1 = GREEN;
 800070e:	4b15      	ldr	r3, [pc, #84]	; (8000764 <fsm_system_run+0x280>)
 8000710:	220c      	movs	r2, #12
 8000712:	601a      	str	r2, [r3, #0]
				turn_on_traffic_led_1(state_led_traffic_1);
 8000714:	4b13      	ldr	r3, [pc, #76]	; (8000764 <fsm_system_run+0x280>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	4618      	mov	r0, r3
 800071a:	f000 fda9 	bl	8001270 <turn_on_traffic_led_1>
				state_led_traffic_2 = GREEN;
 800071e:	4b12      	ldr	r3, [pc, #72]	; (8000768 <fsm_system_run+0x284>)
 8000720:	220c      	movs	r2, #12
 8000722:	601a      	str	r2, [r3, #0]
				turn_on_traffic_led_2(state_led_traffic_2);
 8000724:	4b10      	ldr	r3, [pc, #64]	; (8000768 <fsm_system_run+0x284>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	4618      	mov	r0, r3
 800072a:	f000 fdf3 	bl	8001314 <turn_on_traffic_led_2>

				is_on = 0;
 800072e:	4b11      	ldr	r3, [pc, #68]	; (8000774 <fsm_system_run+0x290>)
 8000730:	2200      	movs	r2, #0
 8000732:	601a      	str	r2, [r3, #0]
				set_timer(6, 500);
 8000734:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000738:	2006      	movs	r0, #6
 800073a:	f000 fd09 	bl	8001150 <set_timer>
				buffer_duration_time = duration_time_of_GREEN;
 800073e:	4b0c      	ldr	r3, [pc, #48]	; (8000770 <fsm_system_run+0x28c>)
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	4a0d      	ldr	r2, [pc, #52]	; (8000778 <fsm_system_run+0x294>)
 8000744:	6013      	str	r3, [r2, #0]

				update_buffer_high(3000);
 8000746:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800074a:	f000 f899 	bl	8000880 <update_buffer_high>
				update_buffer_low(buffer_duration_time);
 800074e:	4b0a      	ldr	r3, [pc, #40]	; (8000778 <fsm_system_run+0x294>)
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	4618      	mov	r0, r3
 8000754:	f000 f8c2 	bl	80008dc <update_buffer_low>

				mode = MODIFY_GREEN_MODE;
 8000758:	4b01      	ldr	r3, [pc, #4]	; (8000760 <fsm_system_run+0x27c>)
 800075a:	2204      	movs	r2, #4
 800075c:	601a      	str	r2, [r3, #0]
			}
		break;
 800075e:	e07a      	b.n	8000856 <fsm_system_run+0x372>
 8000760:	200000b4 	.word	0x200000b4
 8000764:	20000050 	.word	0x20000050
 8000768:	20000054 	.word	0x20000054
 800076c:	20000058 	.word	0x20000058
 8000770:	20000060 	.word	0x20000060
 8000774:	20000148 	.word	0x20000148
 8000778:	20000064 	.word	0x20000064
 800077c:	14f8b589 	.word	0x14f8b589
 8000780:	000186a0 	.word	0x000186a0
 8000784:	2000005c 	.word	0x2000005c
		case MODIFY_GREEN_MODE:
			blinking_led_traffic(state_led_traffic_1);
 8000788:	4b35      	ldr	r3, [pc, #212]	; (8000860 <fsm_system_run+0x37c>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	4618      	mov	r0, r3
 800078e:	f000 fe1b 	bl	80013c8 <blinking_led_traffic>
			//button 2 is pressed, buffer_duration_time increase 1, if buffer exceed 99, buffer = 0;
			if(is_pressed(BUTTON_2)){
 8000792:	2002      	movs	r0, #2
 8000794:	f7ff fcda 	bl	800014c <is_pressed>
 8000798:	4603      	mov	r3, r0
 800079a:	2b00      	cmp	r3, #0
 800079c:	d014      	beq.n	80007c8 <fsm_system_run+0x2e4>
				buffer_duration_time = (buffer_duration_time +1000)% (100*1000);
 800079e:	4b31      	ldr	r3, [pc, #196]	; (8000864 <fsm_system_run+0x380>)
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	f503 727a 	add.w	r2, r3, #1000	; 0x3e8
 80007a6:	4b30      	ldr	r3, [pc, #192]	; (8000868 <fsm_system_run+0x384>)
 80007a8:	fb83 1302 	smull	r1, r3, r3, r2
 80007ac:	1359      	asrs	r1, r3, #13
 80007ae:	17d3      	asrs	r3, r2, #31
 80007b0:	1acb      	subs	r3, r1, r3
 80007b2:	492e      	ldr	r1, [pc, #184]	; (800086c <fsm_system_run+0x388>)
 80007b4:	fb01 f303 	mul.w	r3, r1, r3
 80007b8:	1ad3      	subs	r3, r2, r3
 80007ba:	4a2a      	ldr	r2, [pc, #168]	; (8000864 <fsm_system_run+0x380>)
 80007bc:	6013      	str	r3, [r2, #0]
				update_buffer_low(buffer_duration_time);
 80007be:	4b29      	ldr	r3, [pc, #164]	; (8000864 <fsm_system_run+0x380>)
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	4618      	mov	r0, r3
 80007c4:	f000 f88a 	bl	80008dc <update_buffer_low>
			}
			//button 3 is pressed,  duration time of system = buffer_duration_time;
			if(is_pressed(BUTTON_3)){
 80007c8:	2003      	movs	r0, #3
 80007ca:	f7ff fcbf 	bl	800014c <is_pressed>
 80007ce:	4603      	mov	r3, r0
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d003      	beq.n	80007dc <fsm_system_run+0x2f8>
				duration_time_of_GREEN = buffer_duration_time;
 80007d4:	4b23      	ldr	r3, [pc, #140]	; (8000864 <fsm_system_run+0x380>)
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	4a25      	ldr	r2, [pc, #148]	; (8000870 <fsm_system_run+0x38c>)
 80007da:	6013      	str	r3, [r2, #0]
			}

			//STATE STRANSITION
			//button 1 is pressed, MODIFY_GREEN_MODE -> NORMAL_MODE
			if(is_pressed(BUTTON_1)){
 80007dc:	2001      	movs	r0, #1
 80007de:	f7ff fcb5 	bl	800014c <is_pressed>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d038      	beq.n	800085a <fsm_system_run+0x376>
				clear_timer(6);
 80007e8:	2006      	movs	r0, #6
 80007ea:	f000 fccb 	bl	8001184 <clear_timer>
				state_led_traffic_1 = RED;
 80007ee:	4b1c      	ldr	r3, [pc, #112]	; (8000860 <fsm_system_run+0x37c>)
 80007f0:	220a      	movs	r2, #10
 80007f2:	601a      	str	r2, [r3, #0]
				turn_on_traffic_led_1(state_led_traffic_1);
 80007f4:	4b1a      	ldr	r3, [pc, #104]	; (8000860 <fsm_system_run+0x37c>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	4618      	mov	r0, r3
 80007fa:	f000 fd39 	bl	8001270 <turn_on_traffic_led_1>
				state_led_traffic_2 = GREEN;
 80007fe:	4b1d      	ldr	r3, [pc, #116]	; (8000874 <fsm_system_run+0x390>)
 8000800:	220c      	movs	r2, #12
 8000802:	601a      	str	r2, [r3, #0]
				turn_on_traffic_led_2(state_led_traffic_2);
 8000804:	4b1b      	ldr	r3, [pc, #108]	; (8000874 <fsm_system_run+0x390>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	4618      	mov	r0, r3
 800080a:	f000 fd83 	bl	8001314 <turn_on_traffic_led_2>
				set_timer(4, duration_time_of_RED);
 800080e:	4b1a      	ldr	r3, [pc, #104]	; (8000878 <fsm_system_run+0x394>)
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	4619      	mov	r1, r3
 8000814:	2004      	movs	r0, #4
 8000816:	f000 fc9b 	bl	8001150 <set_timer>
				set_timer(5, duration_time_of_GREEN);
 800081a:	4b15      	ldr	r3, [pc, #84]	; (8000870 <fsm_system_run+0x38c>)
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	4619      	mov	r1, r3
 8000820:	2005      	movs	r0, #5
 8000822:	f000 fc95 	bl	8001150 <set_timer>
				update_buffer_high(get_time_of_counter(4));
 8000826:	2004      	movs	r0, #4
 8000828:	f000 fcc4 	bl	80011b4 <get_time_of_counter>
 800082c:	4603      	mov	r3, r0
 800082e:	4618      	mov	r0, r3
 8000830:	f000 f826 	bl	8000880 <update_buffer_high>
				update_buffer_low(get_time_of_counter(5));
 8000834:	2005      	movs	r0, #5
 8000836:	f000 fcbd 	bl	80011b4 <get_time_of_counter>
 800083a:	4603      	mov	r3, r0
 800083c:	4618      	mov	r0, r3
 800083e:	f000 f84d 	bl	80008dc <update_buffer_low>

				mode = NORMAL_MODE;
 8000842:	4b0e      	ldr	r3, [pc, #56]	; (800087c <fsm_system_run+0x398>)
 8000844:	2201      	movs	r2, #1
 8000846:	601a      	str	r2, [r3, #0]
			}
		break;
 8000848:	e007      	b.n	800085a <fsm_system_run+0x376>
		default:
		break;
 800084a:	bf00      	nop
 800084c:	e006      	b.n	800085c <fsm_system_run+0x378>
		break;
 800084e:	bf00      	nop
 8000850:	e004      	b.n	800085c <fsm_system_run+0x378>
		break;
 8000852:	bf00      	nop
 8000854:	e002      	b.n	800085c <fsm_system_run+0x378>
		break;
 8000856:	bf00      	nop
 8000858:	e000      	b.n	800085c <fsm_system_run+0x378>
		break;
 800085a:	bf00      	nop
	}
}
 800085c:	bf00      	nop
 800085e:	bd80      	pop	{r7, pc}
 8000860:	20000050 	.word	0x20000050
 8000864:	20000064 	.word	0x20000064
 8000868:	14f8b589 	.word	0x14f8b589
 800086c:	000186a0 	.word	0x000186a0
 8000870:	20000060 	.word	0x20000060
 8000874:	20000054 	.word	0x20000054
 8000878:	20000058 	.word	0x20000058
 800087c:	200000b4 	.word	0x200000b4

08000880 <update_buffer_high>:
#include "led_7_seg.h"

int buffer_output [NUMBER_OF_BUFFER] = {0};


void update_buffer_high(int number){
 8000880:	b480      	push	{r7}
 8000882:	b083      	sub	sp, #12
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]
	number /= 1000;
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	4a11      	ldr	r2, [pc, #68]	; (80008d0 <update_buffer_high+0x50>)
 800088c:	fb82 1203 	smull	r1, r2, r2, r3
 8000890:	1192      	asrs	r2, r2, #6
 8000892:	17db      	asrs	r3, r3, #31
 8000894:	1ad3      	subs	r3, r2, r3
 8000896:	607b      	str	r3, [r7, #4]
	buffer_output[0] = number/10;
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	4a0e      	ldr	r2, [pc, #56]	; (80008d4 <update_buffer_high+0x54>)
 800089c:	fb82 1203 	smull	r1, r2, r2, r3
 80008a0:	1092      	asrs	r2, r2, #2
 80008a2:	17db      	asrs	r3, r3, #31
 80008a4:	1ad3      	subs	r3, r2, r3
 80008a6:	4a0c      	ldr	r2, [pc, #48]	; (80008d8 <update_buffer_high+0x58>)
 80008a8:	6013      	str	r3, [r2, #0]
	buffer_output[1] = number%10;
 80008aa:	6879      	ldr	r1, [r7, #4]
 80008ac:	4b09      	ldr	r3, [pc, #36]	; (80008d4 <update_buffer_high+0x54>)
 80008ae:	fb83 2301 	smull	r2, r3, r3, r1
 80008b2:	109a      	asrs	r2, r3, #2
 80008b4:	17cb      	asrs	r3, r1, #31
 80008b6:	1ad2      	subs	r2, r2, r3
 80008b8:	4613      	mov	r3, r2
 80008ba:	009b      	lsls	r3, r3, #2
 80008bc:	4413      	add	r3, r2
 80008be:	005b      	lsls	r3, r3, #1
 80008c0:	1aca      	subs	r2, r1, r3
 80008c2:	4b05      	ldr	r3, [pc, #20]	; (80008d8 <update_buffer_high+0x58>)
 80008c4:	605a      	str	r2, [r3, #4]
}
 80008c6:	bf00      	nop
 80008c8:	370c      	adds	r7, #12
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bc80      	pop	{r7}
 80008ce:	4770      	bx	lr
 80008d0:	10624dd3 	.word	0x10624dd3
 80008d4:	66666667 	.word	0x66666667
 80008d8:	200000b8 	.word	0x200000b8

080008dc <update_buffer_low>:
void update_buffer_low(int number){
 80008dc:	b480      	push	{r7}
 80008de:	b083      	sub	sp, #12
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
	number /= 1000;
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	4a11      	ldr	r2, [pc, #68]	; (800092c <update_buffer_low+0x50>)
 80008e8:	fb82 1203 	smull	r1, r2, r2, r3
 80008ec:	1192      	asrs	r2, r2, #6
 80008ee:	17db      	asrs	r3, r3, #31
 80008f0:	1ad3      	subs	r3, r2, r3
 80008f2:	607b      	str	r3, [r7, #4]
	buffer_output[2] = number/10;
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	4a0e      	ldr	r2, [pc, #56]	; (8000930 <update_buffer_low+0x54>)
 80008f8:	fb82 1203 	smull	r1, r2, r2, r3
 80008fc:	1092      	asrs	r2, r2, #2
 80008fe:	17db      	asrs	r3, r3, #31
 8000900:	1ad3      	subs	r3, r2, r3
 8000902:	4a0c      	ldr	r2, [pc, #48]	; (8000934 <update_buffer_low+0x58>)
 8000904:	6093      	str	r3, [r2, #8]
	buffer_output[3] = number%10;
 8000906:	6879      	ldr	r1, [r7, #4]
 8000908:	4b09      	ldr	r3, [pc, #36]	; (8000930 <update_buffer_low+0x54>)
 800090a:	fb83 2301 	smull	r2, r3, r3, r1
 800090e:	109a      	asrs	r2, r3, #2
 8000910:	17cb      	asrs	r3, r1, #31
 8000912:	1ad2      	subs	r2, r2, r3
 8000914:	4613      	mov	r3, r2
 8000916:	009b      	lsls	r3, r3, #2
 8000918:	4413      	add	r3, r2
 800091a:	005b      	lsls	r3, r3, #1
 800091c:	1aca      	subs	r2, r1, r3
 800091e:	4b05      	ldr	r3, [pc, #20]	; (8000934 <update_buffer_low+0x58>)
 8000920:	60da      	str	r2, [r3, #12]
}
 8000922:	bf00      	nop
 8000924:	370c      	adds	r7, #12
 8000926:	46bd      	mov	sp, r7
 8000928:	bc80      	pop	{r7}
 800092a:	4770      	bx	lr
 800092c:	10624dd3 	.word	0x10624dd3
 8000930:	66666667 	.word	0x66666667
 8000934:	200000b8 	.word	0x200000b8

08000938 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800093c:	f000 fd94 	bl	8001468 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000940:	f000 f81e 	bl	8000980 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000944:	f000 f920 	bl	8000b88 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000948:	f000 f85c 	bl	8000a04 <MX_TIM2_Init>
  MX_TIM3_Init();
 800094c:	f000 f8a6 	bl	8000a9c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
HAL_TIM_Base_Start_IT(&htim2);
 8000950:	4808      	ldr	r0, [pc, #32]	; (8000974 <main+0x3c>)
 8000952:	f001 fce5 	bl	8002320 <HAL_TIM_Base_Start_IT>
HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000956:	2100      	movs	r1, #0
 8000958:	4807      	ldr	r0, [pc, #28]	; (8000978 <main+0x40>)
 800095a:	f001 fd8b 	bl	8002474 <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
mode = INIT_SYSTEM;
 800095e:	4b07      	ldr	r3, [pc, #28]	; (800097c <main+0x44>)
 8000960:	2200      	movs	r2, #0
 8000962:	601a      	str	r2, [r3, #0]


  while (1)
  {

	  fsm_for_button();
 8000964:	f7ff fc94 	bl	8000290 <fsm_for_button>
	  fsm_system_run();
 8000968:	f7ff fdbc 	bl	80004e4 <fsm_system_run>
	  fsm_pedestrian_run();
 800096c:	f000 fa22 	bl	8000db4 <fsm_pedestrian_run>
	  fsm_for_button();
 8000970:	e7f8      	b.n	8000964 <main+0x2c>
 8000972:	bf00      	nop
 8000974:	20000194 	.word	0x20000194
 8000978:	2000014c 	.word	0x2000014c
 800097c:	200000b4 	.word	0x200000b4

08000980 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b090      	sub	sp, #64	; 0x40
 8000984:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000986:	f107 0318 	add.w	r3, r7, #24
 800098a:	2228      	movs	r2, #40	; 0x28
 800098c:	2100      	movs	r1, #0
 800098e:	4618      	mov	r0, r3
 8000990:	f002 fbf8 	bl	8003184 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000994:	1d3b      	adds	r3, r7, #4
 8000996:	2200      	movs	r2, #0
 8000998:	601a      	str	r2, [r3, #0]
 800099a:	605a      	str	r2, [r3, #4]
 800099c:	609a      	str	r2, [r3, #8]
 800099e:	60da      	str	r2, [r3, #12]
 80009a0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80009a2:	2302      	movs	r3, #2
 80009a4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009a6:	2301      	movs	r3, #1
 80009a8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009aa:	2310      	movs	r3, #16
 80009ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009ae:	2302      	movs	r3, #2
 80009b0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80009b2:	2300      	movs	r3, #0
 80009b4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80009b6:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80009ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009bc:	f107 0318 	add.w	r3, r7, #24
 80009c0:	4618      	mov	r0, r3
 80009c2:	f001 f875 	bl	8001ab0 <HAL_RCC_OscConfig>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d001      	beq.n	80009d0 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80009cc:	f000 f97a 	bl	8000cc4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009d0:	230f      	movs	r3, #15
 80009d2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009d4:	2302      	movs	r3, #2
 80009d6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009d8:	2300      	movs	r3, #0
 80009da:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80009dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80009e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009e2:	2300      	movs	r3, #0
 80009e4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80009e6:	1d3b      	adds	r3, r7, #4
 80009e8:	2102      	movs	r1, #2
 80009ea:	4618      	mov	r0, r3
 80009ec:	f001 fae0 	bl	8001fb0 <HAL_RCC_ClockConfig>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d001      	beq.n	80009fa <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80009f6:	f000 f965 	bl	8000cc4 <Error_Handler>
  }
}
 80009fa:	bf00      	nop
 80009fc:	3740      	adds	r7, #64	; 0x40
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
	...

08000a04 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b086      	sub	sp, #24
 8000a08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a0a:	f107 0308 	add.w	r3, r7, #8
 8000a0e:	2200      	movs	r2, #0
 8000a10:	601a      	str	r2, [r3, #0]
 8000a12:	605a      	str	r2, [r3, #4]
 8000a14:	609a      	str	r2, [r3, #8]
 8000a16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a18:	463b      	mov	r3, r7
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	601a      	str	r2, [r3, #0]
 8000a1e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000a20:	4b1d      	ldr	r3, [pc, #116]	; (8000a98 <MX_TIM2_Init+0x94>)
 8000a22:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000a26:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 63999;
 8000a28:	4b1b      	ldr	r3, [pc, #108]	; (8000a98 <MX_TIM2_Init+0x94>)
 8000a2a:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 8000a2e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a30:	4b19      	ldr	r3, [pc, #100]	; (8000a98 <MX_TIM2_Init+0x94>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10;
 8000a36:	4b18      	ldr	r3, [pc, #96]	; (8000a98 <MX_TIM2_Init+0x94>)
 8000a38:	220a      	movs	r2, #10
 8000a3a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a3c:	4b16      	ldr	r3, [pc, #88]	; (8000a98 <MX_TIM2_Init+0x94>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a42:	4b15      	ldr	r3, [pc, #84]	; (8000a98 <MX_TIM2_Init+0x94>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000a48:	4813      	ldr	r0, [pc, #76]	; (8000a98 <MX_TIM2_Init+0x94>)
 8000a4a:	f001 fc19 	bl	8002280 <HAL_TIM_Base_Init>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d001      	beq.n	8000a58 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000a54:	f000 f936 	bl	8000cc4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a58:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a5c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000a5e:	f107 0308 	add.w	r3, r7, #8
 8000a62:	4619      	mov	r1, r3
 8000a64:	480c      	ldr	r0, [pc, #48]	; (8000a98 <MX_TIM2_Init+0x94>)
 8000a66:	f001 ff6d 	bl	8002944 <HAL_TIM_ConfigClockSource>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d001      	beq.n	8000a74 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000a70:	f000 f928 	bl	8000cc4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a74:	2300      	movs	r3, #0
 8000a76:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a7c:	463b      	mov	r3, r7
 8000a7e:	4619      	mov	r1, r3
 8000a80:	4805      	ldr	r0, [pc, #20]	; (8000a98 <MX_TIM2_Init+0x94>)
 8000a82:	f002 faeb 	bl	800305c <HAL_TIMEx_MasterConfigSynchronization>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d001      	beq.n	8000a90 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000a8c:	f000 f91a 	bl	8000cc4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000a90:	bf00      	nop
 8000a92:	3718      	adds	r7, #24
 8000a94:	46bd      	mov	sp, r7
 8000a96:	bd80      	pop	{r7, pc}
 8000a98:	20000194 	.word	0x20000194

08000a9c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b08e      	sub	sp, #56	; 0x38
 8000aa0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000aa2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	601a      	str	r2, [r3, #0]
 8000aaa:	605a      	str	r2, [r3, #4]
 8000aac:	609a      	str	r2, [r3, #8]
 8000aae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ab0:	f107 0320 	add.w	r3, r7, #32
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	601a      	str	r2, [r3, #0]
 8000ab8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000aba:	1d3b      	adds	r3, r7, #4
 8000abc:	2200      	movs	r2, #0
 8000abe:	601a      	str	r2, [r3, #0]
 8000ac0:	605a      	str	r2, [r3, #4]
 8000ac2:	609a      	str	r2, [r3, #8]
 8000ac4:	60da      	str	r2, [r3, #12]
 8000ac6:	611a      	str	r2, [r3, #16]
 8000ac8:	615a      	str	r2, [r3, #20]
 8000aca:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000acc:	4b2c      	ldr	r3, [pc, #176]	; (8000b80 <MX_TIM3_Init+0xe4>)
 8000ace:	4a2d      	ldr	r2, [pc, #180]	; (8000b84 <MX_TIM3_Init+0xe8>)
 8000ad0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63;
 8000ad2:	4b2b      	ldr	r3, [pc, #172]	; (8000b80 <MX_TIM3_Init+0xe4>)
 8000ad4:	223f      	movs	r2, #63	; 0x3f
 8000ad6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ad8:	4b29      	ldr	r3, [pc, #164]	; (8000b80 <MX_TIM3_Init+0xe4>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8000ade:	4b28      	ldr	r3, [pc, #160]	; (8000b80 <MX_TIM3_Init+0xe4>)
 8000ae0:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000ae4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ae6:	4b26      	ldr	r3, [pc, #152]	; (8000b80 <MX_TIM3_Init+0xe4>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000aec:	4b24      	ldr	r3, [pc, #144]	; (8000b80 <MX_TIM3_Init+0xe4>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000af2:	4823      	ldr	r0, [pc, #140]	; (8000b80 <MX_TIM3_Init+0xe4>)
 8000af4:	f001 fbc4 	bl	8002280 <HAL_TIM_Base_Init>
 8000af8:	4603      	mov	r3, r0
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d001      	beq.n	8000b02 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000afe:	f000 f8e1 	bl	8000cc4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b02:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b06:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000b08:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	481c      	ldr	r0, [pc, #112]	; (8000b80 <MX_TIM3_Init+0xe4>)
 8000b10:	f001 ff18 	bl	8002944 <HAL_TIM_ConfigClockSource>
 8000b14:	4603      	mov	r3, r0
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d001      	beq.n	8000b1e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000b1a:	f000 f8d3 	bl	8000cc4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000b1e:	4818      	ldr	r0, [pc, #96]	; (8000b80 <MX_TIM3_Init+0xe4>)
 8000b20:	f001 fc50 	bl	80023c4 <HAL_TIM_PWM_Init>
 8000b24:	4603      	mov	r3, r0
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d001      	beq.n	8000b2e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000b2a:	f000 f8cb 	bl	8000cc4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b32:	2300      	movs	r3, #0
 8000b34:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000b36:	f107 0320 	add.w	r3, r7, #32
 8000b3a:	4619      	mov	r1, r3
 8000b3c:	4810      	ldr	r0, [pc, #64]	; (8000b80 <MX_TIM3_Init+0xe4>)
 8000b3e:	f002 fa8d 	bl	800305c <HAL_TIMEx_MasterConfigSynchronization>
 8000b42:	4603      	mov	r3, r0
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d001      	beq.n	8000b4c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000b48:	f000 f8bc 	bl	8000cc4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b4c:	2360      	movs	r3, #96	; 0x60
 8000b4e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000b50:	2300      	movs	r3, #0
 8000b52:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b54:	2300      	movs	r3, #0
 8000b56:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b5c:	1d3b      	adds	r3, r7, #4
 8000b5e:	2200      	movs	r2, #0
 8000b60:	4619      	mov	r1, r3
 8000b62:	4807      	ldr	r0, [pc, #28]	; (8000b80 <MX_TIM3_Init+0xe4>)
 8000b64:	f001 fe30 	bl	80027c8 <HAL_TIM_PWM_ConfigChannel>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d001      	beq.n	8000b72 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000b6e:	f000 f8a9 	bl	8000cc4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000b72:	4803      	ldr	r0, [pc, #12]	; (8000b80 <MX_TIM3_Init+0xe4>)
 8000b74:	f000 fa82 	bl	800107c <HAL_TIM_MspPostInit>

}
 8000b78:	bf00      	nop
 8000b7a:	3738      	adds	r7, #56	; 0x38
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	2000014c 	.word	0x2000014c
 8000b84:	40000400 	.word	0x40000400

08000b88 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b086      	sub	sp, #24
 8000b8c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b8e:	f107 0308 	add.w	r3, r7, #8
 8000b92:	2200      	movs	r2, #0
 8000b94:	601a      	str	r2, [r3, #0]
 8000b96:	605a      	str	r2, [r3, #4]
 8000b98:	609a      	str	r2, [r3, #8]
 8000b9a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b9c:	4b2e      	ldr	r3, [pc, #184]	; (8000c58 <MX_GPIO_Init+0xd0>)
 8000b9e:	699b      	ldr	r3, [r3, #24]
 8000ba0:	4a2d      	ldr	r2, [pc, #180]	; (8000c58 <MX_GPIO_Init+0xd0>)
 8000ba2:	f043 0304 	orr.w	r3, r3, #4
 8000ba6:	6193      	str	r3, [r2, #24]
 8000ba8:	4b2b      	ldr	r3, [pc, #172]	; (8000c58 <MX_GPIO_Init+0xd0>)
 8000baa:	699b      	ldr	r3, [r3, #24]
 8000bac:	f003 0304 	and.w	r3, r3, #4
 8000bb0:	607b      	str	r3, [r7, #4]
 8000bb2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bb4:	4b28      	ldr	r3, [pc, #160]	; (8000c58 <MX_GPIO_Init+0xd0>)
 8000bb6:	699b      	ldr	r3, [r3, #24]
 8000bb8:	4a27      	ldr	r2, [pc, #156]	; (8000c58 <MX_GPIO_Init+0xd0>)
 8000bba:	f043 0308 	orr.w	r3, r3, #8
 8000bbe:	6193      	str	r3, [r2, #24]
 8000bc0:	4b25      	ldr	r3, [pc, #148]	; (8000c58 <MX_GPIO_Init+0xd0>)
 8000bc2:	699b      	ldr	r3, [r3, #24]
 8000bc4:	f003 0308 	and.w	r3, r3, #8
 8000bc8:	603b      	str	r3, [r7, #0]
 8000bca:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D6_Pin|D3_Pin|D5_Pin|D4_Pin, GPIO_PIN_RESET);
 8000bcc:	2200      	movs	r2, #0
 8000bce:	f44f 6187 	mov.w	r1, #1080	; 0x438
 8000bd2:	4822      	ldr	r0, [pc, #136]	; (8000c5c <MX_GPIO_Init+0xd4>)
 8000bd4:	f000 ff53 	bl	8001a7e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, D7_Pin|D2_Pin, GPIO_PIN_RESET);
 8000bd8:	2200      	movs	r2, #0
 8000bda:	f44f 61a0 	mov.w	r1, #1280	; 0x500
 8000bde:	4820      	ldr	r0, [pc, #128]	; (8000c60 <MX_GPIO_Init+0xd8>)
 8000be0:	f000 ff4d 	bl	8001a7e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin;
 8000be4:	2313      	movs	r3, #19
 8000be6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000be8:	2300      	movs	r3, #0
 8000bea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bec:	2301      	movs	r3, #1
 8000bee:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bf0:	f107 0308 	add.w	r3, r7, #8
 8000bf4:	4619      	mov	r1, r3
 8000bf6:	481a      	ldr	r0, [pc, #104]	; (8000c60 <MX_GPIO_Init+0xd8>)
 8000bf8:	f000 fda6 	bl	8001748 <HAL_GPIO_Init>

  /*Configure GPIO pin : A3_Pin */
  GPIO_InitStruct.Pin = A3_Pin;
 8000bfc:	2301      	movs	r3, #1
 8000bfe:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c00:	2300      	movs	r3, #0
 8000c02:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c04:	2301      	movs	r3, #1
 8000c06:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(A3_GPIO_Port, &GPIO_InitStruct);
 8000c08:	f107 0308 	add.w	r3, r7, #8
 8000c0c:	4619      	mov	r1, r3
 8000c0e:	4813      	ldr	r0, [pc, #76]	; (8000c5c <MX_GPIO_Init+0xd4>)
 8000c10:	f000 fd9a 	bl	8001748 <HAL_GPIO_Init>

  /*Configure GPIO pins : D6_Pin D3_Pin D5_Pin D4_Pin */
  GPIO_InitStruct.Pin = D6_Pin|D3_Pin|D5_Pin|D4_Pin;
 8000c14:	f44f 6387 	mov.w	r3, #1080	; 0x438
 8000c18:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c1a:	2301      	movs	r3, #1
 8000c1c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c22:	2302      	movs	r3, #2
 8000c24:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c26:	f107 0308 	add.w	r3, r7, #8
 8000c2a:	4619      	mov	r1, r3
 8000c2c:	480b      	ldr	r0, [pc, #44]	; (8000c5c <MX_GPIO_Init+0xd4>)
 8000c2e:	f000 fd8b 	bl	8001748 <HAL_GPIO_Init>

  /*Configure GPIO pins : D7_Pin D2_Pin */
  GPIO_InitStruct.Pin = D7_Pin|D2_Pin;
 8000c32:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8000c36:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c38:	2301      	movs	r3, #1
 8000c3a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c40:	2302      	movs	r3, #2
 8000c42:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c44:	f107 0308 	add.w	r3, r7, #8
 8000c48:	4619      	mov	r1, r3
 8000c4a:	4805      	ldr	r0, [pc, #20]	; (8000c60 <MX_GPIO_Init+0xd8>)
 8000c4c:	f000 fd7c 	bl	8001748 <HAL_GPIO_Init>

}
 8000c50:	bf00      	nop
 8000c52:	3718      	adds	r7, #24
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	40021000 	.word	0x40021000
 8000c5c:	40010c00 	.word	0x40010c00
 8000c60:	40010800 	.word	0x40010800

08000c64 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b082      	sub	sp, #8
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
	timer_run();
 8000c6c:	f000 fad0 	bl	8001210 <timer_run>
	read_input();
 8000c70:	f7ff fa8a 	bl	8000188 <read_input>
	control_buzzer();
 8000c74:	f000 f804 	bl	8000c80 <control_buzzer>
}
 8000c78:	bf00      	nop
 8000c7a:	3708      	adds	r7, #8
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	bd80      	pop	{r7, pc}

08000c80 <control_buzzer>:

void control_buzzer(){
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0
	if(buzzer_flag == 1){
 8000c84:	4b0c      	ldr	r3, [pc, #48]	; (8000cb8 <control_buzzer+0x38>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	2b01      	cmp	r3, #1
 8000c8a:	d10c      	bne.n	8000ca6 <control_buzzer+0x26>
		__HAL_TIM_SetCompare (&htim3,TIM_CHANNEL_1, 1000 - freq);
 8000c8c:	4b0b      	ldr	r3, [pc, #44]	; (8000cbc <control_buzzer+0x3c>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	f5c3 727a 	rsb	r2, r3, #1000	; 0x3e8
 8000c94:	4b0a      	ldr	r3, [pc, #40]	; (8000cc0 <control_buzzer+0x40>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	635a      	str	r2, [r3, #52]	; 0x34
		freq  += 1;
 8000c9a:	4b08      	ldr	r3, [pc, #32]	; (8000cbc <control_buzzer+0x3c>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	3301      	adds	r3, #1
 8000ca0:	4a06      	ldr	r2, [pc, #24]	; (8000cbc <control_buzzer+0x3c>)
 8000ca2:	6013      	str	r3, [r2, #0]
	}
	else{
		__HAL_TIM_SetCompare (&htim3,TIM_CHANNEL_1, 1000);
	}
}
 8000ca4:	e004      	b.n	8000cb0 <control_buzzer+0x30>
		__HAL_TIM_SetCompare (&htim3,TIM_CHANNEL_1, 1000);
 8000ca6:	4b06      	ldr	r3, [pc, #24]	; (8000cc0 <control_buzzer+0x40>)
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000cae:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000cb0:	bf00      	nop
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bc80      	pop	{r7}
 8000cb6:	4770      	bx	lr
 8000cb8:	200000cc 	.word	0x200000cc
 8000cbc:	200000c8 	.word	0x200000c8
 8000cc0:	2000014c 	.word	0x2000014c

08000cc4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cc8:	b672      	cpsid	i
}
 8000cca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ccc:	e7fe      	b.n	8000ccc <Error_Handler+0x8>
	...

08000cd0 <turn_on_buzzer>:

#include "pedestrian.h"
int state_of_pedestrian = OFF_PEDESTRIAN;
int freq = 0;
int buzzer_flag = 0;
void turn_on_buzzer(){
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0
	buzzer_flag = 1;
 8000cd4:	4b03      	ldr	r3, [pc, #12]	; (8000ce4 <turn_on_buzzer+0x14>)
 8000cd6:	2201      	movs	r2, #1
 8000cd8:	601a      	str	r2, [r3, #0]
}
 8000cda:	bf00      	nop
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bc80      	pop	{r7}
 8000ce0:	4770      	bx	lr
 8000ce2:	bf00      	nop
 8000ce4:	200000cc 	.word	0x200000cc

08000ce8 <turn_off_buzzer>:


void turn_off_buzzer(){
 8000ce8:	b480      	push	{r7}
 8000cea:	af00      	add	r7, sp, #0
	freq = 0;
 8000cec:	4b04      	ldr	r3, [pc, #16]	; (8000d00 <turn_off_buzzer+0x18>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	601a      	str	r2, [r3, #0]
	buzzer_flag = 0;
 8000cf2:	4b04      	ldr	r3, [pc, #16]	; (8000d04 <turn_off_buzzer+0x1c>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	601a      	str	r2, [r3, #0]
}
 8000cf8:	bf00      	nop
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bc80      	pop	{r7}
 8000cfe:	4770      	bx	lr
 8000d00:	200000c8 	.word	0x200000c8
 8000d04:	200000cc 	.word	0x200000cc

08000d08 <turn_on_led_PED>:


void turn_on_led_PED(int state){
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
	switch(state){
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	2b0c      	cmp	r3, #12
 8000d14:	d016      	beq.n	8000d44 <turn_on_led_PED+0x3c>
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	2b0c      	cmp	r3, #12
 8000d1a:	dc2d      	bgt.n	8000d78 <turn_on_led_PED+0x70>
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	2b0a      	cmp	r3, #10
 8000d20:	d003      	beq.n	8000d2a <turn_on_led_PED+0x22>
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	2b0b      	cmp	r3, #11
 8000d26:	d01a      	beq.n	8000d5e <turn_on_led_PED+0x56>
		case YELLOW:
			HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, SET);
			HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, SET);
		break;
		default:
		break;
 8000d28:	e026      	b.n	8000d78 <turn_on_led_PED+0x70>
			HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, SET);
 8000d2a:	2201      	movs	r2, #1
 8000d2c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d30:	4814      	ldr	r0, [pc, #80]	; (8000d84 <turn_on_led_PED+0x7c>)
 8000d32:	f000 fea4 	bl	8001a7e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, RESET);
 8000d36:	2200      	movs	r2, #0
 8000d38:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d3c:	4812      	ldr	r0, [pc, #72]	; (8000d88 <turn_on_led_PED+0x80>)
 8000d3e:	f000 fe9e 	bl	8001a7e <HAL_GPIO_WritePin>
		break;
 8000d42:	e01a      	b.n	8000d7a <turn_on_led_PED+0x72>
			HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, RESET);
 8000d44:	2200      	movs	r2, #0
 8000d46:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d4a:	480e      	ldr	r0, [pc, #56]	; (8000d84 <turn_on_led_PED+0x7c>)
 8000d4c:	f000 fe97 	bl	8001a7e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, SET);
 8000d50:	2201      	movs	r2, #1
 8000d52:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d56:	480c      	ldr	r0, [pc, #48]	; (8000d88 <turn_on_led_PED+0x80>)
 8000d58:	f000 fe91 	bl	8001a7e <HAL_GPIO_WritePin>
		break;
 8000d5c:	e00d      	b.n	8000d7a <turn_on_led_PED+0x72>
			HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, SET);
 8000d5e:	2201      	movs	r2, #1
 8000d60:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d64:	4807      	ldr	r0, [pc, #28]	; (8000d84 <turn_on_led_PED+0x7c>)
 8000d66:	f000 fe8a 	bl	8001a7e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, SET);
 8000d6a:	2201      	movs	r2, #1
 8000d6c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d70:	4805      	ldr	r0, [pc, #20]	; (8000d88 <turn_on_led_PED+0x80>)
 8000d72:	f000 fe84 	bl	8001a7e <HAL_GPIO_WritePin>
		break;
 8000d76:	e000      	b.n	8000d7a <turn_on_led_PED+0x72>
		break;
 8000d78:	bf00      	nop
	}
}
 8000d7a:	bf00      	nop
 8000d7c:	3708      	adds	r7, #8
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	40010c00 	.word	0x40010c00
 8000d88:	40010800 	.word	0x40010800

08000d8c <turn_off_led_PED>:
void turn_off_led_PED(){
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, RESET);
 8000d90:	2200      	movs	r2, #0
 8000d92:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d96:	4805      	ldr	r0, [pc, #20]	; (8000dac <turn_off_led_PED+0x20>)
 8000d98:	f000 fe71 	bl	8001a7e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, RESET);
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000da2:	4803      	ldr	r0, [pc, #12]	; (8000db0 <turn_off_led_PED+0x24>)
 8000da4:	f000 fe6b 	bl	8001a7e <HAL_GPIO_WritePin>
}
 8000da8:	bf00      	nop
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	40010c00 	.word	0x40010c00
 8000db0:	40010800 	.word	0x40010800

08000db4 <fsm_pedestrian_run>:




void fsm_pedestrian_run(){
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
	switch(state_of_pedestrian){
 8000db8:	4b75      	ldr	r3, [pc, #468]	; (8000f90 <fsm_pedestrian_run+0x1dc>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	3b1e      	subs	r3, #30
 8000dbe:	2b03      	cmp	r3, #3
 8000dc0:	f200 80da 	bhi.w	8000f78 <fsm_pedestrian_run+0x1c4>
 8000dc4:	a201      	add	r2, pc, #4	; (adr r2, 8000dcc <fsm_pedestrian_run+0x18>)
 8000dc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dca:	bf00      	nop
 8000dcc:	08000ddd 	.word	0x08000ddd
 8000dd0:	08000e65 	.word	0x08000e65
 8000dd4:	08000ee1 	.word	0x08000ee1
 8000dd8:	08000f65 	.word	0x08000f65
	case OFF_PEDESTRIAN:

		if(is_pressed( BUTTON_0 )){
 8000ddc:	2000      	movs	r0, #0
 8000dde:	f7ff f9b5 	bl	800014c <is_pressed>
 8000de2:	4603      	mov	r3, r0
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	f000 80c9 	beq.w	8000f7c <fsm_pedestrian_run+0x1c8>
			if(mode == NORMAL_MODE){
 8000dea:	4b6a      	ldr	r3, [pc, #424]	; (8000f94 <fsm_pedestrian_run+0x1e0>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	2b01      	cmp	r3, #1
 8000df0:	d131      	bne.n	8000e56 <fsm_pedestrian_run+0xa2>
				set_timer( 7 ,duration_time_of_RED + duration_time_of_YELLOW+ duration_time_of_GREEN);
 8000df2:	4b69      	ldr	r3, [pc, #420]	; (8000f98 <fsm_pedestrian_run+0x1e4>)
 8000df4:	681a      	ldr	r2, [r3, #0]
 8000df6:	4b69      	ldr	r3, [pc, #420]	; (8000f9c <fsm_pedestrian_run+0x1e8>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	441a      	add	r2, r3
 8000dfc:	4b68      	ldr	r3, [pc, #416]	; (8000fa0 <fsm_pedestrian_run+0x1ec>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	4413      	add	r3, r2
 8000e02:	4619      	mov	r1, r3
 8000e04:	2007      	movs	r0, #7
 8000e06:	f000 f9a3 	bl	8001150 <set_timer>
				if(state_led_traffic_1 != RED){
 8000e0a:	4b66      	ldr	r3, [pc, #408]	; (8000fa4 <fsm_pedestrian_run+0x1f0>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	2b0a      	cmp	r3, #10
 8000e10:	d006      	beq.n	8000e20 <fsm_pedestrian_run+0x6c>
					state_of_pedestrian = RED_PEDESTRIAN;
 8000e12:	4b5f      	ldr	r3, [pc, #380]	; (8000f90 <fsm_pedestrian_run+0x1dc>)
 8000e14:	221f      	movs	r2, #31
 8000e16:	601a      	str	r2, [r3, #0]
					turn_on_led_PED(RED);
 8000e18:	200a      	movs	r0, #10
 8000e1a:	f7ff ff75 	bl	8000d08 <turn_on_led_PED>
				state_of_pedestrian = YELLOW_PEDESTRIAN;
				turn_on_led_PED(YELLOW);
			}
		}

	break;
 8000e1e:	e0ad      	b.n	8000f7c <fsm_pedestrian_run+0x1c8>
				else if(get_time_of_counter(4) <= 1000 && state_led_traffic_1 == RED){
 8000e20:	2004      	movs	r0, #4
 8000e22:	f000 f9c7 	bl	80011b4 <get_time_of_counter>
 8000e26:	4603      	mov	r3, r0
 8000e28:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000e2c:	dc0a      	bgt.n	8000e44 <fsm_pedestrian_run+0x90>
 8000e2e:	4b5d      	ldr	r3, [pc, #372]	; (8000fa4 <fsm_pedestrian_run+0x1f0>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	2b0a      	cmp	r3, #10
 8000e34:	d106      	bne.n	8000e44 <fsm_pedestrian_run+0x90>
					state_of_pedestrian = RED_PEDESTRIAN;
 8000e36:	4b56      	ldr	r3, [pc, #344]	; (8000f90 <fsm_pedestrian_run+0x1dc>)
 8000e38:	221f      	movs	r2, #31
 8000e3a:	601a      	str	r2, [r3, #0]
					turn_on_led_PED(RED);
 8000e3c:	200a      	movs	r0, #10
 8000e3e:	f7ff ff63 	bl	8000d08 <turn_on_led_PED>
	break;
 8000e42:	e09b      	b.n	8000f7c <fsm_pedestrian_run+0x1c8>
					state_of_pedestrian = GREEN_PEDESTRIAN;
 8000e44:	4b52      	ldr	r3, [pc, #328]	; (8000f90 <fsm_pedestrian_run+0x1dc>)
 8000e46:	2220      	movs	r2, #32
 8000e48:	601a      	str	r2, [r3, #0]
					turn_on_buzzer();
 8000e4a:	f7ff ff41 	bl	8000cd0 <turn_on_buzzer>
					turn_on_led_PED(GREEN);
 8000e4e:	200c      	movs	r0, #12
 8000e50:	f7ff ff5a 	bl	8000d08 <turn_on_led_PED>
	break;
 8000e54:	e092      	b.n	8000f7c <fsm_pedestrian_run+0x1c8>
				state_of_pedestrian = YELLOW_PEDESTRIAN;
 8000e56:	4b4e      	ldr	r3, [pc, #312]	; (8000f90 <fsm_pedestrian_run+0x1dc>)
 8000e58:	2221      	movs	r2, #33	; 0x21
 8000e5a:	601a      	str	r2, [r3, #0]
				turn_on_led_PED(YELLOW);
 8000e5c:	200b      	movs	r0, #11
 8000e5e:	f7ff ff53 	bl	8000d08 <turn_on_led_PED>
	break;
 8000e62:	e08b      	b.n	8000f7c <fsm_pedestrian_run+0x1c8>
	case RED_PEDESTRIAN:

		if(is_pressed( BUTTON_0 )){
 8000e64:	2000      	movs	r0, #0
 8000e66:	f7ff f971 	bl	800014c <is_pressed>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d00b      	beq.n	8000e88 <fsm_pedestrian_run+0xd4>
			set_timer( 7 ,  duration_time_of_RED + duration_time_of_YELLOW+ duration_time_of_GREEN);
 8000e70:	4b49      	ldr	r3, [pc, #292]	; (8000f98 <fsm_pedestrian_run+0x1e4>)
 8000e72:	681a      	ldr	r2, [r3, #0]
 8000e74:	4b49      	ldr	r3, [pc, #292]	; (8000f9c <fsm_pedestrian_run+0x1e8>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	441a      	add	r2, r3
 8000e7a:	4b49      	ldr	r3, [pc, #292]	; (8000fa0 <fsm_pedestrian_run+0x1ec>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	4413      	add	r3, r2
 8000e80:	4619      	mov	r1, r3
 8000e82:	2007      	movs	r0, #7
 8000e84:	f000 f964 	bl	8001150 <set_timer>
		}


		if(is_timer_timeout( 7 )){
 8000e88:	2007      	movs	r0, #7
 8000e8a:	f000 f9a7 	bl	80011dc <is_timer_timeout>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d004      	beq.n	8000e9e <fsm_pedestrian_run+0xea>
			turn_off_led_PED();
 8000e94:	f7ff ff7a 	bl	8000d8c <turn_off_led_PED>
			state_of_pedestrian = OFF_PEDESTRIAN;
 8000e98:	4b3d      	ldr	r3, [pc, #244]	; (8000f90 <fsm_pedestrian_run+0x1dc>)
 8000e9a:	221e      	movs	r2, #30
 8000e9c:	601a      	str	r2, [r3, #0]
		}


		if(get_time_of_counter(4) > 1000 && state_led_traffic_1 == RED){
 8000e9e:	2004      	movs	r0, #4
 8000ea0:	f000 f988 	bl	80011b4 <get_time_of_counter>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000eaa:	dd0b      	ble.n	8000ec4 <fsm_pedestrian_run+0x110>
 8000eac:	4b3d      	ldr	r3, [pc, #244]	; (8000fa4 <fsm_pedestrian_run+0x1f0>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	2b0a      	cmp	r3, #10
 8000eb2:	d107      	bne.n	8000ec4 <fsm_pedestrian_run+0x110>
			turn_on_buzzer();
 8000eb4:	f7ff ff0c 	bl	8000cd0 <turn_on_buzzer>
			state_of_pedestrian = GREEN_PEDESTRIAN;
 8000eb8:	4b35      	ldr	r3, [pc, #212]	; (8000f90 <fsm_pedestrian_run+0x1dc>)
 8000eba:	2220      	movs	r2, #32
 8000ebc:	601a      	str	r2, [r3, #0]
			turn_on_led_PED(GREEN);
 8000ebe:	200c      	movs	r0, #12
 8000ec0:	f7ff ff22 	bl	8000d08 <turn_on_led_PED>
		}

		if(mode != NORMAL_MODE){
 8000ec4:	4b33      	ldr	r3, [pc, #204]	; (8000f94 <fsm_pedestrian_run+0x1e0>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	2b01      	cmp	r3, #1
 8000eca:	d059      	beq.n	8000f80 <fsm_pedestrian_run+0x1cc>
			clear_timer( 7 );
 8000ecc:	2007      	movs	r0, #7
 8000ece:	f000 f959 	bl	8001184 <clear_timer>
			turn_on_led_PED(YELLOW);
 8000ed2:	200b      	movs	r0, #11
 8000ed4:	f7ff ff18 	bl	8000d08 <turn_on_led_PED>
			state_of_pedestrian = YELLOW_PEDESTRIAN;
 8000ed8:	4b2d      	ldr	r3, [pc, #180]	; (8000f90 <fsm_pedestrian_run+0x1dc>)
 8000eda:	2221      	movs	r2, #33	; 0x21
 8000edc:	601a      	str	r2, [r3, #0]
		}


	break;
 8000ede:	e04f      	b.n	8000f80 <fsm_pedestrian_run+0x1cc>
	case GREEN_PEDESTRIAN:

		if(is_pressed( BUTTON_0 )){
 8000ee0:	2000      	movs	r0, #0
 8000ee2:	f7ff f933 	bl	800014c <is_pressed>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d00b      	beq.n	8000f04 <fsm_pedestrian_run+0x150>
			set_timer( 7 ,  duration_time_of_RED + duration_time_of_YELLOW+ duration_time_of_GREEN);
 8000eec:	4b2a      	ldr	r3, [pc, #168]	; (8000f98 <fsm_pedestrian_run+0x1e4>)
 8000eee:	681a      	ldr	r2, [r3, #0]
 8000ef0:	4b2a      	ldr	r3, [pc, #168]	; (8000f9c <fsm_pedestrian_run+0x1e8>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	441a      	add	r2, r3
 8000ef6:	4b2a      	ldr	r3, [pc, #168]	; (8000fa0 <fsm_pedestrian_run+0x1ec>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	4413      	add	r3, r2
 8000efc:	4619      	mov	r1, r3
 8000efe:	2007      	movs	r0, #7
 8000f00:	f000 f926 	bl	8001150 <set_timer>
		}
		if(is_timer_timeout( 7 )){
 8000f04:	2007      	movs	r0, #7
 8000f06:	f000 f969 	bl	80011dc <is_timer_timeout>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d006      	beq.n	8000f1e <fsm_pedestrian_run+0x16a>
			turn_off_buzzer();
 8000f10:	f7ff feea 	bl	8000ce8 <turn_off_buzzer>
			turn_off_led_PED();
 8000f14:	f7ff ff3a 	bl	8000d8c <turn_off_led_PED>
			state_of_pedestrian = OFF_PEDESTRIAN;
 8000f18:	4b1d      	ldr	r3, [pc, #116]	; (8000f90 <fsm_pedestrian_run+0x1dc>)
 8000f1a:	221e      	movs	r2, #30
 8000f1c:	601a      	str	r2, [r3, #0]
		}

		if(get_time_of_counter(4) <= 1000 && state_led_traffic_1 == RED){
 8000f1e:	2004      	movs	r0, #4
 8000f20:	f000 f948 	bl	80011b4 <get_time_of_counter>
 8000f24:	4603      	mov	r3, r0
 8000f26:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000f2a:	dc0b      	bgt.n	8000f44 <fsm_pedestrian_run+0x190>
 8000f2c:	4b1d      	ldr	r3, [pc, #116]	; (8000fa4 <fsm_pedestrian_run+0x1f0>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	2b0a      	cmp	r3, #10
 8000f32:	d107      	bne.n	8000f44 <fsm_pedestrian_run+0x190>
			turn_off_buzzer();
 8000f34:	f7ff fed8 	bl	8000ce8 <turn_off_buzzer>
			state_of_pedestrian = RED_PEDESTRIAN;
 8000f38:	4b15      	ldr	r3, [pc, #84]	; (8000f90 <fsm_pedestrian_run+0x1dc>)
 8000f3a:	221f      	movs	r2, #31
 8000f3c:	601a      	str	r2, [r3, #0]
			turn_on_led_PED(RED);
 8000f3e:	200a      	movs	r0, #10
 8000f40:	f7ff fee2 	bl	8000d08 <turn_on_led_PED>
		}

		if(mode != NORMAL_MODE){
 8000f44:	4b13      	ldr	r3, [pc, #76]	; (8000f94 <fsm_pedestrian_run+0x1e0>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	2b01      	cmp	r3, #1
 8000f4a:	d01b      	beq.n	8000f84 <fsm_pedestrian_run+0x1d0>
			turn_off_buzzer();
 8000f4c:	f7ff fecc 	bl	8000ce8 <turn_off_buzzer>
			clear_timer( 7 );
 8000f50:	2007      	movs	r0, #7
 8000f52:	f000 f917 	bl	8001184 <clear_timer>
			turn_on_led_PED(YELLOW);
 8000f56:	200b      	movs	r0, #11
 8000f58:	f7ff fed6 	bl	8000d08 <turn_on_led_PED>
			state_of_pedestrian = YELLOW_PEDESTRIAN;
 8000f5c:	4b0c      	ldr	r3, [pc, #48]	; (8000f90 <fsm_pedestrian_run+0x1dc>)
 8000f5e:	2221      	movs	r2, #33	; 0x21
 8000f60:	601a      	str	r2, [r3, #0]
		}
	break;
 8000f62:	e00f      	b.n	8000f84 <fsm_pedestrian_run+0x1d0>

	case YELLOW_PEDESTRIAN:
		if(mode == NORMAL_MODE){
 8000f64:	4b0b      	ldr	r3, [pc, #44]	; (8000f94 <fsm_pedestrian_run+0x1e0>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	2b01      	cmp	r3, #1
 8000f6a:	d10d      	bne.n	8000f88 <fsm_pedestrian_run+0x1d4>
			turn_off_led_PED();
 8000f6c:	f7ff ff0e 	bl	8000d8c <turn_off_led_PED>
			state_of_pedestrian = OFF_PEDESTRIAN;
 8000f70:	4b07      	ldr	r3, [pc, #28]	; (8000f90 <fsm_pedestrian_run+0x1dc>)
 8000f72:	221e      	movs	r2, #30
 8000f74:	601a      	str	r2, [r3, #0]
		}
	break;
 8000f76:	e007      	b.n	8000f88 <fsm_pedestrian_run+0x1d4>
	default:

	break;
 8000f78:	bf00      	nop
 8000f7a:	e006      	b.n	8000f8a <fsm_pedestrian_run+0x1d6>
	break;
 8000f7c:	bf00      	nop
 8000f7e:	e004      	b.n	8000f8a <fsm_pedestrian_run+0x1d6>
	break;
 8000f80:	bf00      	nop
 8000f82:	e002      	b.n	8000f8a <fsm_pedestrian_run+0x1d6>
	break;
 8000f84:	bf00      	nop
 8000f86:	e000      	b.n	8000f8a <fsm_pedestrian_run+0x1d6>
	break;
 8000f88:	bf00      	nop
	}


}
 8000f8a:	bf00      	nop
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	20000068 	.word	0x20000068
 8000f94:	200000b4 	.word	0x200000b4
 8000f98:	20000058 	.word	0x20000058
 8000f9c:	2000005c 	.word	0x2000005c
 8000fa0:	20000060 	.word	0x20000060
 8000fa4:	20000050 	.word	0x20000050

08000fa8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	b085      	sub	sp, #20
 8000fac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000fae:	4b15      	ldr	r3, [pc, #84]	; (8001004 <HAL_MspInit+0x5c>)
 8000fb0:	699b      	ldr	r3, [r3, #24]
 8000fb2:	4a14      	ldr	r2, [pc, #80]	; (8001004 <HAL_MspInit+0x5c>)
 8000fb4:	f043 0301 	orr.w	r3, r3, #1
 8000fb8:	6193      	str	r3, [r2, #24]
 8000fba:	4b12      	ldr	r3, [pc, #72]	; (8001004 <HAL_MspInit+0x5c>)
 8000fbc:	699b      	ldr	r3, [r3, #24]
 8000fbe:	f003 0301 	and.w	r3, r3, #1
 8000fc2:	60bb      	str	r3, [r7, #8]
 8000fc4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fc6:	4b0f      	ldr	r3, [pc, #60]	; (8001004 <HAL_MspInit+0x5c>)
 8000fc8:	69db      	ldr	r3, [r3, #28]
 8000fca:	4a0e      	ldr	r2, [pc, #56]	; (8001004 <HAL_MspInit+0x5c>)
 8000fcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fd0:	61d3      	str	r3, [r2, #28]
 8000fd2:	4b0c      	ldr	r3, [pc, #48]	; (8001004 <HAL_MspInit+0x5c>)
 8000fd4:	69db      	ldr	r3, [r3, #28]
 8000fd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fda:	607b      	str	r3, [r7, #4]
 8000fdc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000fde:	4b0a      	ldr	r3, [pc, #40]	; (8001008 <HAL_MspInit+0x60>)
 8000fe0:	685b      	ldr	r3, [r3, #4]
 8000fe2:	60fb      	str	r3, [r7, #12]
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000fea:	60fb      	str	r3, [r7, #12]
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000ff2:	60fb      	str	r3, [r7, #12]
 8000ff4:	4a04      	ldr	r2, [pc, #16]	; (8001008 <HAL_MspInit+0x60>)
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ffa:	bf00      	nop
 8000ffc:	3714      	adds	r7, #20
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bc80      	pop	{r7}
 8001002:	4770      	bx	lr
 8001004:	40021000 	.word	0x40021000
 8001008:	40010000 	.word	0x40010000

0800100c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800101c:	d114      	bne.n	8001048 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800101e:	4b15      	ldr	r3, [pc, #84]	; (8001074 <HAL_TIM_Base_MspInit+0x68>)
 8001020:	69db      	ldr	r3, [r3, #28]
 8001022:	4a14      	ldr	r2, [pc, #80]	; (8001074 <HAL_TIM_Base_MspInit+0x68>)
 8001024:	f043 0301 	orr.w	r3, r3, #1
 8001028:	61d3      	str	r3, [r2, #28]
 800102a:	4b12      	ldr	r3, [pc, #72]	; (8001074 <HAL_TIM_Base_MspInit+0x68>)
 800102c:	69db      	ldr	r3, [r3, #28]
 800102e:	f003 0301 	and.w	r3, r3, #1
 8001032:	60fb      	str	r3, [r7, #12]
 8001034:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001036:	2200      	movs	r2, #0
 8001038:	2100      	movs	r1, #0
 800103a:	201c      	movs	r0, #28
 800103c:	f000 fb4d 	bl	80016da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001040:	201c      	movs	r0, #28
 8001042:	f000 fb66 	bl	8001712 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001046:	e010      	b.n	800106a <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM3)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	4a0a      	ldr	r2, [pc, #40]	; (8001078 <HAL_TIM_Base_MspInit+0x6c>)
 800104e:	4293      	cmp	r3, r2
 8001050:	d10b      	bne.n	800106a <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001052:	4b08      	ldr	r3, [pc, #32]	; (8001074 <HAL_TIM_Base_MspInit+0x68>)
 8001054:	69db      	ldr	r3, [r3, #28]
 8001056:	4a07      	ldr	r2, [pc, #28]	; (8001074 <HAL_TIM_Base_MspInit+0x68>)
 8001058:	f043 0302 	orr.w	r3, r3, #2
 800105c:	61d3      	str	r3, [r2, #28]
 800105e:	4b05      	ldr	r3, [pc, #20]	; (8001074 <HAL_TIM_Base_MspInit+0x68>)
 8001060:	69db      	ldr	r3, [r3, #28]
 8001062:	f003 0302 	and.w	r3, r3, #2
 8001066:	60bb      	str	r3, [r7, #8]
 8001068:	68bb      	ldr	r3, [r7, #8]
}
 800106a:	bf00      	nop
 800106c:	3710      	adds	r7, #16
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	40021000 	.word	0x40021000
 8001078:	40000400 	.word	0x40000400

0800107c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b088      	sub	sp, #32
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001084:	f107 0310 	add.w	r3, r7, #16
 8001088:	2200      	movs	r2, #0
 800108a:	601a      	str	r2, [r3, #0]
 800108c:	605a      	str	r2, [r3, #4]
 800108e:	609a      	str	r2, [r3, #8]
 8001090:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	4a0f      	ldr	r2, [pc, #60]	; (80010d4 <HAL_TIM_MspPostInit+0x58>)
 8001098:	4293      	cmp	r3, r2
 800109a:	d117      	bne.n	80010cc <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800109c:	4b0e      	ldr	r3, [pc, #56]	; (80010d8 <HAL_TIM_MspPostInit+0x5c>)
 800109e:	699b      	ldr	r3, [r3, #24]
 80010a0:	4a0d      	ldr	r2, [pc, #52]	; (80010d8 <HAL_TIM_MspPostInit+0x5c>)
 80010a2:	f043 0304 	orr.w	r3, r3, #4
 80010a6:	6193      	str	r3, [r2, #24]
 80010a8:	4b0b      	ldr	r3, [pc, #44]	; (80010d8 <HAL_TIM_MspPostInit+0x5c>)
 80010aa:	699b      	ldr	r3, [r3, #24]
 80010ac:	f003 0304 	and.w	r3, r3, #4
 80010b0:	60fb      	str	r3, [r7, #12]
 80010b2:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = D12_Pin;
 80010b4:	2340      	movs	r3, #64	; 0x40
 80010b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010b8:	2302      	movs	r3, #2
 80010ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010bc:	2302      	movs	r3, #2
 80010be:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(D12_GPIO_Port, &GPIO_InitStruct);
 80010c0:	f107 0310 	add.w	r3, r7, #16
 80010c4:	4619      	mov	r1, r3
 80010c6:	4805      	ldr	r0, [pc, #20]	; (80010dc <HAL_TIM_MspPostInit+0x60>)
 80010c8:	f000 fb3e 	bl	8001748 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80010cc:	bf00      	nop
 80010ce:	3720      	adds	r7, #32
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	40000400 	.word	0x40000400
 80010d8:	40021000 	.word	0x40021000
 80010dc:	40010800 	.word	0x40010800

080010e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80010e4:	e7fe      	b.n	80010e4 <NMI_Handler+0x4>

080010e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010e6:	b480      	push	{r7}
 80010e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010ea:	e7fe      	b.n	80010ea <HardFault_Handler+0x4>

080010ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010f0:	e7fe      	b.n	80010f0 <MemManage_Handler+0x4>

080010f2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010f2:	b480      	push	{r7}
 80010f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010f6:	e7fe      	b.n	80010f6 <BusFault_Handler+0x4>

080010f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010fc:	e7fe      	b.n	80010fc <UsageFault_Handler+0x4>

080010fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010fe:	b480      	push	{r7}
 8001100:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001102:	bf00      	nop
 8001104:	46bd      	mov	sp, r7
 8001106:	bc80      	pop	{r7}
 8001108:	4770      	bx	lr

0800110a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800110a:	b480      	push	{r7}
 800110c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800110e:	bf00      	nop
 8001110:	46bd      	mov	sp, r7
 8001112:	bc80      	pop	{r7}
 8001114:	4770      	bx	lr

08001116 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001116:	b480      	push	{r7}
 8001118:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800111a:	bf00      	nop
 800111c:	46bd      	mov	sp, r7
 800111e:	bc80      	pop	{r7}
 8001120:	4770      	bx	lr

08001122 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001122:	b580      	push	{r7, lr}
 8001124:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001126:	f000 f9e5 	bl	80014f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800112a:	bf00      	nop
 800112c:	bd80      	pop	{r7, pc}
	...

08001130 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001134:	4802      	ldr	r0, [pc, #8]	; (8001140 <TIM2_IRQHandler+0x10>)
 8001136:	f001 fa3f 	bl	80025b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800113a:	bf00      	nop
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	20000194 	.word	0x20000194

08001144 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001144:	b480      	push	{r7}
 8001146:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001148:	bf00      	nop
 800114a:	46bd      	mov	sp, r7
 800114c:	bc80      	pop	{r7}
 800114e:	4770      	bx	lr

08001150 <set_timer>:
#include "timer.h"

int timer_counter[NUMBER_OF_TIMER] = {0};
int timer_flag[NUMBER_OF_TIMER] = {0};

void set_timer(int index, int duration){
 8001150:	b480      	push	{r7}
 8001152:	b083      	sub	sp, #12
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
 8001158:	6039      	str	r1, [r7, #0]
	timer_counter[index] = duration/TIME_CYCLE;
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	4a07      	ldr	r2, [pc, #28]	; (800117c <set_timer+0x2c>)
 800115e:	fb82 1203 	smull	r1, r2, r2, r3
 8001162:	1092      	asrs	r2, r2, #2
 8001164:	17db      	asrs	r3, r3, #31
 8001166:	1ad2      	subs	r2, r2, r3
 8001168:	4905      	ldr	r1, [pc, #20]	; (8001180 <set_timer+0x30>)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001170:	bf00      	nop
 8001172:	370c      	adds	r7, #12
 8001174:	46bd      	mov	sp, r7
 8001176:	bc80      	pop	{r7}
 8001178:	4770      	bx	lr
 800117a:	bf00      	nop
 800117c:	66666667 	.word	0x66666667
 8001180:	200000d0 	.word	0x200000d0

08001184 <clear_timer>:
void clear_timer(int index){
 8001184:	b480      	push	{r7}
 8001186:	b083      	sub	sp, #12
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
	timer_counter[index] = 0;
 800118c:	4a07      	ldr	r2, [pc, #28]	; (80011ac <clear_timer+0x28>)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	2100      	movs	r1, #0
 8001192:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	timer_flag[index] = 0;
 8001196:	4a06      	ldr	r2, [pc, #24]	; (80011b0 <clear_timer+0x2c>)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	2100      	movs	r1, #0
 800119c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80011a0:	bf00      	nop
 80011a2:	370c      	adds	r7, #12
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bc80      	pop	{r7}
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop
 80011ac:	200000d0 	.word	0x200000d0
 80011b0:	2000010c 	.word	0x2000010c

080011b4 <get_time_of_counter>:


int get_time_of_counter(int index){
 80011b4:	b480      	push	{r7}
 80011b6:	b083      	sub	sp, #12
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
	return timer_counter[index]*TIME_CYCLE;
 80011bc:	4a06      	ldr	r2, [pc, #24]	; (80011d8 <get_time_of_counter+0x24>)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80011c4:	4613      	mov	r3, r2
 80011c6:	009b      	lsls	r3, r3, #2
 80011c8:	4413      	add	r3, r2
 80011ca:	005b      	lsls	r3, r3, #1
}
 80011cc:	4618      	mov	r0, r3
 80011ce:	370c      	adds	r7, #12
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bc80      	pop	{r7}
 80011d4:	4770      	bx	lr
 80011d6:	bf00      	nop
 80011d8:	200000d0 	.word	0x200000d0

080011dc <is_timer_timeout>:


int is_timer_timeout(int index){
 80011dc:	b480      	push	{r7}
 80011de:	b083      	sub	sp, #12
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
	if(timer_flag[index]){
 80011e4:	4a09      	ldr	r2, [pc, #36]	; (800120c <is_timer_timeout+0x30>)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d006      	beq.n	80011fe <is_timer_timeout+0x22>
		timer_flag[index] = 0;
 80011f0:	4a06      	ldr	r2, [pc, #24]	; (800120c <is_timer_timeout+0x30>)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	2100      	movs	r1, #0
 80011f6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 80011fa:	2301      	movs	r3, #1
 80011fc:	e000      	b.n	8001200 <is_timer_timeout+0x24>
	}
	return 0;
 80011fe:	2300      	movs	r3, #0
}
 8001200:	4618      	mov	r0, r3
 8001202:	370c      	adds	r7, #12
 8001204:	46bd      	mov	sp, r7
 8001206:	bc80      	pop	{r7}
 8001208:	4770      	bx	lr
 800120a:	bf00      	nop
 800120c:	2000010c 	.word	0x2000010c

08001210 <timer_run>:
void timer_run(){
 8001210:	b480      	push	{r7}
 8001212:	b083      	sub	sp, #12
 8001214:	af00      	add	r7, sp, #0
	for(int i = 0 ; i < NUMBER_OF_TIMER; ++i){
 8001216:	2300      	movs	r3, #0
 8001218:	607b      	str	r3, [r7, #4]
 800121a:	e01c      	b.n	8001256 <timer_run+0x46>
		if(timer_counter[i] > 0){
 800121c:	4a12      	ldr	r2, [pc, #72]	; (8001268 <timer_run+0x58>)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001224:	2b00      	cmp	r3, #0
 8001226:	dd13      	ble.n	8001250 <timer_run+0x40>
			timer_counter[i]--;
 8001228:	4a0f      	ldr	r2, [pc, #60]	; (8001268 <timer_run+0x58>)
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001230:	1e5a      	subs	r2, r3, #1
 8001232:	490d      	ldr	r1, [pc, #52]	; (8001268 <timer_run+0x58>)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if(timer_counter[i] <= 0) timer_flag[i] = 1;
 800123a:	4a0b      	ldr	r2, [pc, #44]	; (8001268 <timer_run+0x58>)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001242:	2b00      	cmp	r3, #0
 8001244:	dc04      	bgt.n	8001250 <timer_run+0x40>
 8001246:	4a09      	ldr	r2, [pc, #36]	; (800126c <timer_run+0x5c>)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	2101      	movs	r1, #1
 800124c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0 ; i < NUMBER_OF_TIMER; ++i){
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	3301      	adds	r3, #1
 8001254:	607b      	str	r3, [r7, #4]
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	2b0e      	cmp	r3, #14
 800125a:	dddf      	ble.n	800121c <timer_run+0xc>
		}
	}
}
 800125c:	bf00      	nop
 800125e:	bf00      	nop
 8001260:	370c      	adds	r7, #12
 8001262:	46bd      	mov	sp, r7
 8001264:	bc80      	pop	{r7}
 8001266:	4770      	bx	lr
 8001268:	200000d0 	.word	0x200000d0
 800126c:	2000010c 	.word	0x2000010c

08001270 <turn_on_traffic_led_1>:
#include "traffic_led.h"

int is_on = 0;


void turn_on_traffic_led_1(int state){
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
	switch(state){
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	2b0c      	cmp	r3, #12
 800127c:	d021      	beq.n	80012c2 <turn_on_traffic_led_1+0x52>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	2b0c      	cmp	r3, #12
 8001282:	dc2a      	bgt.n	80012da <turn_on_traffic_led_1+0x6a>
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	2b0a      	cmp	r3, #10
 8001288:	d003      	beq.n	8001292 <turn_on_traffic_led_1+0x22>
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	2b0b      	cmp	r3, #11
 800128e:	d00c      	beq.n	80012aa <turn_on_traffic_led_1+0x3a>
		case GREEN:
			HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
			HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, SET);
		break;
		default:
		break;
 8001290:	e023      	b.n	80012da <turn_on_traffic_led_1+0x6a>
			HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, SET);
 8001292:	2201      	movs	r2, #1
 8001294:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001298:	4812      	ldr	r0, [pc, #72]	; (80012e4 <turn_on_traffic_led_1+0x74>)
 800129a:	f000 fbf0 	bl	8001a7e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 800129e:	2200      	movs	r2, #0
 80012a0:	2108      	movs	r1, #8
 80012a2:	4811      	ldr	r0, [pc, #68]	; (80012e8 <turn_on_traffic_led_1+0x78>)
 80012a4:	f000 fbeb 	bl	8001a7e <HAL_GPIO_WritePin>
		break;
 80012a8:	e018      	b.n	80012dc <turn_on_traffic_led_1+0x6c>
			HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, SET);
 80012aa:	2201      	movs	r2, #1
 80012ac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80012b0:	480c      	ldr	r0, [pc, #48]	; (80012e4 <turn_on_traffic_led_1+0x74>)
 80012b2:	f000 fbe4 	bl	8001a7e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, SET);
 80012b6:	2201      	movs	r2, #1
 80012b8:	2108      	movs	r1, #8
 80012ba:	480b      	ldr	r0, [pc, #44]	; (80012e8 <turn_on_traffic_led_1+0x78>)
 80012bc:	f000 fbdf 	bl	8001a7e <HAL_GPIO_WritePin>
		break;
 80012c0:	e00c      	b.n	80012dc <turn_on_traffic_led_1+0x6c>
			HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 80012c2:	2200      	movs	r2, #0
 80012c4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80012c8:	4806      	ldr	r0, [pc, #24]	; (80012e4 <turn_on_traffic_led_1+0x74>)
 80012ca:	f000 fbd8 	bl	8001a7e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, SET);
 80012ce:	2201      	movs	r2, #1
 80012d0:	2108      	movs	r1, #8
 80012d2:	4805      	ldr	r0, [pc, #20]	; (80012e8 <turn_on_traffic_led_1+0x78>)
 80012d4:	f000 fbd3 	bl	8001a7e <HAL_GPIO_WritePin>
		break;
 80012d8:	e000      	b.n	80012dc <turn_on_traffic_led_1+0x6c>
		break;
 80012da:	bf00      	nop
	}
}
 80012dc:	bf00      	nop
 80012de:	3708      	adds	r7, #8
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	40010800 	.word	0x40010800
 80012e8:	40010c00 	.word	0x40010c00

080012ec <turn_off_traffic_led_1>:

void turn_off_traffic_led_1(){
 80012ec:	b580      	push	{r7, lr}
 80012ee:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 80012f0:	2200      	movs	r2, #0
 80012f2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80012f6:	4805      	ldr	r0, [pc, #20]	; (800130c <turn_off_traffic_led_1+0x20>)
 80012f8:	f000 fbc1 	bl	8001a7e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 80012fc:	2200      	movs	r2, #0
 80012fe:	2108      	movs	r1, #8
 8001300:	4803      	ldr	r0, [pc, #12]	; (8001310 <turn_off_traffic_led_1+0x24>)
 8001302:	f000 fbbc 	bl	8001a7e <HAL_GPIO_WritePin>
}
 8001306:	bf00      	nop
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	40010800 	.word	0x40010800
 8001310:	40010c00 	.word	0x40010c00

08001314 <turn_on_traffic_led_2>:

void turn_on_traffic_led_2(int state){
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	3b0a      	subs	r3, #10
 8001320:	2b04      	cmp	r3, #4
 8001322:	d839      	bhi.n	8001398 <turn_on_traffic_led_2+0x84>
 8001324:	a201      	add	r2, pc, #4	; (adr r2, 800132c <turn_on_traffic_led_2+0x18>)
 8001326:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800132a:	bf00      	nop
 800132c:	08001341 	.word	0x08001341
 8001330:	08001357 	.word	0x08001357
 8001334:	0800136d 	.word	0x0800136d
 8001338:	08001399 	.word	0x08001399
 800133c:	08001383 	.word	0x08001383
	switch(state){
		case RED:
			HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, SET);
 8001340:	2201      	movs	r2, #1
 8001342:	2120      	movs	r1, #32
 8001344:	4817      	ldr	r0, [pc, #92]	; (80013a4 <turn_on_traffic_led_2+0x90>)
 8001346:	f000 fb9a 	bl	8001a7e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, RESET);
 800134a:	2200      	movs	r2, #0
 800134c:	2110      	movs	r1, #16
 800134e:	4815      	ldr	r0, [pc, #84]	; (80013a4 <turn_on_traffic_led_2+0x90>)
 8001350:	f000 fb95 	bl	8001a7e <HAL_GPIO_WritePin>
		break;
 8001354:	e021      	b.n	800139a <turn_on_traffic_led_2+0x86>
		case YELLOW:
			HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, SET);
 8001356:	2201      	movs	r2, #1
 8001358:	2120      	movs	r1, #32
 800135a:	4812      	ldr	r0, [pc, #72]	; (80013a4 <turn_on_traffic_led_2+0x90>)
 800135c:	f000 fb8f 	bl	8001a7e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, SET);
 8001360:	2201      	movs	r2, #1
 8001362:	2110      	movs	r1, #16
 8001364:	480f      	ldr	r0, [pc, #60]	; (80013a4 <turn_on_traffic_led_2+0x90>)
 8001366:	f000 fb8a 	bl	8001a7e <HAL_GPIO_WritePin>
		break;
 800136a:	e016      	b.n	800139a <turn_on_traffic_led_2+0x86>
		case GREEN:
			HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET);
 800136c:	2200      	movs	r2, #0
 800136e:	2120      	movs	r1, #32
 8001370:	480c      	ldr	r0, [pc, #48]	; (80013a4 <turn_on_traffic_led_2+0x90>)
 8001372:	f000 fb84 	bl	8001a7e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, SET);
 8001376:	2201      	movs	r2, #1
 8001378:	2110      	movs	r1, #16
 800137a:	480a      	ldr	r0, [pc, #40]	; (80013a4 <turn_on_traffic_led_2+0x90>)
 800137c:	f000 fb7f 	bl	8001a7e <HAL_GPIO_WritePin>
		break;
 8001380:	e00b      	b.n	800139a <turn_on_traffic_led_2+0x86>
		case OFF:
			HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET);
 8001382:	2200      	movs	r2, #0
 8001384:	2120      	movs	r1, #32
 8001386:	4807      	ldr	r0, [pc, #28]	; (80013a4 <turn_on_traffic_led_2+0x90>)
 8001388:	f000 fb79 	bl	8001a7e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, RESET);
 800138c:	2200      	movs	r2, #0
 800138e:	2110      	movs	r1, #16
 8001390:	4804      	ldr	r0, [pc, #16]	; (80013a4 <turn_on_traffic_led_2+0x90>)
 8001392:	f000 fb74 	bl	8001a7e <HAL_GPIO_WritePin>
		break;
 8001396:	e000      	b.n	800139a <turn_on_traffic_led_2+0x86>
		default:
		break;
 8001398:	bf00      	nop
	}
}
 800139a:	bf00      	nop
 800139c:	3708      	adds	r7, #8
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	40010c00 	.word	0x40010c00

080013a8 <turn_off_traffic_led_2>:
void turn_off_traffic_led_2(){
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET);
 80013ac:	2200      	movs	r2, #0
 80013ae:	2120      	movs	r1, #32
 80013b0:	4804      	ldr	r0, [pc, #16]	; (80013c4 <turn_off_traffic_led_2+0x1c>)
 80013b2:	f000 fb64 	bl	8001a7e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, RESET);
 80013b6:	2200      	movs	r2, #0
 80013b8:	2110      	movs	r1, #16
 80013ba:	4802      	ldr	r0, [pc, #8]	; (80013c4 <turn_off_traffic_led_2+0x1c>)
 80013bc:	f000 fb5f 	bl	8001a7e <HAL_GPIO_WritePin>
}
 80013c0:	bf00      	nop
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	40010c00 	.word	0x40010c00

080013c8 <blinking_led_traffic>:




void blinking_led_traffic(int state){
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
	if(is_timer_timeout( 6 )){
 80013d0:	2006      	movs	r0, #6
 80013d2:	f7ff ff03 	bl	80011dc <is_timer_timeout>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d019      	beq.n	8001410 <blinking_led_traffic+0x48>
		if(is_on){
 80013dc:	4b0e      	ldr	r3, [pc, #56]	; (8001418 <blinking_led_traffic+0x50>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d009      	beq.n	80013f8 <blinking_led_traffic+0x30>
			turn_on_traffic_led_1(state);
 80013e4:	6878      	ldr	r0, [r7, #4]
 80013e6:	f7ff ff43 	bl	8001270 <turn_on_traffic_led_1>
			turn_on_traffic_led_2(state);
 80013ea:	6878      	ldr	r0, [r7, #4]
 80013ec:	f7ff ff92 	bl	8001314 <turn_on_traffic_led_2>
			is_on = 0;
 80013f0:	4b09      	ldr	r3, [pc, #36]	; (8001418 <blinking_led_traffic+0x50>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	601a      	str	r2, [r3, #0]
 80013f6:	e006      	b.n	8001406 <blinking_led_traffic+0x3e>
		}
		else{
			turn_off_traffic_led_1();
 80013f8:	f7ff ff78 	bl	80012ec <turn_off_traffic_led_1>
			turn_off_traffic_led_2();
 80013fc:	f7ff ffd4 	bl	80013a8 <turn_off_traffic_led_2>
			is_on = 1;
 8001400:	4b05      	ldr	r3, [pc, #20]	; (8001418 <blinking_led_traffic+0x50>)
 8001402:	2201      	movs	r2, #1
 8001404:	601a      	str	r2, [r3, #0]
		}
		set_timer(6, 500);
 8001406:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800140a:	2006      	movs	r0, #6
 800140c:	f7ff fea0 	bl	8001150 <set_timer>
	}
}
 8001410:	bf00      	nop
 8001412:	3708      	adds	r7, #8
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	20000148 	.word	0x20000148

0800141c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800141c:	480c      	ldr	r0, [pc, #48]	; (8001450 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800141e:	490d      	ldr	r1, [pc, #52]	; (8001454 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001420:	4a0d      	ldr	r2, [pc, #52]	; (8001458 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001422:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001424:	e002      	b.n	800142c <LoopCopyDataInit>

08001426 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001426:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001428:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800142a:	3304      	adds	r3, #4

0800142c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800142c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800142e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001430:	d3f9      	bcc.n	8001426 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001432:	4a0a      	ldr	r2, [pc, #40]	; (800145c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001434:	4c0a      	ldr	r4, [pc, #40]	; (8001460 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001436:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001438:	e001      	b.n	800143e <LoopFillZerobss>

0800143a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800143a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800143c:	3204      	adds	r2, #4

0800143e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800143e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001440:	d3fb      	bcc.n	800143a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001442:	f7ff fe7f 	bl	8001144 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001446:	f001 fe79 	bl	800313c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800144a:	f7ff fa75 	bl	8000938 <main>
  bx lr
 800144e:	4770      	bx	lr
  ldr r0, =_sdata
 8001450:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001454:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8001458:	080031d4 	.word	0x080031d4
  ldr r2, =_sbss
 800145c:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8001460:	200001e0 	.word	0x200001e0

08001464 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001464:	e7fe      	b.n	8001464 <ADC1_2_IRQHandler>
	...

08001468 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800146c:	4b08      	ldr	r3, [pc, #32]	; (8001490 <HAL_Init+0x28>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	4a07      	ldr	r2, [pc, #28]	; (8001490 <HAL_Init+0x28>)
 8001472:	f043 0310 	orr.w	r3, r3, #16
 8001476:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001478:	2003      	movs	r0, #3
 800147a:	f000 f923 	bl	80016c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800147e:	200f      	movs	r0, #15
 8001480:	f000 f808 	bl	8001494 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001484:	f7ff fd90 	bl	8000fa8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001488:	2300      	movs	r3, #0
}
 800148a:	4618      	mov	r0, r3
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	40022000 	.word	0x40022000

08001494 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800149c:	4b12      	ldr	r3, [pc, #72]	; (80014e8 <HAL_InitTick+0x54>)
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	4b12      	ldr	r3, [pc, #72]	; (80014ec <HAL_InitTick+0x58>)
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	4619      	mov	r1, r3
 80014a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80014ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80014b2:	4618      	mov	r0, r3
 80014b4:	f000 f93b 	bl	800172e <HAL_SYSTICK_Config>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014be:	2301      	movs	r3, #1
 80014c0:	e00e      	b.n	80014e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	2b0f      	cmp	r3, #15
 80014c6:	d80a      	bhi.n	80014de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014c8:	2200      	movs	r2, #0
 80014ca:	6879      	ldr	r1, [r7, #4]
 80014cc:	f04f 30ff 	mov.w	r0, #4294967295
 80014d0:	f000 f903 	bl	80016da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014d4:	4a06      	ldr	r2, [pc, #24]	; (80014f0 <HAL_InitTick+0x5c>)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014da:	2300      	movs	r3, #0
 80014dc:	e000      	b.n	80014e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014de:	2301      	movs	r3, #1
}
 80014e0:	4618      	mov	r0, r3
 80014e2:	3708      	adds	r7, #8
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	2000006c 	.word	0x2000006c
 80014ec:	20000074 	.word	0x20000074
 80014f0:	20000070 	.word	0x20000070

080014f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014f8:	4b05      	ldr	r3, [pc, #20]	; (8001510 <HAL_IncTick+0x1c>)
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	461a      	mov	r2, r3
 80014fe:	4b05      	ldr	r3, [pc, #20]	; (8001514 <HAL_IncTick+0x20>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4413      	add	r3, r2
 8001504:	4a03      	ldr	r2, [pc, #12]	; (8001514 <HAL_IncTick+0x20>)
 8001506:	6013      	str	r3, [r2, #0]
}
 8001508:	bf00      	nop
 800150a:	46bd      	mov	sp, r7
 800150c:	bc80      	pop	{r7}
 800150e:	4770      	bx	lr
 8001510:	20000074 	.word	0x20000074
 8001514:	200001dc 	.word	0x200001dc

08001518 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  return uwTick;
 800151c:	4b02      	ldr	r3, [pc, #8]	; (8001528 <HAL_GetTick+0x10>)
 800151e:	681b      	ldr	r3, [r3, #0]
}
 8001520:	4618      	mov	r0, r3
 8001522:	46bd      	mov	sp, r7
 8001524:	bc80      	pop	{r7}
 8001526:	4770      	bx	lr
 8001528:	200001dc 	.word	0x200001dc

0800152c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800152c:	b480      	push	{r7}
 800152e:	b085      	sub	sp, #20
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	f003 0307 	and.w	r3, r3, #7
 800153a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800153c:	4b0c      	ldr	r3, [pc, #48]	; (8001570 <__NVIC_SetPriorityGrouping+0x44>)
 800153e:	68db      	ldr	r3, [r3, #12]
 8001540:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001542:	68ba      	ldr	r2, [r7, #8]
 8001544:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001548:	4013      	ands	r3, r2
 800154a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001550:	68bb      	ldr	r3, [r7, #8]
 8001552:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001554:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001558:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800155c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800155e:	4a04      	ldr	r2, [pc, #16]	; (8001570 <__NVIC_SetPriorityGrouping+0x44>)
 8001560:	68bb      	ldr	r3, [r7, #8]
 8001562:	60d3      	str	r3, [r2, #12]
}
 8001564:	bf00      	nop
 8001566:	3714      	adds	r7, #20
 8001568:	46bd      	mov	sp, r7
 800156a:	bc80      	pop	{r7}
 800156c:	4770      	bx	lr
 800156e:	bf00      	nop
 8001570:	e000ed00 	.word	0xe000ed00

08001574 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001578:	4b04      	ldr	r3, [pc, #16]	; (800158c <__NVIC_GetPriorityGrouping+0x18>)
 800157a:	68db      	ldr	r3, [r3, #12]
 800157c:	0a1b      	lsrs	r3, r3, #8
 800157e:	f003 0307 	and.w	r3, r3, #7
}
 8001582:	4618      	mov	r0, r3
 8001584:	46bd      	mov	sp, r7
 8001586:	bc80      	pop	{r7}
 8001588:	4770      	bx	lr
 800158a:	bf00      	nop
 800158c:	e000ed00 	.word	0xe000ed00

08001590 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001590:	b480      	push	{r7}
 8001592:	b083      	sub	sp, #12
 8001594:	af00      	add	r7, sp, #0
 8001596:	4603      	mov	r3, r0
 8001598:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800159a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	db0b      	blt.n	80015ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015a2:	79fb      	ldrb	r3, [r7, #7]
 80015a4:	f003 021f 	and.w	r2, r3, #31
 80015a8:	4906      	ldr	r1, [pc, #24]	; (80015c4 <__NVIC_EnableIRQ+0x34>)
 80015aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ae:	095b      	lsrs	r3, r3, #5
 80015b0:	2001      	movs	r0, #1
 80015b2:	fa00 f202 	lsl.w	r2, r0, r2
 80015b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015ba:	bf00      	nop
 80015bc:	370c      	adds	r7, #12
 80015be:	46bd      	mov	sp, r7
 80015c0:	bc80      	pop	{r7}
 80015c2:	4770      	bx	lr
 80015c4:	e000e100 	.word	0xe000e100

080015c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b083      	sub	sp, #12
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	4603      	mov	r3, r0
 80015d0:	6039      	str	r1, [r7, #0]
 80015d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	db0a      	blt.n	80015f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	b2da      	uxtb	r2, r3
 80015e0:	490c      	ldr	r1, [pc, #48]	; (8001614 <__NVIC_SetPriority+0x4c>)
 80015e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015e6:	0112      	lsls	r2, r2, #4
 80015e8:	b2d2      	uxtb	r2, r2
 80015ea:	440b      	add	r3, r1
 80015ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015f0:	e00a      	b.n	8001608 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	b2da      	uxtb	r2, r3
 80015f6:	4908      	ldr	r1, [pc, #32]	; (8001618 <__NVIC_SetPriority+0x50>)
 80015f8:	79fb      	ldrb	r3, [r7, #7]
 80015fa:	f003 030f 	and.w	r3, r3, #15
 80015fe:	3b04      	subs	r3, #4
 8001600:	0112      	lsls	r2, r2, #4
 8001602:	b2d2      	uxtb	r2, r2
 8001604:	440b      	add	r3, r1
 8001606:	761a      	strb	r2, [r3, #24]
}
 8001608:	bf00      	nop
 800160a:	370c      	adds	r7, #12
 800160c:	46bd      	mov	sp, r7
 800160e:	bc80      	pop	{r7}
 8001610:	4770      	bx	lr
 8001612:	bf00      	nop
 8001614:	e000e100 	.word	0xe000e100
 8001618:	e000ed00 	.word	0xe000ed00

0800161c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800161c:	b480      	push	{r7}
 800161e:	b089      	sub	sp, #36	; 0x24
 8001620:	af00      	add	r7, sp, #0
 8001622:	60f8      	str	r0, [r7, #12]
 8001624:	60b9      	str	r1, [r7, #8]
 8001626:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	f003 0307 	and.w	r3, r3, #7
 800162e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001630:	69fb      	ldr	r3, [r7, #28]
 8001632:	f1c3 0307 	rsb	r3, r3, #7
 8001636:	2b04      	cmp	r3, #4
 8001638:	bf28      	it	cs
 800163a:	2304      	movcs	r3, #4
 800163c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800163e:	69fb      	ldr	r3, [r7, #28]
 8001640:	3304      	adds	r3, #4
 8001642:	2b06      	cmp	r3, #6
 8001644:	d902      	bls.n	800164c <NVIC_EncodePriority+0x30>
 8001646:	69fb      	ldr	r3, [r7, #28]
 8001648:	3b03      	subs	r3, #3
 800164a:	e000      	b.n	800164e <NVIC_EncodePriority+0x32>
 800164c:	2300      	movs	r3, #0
 800164e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001650:	f04f 32ff 	mov.w	r2, #4294967295
 8001654:	69bb      	ldr	r3, [r7, #24]
 8001656:	fa02 f303 	lsl.w	r3, r2, r3
 800165a:	43da      	mvns	r2, r3
 800165c:	68bb      	ldr	r3, [r7, #8]
 800165e:	401a      	ands	r2, r3
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001664:	f04f 31ff 	mov.w	r1, #4294967295
 8001668:	697b      	ldr	r3, [r7, #20]
 800166a:	fa01 f303 	lsl.w	r3, r1, r3
 800166e:	43d9      	mvns	r1, r3
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001674:	4313      	orrs	r3, r2
         );
}
 8001676:	4618      	mov	r0, r3
 8001678:	3724      	adds	r7, #36	; 0x24
 800167a:	46bd      	mov	sp, r7
 800167c:	bc80      	pop	{r7}
 800167e:	4770      	bx	lr

08001680 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	3b01      	subs	r3, #1
 800168c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001690:	d301      	bcc.n	8001696 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001692:	2301      	movs	r3, #1
 8001694:	e00f      	b.n	80016b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001696:	4a0a      	ldr	r2, [pc, #40]	; (80016c0 <SysTick_Config+0x40>)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	3b01      	subs	r3, #1
 800169c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800169e:	210f      	movs	r1, #15
 80016a0:	f04f 30ff 	mov.w	r0, #4294967295
 80016a4:	f7ff ff90 	bl	80015c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016a8:	4b05      	ldr	r3, [pc, #20]	; (80016c0 <SysTick_Config+0x40>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016ae:	4b04      	ldr	r3, [pc, #16]	; (80016c0 <SysTick_Config+0x40>)
 80016b0:	2207      	movs	r2, #7
 80016b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016b4:	2300      	movs	r3, #0
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	3708      	adds	r7, #8
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	e000e010 	.word	0xe000e010

080016c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016cc:	6878      	ldr	r0, [r7, #4]
 80016ce:	f7ff ff2d 	bl	800152c <__NVIC_SetPriorityGrouping>
}
 80016d2:	bf00      	nop
 80016d4:	3708      	adds	r7, #8
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}

080016da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016da:	b580      	push	{r7, lr}
 80016dc:	b086      	sub	sp, #24
 80016de:	af00      	add	r7, sp, #0
 80016e0:	4603      	mov	r3, r0
 80016e2:	60b9      	str	r1, [r7, #8]
 80016e4:	607a      	str	r2, [r7, #4]
 80016e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80016e8:	2300      	movs	r3, #0
 80016ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016ec:	f7ff ff42 	bl	8001574 <__NVIC_GetPriorityGrouping>
 80016f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016f2:	687a      	ldr	r2, [r7, #4]
 80016f4:	68b9      	ldr	r1, [r7, #8]
 80016f6:	6978      	ldr	r0, [r7, #20]
 80016f8:	f7ff ff90 	bl	800161c <NVIC_EncodePriority>
 80016fc:	4602      	mov	r2, r0
 80016fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001702:	4611      	mov	r1, r2
 8001704:	4618      	mov	r0, r3
 8001706:	f7ff ff5f 	bl	80015c8 <__NVIC_SetPriority>
}
 800170a:	bf00      	nop
 800170c:	3718      	adds	r7, #24
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}

08001712 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001712:	b580      	push	{r7, lr}
 8001714:	b082      	sub	sp, #8
 8001716:	af00      	add	r7, sp, #0
 8001718:	4603      	mov	r3, r0
 800171a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800171c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001720:	4618      	mov	r0, r3
 8001722:	f7ff ff35 	bl	8001590 <__NVIC_EnableIRQ>
}
 8001726:	bf00      	nop
 8001728:	3708      	adds	r7, #8
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}

0800172e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800172e:	b580      	push	{r7, lr}
 8001730:	b082      	sub	sp, #8
 8001732:	af00      	add	r7, sp, #0
 8001734:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001736:	6878      	ldr	r0, [r7, #4]
 8001738:	f7ff ffa2 	bl	8001680 <SysTick_Config>
 800173c:	4603      	mov	r3, r0
}
 800173e:	4618      	mov	r0, r3
 8001740:	3708      	adds	r7, #8
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
	...

08001748 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001748:	b480      	push	{r7}
 800174a:	b08b      	sub	sp, #44	; 0x2c
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
 8001750:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001752:	2300      	movs	r3, #0
 8001754:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001756:	2300      	movs	r3, #0
 8001758:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800175a:	e169      	b.n	8001a30 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800175c:	2201      	movs	r2, #1
 800175e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001760:	fa02 f303 	lsl.w	r3, r2, r3
 8001764:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	69fa      	ldr	r2, [r7, #28]
 800176c:	4013      	ands	r3, r2
 800176e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001770:	69ba      	ldr	r2, [r7, #24]
 8001772:	69fb      	ldr	r3, [r7, #28]
 8001774:	429a      	cmp	r2, r3
 8001776:	f040 8158 	bne.w	8001a2a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	4a9a      	ldr	r2, [pc, #616]	; (80019e8 <HAL_GPIO_Init+0x2a0>)
 8001780:	4293      	cmp	r3, r2
 8001782:	d05e      	beq.n	8001842 <HAL_GPIO_Init+0xfa>
 8001784:	4a98      	ldr	r2, [pc, #608]	; (80019e8 <HAL_GPIO_Init+0x2a0>)
 8001786:	4293      	cmp	r3, r2
 8001788:	d875      	bhi.n	8001876 <HAL_GPIO_Init+0x12e>
 800178a:	4a98      	ldr	r2, [pc, #608]	; (80019ec <HAL_GPIO_Init+0x2a4>)
 800178c:	4293      	cmp	r3, r2
 800178e:	d058      	beq.n	8001842 <HAL_GPIO_Init+0xfa>
 8001790:	4a96      	ldr	r2, [pc, #600]	; (80019ec <HAL_GPIO_Init+0x2a4>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d86f      	bhi.n	8001876 <HAL_GPIO_Init+0x12e>
 8001796:	4a96      	ldr	r2, [pc, #600]	; (80019f0 <HAL_GPIO_Init+0x2a8>)
 8001798:	4293      	cmp	r3, r2
 800179a:	d052      	beq.n	8001842 <HAL_GPIO_Init+0xfa>
 800179c:	4a94      	ldr	r2, [pc, #592]	; (80019f0 <HAL_GPIO_Init+0x2a8>)
 800179e:	4293      	cmp	r3, r2
 80017a0:	d869      	bhi.n	8001876 <HAL_GPIO_Init+0x12e>
 80017a2:	4a94      	ldr	r2, [pc, #592]	; (80019f4 <HAL_GPIO_Init+0x2ac>)
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d04c      	beq.n	8001842 <HAL_GPIO_Init+0xfa>
 80017a8:	4a92      	ldr	r2, [pc, #584]	; (80019f4 <HAL_GPIO_Init+0x2ac>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d863      	bhi.n	8001876 <HAL_GPIO_Init+0x12e>
 80017ae:	4a92      	ldr	r2, [pc, #584]	; (80019f8 <HAL_GPIO_Init+0x2b0>)
 80017b0:	4293      	cmp	r3, r2
 80017b2:	d046      	beq.n	8001842 <HAL_GPIO_Init+0xfa>
 80017b4:	4a90      	ldr	r2, [pc, #576]	; (80019f8 <HAL_GPIO_Init+0x2b0>)
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d85d      	bhi.n	8001876 <HAL_GPIO_Init+0x12e>
 80017ba:	2b12      	cmp	r3, #18
 80017bc:	d82a      	bhi.n	8001814 <HAL_GPIO_Init+0xcc>
 80017be:	2b12      	cmp	r3, #18
 80017c0:	d859      	bhi.n	8001876 <HAL_GPIO_Init+0x12e>
 80017c2:	a201      	add	r2, pc, #4	; (adr r2, 80017c8 <HAL_GPIO_Init+0x80>)
 80017c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017c8:	08001843 	.word	0x08001843
 80017cc:	0800181d 	.word	0x0800181d
 80017d0:	0800182f 	.word	0x0800182f
 80017d4:	08001871 	.word	0x08001871
 80017d8:	08001877 	.word	0x08001877
 80017dc:	08001877 	.word	0x08001877
 80017e0:	08001877 	.word	0x08001877
 80017e4:	08001877 	.word	0x08001877
 80017e8:	08001877 	.word	0x08001877
 80017ec:	08001877 	.word	0x08001877
 80017f0:	08001877 	.word	0x08001877
 80017f4:	08001877 	.word	0x08001877
 80017f8:	08001877 	.word	0x08001877
 80017fc:	08001877 	.word	0x08001877
 8001800:	08001877 	.word	0x08001877
 8001804:	08001877 	.word	0x08001877
 8001808:	08001877 	.word	0x08001877
 800180c:	08001825 	.word	0x08001825
 8001810:	08001839 	.word	0x08001839
 8001814:	4a79      	ldr	r2, [pc, #484]	; (80019fc <HAL_GPIO_Init+0x2b4>)
 8001816:	4293      	cmp	r3, r2
 8001818:	d013      	beq.n	8001842 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800181a:	e02c      	b.n	8001876 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	68db      	ldr	r3, [r3, #12]
 8001820:	623b      	str	r3, [r7, #32]
          break;
 8001822:	e029      	b.n	8001878 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	68db      	ldr	r3, [r3, #12]
 8001828:	3304      	adds	r3, #4
 800182a:	623b      	str	r3, [r7, #32]
          break;
 800182c:	e024      	b.n	8001878 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	68db      	ldr	r3, [r3, #12]
 8001832:	3308      	adds	r3, #8
 8001834:	623b      	str	r3, [r7, #32]
          break;
 8001836:	e01f      	b.n	8001878 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	68db      	ldr	r3, [r3, #12]
 800183c:	330c      	adds	r3, #12
 800183e:	623b      	str	r3, [r7, #32]
          break;
 8001840:	e01a      	b.n	8001878 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	689b      	ldr	r3, [r3, #8]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d102      	bne.n	8001850 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800184a:	2304      	movs	r3, #4
 800184c:	623b      	str	r3, [r7, #32]
          break;
 800184e:	e013      	b.n	8001878 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	689b      	ldr	r3, [r3, #8]
 8001854:	2b01      	cmp	r3, #1
 8001856:	d105      	bne.n	8001864 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001858:	2308      	movs	r3, #8
 800185a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	69fa      	ldr	r2, [r7, #28]
 8001860:	611a      	str	r2, [r3, #16]
          break;
 8001862:	e009      	b.n	8001878 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001864:	2308      	movs	r3, #8
 8001866:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	69fa      	ldr	r2, [r7, #28]
 800186c:	615a      	str	r2, [r3, #20]
          break;
 800186e:	e003      	b.n	8001878 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001870:	2300      	movs	r3, #0
 8001872:	623b      	str	r3, [r7, #32]
          break;
 8001874:	e000      	b.n	8001878 <HAL_GPIO_Init+0x130>
          break;
 8001876:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001878:	69bb      	ldr	r3, [r7, #24]
 800187a:	2bff      	cmp	r3, #255	; 0xff
 800187c:	d801      	bhi.n	8001882 <HAL_GPIO_Init+0x13a>
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	e001      	b.n	8001886 <HAL_GPIO_Init+0x13e>
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	3304      	adds	r3, #4
 8001886:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001888:	69bb      	ldr	r3, [r7, #24]
 800188a:	2bff      	cmp	r3, #255	; 0xff
 800188c:	d802      	bhi.n	8001894 <HAL_GPIO_Init+0x14c>
 800188e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001890:	009b      	lsls	r3, r3, #2
 8001892:	e002      	b.n	800189a <HAL_GPIO_Init+0x152>
 8001894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001896:	3b08      	subs	r3, #8
 8001898:	009b      	lsls	r3, r3, #2
 800189a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800189c:	697b      	ldr	r3, [r7, #20]
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	210f      	movs	r1, #15
 80018a2:	693b      	ldr	r3, [r7, #16]
 80018a4:	fa01 f303 	lsl.w	r3, r1, r3
 80018a8:	43db      	mvns	r3, r3
 80018aa:	401a      	ands	r2, r3
 80018ac:	6a39      	ldr	r1, [r7, #32]
 80018ae:	693b      	ldr	r3, [r7, #16]
 80018b0:	fa01 f303 	lsl.w	r3, r1, r3
 80018b4:	431a      	orrs	r2, r3
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	685b      	ldr	r3, [r3, #4]
 80018be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	f000 80b1 	beq.w	8001a2a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80018c8:	4b4d      	ldr	r3, [pc, #308]	; (8001a00 <HAL_GPIO_Init+0x2b8>)
 80018ca:	699b      	ldr	r3, [r3, #24]
 80018cc:	4a4c      	ldr	r2, [pc, #304]	; (8001a00 <HAL_GPIO_Init+0x2b8>)
 80018ce:	f043 0301 	orr.w	r3, r3, #1
 80018d2:	6193      	str	r3, [r2, #24]
 80018d4:	4b4a      	ldr	r3, [pc, #296]	; (8001a00 <HAL_GPIO_Init+0x2b8>)
 80018d6:	699b      	ldr	r3, [r3, #24]
 80018d8:	f003 0301 	and.w	r3, r3, #1
 80018dc:	60bb      	str	r3, [r7, #8]
 80018de:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80018e0:	4a48      	ldr	r2, [pc, #288]	; (8001a04 <HAL_GPIO_Init+0x2bc>)
 80018e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e4:	089b      	lsrs	r3, r3, #2
 80018e6:	3302      	adds	r3, #2
 80018e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018ec:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80018ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018f0:	f003 0303 	and.w	r3, r3, #3
 80018f4:	009b      	lsls	r3, r3, #2
 80018f6:	220f      	movs	r2, #15
 80018f8:	fa02 f303 	lsl.w	r3, r2, r3
 80018fc:	43db      	mvns	r3, r3
 80018fe:	68fa      	ldr	r2, [r7, #12]
 8001900:	4013      	ands	r3, r2
 8001902:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	4a40      	ldr	r2, [pc, #256]	; (8001a08 <HAL_GPIO_Init+0x2c0>)
 8001908:	4293      	cmp	r3, r2
 800190a:	d013      	beq.n	8001934 <HAL_GPIO_Init+0x1ec>
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	4a3f      	ldr	r2, [pc, #252]	; (8001a0c <HAL_GPIO_Init+0x2c4>)
 8001910:	4293      	cmp	r3, r2
 8001912:	d00d      	beq.n	8001930 <HAL_GPIO_Init+0x1e8>
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	4a3e      	ldr	r2, [pc, #248]	; (8001a10 <HAL_GPIO_Init+0x2c8>)
 8001918:	4293      	cmp	r3, r2
 800191a:	d007      	beq.n	800192c <HAL_GPIO_Init+0x1e4>
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	4a3d      	ldr	r2, [pc, #244]	; (8001a14 <HAL_GPIO_Init+0x2cc>)
 8001920:	4293      	cmp	r3, r2
 8001922:	d101      	bne.n	8001928 <HAL_GPIO_Init+0x1e0>
 8001924:	2303      	movs	r3, #3
 8001926:	e006      	b.n	8001936 <HAL_GPIO_Init+0x1ee>
 8001928:	2304      	movs	r3, #4
 800192a:	e004      	b.n	8001936 <HAL_GPIO_Init+0x1ee>
 800192c:	2302      	movs	r3, #2
 800192e:	e002      	b.n	8001936 <HAL_GPIO_Init+0x1ee>
 8001930:	2301      	movs	r3, #1
 8001932:	e000      	b.n	8001936 <HAL_GPIO_Init+0x1ee>
 8001934:	2300      	movs	r3, #0
 8001936:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001938:	f002 0203 	and.w	r2, r2, #3
 800193c:	0092      	lsls	r2, r2, #2
 800193e:	4093      	lsls	r3, r2
 8001940:	68fa      	ldr	r2, [r7, #12]
 8001942:	4313      	orrs	r3, r2
 8001944:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001946:	492f      	ldr	r1, [pc, #188]	; (8001a04 <HAL_GPIO_Init+0x2bc>)
 8001948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800194a:	089b      	lsrs	r3, r3, #2
 800194c:	3302      	adds	r3, #2
 800194e:	68fa      	ldr	r2, [r7, #12]
 8001950:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	685b      	ldr	r3, [r3, #4]
 8001958:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800195c:	2b00      	cmp	r3, #0
 800195e:	d006      	beq.n	800196e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001960:	4b2d      	ldr	r3, [pc, #180]	; (8001a18 <HAL_GPIO_Init+0x2d0>)
 8001962:	681a      	ldr	r2, [r3, #0]
 8001964:	492c      	ldr	r1, [pc, #176]	; (8001a18 <HAL_GPIO_Init+0x2d0>)
 8001966:	69bb      	ldr	r3, [r7, #24]
 8001968:	4313      	orrs	r3, r2
 800196a:	600b      	str	r3, [r1, #0]
 800196c:	e006      	b.n	800197c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800196e:	4b2a      	ldr	r3, [pc, #168]	; (8001a18 <HAL_GPIO_Init+0x2d0>)
 8001970:	681a      	ldr	r2, [r3, #0]
 8001972:	69bb      	ldr	r3, [r7, #24]
 8001974:	43db      	mvns	r3, r3
 8001976:	4928      	ldr	r1, [pc, #160]	; (8001a18 <HAL_GPIO_Init+0x2d0>)
 8001978:	4013      	ands	r3, r2
 800197a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	685b      	ldr	r3, [r3, #4]
 8001980:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001984:	2b00      	cmp	r3, #0
 8001986:	d006      	beq.n	8001996 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001988:	4b23      	ldr	r3, [pc, #140]	; (8001a18 <HAL_GPIO_Init+0x2d0>)
 800198a:	685a      	ldr	r2, [r3, #4]
 800198c:	4922      	ldr	r1, [pc, #136]	; (8001a18 <HAL_GPIO_Init+0x2d0>)
 800198e:	69bb      	ldr	r3, [r7, #24]
 8001990:	4313      	orrs	r3, r2
 8001992:	604b      	str	r3, [r1, #4]
 8001994:	e006      	b.n	80019a4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001996:	4b20      	ldr	r3, [pc, #128]	; (8001a18 <HAL_GPIO_Init+0x2d0>)
 8001998:	685a      	ldr	r2, [r3, #4]
 800199a:	69bb      	ldr	r3, [r7, #24]
 800199c:	43db      	mvns	r3, r3
 800199e:	491e      	ldr	r1, [pc, #120]	; (8001a18 <HAL_GPIO_Init+0x2d0>)
 80019a0:	4013      	ands	r3, r2
 80019a2:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d006      	beq.n	80019be <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80019b0:	4b19      	ldr	r3, [pc, #100]	; (8001a18 <HAL_GPIO_Init+0x2d0>)
 80019b2:	689a      	ldr	r2, [r3, #8]
 80019b4:	4918      	ldr	r1, [pc, #96]	; (8001a18 <HAL_GPIO_Init+0x2d0>)
 80019b6:	69bb      	ldr	r3, [r7, #24]
 80019b8:	4313      	orrs	r3, r2
 80019ba:	608b      	str	r3, [r1, #8]
 80019bc:	e006      	b.n	80019cc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80019be:	4b16      	ldr	r3, [pc, #88]	; (8001a18 <HAL_GPIO_Init+0x2d0>)
 80019c0:	689a      	ldr	r2, [r3, #8]
 80019c2:	69bb      	ldr	r3, [r7, #24]
 80019c4:	43db      	mvns	r3, r3
 80019c6:	4914      	ldr	r1, [pc, #80]	; (8001a18 <HAL_GPIO_Init+0x2d0>)
 80019c8:	4013      	ands	r3, r2
 80019ca:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d021      	beq.n	8001a1c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80019d8:	4b0f      	ldr	r3, [pc, #60]	; (8001a18 <HAL_GPIO_Init+0x2d0>)
 80019da:	68da      	ldr	r2, [r3, #12]
 80019dc:	490e      	ldr	r1, [pc, #56]	; (8001a18 <HAL_GPIO_Init+0x2d0>)
 80019de:	69bb      	ldr	r3, [r7, #24]
 80019e0:	4313      	orrs	r3, r2
 80019e2:	60cb      	str	r3, [r1, #12]
 80019e4:	e021      	b.n	8001a2a <HAL_GPIO_Init+0x2e2>
 80019e6:	bf00      	nop
 80019e8:	10320000 	.word	0x10320000
 80019ec:	10310000 	.word	0x10310000
 80019f0:	10220000 	.word	0x10220000
 80019f4:	10210000 	.word	0x10210000
 80019f8:	10120000 	.word	0x10120000
 80019fc:	10110000 	.word	0x10110000
 8001a00:	40021000 	.word	0x40021000
 8001a04:	40010000 	.word	0x40010000
 8001a08:	40010800 	.word	0x40010800
 8001a0c:	40010c00 	.word	0x40010c00
 8001a10:	40011000 	.word	0x40011000
 8001a14:	40011400 	.word	0x40011400
 8001a18:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001a1c:	4b0b      	ldr	r3, [pc, #44]	; (8001a4c <HAL_GPIO_Init+0x304>)
 8001a1e:	68da      	ldr	r2, [r3, #12]
 8001a20:	69bb      	ldr	r3, [r7, #24]
 8001a22:	43db      	mvns	r3, r3
 8001a24:	4909      	ldr	r1, [pc, #36]	; (8001a4c <HAL_GPIO_Init+0x304>)
 8001a26:	4013      	ands	r3, r2
 8001a28:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a2c:	3301      	adds	r3, #1
 8001a2e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	681a      	ldr	r2, [r3, #0]
 8001a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a36:	fa22 f303 	lsr.w	r3, r2, r3
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	f47f ae8e 	bne.w	800175c <HAL_GPIO_Init+0x14>
  }
}
 8001a40:	bf00      	nop
 8001a42:	bf00      	nop
 8001a44:	372c      	adds	r7, #44	; 0x2c
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bc80      	pop	{r7}
 8001a4a:	4770      	bx	lr
 8001a4c:	40010400 	.word	0x40010400

08001a50 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b085      	sub	sp, #20
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
 8001a58:	460b      	mov	r3, r1
 8001a5a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	689a      	ldr	r2, [r3, #8]
 8001a60:	887b      	ldrh	r3, [r7, #2]
 8001a62:	4013      	ands	r3, r2
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d002      	beq.n	8001a6e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001a68:	2301      	movs	r3, #1
 8001a6a:	73fb      	strb	r3, [r7, #15]
 8001a6c:	e001      	b.n	8001a72 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001a72:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	3714      	adds	r7, #20
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bc80      	pop	{r7}
 8001a7c:	4770      	bx	lr

08001a7e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a7e:	b480      	push	{r7}
 8001a80:	b083      	sub	sp, #12
 8001a82:	af00      	add	r7, sp, #0
 8001a84:	6078      	str	r0, [r7, #4]
 8001a86:	460b      	mov	r3, r1
 8001a88:	807b      	strh	r3, [r7, #2]
 8001a8a:	4613      	mov	r3, r2
 8001a8c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a8e:	787b      	ldrb	r3, [r7, #1]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d003      	beq.n	8001a9c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a94:	887a      	ldrh	r2, [r7, #2]
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001a9a:	e003      	b.n	8001aa4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001a9c:	887b      	ldrh	r3, [r7, #2]
 8001a9e:	041a      	lsls	r2, r3, #16
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	611a      	str	r2, [r3, #16]
}
 8001aa4:	bf00      	nop
 8001aa6:	370c      	adds	r7, #12
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bc80      	pop	{r7}
 8001aac:	4770      	bx	lr
	...

08001ab0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b086      	sub	sp, #24
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d101      	bne.n	8001ac2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e26c      	b.n	8001f9c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f003 0301 	and.w	r3, r3, #1
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	f000 8087 	beq.w	8001bde <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ad0:	4b92      	ldr	r3, [pc, #584]	; (8001d1c <HAL_RCC_OscConfig+0x26c>)
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	f003 030c 	and.w	r3, r3, #12
 8001ad8:	2b04      	cmp	r3, #4
 8001ada:	d00c      	beq.n	8001af6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001adc:	4b8f      	ldr	r3, [pc, #572]	; (8001d1c <HAL_RCC_OscConfig+0x26c>)
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	f003 030c 	and.w	r3, r3, #12
 8001ae4:	2b08      	cmp	r3, #8
 8001ae6:	d112      	bne.n	8001b0e <HAL_RCC_OscConfig+0x5e>
 8001ae8:	4b8c      	ldr	r3, [pc, #560]	; (8001d1c <HAL_RCC_OscConfig+0x26c>)
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001af0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001af4:	d10b      	bne.n	8001b0e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001af6:	4b89      	ldr	r3, [pc, #548]	; (8001d1c <HAL_RCC_OscConfig+0x26c>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d06c      	beq.n	8001bdc <HAL_RCC_OscConfig+0x12c>
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d168      	bne.n	8001bdc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	e246      	b.n	8001f9c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b16:	d106      	bne.n	8001b26 <HAL_RCC_OscConfig+0x76>
 8001b18:	4b80      	ldr	r3, [pc, #512]	; (8001d1c <HAL_RCC_OscConfig+0x26c>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4a7f      	ldr	r2, [pc, #508]	; (8001d1c <HAL_RCC_OscConfig+0x26c>)
 8001b1e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b22:	6013      	str	r3, [r2, #0]
 8001b24:	e02e      	b.n	8001b84 <HAL_RCC_OscConfig+0xd4>
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d10c      	bne.n	8001b48 <HAL_RCC_OscConfig+0x98>
 8001b2e:	4b7b      	ldr	r3, [pc, #492]	; (8001d1c <HAL_RCC_OscConfig+0x26c>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	4a7a      	ldr	r2, [pc, #488]	; (8001d1c <HAL_RCC_OscConfig+0x26c>)
 8001b34:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b38:	6013      	str	r3, [r2, #0]
 8001b3a:	4b78      	ldr	r3, [pc, #480]	; (8001d1c <HAL_RCC_OscConfig+0x26c>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a77      	ldr	r2, [pc, #476]	; (8001d1c <HAL_RCC_OscConfig+0x26c>)
 8001b40:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b44:	6013      	str	r3, [r2, #0]
 8001b46:	e01d      	b.n	8001b84 <HAL_RCC_OscConfig+0xd4>
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b50:	d10c      	bne.n	8001b6c <HAL_RCC_OscConfig+0xbc>
 8001b52:	4b72      	ldr	r3, [pc, #456]	; (8001d1c <HAL_RCC_OscConfig+0x26c>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4a71      	ldr	r2, [pc, #452]	; (8001d1c <HAL_RCC_OscConfig+0x26c>)
 8001b58:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b5c:	6013      	str	r3, [r2, #0]
 8001b5e:	4b6f      	ldr	r3, [pc, #444]	; (8001d1c <HAL_RCC_OscConfig+0x26c>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4a6e      	ldr	r2, [pc, #440]	; (8001d1c <HAL_RCC_OscConfig+0x26c>)
 8001b64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b68:	6013      	str	r3, [r2, #0]
 8001b6a:	e00b      	b.n	8001b84 <HAL_RCC_OscConfig+0xd4>
 8001b6c:	4b6b      	ldr	r3, [pc, #428]	; (8001d1c <HAL_RCC_OscConfig+0x26c>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a6a      	ldr	r2, [pc, #424]	; (8001d1c <HAL_RCC_OscConfig+0x26c>)
 8001b72:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b76:	6013      	str	r3, [r2, #0]
 8001b78:	4b68      	ldr	r3, [pc, #416]	; (8001d1c <HAL_RCC_OscConfig+0x26c>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a67      	ldr	r2, [pc, #412]	; (8001d1c <HAL_RCC_OscConfig+0x26c>)
 8001b7e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b82:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d013      	beq.n	8001bb4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b8c:	f7ff fcc4 	bl	8001518 <HAL_GetTick>
 8001b90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b92:	e008      	b.n	8001ba6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b94:	f7ff fcc0 	bl	8001518 <HAL_GetTick>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	1ad3      	subs	r3, r2, r3
 8001b9e:	2b64      	cmp	r3, #100	; 0x64
 8001ba0:	d901      	bls.n	8001ba6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001ba2:	2303      	movs	r3, #3
 8001ba4:	e1fa      	b.n	8001f9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ba6:	4b5d      	ldr	r3, [pc, #372]	; (8001d1c <HAL_RCC_OscConfig+0x26c>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d0f0      	beq.n	8001b94 <HAL_RCC_OscConfig+0xe4>
 8001bb2:	e014      	b.n	8001bde <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bb4:	f7ff fcb0 	bl	8001518 <HAL_GetTick>
 8001bb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bba:	e008      	b.n	8001bce <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bbc:	f7ff fcac 	bl	8001518 <HAL_GetTick>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	1ad3      	subs	r3, r2, r3
 8001bc6:	2b64      	cmp	r3, #100	; 0x64
 8001bc8:	d901      	bls.n	8001bce <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001bca:	2303      	movs	r3, #3
 8001bcc:	e1e6      	b.n	8001f9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bce:	4b53      	ldr	r3, [pc, #332]	; (8001d1c <HAL_RCC_OscConfig+0x26c>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d1f0      	bne.n	8001bbc <HAL_RCC_OscConfig+0x10c>
 8001bda:	e000      	b.n	8001bde <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bdc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f003 0302 	and.w	r3, r3, #2
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d063      	beq.n	8001cb2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001bea:	4b4c      	ldr	r3, [pc, #304]	; (8001d1c <HAL_RCC_OscConfig+0x26c>)
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	f003 030c 	and.w	r3, r3, #12
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d00b      	beq.n	8001c0e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001bf6:	4b49      	ldr	r3, [pc, #292]	; (8001d1c <HAL_RCC_OscConfig+0x26c>)
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	f003 030c 	and.w	r3, r3, #12
 8001bfe:	2b08      	cmp	r3, #8
 8001c00:	d11c      	bne.n	8001c3c <HAL_RCC_OscConfig+0x18c>
 8001c02:	4b46      	ldr	r3, [pc, #280]	; (8001d1c <HAL_RCC_OscConfig+0x26c>)
 8001c04:	685b      	ldr	r3, [r3, #4]
 8001c06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d116      	bne.n	8001c3c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c0e:	4b43      	ldr	r3, [pc, #268]	; (8001d1c <HAL_RCC_OscConfig+0x26c>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f003 0302 	and.w	r3, r3, #2
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d005      	beq.n	8001c26 <HAL_RCC_OscConfig+0x176>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	691b      	ldr	r3, [r3, #16]
 8001c1e:	2b01      	cmp	r3, #1
 8001c20:	d001      	beq.n	8001c26 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001c22:	2301      	movs	r3, #1
 8001c24:	e1ba      	b.n	8001f9c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c26:	4b3d      	ldr	r3, [pc, #244]	; (8001d1c <HAL_RCC_OscConfig+0x26c>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	695b      	ldr	r3, [r3, #20]
 8001c32:	00db      	lsls	r3, r3, #3
 8001c34:	4939      	ldr	r1, [pc, #228]	; (8001d1c <HAL_RCC_OscConfig+0x26c>)
 8001c36:	4313      	orrs	r3, r2
 8001c38:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c3a:	e03a      	b.n	8001cb2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	691b      	ldr	r3, [r3, #16]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d020      	beq.n	8001c86 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c44:	4b36      	ldr	r3, [pc, #216]	; (8001d20 <HAL_RCC_OscConfig+0x270>)
 8001c46:	2201      	movs	r2, #1
 8001c48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c4a:	f7ff fc65 	bl	8001518 <HAL_GetTick>
 8001c4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c50:	e008      	b.n	8001c64 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c52:	f7ff fc61 	bl	8001518 <HAL_GetTick>
 8001c56:	4602      	mov	r2, r0
 8001c58:	693b      	ldr	r3, [r7, #16]
 8001c5a:	1ad3      	subs	r3, r2, r3
 8001c5c:	2b02      	cmp	r3, #2
 8001c5e:	d901      	bls.n	8001c64 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001c60:	2303      	movs	r3, #3
 8001c62:	e19b      	b.n	8001f9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c64:	4b2d      	ldr	r3, [pc, #180]	; (8001d1c <HAL_RCC_OscConfig+0x26c>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f003 0302 	and.w	r3, r3, #2
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d0f0      	beq.n	8001c52 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c70:	4b2a      	ldr	r3, [pc, #168]	; (8001d1c <HAL_RCC_OscConfig+0x26c>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	695b      	ldr	r3, [r3, #20]
 8001c7c:	00db      	lsls	r3, r3, #3
 8001c7e:	4927      	ldr	r1, [pc, #156]	; (8001d1c <HAL_RCC_OscConfig+0x26c>)
 8001c80:	4313      	orrs	r3, r2
 8001c82:	600b      	str	r3, [r1, #0]
 8001c84:	e015      	b.n	8001cb2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c86:	4b26      	ldr	r3, [pc, #152]	; (8001d20 <HAL_RCC_OscConfig+0x270>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c8c:	f7ff fc44 	bl	8001518 <HAL_GetTick>
 8001c90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c92:	e008      	b.n	8001ca6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c94:	f7ff fc40 	bl	8001518 <HAL_GetTick>
 8001c98:	4602      	mov	r2, r0
 8001c9a:	693b      	ldr	r3, [r7, #16]
 8001c9c:	1ad3      	subs	r3, r2, r3
 8001c9e:	2b02      	cmp	r3, #2
 8001ca0:	d901      	bls.n	8001ca6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001ca2:	2303      	movs	r3, #3
 8001ca4:	e17a      	b.n	8001f9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ca6:	4b1d      	ldr	r3, [pc, #116]	; (8001d1c <HAL_RCC_OscConfig+0x26c>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f003 0302 	and.w	r3, r3, #2
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d1f0      	bne.n	8001c94 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f003 0308 	and.w	r3, r3, #8
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d03a      	beq.n	8001d34 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	699b      	ldr	r3, [r3, #24]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d019      	beq.n	8001cfa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001cc6:	4b17      	ldr	r3, [pc, #92]	; (8001d24 <HAL_RCC_OscConfig+0x274>)
 8001cc8:	2201      	movs	r2, #1
 8001cca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ccc:	f7ff fc24 	bl	8001518 <HAL_GetTick>
 8001cd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cd2:	e008      	b.n	8001ce6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cd4:	f7ff fc20 	bl	8001518 <HAL_GetTick>
 8001cd8:	4602      	mov	r2, r0
 8001cda:	693b      	ldr	r3, [r7, #16]
 8001cdc:	1ad3      	subs	r3, r2, r3
 8001cde:	2b02      	cmp	r3, #2
 8001ce0:	d901      	bls.n	8001ce6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001ce2:	2303      	movs	r3, #3
 8001ce4:	e15a      	b.n	8001f9c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ce6:	4b0d      	ldr	r3, [pc, #52]	; (8001d1c <HAL_RCC_OscConfig+0x26c>)
 8001ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cea:	f003 0302 	and.w	r3, r3, #2
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d0f0      	beq.n	8001cd4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001cf2:	2001      	movs	r0, #1
 8001cf4:	f000 faa6 	bl	8002244 <RCC_Delay>
 8001cf8:	e01c      	b.n	8001d34 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001cfa:	4b0a      	ldr	r3, [pc, #40]	; (8001d24 <HAL_RCC_OscConfig+0x274>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d00:	f7ff fc0a 	bl	8001518 <HAL_GetTick>
 8001d04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d06:	e00f      	b.n	8001d28 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d08:	f7ff fc06 	bl	8001518 <HAL_GetTick>
 8001d0c:	4602      	mov	r2, r0
 8001d0e:	693b      	ldr	r3, [r7, #16]
 8001d10:	1ad3      	subs	r3, r2, r3
 8001d12:	2b02      	cmp	r3, #2
 8001d14:	d908      	bls.n	8001d28 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001d16:	2303      	movs	r3, #3
 8001d18:	e140      	b.n	8001f9c <HAL_RCC_OscConfig+0x4ec>
 8001d1a:	bf00      	nop
 8001d1c:	40021000 	.word	0x40021000
 8001d20:	42420000 	.word	0x42420000
 8001d24:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d28:	4b9e      	ldr	r3, [pc, #632]	; (8001fa4 <HAL_RCC_OscConfig+0x4f4>)
 8001d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d2c:	f003 0302 	and.w	r3, r3, #2
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d1e9      	bne.n	8001d08 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f003 0304 	and.w	r3, r3, #4
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	f000 80a6 	beq.w	8001e8e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d42:	2300      	movs	r3, #0
 8001d44:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d46:	4b97      	ldr	r3, [pc, #604]	; (8001fa4 <HAL_RCC_OscConfig+0x4f4>)
 8001d48:	69db      	ldr	r3, [r3, #28]
 8001d4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d10d      	bne.n	8001d6e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d52:	4b94      	ldr	r3, [pc, #592]	; (8001fa4 <HAL_RCC_OscConfig+0x4f4>)
 8001d54:	69db      	ldr	r3, [r3, #28]
 8001d56:	4a93      	ldr	r2, [pc, #588]	; (8001fa4 <HAL_RCC_OscConfig+0x4f4>)
 8001d58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d5c:	61d3      	str	r3, [r2, #28]
 8001d5e:	4b91      	ldr	r3, [pc, #580]	; (8001fa4 <HAL_RCC_OscConfig+0x4f4>)
 8001d60:	69db      	ldr	r3, [r3, #28]
 8001d62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d66:	60bb      	str	r3, [r7, #8]
 8001d68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d6e:	4b8e      	ldr	r3, [pc, #568]	; (8001fa8 <HAL_RCC_OscConfig+0x4f8>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d118      	bne.n	8001dac <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d7a:	4b8b      	ldr	r3, [pc, #556]	; (8001fa8 <HAL_RCC_OscConfig+0x4f8>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4a8a      	ldr	r2, [pc, #552]	; (8001fa8 <HAL_RCC_OscConfig+0x4f8>)
 8001d80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d86:	f7ff fbc7 	bl	8001518 <HAL_GetTick>
 8001d8a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d8c:	e008      	b.n	8001da0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d8e:	f7ff fbc3 	bl	8001518 <HAL_GetTick>
 8001d92:	4602      	mov	r2, r0
 8001d94:	693b      	ldr	r3, [r7, #16]
 8001d96:	1ad3      	subs	r3, r2, r3
 8001d98:	2b64      	cmp	r3, #100	; 0x64
 8001d9a:	d901      	bls.n	8001da0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001d9c:	2303      	movs	r3, #3
 8001d9e:	e0fd      	b.n	8001f9c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001da0:	4b81      	ldr	r3, [pc, #516]	; (8001fa8 <HAL_RCC_OscConfig+0x4f8>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d0f0      	beq.n	8001d8e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	68db      	ldr	r3, [r3, #12]
 8001db0:	2b01      	cmp	r3, #1
 8001db2:	d106      	bne.n	8001dc2 <HAL_RCC_OscConfig+0x312>
 8001db4:	4b7b      	ldr	r3, [pc, #492]	; (8001fa4 <HAL_RCC_OscConfig+0x4f4>)
 8001db6:	6a1b      	ldr	r3, [r3, #32]
 8001db8:	4a7a      	ldr	r2, [pc, #488]	; (8001fa4 <HAL_RCC_OscConfig+0x4f4>)
 8001dba:	f043 0301 	orr.w	r3, r3, #1
 8001dbe:	6213      	str	r3, [r2, #32]
 8001dc0:	e02d      	b.n	8001e1e <HAL_RCC_OscConfig+0x36e>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	68db      	ldr	r3, [r3, #12]
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d10c      	bne.n	8001de4 <HAL_RCC_OscConfig+0x334>
 8001dca:	4b76      	ldr	r3, [pc, #472]	; (8001fa4 <HAL_RCC_OscConfig+0x4f4>)
 8001dcc:	6a1b      	ldr	r3, [r3, #32]
 8001dce:	4a75      	ldr	r2, [pc, #468]	; (8001fa4 <HAL_RCC_OscConfig+0x4f4>)
 8001dd0:	f023 0301 	bic.w	r3, r3, #1
 8001dd4:	6213      	str	r3, [r2, #32]
 8001dd6:	4b73      	ldr	r3, [pc, #460]	; (8001fa4 <HAL_RCC_OscConfig+0x4f4>)
 8001dd8:	6a1b      	ldr	r3, [r3, #32]
 8001dda:	4a72      	ldr	r2, [pc, #456]	; (8001fa4 <HAL_RCC_OscConfig+0x4f4>)
 8001ddc:	f023 0304 	bic.w	r3, r3, #4
 8001de0:	6213      	str	r3, [r2, #32]
 8001de2:	e01c      	b.n	8001e1e <HAL_RCC_OscConfig+0x36e>
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	68db      	ldr	r3, [r3, #12]
 8001de8:	2b05      	cmp	r3, #5
 8001dea:	d10c      	bne.n	8001e06 <HAL_RCC_OscConfig+0x356>
 8001dec:	4b6d      	ldr	r3, [pc, #436]	; (8001fa4 <HAL_RCC_OscConfig+0x4f4>)
 8001dee:	6a1b      	ldr	r3, [r3, #32]
 8001df0:	4a6c      	ldr	r2, [pc, #432]	; (8001fa4 <HAL_RCC_OscConfig+0x4f4>)
 8001df2:	f043 0304 	orr.w	r3, r3, #4
 8001df6:	6213      	str	r3, [r2, #32]
 8001df8:	4b6a      	ldr	r3, [pc, #424]	; (8001fa4 <HAL_RCC_OscConfig+0x4f4>)
 8001dfa:	6a1b      	ldr	r3, [r3, #32]
 8001dfc:	4a69      	ldr	r2, [pc, #420]	; (8001fa4 <HAL_RCC_OscConfig+0x4f4>)
 8001dfe:	f043 0301 	orr.w	r3, r3, #1
 8001e02:	6213      	str	r3, [r2, #32]
 8001e04:	e00b      	b.n	8001e1e <HAL_RCC_OscConfig+0x36e>
 8001e06:	4b67      	ldr	r3, [pc, #412]	; (8001fa4 <HAL_RCC_OscConfig+0x4f4>)
 8001e08:	6a1b      	ldr	r3, [r3, #32]
 8001e0a:	4a66      	ldr	r2, [pc, #408]	; (8001fa4 <HAL_RCC_OscConfig+0x4f4>)
 8001e0c:	f023 0301 	bic.w	r3, r3, #1
 8001e10:	6213      	str	r3, [r2, #32]
 8001e12:	4b64      	ldr	r3, [pc, #400]	; (8001fa4 <HAL_RCC_OscConfig+0x4f4>)
 8001e14:	6a1b      	ldr	r3, [r3, #32]
 8001e16:	4a63      	ldr	r2, [pc, #396]	; (8001fa4 <HAL_RCC_OscConfig+0x4f4>)
 8001e18:	f023 0304 	bic.w	r3, r3, #4
 8001e1c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	68db      	ldr	r3, [r3, #12]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d015      	beq.n	8001e52 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e26:	f7ff fb77 	bl	8001518 <HAL_GetTick>
 8001e2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e2c:	e00a      	b.n	8001e44 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e2e:	f7ff fb73 	bl	8001518 <HAL_GetTick>
 8001e32:	4602      	mov	r2, r0
 8001e34:	693b      	ldr	r3, [r7, #16]
 8001e36:	1ad3      	subs	r3, r2, r3
 8001e38:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d901      	bls.n	8001e44 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001e40:	2303      	movs	r3, #3
 8001e42:	e0ab      	b.n	8001f9c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e44:	4b57      	ldr	r3, [pc, #348]	; (8001fa4 <HAL_RCC_OscConfig+0x4f4>)
 8001e46:	6a1b      	ldr	r3, [r3, #32]
 8001e48:	f003 0302 	and.w	r3, r3, #2
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d0ee      	beq.n	8001e2e <HAL_RCC_OscConfig+0x37e>
 8001e50:	e014      	b.n	8001e7c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e52:	f7ff fb61 	bl	8001518 <HAL_GetTick>
 8001e56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e58:	e00a      	b.n	8001e70 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e5a:	f7ff fb5d 	bl	8001518 <HAL_GetTick>
 8001e5e:	4602      	mov	r2, r0
 8001e60:	693b      	ldr	r3, [r7, #16]
 8001e62:	1ad3      	subs	r3, r2, r3
 8001e64:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d901      	bls.n	8001e70 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001e6c:	2303      	movs	r3, #3
 8001e6e:	e095      	b.n	8001f9c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e70:	4b4c      	ldr	r3, [pc, #304]	; (8001fa4 <HAL_RCC_OscConfig+0x4f4>)
 8001e72:	6a1b      	ldr	r3, [r3, #32]
 8001e74:	f003 0302 	and.w	r3, r3, #2
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d1ee      	bne.n	8001e5a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001e7c:	7dfb      	ldrb	r3, [r7, #23]
 8001e7e:	2b01      	cmp	r3, #1
 8001e80:	d105      	bne.n	8001e8e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e82:	4b48      	ldr	r3, [pc, #288]	; (8001fa4 <HAL_RCC_OscConfig+0x4f4>)
 8001e84:	69db      	ldr	r3, [r3, #28]
 8001e86:	4a47      	ldr	r2, [pc, #284]	; (8001fa4 <HAL_RCC_OscConfig+0x4f4>)
 8001e88:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e8c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	69db      	ldr	r3, [r3, #28]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	f000 8081 	beq.w	8001f9a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e98:	4b42      	ldr	r3, [pc, #264]	; (8001fa4 <HAL_RCC_OscConfig+0x4f4>)
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	f003 030c 	and.w	r3, r3, #12
 8001ea0:	2b08      	cmp	r3, #8
 8001ea2:	d061      	beq.n	8001f68 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	69db      	ldr	r3, [r3, #28]
 8001ea8:	2b02      	cmp	r3, #2
 8001eaa:	d146      	bne.n	8001f3a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001eac:	4b3f      	ldr	r3, [pc, #252]	; (8001fac <HAL_RCC_OscConfig+0x4fc>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eb2:	f7ff fb31 	bl	8001518 <HAL_GetTick>
 8001eb6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001eb8:	e008      	b.n	8001ecc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001eba:	f7ff fb2d 	bl	8001518 <HAL_GetTick>
 8001ebe:	4602      	mov	r2, r0
 8001ec0:	693b      	ldr	r3, [r7, #16]
 8001ec2:	1ad3      	subs	r3, r2, r3
 8001ec4:	2b02      	cmp	r3, #2
 8001ec6:	d901      	bls.n	8001ecc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001ec8:	2303      	movs	r3, #3
 8001eca:	e067      	b.n	8001f9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ecc:	4b35      	ldr	r3, [pc, #212]	; (8001fa4 <HAL_RCC_OscConfig+0x4f4>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d1f0      	bne.n	8001eba <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	6a1b      	ldr	r3, [r3, #32]
 8001edc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ee0:	d108      	bne.n	8001ef4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001ee2:	4b30      	ldr	r3, [pc, #192]	; (8001fa4 <HAL_RCC_OscConfig+0x4f4>)
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	689b      	ldr	r3, [r3, #8]
 8001eee:	492d      	ldr	r1, [pc, #180]	; (8001fa4 <HAL_RCC_OscConfig+0x4f4>)
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ef4:	4b2b      	ldr	r3, [pc, #172]	; (8001fa4 <HAL_RCC_OscConfig+0x4f4>)
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6a19      	ldr	r1, [r3, #32]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f04:	430b      	orrs	r3, r1
 8001f06:	4927      	ldr	r1, [pc, #156]	; (8001fa4 <HAL_RCC_OscConfig+0x4f4>)
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f0c:	4b27      	ldr	r3, [pc, #156]	; (8001fac <HAL_RCC_OscConfig+0x4fc>)
 8001f0e:	2201      	movs	r2, #1
 8001f10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f12:	f7ff fb01 	bl	8001518 <HAL_GetTick>
 8001f16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f18:	e008      	b.n	8001f2c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f1a:	f7ff fafd 	bl	8001518 <HAL_GetTick>
 8001f1e:	4602      	mov	r2, r0
 8001f20:	693b      	ldr	r3, [r7, #16]
 8001f22:	1ad3      	subs	r3, r2, r3
 8001f24:	2b02      	cmp	r3, #2
 8001f26:	d901      	bls.n	8001f2c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001f28:	2303      	movs	r3, #3
 8001f2a:	e037      	b.n	8001f9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f2c:	4b1d      	ldr	r3, [pc, #116]	; (8001fa4 <HAL_RCC_OscConfig+0x4f4>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d0f0      	beq.n	8001f1a <HAL_RCC_OscConfig+0x46a>
 8001f38:	e02f      	b.n	8001f9a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f3a:	4b1c      	ldr	r3, [pc, #112]	; (8001fac <HAL_RCC_OscConfig+0x4fc>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f40:	f7ff faea 	bl	8001518 <HAL_GetTick>
 8001f44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f46:	e008      	b.n	8001f5a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f48:	f7ff fae6 	bl	8001518 <HAL_GetTick>
 8001f4c:	4602      	mov	r2, r0
 8001f4e:	693b      	ldr	r3, [r7, #16]
 8001f50:	1ad3      	subs	r3, r2, r3
 8001f52:	2b02      	cmp	r3, #2
 8001f54:	d901      	bls.n	8001f5a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001f56:	2303      	movs	r3, #3
 8001f58:	e020      	b.n	8001f9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f5a:	4b12      	ldr	r3, [pc, #72]	; (8001fa4 <HAL_RCC_OscConfig+0x4f4>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d1f0      	bne.n	8001f48 <HAL_RCC_OscConfig+0x498>
 8001f66:	e018      	b.n	8001f9a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	69db      	ldr	r3, [r3, #28]
 8001f6c:	2b01      	cmp	r3, #1
 8001f6e:	d101      	bne.n	8001f74 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001f70:	2301      	movs	r3, #1
 8001f72:	e013      	b.n	8001f9c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001f74:	4b0b      	ldr	r3, [pc, #44]	; (8001fa4 <HAL_RCC_OscConfig+0x4f4>)
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6a1b      	ldr	r3, [r3, #32]
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d106      	bne.n	8001f96 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f92:	429a      	cmp	r2, r3
 8001f94:	d001      	beq.n	8001f9a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
 8001f98:	e000      	b.n	8001f9c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001f9a:	2300      	movs	r3, #0
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	3718      	adds	r7, #24
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	40021000 	.word	0x40021000
 8001fa8:	40007000 	.word	0x40007000
 8001fac:	42420060 	.word	0x42420060

08001fb0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b084      	sub	sp, #16
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
 8001fb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d101      	bne.n	8001fc4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	e0d0      	b.n	8002166 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001fc4:	4b6a      	ldr	r3, [pc, #424]	; (8002170 <HAL_RCC_ClockConfig+0x1c0>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f003 0307 	and.w	r3, r3, #7
 8001fcc:	683a      	ldr	r2, [r7, #0]
 8001fce:	429a      	cmp	r2, r3
 8001fd0:	d910      	bls.n	8001ff4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fd2:	4b67      	ldr	r3, [pc, #412]	; (8002170 <HAL_RCC_ClockConfig+0x1c0>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f023 0207 	bic.w	r2, r3, #7
 8001fda:	4965      	ldr	r1, [pc, #404]	; (8002170 <HAL_RCC_ClockConfig+0x1c0>)
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fe2:	4b63      	ldr	r3, [pc, #396]	; (8002170 <HAL_RCC_ClockConfig+0x1c0>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f003 0307 	and.w	r3, r3, #7
 8001fea:	683a      	ldr	r2, [r7, #0]
 8001fec:	429a      	cmp	r2, r3
 8001fee:	d001      	beq.n	8001ff4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	e0b8      	b.n	8002166 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f003 0302 	and.w	r3, r3, #2
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d020      	beq.n	8002042 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f003 0304 	and.w	r3, r3, #4
 8002008:	2b00      	cmp	r3, #0
 800200a:	d005      	beq.n	8002018 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800200c:	4b59      	ldr	r3, [pc, #356]	; (8002174 <HAL_RCC_ClockConfig+0x1c4>)
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	4a58      	ldr	r2, [pc, #352]	; (8002174 <HAL_RCC_ClockConfig+0x1c4>)
 8002012:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002016:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f003 0308 	and.w	r3, r3, #8
 8002020:	2b00      	cmp	r3, #0
 8002022:	d005      	beq.n	8002030 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002024:	4b53      	ldr	r3, [pc, #332]	; (8002174 <HAL_RCC_ClockConfig+0x1c4>)
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	4a52      	ldr	r2, [pc, #328]	; (8002174 <HAL_RCC_ClockConfig+0x1c4>)
 800202a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800202e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002030:	4b50      	ldr	r3, [pc, #320]	; (8002174 <HAL_RCC_ClockConfig+0x1c4>)
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	689b      	ldr	r3, [r3, #8]
 800203c:	494d      	ldr	r1, [pc, #308]	; (8002174 <HAL_RCC_ClockConfig+0x1c4>)
 800203e:	4313      	orrs	r3, r2
 8002040:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f003 0301 	and.w	r3, r3, #1
 800204a:	2b00      	cmp	r3, #0
 800204c:	d040      	beq.n	80020d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	2b01      	cmp	r3, #1
 8002054:	d107      	bne.n	8002066 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002056:	4b47      	ldr	r3, [pc, #284]	; (8002174 <HAL_RCC_ClockConfig+0x1c4>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800205e:	2b00      	cmp	r3, #0
 8002060:	d115      	bne.n	800208e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e07f      	b.n	8002166 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	2b02      	cmp	r3, #2
 800206c:	d107      	bne.n	800207e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800206e:	4b41      	ldr	r3, [pc, #260]	; (8002174 <HAL_RCC_ClockConfig+0x1c4>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002076:	2b00      	cmp	r3, #0
 8002078:	d109      	bne.n	800208e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800207a:	2301      	movs	r3, #1
 800207c:	e073      	b.n	8002166 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800207e:	4b3d      	ldr	r3, [pc, #244]	; (8002174 <HAL_RCC_ClockConfig+0x1c4>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f003 0302 	and.w	r3, r3, #2
 8002086:	2b00      	cmp	r3, #0
 8002088:	d101      	bne.n	800208e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800208a:	2301      	movs	r3, #1
 800208c:	e06b      	b.n	8002166 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800208e:	4b39      	ldr	r3, [pc, #228]	; (8002174 <HAL_RCC_ClockConfig+0x1c4>)
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	f023 0203 	bic.w	r2, r3, #3
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	4936      	ldr	r1, [pc, #216]	; (8002174 <HAL_RCC_ClockConfig+0x1c4>)
 800209c:	4313      	orrs	r3, r2
 800209e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020a0:	f7ff fa3a 	bl	8001518 <HAL_GetTick>
 80020a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020a6:	e00a      	b.n	80020be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020a8:	f7ff fa36 	bl	8001518 <HAL_GetTick>
 80020ac:	4602      	mov	r2, r0
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	1ad3      	subs	r3, r2, r3
 80020b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d901      	bls.n	80020be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80020ba:	2303      	movs	r3, #3
 80020bc:	e053      	b.n	8002166 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020be:	4b2d      	ldr	r3, [pc, #180]	; (8002174 <HAL_RCC_ClockConfig+0x1c4>)
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	f003 020c 	and.w	r2, r3, #12
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	009b      	lsls	r3, r3, #2
 80020cc:	429a      	cmp	r2, r3
 80020ce:	d1eb      	bne.n	80020a8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80020d0:	4b27      	ldr	r3, [pc, #156]	; (8002170 <HAL_RCC_ClockConfig+0x1c0>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f003 0307 	and.w	r3, r3, #7
 80020d8:	683a      	ldr	r2, [r7, #0]
 80020da:	429a      	cmp	r2, r3
 80020dc:	d210      	bcs.n	8002100 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020de:	4b24      	ldr	r3, [pc, #144]	; (8002170 <HAL_RCC_ClockConfig+0x1c0>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f023 0207 	bic.w	r2, r3, #7
 80020e6:	4922      	ldr	r1, [pc, #136]	; (8002170 <HAL_RCC_ClockConfig+0x1c0>)
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	4313      	orrs	r3, r2
 80020ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020ee:	4b20      	ldr	r3, [pc, #128]	; (8002170 <HAL_RCC_ClockConfig+0x1c0>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f003 0307 	and.w	r3, r3, #7
 80020f6:	683a      	ldr	r2, [r7, #0]
 80020f8:	429a      	cmp	r2, r3
 80020fa:	d001      	beq.n	8002100 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80020fc:	2301      	movs	r3, #1
 80020fe:	e032      	b.n	8002166 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f003 0304 	and.w	r3, r3, #4
 8002108:	2b00      	cmp	r3, #0
 800210a:	d008      	beq.n	800211e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800210c:	4b19      	ldr	r3, [pc, #100]	; (8002174 <HAL_RCC_ClockConfig+0x1c4>)
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	68db      	ldr	r3, [r3, #12]
 8002118:	4916      	ldr	r1, [pc, #88]	; (8002174 <HAL_RCC_ClockConfig+0x1c4>)
 800211a:	4313      	orrs	r3, r2
 800211c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f003 0308 	and.w	r3, r3, #8
 8002126:	2b00      	cmp	r3, #0
 8002128:	d009      	beq.n	800213e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800212a:	4b12      	ldr	r3, [pc, #72]	; (8002174 <HAL_RCC_ClockConfig+0x1c4>)
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	691b      	ldr	r3, [r3, #16]
 8002136:	00db      	lsls	r3, r3, #3
 8002138:	490e      	ldr	r1, [pc, #56]	; (8002174 <HAL_RCC_ClockConfig+0x1c4>)
 800213a:	4313      	orrs	r3, r2
 800213c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800213e:	f000 f821 	bl	8002184 <HAL_RCC_GetSysClockFreq>
 8002142:	4602      	mov	r2, r0
 8002144:	4b0b      	ldr	r3, [pc, #44]	; (8002174 <HAL_RCC_ClockConfig+0x1c4>)
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	091b      	lsrs	r3, r3, #4
 800214a:	f003 030f 	and.w	r3, r3, #15
 800214e:	490a      	ldr	r1, [pc, #40]	; (8002178 <HAL_RCC_ClockConfig+0x1c8>)
 8002150:	5ccb      	ldrb	r3, [r1, r3]
 8002152:	fa22 f303 	lsr.w	r3, r2, r3
 8002156:	4a09      	ldr	r2, [pc, #36]	; (800217c <HAL_RCC_ClockConfig+0x1cc>)
 8002158:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800215a:	4b09      	ldr	r3, [pc, #36]	; (8002180 <HAL_RCC_ClockConfig+0x1d0>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4618      	mov	r0, r3
 8002160:	f7ff f998 	bl	8001494 <HAL_InitTick>

  return HAL_OK;
 8002164:	2300      	movs	r3, #0
}
 8002166:	4618      	mov	r0, r3
 8002168:	3710      	adds	r7, #16
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	40022000 	.word	0x40022000
 8002174:	40021000 	.word	0x40021000
 8002178:	080031bc 	.word	0x080031bc
 800217c:	2000006c 	.word	0x2000006c
 8002180:	20000070 	.word	0x20000070

08002184 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002184:	b490      	push	{r4, r7}
 8002186:	b08a      	sub	sp, #40	; 0x28
 8002188:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800218a:	4b2a      	ldr	r3, [pc, #168]	; (8002234 <HAL_RCC_GetSysClockFreq+0xb0>)
 800218c:	1d3c      	adds	r4, r7, #4
 800218e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002190:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002194:	f240 2301 	movw	r3, #513	; 0x201
 8002198:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800219a:	2300      	movs	r3, #0
 800219c:	61fb      	str	r3, [r7, #28]
 800219e:	2300      	movs	r3, #0
 80021a0:	61bb      	str	r3, [r7, #24]
 80021a2:	2300      	movs	r3, #0
 80021a4:	627b      	str	r3, [r7, #36]	; 0x24
 80021a6:	2300      	movs	r3, #0
 80021a8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80021aa:	2300      	movs	r3, #0
 80021ac:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80021ae:	4b22      	ldr	r3, [pc, #136]	; (8002238 <HAL_RCC_GetSysClockFreq+0xb4>)
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80021b4:	69fb      	ldr	r3, [r7, #28]
 80021b6:	f003 030c 	and.w	r3, r3, #12
 80021ba:	2b04      	cmp	r3, #4
 80021bc:	d002      	beq.n	80021c4 <HAL_RCC_GetSysClockFreq+0x40>
 80021be:	2b08      	cmp	r3, #8
 80021c0:	d003      	beq.n	80021ca <HAL_RCC_GetSysClockFreq+0x46>
 80021c2:	e02d      	b.n	8002220 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80021c4:	4b1d      	ldr	r3, [pc, #116]	; (800223c <HAL_RCC_GetSysClockFreq+0xb8>)
 80021c6:	623b      	str	r3, [r7, #32]
      break;
 80021c8:	e02d      	b.n	8002226 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80021ca:	69fb      	ldr	r3, [r7, #28]
 80021cc:	0c9b      	lsrs	r3, r3, #18
 80021ce:	f003 030f 	and.w	r3, r3, #15
 80021d2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80021d6:	4413      	add	r3, r2
 80021d8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80021dc:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80021de:	69fb      	ldr	r3, [r7, #28]
 80021e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d013      	beq.n	8002210 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80021e8:	4b13      	ldr	r3, [pc, #76]	; (8002238 <HAL_RCC_GetSysClockFreq+0xb4>)
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	0c5b      	lsrs	r3, r3, #17
 80021ee:	f003 0301 	and.w	r3, r3, #1
 80021f2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80021f6:	4413      	add	r3, r2
 80021f8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80021fc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80021fe:	697b      	ldr	r3, [r7, #20]
 8002200:	4a0e      	ldr	r2, [pc, #56]	; (800223c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002202:	fb02 f203 	mul.w	r2, r2, r3
 8002206:	69bb      	ldr	r3, [r7, #24]
 8002208:	fbb2 f3f3 	udiv	r3, r2, r3
 800220c:	627b      	str	r3, [r7, #36]	; 0x24
 800220e:	e004      	b.n	800221a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002210:	697b      	ldr	r3, [r7, #20]
 8002212:	4a0b      	ldr	r2, [pc, #44]	; (8002240 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002214:	fb02 f303 	mul.w	r3, r2, r3
 8002218:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800221a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800221c:	623b      	str	r3, [r7, #32]
      break;
 800221e:	e002      	b.n	8002226 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002220:	4b06      	ldr	r3, [pc, #24]	; (800223c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002222:	623b      	str	r3, [r7, #32]
      break;
 8002224:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002226:	6a3b      	ldr	r3, [r7, #32]
}
 8002228:	4618      	mov	r0, r3
 800222a:	3728      	adds	r7, #40	; 0x28
 800222c:	46bd      	mov	sp, r7
 800222e:	bc90      	pop	{r4, r7}
 8002230:	4770      	bx	lr
 8002232:	bf00      	nop
 8002234:	080031ac 	.word	0x080031ac
 8002238:	40021000 	.word	0x40021000
 800223c:	007a1200 	.word	0x007a1200
 8002240:	003d0900 	.word	0x003d0900

08002244 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002244:	b480      	push	{r7}
 8002246:	b085      	sub	sp, #20
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800224c:	4b0a      	ldr	r3, [pc, #40]	; (8002278 <RCC_Delay+0x34>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a0a      	ldr	r2, [pc, #40]	; (800227c <RCC_Delay+0x38>)
 8002252:	fba2 2303 	umull	r2, r3, r2, r3
 8002256:	0a5b      	lsrs	r3, r3, #9
 8002258:	687a      	ldr	r2, [r7, #4]
 800225a:	fb02 f303 	mul.w	r3, r2, r3
 800225e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002260:	bf00      	nop
  }
  while (Delay --);
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	1e5a      	subs	r2, r3, #1
 8002266:	60fa      	str	r2, [r7, #12]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d1f9      	bne.n	8002260 <RCC_Delay+0x1c>
}
 800226c:	bf00      	nop
 800226e:	bf00      	nop
 8002270:	3714      	adds	r7, #20
 8002272:	46bd      	mov	sp, r7
 8002274:	bc80      	pop	{r7}
 8002276:	4770      	bx	lr
 8002278:	2000006c 	.word	0x2000006c
 800227c:	10624dd3 	.word	0x10624dd3

08002280 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d101      	bne.n	8002292 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800228e:	2301      	movs	r3, #1
 8002290:	e041      	b.n	8002316 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002298:	b2db      	uxtb	r3, r3
 800229a:	2b00      	cmp	r3, #0
 800229c:	d106      	bne.n	80022ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2200      	movs	r2, #0
 80022a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80022a6:	6878      	ldr	r0, [r7, #4]
 80022a8:	f7fe feb0 	bl	800100c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2202      	movs	r2, #2
 80022b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681a      	ldr	r2, [r3, #0]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	3304      	adds	r3, #4
 80022bc:	4619      	mov	r1, r3
 80022be:	4610      	mov	r0, r2
 80022c0:	f000 fc28 	bl	8002b14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2201      	movs	r2, #1
 80022c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2201      	movs	r2, #1
 80022d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2201      	movs	r2, #1
 80022d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2201      	movs	r2, #1
 80022e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2201      	movs	r2, #1
 80022e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2201      	movs	r2, #1
 80022f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2201      	movs	r2, #1
 80022f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2201      	movs	r2, #1
 8002300:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2201      	movs	r2, #1
 8002308:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2201      	movs	r2, #1
 8002310:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002314:	2300      	movs	r3, #0
}
 8002316:	4618      	mov	r0, r3
 8002318:	3708      	adds	r7, #8
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
	...

08002320 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002320:	b480      	push	{r7}
 8002322:	b085      	sub	sp, #20
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800232e:	b2db      	uxtb	r3, r3
 8002330:	2b01      	cmp	r3, #1
 8002332:	d001      	beq.n	8002338 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002334:	2301      	movs	r3, #1
 8002336:	e03a      	b.n	80023ae <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2202      	movs	r2, #2
 800233c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	68da      	ldr	r2, [r3, #12]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f042 0201 	orr.w	r2, r2, #1
 800234e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a18      	ldr	r2, [pc, #96]	; (80023b8 <HAL_TIM_Base_Start_IT+0x98>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d00e      	beq.n	8002378 <HAL_TIM_Base_Start_IT+0x58>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002362:	d009      	beq.n	8002378 <HAL_TIM_Base_Start_IT+0x58>
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4a14      	ldr	r2, [pc, #80]	; (80023bc <HAL_TIM_Base_Start_IT+0x9c>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d004      	beq.n	8002378 <HAL_TIM_Base_Start_IT+0x58>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4a13      	ldr	r2, [pc, #76]	; (80023c0 <HAL_TIM_Base_Start_IT+0xa0>)
 8002374:	4293      	cmp	r3, r2
 8002376:	d111      	bne.n	800239c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	689b      	ldr	r3, [r3, #8]
 800237e:	f003 0307 	and.w	r3, r3, #7
 8002382:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	2b06      	cmp	r3, #6
 8002388:	d010      	beq.n	80023ac <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	681a      	ldr	r2, [r3, #0]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f042 0201 	orr.w	r2, r2, #1
 8002398:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800239a:	e007      	b.n	80023ac <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	681a      	ldr	r2, [r3, #0]
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f042 0201 	orr.w	r2, r2, #1
 80023aa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80023ac:	2300      	movs	r3, #0
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	3714      	adds	r7, #20
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bc80      	pop	{r7}
 80023b6:	4770      	bx	lr
 80023b8:	40012c00 	.word	0x40012c00
 80023bc:	40000400 	.word	0x40000400
 80023c0:	40000800 	.word	0x40000800

080023c4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b082      	sub	sp, #8
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d101      	bne.n	80023d6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80023d2:	2301      	movs	r3, #1
 80023d4:	e041      	b.n	800245a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023dc:	b2db      	uxtb	r3, r3
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d106      	bne.n	80023f0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2200      	movs	r2, #0
 80023e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80023ea:	6878      	ldr	r0, [r7, #4]
 80023ec:	f000 f839 	bl	8002462 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2202      	movs	r2, #2
 80023f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681a      	ldr	r2, [r3, #0]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	3304      	adds	r3, #4
 8002400:	4619      	mov	r1, r3
 8002402:	4610      	mov	r0, r2
 8002404:	f000 fb86 	bl	8002b14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2201      	movs	r2, #1
 800240c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2201      	movs	r2, #1
 8002414:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2201      	movs	r2, #1
 800241c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2201      	movs	r2, #1
 8002424:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2201      	movs	r2, #1
 800242c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2201      	movs	r2, #1
 8002434:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2201      	movs	r2, #1
 800243c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2201      	movs	r2, #1
 8002444:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2201      	movs	r2, #1
 800244c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2201      	movs	r2, #1
 8002454:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002458:	2300      	movs	r3, #0
}
 800245a:	4618      	mov	r0, r3
 800245c:	3708      	adds	r7, #8
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}

08002462 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002462:	b480      	push	{r7}
 8002464:	b083      	sub	sp, #12
 8002466:	af00      	add	r7, sp, #0
 8002468:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800246a:	bf00      	nop
 800246c:	370c      	adds	r7, #12
 800246e:	46bd      	mov	sp, r7
 8002470:	bc80      	pop	{r7}
 8002472:	4770      	bx	lr

08002474 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b084      	sub	sp, #16
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
 800247c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d109      	bne.n	8002498 <HAL_TIM_PWM_Start+0x24>
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800248a:	b2db      	uxtb	r3, r3
 800248c:	2b01      	cmp	r3, #1
 800248e:	bf14      	ite	ne
 8002490:	2301      	movne	r3, #1
 8002492:	2300      	moveq	r3, #0
 8002494:	b2db      	uxtb	r3, r3
 8002496:	e022      	b.n	80024de <HAL_TIM_PWM_Start+0x6a>
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	2b04      	cmp	r3, #4
 800249c:	d109      	bne.n	80024b2 <HAL_TIM_PWM_Start+0x3e>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80024a4:	b2db      	uxtb	r3, r3
 80024a6:	2b01      	cmp	r3, #1
 80024a8:	bf14      	ite	ne
 80024aa:	2301      	movne	r3, #1
 80024ac:	2300      	moveq	r3, #0
 80024ae:	b2db      	uxtb	r3, r3
 80024b0:	e015      	b.n	80024de <HAL_TIM_PWM_Start+0x6a>
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	2b08      	cmp	r3, #8
 80024b6:	d109      	bne.n	80024cc <HAL_TIM_PWM_Start+0x58>
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80024be:	b2db      	uxtb	r3, r3
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	bf14      	ite	ne
 80024c4:	2301      	movne	r3, #1
 80024c6:	2300      	moveq	r3, #0
 80024c8:	b2db      	uxtb	r3, r3
 80024ca:	e008      	b.n	80024de <HAL_TIM_PWM_Start+0x6a>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80024d2:	b2db      	uxtb	r3, r3
 80024d4:	2b01      	cmp	r3, #1
 80024d6:	bf14      	ite	ne
 80024d8:	2301      	movne	r3, #1
 80024da:	2300      	moveq	r3, #0
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d001      	beq.n	80024e6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80024e2:	2301      	movs	r3, #1
 80024e4:	e05e      	b.n	80025a4 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d104      	bne.n	80024f6 <HAL_TIM_PWM_Start+0x82>
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2202      	movs	r2, #2
 80024f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80024f4:	e013      	b.n	800251e <HAL_TIM_PWM_Start+0xaa>
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	2b04      	cmp	r3, #4
 80024fa:	d104      	bne.n	8002506 <HAL_TIM_PWM_Start+0x92>
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2202      	movs	r2, #2
 8002500:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002504:	e00b      	b.n	800251e <HAL_TIM_PWM_Start+0xaa>
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	2b08      	cmp	r3, #8
 800250a:	d104      	bne.n	8002516 <HAL_TIM_PWM_Start+0xa2>
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2202      	movs	r2, #2
 8002510:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002514:	e003      	b.n	800251e <HAL_TIM_PWM_Start+0xaa>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2202      	movs	r2, #2
 800251a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	2201      	movs	r2, #1
 8002524:	6839      	ldr	r1, [r7, #0]
 8002526:	4618      	mov	r0, r3
 8002528:	f000 fd74 	bl	8003014 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a1e      	ldr	r2, [pc, #120]	; (80025ac <HAL_TIM_PWM_Start+0x138>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d107      	bne.n	8002546 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002544:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4a18      	ldr	r2, [pc, #96]	; (80025ac <HAL_TIM_PWM_Start+0x138>)
 800254c:	4293      	cmp	r3, r2
 800254e:	d00e      	beq.n	800256e <HAL_TIM_PWM_Start+0xfa>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002558:	d009      	beq.n	800256e <HAL_TIM_PWM_Start+0xfa>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4a14      	ldr	r2, [pc, #80]	; (80025b0 <HAL_TIM_PWM_Start+0x13c>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d004      	beq.n	800256e <HAL_TIM_PWM_Start+0xfa>
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a12      	ldr	r2, [pc, #72]	; (80025b4 <HAL_TIM_PWM_Start+0x140>)
 800256a:	4293      	cmp	r3, r2
 800256c:	d111      	bne.n	8002592 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	689b      	ldr	r3, [r3, #8]
 8002574:	f003 0307 	and.w	r3, r3, #7
 8002578:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	2b06      	cmp	r3, #6
 800257e:	d010      	beq.n	80025a2 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f042 0201 	orr.w	r2, r2, #1
 800258e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002590:	e007      	b.n	80025a2 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f042 0201 	orr.w	r2, r2, #1
 80025a0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80025a2:	2300      	movs	r3, #0
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	3710      	adds	r7, #16
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}
 80025ac:	40012c00 	.word	0x40012c00
 80025b0:	40000400 	.word	0x40000400
 80025b4:	40000800 	.word	0x40000800

080025b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	691b      	ldr	r3, [r3, #16]
 80025c6:	f003 0302 	and.w	r3, r3, #2
 80025ca:	2b02      	cmp	r3, #2
 80025cc:	d122      	bne.n	8002614 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	68db      	ldr	r3, [r3, #12]
 80025d4:	f003 0302 	and.w	r3, r3, #2
 80025d8:	2b02      	cmp	r3, #2
 80025da:	d11b      	bne.n	8002614 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f06f 0202 	mvn.w	r2, #2
 80025e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2201      	movs	r2, #1
 80025ea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	699b      	ldr	r3, [r3, #24]
 80025f2:	f003 0303 	and.w	r3, r3, #3
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d003      	beq.n	8002602 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80025fa:	6878      	ldr	r0, [r7, #4]
 80025fc:	f000 fa6f 	bl	8002ade <HAL_TIM_IC_CaptureCallback>
 8002600:	e005      	b.n	800260e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002602:	6878      	ldr	r0, [r7, #4]
 8002604:	f000 fa62 	bl	8002acc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002608:	6878      	ldr	r0, [r7, #4]
 800260a:	f000 fa71 	bl	8002af0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2200      	movs	r2, #0
 8002612:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	691b      	ldr	r3, [r3, #16]
 800261a:	f003 0304 	and.w	r3, r3, #4
 800261e:	2b04      	cmp	r3, #4
 8002620:	d122      	bne.n	8002668 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	68db      	ldr	r3, [r3, #12]
 8002628:	f003 0304 	and.w	r3, r3, #4
 800262c:	2b04      	cmp	r3, #4
 800262e:	d11b      	bne.n	8002668 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f06f 0204 	mvn.w	r2, #4
 8002638:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2202      	movs	r2, #2
 800263e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	699b      	ldr	r3, [r3, #24]
 8002646:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800264a:	2b00      	cmp	r3, #0
 800264c:	d003      	beq.n	8002656 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800264e:	6878      	ldr	r0, [r7, #4]
 8002650:	f000 fa45 	bl	8002ade <HAL_TIM_IC_CaptureCallback>
 8002654:	e005      	b.n	8002662 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002656:	6878      	ldr	r0, [r7, #4]
 8002658:	f000 fa38 	bl	8002acc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800265c:	6878      	ldr	r0, [r7, #4]
 800265e:	f000 fa47 	bl	8002af0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2200      	movs	r2, #0
 8002666:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	691b      	ldr	r3, [r3, #16]
 800266e:	f003 0308 	and.w	r3, r3, #8
 8002672:	2b08      	cmp	r3, #8
 8002674:	d122      	bne.n	80026bc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	68db      	ldr	r3, [r3, #12]
 800267c:	f003 0308 	and.w	r3, r3, #8
 8002680:	2b08      	cmp	r3, #8
 8002682:	d11b      	bne.n	80026bc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f06f 0208 	mvn.w	r2, #8
 800268c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2204      	movs	r2, #4
 8002692:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	69db      	ldr	r3, [r3, #28]
 800269a:	f003 0303 	and.w	r3, r3, #3
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d003      	beq.n	80026aa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026a2:	6878      	ldr	r0, [r7, #4]
 80026a4:	f000 fa1b 	bl	8002ade <HAL_TIM_IC_CaptureCallback>
 80026a8:	e005      	b.n	80026b6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026aa:	6878      	ldr	r0, [r7, #4]
 80026ac:	f000 fa0e 	bl	8002acc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026b0:	6878      	ldr	r0, [r7, #4]
 80026b2:	f000 fa1d 	bl	8002af0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2200      	movs	r2, #0
 80026ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	691b      	ldr	r3, [r3, #16]
 80026c2:	f003 0310 	and.w	r3, r3, #16
 80026c6:	2b10      	cmp	r3, #16
 80026c8:	d122      	bne.n	8002710 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	68db      	ldr	r3, [r3, #12]
 80026d0:	f003 0310 	and.w	r3, r3, #16
 80026d4:	2b10      	cmp	r3, #16
 80026d6:	d11b      	bne.n	8002710 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f06f 0210 	mvn.w	r2, #16
 80026e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2208      	movs	r2, #8
 80026e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	69db      	ldr	r3, [r3, #28]
 80026ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d003      	beq.n	80026fe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026f6:	6878      	ldr	r0, [r7, #4]
 80026f8:	f000 f9f1 	bl	8002ade <HAL_TIM_IC_CaptureCallback>
 80026fc:	e005      	b.n	800270a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026fe:	6878      	ldr	r0, [r7, #4]
 8002700:	f000 f9e4 	bl	8002acc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002704:	6878      	ldr	r0, [r7, #4]
 8002706:	f000 f9f3 	bl	8002af0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2200      	movs	r2, #0
 800270e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	691b      	ldr	r3, [r3, #16]
 8002716:	f003 0301 	and.w	r3, r3, #1
 800271a:	2b01      	cmp	r3, #1
 800271c:	d10e      	bne.n	800273c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	68db      	ldr	r3, [r3, #12]
 8002724:	f003 0301 	and.w	r3, r3, #1
 8002728:	2b01      	cmp	r3, #1
 800272a:	d107      	bne.n	800273c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f06f 0201 	mvn.w	r2, #1
 8002734:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002736:	6878      	ldr	r0, [r7, #4]
 8002738:	f7fe fa94 	bl	8000c64 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	691b      	ldr	r3, [r3, #16]
 8002742:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002746:	2b80      	cmp	r3, #128	; 0x80
 8002748:	d10e      	bne.n	8002768 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	68db      	ldr	r3, [r3, #12]
 8002750:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002754:	2b80      	cmp	r3, #128	; 0x80
 8002756:	d107      	bne.n	8002768 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002760:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002762:	6878      	ldr	r0, [r7, #4]
 8002764:	f000 fce1 	bl	800312a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	691b      	ldr	r3, [r3, #16]
 800276e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002772:	2b40      	cmp	r3, #64	; 0x40
 8002774:	d10e      	bne.n	8002794 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	68db      	ldr	r3, [r3, #12]
 800277c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002780:	2b40      	cmp	r3, #64	; 0x40
 8002782:	d107      	bne.n	8002794 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800278c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800278e:	6878      	ldr	r0, [r7, #4]
 8002790:	f000 f9b7 	bl	8002b02 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	691b      	ldr	r3, [r3, #16]
 800279a:	f003 0320 	and.w	r3, r3, #32
 800279e:	2b20      	cmp	r3, #32
 80027a0:	d10e      	bne.n	80027c0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	68db      	ldr	r3, [r3, #12]
 80027a8:	f003 0320 	and.w	r3, r3, #32
 80027ac:	2b20      	cmp	r3, #32
 80027ae:	d107      	bne.n	80027c0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f06f 0220 	mvn.w	r2, #32
 80027b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80027ba:	6878      	ldr	r0, [r7, #4]
 80027bc:	f000 fcac 	bl	8003118 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80027c0:	bf00      	nop
 80027c2:	3708      	adds	r7, #8
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}

080027c8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b084      	sub	sp, #16
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	60f8      	str	r0, [r7, #12]
 80027d0:	60b9      	str	r1, [r7, #8]
 80027d2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80027da:	2b01      	cmp	r3, #1
 80027dc:	d101      	bne.n	80027e2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80027de:	2302      	movs	r3, #2
 80027e0:	e0ac      	b.n	800293c <HAL_TIM_PWM_ConfigChannel+0x174>
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2201      	movs	r2, #1
 80027e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2b0c      	cmp	r3, #12
 80027ee:	f200 809f 	bhi.w	8002930 <HAL_TIM_PWM_ConfigChannel+0x168>
 80027f2:	a201      	add	r2, pc, #4	; (adr r2, 80027f8 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80027f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027f8:	0800282d 	.word	0x0800282d
 80027fc:	08002931 	.word	0x08002931
 8002800:	08002931 	.word	0x08002931
 8002804:	08002931 	.word	0x08002931
 8002808:	0800286d 	.word	0x0800286d
 800280c:	08002931 	.word	0x08002931
 8002810:	08002931 	.word	0x08002931
 8002814:	08002931 	.word	0x08002931
 8002818:	080028af 	.word	0x080028af
 800281c:	08002931 	.word	0x08002931
 8002820:	08002931 	.word	0x08002931
 8002824:	08002931 	.word	0x08002931
 8002828:	080028ef 	.word	0x080028ef
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	68b9      	ldr	r1, [r7, #8]
 8002832:	4618      	mov	r0, r3
 8002834:	f000 f9d0 	bl	8002bd8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	699a      	ldr	r2, [r3, #24]
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f042 0208 	orr.w	r2, r2, #8
 8002846:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	699a      	ldr	r2, [r3, #24]
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f022 0204 	bic.w	r2, r2, #4
 8002856:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	6999      	ldr	r1, [r3, #24]
 800285e:	68bb      	ldr	r3, [r7, #8]
 8002860:	691a      	ldr	r2, [r3, #16]
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	430a      	orrs	r2, r1
 8002868:	619a      	str	r2, [r3, #24]
      break;
 800286a:	e062      	b.n	8002932 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	68b9      	ldr	r1, [r7, #8]
 8002872:	4618      	mov	r0, r3
 8002874:	f000 fa16 	bl	8002ca4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	699a      	ldr	r2, [r3, #24]
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002886:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	699a      	ldr	r2, [r3, #24]
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002896:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	6999      	ldr	r1, [r3, #24]
 800289e:	68bb      	ldr	r3, [r7, #8]
 80028a0:	691b      	ldr	r3, [r3, #16]
 80028a2:	021a      	lsls	r2, r3, #8
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	430a      	orrs	r2, r1
 80028aa:	619a      	str	r2, [r3, #24]
      break;
 80028ac:	e041      	b.n	8002932 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	68b9      	ldr	r1, [r7, #8]
 80028b4:	4618      	mov	r0, r3
 80028b6:	f000 fa5f 	bl	8002d78 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	69da      	ldr	r2, [r3, #28]
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f042 0208 	orr.w	r2, r2, #8
 80028c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	69da      	ldr	r2, [r3, #28]
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f022 0204 	bic.w	r2, r2, #4
 80028d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	69d9      	ldr	r1, [r3, #28]
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	691a      	ldr	r2, [r3, #16]
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	430a      	orrs	r2, r1
 80028ea:	61da      	str	r2, [r3, #28]
      break;
 80028ec:	e021      	b.n	8002932 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	68b9      	ldr	r1, [r7, #8]
 80028f4:	4618      	mov	r0, r3
 80028f6:	f000 faa9 	bl	8002e4c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	69da      	ldr	r2, [r3, #28]
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002908:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	69da      	ldr	r2, [r3, #28]
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002918:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	69d9      	ldr	r1, [r3, #28]
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	691b      	ldr	r3, [r3, #16]
 8002924:	021a      	lsls	r2, r3, #8
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	430a      	orrs	r2, r1
 800292c:	61da      	str	r2, [r3, #28]
      break;
 800292e:	e000      	b.n	8002932 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8002930:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	2200      	movs	r2, #0
 8002936:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800293a:	2300      	movs	r3, #0
}
 800293c:	4618      	mov	r0, r3
 800293e:	3710      	adds	r7, #16
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}

08002944 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b084      	sub	sp, #16
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
 800294c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002954:	2b01      	cmp	r3, #1
 8002956:	d101      	bne.n	800295c <HAL_TIM_ConfigClockSource+0x18>
 8002958:	2302      	movs	r3, #2
 800295a:	e0b3      	b.n	8002ac4 <HAL_TIM_ConfigClockSource+0x180>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2201      	movs	r2, #1
 8002960:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2202      	movs	r2, #2
 8002968:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	689b      	ldr	r3, [r3, #8]
 8002972:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800297a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002982:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	68fa      	ldr	r2, [r7, #12]
 800298a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002994:	d03e      	beq.n	8002a14 <HAL_TIM_ConfigClockSource+0xd0>
 8002996:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800299a:	f200 8087 	bhi.w	8002aac <HAL_TIM_ConfigClockSource+0x168>
 800299e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029a2:	f000 8085 	beq.w	8002ab0 <HAL_TIM_ConfigClockSource+0x16c>
 80029a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029aa:	d87f      	bhi.n	8002aac <HAL_TIM_ConfigClockSource+0x168>
 80029ac:	2b70      	cmp	r3, #112	; 0x70
 80029ae:	d01a      	beq.n	80029e6 <HAL_TIM_ConfigClockSource+0xa2>
 80029b0:	2b70      	cmp	r3, #112	; 0x70
 80029b2:	d87b      	bhi.n	8002aac <HAL_TIM_ConfigClockSource+0x168>
 80029b4:	2b60      	cmp	r3, #96	; 0x60
 80029b6:	d050      	beq.n	8002a5a <HAL_TIM_ConfigClockSource+0x116>
 80029b8:	2b60      	cmp	r3, #96	; 0x60
 80029ba:	d877      	bhi.n	8002aac <HAL_TIM_ConfigClockSource+0x168>
 80029bc:	2b50      	cmp	r3, #80	; 0x50
 80029be:	d03c      	beq.n	8002a3a <HAL_TIM_ConfigClockSource+0xf6>
 80029c0:	2b50      	cmp	r3, #80	; 0x50
 80029c2:	d873      	bhi.n	8002aac <HAL_TIM_ConfigClockSource+0x168>
 80029c4:	2b40      	cmp	r3, #64	; 0x40
 80029c6:	d058      	beq.n	8002a7a <HAL_TIM_ConfigClockSource+0x136>
 80029c8:	2b40      	cmp	r3, #64	; 0x40
 80029ca:	d86f      	bhi.n	8002aac <HAL_TIM_ConfigClockSource+0x168>
 80029cc:	2b30      	cmp	r3, #48	; 0x30
 80029ce:	d064      	beq.n	8002a9a <HAL_TIM_ConfigClockSource+0x156>
 80029d0:	2b30      	cmp	r3, #48	; 0x30
 80029d2:	d86b      	bhi.n	8002aac <HAL_TIM_ConfigClockSource+0x168>
 80029d4:	2b20      	cmp	r3, #32
 80029d6:	d060      	beq.n	8002a9a <HAL_TIM_ConfigClockSource+0x156>
 80029d8:	2b20      	cmp	r3, #32
 80029da:	d867      	bhi.n	8002aac <HAL_TIM_ConfigClockSource+0x168>
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d05c      	beq.n	8002a9a <HAL_TIM_ConfigClockSource+0x156>
 80029e0:	2b10      	cmp	r3, #16
 80029e2:	d05a      	beq.n	8002a9a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80029e4:	e062      	b.n	8002aac <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6818      	ldr	r0, [r3, #0]
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	6899      	ldr	r1, [r3, #8]
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	685a      	ldr	r2, [r3, #4]
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	68db      	ldr	r3, [r3, #12]
 80029f6:	f000 faee 	bl	8002fd6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	689b      	ldr	r3, [r3, #8]
 8002a00:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002a08:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	68fa      	ldr	r2, [r7, #12]
 8002a10:	609a      	str	r2, [r3, #8]
      break;
 8002a12:	e04e      	b.n	8002ab2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6818      	ldr	r0, [r3, #0]
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	6899      	ldr	r1, [r3, #8]
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	685a      	ldr	r2, [r3, #4]
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	68db      	ldr	r3, [r3, #12]
 8002a24:	f000 fad7 	bl	8002fd6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	689a      	ldr	r2, [r3, #8]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002a36:	609a      	str	r2, [r3, #8]
      break;
 8002a38:	e03b      	b.n	8002ab2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6818      	ldr	r0, [r3, #0]
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	6859      	ldr	r1, [r3, #4]
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	68db      	ldr	r3, [r3, #12]
 8002a46:	461a      	mov	r2, r3
 8002a48:	f000 fa4e 	bl	8002ee8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	2150      	movs	r1, #80	; 0x50
 8002a52:	4618      	mov	r0, r3
 8002a54:	f000 faa5 	bl	8002fa2 <TIM_ITRx_SetConfig>
      break;
 8002a58:	e02b      	b.n	8002ab2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6818      	ldr	r0, [r3, #0]
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	6859      	ldr	r1, [r3, #4]
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	68db      	ldr	r3, [r3, #12]
 8002a66:	461a      	mov	r2, r3
 8002a68:	f000 fa6c 	bl	8002f44 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	2160      	movs	r1, #96	; 0x60
 8002a72:	4618      	mov	r0, r3
 8002a74:	f000 fa95 	bl	8002fa2 <TIM_ITRx_SetConfig>
      break;
 8002a78:	e01b      	b.n	8002ab2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6818      	ldr	r0, [r3, #0]
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	6859      	ldr	r1, [r3, #4]
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	68db      	ldr	r3, [r3, #12]
 8002a86:	461a      	mov	r2, r3
 8002a88:	f000 fa2e 	bl	8002ee8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	2140      	movs	r1, #64	; 0x40
 8002a92:	4618      	mov	r0, r3
 8002a94:	f000 fa85 	bl	8002fa2 <TIM_ITRx_SetConfig>
      break;
 8002a98:	e00b      	b.n	8002ab2 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681a      	ldr	r2, [r3, #0]
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4619      	mov	r1, r3
 8002aa4:	4610      	mov	r0, r2
 8002aa6:	f000 fa7c 	bl	8002fa2 <TIM_ITRx_SetConfig>
        break;
 8002aaa:	e002      	b.n	8002ab2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002aac:	bf00      	nop
 8002aae:	e000      	b.n	8002ab2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002ab0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2201      	movs	r2, #1
 8002ab6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2200      	movs	r2, #0
 8002abe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002ac2:	2300      	movs	r3, #0
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	3710      	adds	r7, #16
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd80      	pop	{r7, pc}

08002acc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b083      	sub	sp, #12
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002ad4:	bf00      	nop
 8002ad6:	370c      	adds	r7, #12
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bc80      	pop	{r7}
 8002adc:	4770      	bx	lr

08002ade <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002ade:	b480      	push	{r7}
 8002ae0:	b083      	sub	sp, #12
 8002ae2:	af00      	add	r7, sp, #0
 8002ae4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002ae6:	bf00      	nop
 8002ae8:	370c      	adds	r7, #12
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bc80      	pop	{r7}
 8002aee:	4770      	bx	lr

08002af0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b083      	sub	sp, #12
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002af8:	bf00      	nop
 8002afa:	370c      	adds	r7, #12
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bc80      	pop	{r7}
 8002b00:	4770      	bx	lr

08002b02 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002b02:	b480      	push	{r7}
 8002b04:	b083      	sub	sp, #12
 8002b06:	af00      	add	r7, sp, #0
 8002b08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002b0a:	bf00      	nop
 8002b0c:	370c      	adds	r7, #12
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bc80      	pop	{r7}
 8002b12:	4770      	bx	lr

08002b14 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b085      	sub	sp, #20
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
 8002b1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	4a29      	ldr	r2, [pc, #164]	; (8002bcc <TIM_Base_SetConfig+0xb8>)
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d00b      	beq.n	8002b44 <TIM_Base_SetConfig+0x30>
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b32:	d007      	beq.n	8002b44 <TIM_Base_SetConfig+0x30>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	4a26      	ldr	r2, [pc, #152]	; (8002bd0 <TIM_Base_SetConfig+0xbc>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d003      	beq.n	8002b44 <TIM_Base_SetConfig+0x30>
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	4a25      	ldr	r2, [pc, #148]	; (8002bd4 <TIM_Base_SetConfig+0xc0>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d108      	bne.n	8002b56 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b4a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	68fa      	ldr	r2, [r7, #12]
 8002b52:	4313      	orrs	r3, r2
 8002b54:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	4a1c      	ldr	r2, [pc, #112]	; (8002bcc <TIM_Base_SetConfig+0xb8>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d00b      	beq.n	8002b76 <TIM_Base_SetConfig+0x62>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b64:	d007      	beq.n	8002b76 <TIM_Base_SetConfig+0x62>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	4a19      	ldr	r2, [pc, #100]	; (8002bd0 <TIM_Base_SetConfig+0xbc>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d003      	beq.n	8002b76 <TIM_Base_SetConfig+0x62>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	4a18      	ldr	r2, [pc, #96]	; (8002bd4 <TIM_Base_SetConfig+0xc0>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d108      	bne.n	8002b88 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	68db      	ldr	r3, [r3, #12]
 8002b82:	68fa      	ldr	r2, [r7, #12]
 8002b84:	4313      	orrs	r3, r2
 8002b86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	695b      	ldr	r3, [r3, #20]
 8002b92:	4313      	orrs	r3, r2
 8002b94:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	68fa      	ldr	r2, [r7, #12]
 8002b9a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	689a      	ldr	r2, [r3, #8]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	4a07      	ldr	r2, [pc, #28]	; (8002bcc <TIM_Base_SetConfig+0xb8>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d103      	bne.n	8002bbc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	691a      	ldr	r2, [r3, #16]
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	615a      	str	r2, [r3, #20]
}
 8002bc2:	bf00      	nop
 8002bc4:	3714      	adds	r7, #20
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bc80      	pop	{r7}
 8002bca:	4770      	bx	lr
 8002bcc:	40012c00 	.word	0x40012c00
 8002bd0:	40000400 	.word	0x40000400
 8002bd4:	40000800 	.word	0x40000800

08002bd8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b087      	sub	sp, #28
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
 8002be0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6a1b      	ldr	r3, [r3, #32]
 8002be6:	f023 0201 	bic.w	r2, r3, #1
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6a1b      	ldr	r3, [r3, #32]
 8002bf2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	699b      	ldr	r3, [r3, #24]
 8002bfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	f023 0303 	bic.w	r3, r3, #3
 8002c0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	68fa      	ldr	r2, [r7, #12]
 8002c16:	4313      	orrs	r3, r2
 8002c18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002c1a:	697b      	ldr	r3, [r7, #20]
 8002c1c:	f023 0302 	bic.w	r3, r3, #2
 8002c20:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	689b      	ldr	r3, [r3, #8]
 8002c26:	697a      	ldr	r2, [r7, #20]
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	4a1c      	ldr	r2, [pc, #112]	; (8002ca0 <TIM_OC1_SetConfig+0xc8>)
 8002c30:	4293      	cmp	r3, r2
 8002c32:	d10c      	bne.n	8002c4e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002c34:	697b      	ldr	r3, [r7, #20]
 8002c36:	f023 0308 	bic.w	r3, r3, #8
 8002c3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	68db      	ldr	r3, [r3, #12]
 8002c40:	697a      	ldr	r2, [r7, #20]
 8002c42:	4313      	orrs	r3, r2
 8002c44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	f023 0304 	bic.w	r3, r3, #4
 8002c4c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	4a13      	ldr	r2, [pc, #76]	; (8002ca0 <TIM_OC1_SetConfig+0xc8>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d111      	bne.n	8002c7a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002c56:	693b      	ldr	r3, [r7, #16]
 8002c58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002c5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002c5e:	693b      	ldr	r3, [r7, #16]
 8002c60:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002c64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	695b      	ldr	r3, [r3, #20]
 8002c6a:	693a      	ldr	r2, [r7, #16]
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	699b      	ldr	r3, [r3, #24]
 8002c74:	693a      	ldr	r2, [r7, #16]
 8002c76:	4313      	orrs	r3, r2
 8002c78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	693a      	ldr	r2, [r7, #16]
 8002c7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	68fa      	ldr	r2, [r7, #12]
 8002c84:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	685a      	ldr	r2, [r3, #4]
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	697a      	ldr	r2, [r7, #20]
 8002c92:	621a      	str	r2, [r3, #32]
}
 8002c94:	bf00      	nop
 8002c96:	371c      	adds	r7, #28
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bc80      	pop	{r7}
 8002c9c:	4770      	bx	lr
 8002c9e:	bf00      	nop
 8002ca0:	40012c00 	.word	0x40012c00

08002ca4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b087      	sub	sp, #28
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
 8002cac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6a1b      	ldr	r3, [r3, #32]
 8002cb2:	f023 0210 	bic.w	r2, r3, #16
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6a1b      	ldr	r3, [r3, #32]
 8002cbe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	699b      	ldr	r3, [r3, #24]
 8002cca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002cd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002cda:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	021b      	lsls	r3, r3, #8
 8002ce2:	68fa      	ldr	r2, [r7, #12]
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002ce8:	697b      	ldr	r3, [r7, #20]
 8002cea:	f023 0320 	bic.w	r3, r3, #32
 8002cee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	011b      	lsls	r3, r3, #4
 8002cf6:	697a      	ldr	r2, [r7, #20]
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	4a1d      	ldr	r2, [pc, #116]	; (8002d74 <TIM_OC2_SetConfig+0xd0>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d10d      	bne.n	8002d20 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002d0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	68db      	ldr	r3, [r3, #12]
 8002d10:	011b      	lsls	r3, r3, #4
 8002d12:	697a      	ldr	r2, [r7, #20]
 8002d14:	4313      	orrs	r3, r2
 8002d16:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002d18:	697b      	ldr	r3, [r7, #20]
 8002d1a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002d1e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	4a14      	ldr	r2, [pc, #80]	; (8002d74 <TIM_OC2_SetConfig+0xd0>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d113      	bne.n	8002d50 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002d2e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002d30:	693b      	ldr	r3, [r7, #16]
 8002d32:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002d36:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	695b      	ldr	r3, [r3, #20]
 8002d3c:	009b      	lsls	r3, r3, #2
 8002d3e:	693a      	ldr	r2, [r7, #16]
 8002d40:	4313      	orrs	r3, r2
 8002d42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	699b      	ldr	r3, [r3, #24]
 8002d48:	009b      	lsls	r3, r3, #2
 8002d4a:	693a      	ldr	r2, [r7, #16]
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	693a      	ldr	r2, [r7, #16]
 8002d54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	68fa      	ldr	r2, [r7, #12]
 8002d5a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	685a      	ldr	r2, [r3, #4]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	697a      	ldr	r2, [r7, #20]
 8002d68:	621a      	str	r2, [r3, #32]
}
 8002d6a:	bf00      	nop
 8002d6c:	371c      	adds	r7, #28
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bc80      	pop	{r7}
 8002d72:	4770      	bx	lr
 8002d74:	40012c00 	.word	0x40012c00

08002d78 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b087      	sub	sp, #28
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
 8002d80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6a1b      	ldr	r3, [r3, #32]
 8002d86:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6a1b      	ldr	r3, [r3, #32]
 8002d92:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	69db      	ldr	r3, [r3, #28]
 8002d9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002da6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	f023 0303 	bic.w	r3, r3, #3
 8002dae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	68fa      	ldr	r2, [r7, #12]
 8002db6:	4313      	orrs	r3, r2
 8002db8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002dba:	697b      	ldr	r3, [r7, #20]
 8002dbc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002dc0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	021b      	lsls	r3, r3, #8
 8002dc8:	697a      	ldr	r2, [r7, #20]
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	4a1d      	ldr	r2, [pc, #116]	; (8002e48 <TIM_OC3_SetConfig+0xd0>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d10d      	bne.n	8002df2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002dd6:	697b      	ldr	r3, [r7, #20]
 8002dd8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002ddc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	68db      	ldr	r3, [r3, #12]
 8002de2:	021b      	lsls	r3, r3, #8
 8002de4:	697a      	ldr	r2, [r7, #20]
 8002de6:	4313      	orrs	r3, r2
 8002de8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002dea:	697b      	ldr	r3, [r7, #20]
 8002dec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002df0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	4a14      	ldr	r2, [pc, #80]	; (8002e48 <TIM_OC3_SetConfig+0xd0>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d113      	bne.n	8002e22 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002dfa:	693b      	ldr	r3, [r7, #16]
 8002dfc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002e00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002e08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	695b      	ldr	r3, [r3, #20]
 8002e0e:	011b      	lsls	r3, r3, #4
 8002e10:	693a      	ldr	r2, [r7, #16]
 8002e12:	4313      	orrs	r3, r2
 8002e14:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	699b      	ldr	r3, [r3, #24]
 8002e1a:	011b      	lsls	r3, r3, #4
 8002e1c:	693a      	ldr	r2, [r7, #16]
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	693a      	ldr	r2, [r7, #16]
 8002e26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	68fa      	ldr	r2, [r7, #12]
 8002e2c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	685a      	ldr	r2, [r3, #4]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	697a      	ldr	r2, [r7, #20]
 8002e3a:	621a      	str	r2, [r3, #32]
}
 8002e3c:	bf00      	nop
 8002e3e:	371c      	adds	r7, #28
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bc80      	pop	{r7}
 8002e44:	4770      	bx	lr
 8002e46:	bf00      	nop
 8002e48:	40012c00 	.word	0x40012c00

08002e4c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b087      	sub	sp, #28
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
 8002e54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6a1b      	ldr	r3, [r3, #32]
 8002e5a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6a1b      	ldr	r3, [r3, #32]
 8002e66:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	69db      	ldr	r3, [r3, #28]
 8002e72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002e7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	021b      	lsls	r3, r3, #8
 8002e8a:	68fa      	ldr	r2, [r7, #12]
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002e90:	693b      	ldr	r3, [r7, #16]
 8002e92:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002e96:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	031b      	lsls	r3, r3, #12
 8002e9e:	693a      	ldr	r2, [r7, #16]
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	4a0f      	ldr	r2, [pc, #60]	; (8002ee4 <TIM_OC4_SetConfig+0x98>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d109      	bne.n	8002ec0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002eac:	697b      	ldr	r3, [r7, #20]
 8002eae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002eb2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	695b      	ldr	r3, [r3, #20]
 8002eb8:	019b      	lsls	r3, r3, #6
 8002eba:	697a      	ldr	r2, [r7, #20]
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	697a      	ldr	r2, [r7, #20]
 8002ec4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	68fa      	ldr	r2, [r7, #12]
 8002eca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	685a      	ldr	r2, [r3, #4]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	693a      	ldr	r2, [r7, #16]
 8002ed8:	621a      	str	r2, [r3, #32]
}
 8002eda:	bf00      	nop
 8002edc:	371c      	adds	r7, #28
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bc80      	pop	{r7}
 8002ee2:	4770      	bx	lr
 8002ee4:	40012c00 	.word	0x40012c00

08002ee8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	b087      	sub	sp, #28
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	60f8      	str	r0, [r7, #12]
 8002ef0:	60b9      	str	r1, [r7, #8]
 8002ef2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	6a1b      	ldr	r3, [r3, #32]
 8002ef8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	6a1b      	ldr	r3, [r3, #32]
 8002efe:	f023 0201 	bic.w	r2, r3, #1
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	699b      	ldr	r3, [r3, #24]
 8002f0a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002f0c:	693b      	ldr	r3, [r7, #16]
 8002f0e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002f12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	011b      	lsls	r3, r3, #4
 8002f18:	693a      	ldr	r2, [r7, #16]
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002f1e:	697b      	ldr	r3, [r7, #20]
 8002f20:	f023 030a 	bic.w	r3, r3, #10
 8002f24:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002f26:	697a      	ldr	r2, [r7, #20]
 8002f28:	68bb      	ldr	r3, [r7, #8]
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	693a      	ldr	r2, [r7, #16]
 8002f32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	697a      	ldr	r2, [r7, #20]
 8002f38:	621a      	str	r2, [r3, #32]
}
 8002f3a:	bf00      	nop
 8002f3c:	371c      	adds	r7, #28
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bc80      	pop	{r7}
 8002f42:	4770      	bx	lr

08002f44 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f44:	b480      	push	{r7}
 8002f46:	b087      	sub	sp, #28
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	60f8      	str	r0, [r7, #12]
 8002f4c:	60b9      	str	r1, [r7, #8]
 8002f4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	6a1b      	ldr	r3, [r3, #32]
 8002f54:	f023 0210 	bic.w	r2, r3, #16
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	699b      	ldr	r3, [r3, #24]
 8002f60:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	6a1b      	ldr	r3, [r3, #32]
 8002f66:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002f6e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	031b      	lsls	r3, r3, #12
 8002f74:	697a      	ldr	r2, [r7, #20]
 8002f76:	4313      	orrs	r3, r2
 8002f78:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002f80:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002f82:	68bb      	ldr	r3, [r7, #8]
 8002f84:	011b      	lsls	r3, r3, #4
 8002f86:	693a      	ldr	r2, [r7, #16]
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	697a      	ldr	r2, [r7, #20]
 8002f90:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	693a      	ldr	r2, [r7, #16]
 8002f96:	621a      	str	r2, [r3, #32]
}
 8002f98:	bf00      	nop
 8002f9a:	371c      	adds	r7, #28
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bc80      	pop	{r7}
 8002fa0:	4770      	bx	lr

08002fa2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002fa2:	b480      	push	{r7}
 8002fa4:	b085      	sub	sp, #20
 8002fa6:	af00      	add	r7, sp, #0
 8002fa8:	6078      	str	r0, [r7, #4]
 8002faa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002fb8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002fba:	683a      	ldr	r2, [r7, #0]
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	f043 0307 	orr.w	r3, r3, #7
 8002fc4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	68fa      	ldr	r2, [r7, #12]
 8002fca:	609a      	str	r2, [r3, #8]
}
 8002fcc:	bf00      	nop
 8002fce:	3714      	adds	r7, #20
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bc80      	pop	{r7}
 8002fd4:	4770      	bx	lr

08002fd6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002fd6:	b480      	push	{r7}
 8002fd8:	b087      	sub	sp, #28
 8002fda:	af00      	add	r7, sp, #0
 8002fdc:	60f8      	str	r0, [r7, #12]
 8002fde:	60b9      	str	r1, [r7, #8]
 8002fe0:	607a      	str	r2, [r7, #4]
 8002fe2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	689b      	ldr	r3, [r3, #8]
 8002fe8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002fea:	697b      	ldr	r3, [r7, #20]
 8002fec:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002ff0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	021a      	lsls	r2, r3, #8
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	431a      	orrs	r2, r3
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	697a      	ldr	r2, [r7, #20]
 8003000:	4313      	orrs	r3, r2
 8003002:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	697a      	ldr	r2, [r7, #20]
 8003008:	609a      	str	r2, [r3, #8]
}
 800300a:	bf00      	nop
 800300c:	371c      	adds	r7, #28
 800300e:	46bd      	mov	sp, r7
 8003010:	bc80      	pop	{r7}
 8003012:	4770      	bx	lr

08003014 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003014:	b480      	push	{r7}
 8003016:	b087      	sub	sp, #28
 8003018:	af00      	add	r7, sp, #0
 800301a:	60f8      	str	r0, [r7, #12]
 800301c:	60b9      	str	r1, [r7, #8]
 800301e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	f003 031f 	and.w	r3, r3, #31
 8003026:	2201      	movs	r2, #1
 8003028:	fa02 f303 	lsl.w	r3, r2, r3
 800302c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	6a1a      	ldr	r2, [r3, #32]
 8003032:	697b      	ldr	r3, [r7, #20]
 8003034:	43db      	mvns	r3, r3
 8003036:	401a      	ands	r2, r3
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	6a1a      	ldr	r2, [r3, #32]
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	f003 031f 	and.w	r3, r3, #31
 8003046:	6879      	ldr	r1, [r7, #4]
 8003048:	fa01 f303 	lsl.w	r3, r1, r3
 800304c:	431a      	orrs	r2, r3
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	621a      	str	r2, [r3, #32]
}
 8003052:	bf00      	nop
 8003054:	371c      	adds	r7, #28
 8003056:	46bd      	mov	sp, r7
 8003058:	bc80      	pop	{r7}
 800305a:	4770      	bx	lr

0800305c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800305c:	b480      	push	{r7}
 800305e:	b085      	sub	sp, #20
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
 8003064:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800306c:	2b01      	cmp	r3, #1
 800306e:	d101      	bne.n	8003074 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003070:	2302      	movs	r3, #2
 8003072:	e046      	b.n	8003102 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2201      	movs	r2, #1
 8003078:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2202      	movs	r2, #2
 8003080:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800309a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	68fa      	ldr	r2, [r7, #12]
 80030a2:	4313      	orrs	r3, r2
 80030a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	68fa      	ldr	r2, [r7, #12]
 80030ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4a16      	ldr	r2, [pc, #88]	; (800310c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d00e      	beq.n	80030d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030c0:	d009      	beq.n	80030d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4a12      	ldr	r2, [pc, #72]	; (8003110 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d004      	beq.n	80030d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4a10      	ldr	r2, [pc, #64]	; (8003114 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d10c      	bne.n	80030f0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80030d6:	68bb      	ldr	r3, [r7, #8]
 80030d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80030dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	68ba      	ldr	r2, [r7, #8]
 80030e4:	4313      	orrs	r3, r2
 80030e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	68ba      	ldr	r2, [r7, #8]
 80030ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2201      	movs	r2, #1
 80030f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2200      	movs	r2, #0
 80030fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003100:	2300      	movs	r3, #0
}
 8003102:	4618      	mov	r0, r3
 8003104:	3714      	adds	r7, #20
 8003106:	46bd      	mov	sp, r7
 8003108:	bc80      	pop	{r7}
 800310a:	4770      	bx	lr
 800310c:	40012c00 	.word	0x40012c00
 8003110:	40000400 	.word	0x40000400
 8003114:	40000800 	.word	0x40000800

08003118 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003118:	b480      	push	{r7}
 800311a:	b083      	sub	sp, #12
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003120:	bf00      	nop
 8003122:	370c      	adds	r7, #12
 8003124:	46bd      	mov	sp, r7
 8003126:	bc80      	pop	{r7}
 8003128:	4770      	bx	lr

0800312a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800312a:	b480      	push	{r7}
 800312c:	b083      	sub	sp, #12
 800312e:	af00      	add	r7, sp, #0
 8003130:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003132:	bf00      	nop
 8003134:	370c      	adds	r7, #12
 8003136:	46bd      	mov	sp, r7
 8003138:	bc80      	pop	{r7}
 800313a:	4770      	bx	lr

0800313c <__libc_init_array>:
 800313c:	b570      	push	{r4, r5, r6, lr}
 800313e:	2600      	movs	r6, #0
 8003140:	4d0c      	ldr	r5, [pc, #48]	; (8003174 <__libc_init_array+0x38>)
 8003142:	4c0d      	ldr	r4, [pc, #52]	; (8003178 <__libc_init_array+0x3c>)
 8003144:	1b64      	subs	r4, r4, r5
 8003146:	10a4      	asrs	r4, r4, #2
 8003148:	42a6      	cmp	r6, r4
 800314a:	d109      	bne.n	8003160 <__libc_init_array+0x24>
 800314c:	f000 f822 	bl	8003194 <_init>
 8003150:	2600      	movs	r6, #0
 8003152:	4d0a      	ldr	r5, [pc, #40]	; (800317c <__libc_init_array+0x40>)
 8003154:	4c0a      	ldr	r4, [pc, #40]	; (8003180 <__libc_init_array+0x44>)
 8003156:	1b64      	subs	r4, r4, r5
 8003158:	10a4      	asrs	r4, r4, #2
 800315a:	42a6      	cmp	r6, r4
 800315c:	d105      	bne.n	800316a <__libc_init_array+0x2e>
 800315e:	bd70      	pop	{r4, r5, r6, pc}
 8003160:	f855 3b04 	ldr.w	r3, [r5], #4
 8003164:	4798      	blx	r3
 8003166:	3601      	adds	r6, #1
 8003168:	e7ee      	b.n	8003148 <__libc_init_array+0xc>
 800316a:	f855 3b04 	ldr.w	r3, [r5], #4
 800316e:	4798      	blx	r3
 8003170:	3601      	adds	r6, #1
 8003172:	e7f2      	b.n	800315a <__libc_init_array+0x1e>
 8003174:	080031cc 	.word	0x080031cc
 8003178:	080031cc 	.word	0x080031cc
 800317c:	080031cc 	.word	0x080031cc
 8003180:	080031d0 	.word	0x080031d0

08003184 <memset>:
 8003184:	4603      	mov	r3, r0
 8003186:	4402      	add	r2, r0
 8003188:	4293      	cmp	r3, r2
 800318a:	d100      	bne.n	800318e <memset+0xa>
 800318c:	4770      	bx	lr
 800318e:	f803 1b01 	strb.w	r1, [r3], #1
 8003192:	e7f9      	b.n	8003188 <memset+0x4>

08003194 <_init>:
 8003194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003196:	bf00      	nop
 8003198:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800319a:	bc08      	pop	{r3}
 800319c:	469e      	mov	lr, r3
 800319e:	4770      	bx	lr

080031a0 <_fini>:
 80031a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031a2:	bf00      	nop
 80031a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031a6:	bc08      	pop	{r3}
 80031a8:	469e      	mov	lr, r3
 80031aa:	4770      	bx	lr
