Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Dec 14 20:34:20 2019
| Host         : Dennis running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z007s
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     4 |
|    Minimum number of control sets                        |     4 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     4 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              12 |            4 |
| Yes          | No                    | No                     |              11 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               5 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-------------------------------------------+--------------------------------------------+------------------+----------------+
|             Clock Signal            |               Enable Signal               |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+-------------------------------------+-------------------------------------------+--------------------------------------------+------------------+----------------+
|  design_1_i/vhdlnoclk_0/U0/clk65MHz |                                           |                                            |                3 |              4 |
|  design_1_i/vhdlnoclk_0/U0/clk65MHz | design_1_i/ws2812b_0/U0/count[11]_i_1_n_0 | design_1_i/ws2812b_0/U0/led_bit[4]_i_1_n_0 |                1 |              5 |
|  design_1_i/vhdlnoclk_0/U0/clk65MHz | design_1_i/ws2812b_0/U0/count[11]_i_1_n_0 |                                            |                4 |             11 |
|  design_1_i/vhdlnoclk_0/U0/clk65MHz |                                           | design_1_i/ws2812b_0/U0/count[11]_i_1_n_0  |                4 |             12 |
+-------------------------------------+-------------------------------------------+--------------------------------------------+------------------+----------------+


