{
  "subreddit": "RISCV",
  "url": "https://www.reddit.com/r/RISCV",
  "meta": {
    "title": "The RISC-V Instruction Set Architecture"
  },
  "posts": [
    {
      "title": "[non-ISA] How to threat gp and tp registers in context switches?",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1n6ivra/nonisa_how_to_threat_gp_and_tp_registers_in/",
      "score": 3,
      "comments": 7,
      "post_id": "t3_1n6ivra",
      "post_type": "text",
      "domain": "self.RISCV",
      "author": "0BAD-C0DE",
      "author_id": "t2_rz0n05w",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-09-02T13:03:17.608000+0000",
      "content_href": "https://www.reddit.com/r/RISCV/comments/1n6ivra/nonisa_how_to_threat_gp_and_tp_registers_in/",
      "content_preview": "",
      "flair": [
        "Help wanted"
      ],
      "thumbnail_url": "https://styles.redditmedia.com/t5_bvqlj/styles/profileIcon_2c4hy80qt1a01.png?width=64&height=64&frame=1&auto=webp&crop=64%3A64%2Csmart&s=b58e5e32336700adb3c6c66435691b0532f56e38"
    },
    {
      "title": "What is the worst ratified RISC-V instruction?",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1n6hvqr/what_is_the_worst_ratified_riscv_instruction/",
      "score": 13,
      "comments": 31,
      "post_id": "t3_1n6hvqr",
      "post_type": "text",
      "domain": "self.RISCV",
      "author": "dramforever",
      "author_id": "t2_meaja",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-09-02T12:16:59.265000+0000",
      "content_href": "https://www.reddit.com/r/RISCV/comments/1n6hvqr/what_is_the_worst_ratified_riscv_instruction/",
      "content_preview": "",
      "flair": [
        "Discussion"
      ],
      "thumbnail_url": "https://styles.redditmedia.com/t5_b9eu0/styles/profileIcon_cwl2d0xk69451.png?width=64&height=64&frame=1&auto=webp&crop=64%3A64%2Csmart&s=7c3c0875b72edd2306210361666fcc3aba4097c3"
    },
    {
      "title": "[RV64C] Compressed instruction sequences",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1n6h4y3/rv64c_compressed_instruction_sequences/",
      "score": 9,
      "comments": 12,
      "post_id": "t3_1n6h4y3",
      "post_type": "text",
      "domain": "self.RISCV",
      "author": "0BAD-C0DE",
      "author_id": "t2_rz0n05w",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-09-02T11:39:30.238000+0000",
      "content_href": "https://www.reddit.com/r/RISCV/comments/1n6h4y3/rv64c_compressed_instruction_sequences/",
      "content_preview": "",
      "flair": [
        "Help wanted"
      ],
      "thumbnail_url": "https://styles.redditmedia.com/t5_bvqlj/styles/profileIcon_2c4hy80qt1a01.png?width=64&height=64&frame=1&auto=webp&crop=64%3A64%2Csmart&s=b58e5e32336700adb3c6c66435691b0532f56e38"
    },
    {
      "title": "Cambricon Rises as China’s AI Chip Champion",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1n643d3/cambricon_rises_as_chinas_ai_chip_champion/",
      "score": 9,
      "comments": 0,
      "post_id": "t3_1n643d3",
      "post_type": "multi_media",
      "domain": "self.RISCV",
      "author": "I00I-SqAR",
      "author_id": "t2_3tpsz64ob",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-09-01T23:27:58.195000+0000",
      "content_href": "https://www.reddit.com/r/RISCV/comments/1n643d3/cambricon_rises_as_chinas_ai_chip_champion/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": ""
    },
    {
      "title": "[For Sale] Sipeed Lichee Pi 4A + Milk-V Jupiter (eBay links)",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1n5u8qy/for_sale_sipeed_lichee_pi_4a_milkv_jupiter_ebay/",
      "score": 8,
      "comments": 3,
      "post_id": "t3_1n5u8qy",
      "post_type": "multi_media",
      "domain": "self.RISCV",
      "author": "Lampadina_17",
      "author_id": "t2_99unothw",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-09-01T17:01:09.788000+0000",
      "content_href": "https://www.reddit.com/r/RISCV/comments/1n5u8qy/for_sale_sipeed_lichee_pi_4a_milkv_jupiter_ebay/",
      "content_preview": "",
      "flair": [
        "Advertisement"
      ],
      "thumbnail_url": "https://styles.redditmedia.com/t5_3jlp2w/styles/profileIcon_49ospa7ytwdb1.jpg?width=64&height=64&frame=1&auto=webp&crop=64%3A64%2Csmart&s=af6b844805d30cd5f1bddf3ba5b07e5fd7a7373d"
    },
    {
      "title": "Help finding supply of Mango Pi MQ-Pro?",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1n55fo8/help_finding_supply_of_mango_pi_mqpro/",
      "score": 14,
      "comments": 17,
      "post_id": "t3_1n55fo8",
      "post_type": "text",
      "domain": "self.RISCV",
      "author": "Sea-Drive8307",
      "author_id": "t2_13s7qw2e5d",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-31T20:38:46.100000+0000",
      "content_href": "https://www.reddit.com/r/RISCV/comments/1n55fo8/help_finding_supply_of_mango_pi_mqpro/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": "https://www.redditstatic.com/avatars/defaults/v2/avatar_default_1.png"
    },
    {
      "title": "What is a \"Profile Defined Extension\" ?",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1n55ad8/what_is_a_profile_defined_extension/",
      "score": 2,
      "comments": 3,
      "post_id": "t3_1n55ad8",
      "post_type": "text",
      "domain": "self.RISCV",
      "author": "PlentyAd9374",
      "author_id": "t2_gjatqw3b",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-31T20:33:01.598000+0000",
      "content_href": "https://www.reddit.com/r/RISCV/comments/1n55ad8/what_is_a_profile_defined_extension/",
      "content_preview": "",
      "flair": [
        "Standards"
      ],
      "thumbnail_url": "https://styles.redditmedia.com/t5_5c269a/styles/profileIcon_j5sac9h23f8c1.jpeg?width=64&height=64&frame=1&auto=webp&crop=64%3A64%2Csmart&s=296d2505d9f8de3ff24ee159a8362958f240e797"
    },
    {
      "title": "What happened to Open-V and other early open source chip attempts?",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1n4vo3l/what_happened_to_openv_and_other_early_open/",
      "score": 32,
      "comments": 7,
      "post_id": "t3_1n4vo3l",
      "post_type": "multi_media",
      "domain": "self.RISCV",
      "author": "ShockleyTransistor",
      "author_id": "t2_12vnuvion4",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-31T14:09:12.843000+0000",
      "content_href": "https://www.reddit.com/r/RISCV/comments/1n4vo3l/what_happened_to_openv_and_other_early_open/",
      "content_preview": "",
      "flair": [
        "Discussion"
      ],
      "thumbnail_url": ""
    },
    {
      "title": "MilkV Duo256 PWM?",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1n43kgt/milkv_duo256_pwm/",
      "score": 8,
      "comments": 3,
      "post_id": "t3_1n43kgt",
      "post_type": "text",
      "domain": "self.RISCV",
      "author": "normy_mcnormface",
      "author_id": "t2_53r5b0tt",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-30T14:51:30.456000+0000",
      "content_href": "https://www.reddit.com/r/RISCV/comments/1n43kgt/milkv_duo256_pwm/",
      "content_preview": "",
      "flair": [
        "Help wanted"
      ],
      "thumbnail_url": "https://www.redditstatic.com/avatars/defaults/v2/avatar_default_1.png"
    },
    {
      "title": "Chips and Cheese: Condor’s Cuzco RISC-V Core",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1n3txmf/chips_and_cheese_condors_cuzco_riscv_core/",
      "score": 37,
      "comments": 23,
      "post_id": "t3_1n3txmf",
      "post_type": "multi_media",
      "domain": "self.RISCV",
      "author": "faschu",
      "author_id": "t2_4dp3urgk",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-30T05:50:18.626000+0000",
      "content_href": "https://www.reddit.com/r/RISCV/comments/1n3txmf/chips_and_cheese_condors_cuzco_riscv_core/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": "https://www.redditstatic.com/avatars/defaults/v2/avatar_default_4.png"
    },
    {
      "title": "RISC-V Automotive Conference in Munich on Tuesday, September 9",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1n3l0ha/riscv_automotive_conference_in_munich_on_tuesday/",
      "score": 13,
      "comments": 0,
      "post_id": "t3_1n3l0ha",
      "post_type": "multi_media",
      "domain": "self.RISCV",
      "author": "I00I-SqAR",
      "author_id": "t2_3tpsz64ob",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-29T22:19:51.190000+0000",
      "content_href": "https://www.reddit.com/r/RISCV/comments/1n3l0ha/riscv_automotive_conference_in_munich_on_tuesday/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": ""
    },
    {
      "title": "Milk-V Titan BMC",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1n3i1di/milkv_titan_bmc/",
      "score": 22,
      "comments": 0,
      "post_id": "t3_1n3i1di",
      "post_type": "multi_media",
      "domain": "self.RISCV",
      "author": "mrb00k",
      "author_id": "t2_uulb57a",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-29T20:16:51.059000+0000",
      "content_href": "https://www.reddit.com/r/RISCV/comments/1n3i1di/milkv_titan_bmc/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": ""
    },
    {
      "title": "SOPHGO TECHNOLOGY NEWSLETTER (20250829)",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1n37u36/sophgo_technology_newsletter_20250829/",
      "score": 19,
      "comments": 6,
      "post_id": "t3_1n37u36",
      "post_type": "multi_media",
      "domain": "self.RISCV",
      "author": "GroundHelpful7138",
      "author_id": "t2_16hi7t51l9",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-29T13:44:10.292000+0000",
      "content_href": "https://www.reddit.com/r/RISCV/comments/1n37u36/sophgo_technology_newsletter_20250829/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": ""
    },
    {
      "title": "Orange Pi 4 Pro RISC-V SBC, featuring an Allwinner SoC and WiFi 6, is set to release.",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1n2rb4v/orange_pi_4_pro_riscv_sbc_featuring_an_allwinner/",
      "score": 35,
      "comments": 7,
      "post_id": "t3_1n2rb4v",
      "post_type": "link",
      "domain": "androidpimp.com",
      "author": "omniwrench9000",
      "author_id": "t2_ibhnheyq4",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-28T23:11:35.260000+0000",
      "content_href": "https://www.androidpimp.com/embedded/orange-pi-4-pro/",
      "content_preview": "",
      "flair": [
        "Hardware"
      ],
      "thumbnail_url": "https://www.redditstatic.com/avatars/defaults/v2/avatar_default_4.png"
    },
    {
      "title": "ESWIN EBC77 SBC Arrived",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1n2lcq3/eswin_ebc77_sbc_arrived/",
      "score": 42,
      "comments": 6,
      "post_id": "t3_1n2lcq3",
      "post_type": "gallery",
      "domain": "reddit.com",
      "author": "CrumbChuck",
      "author_id": "t2_1kqk3gaozs",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-28T19:12:54.186000+0000",
      "content_href": "https://www.reddit.com/gallery/1n2lcq3",
      "content_preview": "",
      "flair": [
        "Hardware"
      ],
      "thumbnail_url": "https://preview.redd.it/eswin-ebc77-sbc-arrived-v0-lkec2gzk7tlf1.jpg?width=640&crop=smart&auto=webp&s=8849c66354ad7a8316ec467440819b86193fe6b3"
    },
    {
      "title": "[RV64] sfence.vma ASID register",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1n2ea9e/rv64_sfencevma_asid_register/",
      "score": 1,
      "comments": 3,
      "post_id": "t3_1n2ea9e",
      "post_type": "text",
      "domain": "self.RISCV",
      "author": "0BAD-C0DE",
      "author_id": "t2_rz0n05w",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-28T14:48:24.994000+0000",
      "content_href": "https://www.reddit.com/r/RISCV/comments/1n2ea9e/rv64_sfencevma_asid_register/",
      "content_preview": "",
      "flair": [
        "Help wanted"
      ],
      "thumbnail_url": "https://styles.redditmedia.com/t5_bvqlj/styles/profileIcon_2c4hy80qt1a01.png?width=64&height=64&frame=1&auto=webp&crop=64%3A64%2Csmart&s=b58e5e32336700adb3c6c66435691b0532f56e38"
    },
    {
      "title": "SpacemiT released Debian 13 image for K1 based products",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1n2bidl/spacemit_released_debian_13_image_for_k1_based/",
      "score": 65,
      "comments": 41,
      "post_id": "t3_1n2bidl",
      "post_type": "video",
      "domain": "v.redd.it",
      "author": "YooLc",
      "author_id": "t2_1w518o21ox",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-28T12:57:04.402000+0000",
      "content_href": "https://v.redd.it/ac07i158crlf1",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": "https://www.redditstatic.com/avatars/defaults/v2/avatar_default_1.png"
    },
    {
      "title": "Ethereum may undergo the largest upgrade in history: EVM to be phased out, RISC-V to take over",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1n20soe/ethereum_may_undergo_the_largest_upgrade_in/",
      "score": 60,
      "comments": 39,
      "post_id": "t3_1n20soe",
      "post_type": "link",
      "domain": "bitget.com",
      "author": "brucehoult",
      "author_id": "t2_1pio",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-28T02:42:57.557000+0000",
      "content_href": "https://www.bitget.com/news/detail/12560604933410",
      "content_preview": "",
      "flair": [
        "Software"
      ],
      "thumbnail_url": ""
    },
    {
      "title": "Need help with implementing RISC-V on picorv32 for a project",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1n1gavd/need_help_with_implementing_riscv_on_picorv32_for/",
      "score": 3,
      "comments": 2,
      "post_id": "t3_1n1gavd",
      "post_type": "crosspost",
      "domain": "drive.google.com",
      "author": "Cruller2626",
      "author_id": "t2_ay5u2fgk",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-27T12:57:08.427000+0000",
      "content_href": "/r/FPGA/comments/1n1ehsi/need_help_with_implementing_riscv_on_picorv32_for/",
      "content_preview": "",
      "flair": [
        "Help wanted"
      ],
      "thumbnail_url": "https://styles.redditmedia.com/t5_448xg9/styles/profileIcon_5hxit9tfnaga1.jpeg?width=64&height=64&frame=1&auto=webp&crop=64%3A64%2Csmart&s=1aa455a82acf972d61424b8a1c60ac517c8ca145"
    },
    {
      "title": "Latest NOVA Patches From NVIDIA Get The GSP Booting To RISC-V Active State",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1n1e8ro/latest_nova_patches_from_nvidia_get_the_gsp/",
      "score": 21,
      "comments": 3,
      "post_id": "t3_1n1e8ro",
      "post_type": "link",
      "domain": "phoronix.com",
      "author": "dorchegamalama",
      "author_id": "t2_16h6w8",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-27T11:18:43.372000+0000",
      "content_href": "https://www.phoronix.com/news/NOVA-GSP-Booting-Patches",
      "content_preview": "",
      "flair": [
        "Software"
      ],
      "thumbnail_url": ""
    },
    {
      "title": "Suggestions regarding the large or active Opensource projects in RISC-V ecosystem that are good for newcomers to contribute.",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1n0njdo/suggestions_regarding_the_large_or_active/",
      "score": 24,
      "comments": 7,
      "post_id": "t3_1n0njdo",
      "post_type": "text",
      "domain": "self.RISCV",
      "author": "inN0cent_Nerd",
      "author_id": "t2_1swx0x80s6",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-26T14:35:14.529000+0000",
      "content_href": "https://www.reddit.com/r/RISCV/comments/1n0njdo/suggestions_regarding_the_large_or_active/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": "https://www.redditstatic.com/avatars/defaults/v2/avatar_default_6.png"
    },
    {
      "title": "Chromium browser build for RISCV-64.",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1n0kvxv/chromium_browser_build_for_riscv64/",
      "score": 12,
      "comments": 3,
      "post_id": "t3_1n0kvxv",
      "post_type": "text",
      "domain": "self.RISCV",
      "author": "sharath_reddit",
      "author_id": "t2_1bkl5yrih6",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-26T12:46:59.511000+0000",
      "content_href": "https://www.reddit.com/r/RISCV/comments/1n0kvxv/chromium_browser_build_for_riscv64/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": "https://www.redditstatic.com/avatars/defaults/v2/avatar_default_2.png"
    },
    {
      "title": "Question about RISCV assembly and standard (Immediate value ordering and Ecalls)",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1n0h9nj/question_about_riscv_assembly_and_standard/",
      "score": 6,
      "comments": 12,
      "post_id": "t3_1n0h9nj",
      "post_type": "text",
      "domain": "self.RISCV",
      "author": "faschu",
      "author_id": "t2_4dp3urgk",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-26T09:34:30.474000+0000",
      "content_href": "https://www.reddit.com/r/RISCV/comments/1n0h9nj/question_about_riscv_assembly_and_standard/",
      "content_preview": "",
      "flair": [
        "Software"
      ],
      "thumbnail_url": "https://www.redditstatic.com/avatars/defaults/v2/avatar_default_4.png"
    },
    {
      "title": "Youtube is very very laggy at first 3 videos and later it is playing fine on riscv64",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1n0dp7d/youtube_is_very_very_laggy_at_first_3_videos_and/",
      "score": 5,
      "comments": 29,
      "post_id": "t3_1n0dp7d",
      "post_type": "text",
      "domain": "self.RISCV",
      "author": "Few_Concentrate6666",
      "author_id": "t2_1mjafkktj3",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-26T05:41:56.193000+0000",
      "content_href": "https://www.reddit.com/r/RISCV/comments/1n0dp7d/youtube_is_very_very_laggy_at_first_3_videos_and/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": "https://www.redditstatic.com/avatars/defaults/v2/avatar_default_7.png"
    },
    {
      "title": "Why the love affair with SpecInt2k6/GHz?",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1n0dl2l/why_the_love_affair_with_specint2k6ghz/",
      "score": 19,
      "comments": 7,
      "post_id": "t3_1n0dl2l",
      "post_type": "text",
      "domain": "self.RISCV",
      "author": "Lorfa",
      "author_id": "t2_6oz7v",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-26T05:34:49.151000+0000",
      "content_href": "https://www.reddit.com/r/RISCV/comments/1n0dl2l/why_the_love_affair_with_specint2k6ghz/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": "https://styles.redditmedia.com/t5_d190q/styles/profileIcon_3nx0u6cwleq91.jpg?width=64&height=64&frame=1&auto=webp&crop=64%3A64%2Csmart&s=42e9554d66b90af3bff737a562e037a21d9df555"
    },
    {
      "title": "looking for suggestions for a good laptop",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1n0bhsu/looking_for_suggestions_for_a_good_laptop/",
      "score": 2,
      "comments": 8,
      "post_id": "t3_1n0bhsu",
      "post_type": "text",
      "domain": "self.RISCV",
      "author": "alyssathechair",
      "author_id": "t2_c40b9qkb",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-26T03:37:26.561000+0000",
      "content_href": "https://www.reddit.com/r/RISCV/comments/1n0bhsu/looking_for_suggestions_for_a_good_laptop/",
      "content_preview": "",
      "flair": [
        "Hardware"
      ],
      "thumbnail_url": ""
    },
    {
      "title": "How does Memory Discovery Work?",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1n08qk4/how_does_memory_discovery_work/",
      "score": 6,
      "comments": 14,
      "post_id": "t3_1n08qk4",
      "post_type": "text",
      "domain": "self.RISCV",
      "author": "todo_code",
      "author_id": "t2_63sgsxit",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-26T01:23:06.620000+0000",
      "content_href": "https://www.reddit.com/r/RISCV/comments/1n08qk4/how_does_memory_discovery_work/",
      "content_preview": "",
      "flair": [
        "Discussion"
      ],
      "thumbnail_url": ""
    },
    {
      "title": "Condor Computing's Cuzco, a High-Perf RISC-V Design at Hot Chip 2025",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1n06rsh/condor_computings_cuzco_a_highperf_riscv_design/",
      "score": 29,
      "comments": 2,
      "post_id": "t3_1n06rsh",
      "post_type": "link",
      "domain": "servethehome.com",
      "author": "3G6A5W338E",
      "author_id": "t2_ajzh7",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-25T23:54:37.351000+0000",
      "content_href": "https://www.servethehome.com/condor-computings-cuzco-a-high-perf-risc-v-design-at-hot-chip-2025/",
      "content_preview": "",
      "flair": [
        "Hardware"
      ],
      "thumbnail_url": "https://www.redditstatic.com/avatars/defaults/v2/avatar_default_3.png"
    },
    {
      "title": "RISC-V 32 IDE + Emulator + decode view in TUI",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1mz8m4t/riscv_32_ide_emulator_decode_view_in_tui/",
      "score": 42,
      "comments": 8,
      "post_id": "t3_1mz8m4t",
      "post_type": "multi_media",
      "domain": "self.RISCV",
      "author": "Grouchy_Birthday_200",
      "author_id": "t2_evw0t8pv",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-24T21:51:00.050000+0000",
      "content_href": "https://www.reddit.com/r/RISCV/comments/1mz8m4t/riscv_32_ide_emulator_decode_view_in_tui/",
      "content_preview": "",
      "flair": [
        "I made a thing!"
      ],
      "thumbnail_url": ""
    },
    {
      "title": "XCENA MX1 RISC-V Computational Memory in CXL 3.0",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1mz4dio/xcena_mx1_riscv_computational_memory_in_cxl_30/",
      "score": 18,
      "comments": 1,
      "post_id": "t3_1mz4dio",
      "post_type": "link",
      "domain": "servethehome.com",
      "author": "TJSnider1984",
      "author_id": "t2_1kea6r67",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-24T19:05:52.746000+0000",
      "content_href": "https://www.servethehome.com/xcena-mx1-risc-v-computational-memory-in-cxl-3-0/",
      "content_preview": "",
      "flair": [
        "Hardware"
      ],
      "thumbnail_url": "https://www.redditstatic.com/avatars/defaults/v2/avatar_default_7.png"
    },
    {
      "title": "RISC-V emulation on NES",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1myvwe0/riscv_emulation_on_nes/",
      "score": 116,
      "comments": 10,
      "post_id": "t3_1myvwe0",
      "post_type": "image",
      "domain": "i.redd.it",
      "author": "Background_Shift5408",
      "author_id": "t2_v8xgeo3r",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-24T13:41:22.231000+0000",
      "content_href": "https://i.redd.it/9gft98e21zkf1.jpeg",
      "content_preview": "",
      "flair": [
        "Software"
      ],
      "thumbnail_url": "https://preview.redd.it/risc-v-emulation-on-nes-v0-9gft98e21zkf1.jpeg?width=640&crop=smart&auto=webp&s=d34a7d1eaa3b5f6afc96931bfbd132afef0342e4"
    },
    {
      "title": "RISC-V in 2025: Progress, Challenges,and What's Next for Automotive & OpenHardware",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1myi48i/riscv_in_2025_progress_challengesand_whats_next/",
      "score": 14,
      "comments": 7,
      "post_id": "t3_1myi48i",
      "post_type": "text",
      "domain": "self.RISCV",
      "author": "I00I-SqAR",
      "author_id": "t2_3tpsz64ob",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-24T00:51:29.627000+0000",
      "content_href": "https://www.reddit.com/r/RISCV/comments/1myi48i/riscv_in_2025_progress_challengesand_whats_next/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": ""
    },
    {
      "title": "RISC V on 32 bit platform",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1mx6qwk/risc_v_on_32_bit_platform/",
      "score": 5,
      "comments": 9,
      "post_id": "t3_1mx6qwk",
      "post_type": "text",
      "domain": "self.RISCV",
      "author": "laymancity",
      "author_id": "t2_p549pzlk",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-22T13:37:03.301000+0000",
      "content_href": "https://www.reddit.com/r/RISCV/comments/1mx6qwk/risc_v_on_32_bit_platform/",
      "content_preview": "",
      "flair": [
        "Help wanted"
      ],
      "thumbnail_url": ""
    },
    {
      "title": "\"I'm proud to share that the eProcessor test chip is now successfully running Linux applications on silicon!\"",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1mx4uw2/im_proud_to_share_that_the_eprocessor_test_chip/",
      "score": 87,
      "comments": 6,
      "post_id": "t3_1mx4uw2",
      "post_type": "link",
      "domain": "linkedin.com",
      "author": "self",
      "author_id": "t2_1pj6",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-22T12:15:20.238000+0000",
      "content_href": "https://www.linkedin.com/posts/alberto-gonz%C3%A1lez-trejo-056288119_eprocessor-riscv-chipdesign-activity-7364584485394219009-QXpX?utm_source=share&utm_medium=member_desktop&rcm=ACoAAAAj12IB1BcRblPJNMNYT22lDEdxmNu7onk",
      "content_preview": "",
      "flair": [
        "Information"
      ],
      "thumbnail_url": ""
    },
    {
      "title": "Look out for the P870-D!",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1mwsez6/look_out_for_the_p870d/",
      "score": 9,
      "comments": 2,
      "post_id": "t3_1mwsez6",
      "post_type": "text",
      "domain": "self.RISCV",
      "author": "I00I-SqAR",
      "author_id": "t2_3tpsz64ob",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-22T00:45:58.251000+0000",
      "content_href": "https://www.reddit.com/r/RISCV/comments/1mwsez6/look_out_for_the_p870d/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": ""
    },
    {
      "title": "riscv.org/blog: NVIDIA on RVA23: “We Wouldn’t Have Considered Porting CUDA to RISC-V Without It”",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1mwpdvu/riscvorgblog_nvidia_on_rva23_we_wouldnt_have/",
      "score": 60,
      "comments": 13,
      "post_id": "t3_1mwpdvu",
      "post_type": "text",
      "domain": "self.RISCV",
      "author": "I00I-SqAR",
      "author_id": "t2_3tpsz64ob",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-21T22:31:40.453000+0000",
      "content_href": "https://www.reddit.com/r/RISCV/comments/1mwpdvu/riscvorgblog_nvidia_on_rva23_we_wouldnt_have/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": ""
    },
    {
      "title": "arXiv: Tensor Program Optimization for the RISC-V Vector Extension Using Probabilistic Programs",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1mwpaj5/arxiv_tensor_program_optimization_for_the_riscv/",
      "score": 7,
      "comments": 0,
      "post_id": "t3_1mwpaj5",
      "post_type": "text",
      "domain": "self.RISCV",
      "author": "I00I-SqAR",
      "author_id": "t2_3tpsz64ob",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-21T22:27:52.993000+0000",
      "content_href": "https://www.reddit.com/r/RISCV/comments/1mwpaj5/arxiv_tensor_program_optimization_for_the_riscv/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": ""
    },
    {
      "title": "arXiv: Is RISC-V ready for High Performance Computing? An evaluation of the Sophon SG2044",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1mwp8rb/arxiv_is_riscv_ready_for_high_performance/",
      "score": 27,
      "comments": 3,
      "post_id": "t3_1mwp8rb",
      "post_type": "text",
      "domain": "self.RISCV",
      "author": "I00I-SqAR",
      "author_id": "t2_3tpsz64ob",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-21T22:25:55.404000+0000",
      "content_href": "https://www.reddit.com/r/RISCV/comments/1mwp8rb/arxiv_is_riscv_ready_for_high_performance/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": ""
    },
    {
      "title": "Haggion - A kernel for RISCV64 computers written in Ada",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1mwp6sy/haggion_a_kernel_for_riscv64_computers_written_in/",
      "score": 34,
      "comments": 14,
      "post_id": "t3_1mwp6sy",
      "post_type": "multi_media",
      "domain": "self.RISCV",
      "author": "I00I-SqAR",
      "author_id": "t2_3tpsz64ob",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-21T22:23:44.643000+0000",
      "content_href": "https://www.reddit.com/r/RISCV/comments/1mwp6sy/haggion_a_kernel_for_riscv64_computers_written_in/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": ""
    },
    {
      "title": "Andes Technology announces the \"ANDES RISC-V CON Beijing\" on 27th of August 2025",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1mwp57v/andes_technology_announces_the_andes_riscv_con/",
      "score": 11,
      "comments": 2,
      "post_id": "t3_1mwp57v",
      "post_type": "text",
      "domain": "self.RISCV",
      "author": "I00I-SqAR",
      "author_id": "t2_3tpsz64ob",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-21T22:21:50.727000+0000",
      "content_href": "https://www.reddit.com/r/RISCV/comments/1mwp57v/andes_technology_announces_the_andes_riscv_con/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": ""
    },
    {
      "title": "Efficient Computer Electron E1 (uses RISC-V for Processing Elements)",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1mwncj6/efficient_computer_electron_e1_uses_riscv_for/",
      "score": 18,
      "comments": 6,
      "post_id": "t3_1mwncj6",
      "post_type": "multi_media",
      "domain": "self.RISCV",
      "author": "m_z_s",
      "author_id": "t2_yvi89",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-21T21:09:41.992000+0000",
      "content_href": "https://www.reddit.com/r/RISCV/comments/1mwncj6/efficient_computer_electron_e1_uses_riscv_for/",
      "content_preview": "",
      "flair": [
        "Hardware"
      ],
      "thumbnail_url": "https://www.redditstatic.com/avatars/defaults/v2/avatar_default_1.png"
    },
    {
      "title": "Booting NixOS ISO with UEFI on SpacemiT Muse Pi Pro",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1mwd5vn/booting_nixos_iso_with_uefi_on_spacemit_muse_pi/",
      "score": 35,
      "comments": 8,
      "post_id": "t3_1mwd5vn",
      "post_type": "video",
      "domain": "v.redd.it",
      "author": "YooLc",
      "author_id": "t2_1w518o21ox",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-21T14:52:34.821000+0000",
      "content_href": "https://v.redd.it/f1l5bqeiydkf1",
      "content_preview": "",
      "flair": [
        "I made a thing!"
      ],
      "thumbnail_url": "https://www.redditstatic.com/avatars/defaults/v2/avatar_default_1.png"
    },
    {
      "title": "Firefox lag issue for riscv64 board",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1mw33cp/firefox_lag_issue_for_riscv64_board/",
      "score": 7,
      "comments": 9,
      "post_id": "t3_1mw33cp",
      "post_type": "text",
      "domain": "self.RISCV",
      "author": "Few_Concentrate6666",
      "author_id": "t2_1mjafkktj3",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-21T06:13:43.202000+0000",
      "content_href": "https://www.reddit.com/r/RISCV/comments/1mw33cp/firefox_lag_issue_for_riscv64_board/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": "https://www.redditstatic.com/avatars/defaults/v2/avatar_default_7.png"
    },
    {
      "title": "negative offsets over zero (x0) register?",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1mvmppw/negative_offsets_over_zero_x0_register/",
      "score": 6,
      "comments": 2,
      "post_id": "t3_1mvmppw",
      "post_type": "text",
      "domain": "self.RISCV",
      "author": "0BAD-C0DE",
      "author_id": "t2_rz0n05w",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-20T18:16:52.254000+0000",
      "content_href": "https://www.reddit.com/r/RISCV/comments/1mvmppw/negative_offsets_over_zero_x0_register/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": "https://styles.redditmedia.com/t5_bvqlj/styles/profileIcon_2c4hy80qt1a01.png?width=64&height=64&frame=1&auto=webp&crop=64%3A64%2Csmart&s=b58e5e32336700adb3c6c66435691b0532f56e38"
    },
    {
      "title": "reading between a satp assignment and the sfence.vma",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1mvbk4j/reading_between_a_satp_assignment_and_the/",
      "score": 1,
      "comments": 5,
      "post_id": "t3_1mvbk4j",
      "post_type": "text",
      "domain": "self.RISCV",
      "author": "0BAD-C0DE",
      "author_id": "t2_rz0n05w",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-20T10:58:09.655000+0000",
      "content_href": "https://www.reddit.com/r/RISCV/comments/1mvbk4j/reading_between_a_satp_assignment_and_the/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": "https://styles.redditmedia.com/t5_bvqlj/styles/profileIcon_2c4hy80qt1a01.png?width=64&height=64&frame=1&auto=webp&crop=64%3A64%2Csmart&s=b58e5e32336700adb3c6c66435691b0532f56e38"
    },
    {
      "title": "RISC-V International announces the RISC-V Summit North America 2025 schedule",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1mux1fk/riscv_international_announces_the_riscv_summit/",
      "score": 26,
      "comments": 2,
      "post_id": "t3_1mux1fk",
      "post_type": "multi_media",
      "domain": "self.RISCV",
      "author": "I00I-SqAR",
      "author_id": "t2_3tpsz64ob",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-19T22:21:02.985000+0000",
      "content_href": "https://www.reddit.com/r/RISCV/comments/1mux1fk/riscv_international_announces_the_riscv_summit/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": ""
    },
    {
      "title": "How vstimer interrupt can be handled in vs mode?",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1mux0cc/how_vstimer_interrupt_can_be_handled_in_vs_mode/",
      "score": 1,
      "comments": 7,
      "post_id": "t3_1mux0cc",
      "post_type": "text",
      "domain": "self.RISCV",
      "author": "EquivalentIce215",
      "author_id": "t2_tiw1iegn",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-19T22:19:55.749000+0000",
      "content_href": "https://www.reddit.com/r/RISCV/comments/1mux0cc/how_vstimer_interrupt_can_be_handled_in_vs_mode/",
      "content_preview": "",
      "flair": [
        "Help wanted"
      ],
      "thumbnail_url": "https://www.redditstatic.com/avatars/defaults/v2/avatar_default_7.png"
    },
    {
      "title": "RISC-V and Linux: Ubuntu 25.10 forces brand new processors",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1muwynq/riscv_and_linux_ubuntu_2510_forces_brand_new/",
      "score": 49,
      "comments": 17,
      "post_id": "t3_1muwynq",
      "post_type": "multi_media",
      "domain": "self.RISCV",
      "author": "I00I-SqAR",
      "author_id": "t2_3tpsz64ob",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-19T22:18:03.114000+0000",
      "content_href": "https://www.reddit.com/r/RISCV/comments/1muwynq/riscv_and_linux_ubuntu_2510_forces_brand_new/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": ""
    },
    {
      "title": "RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1muiltk/riscv_royaltydriven_revenue_to_exceed_license/",
      "score": 38,
      "comments": 11,
      "post_id": "t3_1muiltk",
      "post_type": "link",
      "domain": "eetimes.com",
      "author": "wiki_me",
      "author_id": "t2_8zym11jh",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-19T13:34:39.597000+0000",
      "content_href": "https://www.eetimes.com/risc-v-royalty-driven-revenue-to-exceed-license-revenue-by-2027/",
      "content_preview": "",
      "flair": [],
      "thumbnail_url": "https://www.redditstatic.com/avatars/defaults/v2/avatar_default_5.png"
    },
    {
      "title": "How relevant will RISC-V chips the speed of 5-year old Apple M1 be?",
      "permalink": "https://www.reddit.com/r/RISCV/comments/1mug1te/how_relevant_will_riscv_chips_the_speed_of_5year/",
      "score": 67,
      "comments": 43,
      "post_id": "t3_1mug1te",
      "post_type": "multi_media",
      "domain": "self.RISCV",
      "author": "brucehoult",
      "author_id": "t2_1pio",
      "subreddit_id": "t5_37y9z",
      "subreddit": "r/RISCV",
      "created_ts": "2025-08-19T11:43:35.117000+0000",
      "content_href": "https://www.reddit.com/r/RISCV/comments/1mug1te/how_relevant_will_riscv_chips_the_speed_of_5year/",
      "content_preview": "",
      "flair": [
        "Discussion"
      ],
      "thumbnail_url": ""
    }
  ],
  "scraped_at": "2025-09-02T14:58:31.788879"
}