0.7
2020.2
Nov 18 2020
09:47:47
D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab2/Basic/2-2/2-2.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab2/Basic/2-2/Lab2_Majority.v,1696497490,verilog,,D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab2/Basic/2-2/Majority_t.v,,AND;Majority;OR,,,,,,,,
D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab2/Basic/2-2/Majority_t.v,1696497542,verilog,,,D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab2/Basic/2-2/Lab2_Majority.v,Majority_t,,,,,,,,
