strict digraph "" {
	node [label="\N"];
	"487:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f104a5725d0>",
		fillcolor=lightcyan,
		label="487:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"487:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a572650>",
		fillcolor=cadetblue,
		label="487:BS
TxD_tmp = 8'h00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a572650>]",
		style=filled,
		typ=BlockingSubstitution];
	"487:CA" -> "487:BS"	 [cond="[]",
		lineno=None];
	"474:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f104a5727d0>",
		fillcolor=lightcyan,
		label="474:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"475:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f104a572850>",
		fillcolor=springgreen,
		label="475:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"474:CA" -> "475:IF"	 [cond="[]",
		lineno=None];
	"478:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a572890>",
		fillcolor=cadetblue,
		label="478:BS
TxD_tmp = Fifo_data;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a572890>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_468:AL"	 [def_var="['TxD_tmp']",
		label="Leaf_468:AL"];
	"478:BS" -> "Leaf_468:AL"	 [cond="[]",
		lineno=None];
	"476:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a5729d0>",
		fillcolor=cadetblue,
		label="476:BS
TxD_tmp = MAC_tx_addr_data;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a5729d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"476:BS" -> "Leaf_468:AL"	 [cond="[]",
		lineno=None];
	"495:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a56c150>",
		fillcolor=cadetblue,
		label="495:BS
TxD_tmp = (xon_gen)? 8'b0 : pause_quanta_set_dl1[7:0];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a56c150>]",
		style=filled,
		typ=BlockingSubstitution];
	"495:BS" -> "Leaf_468:AL"	 [cond="[]",
		lineno=None];
	"508:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a57d1d0>",
		fillcolor=cadetblue,
		label="508:BS
TxD_tmp = CRC_out;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a57d1d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"508:BS" -> "Leaf_468:AL"	 [cond="[]",
		lineno=None];
	"509:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f104a57d310>",
		fillcolor=lightcyan,
		label="509:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"510:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a57d350>",
		fillcolor=cadetblue,
		label="510:BS
TxD_tmp = 2'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a57d350>]",
		style=filled,
		typ=BlockingSubstitution];
	"509:CA" -> "510:BS"	 [cond="[]",
		lineno=None];
	"479:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f104a57d490>",
		fillcolor=lightcyan,
		label="479:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"480:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f104a57d550>",
		fillcolor=springgreen,
		label="480:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"479:CA" -> "480:IF"	 [cond="[]",
		lineno=None];
	"492:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a572c90>",
		fillcolor=cadetblue,
		label="492:BS
TxD_tmp = 8'h00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a572c90>]",
		style=filled,
		typ=BlockingSubstitution];
	"492:BS" -> "Leaf_468:AL"	 [cond="[]",
		lineno=None];
	"494:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a587490>",
		fillcolor=cadetblue,
		label="494:BS
TxD_tmp = (xon_gen)? 8'b0 : pause_quanta_set_dl1[15:8];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a587490>]",
		style=filled,
		typ=BlockingSubstitution];
	"494:BS" -> "Leaf_468:AL"	 [cond="[]",
		lineno=None];
	"486:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f104a57d8d0>",
		fillcolor=lightcyan,
		label="486:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"486:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a57d950>",
		fillcolor=cadetblue,
		label="486:BS
TxD_tmp = 8'hc2;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a57d950>]",
		style=filled,
		typ=BlockingSubstitution];
	"486:CA" -> "486:BS"	 [cond="[]",
		lineno=None];
	"471:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a587c90>",
		fillcolor=cadetblue,
		label="471:BS
TxD_tmp = 8'h55;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a587c90>]",
		style=filled,
		typ=BlockingSubstitution];
	"471:BS" -> "Leaf_468:AL"	 [cond="[]",
		lineno=None];
	"493:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f104a587250>",
		fillcolor=lightcyan,
		label="493:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"493:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a5872d0>",
		fillcolor=cadetblue,
		label="493:BS
TxD_tmp = 8'h01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a5872d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"493:CA" -> "493:BS"	 [cond="[]",
		lineno=None];
	"490:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f104a57de10>",
		fillcolor=lightcyan,
		label="490:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"490:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a57de90>",
		fillcolor=cadetblue,
		label="490:BS
TxD_tmp = 8'h88;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a57de90>]",
		style=filled,
		typ=BlockingSubstitution];
	"490:CA" -> "490:BS"	 [cond="[]",
		lineno=None];
	"484:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a572dd0>",
		fillcolor=cadetblue,
		label="484:BS
TxD_tmp = 8'h01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a572dd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"484:BS" -> "Leaf_468:AL"	 [cond="[]",
		lineno=None];
	"491:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f104a57dfd0>",
		fillcolor=lightcyan,
		label="491:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"491:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a587090>",
		fillcolor=cadetblue,
		label="491:BS
TxD_tmp = 8'h08;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a587090>]",
		style=filled,
		typ=BlockingSubstitution];
	"491:CA" -> "491:BS"	 [cond="[]",
		lineno=None];
	"470:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f104a587dd0>",
		fillcolor=lightcyan,
		label="470:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"470:CA" -> "471:BS"	 [cond="[]",
		lineno=None];
	"489:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a57dcd0>",
		fillcolor=cadetblue,
		label="489:BS
TxD_tmp = 8'h01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a57dcd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"489:BS" -> "Leaf_468:AL"	 [cond="[]",
		lineno=None];
	"488:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f104a57da90>",
		fillcolor=lightcyan,
		label="488:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"488:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a57db10>",
		fillcolor=cadetblue,
		label="488:BS
TxD_tmp = 8'h00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a57db10>]",
		style=filled,
		typ=BlockingSubstitution];
	"488:CA" -> "488:BS"	 [cond="[]",
		lineno=None];
	"485:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f104a57d710>",
		fillcolor=lightcyan,
		label="485:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"485:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a57d790>",
		fillcolor=cadetblue,
		label="485:BS
TxD_tmp = 8'h80;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a57d790>]",
		style=filled,
		typ=BlockingSubstitution];
	"485:CA" -> "485:BS"	 [cond="[]",
		lineno=None];
	"500:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a5878d0>",
		fillcolor=cadetblue,
		label="500:BS
TxD_tmp = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a5878d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"500:BS" -> "Leaf_468:AL"	 [cond="[]",
		lineno=None];
	"506:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a587ed0>",
		fillcolor=cadetblue,
		label="506:BS
TxD_tmp = 8'h01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a587ed0>]",
		style=filled,
		typ=BlockingSubstitution];
	"506:BS" -> "Leaf_468:AL"	 [cond="[]",
		lineno=None];
	"494:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f104a587410>",
		fillcolor=lightcyan,
		label="494:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"494:CA" -> "494:BS"	 [cond="[]",
		lineno=None];
	"504:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a539050>",
		fillcolor=cadetblue,
		label="504:BS
TxD_tmp = 8'h00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a539050>]",
		style=filled,
		typ=BlockingSubstitution];
	"504:BS" -> "Leaf_468:AL"	 [cond="[]",
		lineno=None];
	"473:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a539190>",
		fillcolor=cadetblue,
		label="473:BS
TxD_tmp = 8'hd5;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a539190>]",
		style=filled,
		typ=BlockingSubstitution];
	"473:BS" -> "Leaf_468:AL"	 [cond="[]",
		lineno=None];
	"481:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a587a10>",
		fillcolor=cadetblue,
		label="481:BS
TxD_tmp = MAC_tx_addr_data;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a587a10>]",
		style=filled,
		typ=BlockingSubstitution];
	"480:IF" -> "481:BS"	 [cond="['Src_MAC_ptr', 'MAC_tx_add_en']",
		label="(Src_MAC_ptr && MAC_tx_add_en)",
		lineno=480];
	"483:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f104a57d590>",
		fillcolor=linen,
		label="483:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"480:IF" -> "483:CS"	 [cond="['Src_MAC_ptr', 'MAC_tx_add_en']",
		label="!((Src_MAC_ptr && MAC_tx_add_en))",
		lineno=480];
	"492:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f104a5871d0>",
		fillcolor=lightcyan,
		label="492:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"492:CA" -> "492:BS"	 [cond="[]",
		lineno=None];
	"493:BS" -> "Leaf_468:AL"	 [cond="[]",
		lineno=None];
	"503:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f104a5392d0>",
		fillcolor=lightcyan,
		label="503:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"503:CA" -> "504:BS"	 [cond="[]",
		lineno=None];
	"486:BS" -> "Leaf_468:AL"	 [cond="[]",
		lineno=None];
	"505:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f104a539390>",
		fillcolor=lightcyan,
		label="505:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"505:CA" -> "506:BS"	 [cond="[]",
		lineno=None];
	"495:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f104a5877d0>",
		fillcolor=lightcyan,
		label="495:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"495:CA" -> "495:BS"	 [cond="[]",
		lineno=None];
	"487:BS" -> "Leaf_468:AL"	 [cond="[]",
		lineno=None];
	"468:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f104a539490>",
		clk_sens=False,
		fillcolor=gold,
		label="468:AL",
		sens="['CRC_out', 'Fifo_data', 'MAC_tx_addr_data', 'pause_quanta_set_dl1', 'xon_gen']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['IPLengthCounter', 'MAC_tx_addr_data', 'pause_quanta_set_dl1', 'CRC_out', 'Current_state', 'Src_MAC_ptr', 'xon_gen', 'Fifo_data', '\
MAC_tx_add_en']"];
	"469:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f104a539590>",
		fillcolor=linen,
		label="469:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"468:AL" -> "469:CS"	 [cond="[]",
		lineno=None];
	"489:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f104a57dc50>",
		fillcolor=lightcyan,
		label="489:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"489:CA" -> "489:BS"	 [cond="[]",
		lineno=None];
	"488:BS" -> "Leaf_468:AL"	 [cond="[]",
		lineno=None];
	"485:BS" -> "Leaf_468:AL"	 [cond="[]",
		lineno=None];
	"500:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f104a587890>",
		fillcolor=lightcyan,
		label="500:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"500:CA" -> "500:BS"	 [cond="[]",
		lineno=None];
	"510:BS" -> "Leaf_468:AL"	 [cond="[]",
		lineno=None];
	"490:BS" -> "Leaf_468:AL"	 [cond="[]",
		lineno=None];
	"475:IF" -> "478:BS"	 [cond="['Src_MAC_ptr', 'MAC_tx_add_en']",
		label="!((Src_MAC_ptr && MAC_tx_add_en))",
		lineno=475];
	"475:IF" -> "476:BS"	 [cond="['Src_MAC_ptr', 'MAC_tx_add_en']",
		label="(Src_MAC_ptr && MAC_tx_add_en)",
		lineno=475];
	"491:BS" -> "Leaf_468:AL"	 [cond="[]",
		lineno=None];
	"481:BS" -> "Leaf_468:AL"	 [cond="[]",
		lineno=None];
	"483:CS" -> "487:CA"	 [cond="['IPLengthCounter']",
		label=IPLengthCounter,
		lineno=483];
	"483:CS" -> "486:CA"	 [cond="['IPLengthCounter']",
		label=IPLengthCounter,
		lineno=483];
	"483:CS" -> "493:CA"	 [cond="['IPLengthCounter']",
		label=IPLengthCounter,
		lineno=483];
	"483:CS" -> "490:CA"	 [cond="['IPLengthCounter']",
		label=IPLengthCounter,
		lineno=483];
	"483:CS" -> "491:CA"	 [cond="['IPLengthCounter']",
		label=IPLengthCounter,
		lineno=483];
	"483:CS" -> "488:CA"	 [cond="['IPLengthCounter']",
		label=IPLengthCounter,
		lineno=483];
	"483:CS" -> "485:CA"	 [cond="['IPLengthCounter']",
		label=IPLengthCounter,
		lineno=483];
	"483:CS" -> "494:CA"	 [cond="['IPLengthCounter']",
		label=IPLengthCounter,
		lineno=483];
	"483:CS" -> "492:CA"	 [cond="['IPLengthCounter']",
		label=IPLengthCounter,
		lineno=483];
	"483:CS" -> "495:CA"	 [cond="['IPLengthCounter']",
		label=IPLengthCounter,
		lineno=483];
	"483:CS" -> "489:CA"	 [cond="['IPLengthCounter']",
		label=IPLengthCounter,
		lineno=483];
	"483:CS" -> "500:CA"	 [cond="['IPLengthCounter']",
		label=IPLengthCounter,
		lineno=483];
	"484:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f104a57d690>",
		fillcolor=lightcyan,
		label="484:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"483:CS" -> "484:CA"	 [cond="['IPLengthCounter']",
		label=IPLengthCounter,
		lineno=483];
	"484:CA" -> "484:BS"	 [cond="[]",
		lineno=None];
	"472:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f104a539610>",
		fillcolor=lightcyan,
		label="472:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"472:CA" -> "473:BS"	 [cond="[]",
		lineno=None];
	"507:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f104a5396d0>",
		fillcolor=lightcyan,
		label="507:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"507:CA" -> "508:BS"	 [cond="[]",
		lineno=None];
	"469:CS" -> "474:CA"	 [cond="['Current_state']",
		label=Current_state,
		lineno=469];
	"469:CS" -> "509:CA"	 [cond="['Current_state']",
		label=Current_state,
		lineno=469];
	"469:CS" -> "479:CA"	 [cond="['Current_state']",
		label=Current_state,
		lineno=469];
	"469:CS" -> "470:CA"	 [cond="['Current_state']",
		label=Current_state,
		lineno=469];
	"469:CS" -> "503:CA"	 [cond="['Current_state']",
		label=Current_state,
		lineno=469];
	"469:CS" -> "505:CA"	 [cond="['Current_state']",
		label=Current_state,
		lineno=469];
	"469:CS" -> "472:CA"	 [cond="['Current_state']",
		label=Current_state,
		lineno=469];
	"469:CS" -> "507:CA"	 [cond="['Current_state']",
		label=Current_state,
		lineno=469];
}
