// Seed: 10950482
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = id_2;
  assign module_1.id_2 = 0;
  initial begin : LABEL_0
    return -1;
    if (1) begin : LABEL_1
      wait fork;
    end else @(posedge id_1) assert (id_2);
  end
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri1 id_3,
    inout supply1 id_4
);
  parameter id_6 = -1 | "";
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
  wire id_7;
  wor  id_8;
  assign id_8 = -1;
  always disable id_9;
endmodule
