# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--MMD --build --cc -O3 --x-assign fast --x-initial fast --noassert --top-module lfsr_top /home/mike/project/ysyx-workbench/nvboard-verilog-pratice/lfsr/vsrc/lfsr.v /home/mike/project/ysyx-workbench/nvboard-verilog-pratice/lfsr/vsrc/reg_d.v /home/mike/project/ysyx-workbench/nvboard-verilog-pratice/lfsr/vsrc/lfsr_top.v /home/mike/project/ysyx-workbench/nvboard-verilog-pratice/lfsr/csrc/emu_alu_nv.cpp /home/mike/project/ysyx-workbench/nvboard-verilog-pratice/lfsr/build/auto_bind.cpp /home/mike/project/ysyx-workbench/npc/nvboard/build/nvboard.a -CFLAGS -I -CFLAGS /home/mike/project/ysyx-workbench/npc/nvboard/usr/include -CFLAGS -DTOP_NAME=_Vlfsr_top_ -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image -LDFLAGS -lSDL2_ttf -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image --Mdir ./build/obj_dir --exe -o /home/mike/project/ysyx-workbench/nvboard-verilog-pratice/lfsr/build/lfsr_top"
T      3174  4869691  1721461472    34209724  1721461472    34209724 "./build/obj_dir/Vlfsr_top.cpp"
T      2742  4869690  1721461472    34209724  1721461472    34209724 "./build/obj_dir/Vlfsr_top.h"
T      2602  4869698  1721461472    34209724  1721461472    34209724 "./build/obj_dir/Vlfsr_top.mk"
T       778  4869688  1721461472    34209724  1721461472    34209724 "./build/obj_dir/Vlfsr_top__Syms.cpp"
T       966  4869689  1721461472    34209724  1721461472    34209724 "./build/obj_dir/Vlfsr_top__Syms.h"
T       995  4869692  1721461472    34209724  1721461472    34209724 "./build/obj_dir/Vlfsr_top___024root.h"
T       996  4869695  1721461472    34209724  1721461472    34209724 "./build/obj_dir/Vlfsr_top___024root__DepSet_h4f3f74ca__0.cpp"
T      4927  4869696  1721461472    34209724  1721461472    34209724 "./build/obj_dir/Vlfsr_top___024root__DepSet_hc674f27e__0.cpp"
T      3080  4869694  1721461472    34209724  1721461472    34209724 "./build/obj_dir/Vlfsr_top___024root__DepSet_hc674f27e__0__Slow.cpp"
T       674  4869693  1721461472    34209724  1721461472    34209724 "./build/obj_dir/Vlfsr_top___024root__Slow.cpp"
T       844  4869699  1721461472    34209724  1721461472    34209724 "./build/obj_dir/Vlfsr_top__ver.d"
T         0        0  1721461472    34209724  1721461472    34209724 "./build/obj_dir/Vlfsr_top__verFiles.dat"
T      1611  4869697  1721461472    34209724  1721461472    34209724 "./build/obj_dir/Vlfsr_top_classes.mk"
S      1265  4872730  1721461456   730147266  1721461456   730147266 "/home/mike/project/ysyx-workbench/nvboard-verilog-pratice/lfsr/vsrc/lfsr.v"
S       123  4869639  1721399864   307329548  1721399864   307329548 "/home/mike/project/ysyx-workbench/nvboard-verilog-pratice/lfsr/vsrc/lfsr_top.v"
S       109  4869635  1721384038   209813571  1721384038   209813571 "/home/mike/project/ysyx-workbench/nvboard-verilog-pratice/lfsr/vsrc/reg_d.v"
S  20358144  3149425  1718856055   960441649  1718856055   960441649 "/usr/local/bin/verilator_bin"
S      3275  3278458  1720511468   638316148  1720511468   638316148 "/usr/local/share/verilator/include/verilated_std.sv"
